# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench/processorCoreInstructionTestbench.mdo}
# Loading project processorCoreInstructionTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:58 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source" -work work C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v 
# -- Compiling module opxMultiplexer
# 
# Top level modules:
# 	opxMultiplexer
# End time: 17:52:58 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:58 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v 
# -- Compiling module generalGroupDecoder
# 
# Top level modules:
# 	generalGroupDecoder
# End time: 17:52:58 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:58 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v 
# -- Compiling module jumpGroupDecoder
# 
# Top level modules:
# 	jumpGroupDecoder
# End time: 17:52:58 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:58 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v 
# -- Compiling module loadStoreGroupDecoder
# 
# Top level modules:
# 	loadStoreGroupDecoder
# End time: 17:52:58 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:58 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v 
# -- Compiling module aluGroupDecoder
# 
# Top level modules:
# 	aluGroupDecoder
# End time: 17:52:58 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:58 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v 
# -- Compiling module interruptStateMachine
# 
# Top level modules:
# 	interruptStateMachine
# End time: 17:52:58 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:58 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/branchLogic/source" -work work C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v 
# -- Compiling module branchLogic
# 
# Top level modules:
# 	branchLogic
# End time: 17:52:58 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:58 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" -work work C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:52:59 on Oct 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:59 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busController.v 
# -- Compiling module busController
# 
# Top level modules:
# 	busController
# End time: 17:52:59 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:59 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:52:59 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:59 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 17:52:59 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:59 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v 
# -- Compiling module aluBMux
# 
# Top level modules:
# 	aluBMux
# End time: 17:52:59 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:59 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v 
# -- Compiling module aluAMux
# 
# Top level modules:
# 	aluAMux
# End time: 17:52:59 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:59 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:52:59 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:59 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v 
# -- Compiling module fullALU
# 
# Top level modules:
# 	fullALU
# End time: 17:52:59 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:52:59 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 17:52:59 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:53:00 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 17:53:00 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:53:00 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/test" -work work C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTests.v 
# -- Compiling module processorCoreInstructionTests
# 
# Top level modules:
# 	processorCoreInstructionTests
# End time: 17:53:00 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:53:00 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/test" -work work C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v 
# -- Compiling module processorCoreTests
# 
# Top level modules:
# 	processorCoreTests
# End time: 17:53:00 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:53:00 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/core_tf.v 
# -- Compiling module core_tf
# 
# Top level modules:
# 	core_tf
# End time: 17:53:00 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:53:00 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 17:53:00 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:53:00 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/testSetup.v 
# End time: 17:53:00 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:53:00 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v 
# End time: 17:53:00 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:53:00 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:53:01 on Oct 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 17:53:01 on Oct 16,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:53:01 on Oct 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l processorCoreInstructionTests 
# Start time: 17:53:01 on Oct 16,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.processorCoreInstructionTests
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.VHI
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# .main_pane.wave.interior.cs.body.pw.wf
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# [T=12755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# COMMIT  [T= 12755000]
# [T=12805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# [T=13555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13555000]
# [T=13605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/DataInA
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/DataInB
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/AddressA
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/AddressB
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/ClockEnA
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/ClockEnB
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/WrA
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/WrB
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/QA
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/QB
restart
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# [T=12755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# COMMIT  [T= 12755000]
# [T=12805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# [T=13555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13555000]
# [T=13605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
add wave -position 19  sim:/processorCoreInstructionTests/testInstance/registerFileInst/REGA_ADDRX
add wave -position 20  sim:/processorCoreInstructionTests/testInstance/registerFileInst/REGA_DINX
add wave -position 21  sim:/processorCoreInstructionTests/testInstance/registerFileInst/REGB_ADDRX
restart
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# [T=12755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# COMMIT  [T= 12755000]
# [T=12805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# [T=13555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13555000]
# [T=13605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
run 14us
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   34 {004c} :: {dc45} SL R4,R5
# [T=16056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001001100 != actual 0000000001001110
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   35 {004e} :: {4840} ST (R0),R4
# [T=16456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001001110 != actual 0000000001010000
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# [T=16755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0100100011010000
# COMMIT  [T= 16755000]
# [T=16805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0100100011010000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0045} :: {d800} XOR R0,R0
# [T=14456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001000101 != actual 0000000001000110
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0047} :: {4040}
# [T=14856000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000001000111 != actual 0000000001001000
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {0047} :: {d800} XOR R0,R0
# [T=15256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001000111 != actual 0000000001001010
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {0049} :: {4050}
# [T=15656000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000001001001 != actual 0000000001001100
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   34 {0049} :: {dc45} SL R4,R5
# [T=16056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001001001 != actual 0000000001001110
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   35 {004a} :: {4840} ST (R0),R4
# [T=16456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001001010 != actual 0000000001010000
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# [T=16755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0100100011010000
# COMMIT  [T= 16755000]
# [T=16805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0100100011010000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {0048} :: {d800} XOR R0,R0
# [T=15256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001001000 != actual 0000000001001010
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004a} :: {4050}
# [T=15656000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000001001010 != actual 0000000001001100
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   34 {004a} :: {dc45} SL R4,R5
# [T=16056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001001010 != actual 0000000001001110
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   35 {004c} :: {4840} ST (R0),R4
# [T=16456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001001100 != actual 0000000001010000
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# [T=16755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0100100011010000
# COMMIT  [T= 16755000]
# [T=16805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0100100011010000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# [T=16755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0100100011010000
# COMMIT  [T= 16755000]
# [T=16805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0100100011010000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SL R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# [T=19155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0000010010001101
# COMMIT  [T= 19155000]
# [T=19205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000010010001011 != actual 0000010010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   42 {0052} :: {d800} XOR R0,R0
# [T=19256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001010010 != actual 0000000001011110
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   43 R 6,(0000 -> 8234)
# FETCH   [T= 19655000]   43 {0054} :: {4060}
# [T=19656000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000001010100 != actual 0000000001100000
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 8234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 8234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
run 20us
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0064} :: {e467} SRA R6,R7
# [T=20856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001100100 != actual 0000000001100110
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0066} :: {4860} ST (R0),R6
# [T=21256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001100110 != actual 0000000001101000
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# [T=21555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1110010010001101 != actual 1110000010001101
# COMMIT  [T= 21555000]
# [T=21605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1110010010001101 != actual 1110000010001101
# FETCH   [T= 21655000]   52 {0068} :: {d800} XOR R0,R0
# [T=21656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001101000 != actual 0000000001101010
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006a} :: {4080}
# [T=22056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000001101010 != actual 0000000001101100
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006c} :: {d800} XOR R0,R0
# [T=22456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001101100 != actual 0000000001101110
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {006e} :: {4090}
# [T=22856000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000001101110 != actual 0000000001110000
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0070} :: {e889} ROT RA,RB
# [T=23256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001110000 != actual 0000000001110010
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0072} :: {4880} ST (R0),RA
# [T=23656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000001110010 != actual 0000000001110100
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0100100011010010 != actual 0010000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0100100011010010 != actual 0010000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 8234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# [T=21555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1110010010001101 != actual 1110000010001101
# COMMIT  [T= 21555000]
# [T=21605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1110010010001101 != actual 1110000010001101
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0100100011010010 != actual 0010000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0100100011010010 != actual 0010000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 8234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# [T=21555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1110010010001101 != actual 1110000010001101
# COMMIT  [T= 21555000]
# [T=21605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1110010010001101 != actual 1110000010001101
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0100100011010010 != actual 0010000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0100100011010010 != actual 0010000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0100100011010010 != actual 0010000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0100100011010010 != actual 0010000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
restart
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0010000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0010000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0000100011010010
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0000100011010010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0000100011010010
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0000100011010010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0010000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0010000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0010000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0010000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
restart
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8234)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0010000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0010000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0110000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0110000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0110000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010010001101 != actual 0110000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# [T=23955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010000001101 != actual 0110000010001101
# COMMIT  [T= 23955000]
# [T=24005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0110010000001101 != actual 0110000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} ROT RA,RB
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# [T=26505000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000010001110 != actual 0000000010000010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} ROT RA,RB
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# [T=26505000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000010000000 != actual 0000000010000010
# [T=26905000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000010010000 != actual xxxxxxxxxxxxxxxx
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
run 20us
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# [T=26505000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000010000000 != actual 0000000010000010
# [T=26905000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000010010000 != actual xxxxxxxxxxxxxxxx
# FETCH   [T= 27255000]   63 {0092} :: {d800} XOR R0,R0
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# LOAD    [T= 27655000]   64 R12,(0000 -> 0000)
# FETCH   [T= 27655000]   64 {0094} :: {40c0}
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# FETCH   [T= 28055000]   64 {0096} :: {d800} XOR R0,R0
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# LOAD    [T= 28455000]   65 R13,(0000 -> 0002)
# FETCH   [T= 28455000]   65 {0098} :: {40d0}
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   65 {009a} :: {f0cd} SET RWA,RSP
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   66 {009c} :: {f0cd} ST (R0),RA
# [T=29256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# [T=29555000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T= 29555000]
# [T=29605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# [T=29605000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29605000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# [T=26905000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000010010000 != actual xxxxxxxxxxxxxxxx
# FETCH   [T= 27255000]   63 {0092} :: {d800} XOR R0,R0
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# LOAD    [T= 27655000]   64 R12,(0000 -> 0000)
# FETCH   [T= 27655000]   64 {0094} :: {40c0}
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# FETCH   [T= 28055000]   64 {0096} :: {d800} XOR R0,R0
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# LOAD    [T= 28455000]   65 R13,(0000 -> 0002)
# FETCH   [T= 28455000]   65 {0098} :: {40d0}
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   65 {009a} :: {f0cd} SET RWA,RSP
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   66 {009c} :: {f0cd} ST (R0),RA
# [T=29256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# [T=29555000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T= 29555000]
# [T=29605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# [T=29605000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29605000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   63 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   64 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   64 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   64 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   65 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   65 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   65 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   66 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
add wave -position 8  sim:/processorCoreInstructionTests/testInstance/programCounterInst/PC_A_NEXT
add wave -position 9  sim:/processorCoreInstructionTests/testInstance/programCounterInst/PC_D
add wave -position 9  sim:/processorCoreInstructionTests/testInstance/programCounterInst/PC_A
restart
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   63 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   64 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   64 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   64 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   65 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   65 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   65 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   66 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
add wave -position 9  sim:/processorCoreInstructionTests/testInstance/programCounterInst/PC_NEXTX
restart
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   63 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   64 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   64 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   64 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   65 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   65 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   65 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   66 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
add wave -position 8  sim:/processorCoreInstructionTests/testInstance/interruptStateMachineInst/STATE
add wave -position 9  sim:/processorCoreInstructionTests/testInstance/interruptStateMachineInst/STATE_NEXT
restart
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   63 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   64 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   64 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   64 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   65 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   65 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   65 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   66 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
add wave -position 12  sim:/processorCoreInstructionTests/testInstance/programCounterInst/PC_BASEX
add wave -position 13  sim:/processorCoreInstructionTests/testInstance/programCounterInst/PC_OFFSETX
restart
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   63 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   64 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   64 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   64 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   65 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   65 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   65 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   66 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual xxxxxxxxxxxxxxxx
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual xxxxxxxxxxxxxxxx
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   63 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual 0000000000000000
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   64 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   64 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual 0000000000000010
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   64 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual 0000000000000100
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   65 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   65 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual 0000000000000110
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   65 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual 0000000000001000
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   66 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual 0000000000001010
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000001010
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000001010
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   63 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual 0000000000000000
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   64 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   64 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual 0000000000000010
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   64 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual 0000000000000100
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   65 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   65 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual 0000000000000110
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   65 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual 0000000000001000
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   66 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual 0000000000001010
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000001010
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000001010
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
add wave -position 15  sim:/processorCoreInstructionTests/testInstance/fullALUInst/ALUB_DATA
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual 0000000000000000
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual 0000000000000010
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   66 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual 0000000000000100
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   67 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   67 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual 0000000000000110
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   67 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual 0000000000001000
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   68 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual 0000000000001010
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000001010
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000001010
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
add wave -position 17  sim:/processorCoreInstructionTests/testInstance/fullALUInst/ALUB_SRCX
add wave -position 17  sim:/processorCoreInstructionTests/testInstance/fullALUInst/ALUA_SRCX
restart
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual 0000000000000000
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual 0000000000000010
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   66 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual 0000000000000100
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   67 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   67 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual 0000000000000110
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   67 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual 0000000000001000
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   68 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual 0000000000001010
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000001010
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000001010
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0092} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010010 != actual 0000000010010000
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0094} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010010100 != actual 0000000010010010
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   66 {0096} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010010110 != actual 0000000010010100
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   67 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   67 {0098} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011000 != actual 0000000010010110
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   67 {009a} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011010 != actual 0000000010011000
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   68 {009c} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual 0000000010011010
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000010011010
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000010011010
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {009e} :: {d800} XOR R0,R0
# [T=26856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011110 != actual 0000000010010000
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {00a0} :: {40c0}
# [T=27256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010100000 != actual 0000000010010010
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   66 {00a2} :: {d800} XOR R0,R0
# [T=27656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010100010 != actual 0000000010010100
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   67 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   67 {00a4} :: {40d0}
# [T=28056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010100100 != actual 0000000010010110
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   67 {00a6} :: {f0cd} SET RWA,RSP
# [T=28456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010100110 != actual 0000000010011000
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   68 {00a8} :: {f0cd} ST (R0),RA
# [T=28856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010101000 != actual 0000000010011010
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000010011010
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000010011010
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   66 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   67 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   67 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   67 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   68 {009a} :: {f0cd} ST (R0),RA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000010011010
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000010011010
# [T=29205000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=29205000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   66 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   67 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   67 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   67 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   68 {009a} :: {488c} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# [T=29155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000000100
# [T=29155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000000100 != actual 0110000010001101
# COMMIT  [T= 29155000]
# [T=29205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000000000100
# [T=29205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000000100 != actual 0110000010001101
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   66 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   67 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   67 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   67 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   68 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 30us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
run 4us
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
run 4us
run 4us
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {009c} :: {d800} XOR R0,R0
# [T=31656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010011100 != actual 0000000010101000
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {009e} :: {40e0}
# [T=32056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010011110 != actual 0000000010101010
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00a0} :: {d800} XOR R0,R0
# [T=32456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010100000 != actual 0000000010101100
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00a2} :: {40f0}
# [T=32856000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010100010 != actual 0000000010101110
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00a4} :: {f4ef} CLR RRS,RL
# [T=33256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010100100 != actual 0000000010110000
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00a6} :: {48e0} ST (R0),RRS
# [T=33656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010100110 != actual 0000000010110010
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00a8} :: {d800} XOR R0,R0
# [T=34056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010101000 != actual 0000000010110100
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00aa} :: {4010}
# [T=34456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010101010 != actual 0000000010110110
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00ac} :: {d800} XOR R0,R0
# [T=34856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010101100 != actual 0000000010111000
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ae} :: {4020}
# [T=35256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010101110 != actual 0000000010111010
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00b0} :: {c412} ADD R1,R1
# [T=35656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010110000 != actual 0000000010111100
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00b2} :: {4810} ST (R0),R1
# [T=36056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010110010 != actual 0000000010111110
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   83 {00a8} :: {d800} XOR R0,R0
# [T=36456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010101000 != actual 0000000011000000
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   84 {00aa} :: {4010}
# [T=36856000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010101010 != actual 0000000011000010
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   87 {00b0} :: {c51a} ADD R1,6
# [T=37256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010110000 != actual 0000000011000100
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   88 {00b2} :: {4810} ST (R0),R1
# [T=37656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010110010 != actual 0000000011000110
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# [T=37955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000111010 != actual 0001001000111110
# COMMIT  [T= 37955000]
# [T=38005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000111010 != actual 0001001000111110
# FETCH   [T= 38055000]   89 {00b4} :: {d800} XOR R0,R0
# [T=38056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010110100 != actual 0000000011001000
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 38455000]   90 {00b6} :: {4010}
# [T=38456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000010110110 != actual 0000000011001010
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   91 {00b8} :: {c6aa} ADD RB,0x66
# [T=38856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010111000 != actual 0000000011001100
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   92 {00ba} :: {4810} ST (R0),R1
# [T=39256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010111010 != actual 0000000011001110
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# [T=39555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# COMMIT  [T= 39555000]
# [T=39605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# FETCH   [T= 39655000]   93 {00bc} :: {d800} XOR R0,R0
# [T=39656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000010111100 != actual 0000000011010000
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00c0} :: {4810} ST (R0),R1
# [T=36056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011000000 != actual 0000000010111110
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   83 {00c2} :: {d800} XOR R0,R0
# [T=36456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011000010 != actual 0000000011000000
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   84 {00c4} :: {4010}
# [T=36856000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000011000100 != actual 0000000011000010
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   87 {00c6} :: {c51a} ADD R1,6
# [T=37256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011000110 != actual 0000000011000100
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   88 {00c8} :: {4810} ST (R0),R1
# [T=37656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011001000 != actual 0000000011000110
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# [T=37955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000111010 != actual 0001001000111110
# COMMIT  [T= 37955000]
# [T=38005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000111010 != actual 0001001000111110
# FETCH   [T= 38055000]   89 {00ca} :: {d800} XOR R0,R0
# [T=38056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011001010 != actual 0000000011001000
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 38455000]   90 {00cc} :: {4010}
# [T=38456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000011001100 != actual 0000000011001010
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   91 {00ce} :: {c6aa} ADD RB,0x66
# [T=38856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011001110 != actual 0000000011001100
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   92 {00d0} :: {4810} ST (R0),R1
# [T=39256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011010000 != actual 0000000011001110
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# [T=39555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# COMMIT  [T= 39555000]
# [T=39605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# FETCH   [T= 39655000]   93 {00d2} :: {d800} XOR R0,R0
# [T=39656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011010010 != actual 0000000011010000
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
restart
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00c0} :: {4810} ST (R0),R1
# [T=36056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011000000 != actual 0000000010111110
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c2} :: {d800} XOR R0,R0
# [T=36456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011000010 != actual 0000000011000000
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c4} :: {4010}
# [T=36856000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000011000100 != actual 0000000011000010
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c6} :: {c51a} ADD R1,6
# [T=37256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011000110 != actual 0000000011000100
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c8} :: {4810} ST (R0),R1
# [T=37656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011001000 != actual 0000000011000110
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# [T=37955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000111010 != actual 0001001000111110
# COMMIT  [T= 37955000]
# [T=38005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000111010 != actual 0001001000111110
# FETCH   [T= 38055000]   93 {00ca} :: {d800} XOR R0,R0
# [T=38056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011001010 != actual 0000000011001000
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 1,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00cc} :: {4010}
# [T=38456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000011001100 != actual 0000000011001010
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00ce} :: {c6aa} ADD RB,0x66
# [T=38856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011001110 != actual 0000000011001100
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00d0} :: {4810} ST (R0),R1
# [T=39256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011010000 != actual 0000000011001110
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# [T=39555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# COMMIT  [T= 39555000]
# [T=39605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# FETCH   [T= 39655000]   97 {00d2} :: {d800} XOR R0,R0
# [T=39656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011010010 != actual 0000000011010000
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c51a} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# [T=37955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000111010 != actual 0001001000111110
# COMMIT  [T= 37955000]
# [T=38005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000111010 != actual 0001001000111110
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 1,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4010}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c6aa} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4810} ST (R0),R1
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# [T=39555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# COMMIT  [T= 39555000]
# [T=39605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 1,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4010}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4810} ST (R0),R1
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# [T=39555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# COMMIT  [T= 39555000]
# [T=39605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0001001000110100
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# [T=39555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0000000001100110
# COMMIT  [T= 39555000]
# [T=39605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0000000001100110
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 40us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
run 20us
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# [T=41955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0101011001100111
# COMMIT  [T= 41955000]
# [T=42005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0101011001100111
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R1
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# [T=45305000] FAILED in processorCoreInstructionTests: 114 ADDR_BUF expected 0000000011101100 != actual 0000000000000000
# [T=45705000] FAILED in processorCoreInstructionTests: 115 ADDR_BUF expected 1000100010001000 != actual 0000000000000010
run 10us
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 50us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# [T=41955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0101011001100111
# COMMIT  [T= 41955000]
# [T=42005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0101011001100111
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R1
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# [T=45305000] FAILED in processorCoreInstructionTests: 114 ADDR_BUF expected 0000000011101100 != actual 0000000000000000
run 10us
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 50us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# [T=41955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0101011001100111
# COMMIT  [T= 41955000]
# [T=42005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001010011010 != actual 0101011001100111
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer

run 50us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {00dc} :: {d800} XOR R0,R0
# [T=46056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011011100 != actual 1000100010001010
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {00de} :: {4010}
# [T=46456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000011011110 != actual 1000100010001100
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {00e0} :: {d800} XOR R0,R0
# [T=46856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011100000 != actual 1000100010001110
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {00e2} :: {4020}
# [T=47256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000011100010 != actual 1000100010010000
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {00e4} :: {d800} XOR R0,R0
# [T=47656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000011100100 != actual 1000100010010010
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {00e6} :: {4030}
# [T=48056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000000000000011100110 != actual 1000100010010100
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {888a} :: {c412} ADD R1,R2
# [T=48456000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001010 != actual 1000100010010110
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# [T=48905000] FAILED in processorCoreInstructionTests: 123 ADDR_BUF expected 1000100010001100 != actual 1000100010011000
# [T=49305000] FAILED in processorCoreInstructionTests: 124 ADDR_BUF expected 1000100010001110 != actual 1000100010011010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
run 50us
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 50us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8894} :: {c412} ADD R1,R2
# [T=48456000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010100 != actual 1000100010010110
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# [T=48905000] FAILED in processorCoreInstructionTests: 123 ADDR_BUF expected 1000100010010110 != actual 1000100010011000
# [T=49305000] FAILED in processorCoreInstructionTests: 124 ADDR_BUF expected 1000100010011000 != actual 1000100010011010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 50us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=57705000] FAILED in processorCoreInstructionTests: 145 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=57705000] FAILED in processorCoreInstructionTests: 145 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
add wave -position 16  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/OVFL
run 60us
restart
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=57705000] FAILED in processorCoreInstructionTests: 145 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
add wave -position 16  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/SIGN
add wave -position 17  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/CARRY
add wave -position 18  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/ZERO
add wave -position 19  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/PARITY
restart
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=57705000] FAILED in processorCoreInstructionTests: 145 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# [T=53305000] FAILED in processorCoreInstructionTests: 134 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=53705000] FAILED in processorCoreInstructionTests: 135 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# [T=54056000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001010 != actual 1000100010001100
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# [T=54456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010001100 != actual 1000100010001110
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# [T=54856000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001110 != actual 1000100010010000
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# [T=55256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010000 != actual 1000100010010010
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# [T=55656000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010100
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# [T=56056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010100 != actual 1000100010010110
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# [T=56456000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010110 != actual 1000100010011000
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=56905000] FAILED in processorCoreInstructionTests: 143 ADDR_BUF expected 1000100010011000 != actual 1000100010011010
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010011100
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# [T=53305000] FAILED in processorCoreInstructionTests: 134 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=53705000] FAILED in processorCoreInstructionTests: 135 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# [T=54056000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001010 != actual 1000100010001100
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# [T=54456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010001100 != actual 1000100010001110
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# [T=54856000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001110 != actual 1000100010010000
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# [T=55256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010000 != actual 1000100010010010
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# [T=55656000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010100
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# [T=56056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010100 != actual 1000100010010110
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# [T=56456000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010110 != actual 1000100010011000
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=56905000] FAILED in processorCoreInstructionTests: 143 ADDR_BUF expected 1000100010011000 != actual 1000100010011010
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010011100
add wave -position 16  sim:/processorCoreInstructionTests/testInstance/fullALUInst/CCL_LD
restart
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# [T=53305000] FAILED in processorCoreInstructionTests: 134 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=53705000] FAILED in processorCoreInstructionTests: 135 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# [T=54056000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001010 != actual 1000100010001100
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# [T=54456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010001100 != actual 1000100010001110
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# [T=54856000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001110 != actual 1000100010010000
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# [T=55256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010000 != actual 1000100010010010
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# [T=55656000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010100
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# [T=56056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010100 != actual 1000100010010110
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# [T=56456000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010110 != actual 1000100010011000
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=56905000] FAILED in processorCoreInstructionTests: 143 ADDR_BUF expected 1000100010011000 != actual 1000100010011010
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010011100
add wave -position 15  sim:/processorCoreInstructionTests/testInstance/fullALUInst/ALUA_DATA
add wave -position 17  sim:/processorCoreInstructionTests/testInstance/fullALUInst/ALU_R
restart
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# [T=53305000] FAILED in processorCoreInstructionTests: 134 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=53705000] FAILED in processorCoreInstructionTests: 135 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# [T=54056000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001010 != actual 1000100010001100
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# [T=54456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010001100 != actual 1000100010001110
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# [T=54856000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001110 != actual 1000100010010000
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# [T=55256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010000 != actual 1000100010010010
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# [T=55656000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010100
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# [T=56056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010100 != actual 1000100010010110
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# [T=56456000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010110 != actual 1000100010011000
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=56905000] FAILED in processorCoreInstructionTests: 143 ADDR_BUF expected 1000100010011000 != actual 1000100010011010
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010011100
add wave -position 24  sim:/processorCoreInstructionTests/testInstance/fullALUInst/CC_Z
add wave -position 25  sim:/processorCoreInstructionTests/testInstance/fullALUInst/CC_S
add wave -position 26  sim:/processorCoreInstructionTests/testInstance/fullALUInst/CC_P
add wave -position 27  sim:/processorCoreInstructionTests/testInstance/fullALUInst/CC_C
restart
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# [T=53305000] FAILED in processorCoreInstructionTests: 134 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=53705000] FAILED in processorCoreInstructionTests: 135 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# [T=54056000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001010 != actual 1000100010001100
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# [T=54456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010001100 != actual 1000100010001110
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# [T=54856000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001110 != actual 1000100010010000
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# [T=55256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010000 != actual 1000100010010010
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# [T=55656000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010100
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# [T=56056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010100 != actual 1000100010010110
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# [T=56456000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010110 != actual 1000100010011000
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=56905000] FAILED in processorCoreInstructionTests: 143 ADDR_BUF expected 1000100010011000 != actual 1000100010011010
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010011100
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# [T=26505000] FAILED in processorCoreInstructionTests: 64 ADDR_BUF expected 0000000010000010 != actual 0000000010001110
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=57705000] FAILED in processorCoreInstructionTests: 145 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
add wave -position 23  sim:/processorCoreInstructionTests/testInstance/fullALUInst/CC_ZERO
add wave -position 24  sim:/processorCoreInstructionTests/testInstance/fullALUInst/CC_CARRY
add wave -position 25  sim:/processorCoreInstructionTests/testInstance/fullALUInst/CC_SIGN
add wave -position 26  sim:/processorCoreInstructionTests/testInstance/fullALUInst/CC_PARITY
restart
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# [T=26505000] FAILED in processorCoreInstructionTests: 64 ADDR_BUF expected 0000000010000010 != actual 0000000010001110
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=57705000] FAILED in processorCoreInstructionTests: 145 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# [T=26505000] FAILED in processorCoreInstructionTests: 64 ADDR_BUF expected 0000000010000010 != actual 0000000010001110
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=57705000] FAILED in processorCoreInstructionTests: 145 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
add wave -position 18  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/OVFL
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# [T=53305000] FAILED in processorCoreInstructionTests: 134 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=53705000] FAILED in processorCoreInstructionTests: 135 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# [T=54056000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001010 != actual 1000100010001100
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# [T=54456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010001100 != actual 1000100010001110
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# [T=54856000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001110 != actual 1000100010010000
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# [T=55256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010000 != actual 1000100010010010
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# [T=55656000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010100
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# [T=56056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010100 != actual 1000100010010110
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# [T=56456000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010110 != actual 1000100010011000
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=56905000] FAILED in processorCoreInstructionTests: 143 ADDR_BUF expected 1000100010011000 != actual 1000100010011010
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010011100
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer

run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 8888)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# [T=53305000] FAILED in processorCoreInstructionTests: 134 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=53705000] FAILED in processorCoreInstructionTests: 135 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# [T=54056000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001010 != actual 1000100010001100
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# [T=54456000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010001100 != actual 1000100010001110
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# [T=54856000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010001110 != actual 1000100010010000
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# [T=55256000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010000 != actual 1000100010010010
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# [T=55656000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010100
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# [T=56056000] FAILED in processorCoreInstructionTests: ADDR expected 00000000000000001000100010010100 != actual 1000100010010110
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# [T=56456000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010110 != actual 1000100010011000
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=56905000] FAILED in processorCoreInstructionTests: 143 ADDR_BUF expected 1000100010011000 != actual 1000100010011010
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=57705000] FAILED in processorCoreInstructionTests: 145 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# [T=57305000] FAILED in processorCoreInstructionTests: 144 ADDR_BUF expected 1000100010011010 != actual 1000100010001000
# [T=57705000] FAILED in processorCoreInstructionTests: 145 ADDR_BUF expected 1000100010001000 != actual 1000100010001010
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 60us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R0,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# [T=59205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0101011001111000 != actual 0101011001001100
# FETCH   [T= 59255000]  150 {8892} :: {48b0} ST (R0),RFP
# [T=59256000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010000
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# [T=59555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# COMMIT  [T= 59555000]
# [T=59605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R0,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# [T=59205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0101011010100010 != actual 0101011001001100
# FETCH   [T= 59255000]  150 {8892} :: {48b0} ST (R0),RFP
# [T=59256000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010000
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# [T=59555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# COMMIT  [T= 59555000]
# [T=59605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R0,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# [T=59205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0101011001001110 != actual 0101011001001100
# FETCH   [T= 59255000]  150 {8892} :: {48b0} ST (R0),RFP
# [T=59256000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010000
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# [T=59555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# COMMIT  [T= 59555000]
# [T=59605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R0,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# [T=59205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0101011000100100 != actual 0101011001001100
# FETCH   [T= 59255000]  150 {8892} :: {48b0} ST (R0),RFP
# [T=59256000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010000
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# [T=59555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# COMMIT  [T= 59555000]
# [T=59605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R0,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  150 {8892} :: {48b0} ST (R0),RFP
# [T=59256000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010000
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# [T=59555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# COMMIT  [T= 59555000]
# [T=59605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 1010101111001101 != actual 0101011001111000
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  150 {8892} :: {4810} ST (R0),RFP
# [T=59256000] FAILED in processorCoreInstructionTests: ADDR expected 1000100010010010 != actual 1000100010010000
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),RFP
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {611a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# [T=60805000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0110011001001100 != actual 0101011001001100
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {621a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {621a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {621a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# FETCH   [T= 61255000]  153 {889a} :: {d800} XOR R0,R0
# DECODE  [T= 61355000]
# EXECUTE  [T= 61455000]
# COMMIT  [T= 61555000]
# LOAD    [T= 61655000]  154 R11,(0000 -> 7678)
# FETCH   [T= 61655000]  154 {889c} :: {40b0}
# DECODE  [T= 61755000]
# EXECUTE  [T= 61855000]
# COMMIT  [T= 61955000]
# FETCH   [T= 62055000]  155 {889e} :: {631a} LD R1,0x2a
# DECODE  [T= 62155000]
# EXECUTE  [T= 62255000]
# COMMIT  [T= 62355000]
# [T=62405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0111011001001100 != actual 1111111111010100
# FETCH   [T= 62455000]  156 {88a0} :: {4810} ST (R0),R1
# DECODE  [T= 62555000]
# EXECUTE  [T= 62655000]
# COMMIT  [T= 62755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {621a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# FETCH   [T= 61255000]  153 {889a} :: {d800} XOR R0,R0
# DECODE  [T= 61355000]
# EXECUTE  [T= 61455000]
# COMMIT  [T= 61555000]
# LOAD    [T= 61655000]  154 R13,(0000 -> 7678)
# FETCH   [T= 61655000]  154 {889c} :: {40d0}
# DECODE  [T= 61755000]
# EXECUTE  [T= 61855000]
# COMMIT  [T= 61955000]
# FETCH   [T= 62055000]  155 {889e} :: {631a} LD R1,0x2a
# DECODE  [T= 62155000]
# EXECUTE  [T= 62255000]
# COMMIT  [T= 62355000]
# [T=62405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0111011001001100 != actual 1111111111010100
# FETCH   [T= 62455000]  156 {88a0} :: {4810} ST (R0),R1
# DECODE  [T= 62555000]
# EXECUTE  [T= 62655000]
# COMMIT  [T= 62755000]
add wave -position 31  sim:/processorCoreInstructionTests/testInstance/busControllerInst/ADDR_BUSX
restart
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {621a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# FETCH   [T= 61255000]  153 {889a} :: {d800} XOR R0,R0
# DECODE  [T= 61355000]
# EXECUTE  [T= 61455000]
# COMMIT  [T= 61555000]
# LOAD    [T= 61655000]  154 R13,(0000 -> 7678)
# FETCH   [T= 61655000]  154 {889c} :: {40d0}
# DECODE  [T= 61755000]
# EXECUTE  [T= 61855000]
# COMMIT  [T= 61955000]
# FETCH   [T= 62055000]  155 {889e} :: {631a} LD R1,0x2a
# DECODE  [T= 62155000]
# EXECUTE  [T= 62255000]
# COMMIT  [T= 62355000]
# [T=62405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0111011001001100 != actual 1111111111010100
# FETCH   [T= 62455000]  156 {88a0} :: {4810} ST (R0),R1
# DECODE  [T= 62555000]
# EXECUTE  [T= 62655000]
# COMMIT  [T= 62755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {621a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# FETCH   [T= 61255000]  153 {889a} :: {d800} XOR R0,R0
# DECODE  [T= 61355000]
# EXECUTE  [T= 61455000]
# COMMIT  [T= 61555000]
# LOAD    [T= 61655000]  154 R14,(0000 -> 7678)
# FETCH   [T= 61655000]  154 {889c} :: {40e0}
# DECODE  [T= 61755000]
# EXECUTE  [T= 61855000]
# COMMIT  [T= 61955000]
# FETCH   [T= 62055000]  155 {889e} :: {631a} LD R1,0x2a
# DECODE  [T= 62155000]
# EXECUTE  [T= 62255000]
# COMMIT  [T= 62355000]
# FETCH   [T= 62455000]  156 {88a0} :: {4810} ST (R0),R1
# DECODE  [T= 62555000]
# EXECUTE  [T= 62655000]
# COMMIT  [T= 62755000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {621a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# FETCH   [T= 61255000]  153 {889a} :: {d800} XOR R0,R0
# DECODE  [T= 61355000]
# EXECUTE  [T= 61455000]
# COMMIT  [T= 61555000]
# LOAD    [T= 61655000]  154 R14,(0000 -> 7678)
# FETCH   [T= 61655000]  154 {889c} :: {40e0}
# DECODE  [T= 61755000]
# EXECUTE  [T= 61855000]
# COMMIT  [T= 61955000]
# FETCH   [T= 62055000]  155 {889e} :: {631a} LD R1,0x2a
# DECODE  [T= 62155000]
# EXECUTE  [T= 62255000]
# COMMIT  [T= 62355000]
# FETCH   [T= 62455000]  156 {88a0} :: {4810} ST (R0),R1
# DECODE  [T= 62555000]
# EXECUTE  [T= 62655000]
# COMMIT  [T= 62755000]
# FETCH   [T= 62855000]  157 {88a2} :: {d800} XOR R0,R0
# DECODE  [T= 62955000]
# EXECUTE  [T= 63055000]
# COMMIT  [T= 63155000]
# LOAD    [T= 63255000]  158 R11,(0000 -> 5678)
# FETCH   [T= 63255000]  158 {88a4} :: {40b0}
# DECODE  [T= 63355000]
# EXECUTE  [T= 63455000]
# COMMIT  [T= 63555000]
# FETCH   [T= 63655000]  159 {88a6} :: {651a} LD R1,0x2a
# DECODE  [T= 63755000]
# EXECUTE  [T= 63855000]
# COMMIT  [T= 63955000]
# FETCH   [T= 64055000]  160 {88a8} :: {4810} ST (R0),R1
# DECODE  [T= 64155000]
# EXECUTE  [T= 64255000]
# COMMIT  [T= 64355000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {621a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# FETCH   [T= 61255000]  153 {889a} :: {d800} XOR R0,R0
# DECODE  [T= 61355000]
# EXECUTE  [T= 61455000]
# COMMIT  [T= 61555000]
# LOAD    [T= 61655000]  154 R14,(0000 -> 7678)
# FETCH   [T= 61655000]  154 {889c} :: {40e0}
# DECODE  [T= 61755000]
# EXECUTE  [T= 61855000]
# COMMIT  [T= 61955000]
# FETCH   [T= 62055000]  155 {889e} :: {631a} LD R1,0x2a
# DECODE  [T= 62155000]
# EXECUTE  [T= 62255000]
# COMMIT  [T= 62355000]
# FETCH   [T= 62455000]  156 {88a0} :: {4810} ST (R0),R1
# DECODE  [T= 62555000]
# EXECUTE  [T= 62655000]
# COMMIT  [T= 62755000]
# FETCH   [T= 62855000]  157 {88a2} :: {d800} XOR R0,R0
# DECODE  [T= 62955000]
# EXECUTE  [T= 63055000]
# COMMIT  [T= 63155000]
# LOAD    [T= 63255000]  158 R11,(0000 -> 5678)
# FETCH   [T= 63255000]  158 {88a4} :: {40b0}
# DECODE  [T= 63355000]
# EXECUTE  [T= 63455000]
# COMMIT  [T= 63555000]
# FETCH   [T= 63655000]  159 {88a6} :: {651a} LD R1,FP - 22
# DECODE  [T= 63755000]
# EXECUTE  [T= 63855000]
# COMMIT  [T= 63955000]
# FETCH   [T= 64055000]  160 {88a8} :: {4810} ST (R0),R1
# DECODE  [T= 64155000]
# EXECUTE  [T= 64255000]
# COMMIT  [T= 64355000]
# Compile of opxMultiplexer.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of programCounter.v was successful.
# Compile of busController.v was successful.
# Compile of registerFile.v was successful.
# Compile of aluBMux.v was successful.
# Compile of aluAMux.v was successful.
# Compile of alu.v was successful.
# Compile of fullALU.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of core.v was successful.
# Compile of processorCoreInstructionTests.v was successful.
# Compile of processorCoreTests.v was successful.
# Compile of core_tf.v was successful.
# Compile of constants.v was successful.
# Compile of testSetup.v was successful.
# Compile of instructionTestSetup.v was successful.
# Compile of registers.v was successful.
# 23 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 70us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# LOAD    [T= 11255000]   28 R 2,(0000 -> 1234)
# FETCH   [T= 11255000]   28 {0036} :: {4020}
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# LOAD    [T= 12055000]   30 R 3,(0000 -> 3456)
# FETCH   [T= 12055000]   30 {003a} :: {4030}
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# COMMIT  [T= 13555000]
# FETCH   [T= 13655000]   34 {0042} :: {d833} XOR R3,R3
# DECODE  [T= 13755000]
# EXECUTE  [T= 13855000]
# COMMIT  [T= 13955000]
# FETCH   [T= 14055000]   35 {0044} :: {4830} ST (R0),R3
# DECODE  [T= 14155000]
# EXECUTE  [T= 14255000]
# COMMIT  [T= 14355000]
# FETCH   [T= 14455000]   36 {0046} :: {d800} XOR R0,R0
# DECODE  [T= 14555000]
# EXECUTE  [T= 14655000]
# COMMIT  [T= 14755000]
# LOAD    [T= 14855000]   37 R 4,(0000 -> 1234)
# FETCH   [T= 14855000]   37 {0048} :: {4040}
# DECODE  [T= 14955000]
# EXECUTE  [T= 15055000]
# COMMIT  [T= 15155000]
# FETCH   [T= 15255000]   38 {004a} :: {d800} XOR R0,R0
# DECODE  [T= 15355000]
# EXECUTE  [T= 15455000]
# COMMIT  [T= 15555000]
# LOAD    [T= 15655000]   39 R 5,(0000 -> 0002)
# FETCH   [T= 15655000]   39 {004c} :: {4050}
# DECODE  [T= 15755000]
# EXECUTE  [T= 15855000]
# COMMIT  [T= 15955000]
# FETCH   [T= 16055000]   40 {004e} :: {dc45} SL R4,R5
# DECODE  [T= 16155000]
# EXECUTE  [T= 16255000]
# COMMIT  [T= 16355000]
# FETCH   [T= 16455000]   41 {0050} :: {4840} ST (R0),R4
# DECODE  [T= 16555000]
# EXECUTE  [T= 16655000]
# COMMIT  [T= 16755000]
# FETCH   [T= 16855000]   42 {0052} :: {d800} XOR R0,R0
# DECODE  [T= 16955000]
# EXECUTE  [T= 17055000]
# COMMIT  [T= 17155000]
# LOAD    [T= 17255000]   43 R 6,(0000 -> 1234)
# FETCH   [T= 17255000]   43 {0054} :: {4060}
# DECODE  [T= 17355000]
# EXECUTE  [T= 17455000]
# COMMIT  [T= 17555000]
# FETCH   [T= 17655000]   44 {0056} :: {d800} XOR R0,R0
# DECODE  [T= 17755000]
# EXECUTE  [T= 17855000]
# COMMIT  [T= 17955000]
# LOAD    [T= 18055000]   45 R 7,(0000 -> 0002)
# FETCH   [T= 18055000]   45 {0058} :: {4070}
# DECODE  [T= 18155000]
# EXECUTE  [T= 18255000]
# COMMIT  [T= 18355000]
# FETCH   [T= 18455000]   45 {005a} :: {e067} SR R4,R5
# DECODE  [T= 18555000]
# EXECUTE  [T= 18655000]
# COMMIT  [T= 18755000]
# FETCH   [T= 18855000]   46 {005c} :: {4860} ST (R0),R6
# DECODE  [T= 18955000]
# EXECUTE  [T= 19055000]
# COMMIT  [T= 19155000]
# FETCH   [T= 19255000]   47 {005e} :: {d800} XOR R0,R0
# DECODE  [T= 19355000]
# EXECUTE  [T= 19455000]
# COMMIT  [T= 19555000]
# LOAD    [T= 19655000]   48 R 6,(0000 -> 9234)
# FETCH   [T= 19655000]   48 {0060} :: {4060}
# DECODE  [T= 19755000]
# EXECUTE  [T= 19855000]
# COMMIT  [T= 19955000]
# FETCH   [T= 20055000]   49 {0062} :: {d800} XOR R0,R0
# DECODE  [T= 20155000]
# EXECUTE  [T= 20255000]
# COMMIT  [T= 20355000]
# LOAD    [T= 20455000]   50 R 7,(0000 -> 0002)
# FETCH   [T= 20455000]   50 {0064} :: {4070}
# DECODE  [T= 20555000]
# EXECUTE  [T= 20655000]
# COMMIT  [T= 20755000]
# FETCH   [T= 20855000]   50 {0066} :: {e467} SRA R6,R7
# DECODE  [T= 20955000]
# EXECUTE  [T= 21055000]
# COMMIT  [T= 21155000]
# FETCH   [T= 21255000]   51 {0068} :: {4860} ST (R0),R6
# DECODE  [T= 21355000]
# EXECUTE  [T= 21455000]
# COMMIT  [T= 21555000]
# FETCH   [T= 21655000]   52 {006a} :: {d800} XOR R0,R0
# DECODE  [T= 21755000]
# EXECUTE  [T= 21855000]
# COMMIT  [T= 21955000]
# LOAD    [T= 22055000]   53 R 8,(0000 -> 8235)
# FETCH   [T= 22055000]   53 {006c} :: {4080}
# DECODE  [T= 22155000]
# EXECUTE  [T= 22255000]
# COMMIT  [T= 22355000]
# FETCH   [T= 22455000]   54 {006e} :: {d800} XOR R0,R0
# DECODE  [T= 22555000]
# EXECUTE  [T= 22655000]
# COMMIT  [T= 22755000]
# LOAD    [T= 22855000]   55 R 9,(0000 -> 0002)
# FETCH   [T= 22855000]   55 {0070} :: {4090}
# DECODE  [T= 22955000]
# EXECUTE  [T= 23055000]
# COMMIT  [T= 23155000]
# FETCH   [T= 23255000]   56 {0072} :: {e889} ROT RA,RB
# DECODE  [T= 23355000]
# EXECUTE  [T= 23455000]
# COMMIT  [T= 23555000]
# FETCH   [T= 23655000]   57 {0074} :: {4880} ST (R0),RA
# DECODE  [T= 23755000]
# EXECUTE  [T= 23855000]
# COMMIT  [T= 23955000]
# FETCH   [T= 24055000]   58 {0076} :: {d800} XOR R0,R0
# DECODE  [T= 24155000]
# EXECUTE  [T= 24255000]
# COMMIT  [T= 24355000]
# LOAD    [T= 24455000]   59 R10,(0000 -> 5555)
# FETCH   [T= 24455000]   59 {0078} :: {40a0}
# DECODE  [T= 24555000]
# EXECUTE  [T= 24655000]
# COMMIT  [T= 24755000]
# FETCH   [T= 24855000]   60 {007a} :: {d800} XOR R0,R0
# DECODE  [T= 24955000]
# EXECUTE  [T= 25055000]
# COMMIT  [T= 25155000]
# LOAD    [T= 25255000]   61 R11,(0000 -> 0002)
# FETCH   [T= 25255000]   61 {007c} :: {40b0}
# DECODE  [T= 25355000]
# EXECUTE  [T= 25455000]
# COMMIT  [T= 25555000]
# FETCH   [T= 25655000]   62 {007e} :: {ecab} BIT RI,RFP
# DECODE  [T= 25755000]
# EXECUTE  [T= 25855000]
# COMMIT  [T= 25955000]
# FETCH   [T= 26855000]   65 {0090} :: {d800} XOR R0,R0
# DECODE  [T= 26955000]
# EXECUTE  [T= 27055000]
# COMMIT  [T= 27155000]
# LOAD    [T= 27255000]   66 R12,(0000 -> 0000)
# FETCH   [T= 27255000]   66 {0092} :: {40c0}
# DECODE  [T= 27355000]
# EXECUTE  [T= 27455000]
# COMMIT  [T= 27555000]
# FETCH   [T= 27655000]   67 {0094} :: {d800} XOR R0,R0
# DECODE  [T= 27755000]
# EXECUTE  [T= 27855000]
# COMMIT  [T= 27955000]
# LOAD    [T= 28055000]   68 R13,(0000 -> 0002)
# FETCH   [T= 28055000]   68 {0096} :: {40d0}
# DECODE  [T= 28155000]
# EXECUTE  [T= 28255000]
# COMMIT  [T= 28355000]
# FETCH   [T= 28455000]   69 {0098} :: {f0cd} SET RWA,RSP
# DECODE  [T= 28555000]
# EXECUTE  [T= 28655000]
# COMMIT  [T= 28755000]
# FETCH   [T= 28855000]   70 {009a} :: {48c0} ST (R0),RWA
# DECODE  [T= 28955000]
# EXECUTE  [T= 29055000]
# COMMIT  [T= 29155000]
# FETCH   [T= 29255000]   71 {009c} :: {d800} XOR R0,R0
# DECODE  [T= 29355000]
# EXECUTE  [T= 29455000]
# COMMIT  [T= 29555000]
# LOAD    [T= 29655000]   72 R14,(0000 -> 0004)
# FETCH   [T= 29655000]   72 {009e} :: {40e0}
# DECODE  [T= 29755000]
# EXECUTE  [T= 29855000]
# COMMIT  [T= 29955000]
# FETCH   [T= 30055000]   73 {00a0} :: {d800} XOR R0,R0
# DECODE  [T= 30155000]
# EXECUTE  [T= 30255000]
# COMMIT  [T= 30355000]
# LOAD    [T= 30455000]   74 R15,(0000 -> 0002)
# FETCH   [T= 30455000]   74 {00a2} :: {40f0}
# DECODE  [T= 30555000]
# EXECUTE  [T= 30655000]
# COMMIT  [T= 30755000]
# FETCH   [T= 30855000]   75 {00a4} :: {f4ef} CLR RRS,RL
# DECODE  [T= 30955000]
# EXECUTE  [T= 31055000]
# COMMIT  [T= 31155000]
# FETCH   [T= 31255000]   76 {00a6} :: {48e0} ST (R0),RRS
# DECODE  [T= 31355000]
# EXECUTE  [T= 31455000]
# COMMIT  [T= 31555000]
# FETCH   [T= 31655000]   77 {00a8} :: {d800} XOR R0,R0
# DECODE  [T= 31755000]
# EXECUTE  [T= 31855000]
# COMMIT  [T= 31955000]
# LOAD    [T= 32055000]   78 R14,(0000 -> 0004)
# FETCH   [T= 32055000]   78 {00aa} :: {40e0}
# DECODE  [T= 32155000]
# EXECUTE  [T= 32255000]
# COMMIT  [T= 32355000]
# FETCH   [T= 32455000]   79 {00ac} :: {d800} XOR R0,R0
# DECODE  [T= 32555000]
# EXECUTE  [T= 32655000]
# COMMIT  [T= 32755000]
# LOAD    [T= 32855000]   80 R15,(0000 -> 0002)
# FETCH   [T= 32855000]   80 {00ae} :: {40f0}
# DECODE  [T= 32955000]
# EXECUTE  [T= 33055000]
# COMMIT  [T= 33155000]
# FETCH   [T= 33255000]   81 {00b0} :: {f4ef} CLR RRS,RL
# DECODE  [T= 33355000]
# EXECUTE  [T= 33455000]
# COMMIT  [T= 33555000]
# FETCH   [T= 33655000]   82 {00b2} :: {48e0} ST (R0),RRS
# DECODE  [T= 33755000]
# EXECUTE  [T= 33855000]
# COMMIT  [T= 33955000]
# FETCH   [T= 34055000]   83 {00b4} :: {d800} XOR R0,R0
# DECODE  [T= 34155000]
# EXECUTE  [T= 34255000]
# COMMIT  [T= 34355000]
# LOAD    [T= 34455000]   84 R 1,(0000 -> 1234)
# FETCH   [T= 34455000]   84 {00b6} :: {4010}
# DECODE  [T= 34555000]
# EXECUTE  [T= 34655000]
# COMMIT  [T= 34755000]
# FETCH   [T= 34855000]   85 {00b8} :: {d800} XOR R0,R0
# DECODE  [T= 34955000]
# EXECUTE  [T= 35055000]
# COMMIT  [T= 35155000]
# LOAD    [T= 35255000]   86 R 2,(0000 -> 4321)
# FETCH   [T= 35255000]   86 {00ba} :: {4020}
# DECODE  [T= 35355000]
# EXECUTE  [T= 35455000]
# COMMIT  [T= 35555000]
# FETCH   [T= 35655000]   87 {00bc} :: {c412} ADD R1,R1
# DECODE  [T= 35755000]
# EXECUTE  [T= 35855000]
# COMMIT  [T= 35955000]
# FETCH   [T= 36055000]   88 {00be} :: {4810} ST (R0),R1
# DECODE  [T= 36155000]
# EXECUTE  [T= 36255000]
# COMMIT  [T= 36355000]
# FETCH   [T= 36455000]   89 {00c0} :: {d800} XOR R0,R0
# DECODE  [T= 36555000]
# EXECUTE  [T= 36655000]
# COMMIT  [T= 36755000]
# LOAD    [T= 36855000]   90 R 1,(0000 -> 1234)
# FETCH   [T= 36855000]   90 {00c2} :: {4010}
# DECODE  [T= 36955000]
# EXECUTE  [T= 37055000]
# COMMIT  [T= 37155000]
# FETCH   [T= 37255000]   91 {00c4} :: {c516} ADD R1,6
# DECODE  [T= 37355000]
# EXECUTE  [T= 37455000]
# COMMIT  [T= 37555000]
# FETCH   [T= 37655000]   92 {00c6} :: {4810} ST (R0),R1
# DECODE  [T= 37755000]
# EXECUTE  [T= 37855000]
# COMMIT  [T= 37955000]
# FETCH   [T= 38055000]   93 {00c8} :: {d800} XOR R0,R0
# DECODE  [T= 38155000]
# EXECUTE  [T= 38255000]
# COMMIT  [T= 38355000]
# LOAD    [T= 38455000]   94 R 9,(0000 -> 1234)
# FETCH   [T= 38455000]   94 {00ca} :: {4090}
# DECODE  [T= 38555000]
# EXECUTE  [T= 38655000]
# COMMIT  [T= 38755000]
# FETCH   [T= 38855000]   95 {00cc} :: {c666} ADD RB,0x66
# DECODE  [T= 38955000]
# EXECUTE  [T= 39055000]
# COMMIT  [T= 39155000]
# FETCH   [T= 39255000]   96 {00ce} :: {4890} ST (R0),RB
# DECODE  [T= 39355000]
# EXECUTE  [T= 39455000]
# COMMIT  [T= 39555000]
# FETCH   [T= 39655000]   97 {00d0} :: {d800} XOR R0,R0
# DECODE  [T= 39755000]
# EXECUTE  [T= 39855000]
# COMMIT  [T= 39955000]
# LOAD    [T= 40055000]   98 R 8,(0000 -> 1234)
# FETCH   [T= 40055000]   98 {00d2} :: {4080}
# DECODE  [T= 40155000]
# EXECUTE  [T= 40255000]
# COMMIT  [T= 40355000]
# FETCH   [T= 40455000]   99 {00d4} :: {d800} XOR R0,R0
# DECODE  [T= 40555000]
# EXECUTE  [T= 40655000]
# COMMIT  [T= 40755000]
# LOAD    [T= 40855000]  100 R 9,(0000 -> 0033)
# FETCH   [T= 40855000]  100 {00d6} :: {4090}
# DECODE  [T= 40955000]
# EXECUTE  [T= 41055000]
# COMMIT  [T= 41155000]
# FETCH   [T= 41255000]  101 {00d8} :: {c744} ADD RA,0x66
# DECODE  [T= 41355000]
# EXECUTE  [T= 41455000]
# COMMIT  [T= 41555000]
# FETCH   [T= 41655000]  102 {00da} :: {4880} ST (R0),RA
# DECODE  [T= 41755000]
# EXECUTE  [T= 41855000]
# COMMIT  [T= 41955000]
# FETCH   [T= 42055000]  103 {00dc} :: {d800} XOR R0,R0
# DECODE  [T= 42155000]
# EXECUTE  [T= 42255000]
# COMMIT  [T= 42355000]
# LOAD    [T= 42455000]  104 R 1,(0000 -> 1234)
# FETCH   [T= 42455000]  104 {00de} :: {4010}
# DECODE  [T= 42555000]
# EXECUTE  [T= 42655000]
# COMMIT  [T= 42755000]
# FETCH   [T= 42855000]  107 {00e0} :: {d800} XOR R0,R0
# DECODE  [T= 42955000]
# EXECUTE  [T= 43055000]
# COMMIT  [T= 43155000]
# LOAD    [T= 43255000]  108 R 2,(0000 -> 4321)
# FETCH   [T= 43255000]  108 {00e2} :: {4020}
# DECODE  [T= 43355000]
# EXECUTE  [T= 43455000]
# COMMIT  [T= 43555000]
# FETCH   [T= 43655000]  109 {00e4} :: {d800} XOR R0,R0
# DECODE  [T= 43755000]
# EXECUTE  [T= 43855000]
# COMMIT  [T= 43955000]
# LOAD    [T= 44055000]  110 R 3,(0000 -> 8888)
# FETCH   [T= 44055000]  110 {00e6} :: {4030}
# DECODE  [T= 44155000]
# EXECUTE  [T= 44255000]
# COMMIT  [T= 44355000]
# FETCH   [T= 44455000]  111 {00e8} :: {c412} ADD R1,R2
# DECODE  [T= 44555000]
# EXECUTE  [T= 44655000]
# COMMIT  [T= 44755000]
# FETCH   [T= 46055000]  116 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 46155000]
# EXECUTE  [T= 46255000]
# COMMIT  [T= 46355000]
# LOAD    [T= 46455000]  117 R 1,(0000 -> 8888)
# FETCH   [T= 46455000]  117 {888c} :: {4010}
# DECODE  [T= 46555000]
# EXECUTE  [T= 46655000]
# COMMIT  [T= 46755000]
# FETCH   [T= 46855000]  118 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 46955000]
# EXECUTE  [T= 47055000]
# COMMIT  [T= 47155000]
# LOAD    [T= 47255000]  119 R 2,(0000 -> 8888)
# FETCH   [T= 47255000]  119 {8890} :: {4020}
# DECODE  [T= 47355000]
# EXECUTE  [T= 47455000]
# COMMIT  [T= 47555000]
# FETCH   [T= 47655000]  120 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 47755000]
# EXECUTE  [T= 47855000]
# COMMIT  [T= 47955000]
# LOAD    [T= 48055000]  121 R 3,(0000 -> 8888)
# FETCH   [T= 48055000]  121 {8894} :: {4030}
# DECODE  [T= 48155000]
# EXECUTE  [T= 48255000]
# COMMIT  [T= 48355000]
# FETCH   [T= 48455000]  122 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 48555000]
# EXECUTE  [T= 48655000]
# COMMIT  [T= 48755000]
# FETCH   [T= 50055000]  126 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 50155000]
# EXECUTE  [T= 50255000]
# COMMIT  [T= 50355000]
# LOAD    [T= 50455000]  127 R 1,(0000 -> 8888)
# FETCH   [T= 50455000]  127 {888c} :: {4010}
# DECODE  [T= 50555000]
# EXECUTE  [T= 50655000]
# COMMIT  [T= 50755000]
# FETCH   [T= 50855000]  128 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 50955000]
# EXECUTE  [T= 51055000]
# COMMIT  [T= 51155000]
# LOAD    [T= 51255000]  129 R 2,(0000 -> 0000)
# FETCH   [T= 51255000]  129 {8890} :: {4020}
# DECODE  [T= 51355000]
# EXECUTE  [T= 51455000]
# COMMIT  [T= 51555000]
# FETCH   [T= 51655000]  130 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 51755000]
# EXECUTE  [T= 51855000]
# COMMIT  [T= 51955000]
# LOAD    [T= 52055000]  131 R 3,(0000 -> 8888)
# FETCH   [T= 52055000]  131 {8894} :: {4030}
# DECODE  [T= 52155000]
# EXECUTE  [T= 52255000]
# COMMIT  [T= 52355000]
# FETCH   [T= 52455000]  132 {8896} :: {c412} ADD R1,R2
# DECODE  [T= 52555000]
# EXECUTE  [T= 52655000]
# COMMIT  [T= 52755000]
# FETCH   [T= 54055000]  136 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 54155000]
# EXECUTE  [T= 54255000]
# COMMIT  [T= 54355000]
# LOAD    [T= 54455000]  137 R 1,(0000 -> 8888)
# FETCH   [T= 54455000]  137 {888c} :: {4010}
# DECODE  [T= 54555000]
# EXECUTE  [T= 54655000]
# COMMIT  [T= 54755000]
# FETCH   [T= 54855000]  138 {888e} :: {d800} XOR R0,R0
# DECODE  [T= 54955000]
# EXECUTE  [T= 55055000]
# COMMIT  [T= 55155000]
# LOAD    [T= 55255000]  139 R 2,(0000 -> 8888)
# FETCH   [T= 55255000]  139 {8890} :: {4020}
# DECODE  [T= 55355000]
# EXECUTE  [T= 55455000]
# COMMIT  [T= 55555000]
# FETCH   [T= 55655000]  140 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 55755000]
# EXECUTE  [T= 55855000]
# COMMIT  [T= 55955000]
# LOAD    [T= 56055000]  141 R 3,(0000 -> 8888)
# FETCH   [T= 56055000]  141 {8894} :: {4030}
# DECODE  [T= 56155000]
# EXECUTE  [T= 56255000]
# COMMIT  [T= 56355000]
# FETCH   [T= 56455000]  142 {8896} :: {cc12} MUL R1,R2
# DECODE  [T= 56555000]
# EXECUTE  [T= 56655000]
# COMMIT  [T= 56755000]
# FETCH   [T= 58055000]  146 {888a} :: {d800} XOR R0,R0
# DECODE  [T= 58155000]
# EXECUTE  [T= 58255000]
# COMMIT  [T= 58355000]
# LOAD    [T= 58455000]  147 R11,(0000 -> 5678)
# FETCH   [T= 58455000]  147 {888c} :: {40b0}
# DECODE  [T= 58555000]
# EXECUTE  [T= 58655000]
# COMMIT  [T= 58755000]
# FETCH   [T= 58855000]  148 {888e} :: {611a} LD R1,0x2a
# DECODE  [T= 58955000]
# EXECUTE  [T= 59055000]
# COMMIT  [T= 59155000]
# FETCH   [T= 59255000]  149 {8890} :: {4810} ST (R0),R1
# DECODE  [T= 59355000]
# EXECUTE  [T= 59455000]
# COMMIT  [T= 59555000]
# FETCH   [T= 59655000]  150 {8892} :: {d800} XOR R0,R0
# DECODE  [T= 59755000]
# EXECUTE  [T= 59855000]
# COMMIT  [T= 59955000]
# LOAD    [T= 60055000]  151 R13,(0000 -> 6678)
# FETCH   [T= 60055000]  151 {8894} :: {40d0}
# DECODE  [T= 60155000]
# EXECUTE  [T= 60255000]
# COMMIT  [T= 60355000]
# FETCH   [T= 60455000]  151 {8896} :: {621a} LD R1,0x2a
# DECODE  [T= 60555000]
# EXECUTE  [T= 60655000]
# COMMIT  [T= 60755000]
# FETCH   [T= 60855000]  152 {8898} :: {4810} ST (R0),R1
# DECODE  [T= 60955000]
# EXECUTE  [T= 61055000]
# COMMIT  [T= 61155000]
# FETCH   [T= 61255000]  153 {889a} :: {d800} XOR R0,R0
# DECODE  [T= 61355000]
# EXECUTE  [T= 61455000]
# COMMIT  [T= 61555000]
# LOAD    [T= 61655000]  154 R14,(0000 -> 7678)
# FETCH   [T= 61655000]  154 {889c} :: {40e0}
# DECODE  [T= 61755000]
# EXECUTE  [T= 61855000]
# COMMIT  [T= 61955000]
# FETCH   [T= 62055000]  155 {889e} :: {631a} LD R1,0x2a
# DECODE  [T= 62155000]
# EXECUTE  [T= 62255000]
# COMMIT  [T= 62355000]
# FETCH   [T= 62455000]  156 {88a0} :: {4810} ST (R0),R1
# DECODE  [T= 62555000]
# EXECUTE  [T= 62655000]
# COMMIT  [T= 62755000]
# FETCH   [T= 62855000]  157 {88a2} :: {d800} XOR R0,R0
# DECODE  [T= 62955000]
# EXECUTE  [T= 63055000]
# COMMIT  [T= 63155000]
# LOAD    [T= 63255000]  158 R11,(0000 -> 5678)
# FETCH   [T= 63255000]  158 {88a4} :: {40b0}
# DECODE  [T= 63355000]
# EXECUTE  [T= 63455000]
# COMMIT  [T= 63555000]
# FETCH   [T= 63655000]  159 {88a6} :: {651a} LD_B R1,FP - 22
# DECODE  [T= 63755000]
# EXECUTE  [T= 63855000]
# COMMIT  [T= 63955000]
# FETCH   [T= 64055000]  160 {88a8} :: {4810} ST (R0),R1
# DECODE  [T= 64155000]
# EXECUTE  [T= 64255000]
# [T=64355000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000011001101 != actual 1010101111001101
# COMMIT  [T= 64355000]
# [T=64405000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000011001101 != actual 1010101111001101

