synthesis:  version Radiant Software (64-bit) 2023.2.0.38.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thu Jun  6 17:33:58 2024


Command Line:  D:\2023.2.0.38.1_Radiant\ispfpga\bin\nt64\synthesis.exe -f TP3_E4_TP3_E4_lattice.synproj -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4/promote.xml 

The -top option is not used.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = TP3_E4_TP3_E4.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4/source/TP3_E4/TP3_E4.sdc.
-path D:/2023.2.0.38.1_Radiant/ispfpga/ice40tp/data (searchpath added)
-path D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4 (searchpath added)
-path D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4/TP3_E4 (searchpath added)
Mixed language design
CRITICAL <35001476> - synthesis: A top-level module has not been specified for the mixed language design.
Verilog design file = D:/2023.2.0.38.1_Radiant/ip/pmi/pmi_iCE40UP.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4/source/TP3_E4/Comparator.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4/source/TP3_E4/ModulatingWaves.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4/source/TP3_E4/TriangularWaves.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4/source/TP3_E4/Main.v
Verilog design file = D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4/source/TP3_E4/SineWaveLUT.v
VHDL library = pmi
VHDL design file = D:/2023.2.0.38.1_Radiant/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(1): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_addsub.v(40): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(2): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_add.v(50): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(3): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(4): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_counter.v(39): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(5): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo.v(44): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(6): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(7): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mac.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(8): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(9): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(10): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_mult.v(51): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(11): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(12): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(13): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_rom.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(14): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_sub.v(50): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(15): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(16): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.v(17): analyzing included file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/comparator.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/modulatingwaves.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/triangularwaves.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/main.v. VERI-1482
Analyzing Verilog file d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/sinewavelut.v. VERI-1482
Analyzing VHDL file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: d:/2023.2.0.38.1_radiant/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
WARNING <35001200> - synthesis: Setting Main as the top-level module. To specify the top-level module explicitly, go to View->Set Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit.
INFO <35921504> - synthesis: The default VHDL library search path is now "D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/16bits/TP3_E4/TP3_E4". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): Main
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/main.v(5): compiling module Main. VERI-1018
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/triangularwaves.v(7): compiling module triangular_wave. VERI-1018
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/triangularwaves.v(33): expression size 32 truncated to fit in target size 16. VERI-1209
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/modulatingwaves.v(3): compiling module SineWaveGenerator. VERI-1018
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/sinewavelut.v(4): compiling module SineWaveLUT. VERI-1018
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/modulatingwaves.v(27): expression size 32 truncated to fit in target size 15. VERI-1209
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/modulatingwaves.v(32): expression size 32 truncated to fit in target size 15. VERI-1209
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/modulatingwaves.v(37): expression size 32 truncated to fit in target size 15. VERI-1209
WARNING <35901209> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/modulatingwaves.v(40): expression size 32 truncated to fit in target size 2. VERI-1209
INFO <35901018> - synthesis: d:/facultad itba/ano 5/cuatrimestre 1/e4/tps-g1_e4/tp3/laticce/16bits/tp3_e4/source/tp3_e4/comparator.v(3): compiling module Comparator. VERI-1018
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         





WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
WARNING <35001045> - synthesis: No available RAMs found.
Mapped 2 multiplier(s)



################### Begin Area Report (Main)######################
Number of register bits => 166 of 5280 (3 % )
CCU2 => 522
FD1P3XZ => 166
IB => 1
LUT4 => 8837
MAC16 => 2
OB => 6
################### End Area Report ##################
Number of odd-length carry chains : 41
Number of even-length carry chains : 18

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : sine_gen/address[5], loads : 1000
  Net : sine_gen/maxfan_replicated_net_999, loads : 1000
  Net : sine_gen/address[7], loads : 1000
  Net : sine_gen/address[6], loads : 1000
  Net : sine_gen/address[4], loads : 1000
  Net : sine_gen/address[3], loads : 1000
  Net : sine_gen/maxfan_replicated_net_999_2, loads : 1000
  Net : sine_gen/address[2], loads : 997
  Net : sine_gen/address[1], loads : 950
  Net : sine_gen/address[0], loads : 903
################### End Clock Report ##################

Peak Memory Usage: 1651 MB

--------------------------------------------------------------
Total CPU Time: 6 mins 10 secs 
Total REAL Time: 6 mins 24 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: f74429fc281dd42990d243059732b3d1b9adf2f7
