# do questa_run.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2024.1 Lib Mapping Utility 2024.02 Feb  1 2024
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:48:57 on Apr 24,2025
# vlog -sv -work work ./src/top.sv ./src/uart_rx.sv ./src/uart_tx.sv ./testbench/tb.sv 
# -- Compiling module top
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:48:57 on Apr 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 13:48:57 on Apr 24,2025
# vopt work.tb -o tb_opt "+acc" 
# 
# Top level modules:
# 	tb
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module uart_rx
# -- Loading module uart_tx
# Incremental compilation check found 2 design-units (out of 4) may be reused.
# Optimizing 2 design-units (inlining 0/4 module instances):
# -- Optimizing module uart_rx(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# -- Optimizing module uart_tx(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_tx(fast)".
# Optimized design name is tb_opt
# End time: 13:48:58 on Apr 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -gui -wlf wave.wlf tb_opt 
# Start time: 13:48:58 on Apr 24,2025
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.uart_rx(fast)
# Loading work.uart_tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'led'. The port definition is at: ./src/top.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/i_top File: ./testbench/tb.sv Line: 148
# ** Warning: (vsim-WLF-5000) WLF file currently in use: wave.wlf
#           File in use by: Alexey  Hostname: DESKTOP-P14AD43  ProcessID: 34188
#           Attempting to use alternate WLF file "./wlft5qbj3z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: wave.wlf
#           Using alternate file: ./wlft5qbj3z
# Start of the task TOP 
#           1/          0/          1 [PASS] Expected 00100100 and got 00100100
#           2/          0/          2 [PASS] Expected 10000001 and got 10000001
#           3/          0/          3 [PASS] Expected 00001001 and got 00001001
#           4/          0/          4 [PASS] Expected 01100011 and got 01100011
#           5/          0/          5 [PASS] Expected 00001101 and got 00001101
#           6/          0/          6 [PASS] Expected 10001101 and got 10001101
#           7/          0/          7 [PASS] Expected 01100101 and got 01100101
#           8/          0/          8 [PASS] Expected 00010010 and got 00010010
#           9/          0/          9 [PASS] Expected 00000001 and got 00000001
#          10/          0/         10 [PASS] Expected 00001101 and got 00001101
#          11/          0/         11 [PASS] Expected 01110110 and got 01110110
#          12/          0/         12 [PASS] Expected 00111101 and got 00111101
#          13/          0/         13 [PASS] Expected 11101101 and got 11101101
#          14/          0/         14 [PASS] Expected 10001100 and got 10001100
#          15/          0/         15 [PASS] Expected 11111001 and got 11111001
#          16/          0/         16 [PASS] Expected 11000110 and got 11000110
#          17/          0/         17 [PASS] Expected 11000101 and got 11000101
#          18/          0/         18 [PASS] Expected 10101010 and got 10101010
#          19/          0/         19 [PASS] Expected 11100101 and got 11100101
#          20/          0/         20 [PASS] Expected 01110111 and got 01110111
# BIT RATE      :        9600b/s
# Test Results:
#     PASSES:          20
#     FAILS :           0
# Finish simulation at time             20832025
# ** Note: $finish    : ./testbench/tb.sv(141)
#    Time: 20832025 ns  Iteration: 1  Instance: /tb
# End time: 13:49:04 on Apr 24,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 3
