Oh no...

Cycle: 275
MARS instruction number: 129	Instruction: lui $1,4097
Expected:	Register Write to Reg: 0x01 Val: 0x10010000
Got     :	Register Write to Reg: 0x13 Val: 0x00000A18
Incorrect write

Cycle: 276
MARS instruction number: 130	Instruction: ori $4,$1,0
Expected:	Register Write to Reg: 0x04 Val: 0x10010000
Got     :	Register Write to Reg: 0x14 Val: 0x00001055
Incorrect write

Cycle: 279
MARS instruction number: 131	Instruction: add $5,$0,$21
Expected:	Register Write to Reg: 0x05 Val: 0x00000013
Got     :	Register Write to Reg: 0x12 Val: 0x00001A6D
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


