<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.12.30.18:22:50"
 outputDirectory="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="in" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="in_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port name="in_endofpacket" direction="input" role="endofpacket" width="1" />
   <port name="in_valid" direction="input" role="valid" width="1" />
   <port name="in_ready" direction="output" role="ready" width="1" />
   <port name="in_in_data" direction="input" role="in_data" width="1" />
  </interface>
  <interface name="out" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="out_valid" direction="output" role="valid" width="1" />
   <port name="out_ready" direction="input" role="ready" width="1" />
   <port name="out_out_data" direction="output" role="out_data" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="LDPCencode:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1672453369,AUTO_UNIQUE_ID=(altera_ldpc:18.1:ATTENUATION=1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,BITSPERSYMBOL=1,CHANNEL=1,CODE=0,EXTRALATENCY=0,ISFULLSTREAMING=1,ISLAYERED=1,ISVARRATE=0,K=0,LAYER=10.0,LDPC_TYPE=WiMedia,LLRPERSYMBOL=2,MODULE=Encoder,N=1,NBCHECKGROUP=90,NBVARGROUP=90,NB_ITE=10,PAR=2,RATE=0,S=4,SOFTBITS=3,THROUGHPUT=0.0,TRANSMIT_PARITY=0,design_env=NATIVE,selected_device_family=Cyclone V(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(altera_ldpc_enc:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,BITSPERSYMBOL=1,CHANNEL=1,ISVARRATE=0,LDPC_TYPE=WiMedia,N=1200,NBCHECKGROUP=12,NBVARGROUP=32,design_env=NATIVE(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(altera_ldpc_wimedia_enc:18.1:BITSPERSYMBOL=1,CHANNEL=1,ISVARRATE=0,LDPC_TYPE=DVB,N=1200,NBCHECKGROUP=8,NBVARGROUP=32,design_env=NATIVE)(clock:18.1:)(reset:18.1:))(clock:18.1:)(reset:18.1:))"
   instancePathKey="LDPCencode"
   kind="LDPCencode"
   version="1.0"
   name="LDPCencode">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1672453369" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/LDPCencode.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/LDPCencode_ldpc_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/LDPCencode_ldpc_0_encoder.v"
       type="VERILOG" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_0_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_1_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_2_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_3_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_4_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_5_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_6_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_7_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/dsp/altera_ldpc/top_hw/altera_ldpc_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/dsp/altera_ldpc/src/enc/altera_ldpc_enc_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_wimedia_enc/altera_ldpc_wimedia_enc_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:LDPCencode "LDPCencode"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="LDPCencode"><![CDATA["<b>LDPCencode</b>" reuses <b>altera_ldpc</b> "<b>submodules/LDPCencode_ldpc_0</b>"]]></message>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:altera_ldpc "submodules/LDPCencode_ldpc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ldpc_0"><![CDATA["<b>ldpc_0</b>" reuses <b>altera_ldpc_enc</b> "<b>submodules/LDPCencode_ldpc_0_encoder</b>"]]></message>
   <message level="Info" culprit="ldpc_0"><![CDATA["<b>LDPCencode</b>" instantiated <b>altera_ldpc</b> "<b>ldpc_0</b>"]]></message>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:altera_ldpc_enc "submodules/LDPCencode_ldpc_0_encoder"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="encoder"><![CDATA["<b>encoder</b>" reuses <b>altera_ldpc_wimedia_enc</b> "<b>submodules/altera_ldpc_wimedia_enc</b>"]]></message>
   <message level="Info" culprit="encoder"><![CDATA["<b>ldpc_0</b>" instantiated <b>altera_ldpc_enc</b> "<b>encoder</b>"]]></message>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:altera_ldpc_wimedia_enc "submodules/altera_ldpc_wimedia_enc"</message>
   <message level="Info" culprit="wimedia"><![CDATA["<b>encoder</b>" instantiated <b>altera_ldpc_wimedia_enc</b> "<b>wimedia</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_ldpc:18.1:ATTENUATION=1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,BITSPERSYMBOL=1,CHANNEL=1,CODE=0,EXTRALATENCY=0,ISFULLSTREAMING=1,ISLAYERED=1,ISVARRATE=0,K=0,LAYER=10.0,LDPC_TYPE=WiMedia,LLRPERSYMBOL=2,MODULE=Encoder,N=1,NBCHECKGROUP=90,NBVARGROUP=90,NB_ITE=10,PAR=2,RATE=0,S=4,SOFTBITS=3,THROUGHPUT=0.0,TRANSMIT_PARITY=0,design_env=NATIVE,selected_device_family=Cyclone V(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(altera_ldpc_enc:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,BITSPERSYMBOL=1,CHANNEL=1,ISVARRATE=0,LDPC_TYPE=WiMedia,N=1200,NBCHECKGROUP=12,NBVARGROUP=32,design_env=NATIVE(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(altera_ldpc_wimedia_enc:18.1:BITSPERSYMBOL=1,CHANNEL=1,ISVARRATE=0,LDPC_TYPE=DVB,N=1200,NBCHECKGROUP=8,NBVARGROUP=32,design_env=NATIVE)(clock:18.1:)(reset:18.1:))(clock:18.1:)(reset:18.1:)"
   instancePathKey="LDPCencode:.:ldpc_0"
   kind="altera_ldpc"
   version="18.1"
   name="LDPCencode_ldpc_0">
  <parameter name="PAR" value="2" />
  <parameter name="LDPC_TYPE" value="WiMedia" />
  <parameter name="RATE" value="0" />
  <parameter name="BITSPERSYMBOL" value="1" />
  <parameter name="NB_ITE" value="10" />
  <parameter name="K" value="0" />
  <parameter name="selected_device_family" value="Cyclone V" />
  <parameter name="ISVARRATE" value="0" />
  <parameter name="N" value="1" />
  <parameter name="SOFTBITS" value="3" />
  <parameter name="S" value="4" />
  <parameter name="EXTRALATENCY" value="0" />
  <parameter name="NBCHECKGROUP" value="90" />
  <parameter name="TRANSMIT_PARITY" value="0" />
  <parameter name="LLRPERSYMBOL" value="2" />
  <parameter name="ISFULLSTREAMING" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="design_env" value="NATIVE" />
  <parameter name="THROUGHPUT" value="0.0" />
  <parameter name="MODULE" value="Encoder" />
  <parameter name="CODE" value="0" />
  <parameter name="CHANNEL" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="ISLAYERED" value="1" />
  <parameter name="NBVARGROUP" value="90" />
  <parameter name="ATTENUATION" value="1" />
  <parameter name="LAYER" value="10.0" />
  <generatedFiles>
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/LDPCencode_ldpc_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/LDPCencode_ldpc_0_encoder.v"
       type="VERILOG" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_0_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_1_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_2_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_3_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_4_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_5_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_6_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_7_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/dsp/altera_ldpc/top_hw/altera_ldpc_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/dsp/altera_ldpc/src/enc/altera_ldpc_enc_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_wimedia_enc/altera_ldpc_wimedia_enc_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LDPCencode" as="ldpc_0" />
  <messages>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:altera_ldpc "submodules/LDPCencode_ldpc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ldpc_0"><![CDATA["<b>ldpc_0</b>" reuses <b>altera_ldpc_enc</b> "<b>submodules/LDPCencode_ldpc_0_encoder</b>"]]></message>
   <message level="Info" culprit="ldpc_0"><![CDATA["<b>LDPCencode</b>" instantiated <b>altera_ldpc</b> "<b>ldpc_0</b>"]]></message>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:altera_ldpc_enc "submodules/LDPCencode_ldpc_0_encoder"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="encoder"><![CDATA["<b>encoder</b>" reuses <b>altera_ldpc_wimedia_enc</b> "<b>submodules/altera_ldpc_wimedia_enc</b>"]]></message>
   <message level="Info" culprit="encoder"><![CDATA["<b>ldpc_0</b>" instantiated <b>altera_ldpc_enc</b> "<b>encoder</b>"]]></message>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:altera_ldpc_wimedia_enc "submodules/altera_ldpc_wimedia_enc"</message>
   <message level="Info" culprit="wimedia"><![CDATA["<b>encoder</b>" instantiated <b>altera_ldpc_wimedia_enc</b> "<b>wimedia</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_ldpc_enc:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,BITSPERSYMBOL=1,CHANNEL=1,ISVARRATE=0,LDPC_TYPE=WiMedia,N=1200,NBCHECKGROUP=12,NBVARGROUP=32,design_env=NATIVE(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(altera_ldpc_wimedia_enc:18.1:BITSPERSYMBOL=1,CHANNEL=1,ISVARRATE=0,LDPC_TYPE=DVB,N=1200,NBCHECKGROUP=8,NBVARGROUP=32,design_env=NATIVE)(clock:18.1:)(reset:18.1:)"
   instancePathKey="LDPCencode:.:ldpc_0:.:encoder"
   kind="altera_ldpc_enc"
   version="18.1"
   name="LDPCencode_ldpc_0_encoder">
  <parameter name="NBCHECKGROUP" value="12" />
  <parameter name="LDPC_TYPE" value="WiMedia" />
  <parameter name="CHANNEL" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="BITSPERSYMBOL" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="NBVARGROUP" value="32" />
  <parameter name="ISVARRATE" value="0" />
  <parameter name="N" value="1200" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="design_env" value="NATIVE" />
  <generatedFiles>
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/LDPCencode_ldpc_0_encoder.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_0_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_1_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_2_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_3_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_4_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_5_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_6_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_7_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/dsp/altera_ldpc/src/enc/altera_ldpc_enc_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_wimedia_enc/altera_ldpc_wimedia_enc_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LDPCencode_ldpc_0" as="encoder" />
  <messages>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:altera_ldpc_enc "submodules/LDPCencode_ldpc_0_encoder"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="encoder"><![CDATA["<b>encoder</b>" reuses <b>altera_ldpc_wimedia_enc</b> "<b>submodules/altera_ldpc_wimedia_enc</b>"]]></message>
   <message level="Info" culprit="encoder"><![CDATA["<b>ldpc_0</b>" instantiated <b>altera_ldpc_enc</b> "<b>encoder</b>"]]></message>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:altera_ldpc_wimedia_enc "submodules/altera_ldpc_wimedia_enc"</message>
   <message level="Info" culprit="wimedia"><![CDATA["<b>encoder</b>" instantiated <b>altera_ldpc_wimedia_enc</b> "<b>wimedia</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_ldpc_wimedia_enc:18.1:BITSPERSYMBOL=1,CHANNEL=1,ISVARRATE=0,LDPC_TYPE=DVB,N=1200,NBCHECKGROUP=8,NBVARGROUP=32,design_env=NATIVE"
   instancePathKey="LDPCencode:.:ldpc_0:.:encoder:.:wimedia"
   kind="altera_ldpc_wimedia_enc"
   version="18.1"
   name="altera_ldpc_wimedia_enc">
  <parameter name="NBCHECKGROUP" value="8" />
  <parameter name="LDPC_TYPE" value="DVB" />
  <parameter name="CHANNEL" value="1" />
  <parameter name="BITSPERSYMBOL" value="1" />
  <parameter name="NBVARGROUP" value="32" />
  <parameter name="ISVARRATE" value="0" />
  <parameter name="N" value="1200" />
  <parameter name="design_env" value="NATIVE" />
  <generatedFiles>
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_0_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_1_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_2_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_3_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_4_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_5_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_6_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc_rom_7_data.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/henan21/Desktop/FPGA/TestV1/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/dsp/altera_ldpc/src/ldpc_ucores/enc/altera_ldpc_wimedia_enc/altera_ldpc_wimedia_enc_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LDPCencode_ldpc_0_encoder" as="wimedia" />
  <messages>
   <message level="Debug" culprit="LDPCencode">queue size: 0 starting:altera_ldpc_wimedia_enc "submodules/altera_ldpc_wimedia_enc"</message>
   <message level="Info" culprit="wimedia"><![CDATA["<b>encoder</b>" instantiated <b>altera_ldpc_wimedia_enc</b> "<b>wimedia</b>"]]></message>
  </messages>
 </entity>
</deploy>
