
dht22.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bb8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08002cc4  08002cc4  00012cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d8c  08002d8c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002d8c  08002d8c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d8c  08002d8c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d8c  08002d8c  00012d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d90  08002d90  00012d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002d94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000070  08002e04  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  08002e04  000200e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007b64  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a5d  00000000  00000000  00027bfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000760  00000000  00000000  00029660  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000668  00000000  00000000  00029dc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002f7c  00000000  00000000  0002a428  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000075d6  00000000  00000000  0002d3a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006b6c7  00000000  00000000  0003497a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a0041  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002268  00000000  00000000  000a00bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cac 	.word	0x08002cac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002cac 	.word	0x08002cac

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0308 	add.w	r3, r7, #8
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000160:	4b17      	ldr	r3, [pc, #92]	; (80001c0 <MX_GPIO_Init+0x74>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a16      	ldr	r2, [pc, #88]	; (80001c0 <MX_GPIO_Init+0x74>)
 8000166:	f043 0320 	orr.w	r3, r3, #32
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b14      	ldr	r3, [pc, #80]	; (80001c0 <MX_GPIO_Init+0x74>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0320 	and.w	r3, r3, #32
 8000174:	607b      	str	r3, [r7, #4]
 8000176:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4b11      	ldr	r3, [pc, #68]	; (80001c0 <MX_GPIO_Init+0x74>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a10      	ldr	r2, [pc, #64]	; (80001c0 <MX_GPIO_Init+0x74>)
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b0e      	ldr	r3, [pc, #56]	; (80001c0 <MX_GPIO_Init+0x74>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	603b      	str	r3, [r7, #0]
 800018e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT22_GPIO_Port, DHT22_Pin, GPIO_PIN_RESET);
 8000190:	2200      	movs	r2, #0
 8000192:	2180      	movs	r1, #128	; 0x80
 8000194:	480b      	ldr	r0, [pc, #44]	; (80001c4 <MX_GPIO_Init+0x78>)
 8000196:	f000 fdf4 	bl	8000d82 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DHT22_Pin;
 800019a:	2380      	movs	r3, #128	; 0x80
 800019c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800019e:	2301      	movs	r3, #1
 80001a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001a2:	2300      	movs	r3, #0
 80001a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001a6:	2302      	movs	r3, #2
 80001a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DHT22_GPIO_Port, &GPIO_InitStruct);
 80001aa:	f107 0308 	add.w	r3, r7, #8
 80001ae:	4619      	mov	r1, r3
 80001b0:	4804      	ldr	r0, [pc, #16]	; (80001c4 <MX_GPIO_Init+0x78>)
 80001b2:	f000 fc75 	bl	8000aa0 <HAL_GPIO_Init>

}
 80001b6:	bf00      	nop
 80001b8:	3718      	adds	r7, #24
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bd80      	pop	{r7, pc}
 80001be:	bf00      	nop
 80001c0:	40021000 	.word	0x40021000
 80001c4:	40010800 	.word	0x40010800

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fa81 	bl	80006d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f831 	bl	8000238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f7ff ffb9 	bl	800014c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001da:	f000 f9d7 	bl	800058c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 80001de:	f000 f873 	bl	80002c8 <DWT_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_WritePin(DHT22_GPIO_Port, DHT22_Pin, GPIO_PIN_SET);
 80001e2:	2201      	movs	r2, #1
 80001e4:	2180      	movs	r1, #128	; 0x80
 80001e6:	4811      	ldr	r0, [pc, #68]	; (800022c <main+0x64>)
 80001e8:	f000 fdcb 	bl	8000d82 <HAL_GPIO_WritePin>
	delay_micros(2000000);
 80001ec:	4810      	ldr	r0, [pc, #64]	; (8000230 <main+0x68>)
 80001ee:	f000 f881 	bl	80002f4 <delay_micros>
	int a = HAL_GPIO_ReadPin(DHT22_GPIO_Port, DHT22_Pin);
 80001f2:	2180      	movs	r1, #128	; 0x80
 80001f4:	480d      	ldr	r0, [pc, #52]	; (800022c <main+0x64>)
 80001f6:	f000 fdad 	bl	8000d54 <HAL_GPIO_ReadPin>
 80001fa:	4603      	mov	r3, r0
 80001fc:	607b      	str	r3, [r7, #4]
		printf("%d",a);
 80001fe:	6879      	ldr	r1, [r7, #4]
 8000200:	480c      	ldr	r0, [pc, #48]	; (8000234 <main+0x6c>)
 8000202:	f001 fe65 	bl	8001ed0 <iprintf>
	HAL_GPIO_WritePin(DHT22_GPIO_Port, DHT22_Pin, GPIO_PIN_RESET);
 8000206:	2200      	movs	r2, #0
 8000208:	2180      	movs	r1, #128	; 0x80
 800020a:	4808      	ldr	r0, [pc, #32]	; (800022c <main+0x64>)
 800020c:	f000 fdb9 	bl	8000d82 <HAL_GPIO_WritePin>
	delay_micros(2000000);
 8000210:	4807      	ldr	r0, [pc, #28]	; (8000230 <main+0x68>)
 8000212:	f000 f86f 	bl	80002f4 <delay_micros>
	 a = HAL_GPIO_ReadPin(DHT22_GPIO_Port, DHT22_Pin);
 8000216:	2180      	movs	r1, #128	; 0x80
 8000218:	4804      	ldr	r0, [pc, #16]	; (800022c <main+0x64>)
 800021a:	f000 fd9b 	bl	8000d54 <HAL_GPIO_ReadPin>
 800021e:	4603      	mov	r3, r0
 8000220:	607b      	str	r3, [r7, #4]
	printf("%d",a);
 8000222:	6879      	ldr	r1, [r7, #4]
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <main+0x6c>)
 8000226:	f001 fe53 	bl	8001ed0 <iprintf>
  {
 800022a:	e7da      	b.n	80001e2 <main+0x1a>
 800022c:	40010800 	.word	0x40010800
 8000230:	001e8480 	.word	0x001e8480
 8000234:	08002cc4 	.word	0x08002cc4

08000238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b090      	sub	sp, #64	; 0x40
 800023c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023e:	f107 0318 	add.w	r3, r7, #24
 8000242:	2228      	movs	r2, #40	; 0x28
 8000244:	2100      	movs	r1, #0
 8000246:	4618      	mov	r0, r3
 8000248:	f001 fe3a 	bl	8001ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800024c:	1d3b      	adds	r3, r7, #4
 800024e:	2200      	movs	r2, #0
 8000250:	601a      	str	r2, [r3, #0]
 8000252:	605a      	str	r2, [r3, #4]
 8000254:	609a      	str	r2, [r3, #8]
 8000256:	60da      	str	r2, [r3, #12]
 8000258:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800025a:	2302      	movs	r3, #2
 800025c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025e:	2301      	movs	r3, #1
 8000260:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000262:	2310      	movs	r3, #16
 8000264:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000266:	2302      	movs	r3, #2
 8000268:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800026a:	2300      	movs	r3, #0
 800026c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800026e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000272:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000274:	f107 0318 	add.w	r3, r7, #24
 8000278:	4618      	mov	r0, r3
 800027a:	f000 fd9b 	bl	8000db4 <HAL_RCC_OscConfig>
 800027e:	4603      	mov	r3, r0
 8000280:	2b00      	cmp	r3, #0
 8000282:	d001      	beq.n	8000288 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000284:	f000 f819 	bl	80002ba <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000288:	230f      	movs	r3, #15
 800028a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800028c:	2302      	movs	r3, #2
 800028e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000290:	2300      	movs	r3, #0
 8000292:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000294:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000298:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800029a:	2300      	movs	r3, #0
 800029c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	2102      	movs	r1, #2
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 f806 	bl	80012b4 <HAL_RCC_ClockConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002ae:	f000 f804 	bl	80002ba <Error_Handler>
  }
}
 80002b2:	bf00      	nop
 80002b4:	3740      	adds	r7, #64	; 0x40
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}

080002ba <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002ba:	b480      	push	{r7}
 80002bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80002be:	bf00      	nop
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bc80      	pop	{r7}
 80002c4:	4770      	bx	lr
	...

080002c8 <DWT_Init>:
#define DWT_CONTROL *(volatile unsigned long *)0xE0001000
#define SCB_DEMCR   *(volatile unsigned long *)0xE000EDFC


void DWT_Init(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // разрешаем использовать счётчик
 80002cc:	4b07      	ldr	r3, [pc, #28]	; (80002ec <DWT_Init+0x24>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a06      	ldr	r2, [pc, #24]	; (80002ec <DWT_Init+0x24>)
 80002d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002d6:	6013      	str	r3, [r2, #0]
	DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;   // запускаем счётчик
 80002d8:	4b05      	ldr	r3, [pc, #20]	; (80002f0 <DWT_Init+0x28>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a04      	ldr	r2, [pc, #16]	; (80002f0 <DWT_Init+0x28>)
 80002de:	f043 0301 	orr.w	r3, r3, #1
 80002e2:	6013      	str	r3, [r2, #0]
}
 80002e4:	bf00      	nop
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	e000edfc 	.word	0xe000edfc
 80002f0:	e0001000 	.word	0xe0001000

080002f4 <delay_micros>:

void delay_micros(uint32_t us)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b085      	sub	sp, #20
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
    uint32_t us_count_tic =  us * (SystemCoreClock / 1000000);
 80002fc:	4b0b      	ldr	r3, [pc, #44]	; (800032c <delay_micros+0x38>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a0b      	ldr	r2, [pc, #44]	; (8000330 <delay_micros+0x3c>)
 8000302:	fba2 2303 	umull	r2, r3, r2, r3
 8000306:	0c9a      	lsrs	r2, r3, #18
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	fb02 f303 	mul.w	r3, r2, r3
 800030e:	60fb      	str	r3, [r7, #12]
    DWT->CYCCNT = 0U; // обнуляем счётчик
 8000310:	4b08      	ldr	r3, [pc, #32]	; (8000334 <delay_micros+0x40>)
 8000312:	2200      	movs	r2, #0
 8000314:	605a      	str	r2, [r3, #4]
    while(DWT->CYCCNT < us_count_tic);
 8000316:	bf00      	nop
 8000318:	4b06      	ldr	r3, [pc, #24]	; (8000334 <delay_micros+0x40>)
 800031a:	685b      	ldr	r3, [r3, #4]
 800031c:	68fa      	ldr	r2, [r7, #12]
 800031e:	429a      	cmp	r2, r3
 8000320:	d8fa      	bhi.n	8000318 <delay_micros+0x24>
}
 8000322:	bf00      	nop
 8000324:	3714      	adds	r7, #20
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr
 800032c:	20000000 	.word	0x20000000
 8000330:	431bde83 	.word	0x431bde83
 8000334:	e0001000 	.word	0xe0001000

08000338 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000338:	b480      	push	{r7}
 800033a:	b085      	sub	sp, #20
 800033c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800033e:	4b15      	ldr	r3, [pc, #84]	; (8000394 <HAL_MspInit+0x5c>)
 8000340:	699b      	ldr	r3, [r3, #24]
 8000342:	4a14      	ldr	r2, [pc, #80]	; (8000394 <HAL_MspInit+0x5c>)
 8000344:	f043 0301 	orr.w	r3, r3, #1
 8000348:	6193      	str	r3, [r2, #24]
 800034a:	4b12      	ldr	r3, [pc, #72]	; (8000394 <HAL_MspInit+0x5c>)
 800034c:	699b      	ldr	r3, [r3, #24]
 800034e:	f003 0301 	and.w	r3, r3, #1
 8000352:	60bb      	str	r3, [r7, #8]
 8000354:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000356:	4b0f      	ldr	r3, [pc, #60]	; (8000394 <HAL_MspInit+0x5c>)
 8000358:	69db      	ldr	r3, [r3, #28]
 800035a:	4a0e      	ldr	r2, [pc, #56]	; (8000394 <HAL_MspInit+0x5c>)
 800035c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000360:	61d3      	str	r3, [r2, #28]
 8000362:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <HAL_MspInit+0x5c>)
 8000364:	69db      	ldr	r3, [r3, #28]
 8000366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800036a:	607b      	str	r3, [r7, #4]
 800036c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800036e:	4b0a      	ldr	r3, [pc, #40]	; (8000398 <HAL_MspInit+0x60>)
 8000370:	685b      	ldr	r3, [r3, #4]
 8000372:	60fb      	str	r3, [r7, #12]
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800037a:	60fb      	str	r3, [r7, #12]
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000382:	60fb      	str	r3, [r7, #12]
 8000384:	4a04      	ldr	r2, [pc, #16]	; (8000398 <HAL_MspInit+0x60>)
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800038a:	bf00      	nop
 800038c:	3714      	adds	r7, #20
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr
 8000394:	40021000 	.word	0x40021000
 8000398:	40010000 	.word	0x40010000

0800039c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80003a0:	bf00      	nop
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bc80      	pop	{r7}
 80003a6:	4770      	bx	lr

080003a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ac:	e7fe      	b.n	80003ac <HardFault_Handler+0x4>

080003ae <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ae:	b480      	push	{r7}
 80003b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003b2:	e7fe      	b.n	80003b2 <MemManage_Handler+0x4>

080003b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003b8:	e7fe      	b.n	80003b8 <BusFault_Handler+0x4>

080003ba <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003ba:	b480      	push	{r7}
 80003bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003be:	e7fe      	b.n	80003be <UsageFault_Handler+0x4>

080003c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003c0:	b480      	push	{r7}
 80003c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bc80      	pop	{r7}
 80003ca:	4770      	bx	lr

080003cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bc80      	pop	{r7}
 80003d6:	4770      	bx	lr

080003d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003dc:	bf00      	nop
 80003de:	46bd      	mov	sp, r7
 80003e0:	bc80      	pop	{r7}
 80003e2:	4770      	bx	lr

080003e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003e8:	f000 f9ba 	bl	8000760 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003ec:	bf00      	nop
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80003f4:	4802      	ldr	r0, [pc, #8]	; (8000400 <USART1_IRQHandler+0x10>)
 80003f6:	f001 f9df 	bl	80017b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	20000098 	.word	0x20000098

08000404 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b086      	sub	sp, #24
 8000408:	af00      	add	r7, sp, #0
 800040a:	60f8      	str	r0, [r7, #12]
 800040c:	60b9      	str	r1, [r7, #8]
 800040e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000410:	2300      	movs	r3, #0
 8000412:	617b      	str	r3, [r7, #20]
 8000414:	e00a      	b.n	800042c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000416:	f3af 8000 	nop.w
 800041a:	4601      	mov	r1, r0
 800041c:	68bb      	ldr	r3, [r7, #8]
 800041e:	1c5a      	adds	r2, r3, #1
 8000420:	60ba      	str	r2, [r7, #8]
 8000422:	b2ca      	uxtb	r2, r1
 8000424:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000426:	697b      	ldr	r3, [r7, #20]
 8000428:	3301      	adds	r3, #1
 800042a:	617b      	str	r3, [r7, #20]
 800042c:	697a      	ldr	r2, [r7, #20]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	429a      	cmp	r2, r3
 8000432:	dbf0      	blt.n	8000416 <_read+0x12>
	}

return len;
 8000434:	687b      	ldr	r3, [r7, #4]
}
 8000436:	4618      	mov	r0, r3
 8000438:	3718      	adds	r7, #24
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
	...

08000440 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
 8000446:	60f8      	str	r0, [r7, #12]
 8000448:	60b9      	str	r1, [r7, #8]
 800044a:	607a      	str	r2, [r7, #4]
//
//	for (DataIdx = 0; DataIdx < len; DataIdx++)
//	{
//		__io_putchar(*ptr++);
//	}
	HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 1000);
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	b29a      	uxth	r2, r3
 8000450:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000454:	68b9      	ldr	r1, [r7, #8]
 8000456:	4804      	ldr	r0, [pc, #16]	; (8000468 <_write+0x28>)
 8000458:	f001 f915 	bl	8001686 <HAL_UART_Transmit>
	return len;
 800045c:	687b      	ldr	r3, [r7, #4]
}
 800045e:	4618      	mov	r0, r3
 8000460:	3710      	adds	r7, #16
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	20000098 	.word	0x20000098

0800046c <_close>:

int _close(int file)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
	return -1;
 8000474:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000478:	4618      	mov	r0, r3
 800047a:	370c      	adds	r7, #12
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr

08000482 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000482:	b480      	push	{r7}
 8000484:	b083      	sub	sp, #12
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
 800048a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000492:	605a      	str	r2, [r3, #4]
	return 0;
 8000494:	2300      	movs	r3, #0
}
 8000496:	4618      	mov	r0, r3
 8000498:	370c      	adds	r7, #12
 800049a:	46bd      	mov	sp, r7
 800049c:	bc80      	pop	{r7}
 800049e:	4770      	bx	lr

080004a0 <_isatty>:

int _isatty(int file)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
	return 1;
 80004a8:	2301      	movs	r3, #1
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	370c      	adds	r7, #12
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bc80      	pop	{r7}
 80004b2:	4770      	bx	lr

080004b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	60f8      	str	r0, [r7, #12]
 80004bc:	60b9      	str	r1, [r7, #8]
 80004be:	607a      	str	r2, [r7, #4]
	return 0;
 80004c0:	2300      	movs	r3, #0
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	3714      	adds	r7, #20
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr

080004cc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80004d4:	4b11      	ldr	r3, [pc, #68]	; (800051c <_sbrk+0x50>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d102      	bne.n	80004e2 <_sbrk+0x16>
		heap_end = &end;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <_sbrk+0x50>)
 80004de:	4a10      	ldr	r2, [pc, #64]	; (8000520 <_sbrk+0x54>)
 80004e0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80004e2:	4b0e      	ldr	r3, [pc, #56]	; (800051c <_sbrk+0x50>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <_sbrk+0x50>)
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	4413      	add	r3, r2
 80004f0:	466a      	mov	r2, sp
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d907      	bls.n	8000506 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80004f6:	f001 fcb9 	bl	8001e6c <__errno>
 80004fa:	4602      	mov	r2, r0
 80004fc:	230c      	movs	r3, #12
 80004fe:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000500:	f04f 33ff 	mov.w	r3, #4294967295
 8000504:	e006      	b.n	8000514 <_sbrk+0x48>
	}

	heap_end += incr;
 8000506:	4b05      	ldr	r3, [pc, #20]	; (800051c <_sbrk+0x50>)
 8000508:	681a      	ldr	r2, [r3, #0]
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	4413      	add	r3, r2
 800050e:	4a03      	ldr	r2, [pc, #12]	; (800051c <_sbrk+0x50>)
 8000510:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000512:	68fb      	ldr	r3, [r7, #12]
}
 8000514:	4618      	mov	r0, r3
 8000516:	3710      	adds	r7, #16
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	2000008c 	.word	0x2000008c
 8000520:	200000e0 	.word	0x200000e0

08000524 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000528:	4b15      	ldr	r3, [pc, #84]	; (8000580 <SystemInit+0x5c>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a14      	ldr	r2, [pc, #80]	; (8000580 <SystemInit+0x5c>)
 800052e:	f043 0301 	orr.w	r3, r3, #1
 8000532:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <SystemInit+0x5c>)
 8000536:	685a      	ldr	r2, [r3, #4]
 8000538:	4911      	ldr	r1, [pc, #68]	; (8000580 <SystemInit+0x5c>)
 800053a:	4b12      	ldr	r3, [pc, #72]	; (8000584 <SystemInit+0x60>)
 800053c:	4013      	ands	r3, r2
 800053e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000540:	4b0f      	ldr	r3, [pc, #60]	; (8000580 <SystemInit+0x5c>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a0e      	ldr	r2, [pc, #56]	; (8000580 <SystemInit+0x5c>)
 8000546:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800054a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800054e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000550:	4b0b      	ldr	r3, [pc, #44]	; (8000580 <SystemInit+0x5c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4a0a      	ldr	r2, [pc, #40]	; (8000580 <SystemInit+0x5c>)
 8000556:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800055a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800055c:	4b08      	ldr	r3, [pc, #32]	; (8000580 <SystemInit+0x5c>)
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	4a07      	ldr	r2, [pc, #28]	; (8000580 <SystemInit+0x5c>)
 8000562:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000566:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000568:	4b05      	ldr	r3, [pc, #20]	; (8000580 <SystemInit+0x5c>)
 800056a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800056e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000570:	4b05      	ldr	r3, [pc, #20]	; (8000588 <SystemInit+0x64>)
 8000572:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000576:	609a      	str	r2, [r3, #8]
#endif 
}
 8000578:	bf00      	nop
 800057a:	46bd      	mov	sp, r7
 800057c:	bc80      	pop	{r7}
 800057e:	4770      	bx	lr
 8000580:	40021000 	.word	0x40021000
 8000584:	f8ff0000 	.word	0xf8ff0000
 8000588:	e000ed00 	.word	0xe000ed00

0800058c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000590:	4b11      	ldr	r3, [pc, #68]	; (80005d8 <MX_USART1_UART_Init+0x4c>)
 8000592:	4a12      	ldr	r2, [pc, #72]	; (80005dc <MX_USART1_UART_Init+0x50>)
 8000594:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000596:	4b10      	ldr	r3, [pc, #64]	; (80005d8 <MX_USART1_UART_Init+0x4c>)
 8000598:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800059c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800059e:	4b0e      	ldr	r3, [pc, #56]	; (80005d8 <MX_USART1_UART_Init+0x4c>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005a4:	4b0c      	ldr	r3, [pc, #48]	; (80005d8 <MX_USART1_UART_Init+0x4c>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005aa:	4b0b      	ldr	r3, [pc, #44]	; (80005d8 <MX_USART1_UART_Init+0x4c>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005b0:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <MX_USART1_UART_Init+0x4c>)
 80005b2:	220c      	movs	r2, #12
 80005b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005b6:	4b08      	ldr	r3, [pc, #32]	; (80005d8 <MX_USART1_UART_Init+0x4c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <MX_USART1_UART_Init+0x4c>)
 80005be:	2200      	movs	r2, #0
 80005c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005c2:	4805      	ldr	r0, [pc, #20]	; (80005d8 <MX_USART1_UART_Init+0x4c>)
 80005c4:	f001 f812 	bl	80015ec <HAL_UART_Init>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80005ce:	f7ff fe74 	bl	80002ba <Error_Handler>
  }

}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000098 	.word	0x20000098
 80005dc:	40013800 	.word	0x40013800

080005e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e8:	f107 0310 	add.w	r3, r7, #16
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a20      	ldr	r2, [pc, #128]	; (800067c <HAL_UART_MspInit+0x9c>)
 80005fc:	4293      	cmp	r3, r2
 80005fe:	d139      	bne.n	8000674 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000600:	4b1f      	ldr	r3, [pc, #124]	; (8000680 <HAL_UART_MspInit+0xa0>)
 8000602:	699b      	ldr	r3, [r3, #24]
 8000604:	4a1e      	ldr	r2, [pc, #120]	; (8000680 <HAL_UART_MspInit+0xa0>)
 8000606:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800060a:	6193      	str	r3, [r2, #24]
 800060c:	4b1c      	ldr	r3, [pc, #112]	; (8000680 <HAL_UART_MspInit+0xa0>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000614:	60fb      	str	r3, [r7, #12]
 8000616:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000618:	4b19      	ldr	r3, [pc, #100]	; (8000680 <HAL_UART_MspInit+0xa0>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	4a18      	ldr	r2, [pc, #96]	; (8000680 <HAL_UART_MspInit+0xa0>)
 800061e:	f043 0304 	orr.w	r3, r3, #4
 8000622:	6193      	str	r3, [r2, #24]
 8000624:	4b16      	ldr	r3, [pc, #88]	; (8000680 <HAL_UART_MspInit+0xa0>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	f003 0304 	and.w	r3, r3, #4
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000630:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000634:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000636:	2302      	movs	r3, #2
 8000638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800063a:	2303      	movs	r3, #3
 800063c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063e:	f107 0310 	add.w	r3, r7, #16
 8000642:	4619      	mov	r1, r3
 8000644:	480f      	ldr	r0, [pc, #60]	; (8000684 <HAL_UART_MspInit+0xa4>)
 8000646:	f000 fa2b 	bl	8000aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800064a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800064e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000650:	2300      	movs	r3, #0
 8000652:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000654:	2300      	movs	r3, #0
 8000656:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000658:	f107 0310 	add.w	r3, r7, #16
 800065c:	4619      	mov	r1, r3
 800065e:	4809      	ldr	r0, [pc, #36]	; (8000684 <HAL_UART_MspInit+0xa4>)
 8000660:	f000 fa1e 	bl	8000aa0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000664:	2200      	movs	r2, #0
 8000666:	2100      	movs	r1, #0
 8000668:	2025      	movs	r0, #37	; 0x25
 800066a:	f000 f96c 	bl	8000946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800066e:	2025      	movs	r0, #37	; 0x25
 8000670:	f000 f985 	bl	800097e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000674:	bf00      	nop
 8000676:	3720      	adds	r7, #32
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40013800 	.word	0x40013800
 8000680:	40021000 	.word	0x40021000
 8000684:	40010800 	.word	0x40010800

08000688 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000688:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800068a:	e003      	b.n	8000694 <LoopCopyDataInit>

0800068c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800068c:	4b0b      	ldr	r3, [pc, #44]	; (80006bc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800068e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000690:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000692:	3104      	adds	r1, #4

08000694 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000694:	480a      	ldr	r0, [pc, #40]	; (80006c0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000696:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000698:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800069a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800069c:	d3f6      	bcc.n	800068c <CopyDataInit>
  ldr r2, =_sbss
 800069e:	4a0a      	ldr	r2, [pc, #40]	; (80006c8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80006a0:	e002      	b.n	80006a8 <LoopFillZerobss>

080006a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80006a2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80006a4:	f842 3b04 	str.w	r3, [r2], #4

080006a8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80006a8:	4b08      	ldr	r3, [pc, #32]	; (80006cc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80006aa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80006ac:	d3f9      	bcc.n	80006a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80006ae:	f7ff ff39 	bl	8000524 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80006b2:	f001 fbe1 	bl	8001e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006b6:	f7ff fd87 	bl	80001c8 <main>
  bx lr
 80006ba:	4770      	bx	lr
  ldr r3, =_sidata
 80006bc:	08002d94 	.word	0x08002d94
  ldr r0, =_sdata
 80006c0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80006c4:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80006c8:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80006cc:	200000e0 	.word	0x200000e0

080006d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006d0:	e7fe      	b.n	80006d0 <ADC1_2_IRQHandler>
	...

080006d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006d8:	4b08      	ldr	r3, [pc, #32]	; (80006fc <HAL_Init+0x28>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a07      	ldr	r2, [pc, #28]	; (80006fc <HAL_Init+0x28>)
 80006de:	f043 0310 	orr.w	r3, r3, #16
 80006e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006e4:	2003      	movs	r0, #3
 80006e6:	f000 f923 	bl	8000930 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006ea:	2000      	movs	r0, #0
 80006ec:	f000 f808 	bl	8000700 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006f0:	f7ff fe22 	bl	8000338 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006f4:	2300      	movs	r3, #0
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40022000 	.word	0x40022000

08000700 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000708:	4b12      	ldr	r3, [pc, #72]	; (8000754 <HAL_InitTick+0x54>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	4b12      	ldr	r3, [pc, #72]	; (8000758 <HAL_InitTick+0x58>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	4619      	mov	r1, r3
 8000712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000716:	fbb3 f3f1 	udiv	r3, r3, r1
 800071a:	fbb2 f3f3 	udiv	r3, r2, r3
 800071e:	4618      	mov	r0, r3
 8000720:	f000 f93b 	bl	800099a <HAL_SYSTICK_Config>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800072a:	2301      	movs	r3, #1
 800072c:	e00e      	b.n	800074c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	2b0f      	cmp	r3, #15
 8000732:	d80a      	bhi.n	800074a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000734:	2200      	movs	r2, #0
 8000736:	6879      	ldr	r1, [r7, #4]
 8000738:	f04f 30ff 	mov.w	r0, #4294967295
 800073c:	f000 f903 	bl	8000946 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000740:	4a06      	ldr	r2, [pc, #24]	; (800075c <HAL_InitTick+0x5c>)
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000746:	2300      	movs	r3, #0
 8000748:	e000      	b.n	800074c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800074a:	2301      	movs	r3, #1
}
 800074c:	4618      	mov	r0, r3
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20000000 	.word	0x20000000
 8000758:	20000008 	.word	0x20000008
 800075c:	20000004 	.word	0x20000004

08000760 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000764:	4b05      	ldr	r3, [pc, #20]	; (800077c <HAL_IncTick+0x1c>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	461a      	mov	r2, r3
 800076a:	4b05      	ldr	r3, [pc, #20]	; (8000780 <HAL_IncTick+0x20>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4413      	add	r3, r2
 8000770:	4a03      	ldr	r2, [pc, #12]	; (8000780 <HAL_IncTick+0x20>)
 8000772:	6013      	str	r3, [r2, #0]
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	20000008 	.word	0x20000008
 8000780:	200000d8 	.word	0x200000d8

08000784 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  return uwTick;
 8000788:	4b02      	ldr	r3, [pc, #8]	; (8000794 <HAL_GetTick+0x10>)
 800078a:	681b      	ldr	r3, [r3, #0]
}
 800078c:	4618      	mov	r0, r3
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr
 8000794:	200000d8 	.word	0x200000d8

08000798 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000798:	b480      	push	{r7}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	f003 0307 	and.w	r3, r3, #7
 80007a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <__NVIC_SetPriorityGrouping+0x44>)
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ae:	68ba      	ldr	r2, [r7, #8]
 80007b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007b4:	4013      	ands	r3, r2
 80007b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ca:	4a04      	ldr	r2, [pc, #16]	; (80007dc <__NVIC_SetPriorityGrouping+0x44>)
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	60d3      	str	r3, [r2, #12]
}
 80007d0:	bf00      	nop
 80007d2:	3714      	adds	r7, #20
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bc80      	pop	{r7}
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	e000ed00 	.word	0xe000ed00

080007e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e4:	4b04      	ldr	r3, [pc, #16]	; (80007f8 <__NVIC_GetPriorityGrouping+0x18>)
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	0a1b      	lsrs	r3, r3, #8
 80007ea:	f003 0307 	and.w	r3, r3, #7
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080a:	2b00      	cmp	r3, #0
 800080c:	db0b      	blt.n	8000826 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	f003 021f 	and.w	r2, r3, #31
 8000814:	4906      	ldr	r1, [pc, #24]	; (8000830 <__NVIC_EnableIRQ+0x34>)
 8000816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081a:	095b      	lsrs	r3, r3, #5
 800081c:	2001      	movs	r0, #1
 800081e:	fa00 f202 	lsl.w	r2, r0, r2
 8000822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000826:	bf00      	nop
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	bc80      	pop	{r7}
 800082e:	4770      	bx	lr
 8000830:	e000e100 	.word	0xe000e100

08000834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	6039      	str	r1, [r7, #0]
 800083e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000844:	2b00      	cmp	r3, #0
 8000846:	db0a      	blt.n	800085e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	b2da      	uxtb	r2, r3
 800084c:	490c      	ldr	r1, [pc, #48]	; (8000880 <__NVIC_SetPriority+0x4c>)
 800084e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000852:	0112      	lsls	r2, r2, #4
 8000854:	b2d2      	uxtb	r2, r2
 8000856:	440b      	add	r3, r1
 8000858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800085c:	e00a      	b.n	8000874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	b2da      	uxtb	r2, r3
 8000862:	4908      	ldr	r1, [pc, #32]	; (8000884 <__NVIC_SetPriority+0x50>)
 8000864:	79fb      	ldrb	r3, [r7, #7]
 8000866:	f003 030f 	and.w	r3, r3, #15
 800086a:	3b04      	subs	r3, #4
 800086c:	0112      	lsls	r2, r2, #4
 800086e:	b2d2      	uxtb	r2, r2
 8000870:	440b      	add	r3, r1
 8000872:	761a      	strb	r2, [r3, #24]
}
 8000874:	bf00      	nop
 8000876:	370c      	adds	r7, #12
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	e000e100 	.word	0xe000e100
 8000884:	e000ed00 	.word	0xe000ed00

08000888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000888:	b480      	push	{r7}
 800088a:	b089      	sub	sp, #36	; 0x24
 800088c:	af00      	add	r7, sp, #0
 800088e:	60f8      	str	r0, [r7, #12]
 8000890:	60b9      	str	r1, [r7, #8]
 8000892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	f003 0307 	and.w	r3, r3, #7
 800089a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800089c:	69fb      	ldr	r3, [r7, #28]
 800089e:	f1c3 0307 	rsb	r3, r3, #7
 80008a2:	2b04      	cmp	r3, #4
 80008a4:	bf28      	it	cs
 80008a6:	2304      	movcs	r3, #4
 80008a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	3304      	adds	r3, #4
 80008ae:	2b06      	cmp	r3, #6
 80008b0:	d902      	bls.n	80008b8 <NVIC_EncodePriority+0x30>
 80008b2:	69fb      	ldr	r3, [r7, #28]
 80008b4:	3b03      	subs	r3, #3
 80008b6:	e000      	b.n	80008ba <NVIC_EncodePriority+0x32>
 80008b8:	2300      	movs	r3, #0
 80008ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008bc:	f04f 32ff 	mov.w	r2, #4294967295
 80008c0:	69bb      	ldr	r3, [r7, #24]
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	43da      	mvns	r2, r3
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	401a      	ands	r2, r3
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008d0:	f04f 31ff 	mov.w	r1, #4294967295
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	fa01 f303 	lsl.w	r3, r1, r3
 80008da:	43d9      	mvns	r1, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e0:	4313      	orrs	r3, r2
         );
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3724      	adds	r7, #36	; 0x24
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bc80      	pop	{r7}
 80008ea:	4770      	bx	lr

080008ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008fc:	d301      	bcc.n	8000902 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008fe:	2301      	movs	r3, #1
 8000900:	e00f      	b.n	8000922 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000902:	4a0a      	ldr	r2, [pc, #40]	; (800092c <SysTick_Config+0x40>)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	3b01      	subs	r3, #1
 8000908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800090a:	210f      	movs	r1, #15
 800090c:	f04f 30ff 	mov.w	r0, #4294967295
 8000910:	f7ff ff90 	bl	8000834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000914:	4b05      	ldr	r3, [pc, #20]	; (800092c <SysTick_Config+0x40>)
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800091a:	4b04      	ldr	r3, [pc, #16]	; (800092c <SysTick_Config+0x40>)
 800091c:	2207      	movs	r2, #7
 800091e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000920:	2300      	movs	r3, #0
}
 8000922:	4618      	mov	r0, r3
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	e000e010 	.word	0xe000e010

08000930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000938:	6878      	ldr	r0, [r7, #4]
 800093a:	f7ff ff2d 	bl	8000798 <__NVIC_SetPriorityGrouping>
}
 800093e:	bf00      	nop
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000946:	b580      	push	{r7, lr}
 8000948:	b086      	sub	sp, #24
 800094a:	af00      	add	r7, sp, #0
 800094c:	4603      	mov	r3, r0
 800094e:	60b9      	str	r1, [r7, #8]
 8000950:	607a      	str	r2, [r7, #4]
 8000952:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000954:	2300      	movs	r3, #0
 8000956:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000958:	f7ff ff42 	bl	80007e0 <__NVIC_GetPriorityGrouping>
 800095c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800095e:	687a      	ldr	r2, [r7, #4]
 8000960:	68b9      	ldr	r1, [r7, #8]
 8000962:	6978      	ldr	r0, [r7, #20]
 8000964:	f7ff ff90 	bl	8000888 <NVIC_EncodePriority>
 8000968:	4602      	mov	r2, r0
 800096a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800096e:	4611      	mov	r1, r2
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff ff5f 	bl	8000834 <__NVIC_SetPriority>
}
 8000976:	bf00      	nop
 8000978:	3718      	adds	r7, #24
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b082      	sub	sp, #8
 8000982:	af00      	add	r7, sp, #0
 8000984:	4603      	mov	r3, r0
 8000986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff ff35 	bl	80007fc <__NVIC_EnableIRQ>
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}

0800099a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff ffa2 	bl	80008ec <SysTick_Config>
 80009a8:	4603      	mov	r3, r0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
	...

080009b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80009bc:	2300      	movs	r3, #0
 80009be:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80009c6:	2b02      	cmp	r3, #2
 80009c8:	d005      	beq.n	80009d6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2204      	movs	r2, #4
 80009ce:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80009d0:	2301      	movs	r3, #1
 80009d2:	73fb      	strb	r3, [r7, #15]
 80009d4:	e051      	b.n	8000a7a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f022 020e 	bic.w	r2, r2, #14
 80009e4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f022 0201 	bic.w	r2, r2, #1
 80009f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a22      	ldr	r2, [pc, #136]	; (8000a84 <HAL_DMA_Abort_IT+0xd0>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d029      	beq.n	8000a54 <HAL_DMA_Abort_IT+0xa0>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a20      	ldr	r2, [pc, #128]	; (8000a88 <HAL_DMA_Abort_IT+0xd4>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d022      	beq.n	8000a50 <HAL_DMA_Abort_IT+0x9c>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a1f      	ldr	r2, [pc, #124]	; (8000a8c <HAL_DMA_Abort_IT+0xd8>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d01a      	beq.n	8000a4a <HAL_DMA_Abort_IT+0x96>
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a1d      	ldr	r2, [pc, #116]	; (8000a90 <HAL_DMA_Abort_IT+0xdc>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d012      	beq.n	8000a44 <HAL_DMA_Abort_IT+0x90>
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a1c      	ldr	r2, [pc, #112]	; (8000a94 <HAL_DMA_Abort_IT+0xe0>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d00a      	beq.n	8000a3e <HAL_DMA_Abort_IT+0x8a>
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a1a      	ldr	r2, [pc, #104]	; (8000a98 <HAL_DMA_Abort_IT+0xe4>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d102      	bne.n	8000a38 <HAL_DMA_Abort_IT+0x84>
 8000a32:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000a36:	e00e      	b.n	8000a56 <HAL_DMA_Abort_IT+0xa2>
 8000a38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a3c:	e00b      	b.n	8000a56 <HAL_DMA_Abort_IT+0xa2>
 8000a3e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a42:	e008      	b.n	8000a56 <HAL_DMA_Abort_IT+0xa2>
 8000a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a48:	e005      	b.n	8000a56 <HAL_DMA_Abort_IT+0xa2>
 8000a4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a4e:	e002      	b.n	8000a56 <HAL_DMA_Abort_IT+0xa2>
 8000a50:	2310      	movs	r3, #16
 8000a52:	e000      	b.n	8000a56 <HAL_DMA_Abort_IT+0xa2>
 8000a54:	2301      	movs	r3, #1
 8000a56:	4a11      	ldr	r2, [pc, #68]	; (8000a9c <HAL_DMA_Abort_IT+0xe8>)
 8000a58:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	2200      	movs	r2, #0
 8000a66:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d003      	beq.n	8000a7a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a76:	6878      	ldr	r0, [r7, #4]
 8000a78:	4798      	blx	r3
    } 
  }
  return status;
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40020008 	.word	0x40020008
 8000a88:	4002001c 	.word	0x4002001c
 8000a8c:	40020030 	.word	0x40020030
 8000a90:	40020044 	.word	0x40020044
 8000a94:	40020058 	.word	0x40020058
 8000a98:	4002006c 	.word	0x4002006c
 8000a9c:	40020000 	.word	0x40020000

08000aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b08b      	sub	sp, #44	; 0x2c
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ab2:	e127      	b.n	8000d04 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	69fa      	ldr	r2, [r7, #28]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ac8:	69ba      	ldr	r2, [r7, #24]
 8000aca:	69fb      	ldr	r3, [r7, #28]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	f040 8116 	bne.w	8000cfe <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	2b12      	cmp	r3, #18
 8000ad8:	d034      	beq.n	8000b44 <HAL_GPIO_Init+0xa4>
 8000ada:	2b12      	cmp	r3, #18
 8000adc:	d80d      	bhi.n	8000afa <HAL_GPIO_Init+0x5a>
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d02b      	beq.n	8000b3a <HAL_GPIO_Init+0x9a>
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d804      	bhi.n	8000af0 <HAL_GPIO_Init+0x50>
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d031      	beq.n	8000b4e <HAL_GPIO_Init+0xae>
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d01c      	beq.n	8000b28 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000aee:	e048      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000af0:	2b03      	cmp	r3, #3
 8000af2:	d043      	beq.n	8000b7c <HAL_GPIO_Init+0xdc>
 8000af4:	2b11      	cmp	r3, #17
 8000af6:	d01b      	beq.n	8000b30 <HAL_GPIO_Init+0x90>
          break;
 8000af8:	e043      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000afa:	4a89      	ldr	r2, [pc, #548]	; (8000d20 <HAL_GPIO_Init+0x280>)
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d026      	beq.n	8000b4e <HAL_GPIO_Init+0xae>
 8000b00:	4a87      	ldr	r2, [pc, #540]	; (8000d20 <HAL_GPIO_Init+0x280>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d806      	bhi.n	8000b14 <HAL_GPIO_Init+0x74>
 8000b06:	4a87      	ldr	r2, [pc, #540]	; (8000d24 <HAL_GPIO_Init+0x284>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d020      	beq.n	8000b4e <HAL_GPIO_Init+0xae>
 8000b0c:	4a86      	ldr	r2, [pc, #536]	; (8000d28 <HAL_GPIO_Init+0x288>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d01d      	beq.n	8000b4e <HAL_GPIO_Init+0xae>
          break;
 8000b12:	e036      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000b14:	4a85      	ldr	r2, [pc, #532]	; (8000d2c <HAL_GPIO_Init+0x28c>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d019      	beq.n	8000b4e <HAL_GPIO_Init+0xae>
 8000b1a:	4a85      	ldr	r2, [pc, #532]	; (8000d30 <HAL_GPIO_Init+0x290>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d016      	beq.n	8000b4e <HAL_GPIO_Init+0xae>
 8000b20:	4a84      	ldr	r2, [pc, #528]	; (8000d34 <HAL_GPIO_Init+0x294>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d013      	beq.n	8000b4e <HAL_GPIO_Init+0xae>
          break;
 8000b26:	e02c      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	623b      	str	r3, [r7, #32]
          break;
 8000b2e:	e028      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	3304      	adds	r3, #4
 8000b36:	623b      	str	r3, [r7, #32]
          break;
 8000b38:	e023      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	68db      	ldr	r3, [r3, #12]
 8000b3e:	3308      	adds	r3, #8
 8000b40:	623b      	str	r3, [r7, #32]
          break;
 8000b42:	e01e      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	330c      	adds	r3, #12
 8000b4a:	623b      	str	r3, [r7, #32]
          break;
 8000b4c:	e019      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	689b      	ldr	r3, [r3, #8]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d102      	bne.n	8000b5c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b56:	2304      	movs	r3, #4
 8000b58:	623b      	str	r3, [r7, #32]
          break;
 8000b5a:	e012      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d105      	bne.n	8000b70 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b64:	2308      	movs	r3, #8
 8000b66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	69fa      	ldr	r2, [r7, #28]
 8000b6c:	611a      	str	r2, [r3, #16]
          break;
 8000b6e:	e008      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b70:	2308      	movs	r3, #8
 8000b72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	69fa      	ldr	r2, [r7, #28]
 8000b78:	615a      	str	r2, [r3, #20]
          break;
 8000b7a:	e002      	b.n	8000b82 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	623b      	str	r3, [r7, #32]
          break;
 8000b80:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b82:	69bb      	ldr	r3, [r7, #24]
 8000b84:	2bff      	cmp	r3, #255	; 0xff
 8000b86:	d801      	bhi.n	8000b8c <HAL_GPIO_Init+0xec>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	e001      	b.n	8000b90 <HAL_GPIO_Init+0xf0>
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	3304      	adds	r3, #4
 8000b90:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	2bff      	cmp	r3, #255	; 0xff
 8000b96:	d802      	bhi.n	8000b9e <HAL_GPIO_Init+0xfe>
 8000b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	e002      	b.n	8000ba4 <HAL_GPIO_Init+0x104>
 8000b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba0:	3b08      	subs	r3, #8
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	210f      	movs	r1, #15
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb2:	43db      	mvns	r3, r3
 8000bb4:	401a      	ands	r2, r3
 8000bb6:	6a39      	ldr	r1, [r7, #32]
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	fa01 f303 	lsl.w	r3, r1, r3
 8000bbe:	431a      	orrs	r2, r3
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	f000 8096 	beq.w	8000cfe <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000bd2:	4b59      	ldr	r3, [pc, #356]	; (8000d38 <HAL_GPIO_Init+0x298>)
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	4a58      	ldr	r2, [pc, #352]	; (8000d38 <HAL_GPIO_Init+0x298>)
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	6193      	str	r3, [r2, #24]
 8000bde:	4b56      	ldr	r3, [pc, #344]	; (8000d38 <HAL_GPIO_Init+0x298>)
 8000be0:	699b      	ldr	r3, [r3, #24]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000bea:	4a54      	ldr	r2, [pc, #336]	; (8000d3c <HAL_GPIO_Init+0x29c>)
 8000bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bee:	089b      	lsrs	r3, r3, #2
 8000bf0:	3302      	adds	r3, #2
 8000bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bfa:	f003 0303 	and.w	r3, r3, #3
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	220f      	movs	r2, #15
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	43db      	mvns	r3, r3
 8000c08:	68fa      	ldr	r2, [r7, #12]
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4a4b      	ldr	r2, [pc, #300]	; (8000d40 <HAL_GPIO_Init+0x2a0>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d013      	beq.n	8000c3e <HAL_GPIO_Init+0x19e>
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4a4a      	ldr	r2, [pc, #296]	; (8000d44 <HAL_GPIO_Init+0x2a4>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d00d      	beq.n	8000c3a <HAL_GPIO_Init+0x19a>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a49      	ldr	r2, [pc, #292]	; (8000d48 <HAL_GPIO_Init+0x2a8>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d007      	beq.n	8000c36 <HAL_GPIO_Init+0x196>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a48      	ldr	r2, [pc, #288]	; (8000d4c <HAL_GPIO_Init+0x2ac>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d101      	bne.n	8000c32 <HAL_GPIO_Init+0x192>
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e006      	b.n	8000c40 <HAL_GPIO_Init+0x1a0>
 8000c32:	2304      	movs	r3, #4
 8000c34:	e004      	b.n	8000c40 <HAL_GPIO_Init+0x1a0>
 8000c36:	2302      	movs	r3, #2
 8000c38:	e002      	b.n	8000c40 <HAL_GPIO_Init+0x1a0>
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e000      	b.n	8000c40 <HAL_GPIO_Init+0x1a0>
 8000c3e:	2300      	movs	r3, #0
 8000c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c42:	f002 0203 	and.w	r2, r2, #3
 8000c46:	0092      	lsls	r2, r2, #2
 8000c48:	4093      	lsls	r3, r2
 8000c4a:	68fa      	ldr	r2, [r7, #12]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c50:	493a      	ldr	r1, [pc, #232]	; (8000d3c <HAL_GPIO_Init+0x29c>)
 8000c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c54:	089b      	lsrs	r3, r3, #2
 8000c56:	3302      	adds	r3, #2
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d006      	beq.n	8000c78 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c6a:	4b39      	ldr	r3, [pc, #228]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	4938      	ldr	r1, [pc, #224]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	4313      	orrs	r3, r2
 8000c74:	600b      	str	r3, [r1, #0]
 8000c76:	e006      	b.n	8000c86 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c78:	4b35      	ldr	r3, [pc, #212]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	4933      	ldr	r1, [pc, #204]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000c82:	4013      	ands	r3, r2
 8000c84:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d006      	beq.n	8000ca0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c92:	4b2f      	ldr	r3, [pc, #188]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000c94:	685a      	ldr	r2, [r3, #4]
 8000c96:	492e      	ldr	r1, [pc, #184]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	604b      	str	r3, [r1, #4]
 8000c9e:	e006      	b.n	8000cae <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ca0:	4b2b      	ldr	r3, [pc, #172]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000ca2:	685a      	ldr	r2, [r3, #4]
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	43db      	mvns	r3, r3
 8000ca8:	4929      	ldr	r1, [pc, #164]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000caa:	4013      	ands	r3, r2
 8000cac:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d006      	beq.n	8000cc8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cba:	4b25      	ldr	r3, [pc, #148]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000cbc:	689a      	ldr	r2, [r3, #8]
 8000cbe:	4924      	ldr	r1, [pc, #144]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000cc0:	69bb      	ldr	r3, [r7, #24]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	608b      	str	r3, [r1, #8]
 8000cc6:	e006      	b.n	8000cd6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cc8:	4b21      	ldr	r3, [pc, #132]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000cca:	689a      	ldr	r2, [r3, #8]
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	491f      	ldr	r1, [pc, #124]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d006      	beq.n	8000cf0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ce2:	4b1b      	ldr	r3, [pc, #108]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000ce4:	68da      	ldr	r2, [r3, #12]
 8000ce6:	491a      	ldr	r1, [pc, #104]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	60cb      	str	r3, [r1, #12]
 8000cee:	e006      	b.n	8000cfe <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cf0:	4b17      	ldr	r3, [pc, #92]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000cf2:	68da      	ldr	r2, [r3, #12]
 8000cf4:	69bb      	ldr	r3, [r7, #24]
 8000cf6:	43db      	mvns	r3, r3
 8000cf8:	4915      	ldr	r1, [pc, #84]	; (8000d50 <HAL_GPIO_Init+0x2b0>)
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d00:	3301      	adds	r3, #1
 8000d02:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	f47f aed0 	bne.w	8000ab4 <HAL_GPIO_Init+0x14>
  }
}
 8000d14:	bf00      	nop
 8000d16:	372c      	adds	r7, #44	; 0x2c
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	10210000 	.word	0x10210000
 8000d24:	10110000 	.word	0x10110000
 8000d28:	10120000 	.word	0x10120000
 8000d2c:	10310000 	.word	0x10310000
 8000d30:	10320000 	.word	0x10320000
 8000d34:	10220000 	.word	0x10220000
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	40010000 	.word	0x40010000
 8000d40:	40010800 	.word	0x40010800
 8000d44:	40010c00 	.word	0x40010c00
 8000d48:	40011000 	.word	0x40011000
 8000d4c:	40011400 	.word	0x40011400
 8000d50:	40010400 	.word	0x40010400

08000d54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	689a      	ldr	r2, [r3, #8]
 8000d64:	887b      	ldrh	r3, [r7, #2]
 8000d66:	4013      	ands	r3, r2
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d002      	beq.n	8000d72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	73fb      	strb	r3, [r7, #15]
 8000d70:	e001      	b.n	8000d76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d72:	2300      	movs	r3, #0
 8000d74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3714      	adds	r7, #20
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bc80      	pop	{r7}
 8000d80:	4770      	bx	lr

08000d82 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d82:	b480      	push	{r7}
 8000d84:	b083      	sub	sp, #12
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
 8000d8a:	460b      	mov	r3, r1
 8000d8c:	807b      	strh	r3, [r7, #2]
 8000d8e:	4613      	mov	r3, r2
 8000d90:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d92:	787b      	ldrb	r3, [r7, #1]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d003      	beq.n	8000da0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d98:	887a      	ldrh	r2, [r7, #2]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d9e:	e003      	b.n	8000da8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000da0:	887b      	ldrh	r3, [r7, #2]
 8000da2:	041a      	lsls	r2, r3, #16
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	611a      	str	r2, [r3, #16]
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
	...

08000db4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b086      	sub	sp, #24
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d101      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e26c      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f000 8087 	beq.w	8000ee2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dd4:	4b92      	ldr	r3, [pc, #584]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f003 030c 	and.w	r3, r3, #12
 8000ddc:	2b04      	cmp	r3, #4
 8000dde:	d00c      	beq.n	8000dfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000de0:	4b8f      	ldr	r3, [pc, #572]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f003 030c 	and.w	r3, r3, #12
 8000de8:	2b08      	cmp	r3, #8
 8000dea:	d112      	bne.n	8000e12 <HAL_RCC_OscConfig+0x5e>
 8000dec:	4b8c      	ldr	r3, [pc, #560]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000df4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000df8:	d10b      	bne.n	8000e12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dfa:	4b89      	ldr	r3, [pc, #548]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d06c      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x12c>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d168      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e246      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e1a:	d106      	bne.n	8000e2a <HAL_RCC_OscConfig+0x76>
 8000e1c:	4b80      	ldr	r3, [pc, #512]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a7f      	ldr	r2, [pc, #508]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	e02e      	b.n	8000e88 <HAL_RCC_OscConfig+0xd4>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d10c      	bne.n	8000e4c <HAL_RCC_OscConfig+0x98>
 8000e32:	4b7b      	ldr	r3, [pc, #492]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a7a      	ldr	r2, [pc, #488]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e3c:	6013      	str	r3, [r2, #0]
 8000e3e:	4b78      	ldr	r3, [pc, #480]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a77      	ldr	r2, [pc, #476]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e48:	6013      	str	r3, [r2, #0]
 8000e4a:	e01d      	b.n	8000e88 <HAL_RCC_OscConfig+0xd4>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e54:	d10c      	bne.n	8000e70 <HAL_RCC_OscConfig+0xbc>
 8000e56:	4b72      	ldr	r3, [pc, #456]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a71      	ldr	r2, [pc, #452]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e60:	6013      	str	r3, [r2, #0]
 8000e62:	4b6f      	ldr	r3, [pc, #444]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a6e      	ldr	r2, [pc, #440]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e6c:	6013      	str	r3, [r2, #0]
 8000e6e:	e00b      	b.n	8000e88 <HAL_RCC_OscConfig+0xd4>
 8000e70:	4b6b      	ldr	r3, [pc, #428]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a6a      	ldr	r2, [pc, #424]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4b68      	ldr	r3, [pc, #416]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a67      	ldr	r2, [pc, #412]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000e82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d013      	beq.n	8000eb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e90:	f7ff fc78 	bl	8000784 <HAL_GetTick>
 8000e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e96:	e008      	b.n	8000eaa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e98:	f7ff fc74 	bl	8000784 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b64      	cmp	r3, #100	; 0x64
 8000ea4:	d901      	bls.n	8000eaa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e1fa      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eaa:	4b5d      	ldr	r3, [pc, #372]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d0f0      	beq.n	8000e98 <HAL_RCC_OscConfig+0xe4>
 8000eb6:	e014      	b.n	8000ee2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb8:	f7ff fc64 	bl	8000784 <HAL_GetTick>
 8000ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ebe:	e008      	b.n	8000ed2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ec0:	f7ff fc60 	bl	8000784 <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	2b64      	cmp	r3, #100	; 0x64
 8000ecc:	d901      	bls.n	8000ed2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e1e6      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ed2:	4b53      	ldr	r3, [pc, #332]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1f0      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x10c>
 8000ede:	e000      	b.n	8000ee2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d063      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eee:	4b4c      	ldr	r3, [pc, #304]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f003 030c 	and.w	r3, r3, #12
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d00b      	beq.n	8000f12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000efa:	4b49      	ldr	r3, [pc, #292]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	f003 030c 	and.w	r3, r3, #12
 8000f02:	2b08      	cmp	r3, #8
 8000f04:	d11c      	bne.n	8000f40 <HAL_RCC_OscConfig+0x18c>
 8000f06:	4b46      	ldr	r3, [pc, #280]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d116      	bne.n	8000f40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f12:	4b43      	ldr	r3, [pc, #268]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d005      	beq.n	8000f2a <HAL_RCC_OscConfig+0x176>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	691b      	ldr	r3, [r3, #16]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d001      	beq.n	8000f2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e1ba      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f2a:	4b3d      	ldr	r3, [pc, #244]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	4939      	ldr	r1, [pc, #228]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3e:	e03a      	b.n	8000fb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	691b      	ldr	r3, [r3, #16]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d020      	beq.n	8000f8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f48:	4b36      	ldr	r3, [pc, #216]	; (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4e:	f7ff fc19 	bl	8000784 <HAL_GetTick>
 8000f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f54:	e008      	b.n	8000f68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f56:	f7ff fc15 	bl	8000784 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e19b      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f68:	4b2d      	ldr	r3, [pc, #180]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0302 	and.w	r3, r3, #2
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0f0      	beq.n	8000f56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f74:	4b2a      	ldr	r3, [pc, #168]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	695b      	ldr	r3, [r3, #20]
 8000f80:	00db      	lsls	r3, r3, #3
 8000f82:	4927      	ldr	r1, [pc, #156]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	4313      	orrs	r3, r2
 8000f86:	600b      	str	r3, [r1, #0]
 8000f88:	e015      	b.n	8000fb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f8a:	4b26      	ldr	r3, [pc, #152]	; (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f90:	f7ff fbf8 	bl	8000784 <HAL_GetTick>
 8000f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f96:	e008      	b.n	8000faa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f98:	f7ff fbf4 	bl	8000784 <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d901      	bls.n	8000faa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e17a      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000faa:	4b1d      	ldr	r3, [pc, #116]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f0      	bne.n	8000f98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f003 0308 	and.w	r3, r3, #8
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d03a      	beq.n	8001038 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d019      	beq.n	8000ffe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fca:	4b17      	ldr	r3, [pc, #92]	; (8001028 <HAL_RCC_OscConfig+0x274>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fd0:	f7ff fbd8 	bl	8000784 <HAL_GetTick>
 8000fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fd6:	e008      	b.n	8000fea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fd8:	f7ff fbd4 	bl	8000784 <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d901      	bls.n	8000fea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e15a      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fea:	4b0d      	ldr	r3, [pc, #52]	; (8001020 <HAL_RCC_OscConfig+0x26c>)
 8000fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fee:	f003 0302 	and.w	r3, r3, #2
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d0f0      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f000 fada 	bl	80015b0 <RCC_Delay>
 8000ffc:	e01c      	b.n	8001038 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <HAL_RCC_OscConfig+0x274>)
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001004:	f7ff fbbe 	bl	8000784 <HAL_GetTick>
 8001008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800100a:	e00f      	b.n	800102c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800100c:	f7ff fbba 	bl	8000784 <HAL_GetTick>
 8001010:	4602      	mov	r2, r0
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b02      	cmp	r3, #2
 8001018:	d908      	bls.n	800102c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e140      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
 800101e:	bf00      	nop
 8001020:	40021000 	.word	0x40021000
 8001024:	42420000 	.word	0x42420000
 8001028:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800102c:	4b9e      	ldr	r3, [pc, #632]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800102e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001030:	f003 0302 	and.w	r3, r3, #2
 8001034:	2b00      	cmp	r3, #0
 8001036:	d1e9      	bne.n	800100c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f003 0304 	and.w	r3, r3, #4
 8001040:	2b00      	cmp	r3, #0
 8001042:	f000 80a6 	beq.w	8001192 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001046:	2300      	movs	r3, #0
 8001048:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800104a:	4b97      	ldr	r3, [pc, #604]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10d      	bne.n	8001072 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	4b94      	ldr	r3, [pc, #592]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 8001058:	69db      	ldr	r3, [r3, #28]
 800105a:	4a93      	ldr	r2, [pc, #588]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800105c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001060:	61d3      	str	r3, [r2, #28]
 8001062:	4b91      	ldr	r3, [pc, #580]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800106e:	2301      	movs	r3, #1
 8001070:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001072:	4b8e      	ldr	r3, [pc, #568]	; (80012ac <HAL_RCC_OscConfig+0x4f8>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800107a:	2b00      	cmp	r3, #0
 800107c:	d118      	bne.n	80010b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800107e:	4b8b      	ldr	r3, [pc, #556]	; (80012ac <HAL_RCC_OscConfig+0x4f8>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a8a      	ldr	r2, [pc, #552]	; (80012ac <HAL_RCC_OscConfig+0x4f8>)
 8001084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800108a:	f7ff fb7b 	bl	8000784 <HAL_GetTick>
 800108e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001090:	e008      	b.n	80010a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001092:	f7ff fb77 	bl	8000784 <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b64      	cmp	r3, #100	; 0x64
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e0fd      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010a4:	4b81      	ldr	r3, [pc, #516]	; (80012ac <HAL_RCC_OscConfig+0x4f8>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d0f0      	beq.n	8001092 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d106      	bne.n	80010c6 <HAL_RCC_OscConfig+0x312>
 80010b8:	4b7b      	ldr	r3, [pc, #492]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80010ba:	6a1b      	ldr	r3, [r3, #32]
 80010bc:	4a7a      	ldr	r2, [pc, #488]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6213      	str	r3, [r2, #32]
 80010c4:	e02d      	b.n	8001122 <HAL_RCC_OscConfig+0x36e>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	68db      	ldr	r3, [r3, #12]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d10c      	bne.n	80010e8 <HAL_RCC_OscConfig+0x334>
 80010ce:	4b76      	ldr	r3, [pc, #472]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80010d0:	6a1b      	ldr	r3, [r3, #32]
 80010d2:	4a75      	ldr	r2, [pc, #468]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80010d4:	f023 0301 	bic.w	r3, r3, #1
 80010d8:	6213      	str	r3, [r2, #32]
 80010da:	4b73      	ldr	r3, [pc, #460]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80010dc:	6a1b      	ldr	r3, [r3, #32]
 80010de:	4a72      	ldr	r2, [pc, #456]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80010e0:	f023 0304 	bic.w	r3, r3, #4
 80010e4:	6213      	str	r3, [r2, #32]
 80010e6:	e01c      	b.n	8001122 <HAL_RCC_OscConfig+0x36e>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	2b05      	cmp	r3, #5
 80010ee:	d10c      	bne.n	800110a <HAL_RCC_OscConfig+0x356>
 80010f0:	4b6d      	ldr	r3, [pc, #436]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80010f2:	6a1b      	ldr	r3, [r3, #32]
 80010f4:	4a6c      	ldr	r2, [pc, #432]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	6213      	str	r3, [r2, #32]
 80010fc:	4b6a      	ldr	r3, [pc, #424]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80010fe:	6a1b      	ldr	r3, [r3, #32]
 8001100:	4a69      	ldr	r2, [pc, #420]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	6213      	str	r3, [r2, #32]
 8001108:	e00b      	b.n	8001122 <HAL_RCC_OscConfig+0x36e>
 800110a:	4b67      	ldr	r3, [pc, #412]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800110c:	6a1b      	ldr	r3, [r3, #32]
 800110e:	4a66      	ldr	r2, [pc, #408]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 8001110:	f023 0301 	bic.w	r3, r3, #1
 8001114:	6213      	str	r3, [r2, #32]
 8001116:	4b64      	ldr	r3, [pc, #400]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 8001118:	6a1b      	ldr	r3, [r3, #32]
 800111a:	4a63      	ldr	r2, [pc, #396]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800111c:	f023 0304 	bic.w	r3, r3, #4
 8001120:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	68db      	ldr	r3, [r3, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d015      	beq.n	8001156 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800112a:	f7ff fb2b 	bl	8000784 <HAL_GetTick>
 800112e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001130:	e00a      	b.n	8001148 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001132:	f7ff fb27 	bl	8000784 <HAL_GetTick>
 8001136:	4602      	mov	r2, r0
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001140:	4293      	cmp	r3, r2
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e0ab      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001148:	4b57      	ldr	r3, [pc, #348]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0ee      	beq.n	8001132 <HAL_RCC_OscConfig+0x37e>
 8001154:	e014      	b.n	8001180 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001156:	f7ff fb15 	bl	8000784 <HAL_GetTick>
 800115a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800115c:	e00a      	b.n	8001174 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800115e:	f7ff fb11 	bl	8000784 <HAL_GetTick>
 8001162:	4602      	mov	r2, r0
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	1ad3      	subs	r3, r2, r3
 8001168:	f241 3288 	movw	r2, #5000	; 0x1388
 800116c:	4293      	cmp	r3, r2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e095      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001174:	4b4c      	ldr	r3, [pc, #304]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 8001176:	6a1b      	ldr	r3, [r3, #32]
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1ee      	bne.n	800115e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001180:	7dfb      	ldrb	r3, [r7, #23]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d105      	bne.n	8001192 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001186:	4b48      	ldr	r3, [pc, #288]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 8001188:	69db      	ldr	r3, [r3, #28]
 800118a:	4a47      	ldr	r2, [pc, #284]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800118c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001190:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	69db      	ldr	r3, [r3, #28]
 8001196:	2b00      	cmp	r3, #0
 8001198:	f000 8081 	beq.w	800129e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800119c:	4b42      	ldr	r3, [pc, #264]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f003 030c 	and.w	r3, r3, #12
 80011a4:	2b08      	cmp	r3, #8
 80011a6:	d061      	beq.n	800126c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	69db      	ldr	r3, [r3, #28]
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d146      	bne.n	800123e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011b0:	4b3f      	ldr	r3, [pc, #252]	; (80012b0 <HAL_RCC_OscConfig+0x4fc>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b6:	f7ff fae5 	bl	8000784 <HAL_GetTick>
 80011ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011bc:	e008      	b.n	80011d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011be:	f7ff fae1 	bl	8000784 <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d901      	bls.n	80011d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011cc:	2303      	movs	r3, #3
 80011ce:	e067      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011d0:	4b35      	ldr	r3, [pc, #212]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1f0      	bne.n	80011be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011e4:	d108      	bne.n	80011f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011e6:	4b30      	ldr	r3, [pc, #192]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	492d      	ldr	r1, [pc, #180]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80011f4:	4313      	orrs	r3, r2
 80011f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011f8:	4b2b      	ldr	r3, [pc, #172]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a19      	ldr	r1, [r3, #32]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001208:	430b      	orrs	r3, r1
 800120a:	4927      	ldr	r1, [pc, #156]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800120c:	4313      	orrs	r3, r2
 800120e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001210:	4b27      	ldr	r3, [pc, #156]	; (80012b0 <HAL_RCC_OscConfig+0x4fc>)
 8001212:	2201      	movs	r2, #1
 8001214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001216:	f7ff fab5 	bl	8000784 <HAL_GetTick>
 800121a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800121c:	e008      	b.n	8001230 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800121e:	f7ff fab1 	bl	8000784 <HAL_GetTick>
 8001222:	4602      	mov	r2, r0
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d901      	bls.n	8001230 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800122c:	2303      	movs	r3, #3
 800122e:	e037      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001230:	4b1d      	ldr	r3, [pc, #116]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d0f0      	beq.n	800121e <HAL_RCC_OscConfig+0x46a>
 800123c:	e02f      	b.n	800129e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800123e:	4b1c      	ldr	r3, [pc, #112]	; (80012b0 <HAL_RCC_OscConfig+0x4fc>)
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001244:	f7ff fa9e 	bl	8000784 <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800124c:	f7ff fa9a 	bl	8000784 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e020      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800125e:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d1f0      	bne.n	800124c <HAL_RCC_OscConfig+0x498>
 800126a:	e018      	b.n	800129e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	69db      	ldr	r3, [r3, #28]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d101      	bne.n	8001278 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e013      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001278:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <HAL_RCC_OscConfig+0x4f4>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6a1b      	ldr	r3, [r3, #32]
 8001288:	429a      	cmp	r2, r3
 800128a:	d106      	bne.n	800129a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001296:	429a      	cmp	r2, r3
 8001298:	d001      	beq.n	800129e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3718      	adds	r7, #24
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40021000 	.word	0x40021000
 80012ac:	40007000 	.word	0x40007000
 80012b0:	42420060 	.word	0x42420060

080012b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d101      	bne.n	80012c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e0d0      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012c8:	4b6a      	ldr	r3, [pc, #424]	; (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d910      	bls.n	80012f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d6:	4b67      	ldr	r3, [pc, #412]	; (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f023 0207 	bic.w	r2, r3, #7
 80012de:	4965      	ldr	r1, [pc, #404]	; (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012e6:	4b63      	ldr	r3, [pc, #396]	; (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d001      	beq.n	80012f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e0b8      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0302 	and.w	r3, r3, #2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d020      	beq.n	8001346 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0304 	and.w	r3, r3, #4
 800130c:	2b00      	cmp	r3, #0
 800130e:	d005      	beq.n	800131c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001310:	4b59      	ldr	r3, [pc, #356]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	4a58      	ldr	r2, [pc, #352]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001316:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800131a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0308 	and.w	r3, r3, #8
 8001324:	2b00      	cmp	r3, #0
 8001326:	d005      	beq.n	8001334 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001328:	4b53      	ldr	r3, [pc, #332]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	4a52      	ldr	r2, [pc, #328]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800132e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001332:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001334:	4b50      	ldr	r3, [pc, #320]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	494d      	ldr	r1, [pc, #308]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001342:	4313      	orrs	r3, r2
 8001344:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	2b00      	cmp	r3, #0
 8001350:	d040      	beq.n	80013d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d107      	bne.n	800136a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135a:	4b47      	ldr	r3, [pc, #284]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d115      	bne.n	8001392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e07f      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d107      	bne.n	8001382 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001372:	4b41      	ldr	r3, [pc, #260]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d109      	bne.n	8001392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e073      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001382:	4b3d      	ldr	r3, [pc, #244]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e06b      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001392:	4b39      	ldr	r3, [pc, #228]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f023 0203 	bic.w	r2, r3, #3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	4936      	ldr	r1, [pc, #216]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013a4:	f7ff f9ee 	bl	8000784 <HAL_GetTick>
 80013a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013aa:	e00a      	b.n	80013c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013ac:	f7ff f9ea 	bl	8000784 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e053      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c2:	4b2d      	ldr	r3, [pc, #180]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f003 020c 	and.w	r2, r3, #12
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d1eb      	bne.n	80013ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0307 	and.w	r3, r3, #7
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d210      	bcs.n	8001404 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013e2:	4b24      	ldr	r3, [pc, #144]	; (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f023 0207 	bic.w	r2, r3, #7
 80013ea:	4922      	ldr	r1, [pc, #136]	; (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f2:	4b20      	ldr	r3, [pc, #128]	; (8001474 <HAL_RCC_ClockConfig+0x1c0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0307 	and.w	r3, r3, #7
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d001      	beq.n	8001404 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e032      	b.n	800146a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0304 	and.w	r3, r3, #4
 800140c:	2b00      	cmp	r3, #0
 800140e:	d008      	beq.n	8001422 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001410:	4b19      	ldr	r3, [pc, #100]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	4916      	ldr	r1, [pc, #88]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800141e:	4313      	orrs	r3, r2
 8001420:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	2b00      	cmp	r3, #0
 800142c:	d009      	beq.n	8001442 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800142e:	4b12      	ldr	r3, [pc, #72]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	00db      	lsls	r3, r3, #3
 800143c:	490e      	ldr	r1, [pc, #56]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800143e:	4313      	orrs	r3, r2
 8001440:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001442:	f000 f821 	bl	8001488 <HAL_RCC_GetSysClockFreq>
 8001446:	4601      	mov	r1, r0
 8001448:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <HAL_RCC_ClockConfig+0x1c4>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	091b      	lsrs	r3, r3, #4
 800144e:	f003 030f 	and.w	r3, r3, #15
 8001452:	4a0a      	ldr	r2, [pc, #40]	; (800147c <HAL_RCC_ClockConfig+0x1c8>)
 8001454:	5cd3      	ldrb	r3, [r2, r3]
 8001456:	fa21 f303 	lsr.w	r3, r1, r3
 800145a:	4a09      	ldr	r2, [pc, #36]	; (8001480 <HAL_RCC_ClockConfig+0x1cc>)
 800145c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <HAL_RCC_ClockConfig+0x1d0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff f94c 	bl	8000700 <HAL_InitTick>

  return HAL_OK;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3710      	adds	r7, #16
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40022000 	.word	0x40022000
 8001478:	40021000 	.word	0x40021000
 800147c:	08002cdc 	.word	0x08002cdc
 8001480:	20000000 	.word	0x20000000
 8001484:	20000004 	.word	0x20000004

08001488 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001488:	b490      	push	{r4, r7}
 800148a:	b08a      	sub	sp, #40	; 0x28
 800148c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800148e:	4b2a      	ldr	r3, [pc, #168]	; (8001538 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001490:	1d3c      	adds	r4, r7, #4
 8001492:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001494:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001498:	4b28      	ldr	r3, [pc, #160]	; (800153c <HAL_RCC_GetSysClockFreq+0xb4>)
 800149a:	881b      	ldrh	r3, [r3, #0]
 800149c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
 80014a2:	2300      	movs	r3, #0
 80014a4:	61bb      	str	r3, [r7, #24]
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014b2:	4b23      	ldr	r3, [pc, #140]	; (8001540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	f003 030c 	and.w	r3, r3, #12
 80014be:	2b04      	cmp	r3, #4
 80014c0:	d002      	beq.n	80014c8 <HAL_RCC_GetSysClockFreq+0x40>
 80014c2:	2b08      	cmp	r3, #8
 80014c4:	d003      	beq.n	80014ce <HAL_RCC_GetSysClockFreq+0x46>
 80014c6:	e02d      	b.n	8001524 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014c8:	4b1e      	ldr	r3, [pc, #120]	; (8001544 <HAL_RCC_GetSysClockFreq+0xbc>)
 80014ca:	623b      	str	r3, [r7, #32]
      break;
 80014cc:	e02d      	b.n	800152a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	0c9b      	lsrs	r3, r3, #18
 80014d2:	f003 030f 	and.w	r3, r3, #15
 80014d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014da:	4413      	add	r3, r2
 80014dc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80014e0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d013      	beq.n	8001514 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014ec:	4b14      	ldr	r3, [pc, #80]	; (8001540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	0c5b      	lsrs	r3, r3, #17
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014fa:	4413      	add	r3, r2
 80014fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001500:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	4a0f      	ldr	r2, [pc, #60]	; (8001544 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001506:	fb02 f203 	mul.w	r2, r2, r3
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
 8001512:	e004      	b.n	800151e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	4a0c      	ldr	r2, [pc, #48]	; (8001548 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001518:	fb02 f303 	mul.w	r3, r2, r3
 800151c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800151e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001520:	623b      	str	r3, [r7, #32]
      break;
 8001522:	e002      	b.n	800152a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001524:	4b07      	ldr	r3, [pc, #28]	; (8001544 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001526:	623b      	str	r3, [r7, #32]
      break;
 8001528:	bf00      	nop
    }
  }
  return sysclockfreq;
 800152a:	6a3b      	ldr	r3, [r7, #32]
}
 800152c:	4618      	mov	r0, r3
 800152e:	3728      	adds	r7, #40	; 0x28
 8001530:	46bd      	mov	sp, r7
 8001532:	bc90      	pop	{r4, r7}
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	08002cc8 	.word	0x08002cc8
 800153c:	08002cd8 	.word	0x08002cd8
 8001540:	40021000 	.word	0x40021000
 8001544:	007a1200 	.word	0x007a1200
 8001548:	003d0900 	.word	0x003d0900

0800154c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001550:	4b02      	ldr	r3, [pc, #8]	; (800155c <HAL_RCC_GetHCLKFreq+0x10>)
 8001552:	681b      	ldr	r3, [r3, #0]
}
 8001554:	4618      	mov	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr
 800155c:	20000000 	.word	0x20000000

08001560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001564:	f7ff fff2 	bl	800154c <HAL_RCC_GetHCLKFreq>
 8001568:	4601      	mov	r1, r0
 800156a:	4b05      	ldr	r3, [pc, #20]	; (8001580 <HAL_RCC_GetPCLK1Freq+0x20>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	0a1b      	lsrs	r3, r3, #8
 8001570:	f003 0307 	and.w	r3, r3, #7
 8001574:	4a03      	ldr	r2, [pc, #12]	; (8001584 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001576:	5cd3      	ldrb	r3, [r2, r3]
 8001578:	fa21 f303 	lsr.w	r3, r1, r3
}
 800157c:	4618      	mov	r0, r3
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40021000 	.word	0x40021000
 8001584:	08002cec 	.word	0x08002cec

08001588 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800158c:	f7ff ffde 	bl	800154c <HAL_RCC_GetHCLKFreq>
 8001590:	4601      	mov	r1, r0
 8001592:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	0adb      	lsrs	r3, r3, #11
 8001598:	f003 0307 	and.w	r3, r3, #7
 800159c:	4a03      	ldr	r2, [pc, #12]	; (80015ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800159e:	5cd3      	ldrb	r3, [r2, r3]
 80015a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40021000 	.word	0x40021000
 80015ac:	08002cec 	.word	0x08002cec

080015b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015b8:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <RCC_Delay+0x34>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a0a      	ldr	r2, [pc, #40]	; (80015e8 <RCC_Delay+0x38>)
 80015be:	fba2 2303 	umull	r2, r3, r2, r3
 80015c2:	0a5b      	lsrs	r3, r3, #9
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	fb02 f303 	mul.w	r3, r2, r3
 80015ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015cc:	bf00      	nop
  }
  while (Delay --);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	1e5a      	subs	r2, r3, #1
 80015d2:	60fa      	str	r2, [r7, #12]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1f9      	bne.n	80015cc <RCC_Delay+0x1c>
}
 80015d8:	bf00      	nop
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	bc80      	pop	{r7}
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	20000000 	.word	0x20000000
 80015e8:	10624dd3 	.word	0x10624dd3

080015ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e03f      	b.n	800167e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001604:	b2db      	uxtb	r3, r3
 8001606:	2b00      	cmp	r3, #0
 8001608:	d106      	bne.n	8001618 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2200      	movs	r2, #0
 800160e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7fe ffe4 	bl	80005e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2224      	movs	r2, #36	; 0x24
 800161c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	68da      	ldr	r2, [r3, #12]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800162e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f000 fb41 	bl	8001cb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	691a      	ldr	r2, [r3, #16]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001644:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	695a      	ldr	r2, [r3, #20]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001654:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68da      	ldr	r2, [r3, #12]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001664:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2220      	movs	r2, #32
 8001670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2220      	movs	r2, #32
 8001678:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b088      	sub	sp, #32
 800168a:	af02      	add	r7, sp, #8
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	603b      	str	r3, [r7, #0]
 8001692:	4613      	mov	r3, r2
 8001694:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	2b20      	cmp	r3, #32
 80016a4:	f040 8083 	bne.w	80017ae <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d002      	beq.n	80016b4 <HAL_UART_Transmit+0x2e>
 80016ae:	88fb      	ldrh	r3, [r7, #6]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d101      	bne.n	80016b8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e07b      	b.n	80017b0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d101      	bne.n	80016c6 <HAL_UART_Transmit+0x40>
 80016c2:	2302      	movs	r3, #2
 80016c4:	e074      	b.n	80017b0 <HAL_UART_Transmit+0x12a>
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2201      	movs	r2, #1
 80016ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2200      	movs	r2, #0
 80016d2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2221      	movs	r2, #33	; 0x21
 80016d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80016dc:	f7ff f852 	bl	8000784 <HAL_GetTick>
 80016e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	88fa      	ldrh	r2, [r7, #6]
 80016e6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	88fa      	ldrh	r2, [r7, #6]
 80016ec:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80016ee:	e042      	b.n	8001776 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	3b01      	subs	r3, #1
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001706:	d122      	bne.n	800174e <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	9300      	str	r3, [sp, #0]
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	2200      	movs	r2, #0
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	f000 f967 	bl	80019e6 <UART_WaitOnFlagUntilTimeout>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e046      	b.n	80017b0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	461a      	mov	r2, r3
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001734:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d103      	bne.n	8001746 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	3302      	adds	r3, #2
 8001742:	60bb      	str	r3, [r7, #8]
 8001744:	e017      	b.n	8001776 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	3301      	adds	r3, #1
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	e013      	b.n	8001776 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	9300      	str	r3, [sp, #0]
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	2200      	movs	r2, #0
 8001756:	2180      	movs	r1, #128	; 0x80
 8001758:	68f8      	ldr	r0, [r7, #12]
 800175a:	f000 f944 	bl	80019e6 <UART_WaitOnFlagUntilTimeout>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e023      	b.n	80017b0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	1c5a      	adds	r2, r3, #1
 800176c:	60ba      	str	r2, [r7, #8]
 800176e:	781a      	ldrb	r2, [r3, #0]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800177a:	b29b      	uxth	r3, r3
 800177c:	2b00      	cmp	r3, #0
 800177e:	d1b7      	bne.n	80016f0 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	2200      	movs	r2, #0
 8001788:	2140      	movs	r1, #64	; 0x40
 800178a:	68f8      	ldr	r0, [r7, #12]
 800178c:	f000 f92b 	bl	80019e6 <UART_WaitOnFlagUntilTimeout>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	e00a      	b.n	80017b0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2220      	movs	r2, #32
 800179e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80017aa:	2300      	movs	r3, #0
 80017ac:	e000      	b.n	80017b0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80017ae:	2302      	movs	r3, #2
  }
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3718      	adds	r7, #24
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}

080017b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b088      	sub	sp, #32
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80017d8:	2300      	movs	r3, #0
 80017da:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80017dc:	2300      	movs	r3, #0
 80017de:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	f003 030f 	and.w	r3, r3, #15
 80017e6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d10d      	bne.n	800180a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	f003 0320 	and.w	r3, r3, #32
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d008      	beq.n	800180a <HAL_UART_IRQHandler+0x52>
 80017f8:	69bb      	ldr	r3, [r7, #24]
 80017fa:	f003 0320 	and.w	r3, r3, #32
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d003      	beq.n	800180a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f000 f9d7 	bl	8001bb6 <UART_Receive_IT>
      return;
 8001808:	e0cc      	b.n	80019a4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	2b00      	cmp	r3, #0
 800180e:	f000 80ab 	beq.w	8001968 <HAL_UART_IRQHandler+0x1b0>
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	2b00      	cmp	r3, #0
 800181a:	d105      	bne.n	8001828 <HAL_UART_IRQHandler+0x70>
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001822:	2b00      	cmp	r3, #0
 8001824:	f000 80a0 	beq.w	8001968 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00a      	beq.n	8001848 <HAL_UART_IRQHandler+0x90>
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001838:	2b00      	cmp	r3, #0
 800183a:	d005      	beq.n	8001848 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001840:	f043 0201 	orr.w	r2, r3, #1
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	f003 0304 	and.w	r3, r3, #4
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00a      	beq.n	8001868 <HAL_UART_IRQHandler+0xb0>
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	2b00      	cmp	r3, #0
 800185a:	d005      	beq.n	8001868 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001860:	f043 0202 	orr.w	r2, r3, #2
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00a      	beq.n	8001888 <HAL_UART_IRQHandler+0xd0>
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	f003 0301 	and.w	r3, r3, #1
 8001878:	2b00      	cmp	r3, #0
 800187a:	d005      	beq.n	8001888 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001880:	f043 0204 	orr.w	r2, r3, #4
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00a      	beq.n	80018a8 <HAL_UART_IRQHandler+0xf0>
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	2b00      	cmp	r3, #0
 800189a:	d005      	beq.n	80018a8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018a0:	f043 0208 	orr.w	r2, r3, #8
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d078      	beq.n	80019a2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	f003 0320 	and.w	r3, r3, #32
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d007      	beq.n	80018ca <HAL_UART_IRQHandler+0x112>
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	f003 0320 	and.w	r3, r3, #32
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d002      	beq.n	80018ca <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f000 f976 	bl	8001bb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	695b      	ldr	r3, [r3, #20]
 80018d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	bf14      	ite	ne
 80018d8:	2301      	movne	r3, #1
 80018da:	2300      	moveq	r3, #0
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018e4:	f003 0308 	and.w	r3, r3, #8
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d102      	bne.n	80018f2 <HAL_UART_IRQHandler+0x13a>
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d031      	beq.n	8001956 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f000 f8c1 	bl	8001a7a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001902:	2b00      	cmp	r3, #0
 8001904:	d023      	beq.n	800194e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	695a      	ldr	r2, [r3, #20]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001914:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800191a:	2b00      	cmp	r3, #0
 800191c:	d013      	beq.n	8001946 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001922:	4a22      	ldr	r2, [pc, #136]	; (80019ac <HAL_UART_IRQHandler+0x1f4>)
 8001924:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff f842 	bl	80009b4 <HAL_DMA_Abort_IT>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d016      	beq.n	8001964 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800193a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001940:	4610      	mov	r0, r2
 8001942:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001944:	e00e      	b.n	8001964 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f000 f844 	bl	80019d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800194c:	e00a      	b.n	8001964 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f000 f840 	bl	80019d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001954:	e006      	b.n	8001964 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 f83c 	bl	80019d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001962:	e01e      	b.n	80019a2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001964:	bf00      	nop
    return;
 8001966:	e01c      	b.n	80019a2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800196e:	2b00      	cmp	r3, #0
 8001970:	d008      	beq.n	8001984 <HAL_UART_IRQHandler+0x1cc>
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 f8ad 	bl	8001adc <UART_Transmit_IT>
    return;
 8001982:	e00f      	b.n	80019a4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800198a:	2b00      	cmp	r3, #0
 800198c:	d00a      	beq.n	80019a4 <HAL_UART_IRQHandler+0x1ec>
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001994:	2b00      	cmp	r3, #0
 8001996:	d005      	beq.n	80019a4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f000 f8f4 	bl	8001b86 <UART_EndTransmit_IT>
    return;
 800199e:	bf00      	nop
 80019a0:	e000      	b.n	80019a4 <HAL_UART_IRQHandler+0x1ec>
    return;
 80019a2:	bf00      	nop
  }
}
 80019a4:	3720      	adds	r7, #32
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	08001ab5 	.word	0x08001ab5

080019b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr

080019c2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019c2:	b480      	push	{r7}
 80019c4:	b083      	sub	sp, #12
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr

080019e6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b084      	sub	sp, #16
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	603b      	str	r3, [r7, #0]
 80019f2:	4613      	mov	r3, r2
 80019f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80019f6:	e02c      	b.n	8001a52 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019fe:	d028      	beq.n	8001a52 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d007      	beq.n	8001a16 <UART_WaitOnFlagUntilTimeout+0x30>
 8001a06:	f7fe febd 	bl	8000784 <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d21d      	bcs.n	8001a52 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	68da      	ldr	r2, [r3, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001a24:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	695a      	ldr	r2, [r3, #20]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 0201 	bic.w	r2, r2, #1
 8001a34:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2220      	movs	r2, #32
 8001a3a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2220      	movs	r2, #32
 8001a42:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e00f      	b.n	8001a72 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	68ba      	ldr	r2, [r7, #8]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	bf0c      	ite	eq
 8001a62:	2301      	moveq	r3, #1
 8001a64:	2300      	movne	r3, #0
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	461a      	mov	r2, r3
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d0c3      	beq.n	80019f8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001a90:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	695a      	ldr	r2, [r3, #20]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 0201 	bic.w	r2, r2, #1
 8001aa0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001aaa:	bf00      	nop
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr

08001ab4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2200      	movs	r2, #0
 8001acc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	f7ff ff80 	bl	80019d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001ad4:	bf00      	nop
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	2b21      	cmp	r3, #33	; 0x21
 8001aee:	d144      	bne.n	8001b7a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001af8:	d11a      	bne.n	8001b30 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a1b      	ldr	r3, [r3, #32]
 8001afe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b0e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	691b      	ldr	r3, [r3, #16]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d105      	bne.n	8001b24 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6a1b      	ldr	r3, [r3, #32]
 8001b1c:	1c9a      	adds	r2, r3, #2
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	621a      	str	r2, [r3, #32]
 8001b22:	e00e      	b.n	8001b42 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	1c5a      	adds	r2, r3, #1
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	621a      	str	r2, [r3, #32]
 8001b2e:	e008      	b.n	8001b42 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6a1b      	ldr	r3, [r3, #32]
 8001b34:	1c59      	adds	r1, r3, #1
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	6211      	str	r1, [r2, #32]
 8001b3a:	781a      	ldrb	r2, [r3, #0]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	4619      	mov	r1, r3
 8001b50:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d10f      	bne.n	8001b76 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b64:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	68da      	ldr	r2, [r3, #12]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b74:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001b76:	2300      	movs	r3, #0
 8001b78:	e000      	b.n	8001b7c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001b7a:	2302      	movs	r3, #2
  }
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3714      	adds	r7, #20
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr

08001b86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	68da      	ldr	r2, [r3, #12]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001b9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2220      	movs	r2, #32
 8001ba2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f7ff ff02 	bl	80019b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b084      	sub	sp, #16
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b22      	cmp	r3, #34	; 0x22
 8001bc8:	d171      	bne.n	8001cae <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bd2:	d123      	bne.n	8001c1c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd8:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	691b      	ldr	r3, [r3, #16]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d10e      	bne.n	8001c00 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf8:	1c9a      	adds	r2, r3, #2
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	629a      	str	r2, [r3, #40]	; 0x28
 8001bfe:	e029      	b.n	8001c54 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c14:	1c5a      	adds	r2, r3, #1
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	629a      	str	r2, [r3, #40]	; 0x28
 8001c1a:	e01b      	b.n	8001c54 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	691b      	ldr	r3, [r3, #16]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d10a      	bne.n	8001c3a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	6858      	ldr	r0, [r3, #4]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c2e:	1c59      	adds	r1, r3, #1
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	6291      	str	r1, [r2, #40]	; 0x28
 8001c34:	b2c2      	uxtb	r2, r0
 8001c36:	701a      	strb	r2, [r3, #0]
 8001c38:	e00c      	b.n	8001c54 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c46:	1c58      	adds	r0, r3, #1
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	6288      	str	r0, [r1, #40]	; 0x28
 8001c4c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001c50:	b2d2      	uxtb	r2, r2
 8001c52:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	4619      	mov	r1, r3
 8001c62:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d120      	bne.n	8001caa <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	68da      	ldr	r2, [r3, #12]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f022 0220 	bic.w	r2, r2, #32
 8001c76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	695a      	ldr	r2, [r3, #20]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f022 0201 	bic.w	r2, r2, #1
 8001c96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2220      	movs	r2, #32
 8001c9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff fe8e 	bl	80019c2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	e002      	b.n	8001cb0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	e000      	b.n	8001cb0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8001cae:	2302      	movs	r3, #2
  }
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	68da      	ldr	r2, [r3, #12]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	689a      	ldr	r2, [r3, #8]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	695b      	ldr	r3, [r3, #20]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001cf2:	f023 030c 	bic.w	r3, r3, #12
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	6812      	ldr	r2, [r2, #0]
 8001cfa:	68f9      	ldr	r1, [r7, #12]
 8001cfc:	430b      	orrs	r3, r1
 8001cfe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	699a      	ldr	r2, [r3, #24]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	430a      	orrs	r2, r1
 8001d14:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a52      	ldr	r2, [pc, #328]	; (8001e64 <UART_SetConfig+0x1ac>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d14e      	bne.n	8001dbe <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001d20:	f7ff fc32 	bl	8001588 <HAL_RCC_GetPCLK2Freq>
 8001d24:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	4413      	add	r3, r2
 8001d2e:	009a      	lsls	r2, r3, #2
 8001d30:	441a      	add	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d3c:	4a4a      	ldr	r2, [pc, #296]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d42:	095b      	lsrs	r3, r3, #5
 8001d44:	0119      	lsls	r1, r3, #4
 8001d46:	68ba      	ldr	r2, [r7, #8]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	009a      	lsls	r2, r3, #2
 8001d50:	441a      	add	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d5c:	4b42      	ldr	r3, [pc, #264]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001d5e:	fba3 0302 	umull	r0, r3, r3, r2
 8001d62:	095b      	lsrs	r3, r3, #5
 8001d64:	2064      	movs	r0, #100	; 0x64
 8001d66:	fb00 f303 	mul.w	r3, r0, r3
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	011b      	lsls	r3, r3, #4
 8001d6e:	3332      	adds	r3, #50	; 0x32
 8001d70:	4a3d      	ldr	r2, [pc, #244]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001d72:	fba2 2303 	umull	r2, r3, r2, r3
 8001d76:	095b      	lsrs	r3, r3, #5
 8001d78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d7c:	4419      	add	r1, r3
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	4613      	mov	r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	009a      	lsls	r2, r3, #2
 8001d88:	441a      	add	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d94:	4b34      	ldr	r3, [pc, #208]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001d96:	fba3 0302 	umull	r0, r3, r3, r2
 8001d9a:	095b      	lsrs	r3, r3, #5
 8001d9c:	2064      	movs	r0, #100	; 0x64
 8001d9e:	fb00 f303 	mul.w	r3, r0, r3
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	011b      	lsls	r3, r3, #4
 8001da6:	3332      	adds	r3, #50	; 0x32
 8001da8:	4a2f      	ldr	r2, [pc, #188]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001daa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	f003 020f 	and.w	r2, r3, #15
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	440a      	add	r2, r1
 8001dba:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8001dbc:	e04d      	b.n	8001e5a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8001dbe:	f7ff fbcf 	bl	8001560 <HAL_RCC_GetPCLK1Freq>
 8001dc2:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001dc4:	68ba      	ldr	r2, [r7, #8]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	4413      	add	r3, r2
 8001dcc:	009a      	lsls	r2, r3, #2
 8001dce:	441a      	add	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dda:	4a23      	ldr	r2, [pc, #140]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8001de0:	095b      	lsrs	r3, r3, #5
 8001de2:	0119      	lsls	r1, r3, #4
 8001de4:	68ba      	ldr	r2, [r7, #8]
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	009a      	lsls	r2, r3, #2
 8001dee:	441a      	add	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	fbb2 f2f3 	udiv	r2, r2, r3
 8001dfa:	4b1b      	ldr	r3, [pc, #108]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001dfc:	fba3 0302 	umull	r0, r3, r3, r2
 8001e00:	095b      	lsrs	r3, r3, #5
 8001e02:	2064      	movs	r0, #100	; 0x64
 8001e04:	fb00 f303 	mul.w	r3, r0, r3
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	011b      	lsls	r3, r3, #4
 8001e0c:	3332      	adds	r3, #50	; 0x32
 8001e0e:	4a16      	ldr	r2, [pc, #88]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001e10:	fba2 2303 	umull	r2, r3, r2, r3
 8001e14:	095b      	lsrs	r3, r3, #5
 8001e16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e1a:	4419      	add	r1, r3
 8001e1c:	68ba      	ldr	r2, [r7, #8]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	009a      	lsls	r2, r3, #2
 8001e26:	441a      	add	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e32:	4b0d      	ldr	r3, [pc, #52]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001e34:	fba3 0302 	umull	r0, r3, r3, r2
 8001e38:	095b      	lsrs	r3, r3, #5
 8001e3a:	2064      	movs	r0, #100	; 0x64
 8001e3c:	fb00 f303 	mul.w	r3, r0, r3
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	011b      	lsls	r3, r3, #4
 8001e44:	3332      	adds	r3, #50	; 0x32
 8001e46:	4a08      	ldr	r2, [pc, #32]	; (8001e68 <UART_SetConfig+0x1b0>)
 8001e48:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4c:	095b      	lsrs	r3, r3, #5
 8001e4e:	f003 020f 	and.w	r2, r3, #15
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	440a      	add	r2, r1
 8001e58:	609a      	str	r2, [r3, #8]
}
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40013800 	.word	0x40013800
 8001e68:	51eb851f 	.word	0x51eb851f

08001e6c <__errno>:
 8001e6c:	4b01      	ldr	r3, [pc, #4]	; (8001e74 <__errno+0x8>)
 8001e6e:	6818      	ldr	r0, [r3, #0]
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	2000000c 	.word	0x2000000c

08001e78 <__libc_init_array>:
 8001e78:	b570      	push	{r4, r5, r6, lr}
 8001e7a:	2500      	movs	r5, #0
 8001e7c:	4e0c      	ldr	r6, [pc, #48]	; (8001eb0 <__libc_init_array+0x38>)
 8001e7e:	4c0d      	ldr	r4, [pc, #52]	; (8001eb4 <__libc_init_array+0x3c>)
 8001e80:	1ba4      	subs	r4, r4, r6
 8001e82:	10a4      	asrs	r4, r4, #2
 8001e84:	42a5      	cmp	r5, r4
 8001e86:	d109      	bne.n	8001e9c <__libc_init_array+0x24>
 8001e88:	f000 ff10 	bl	8002cac <_init>
 8001e8c:	2500      	movs	r5, #0
 8001e8e:	4e0a      	ldr	r6, [pc, #40]	; (8001eb8 <__libc_init_array+0x40>)
 8001e90:	4c0a      	ldr	r4, [pc, #40]	; (8001ebc <__libc_init_array+0x44>)
 8001e92:	1ba4      	subs	r4, r4, r6
 8001e94:	10a4      	asrs	r4, r4, #2
 8001e96:	42a5      	cmp	r5, r4
 8001e98:	d105      	bne.n	8001ea6 <__libc_init_array+0x2e>
 8001e9a:	bd70      	pop	{r4, r5, r6, pc}
 8001e9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ea0:	4798      	blx	r3
 8001ea2:	3501      	adds	r5, #1
 8001ea4:	e7ee      	b.n	8001e84 <__libc_init_array+0xc>
 8001ea6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001eaa:	4798      	blx	r3
 8001eac:	3501      	adds	r5, #1
 8001eae:	e7f2      	b.n	8001e96 <__libc_init_array+0x1e>
 8001eb0:	08002d8c 	.word	0x08002d8c
 8001eb4:	08002d8c 	.word	0x08002d8c
 8001eb8:	08002d8c 	.word	0x08002d8c
 8001ebc:	08002d90 	.word	0x08002d90

08001ec0 <memset>:
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	4402      	add	r2, r0
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d100      	bne.n	8001eca <memset+0xa>
 8001ec8:	4770      	bx	lr
 8001eca:	f803 1b01 	strb.w	r1, [r3], #1
 8001ece:	e7f9      	b.n	8001ec4 <memset+0x4>

08001ed0 <iprintf>:
 8001ed0:	b40f      	push	{r0, r1, r2, r3}
 8001ed2:	4b0a      	ldr	r3, [pc, #40]	; (8001efc <iprintf+0x2c>)
 8001ed4:	b513      	push	{r0, r1, r4, lr}
 8001ed6:	681c      	ldr	r4, [r3, #0]
 8001ed8:	b124      	cbz	r4, 8001ee4 <iprintf+0x14>
 8001eda:	69a3      	ldr	r3, [r4, #24]
 8001edc:	b913      	cbnz	r3, 8001ee4 <iprintf+0x14>
 8001ede:	4620      	mov	r0, r4
 8001ee0:	f000 f84e 	bl	8001f80 <__sinit>
 8001ee4:	ab05      	add	r3, sp, #20
 8001ee6:	9a04      	ldr	r2, [sp, #16]
 8001ee8:	68a1      	ldr	r1, [r4, #8]
 8001eea:	4620      	mov	r0, r4
 8001eec:	9301      	str	r3, [sp, #4]
 8001eee:	f000 f953 	bl	8002198 <_vfiprintf_r>
 8001ef2:	b002      	add	sp, #8
 8001ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ef8:	b004      	add	sp, #16
 8001efa:	4770      	bx	lr
 8001efc:	2000000c 	.word	0x2000000c

08001f00 <std>:
 8001f00:	2300      	movs	r3, #0
 8001f02:	b510      	push	{r4, lr}
 8001f04:	4604      	mov	r4, r0
 8001f06:	e9c0 3300 	strd	r3, r3, [r0]
 8001f0a:	6083      	str	r3, [r0, #8]
 8001f0c:	8181      	strh	r1, [r0, #12]
 8001f0e:	6643      	str	r3, [r0, #100]	; 0x64
 8001f10:	81c2      	strh	r2, [r0, #14]
 8001f12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001f16:	6183      	str	r3, [r0, #24]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	2208      	movs	r2, #8
 8001f1c:	305c      	adds	r0, #92	; 0x5c
 8001f1e:	f7ff ffcf 	bl	8001ec0 <memset>
 8001f22:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <std+0x38>)
 8001f24:	6224      	str	r4, [r4, #32]
 8001f26:	6263      	str	r3, [r4, #36]	; 0x24
 8001f28:	4b04      	ldr	r3, [pc, #16]	; (8001f3c <std+0x3c>)
 8001f2a:	62a3      	str	r3, [r4, #40]	; 0x28
 8001f2c:	4b04      	ldr	r3, [pc, #16]	; (8001f40 <std+0x40>)
 8001f2e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001f30:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <std+0x44>)
 8001f32:	6323      	str	r3, [r4, #48]	; 0x30
 8001f34:	bd10      	pop	{r4, pc}
 8001f36:	bf00      	nop
 8001f38:	080026f5 	.word	0x080026f5
 8001f3c:	08002717 	.word	0x08002717
 8001f40:	0800274f 	.word	0x0800274f
 8001f44:	08002773 	.word	0x08002773

08001f48 <_cleanup_r>:
 8001f48:	4901      	ldr	r1, [pc, #4]	; (8001f50 <_cleanup_r+0x8>)
 8001f4a:	f000 b885 	b.w	8002058 <_fwalk_reent>
 8001f4e:	bf00      	nop
 8001f50:	08002a4d 	.word	0x08002a4d

08001f54 <__sfmoreglue>:
 8001f54:	b570      	push	{r4, r5, r6, lr}
 8001f56:	2568      	movs	r5, #104	; 0x68
 8001f58:	1e4a      	subs	r2, r1, #1
 8001f5a:	4355      	muls	r5, r2
 8001f5c:	460e      	mov	r6, r1
 8001f5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001f62:	f000 f897 	bl	8002094 <_malloc_r>
 8001f66:	4604      	mov	r4, r0
 8001f68:	b140      	cbz	r0, 8001f7c <__sfmoreglue+0x28>
 8001f6a:	2100      	movs	r1, #0
 8001f6c:	e9c0 1600 	strd	r1, r6, [r0]
 8001f70:	300c      	adds	r0, #12
 8001f72:	60a0      	str	r0, [r4, #8]
 8001f74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001f78:	f7ff ffa2 	bl	8001ec0 <memset>
 8001f7c:	4620      	mov	r0, r4
 8001f7e:	bd70      	pop	{r4, r5, r6, pc}

08001f80 <__sinit>:
 8001f80:	6983      	ldr	r3, [r0, #24]
 8001f82:	b510      	push	{r4, lr}
 8001f84:	4604      	mov	r4, r0
 8001f86:	bb33      	cbnz	r3, 8001fd6 <__sinit+0x56>
 8001f88:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8001f8c:	6503      	str	r3, [r0, #80]	; 0x50
 8001f8e:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <__sinit+0x58>)
 8001f90:	4a12      	ldr	r2, [pc, #72]	; (8001fdc <__sinit+0x5c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6282      	str	r2, [r0, #40]	; 0x28
 8001f96:	4298      	cmp	r0, r3
 8001f98:	bf04      	itt	eq
 8001f9a:	2301      	moveq	r3, #1
 8001f9c:	6183      	streq	r3, [r0, #24]
 8001f9e:	f000 f81f 	bl	8001fe0 <__sfp>
 8001fa2:	6060      	str	r0, [r4, #4]
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	f000 f81b 	bl	8001fe0 <__sfp>
 8001faa:	60a0      	str	r0, [r4, #8]
 8001fac:	4620      	mov	r0, r4
 8001fae:	f000 f817 	bl	8001fe0 <__sfp>
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	60e0      	str	r0, [r4, #12]
 8001fb6:	2104      	movs	r1, #4
 8001fb8:	6860      	ldr	r0, [r4, #4]
 8001fba:	f7ff ffa1 	bl	8001f00 <std>
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	2109      	movs	r1, #9
 8001fc2:	68a0      	ldr	r0, [r4, #8]
 8001fc4:	f7ff ff9c 	bl	8001f00 <std>
 8001fc8:	2202      	movs	r2, #2
 8001fca:	2112      	movs	r1, #18
 8001fcc:	68e0      	ldr	r0, [r4, #12]
 8001fce:	f7ff ff97 	bl	8001f00 <std>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	61a3      	str	r3, [r4, #24]
 8001fd6:	bd10      	pop	{r4, pc}
 8001fd8:	08002cf4 	.word	0x08002cf4
 8001fdc:	08001f49 	.word	0x08001f49

08001fe0 <__sfp>:
 8001fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fe2:	4b1b      	ldr	r3, [pc, #108]	; (8002050 <__sfp+0x70>)
 8001fe4:	4607      	mov	r7, r0
 8001fe6:	681e      	ldr	r6, [r3, #0]
 8001fe8:	69b3      	ldr	r3, [r6, #24]
 8001fea:	b913      	cbnz	r3, 8001ff2 <__sfp+0x12>
 8001fec:	4630      	mov	r0, r6
 8001fee:	f7ff ffc7 	bl	8001f80 <__sinit>
 8001ff2:	3648      	adds	r6, #72	; 0x48
 8001ff4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001ff8:	3b01      	subs	r3, #1
 8001ffa:	d503      	bpl.n	8002004 <__sfp+0x24>
 8001ffc:	6833      	ldr	r3, [r6, #0]
 8001ffe:	b133      	cbz	r3, 800200e <__sfp+0x2e>
 8002000:	6836      	ldr	r6, [r6, #0]
 8002002:	e7f7      	b.n	8001ff4 <__sfp+0x14>
 8002004:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002008:	b16d      	cbz	r5, 8002026 <__sfp+0x46>
 800200a:	3468      	adds	r4, #104	; 0x68
 800200c:	e7f4      	b.n	8001ff8 <__sfp+0x18>
 800200e:	2104      	movs	r1, #4
 8002010:	4638      	mov	r0, r7
 8002012:	f7ff ff9f 	bl	8001f54 <__sfmoreglue>
 8002016:	6030      	str	r0, [r6, #0]
 8002018:	2800      	cmp	r0, #0
 800201a:	d1f1      	bne.n	8002000 <__sfp+0x20>
 800201c:	230c      	movs	r3, #12
 800201e:	4604      	mov	r4, r0
 8002020:	603b      	str	r3, [r7, #0]
 8002022:	4620      	mov	r0, r4
 8002024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002026:	4b0b      	ldr	r3, [pc, #44]	; (8002054 <__sfp+0x74>)
 8002028:	6665      	str	r5, [r4, #100]	; 0x64
 800202a:	e9c4 5500 	strd	r5, r5, [r4]
 800202e:	60a5      	str	r5, [r4, #8]
 8002030:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002034:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002038:	2208      	movs	r2, #8
 800203a:	4629      	mov	r1, r5
 800203c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002040:	f7ff ff3e 	bl	8001ec0 <memset>
 8002044:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002048:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800204c:	e7e9      	b.n	8002022 <__sfp+0x42>
 800204e:	bf00      	nop
 8002050:	08002cf4 	.word	0x08002cf4
 8002054:	ffff0001 	.word	0xffff0001

08002058 <_fwalk_reent>:
 8002058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800205c:	4680      	mov	r8, r0
 800205e:	4689      	mov	r9, r1
 8002060:	2600      	movs	r6, #0
 8002062:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002066:	b914      	cbnz	r4, 800206e <_fwalk_reent+0x16>
 8002068:	4630      	mov	r0, r6
 800206a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800206e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002072:	3f01      	subs	r7, #1
 8002074:	d501      	bpl.n	800207a <_fwalk_reent+0x22>
 8002076:	6824      	ldr	r4, [r4, #0]
 8002078:	e7f5      	b.n	8002066 <_fwalk_reent+0xe>
 800207a:	89ab      	ldrh	r3, [r5, #12]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d907      	bls.n	8002090 <_fwalk_reent+0x38>
 8002080:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002084:	3301      	adds	r3, #1
 8002086:	d003      	beq.n	8002090 <_fwalk_reent+0x38>
 8002088:	4629      	mov	r1, r5
 800208a:	4640      	mov	r0, r8
 800208c:	47c8      	blx	r9
 800208e:	4306      	orrs	r6, r0
 8002090:	3568      	adds	r5, #104	; 0x68
 8002092:	e7ee      	b.n	8002072 <_fwalk_reent+0x1a>

08002094 <_malloc_r>:
 8002094:	b570      	push	{r4, r5, r6, lr}
 8002096:	1ccd      	adds	r5, r1, #3
 8002098:	f025 0503 	bic.w	r5, r5, #3
 800209c:	3508      	adds	r5, #8
 800209e:	2d0c      	cmp	r5, #12
 80020a0:	bf38      	it	cc
 80020a2:	250c      	movcc	r5, #12
 80020a4:	2d00      	cmp	r5, #0
 80020a6:	4606      	mov	r6, r0
 80020a8:	db01      	blt.n	80020ae <_malloc_r+0x1a>
 80020aa:	42a9      	cmp	r1, r5
 80020ac:	d903      	bls.n	80020b6 <_malloc_r+0x22>
 80020ae:	230c      	movs	r3, #12
 80020b0:	6033      	str	r3, [r6, #0]
 80020b2:	2000      	movs	r0, #0
 80020b4:	bd70      	pop	{r4, r5, r6, pc}
 80020b6:	f000 fd77 	bl	8002ba8 <__malloc_lock>
 80020ba:	4a21      	ldr	r2, [pc, #132]	; (8002140 <_malloc_r+0xac>)
 80020bc:	6814      	ldr	r4, [r2, #0]
 80020be:	4621      	mov	r1, r4
 80020c0:	b991      	cbnz	r1, 80020e8 <_malloc_r+0x54>
 80020c2:	4c20      	ldr	r4, [pc, #128]	; (8002144 <_malloc_r+0xb0>)
 80020c4:	6823      	ldr	r3, [r4, #0]
 80020c6:	b91b      	cbnz	r3, 80020d0 <_malloc_r+0x3c>
 80020c8:	4630      	mov	r0, r6
 80020ca:	f000 fb03 	bl	80026d4 <_sbrk_r>
 80020ce:	6020      	str	r0, [r4, #0]
 80020d0:	4629      	mov	r1, r5
 80020d2:	4630      	mov	r0, r6
 80020d4:	f000 fafe 	bl	80026d4 <_sbrk_r>
 80020d8:	1c43      	adds	r3, r0, #1
 80020da:	d124      	bne.n	8002126 <_malloc_r+0x92>
 80020dc:	230c      	movs	r3, #12
 80020de:	4630      	mov	r0, r6
 80020e0:	6033      	str	r3, [r6, #0]
 80020e2:	f000 fd62 	bl	8002baa <__malloc_unlock>
 80020e6:	e7e4      	b.n	80020b2 <_malloc_r+0x1e>
 80020e8:	680b      	ldr	r3, [r1, #0]
 80020ea:	1b5b      	subs	r3, r3, r5
 80020ec:	d418      	bmi.n	8002120 <_malloc_r+0x8c>
 80020ee:	2b0b      	cmp	r3, #11
 80020f0:	d90f      	bls.n	8002112 <_malloc_r+0x7e>
 80020f2:	600b      	str	r3, [r1, #0]
 80020f4:	18cc      	adds	r4, r1, r3
 80020f6:	50cd      	str	r5, [r1, r3]
 80020f8:	4630      	mov	r0, r6
 80020fa:	f000 fd56 	bl	8002baa <__malloc_unlock>
 80020fe:	f104 000b 	add.w	r0, r4, #11
 8002102:	1d23      	adds	r3, r4, #4
 8002104:	f020 0007 	bic.w	r0, r0, #7
 8002108:	1ac3      	subs	r3, r0, r3
 800210a:	d0d3      	beq.n	80020b4 <_malloc_r+0x20>
 800210c:	425a      	negs	r2, r3
 800210e:	50e2      	str	r2, [r4, r3]
 8002110:	e7d0      	b.n	80020b4 <_malloc_r+0x20>
 8002112:	684b      	ldr	r3, [r1, #4]
 8002114:	428c      	cmp	r4, r1
 8002116:	bf16      	itet	ne
 8002118:	6063      	strne	r3, [r4, #4]
 800211a:	6013      	streq	r3, [r2, #0]
 800211c:	460c      	movne	r4, r1
 800211e:	e7eb      	b.n	80020f8 <_malloc_r+0x64>
 8002120:	460c      	mov	r4, r1
 8002122:	6849      	ldr	r1, [r1, #4]
 8002124:	e7cc      	b.n	80020c0 <_malloc_r+0x2c>
 8002126:	1cc4      	adds	r4, r0, #3
 8002128:	f024 0403 	bic.w	r4, r4, #3
 800212c:	42a0      	cmp	r0, r4
 800212e:	d005      	beq.n	800213c <_malloc_r+0xa8>
 8002130:	1a21      	subs	r1, r4, r0
 8002132:	4630      	mov	r0, r6
 8002134:	f000 face 	bl	80026d4 <_sbrk_r>
 8002138:	3001      	adds	r0, #1
 800213a:	d0cf      	beq.n	80020dc <_malloc_r+0x48>
 800213c:	6025      	str	r5, [r4, #0]
 800213e:	e7db      	b.n	80020f8 <_malloc_r+0x64>
 8002140:	20000090 	.word	0x20000090
 8002144:	20000094 	.word	0x20000094

08002148 <__sfputc_r>:
 8002148:	6893      	ldr	r3, [r2, #8]
 800214a:	b410      	push	{r4}
 800214c:	3b01      	subs	r3, #1
 800214e:	2b00      	cmp	r3, #0
 8002150:	6093      	str	r3, [r2, #8]
 8002152:	da07      	bge.n	8002164 <__sfputc_r+0x1c>
 8002154:	6994      	ldr	r4, [r2, #24]
 8002156:	42a3      	cmp	r3, r4
 8002158:	db01      	blt.n	800215e <__sfputc_r+0x16>
 800215a:	290a      	cmp	r1, #10
 800215c:	d102      	bne.n	8002164 <__sfputc_r+0x1c>
 800215e:	bc10      	pop	{r4}
 8002160:	f000 bb0c 	b.w	800277c <__swbuf_r>
 8002164:	6813      	ldr	r3, [r2, #0]
 8002166:	1c58      	adds	r0, r3, #1
 8002168:	6010      	str	r0, [r2, #0]
 800216a:	7019      	strb	r1, [r3, #0]
 800216c:	4608      	mov	r0, r1
 800216e:	bc10      	pop	{r4}
 8002170:	4770      	bx	lr

08002172 <__sfputs_r>:
 8002172:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002174:	4606      	mov	r6, r0
 8002176:	460f      	mov	r7, r1
 8002178:	4614      	mov	r4, r2
 800217a:	18d5      	adds	r5, r2, r3
 800217c:	42ac      	cmp	r4, r5
 800217e:	d101      	bne.n	8002184 <__sfputs_r+0x12>
 8002180:	2000      	movs	r0, #0
 8002182:	e007      	b.n	8002194 <__sfputs_r+0x22>
 8002184:	463a      	mov	r2, r7
 8002186:	f814 1b01 	ldrb.w	r1, [r4], #1
 800218a:	4630      	mov	r0, r6
 800218c:	f7ff ffdc 	bl	8002148 <__sfputc_r>
 8002190:	1c43      	adds	r3, r0, #1
 8002192:	d1f3      	bne.n	800217c <__sfputs_r+0xa>
 8002194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002198 <_vfiprintf_r>:
 8002198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800219c:	460c      	mov	r4, r1
 800219e:	b09d      	sub	sp, #116	; 0x74
 80021a0:	4617      	mov	r7, r2
 80021a2:	461d      	mov	r5, r3
 80021a4:	4606      	mov	r6, r0
 80021a6:	b118      	cbz	r0, 80021b0 <_vfiprintf_r+0x18>
 80021a8:	6983      	ldr	r3, [r0, #24]
 80021aa:	b90b      	cbnz	r3, 80021b0 <_vfiprintf_r+0x18>
 80021ac:	f7ff fee8 	bl	8001f80 <__sinit>
 80021b0:	4b7c      	ldr	r3, [pc, #496]	; (80023a4 <_vfiprintf_r+0x20c>)
 80021b2:	429c      	cmp	r4, r3
 80021b4:	d158      	bne.n	8002268 <_vfiprintf_r+0xd0>
 80021b6:	6874      	ldr	r4, [r6, #4]
 80021b8:	89a3      	ldrh	r3, [r4, #12]
 80021ba:	0718      	lsls	r0, r3, #28
 80021bc:	d55e      	bpl.n	800227c <_vfiprintf_r+0xe4>
 80021be:	6923      	ldr	r3, [r4, #16]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d05b      	beq.n	800227c <_vfiprintf_r+0xe4>
 80021c4:	2300      	movs	r3, #0
 80021c6:	9309      	str	r3, [sp, #36]	; 0x24
 80021c8:	2320      	movs	r3, #32
 80021ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80021ce:	2330      	movs	r3, #48	; 0x30
 80021d0:	f04f 0b01 	mov.w	fp, #1
 80021d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80021d8:	9503      	str	r5, [sp, #12]
 80021da:	46b8      	mov	r8, r7
 80021dc:	4645      	mov	r5, r8
 80021de:	f815 3b01 	ldrb.w	r3, [r5], #1
 80021e2:	b10b      	cbz	r3, 80021e8 <_vfiprintf_r+0x50>
 80021e4:	2b25      	cmp	r3, #37	; 0x25
 80021e6:	d154      	bne.n	8002292 <_vfiprintf_r+0xfa>
 80021e8:	ebb8 0a07 	subs.w	sl, r8, r7
 80021ec:	d00b      	beq.n	8002206 <_vfiprintf_r+0x6e>
 80021ee:	4653      	mov	r3, sl
 80021f0:	463a      	mov	r2, r7
 80021f2:	4621      	mov	r1, r4
 80021f4:	4630      	mov	r0, r6
 80021f6:	f7ff ffbc 	bl	8002172 <__sfputs_r>
 80021fa:	3001      	adds	r0, #1
 80021fc:	f000 80c2 	beq.w	8002384 <_vfiprintf_r+0x1ec>
 8002200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002202:	4453      	add	r3, sl
 8002204:	9309      	str	r3, [sp, #36]	; 0x24
 8002206:	f898 3000 	ldrb.w	r3, [r8]
 800220a:	2b00      	cmp	r3, #0
 800220c:	f000 80ba 	beq.w	8002384 <_vfiprintf_r+0x1ec>
 8002210:	2300      	movs	r3, #0
 8002212:	f04f 32ff 	mov.w	r2, #4294967295
 8002216:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800221a:	9304      	str	r3, [sp, #16]
 800221c:	9307      	str	r3, [sp, #28]
 800221e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002222:	931a      	str	r3, [sp, #104]	; 0x68
 8002224:	46a8      	mov	r8, r5
 8002226:	2205      	movs	r2, #5
 8002228:	f818 1b01 	ldrb.w	r1, [r8], #1
 800222c:	485e      	ldr	r0, [pc, #376]	; (80023a8 <_vfiprintf_r+0x210>)
 800222e:	f000 fcad 	bl	8002b8c <memchr>
 8002232:	9b04      	ldr	r3, [sp, #16]
 8002234:	bb78      	cbnz	r0, 8002296 <_vfiprintf_r+0xfe>
 8002236:	06d9      	lsls	r1, r3, #27
 8002238:	bf44      	itt	mi
 800223a:	2220      	movmi	r2, #32
 800223c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002240:	071a      	lsls	r2, r3, #28
 8002242:	bf44      	itt	mi
 8002244:	222b      	movmi	r2, #43	; 0x2b
 8002246:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800224a:	782a      	ldrb	r2, [r5, #0]
 800224c:	2a2a      	cmp	r2, #42	; 0x2a
 800224e:	d02a      	beq.n	80022a6 <_vfiprintf_r+0x10e>
 8002250:	46a8      	mov	r8, r5
 8002252:	2000      	movs	r0, #0
 8002254:	250a      	movs	r5, #10
 8002256:	9a07      	ldr	r2, [sp, #28]
 8002258:	4641      	mov	r1, r8
 800225a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800225e:	3b30      	subs	r3, #48	; 0x30
 8002260:	2b09      	cmp	r3, #9
 8002262:	d969      	bls.n	8002338 <_vfiprintf_r+0x1a0>
 8002264:	b360      	cbz	r0, 80022c0 <_vfiprintf_r+0x128>
 8002266:	e024      	b.n	80022b2 <_vfiprintf_r+0x11a>
 8002268:	4b50      	ldr	r3, [pc, #320]	; (80023ac <_vfiprintf_r+0x214>)
 800226a:	429c      	cmp	r4, r3
 800226c:	d101      	bne.n	8002272 <_vfiprintf_r+0xda>
 800226e:	68b4      	ldr	r4, [r6, #8]
 8002270:	e7a2      	b.n	80021b8 <_vfiprintf_r+0x20>
 8002272:	4b4f      	ldr	r3, [pc, #316]	; (80023b0 <_vfiprintf_r+0x218>)
 8002274:	429c      	cmp	r4, r3
 8002276:	bf08      	it	eq
 8002278:	68f4      	ldreq	r4, [r6, #12]
 800227a:	e79d      	b.n	80021b8 <_vfiprintf_r+0x20>
 800227c:	4621      	mov	r1, r4
 800227e:	4630      	mov	r0, r6
 8002280:	f000 fae0 	bl	8002844 <__swsetup_r>
 8002284:	2800      	cmp	r0, #0
 8002286:	d09d      	beq.n	80021c4 <_vfiprintf_r+0x2c>
 8002288:	f04f 30ff 	mov.w	r0, #4294967295
 800228c:	b01d      	add	sp, #116	; 0x74
 800228e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002292:	46a8      	mov	r8, r5
 8002294:	e7a2      	b.n	80021dc <_vfiprintf_r+0x44>
 8002296:	4a44      	ldr	r2, [pc, #272]	; (80023a8 <_vfiprintf_r+0x210>)
 8002298:	4645      	mov	r5, r8
 800229a:	1a80      	subs	r0, r0, r2
 800229c:	fa0b f000 	lsl.w	r0, fp, r0
 80022a0:	4318      	orrs	r0, r3
 80022a2:	9004      	str	r0, [sp, #16]
 80022a4:	e7be      	b.n	8002224 <_vfiprintf_r+0x8c>
 80022a6:	9a03      	ldr	r2, [sp, #12]
 80022a8:	1d11      	adds	r1, r2, #4
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	9103      	str	r1, [sp, #12]
 80022ae:	2a00      	cmp	r2, #0
 80022b0:	db01      	blt.n	80022b6 <_vfiprintf_r+0x11e>
 80022b2:	9207      	str	r2, [sp, #28]
 80022b4:	e004      	b.n	80022c0 <_vfiprintf_r+0x128>
 80022b6:	4252      	negs	r2, r2
 80022b8:	f043 0302 	orr.w	r3, r3, #2
 80022bc:	9207      	str	r2, [sp, #28]
 80022be:	9304      	str	r3, [sp, #16]
 80022c0:	f898 3000 	ldrb.w	r3, [r8]
 80022c4:	2b2e      	cmp	r3, #46	; 0x2e
 80022c6:	d10e      	bne.n	80022e6 <_vfiprintf_r+0x14e>
 80022c8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80022cc:	2b2a      	cmp	r3, #42	; 0x2a
 80022ce:	d138      	bne.n	8002342 <_vfiprintf_r+0x1aa>
 80022d0:	9b03      	ldr	r3, [sp, #12]
 80022d2:	f108 0802 	add.w	r8, r8, #2
 80022d6:	1d1a      	adds	r2, r3, #4
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	9203      	str	r2, [sp, #12]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	bfb8      	it	lt
 80022e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80022e4:	9305      	str	r3, [sp, #20]
 80022e6:	4d33      	ldr	r5, [pc, #204]	; (80023b4 <_vfiprintf_r+0x21c>)
 80022e8:	2203      	movs	r2, #3
 80022ea:	f898 1000 	ldrb.w	r1, [r8]
 80022ee:	4628      	mov	r0, r5
 80022f0:	f000 fc4c 	bl	8002b8c <memchr>
 80022f4:	b140      	cbz	r0, 8002308 <_vfiprintf_r+0x170>
 80022f6:	2340      	movs	r3, #64	; 0x40
 80022f8:	1b40      	subs	r0, r0, r5
 80022fa:	fa03 f000 	lsl.w	r0, r3, r0
 80022fe:	9b04      	ldr	r3, [sp, #16]
 8002300:	f108 0801 	add.w	r8, r8, #1
 8002304:	4303      	orrs	r3, r0
 8002306:	9304      	str	r3, [sp, #16]
 8002308:	f898 1000 	ldrb.w	r1, [r8]
 800230c:	2206      	movs	r2, #6
 800230e:	482a      	ldr	r0, [pc, #168]	; (80023b8 <_vfiprintf_r+0x220>)
 8002310:	f108 0701 	add.w	r7, r8, #1
 8002314:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002318:	f000 fc38 	bl	8002b8c <memchr>
 800231c:	2800      	cmp	r0, #0
 800231e:	d037      	beq.n	8002390 <_vfiprintf_r+0x1f8>
 8002320:	4b26      	ldr	r3, [pc, #152]	; (80023bc <_vfiprintf_r+0x224>)
 8002322:	bb1b      	cbnz	r3, 800236c <_vfiprintf_r+0x1d4>
 8002324:	9b03      	ldr	r3, [sp, #12]
 8002326:	3307      	adds	r3, #7
 8002328:	f023 0307 	bic.w	r3, r3, #7
 800232c:	3308      	adds	r3, #8
 800232e:	9303      	str	r3, [sp, #12]
 8002330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002332:	444b      	add	r3, r9
 8002334:	9309      	str	r3, [sp, #36]	; 0x24
 8002336:	e750      	b.n	80021da <_vfiprintf_r+0x42>
 8002338:	fb05 3202 	mla	r2, r5, r2, r3
 800233c:	2001      	movs	r0, #1
 800233e:	4688      	mov	r8, r1
 8002340:	e78a      	b.n	8002258 <_vfiprintf_r+0xc0>
 8002342:	2300      	movs	r3, #0
 8002344:	250a      	movs	r5, #10
 8002346:	4619      	mov	r1, r3
 8002348:	f108 0801 	add.w	r8, r8, #1
 800234c:	9305      	str	r3, [sp, #20]
 800234e:	4640      	mov	r0, r8
 8002350:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002354:	3a30      	subs	r2, #48	; 0x30
 8002356:	2a09      	cmp	r2, #9
 8002358:	d903      	bls.n	8002362 <_vfiprintf_r+0x1ca>
 800235a:	2b00      	cmp	r3, #0
 800235c:	d0c3      	beq.n	80022e6 <_vfiprintf_r+0x14e>
 800235e:	9105      	str	r1, [sp, #20]
 8002360:	e7c1      	b.n	80022e6 <_vfiprintf_r+0x14e>
 8002362:	fb05 2101 	mla	r1, r5, r1, r2
 8002366:	2301      	movs	r3, #1
 8002368:	4680      	mov	r8, r0
 800236a:	e7f0      	b.n	800234e <_vfiprintf_r+0x1b6>
 800236c:	ab03      	add	r3, sp, #12
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	4622      	mov	r2, r4
 8002372:	4b13      	ldr	r3, [pc, #76]	; (80023c0 <_vfiprintf_r+0x228>)
 8002374:	a904      	add	r1, sp, #16
 8002376:	4630      	mov	r0, r6
 8002378:	f3af 8000 	nop.w
 800237c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002380:	4681      	mov	r9, r0
 8002382:	d1d5      	bne.n	8002330 <_vfiprintf_r+0x198>
 8002384:	89a3      	ldrh	r3, [r4, #12]
 8002386:	065b      	lsls	r3, r3, #25
 8002388:	f53f af7e 	bmi.w	8002288 <_vfiprintf_r+0xf0>
 800238c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800238e:	e77d      	b.n	800228c <_vfiprintf_r+0xf4>
 8002390:	ab03      	add	r3, sp, #12
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	4622      	mov	r2, r4
 8002396:	4b0a      	ldr	r3, [pc, #40]	; (80023c0 <_vfiprintf_r+0x228>)
 8002398:	a904      	add	r1, sp, #16
 800239a:	4630      	mov	r0, r6
 800239c:	f000 f888 	bl	80024b0 <_printf_i>
 80023a0:	e7ec      	b.n	800237c <_vfiprintf_r+0x1e4>
 80023a2:	bf00      	nop
 80023a4:	08002d18 	.word	0x08002d18
 80023a8:	08002d58 	.word	0x08002d58
 80023ac:	08002d38 	.word	0x08002d38
 80023b0:	08002cf8 	.word	0x08002cf8
 80023b4:	08002d5e 	.word	0x08002d5e
 80023b8:	08002d62 	.word	0x08002d62
 80023bc:	00000000 	.word	0x00000000
 80023c0:	08002173 	.word	0x08002173

080023c4 <_printf_common>:
 80023c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023c8:	4691      	mov	r9, r2
 80023ca:	461f      	mov	r7, r3
 80023cc:	688a      	ldr	r2, [r1, #8]
 80023ce:	690b      	ldr	r3, [r1, #16]
 80023d0:	4606      	mov	r6, r0
 80023d2:	4293      	cmp	r3, r2
 80023d4:	bfb8      	it	lt
 80023d6:	4613      	movlt	r3, r2
 80023d8:	f8c9 3000 	str.w	r3, [r9]
 80023dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80023e0:	460c      	mov	r4, r1
 80023e2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80023e6:	b112      	cbz	r2, 80023ee <_printf_common+0x2a>
 80023e8:	3301      	adds	r3, #1
 80023ea:	f8c9 3000 	str.w	r3, [r9]
 80023ee:	6823      	ldr	r3, [r4, #0]
 80023f0:	0699      	lsls	r1, r3, #26
 80023f2:	bf42      	ittt	mi
 80023f4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80023f8:	3302      	addmi	r3, #2
 80023fa:	f8c9 3000 	strmi.w	r3, [r9]
 80023fe:	6825      	ldr	r5, [r4, #0]
 8002400:	f015 0506 	ands.w	r5, r5, #6
 8002404:	d107      	bne.n	8002416 <_printf_common+0x52>
 8002406:	f104 0a19 	add.w	sl, r4, #25
 800240a:	68e3      	ldr	r3, [r4, #12]
 800240c:	f8d9 2000 	ldr.w	r2, [r9]
 8002410:	1a9b      	subs	r3, r3, r2
 8002412:	42ab      	cmp	r3, r5
 8002414:	dc29      	bgt.n	800246a <_printf_common+0xa6>
 8002416:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800241a:	6822      	ldr	r2, [r4, #0]
 800241c:	3300      	adds	r3, #0
 800241e:	bf18      	it	ne
 8002420:	2301      	movne	r3, #1
 8002422:	0692      	lsls	r2, r2, #26
 8002424:	d42e      	bmi.n	8002484 <_printf_common+0xc0>
 8002426:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800242a:	4639      	mov	r1, r7
 800242c:	4630      	mov	r0, r6
 800242e:	47c0      	blx	r8
 8002430:	3001      	adds	r0, #1
 8002432:	d021      	beq.n	8002478 <_printf_common+0xb4>
 8002434:	6823      	ldr	r3, [r4, #0]
 8002436:	68e5      	ldr	r5, [r4, #12]
 8002438:	f003 0306 	and.w	r3, r3, #6
 800243c:	2b04      	cmp	r3, #4
 800243e:	bf18      	it	ne
 8002440:	2500      	movne	r5, #0
 8002442:	f8d9 2000 	ldr.w	r2, [r9]
 8002446:	f04f 0900 	mov.w	r9, #0
 800244a:	bf08      	it	eq
 800244c:	1aad      	subeq	r5, r5, r2
 800244e:	68a3      	ldr	r3, [r4, #8]
 8002450:	6922      	ldr	r2, [r4, #16]
 8002452:	bf08      	it	eq
 8002454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002458:	4293      	cmp	r3, r2
 800245a:	bfc4      	itt	gt
 800245c:	1a9b      	subgt	r3, r3, r2
 800245e:	18ed      	addgt	r5, r5, r3
 8002460:	341a      	adds	r4, #26
 8002462:	454d      	cmp	r5, r9
 8002464:	d11a      	bne.n	800249c <_printf_common+0xd8>
 8002466:	2000      	movs	r0, #0
 8002468:	e008      	b.n	800247c <_printf_common+0xb8>
 800246a:	2301      	movs	r3, #1
 800246c:	4652      	mov	r2, sl
 800246e:	4639      	mov	r1, r7
 8002470:	4630      	mov	r0, r6
 8002472:	47c0      	blx	r8
 8002474:	3001      	adds	r0, #1
 8002476:	d103      	bne.n	8002480 <_printf_common+0xbc>
 8002478:	f04f 30ff 	mov.w	r0, #4294967295
 800247c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002480:	3501      	adds	r5, #1
 8002482:	e7c2      	b.n	800240a <_printf_common+0x46>
 8002484:	2030      	movs	r0, #48	; 0x30
 8002486:	18e1      	adds	r1, r4, r3
 8002488:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800248c:	1c5a      	adds	r2, r3, #1
 800248e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002492:	4422      	add	r2, r4
 8002494:	3302      	adds	r3, #2
 8002496:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800249a:	e7c4      	b.n	8002426 <_printf_common+0x62>
 800249c:	2301      	movs	r3, #1
 800249e:	4622      	mov	r2, r4
 80024a0:	4639      	mov	r1, r7
 80024a2:	4630      	mov	r0, r6
 80024a4:	47c0      	blx	r8
 80024a6:	3001      	adds	r0, #1
 80024a8:	d0e6      	beq.n	8002478 <_printf_common+0xb4>
 80024aa:	f109 0901 	add.w	r9, r9, #1
 80024ae:	e7d8      	b.n	8002462 <_printf_common+0x9e>

080024b0 <_printf_i>:
 80024b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80024b4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80024b8:	460c      	mov	r4, r1
 80024ba:	7e09      	ldrb	r1, [r1, #24]
 80024bc:	b085      	sub	sp, #20
 80024be:	296e      	cmp	r1, #110	; 0x6e
 80024c0:	4617      	mov	r7, r2
 80024c2:	4606      	mov	r6, r0
 80024c4:	4698      	mov	r8, r3
 80024c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80024c8:	f000 80b3 	beq.w	8002632 <_printf_i+0x182>
 80024cc:	d822      	bhi.n	8002514 <_printf_i+0x64>
 80024ce:	2963      	cmp	r1, #99	; 0x63
 80024d0:	d036      	beq.n	8002540 <_printf_i+0x90>
 80024d2:	d80a      	bhi.n	80024ea <_printf_i+0x3a>
 80024d4:	2900      	cmp	r1, #0
 80024d6:	f000 80b9 	beq.w	800264c <_printf_i+0x19c>
 80024da:	2958      	cmp	r1, #88	; 0x58
 80024dc:	f000 8083 	beq.w	80025e6 <_printf_i+0x136>
 80024e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80024e4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80024e8:	e032      	b.n	8002550 <_printf_i+0xa0>
 80024ea:	2964      	cmp	r1, #100	; 0x64
 80024ec:	d001      	beq.n	80024f2 <_printf_i+0x42>
 80024ee:	2969      	cmp	r1, #105	; 0x69
 80024f0:	d1f6      	bne.n	80024e0 <_printf_i+0x30>
 80024f2:	6820      	ldr	r0, [r4, #0]
 80024f4:	6813      	ldr	r3, [r2, #0]
 80024f6:	0605      	lsls	r5, r0, #24
 80024f8:	f103 0104 	add.w	r1, r3, #4
 80024fc:	d52a      	bpl.n	8002554 <_printf_i+0xa4>
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6011      	str	r1, [r2, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	da03      	bge.n	800250e <_printf_i+0x5e>
 8002506:	222d      	movs	r2, #45	; 0x2d
 8002508:	425b      	negs	r3, r3
 800250a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800250e:	486f      	ldr	r0, [pc, #444]	; (80026cc <_printf_i+0x21c>)
 8002510:	220a      	movs	r2, #10
 8002512:	e039      	b.n	8002588 <_printf_i+0xd8>
 8002514:	2973      	cmp	r1, #115	; 0x73
 8002516:	f000 809d 	beq.w	8002654 <_printf_i+0x1a4>
 800251a:	d808      	bhi.n	800252e <_printf_i+0x7e>
 800251c:	296f      	cmp	r1, #111	; 0x6f
 800251e:	d020      	beq.n	8002562 <_printf_i+0xb2>
 8002520:	2970      	cmp	r1, #112	; 0x70
 8002522:	d1dd      	bne.n	80024e0 <_printf_i+0x30>
 8002524:	6823      	ldr	r3, [r4, #0]
 8002526:	f043 0320 	orr.w	r3, r3, #32
 800252a:	6023      	str	r3, [r4, #0]
 800252c:	e003      	b.n	8002536 <_printf_i+0x86>
 800252e:	2975      	cmp	r1, #117	; 0x75
 8002530:	d017      	beq.n	8002562 <_printf_i+0xb2>
 8002532:	2978      	cmp	r1, #120	; 0x78
 8002534:	d1d4      	bne.n	80024e0 <_printf_i+0x30>
 8002536:	2378      	movs	r3, #120	; 0x78
 8002538:	4865      	ldr	r0, [pc, #404]	; (80026d0 <_printf_i+0x220>)
 800253a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800253e:	e055      	b.n	80025ec <_printf_i+0x13c>
 8002540:	6813      	ldr	r3, [r2, #0]
 8002542:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002546:	1d19      	adds	r1, r3, #4
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	6011      	str	r1, [r2, #0]
 800254c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002550:	2301      	movs	r3, #1
 8002552:	e08c      	b.n	800266e <_printf_i+0x1be>
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f010 0f40 	tst.w	r0, #64	; 0x40
 800255a:	6011      	str	r1, [r2, #0]
 800255c:	bf18      	it	ne
 800255e:	b21b      	sxthne	r3, r3
 8002560:	e7cf      	b.n	8002502 <_printf_i+0x52>
 8002562:	6813      	ldr	r3, [r2, #0]
 8002564:	6825      	ldr	r5, [r4, #0]
 8002566:	1d18      	adds	r0, r3, #4
 8002568:	6010      	str	r0, [r2, #0]
 800256a:	0628      	lsls	r0, r5, #24
 800256c:	d501      	bpl.n	8002572 <_printf_i+0xc2>
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	e002      	b.n	8002578 <_printf_i+0xc8>
 8002572:	0668      	lsls	r0, r5, #25
 8002574:	d5fb      	bpl.n	800256e <_printf_i+0xbe>
 8002576:	881b      	ldrh	r3, [r3, #0]
 8002578:	296f      	cmp	r1, #111	; 0x6f
 800257a:	bf14      	ite	ne
 800257c:	220a      	movne	r2, #10
 800257e:	2208      	moveq	r2, #8
 8002580:	4852      	ldr	r0, [pc, #328]	; (80026cc <_printf_i+0x21c>)
 8002582:	2100      	movs	r1, #0
 8002584:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002588:	6865      	ldr	r5, [r4, #4]
 800258a:	2d00      	cmp	r5, #0
 800258c:	60a5      	str	r5, [r4, #8]
 800258e:	f2c0 8095 	blt.w	80026bc <_printf_i+0x20c>
 8002592:	6821      	ldr	r1, [r4, #0]
 8002594:	f021 0104 	bic.w	r1, r1, #4
 8002598:	6021      	str	r1, [r4, #0]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d13d      	bne.n	800261a <_printf_i+0x16a>
 800259e:	2d00      	cmp	r5, #0
 80025a0:	f040 808e 	bne.w	80026c0 <_printf_i+0x210>
 80025a4:	4665      	mov	r5, ip
 80025a6:	2a08      	cmp	r2, #8
 80025a8:	d10b      	bne.n	80025c2 <_printf_i+0x112>
 80025aa:	6823      	ldr	r3, [r4, #0]
 80025ac:	07db      	lsls	r3, r3, #31
 80025ae:	d508      	bpl.n	80025c2 <_printf_i+0x112>
 80025b0:	6923      	ldr	r3, [r4, #16]
 80025b2:	6862      	ldr	r2, [r4, #4]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	bfde      	ittt	le
 80025b8:	2330      	movle	r3, #48	; 0x30
 80025ba:	f805 3c01 	strble.w	r3, [r5, #-1]
 80025be:	f105 35ff 	addle.w	r5, r5, #4294967295
 80025c2:	ebac 0305 	sub.w	r3, ip, r5
 80025c6:	6123      	str	r3, [r4, #16]
 80025c8:	f8cd 8000 	str.w	r8, [sp]
 80025cc:	463b      	mov	r3, r7
 80025ce:	aa03      	add	r2, sp, #12
 80025d0:	4621      	mov	r1, r4
 80025d2:	4630      	mov	r0, r6
 80025d4:	f7ff fef6 	bl	80023c4 <_printf_common>
 80025d8:	3001      	adds	r0, #1
 80025da:	d14d      	bne.n	8002678 <_printf_i+0x1c8>
 80025dc:	f04f 30ff 	mov.w	r0, #4294967295
 80025e0:	b005      	add	sp, #20
 80025e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80025e6:	4839      	ldr	r0, [pc, #228]	; (80026cc <_printf_i+0x21c>)
 80025e8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80025ec:	6813      	ldr	r3, [r2, #0]
 80025ee:	6821      	ldr	r1, [r4, #0]
 80025f0:	1d1d      	adds	r5, r3, #4
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6015      	str	r5, [r2, #0]
 80025f6:	060a      	lsls	r2, r1, #24
 80025f8:	d50b      	bpl.n	8002612 <_printf_i+0x162>
 80025fa:	07ca      	lsls	r2, r1, #31
 80025fc:	bf44      	itt	mi
 80025fe:	f041 0120 	orrmi.w	r1, r1, #32
 8002602:	6021      	strmi	r1, [r4, #0]
 8002604:	b91b      	cbnz	r3, 800260e <_printf_i+0x15e>
 8002606:	6822      	ldr	r2, [r4, #0]
 8002608:	f022 0220 	bic.w	r2, r2, #32
 800260c:	6022      	str	r2, [r4, #0]
 800260e:	2210      	movs	r2, #16
 8002610:	e7b7      	b.n	8002582 <_printf_i+0xd2>
 8002612:	064d      	lsls	r5, r1, #25
 8002614:	bf48      	it	mi
 8002616:	b29b      	uxthmi	r3, r3
 8002618:	e7ef      	b.n	80025fa <_printf_i+0x14a>
 800261a:	4665      	mov	r5, ip
 800261c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002620:	fb02 3311 	mls	r3, r2, r1, r3
 8002624:	5cc3      	ldrb	r3, [r0, r3]
 8002626:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800262a:	460b      	mov	r3, r1
 800262c:	2900      	cmp	r1, #0
 800262e:	d1f5      	bne.n	800261c <_printf_i+0x16c>
 8002630:	e7b9      	b.n	80025a6 <_printf_i+0xf6>
 8002632:	6813      	ldr	r3, [r2, #0]
 8002634:	6825      	ldr	r5, [r4, #0]
 8002636:	1d18      	adds	r0, r3, #4
 8002638:	6961      	ldr	r1, [r4, #20]
 800263a:	6010      	str	r0, [r2, #0]
 800263c:	0628      	lsls	r0, r5, #24
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	d501      	bpl.n	8002646 <_printf_i+0x196>
 8002642:	6019      	str	r1, [r3, #0]
 8002644:	e002      	b.n	800264c <_printf_i+0x19c>
 8002646:	066a      	lsls	r2, r5, #25
 8002648:	d5fb      	bpl.n	8002642 <_printf_i+0x192>
 800264a:	8019      	strh	r1, [r3, #0]
 800264c:	2300      	movs	r3, #0
 800264e:	4665      	mov	r5, ip
 8002650:	6123      	str	r3, [r4, #16]
 8002652:	e7b9      	b.n	80025c8 <_printf_i+0x118>
 8002654:	6813      	ldr	r3, [r2, #0]
 8002656:	1d19      	adds	r1, r3, #4
 8002658:	6011      	str	r1, [r2, #0]
 800265a:	681d      	ldr	r5, [r3, #0]
 800265c:	6862      	ldr	r2, [r4, #4]
 800265e:	2100      	movs	r1, #0
 8002660:	4628      	mov	r0, r5
 8002662:	f000 fa93 	bl	8002b8c <memchr>
 8002666:	b108      	cbz	r0, 800266c <_printf_i+0x1bc>
 8002668:	1b40      	subs	r0, r0, r5
 800266a:	6060      	str	r0, [r4, #4]
 800266c:	6863      	ldr	r3, [r4, #4]
 800266e:	6123      	str	r3, [r4, #16]
 8002670:	2300      	movs	r3, #0
 8002672:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002676:	e7a7      	b.n	80025c8 <_printf_i+0x118>
 8002678:	6923      	ldr	r3, [r4, #16]
 800267a:	462a      	mov	r2, r5
 800267c:	4639      	mov	r1, r7
 800267e:	4630      	mov	r0, r6
 8002680:	47c0      	blx	r8
 8002682:	3001      	adds	r0, #1
 8002684:	d0aa      	beq.n	80025dc <_printf_i+0x12c>
 8002686:	6823      	ldr	r3, [r4, #0]
 8002688:	079b      	lsls	r3, r3, #30
 800268a:	d413      	bmi.n	80026b4 <_printf_i+0x204>
 800268c:	68e0      	ldr	r0, [r4, #12]
 800268e:	9b03      	ldr	r3, [sp, #12]
 8002690:	4298      	cmp	r0, r3
 8002692:	bfb8      	it	lt
 8002694:	4618      	movlt	r0, r3
 8002696:	e7a3      	b.n	80025e0 <_printf_i+0x130>
 8002698:	2301      	movs	r3, #1
 800269a:	464a      	mov	r2, r9
 800269c:	4639      	mov	r1, r7
 800269e:	4630      	mov	r0, r6
 80026a0:	47c0      	blx	r8
 80026a2:	3001      	adds	r0, #1
 80026a4:	d09a      	beq.n	80025dc <_printf_i+0x12c>
 80026a6:	3501      	adds	r5, #1
 80026a8:	68e3      	ldr	r3, [r4, #12]
 80026aa:	9a03      	ldr	r2, [sp, #12]
 80026ac:	1a9b      	subs	r3, r3, r2
 80026ae:	42ab      	cmp	r3, r5
 80026b0:	dcf2      	bgt.n	8002698 <_printf_i+0x1e8>
 80026b2:	e7eb      	b.n	800268c <_printf_i+0x1dc>
 80026b4:	2500      	movs	r5, #0
 80026b6:	f104 0919 	add.w	r9, r4, #25
 80026ba:	e7f5      	b.n	80026a8 <_printf_i+0x1f8>
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1ac      	bne.n	800261a <_printf_i+0x16a>
 80026c0:	7803      	ldrb	r3, [r0, #0]
 80026c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80026c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80026ca:	e76c      	b.n	80025a6 <_printf_i+0xf6>
 80026cc:	08002d69 	.word	0x08002d69
 80026d0:	08002d7a 	.word	0x08002d7a

080026d4 <_sbrk_r>:
 80026d4:	b538      	push	{r3, r4, r5, lr}
 80026d6:	2300      	movs	r3, #0
 80026d8:	4c05      	ldr	r4, [pc, #20]	; (80026f0 <_sbrk_r+0x1c>)
 80026da:	4605      	mov	r5, r0
 80026dc:	4608      	mov	r0, r1
 80026de:	6023      	str	r3, [r4, #0]
 80026e0:	f7fd fef4 	bl	80004cc <_sbrk>
 80026e4:	1c43      	adds	r3, r0, #1
 80026e6:	d102      	bne.n	80026ee <_sbrk_r+0x1a>
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	b103      	cbz	r3, 80026ee <_sbrk_r+0x1a>
 80026ec:	602b      	str	r3, [r5, #0]
 80026ee:	bd38      	pop	{r3, r4, r5, pc}
 80026f0:	200000dc 	.word	0x200000dc

080026f4 <__sread>:
 80026f4:	b510      	push	{r4, lr}
 80026f6:	460c      	mov	r4, r1
 80026f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026fc:	f000 faa2 	bl	8002c44 <_read_r>
 8002700:	2800      	cmp	r0, #0
 8002702:	bfab      	itete	ge
 8002704:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002706:	89a3      	ldrhlt	r3, [r4, #12]
 8002708:	181b      	addge	r3, r3, r0
 800270a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800270e:	bfac      	ite	ge
 8002710:	6563      	strge	r3, [r4, #84]	; 0x54
 8002712:	81a3      	strhlt	r3, [r4, #12]
 8002714:	bd10      	pop	{r4, pc}

08002716 <__swrite>:
 8002716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800271a:	461f      	mov	r7, r3
 800271c:	898b      	ldrh	r3, [r1, #12]
 800271e:	4605      	mov	r5, r0
 8002720:	05db      	lsls	r3, r3, #23
 8002722:	460c      	mov	r4, r1
 8002724:	4616      	mov	r6, r2
 8002726:	d505      	bpl.n	8002734 <__swrite+0x1e>
 8002728:	2302      	movs	r3, #2
 800272a:	2200      	movs	r2, #0
 800272c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002730:	f000 f9b6 	bl	8002aa0 <_lseek_r>
 8002734:	89a3      	ldrh	r3, [r4, #12]
 8002736:	4632      	mov	r2, r6
 8002738:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800273c:	81a3      	strh	r3, [r4, #12]
 800273e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002742:	463b      	mov	r3, r7
 8002744:	4628      	mov	r0, r5
 8002746:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800274a:	f000 b869 	b.w	8002820 <_write_r>

0800274e <__sseek>:
 800274e:	b510      	push	{r4, lr}
 8002750:	460c      	mov	r4, r1
 8002752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002756:	f000 f9a3 	bl	8002aa0 <_lseek_r>
 800275a:	1c43      	adds	r3, r0, #1
 800275c:	89a3      	ldrh	r3, [r4, #12]
 800275e:	bf15      	itete	ne
 8002760:	6560      	strne	r0, [r4, #84]	; 0x54
 8002762:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002766:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800276a:	81a3      	strheq	r3, [r4, #12]
 800276c:	bf18      	it	ne
 800276e:	81a3      	strhne	r3, [r4, #12]
 8002770:	bd10      	pop	{r4, pc}

08002772 <__sclose>:
 8002772:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002776:	f000 b8d3 	b.w	8002920 <_close_r>
	...

0800277c <__swbuf_r>:
 800277c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800277e:	460e      	mov	r6, r1
 8002780:	4614      	mov	r4, r2
 8002782:	4605      	mov	r5, r0
 8002784:	b118      	cbz	r0, 800278e <__swbuf_r+0x12>
 8002786:	6983      	ldr	r3, [r0, #24]
 8002788:	b90b      	cbnz	r3, 800278e <__swbuf_r+0x12>
 800278a:	f7ff fbf9 	bl	8001f80 <__sinit>
 800278e:	4b21      	ldr	r3, [pc, #132]	; (8002814 <__swbuf_r+0x98>)
 8002790:	429c      	cmp	r4, r3
 8002792:	d12a      	bne.n	80027ea <__swbuf_r+0x6e>
 8002794:	686c      	ldr	r4, [r5, #4]
 8002796:	69a3      	ldr	r3, [r4, #24]
 8002798:	60a3      	str	r3, [r4, #8]
 800279a:	89a3      	ldrh	r3, [r4, #12]
 800279c:	071a      	lsls	r2, r3, #28
 800279e:	d52e      	bpl.n	80027fe <__swbuf_r+0x82>
 80027a0:	6923      	ldr	r3, [r4, #16]
 80027a2:	b363      	cbz	r3, 80027fe <__swbuf_r+0x82>
 80027a4:	6923      	ldr	r3, [r4, #16]
 80027a6:	6820      	ldr	r0, [r4, #0]
 80027a8:	b2f6      	uxtb	r6, r6
 80027aa:	1ac0      	subs	r0, r0, r3
 80027ac:	6963      	ldr	r3, [r4, #20]
 80027ae:	4637      	mov	r7, r6
 80027b0:	4283      	cmp	r3, r0
 80027b2:	dc04      	bgt.n	80027be <__swbuf_r+0x42>
 80027b4:	4621      	mov	r1, r4
 80027b6:	4628      	mov	r0, r5
 80027b8:	f000 f948 	bl	8002a4c <_fflush_r>
 80027bc:	bb28      	cbnz	r0, 800280a <__swbuf_r+0x8e>
 80027be:	68a3      	ldr	r3, [r4, #8]
 80027c0:	3001      	adds	r0, #1
 80027c2:	3b01      	subs	r3, #1
 80027c4:	60a3      	str	r3, [r4, #8]
 80027c6:	6823      	ldr	r3, [r4, #0]
 80027c8:	1c5a      	adds	r2, r3, #1
 80027ca:	6022      	str	r2, [r4, #0]
 80027cc:	701e      	strb	r6, [r3, #0]
 80027ce:	6963      	ldr	r3, [r4, #20]
 80027d0:	4283      	cmp	r3, r0
 80027d2:	d004      	beq.n	80027de <__swbuf_r+0x62>
 80027d4:	89a3      	ldrh	r3, [r4, #12]
 80027d6:	07db      	lsls	r3, r3, #31
 80027d8:	d519      	bpl.n	800280e <__swbuf_r+0x92>
 80027da:	2e0a      	cmp	r6, #10
 80027dc:	d117      	bne.n	800280e <__swbuf_r+0x92>
 80027de:	4621      	mov	r1, r4
 80027e0:	4628      	mov	r0, r5
 80027e2:	f000 f933 	bl	8002a4c <_fflush_r>
 80027e6:	b190      	cbz	r0, 800280e <__swbuf_r+0x92>
 80027e8:	e00f      	b.n	800280a <__swbuf_r+0x8e>
 80027ea:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <__swbuf_r+0x9c>)
 80027ec:	429c      	cmp	r4, r3
 80027ee:	d101      	bne.n	80027f4 <__swbuf_r+0x78>
 80027f0:	68ac      	ldr	r4, [r5, #8]
 80027f2:	e7d0      	b.n	8002796 <__swbuf_r+0x1a>
 80027f4:	4b09      	ldr	r3, [pc, #36]	; (800281c <__swbuf_r+0xa0>)
 80027f6:	429c      	cmp	r4, r3
 80027f8:	bf08      	it	eq
 80027fa:	68ec      	ldreq	r4, [r5, #12]
 80027fc:	e7cb      	b.n	8002796 <__swbuf_r+0x1a>
 80027fe:	4621      	mov	r1, r4
 8002800:	4628      	mov	r0, r5
 8002802:	f000 f81f 	bl	8002844 <__swsetup_r>
 8002806:	2800      	cmp	r0, #0
 8002808:	d0cc      	beq.n	80027a4 <__swbuf_r+0x28>
 800280a:	f04f 37ff 	mov.w	r7, #4294967295
 800280e:	4638      	mov	r0, r7
 8002810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002812:	bf00      	nop
 8002814:	08002d18 	.word	0x08002d18
 8002818:	08002d38 	.word	0x08002d38
 800281c:	08002cf8 	.word	0x08002cf8

08002820 <_write_r>:
 8002820:	b538      	push	{r3, r4, r5, lr}
 8002822:	4605      	mov	r5, r0
 8002824:	4608      	mov	r0, r1
 8002826:	4611      	mov	r1, r2
 8002828:	2200      	movs	r2, #0
 800282a:	4c05      	ldr	r4, [pc, #20]	; (8002840 <_write_r+0x20>)
 800282c:	6022      	str	r2, [r4, #0]
 800282e:	461a      	mov	r2, r3
 8002830:	f7fd fe06 	bl	8000440 <_write>
 8002834:	1c43      	adds	r3, r0, #1
 8002836:	d102      	bne.n	800283e <_write_r+0x1e>
 8002838:	6823      	ldr	r3, [r4, #0]
 800283a:	b103      	cbz	r3, 800283e <_write_r+0x1e>
 800283c:	602b      	str	r3, [r5, #0]
 800283e:	bd38      	pop	{r3, r4, r5, pc}
 8002840:	200000dc 	.word	0x200000dc

08002844 <__swsetup_r>:
 8002844:	4b32      	ldr	r3, [pc, #200]	; (8002910 <__swsetup_r+0xcc>)
 8002846:	b570      	push	{r4, r5, r6, lr}
 8002848:	681d      	ldr	r5, [r3, #0]
 800284a:	4606      	mov	r6, r0
 800284c:	460c      	mov	r4, r1
 800284e:	b125      	cbz	r5, 800285a <__swsetup_r+0x16>
 8002850:	69ab      	ldr	r3, [r5, #24]
 8002852:	b913      	cbnz	r3, 800285a <__swsetup_r+0x16>
 8002854:	4628      	mov	r0, r5
 8002856:	f7ff fb93 	bl	8001f80 <__sinit>
 800285a:	4b2e      	ldr	r3, [pc, #184]	; (8002914 <__swsetup_r+0xd0>)
 800285c:	429c      	cmp	r4, r3
 800285e:	d10f      	bne.n	8002880 <__swsetup_r+0x3c>
 8002860:	686c      	ldr	r4, [r5, #4]
 8002862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002866:	b29a      	uxth	r2, r3
 8002868:	0715      	lsls	r5, r2, #28
 800286a:	d42c      	bmi.n	80028c6 <__swsetup_r+0x82>
 800286c:	06d0      	lsls	r0, r2, #27
 800286e:	d411      	bmi.n	8002894 <__swsetup_r+0x50>
 8002870:	2209      	movs	r2, #9
 8002872:	6032      	str	r2, [r6, #0]
 8002874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002878:	81a3      	strh	r3, [r4, #12]
 800287a:	f04f 30ff 	mov.w	r0, #4294967295
 800287e:	e03e      	b.n	80028fe <__swsetup_r+0xba>
 8002880:	4b25      	ldr	r3, [pc, #148]	; (8002918 <__swsetup_r+0xd4>)
 8002882:	429c      	cmp	r4, r3
 8002884:	d101      	bne.n	800288a <__swsetup_r+0x46>
 8002886:	68ac      	ldr	r4, [r5, #8]
 8002888:	e7eb      	b.n	8002862 <__swsetup_r+0x1e>
 800288a:	4b24      	ldr	r3, [pc, #144]	; (800291c <__swsetup_r+0xd8>)
 800288c:	429c      	cmp	r4, r3
 800288e:	bf08      	it	eq
 8002890:	68ec      	ldreq	r4, [r5, #12]
 8002892:	e7e6      	b.n	8002862 <__swsetup_r+0x1e>
 8002894:	0751      	lsls	r1, r2, #29
 8002896:	d512      	bpl.n	80028be <__swsetup_r+0x7a>
 8002898:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800289a:	b141      	cbz	r1, 80028ae <__swsetup_r+0x6a>
 800289c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80028a0:	4299      	cmp	r1, r3
 80028a2:	d002      	beq.n	80028aa <__swsetup_r+0x66>
 80028a4:	4630      	mov	r0, r6
 80028a6:	f000 f981 	bl	8002bac <_free_r>
 80028aa:	2300      	movs	r3, #0
 80028ac:	6363      	str	r3, [r4, #52]	; 0x34
 80028ae:	89a3      	ldrh	r3, [r4, #12]
 80028b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80028b4:	81a3      	strh	r3, [r4, #12]
 80028b6:	2300      	movs	r3, #0
 80028b8:	6063      	str	r3, [r4, #4]
 80028ba:	6923      	ldr	r3, [r4, #16]
 80028bc:	6023      	str	r3, [r4, #0]
 80028be:	89a3      	ldrh	r3, [r4, #12]
 80028c0:	f043 0308 	orr.w	r3, r3, #8
 80028c4:	81a3      	strh	r3, [r4, #12]
 80028c6:	6923      	ldr	r3, [r4, #16]
 80028c8:	b94b      	cbnz	r3, 80028de <__swsetup_r+0x9a>
 80028ca:	89a3      	ldrh	r3, [r4, #12]
 80028cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80028d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028d4:	d003      	beq.n	80028de <__swsetup_r+0x9a>
 80028d6:	4621      	mov	r1, r4
 80028d8:	4630      	mov	r0, r6
 80028da:	f000 f917 	bl	8002b0c <__smakebuf_r>
 80028de:	89a2      	ldrh	r2, [r4, #12]
 80028e0:	f012 0301 	ands.w	r3, r2, #1
 80028e4:	d00c      	beq.n	8002900 <__swsetup_r+0xbc>
 80028e6:	2300      	movs	r3, #0
 80028e8:	60a3      	str	r3, [r4, #8]
 80028ea:	6963      	ldr	r3, [r4, #20]
 80028ec:	425b      	negs	r3, r3
 80028ee:	61a3      	str	r3, [r4, #24]
 80028f0:	6923      	ldr	r3, [r4, #16]
 80028f2:	b953      	cbnz	r3, 800290a <__swsetup_r+0xc6>
 80028f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80028f8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80028fc:	d1ba      	bne.n	8002874 <__swsetup_r+0x30>
 80028fe:	bd70      	pop	{r4, r5, r6, pc}
 8002900:	0792      	lsls	r2, r2, #30
 8002902:	bf58      	it	pl
 8002904:	6963      	ldrpl	r3, [r4, #20]
 8002906:	60a3      	str	r3, [r4, #8]
 8002908:	e7f2      	b.n	80028f0 <__swsetup_r+0xac>
 800290a:	2000      	movs	r0, #0
 800290c:	e7f7      	b.n	80028fe <__swsetup_r+0xba>
 800290e:	bf00      	nop
 8002910:	2000000c 	.word	0x2000000c
 8002914:	08002d18 	.word	0x08002d18
 8002918:	08002d38 	.word	0x08002d38
 800291c:	08002cf8 	.word	0x08002cf8

08002920 <_close_r>:
 8002920:	b538      	push	{r3, r4, r5, lr}
 8002922:	2300      	movs	r3, #0
 8002924:	4c05      	ldr	r4, [pc, #20]	; (800293c <_close_r+0x1c>)
 8002926:	4605      	mov	r5, r0
 8002928:	4608      	mov	r0, r1
 800292a:	6023      	str	r3, [r4, #0]
 800292c:	f7fd fd9e 	bl	800046c <_close>
 8002930:	1c43      	adds	r3, r0, #1
 8002932:	d102      	bne.n	800293a <_close_r+0x1a>
 8002934:	6823      	ldr	r3, [r4, #0]
 8002936:	b103      	cbz	r3, 800293a <_close_r+0x1a>
 8002938:	602b      	str	r3, [r5, #0]
 800293a:	bd38      	pop	{r3, r4, r5, pc}
 800293c:	200000dc 	.word	0x200000dc

08002940 <__sflush_r>:
 8002940:	898a      	ldrh	r2, [r1, #12]
 8002942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002946:	4605      	mov	r5, r0
 8002948:	0710      	lsls	r0, r2, #28
 800294a:	460c      	mov	r4, r1
 800294c:	d458      	bmi.n	8002a00 <__sflush_r+0xc0>
 800294e:	684b      	ldr	r3, [r1, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	dc05      	bgt.n	8002960 <__sflush_r+0x20>
 8002954:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002956:	2b00      	cmp	r3, #0
 8002958:	dc02      	bgt.n	8002960 <__sflush_r+0x20>
 800295a:	2000      	movs	r0, #0
 800295c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002960:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002962:	2e00      	cmp	r6, #0
 8002964:	d0f9      	beq.n	800295a <__sflush_r+0x1a>
 8002966:	2300      	movs	r3, #0
 8002968:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800296c:	682f      	ldr	r7, [r5, #0]
 800296e:	6a21      	ldr	r1, [r4, #32]
 8002970:	602b      	str	r3, [r5, #0]
 8002972:	d032      	beq.n	80029da <__sflush_r+0x9a>
 8002974:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002976:	89a3      	ldrh	r3, [r4, #12]
 8002978:	075a      	lsls	r2, r3, #29
 800297a:	d505      	bpl.n	8002988 <__sflush_r+0x48>
 800297c:	6863      	ldr	r3, [r4, #4]
 800297e:	1ac0      	subs	r0, r0, r3
 8002980:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002982:	b10b      	cbz	r3, 8002988 <__sflush_r+0x48>
 8002984:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002986:	1ac0      	subs	r0, r0, r3
 8002988:	2300      	movs	r3, #0
 800298a:	4602      	mov	r2, r0
 800298c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800298e:	6a21      	ldr	r1, [r4, #32]
 8002990:	4628      	mov	r0, r5
 8002992:	47b0      	blx	r6
 8002994:	1c43      	adds	r3, r0, #1
 8002996:	89a3      	ldrh	r3, [r4, #12]
 8002998:	d106      	bne.n	80029a8 <__sflush_r+0x68>
 800299a:	6829      	ldr	r1, [r5, #0]
 800299c:	291d      	cmp	r1, #29
 800299e:	d848      	bhi.n	8002a32 <__sflush_r+0xf2>
 80029a0:	4a29      	ldr	r2, [pc, #164]	; (8002a48 <__sflush_r+0x108>)
 80029a2:	40ca      	lsrs	r2, r1
 80029a4:	07d6      	lsls	r6, r2, #31
 80029a6:	d544      	bpl.n	8002a32 <__sflush_r+0xf2>
 80029a8:	2200      	movs	r2, #0
 80029aa:	6062      	str	r2, [r4, #4]
 80029ac:	6922      	ldr	r2, [r4, #16]
 80029ae:	04d9      	lsls	r1, r3, #19
 80029b0:	6022      	str	r2, [r4, #0]
 80029b2:	d504      	bpl.n	80029be <__sflush_r+0x7e>
 80029b4:	1c42      	adds	r2, r0, #1
 80029b6:	d101      	bne.n	80029bc <__sflush_r+0x7c>
 80029b8:	682b      	ldr	r3, [r5, #0]
 80029ba:	b903      	cbnz	r3, 80029be <__sflush_r+0x7e>
 80029bc:	6560      	str	r0, [r4, #84]	; 0x54
 80029be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80029c0:	602f      	str	r7, [r5, #0]
 80029c2:	2900      	cmp	r1, #0
 80029c4:	d0c9      	beq.n	800295a <__sflush_r+0x1a>
 80029c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80029ca:	4299      	cmp	r1, r3
 80029cc:	d002      	beq.n	80029d4 <__sflush_r+0x94>
 80029ce:	4628      	mov	r0, r5
 80029d0:	f000 f8ec 	bl	8002bac <_free_r>
 80029d4:	2000      	movs	r0, #0
 80029d6:	6360      	str	r0, [r4, #52]	; 0x34
 80029d8:	e7c0      	b.n	800295c <__sflush_r+0x1c>
 80029da:	2301      	movs	r3, #1
 80029dc:	4628      	mov	r0, r5
 80029de:	47b0      	blx	r6
 80029e0:	1c41      	adds	r1, r0, #1
 80029e2:	d1c8      	bne.n	8002976 <__sflush_r+0x36>
 80029e4:	682b      	ldr	r3, [r5, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d0c5      	beq.n	8002976 <__sflush_r+0x36>
 80029ea:	2b1d      	cmp	r3, #29
 80029ec:	d001      	beq.n	80029f2 <__sflush_r+0xb2>
 80029ee:	2b16      	cmp	r3, #22
 80029f0:	d101      	bne.n	80029f6 <__sflush_r+0xb6>
 80029f2:	602f      	str	r7, [r5, #0]
 80029f4:	e7b1      	b.n	800295a <__sflush_r+0x1a>
 80029f6:	89a3      	ldrh	r3, [r4, #12]
 80029f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029fc:	81a3      	strh	r3, [r4, #12]
 80029fe:	e7ad      	b.n	800295c <__sflush_r+0x1c>
 8002a00:	690f      	ldr	r7, [r1, #16]
 8002a02:	2f00      	cmp	r7, #0
 8002a04:	d0a9      	beq.n	800295a <__sflush_r+0x1a>
 8002a06:	0793      	lsls	r3, r2, #30
 8002a08:	bf18      	it	ne
 8002a0a:	2300      	movne	r3, #0
 8002a0c:	680e      	ldr	r6, [r1, #0]
 8002a0e:	bf08      	it	eq
 8002a10:	694b      	ldreq	r3, [r1, #20]
 8002a12:	eba6 0807 	sub.w	r8, r6, r7
 8002a16:	600f      	str	r7, [r1, #0]
 8002a18:	608b      	str	r3, [r1, #8]
 8002a1a:	f1b8 0f00 	cmp.w	r8, #0
 8002a1e:	dd9c      	ble.n	800295a <__sflush_r+0x1a>
 8002a20:	4643      	mov	r3, r8
 8002a22:	463a      	mov	r2, r7
 8002a24:	6a21      	ldr	r1, [r4, #32]
 8002a26:	4628      	mov	r0, r5
 8002a28:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002a2a:	47b0      	blx	r6
 8002a2c:	2800      	cmp	r0, #0
 8002a2e:	dc06      	bgt.n	8002a3e <__sflush_r+0xfe>
 8002a30:	89a3      	ldrh	r3, [r4, #12]
 8002a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a36:	81a3      	strh	r3, [r4, #12]
 8002a38:	f04f 30ff 	mov.w	r0, #4294967295
 8002a3c:	e78e      	b.n	800295c <__sflush_r+0x1c>
 8002a3e:	4407      	add	r7, r0
 8002a40:	eba8 0800 	sub.w	r8, r8, r0
 8002a44:	e7e9      	b.n	8002a1a <__sflush_r+0xda>
 8002a46:	bf00      	nop
 8002a48:	20400001 	.word	0x20400001

08002a4c <_fflush_r>:
 8002a4c:	b538      	push	{r3, r4, r5, lr}
 8002a4e:	690b      	ldr	r3, [r1, #16]
 8002a50:	4605      	mov	r5, r0
 8002a52:	460c      	mov	r4, r1
 8002a54:	b1db      	cbz	r3, 8002a8e <_fflush_r+0x42>
 8002a56:	b118      	cbz	r0, 8002a60 <_fflush_r+0x14>
 8002a58:	6983      	ldr	r3, [r0, #24]
 8002a5a:	b90b      	cbnz	r3, 8002a60 <_fflush_r+0x14>
 8002a5c:	f7ff fa90 	bl	8001f80 <__sinit>
 8002a60:	4b0c      	ldr	r3, [pc, #48]	; (8002a94 <_fflush_r+0x48>)
 8002a62:	429c      	cmp	r4, r3
 8002a64:	d109      	bne.n	8002a7a <_fflush_r+0x2e>
 8002a66:	686c      	ldr	r4, [r5, #4]
 8002a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a6c:	b17b      	cbz	r3, 8002a8e <_fflush_r+0x42>
 8002a6e:	4621      	mov	r1, r4
 8002a70:	4628      	mov	r0, r5
 8002a72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a76:	f7ff bf63 	b.w	8002940 <__sflush_r>
 8002a7a:	4b07      	ldr	r3, [pc, #28]	; (8002a98 <_fflush_r+0x4c>)
 8002a7c:	429c      	cmp	r4, r3
 8002a7e:	d101      	bne.n	8002a84 <_fflush_r+0x38>
 8002a80:	68ac      	ldr	r4, [r5, #8]
 8002a82:	e7f1      	b.n	8002a68 <_fflush_r+0x1c>
 8002a84:	4b05      	ldr	r3, [pc, #20]	; (8002a9c <_fflush_r+0x50>)
 8002a86:	429c      	cmp	r4, r3
 8002a88:	bf08      	it	eq
 8002a8a:	68ec      	ldreq	r4, [r5, #12]
 8002a8c:	e7ec      	b.n	8002a68 <_fflush_r+0x1c>
 8002a8e:	2000      	movs	r0, #0
 8002a90:	bd38      	pop	{r3, r4, r5, pc}
 8002a92:	bf00      	nop
 8002a94:	08002d18 	.word	0x08002d18
 8002a98:	08002d38 	.word	0x08002d38
 8002a9c:	08002cf8 	.word	0x08002cf8

08002aa0 <_lseek_r>:
 8002aa0:	b538      	push	{r3, r4, r5, lr}
 8002aa2:	4605      	mov	r5, r0
 8002aa4:	4608      	mov	r0, r1
 8002aa6:	4611      	mov	r1, r2
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	4c05      	ldr	r4, [pc, #20]	; (8002ac0 <_lseek_r+0x20>)
 8002aac:	6022      	str	r2, [r4, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	f7fd fd00 	bl	80004b4 <_lseek>
 8002ab4:	1c43      	adds	r3, r0, #1
 8002ab6:	d102      	bne.n	8002abe <_lseek_r+0x1e>
 8002ab8:	6823      	ldr	r3, [r4, #0]
 8002aba:	b103      	cbz	r3, 8002abe <_lseek_r+0x1e>
 8002abc:	602b      	str	r3, [r5, #0]
 8002abe:	bd38      	pop	{r3, r4, r5, pc}
 8002ac0:	200000dc 	.word	0x200000dc

08002ac4 <__swhatbuf_r>:
 8002ac4:	b570      	push	{r4, r5, r6, lr}
 8002ac6:	460e      	mov	r6, r1
 8002ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002acc:	b096      	sub	sp, #88	; 0x58
 8002ace:	2900      	cmp	r1, #0
 8002ad0:	4614      	mov	r4, r2
 8002ad2:	461d      	mov	r5, r3
 8002ad4:	da07      	bge.n	8002ae6 <__swhatbuf_r+0x22>
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	602b      	str	r3, [r5, #0]
 8002ada:	89b3      	ldrh	r3, [r6, #12]
 8002adc:	061a      	lsls	r2, r3, #24
 8002ade:	d410      	bmi.n	8002b02 <__swhatbuf_r+0x3e>
 8002ae0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ae4:	e00e      	b.n	8002b04 <__swhatbuf_r+0x40>
 8002ae6:	466a      	mov	r2, sp
 8002ae8:	f000 f8be 	bl	8002c68 <_fstat_r>
 8002aec:	2800      	cmp	r0, #0
 8002aee:	dbf2      	blt.n	8002ad6 <__swhatbuf_r+0x12>
 8002af0:	9a01      	ldr	r2, [sp, #4]
 8002af2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002af6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002afa:	425a      	negs	r2, r3
 8002afc:	415a      	adcs	r2, r3
 8002afe:	602a      	str	r2, [r5, #0]
 8002b00:	e7ee      	b.n	8002ae0 <__swhatbuf_r+0x1c>
 8002b02:	2340      	movs	r3, #64	; 0x40
 8002b04:	2000      	movs	r0, #0
 8002b06:	6023      	str	r3, [r4, #0]
 8002b08:	b016      	add	sp, #88	; 0x58
 8002b0a:	bd70      	pop	{r4, r5, r6, pc}

08002b0c <__smakebuf_r>:
 8002b0c:	898b      	ldrh	r3, [r1, #12]
 8002b0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002b10:	079d      	lsls	r5, r3, #30
 8002b12:	4606      	mov	r6, r0
 8002b14:	460c      	mov	r4, r1
 8002b16:	d507      	bpl.n	8002b28 <__smakebuf_r+0x1c>
 8002b18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002b1c:	6023      	str	r3, [r4, #0]
 8002b1e:	6123      	str	r3, [r4, #16]
 8002b20:	2301      	movs	r3, #1
 8002b22:	6163      	str	r3, [r4, #20]
 8002b24:	b002      	add	sp, #8
 8002b26:	bd70      	pop	{r4, r5, r6, pc}
 8002b28:	ab01      	add	r3, sp, #4
 8002b2a:	466a      	mov	r2, sp
 8002b2c:	f7ff ffca 	bl	8002ac4 <__swhatbuf_r>
 8002b30:	9900      	ldr	r1, [sp, #0]
 8002b32:	4605      	mov	r5, r0
 8002b34:	4630      	mov	r0, r6
 8002b36:	f7ff faad 	bl	8002094 <_malloc_r>
 8002b3a:	b948      	cbnz	r0, 8002b50 <__smakebuf_r+0x44>
 8002b3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b40:	059a      	lsls	r2, r3, #22
 8002b42:	d4ef      	bmi.n	8002b24 <__smakebuf_r+0x18>
 8002b44:	f023 0303 	bic.w	r3, r3, #3
 8002b48:	f043 0302 	orr.w	r3, r3, #2
 8002b4c:	81a3      	strh	r3, [r4, #12]
 8002b4e:	e7e3      	b.n	8002b18 <__smakebuf_r+0xc>
 8002b50:	4b0d      	ldr	r3, [pc, #52]	; (8002b88 <__smakebuf_r+0x7c>)
 8002b52:	62b3      	str	r3, [r6, #40]	; 0x28
 8002b54:	89a3      	ldrh	r3, [r4, #12]
 8002b56:	6020      	str	r0, [r4, #0]
 8002b58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b5c:	81a3      	strh	r3, [r4, #12]
 8002b5e:	9b00      	ldr	r3, [sp, #0]
 8002b60:	6120      	str	r0, [r4, #16]
 8002b62:	6163      	str	r3, [r4, #20]
 8002b64:	9b01      	ldr	r3, [sp, #4]
 8002b66:	b15b      	cbz	r3, 8002b80 <__smakebuf_r+0x74>
 8002b68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b6c:	4630      	mov	r0, r6
 8002b6e:	f000 f88d 	bl	8002c8c <_isatty_r>
 8002b72:	b128      	cbz	r0, 8002b80 <__smakebuf_r+0x74>
 8002b74:	89a3      	ldrh	r3, [r4, #12]
 8002b76:	f023 0303 	bic.w	r3, r3, #3
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	81a3      	strh	r3, [r4, #12]
 8002b80:	89a3      	ldrh	r3, [r4, #12]
 8002b82:	431d      	orrs	r5, r3
 8002b84:	81a5      	strh	r5, [r4, #12]
 8002b86:	e7cd      	b.n	8002b24 <__smakebuf_r+0x18>
 8002b88:	08001f49 	.word	0x08001f49

08002b8c <memchr>:
 8002b8c:	b510      	push	{r4, lr}
 8002b8e:	b2c9      	uxtb	r1, r1
 8002b90:	4402      	add	r2, r0
 8002b92:	4290      	cmp	r0, r2
 8002b94:	4603      	mov	r3, r0
 8002b96:	d101      	bne.n	8002b9c <memchr+0x10>
 8002b98:	2300      	movs	r3, #0
 8002b9a:	e003      	b.n	8002ba4 <memchr+0x18>
 8002b9c:	781c      	ldrb	r4, [r3, #0]
 8002b9e:	3001      	adds	r0, #1
 8002ba0:	428c      	cmp	r4, r1
 8002ba2:	d1f6      	bne.n	8002b92 <memchr+0x6>
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	bd10      	pop	{r4, pc}

08002ba8 <__malloc_lock>:
 8002ba8:	4770      	bx	lr

08002baa <__malloc_unlock>:
 8002baa:	4770      	bx	lr

08002bac <_free_r>:
 8002bac:	b538      	push	{r3, r4, r5, lr}
 8002bae:	4605      	mov	r5, r0
 8002bb0:	2900      	cmp	r1, #0
 8002bb2:	d043      	beq.n	8002c3c <_free_r+0x90>
 8002bb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bb8:	1f0c      	subs	r4, r1, #4
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	bfb8      	it	lt
 8002bbe:	18e4      	addlt	r4, r4, r3
 8002bc0:	f7ff fff2 	bl	8002ba8 <__malloc_lock>
 8002bc4:	4a1e      	ldr	r2, [pc, #120]	; (8002c40 <_free_r+0x94>)
 8002bc6:	6813      	ldr	r3, [r2, #0]
 8002bc8:	4610      	mov	r0, r2
 8002bca:	b933      	cbnz	r3, 8002bda <_free_r+0x2e>
 8002bcc:	6063      	str	r3, [r4, #4]
 8002bce:	6014      	str	r4, [r2, #0]
 8002bd0:	4628      	mov	r0, r5
 8002bd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bd6:	f7ff bfe8 	b.w	8002baa <__malloc_unlock>
 8002bda:	42a3      	cmp	r3, r4
 8002bdc:	d90b      	bls.n	8002bf6 <_free_r+0x4a>
 8002bde:	6821      	ldr	r1, [r4, #0]
 8002be0:	1862      	adds	r2, r4, r1
 8002be2:	4293      	cmp	r3, r2
 8002be4:	bf01      	itttt	eq
 8002be6:	681a      	ldreq	r2, [r3, #0]
 8002be8:	685b      	ldreq	r3, [r3, #4]
 8002bea:	1852      	addeq	r2, r2, r1
 8002bec:	6022      	streq	r2, [r4, #0]
 8002bee:	6063      	str	r3, [r4, #4]
 8002bf0:	6004      	str	r4, [r0, #0]
 8002bf2:	e7ed      	b.n	8002bd0 <_free_r+0x24>
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	685a      	ldr	r2, [r3, #4]
 8002bf8:	b10a      	cbz	r2, 8002bfe <_free_r+0x52>
 8002bfa:	42a2      	cmp	r2, r4
 8002bfc:	d9fa      	bls.n	8002bf4 <_free_r+0x48>
 8002bfe:	6819      	ldr	r1, [r3, #0]
 8002c00:	1858      	adds	r0, r3, r1
 8002c02:	42a0      	cmp	r0, r4
 8002c04:	d10b      	bne.n	8002c1e <_free_r+0x72>
 8002c06:	6820      	ldr	r0, [r4, #0]
 8002c08:	4401      	add	r1, r0
 8002c0a:	1858      	adds	r0, r3, r1
 8002c0c:	4282      	cmp	r2, r0
 8002c0e:	6019      	str	r1, [r3, #0]
 8002c10:	d1de      	bne.n	8002bd0 <_free_r+0x24>
 8002c12:	6810      	ldr	r0, [r2, #0]
 8002c14:	6852      	ldr	r2, [r2, #4]
 8002c16:	4401      	add	r1, r0
 8002c18:	6019      	str	r1, [r3, #0]
 8002c1a:	605a      	str	r2, [r3, #4]
 8002c1c:	e7d8      	b.n	8002bd0 <_free_r+0x24>
 8002c1e:	d902      	bls.n	8002c26 <_free_r+0x7a>
 8002c20:	230c      	movs	r3, #12
 8002c22:	602b      	str	r3, [r5, #0]
 8002c24:	e7d4      	b.n	8002bd0 <_free_r+0x24>
 8002c26:	6820      	ldr	r0, [r4, #0]
 8002c28:	1821      	adds	r1, r4, r0
 8002c2a:	428a      	cmp	r2, r1
 8002c2c:	bf01      	itttt	eq
 8002c2e:	6811      	ldreq	r1, [r2, #0]
 8002c30:	6852      	ldreq	r2, [r2, #4]
 8002c32:	1809      	addeq	r1, r1, r0
 8002c34:	6021      	streq	r1, [r4, #0]
 8002c36:	6062      	str	r2, [r4, #4]
 8002c38:	605c      	str	r4, [r3, #4]
 8002c3a:	e7c9      	b.n	8002bd0 <_free_r+0x24>
 8002c3c:	bd38      	pop	{r3, r4, r5, pc}
 8002c3e:	bf00      	nop
 8002c40:	20000090 	.word	0x20000090

08002c44 <_read_r>:
 8002c44:	b538      	push	{r3, r4, r5, lr}
 8002c46:	4605      	mov	r5, r0
 8002c48:	4608      	mov	r0, r1
 8002c4a:	4611      	mov	r1, r2
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	4c05      	ldr	r4, [pc, #20]	; (8002c64 <_read_r+0x20>)
 8002c50:	6022      	str	r2, [r4, #0]
 8002c52:	461a      	mov	r2, r3
 8002c54:	f7fd fbd6 	bl	8000404 <_read>
 8002c58:	1c43      	adds	r3, r0, #1
 8002c5a:	d102      	bne.n	8002c62 <_read_r+0x1e>
 8002c5c:	6823      	ldr	r3, [r4, #0]
 8002c5e:	b103      	cbz	r3, 8002c62 <_read_r+0x1e>
 8002c60:	602b      	str	r3, [r5, #0]
 8002c62:	bd38      	pop	{r3, r4, r5, pc}
 8002c64:	200000dc 	.word	0x200000dc

08002c68 <_fstat_r>:
 8002c68:	b538      	push	{r3, r4, r5, lr}
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	4c06      	ldr	r4, [pc, #24]	; (8002c88 <_fstat_r+0x20>)
 8002c6e:	4605      	mov	r5, r0
 8002c70:	4608      	mov	r0, r1
 8002c72:	4611      	mov	r1, r2
 8002c74:	6023      	str	r3, [r4, #0]
 8002c76:	f7fd fc04 	bl	8000482 <_fstat>
 8002c7a:	1c43      	adds	r3, r0, #1
 8002c7c:	d102      	bne.n	8002c84 <_fstat_r+0x1c>
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	b103      	cbz	r3, 8002c84 <_fstat_r+0x1c>
 8002c82:	602b      	str	r3, [r5, #0]
 8002c84:	bd38      	pop	{r3, r4, r5, pc}
 8002c86:	bf00      	nop
 8002c88:	200000dc 	.word	0x200000dc

08002c8c <_isatty_r>:
 8002c8c:	b538      	push	{r3, r4, r5, lr}
 8002c8e:	2300      	movs	r3, #0
 8002c90:	4c05      	ldr	r4, [pc, #20]	; (8002ca8 <_isatty_r+0x1c>)
 8002c92:	4605      	mov	r5, r0
 8002c94:	4608      	mov	r0, r1
 8002c96:	6023      	str	r3, [r4, #0]
 8002c98:	f7fd fc02 	bl	80004a0 <_isatty>
 8002c9c:	1c43      	adds	r3, r0, #1
 8002c9e:	d102      	bne.n	8002ca6 <_isatty_r+0x1a>
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	b103      	cbz	r3, 8002ca6 <_isatty_r+0x1a>
 8002ca4:	602b      	str	r3, [r5, #0]
 8002ca6:	bd38      	pop	{r3, r4, r5, pc}
 8002ca8:	200000dc 	.word	0x200000dc

08002cac <_init>:
 8002cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cae:	bf00      	nop
 8002cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cb2:	bc08      	pop	{r3}
 8002cb4:	469e      	mov	lr, r3
 8002cb6:	4770      	bx	lr

08002cb8 <_fini>:
 8002cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cba:	bf00      	nop
 8002cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cbe:	bc08      	pop	{r3}
 8002cc0:	469e      	mov	lr, r3
 8002cc2:	4770      	bx	lr
