;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, -108
	SUB @121, 103
	ADD 230, 41
	SPL 1, <0
	SLT 270, 60
	ADD 3, @20
	SUB @13, 0
	SUB 3, @20
	SUB @121, 103
	ADD 3, @20
	ADD 130, 9
	SUB 321, 90
	SUB @13, 0
	SUB @13, 0
	SLT 6, 2
	SUB @627, 103
	SUB @27, 0
	SUB -0, @0
	DJN -1, @-20
	SUB <400, @2
	SPL 321, 90
	SUB @13, 0
	SUB 321, 90
	SUB 3, @20
	ADD 270, 1
	MOV -1, <-20
	ADD 130, 9
	SUB @0, @2
	SUB 321, 90
	DJN -1, @-20
	CMP @121, 106
	DJN 325, 70
	DJN 325, 70
	CMP @127, 100
	CMP <5, <-3
	SUB <5, <-3
	MOV -1, <-20
	SPL 0, -202
	MOV -7, <-20
	CMP <5, <-3
	SUB 0, @42
	SPL 300
	MOV @27, 0
	SPL 300
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, -108
	JMP -7, @20
	SUB @127, 106
	SPL 1, <0
	SUB 3, @20
	SUB #1, <-0
	SUB @0, @2
	SUB @13, 0
	ADD @13, 0
