$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-3.msim.vcd -direction
$end
$date
	Wed Jan 24 15:57:20 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 1 ! ch $end
$var reg 1 " clock_50mhz $end
$var reg 1 # cq $end
$var reg 1 $ op_c_deboucing $end
$var reg 1 % op_deboucing $end
$var reg 1 & pg $end
$var reg 1 ' start_stop $end
$var wire 1 ( Nac_7segmentos [3] $end
$var wire 1 ) Nac_7segmentos [2] $end
$var wire 1 * Nac_7segmentos [1] $end
$var wire 1 + Nac_7segmentos [0] $end
$var wire 1 , Nal $end
$var wire 1 - Nout_7seg [7] $end
$var wire 1 . Nout_7seg [6] $end
$var wire 1 / Nout_7seg [5] $end
$var wire 1 0 Nout_7seg [4] $end
$var wire 1 1 Nout_7seg [3] $end
$var wire 1 2 Nout_7seg [2] $end
$var wire 1 3 Nout_7seg [1] $end
$var wire 1 4 Nout_7seg [0] $end
$var wire 1 5 al $end
$var wire 1 6 ev $end
$var wire 1 7 m $end
$var wire 1 8 mef_estado [1] $end
$var wire 1 9 mef_estado [0] $end
$var wire 1 : test_buffer_entrada [6] $end
$var wire 1 ; test_buffer_entrada [5] $end
$var wire 1 < test_buffer_entrada [4] $end
$var wire 1 = test_buffer_entrada [3] $end
$var wire 1 > test_buffer_entrada [2] $end
$var wire 1 ? test_buffer_entrada [1] $end
$var wire 1 @ test_buffer_entrada [0] $end
$var wire 1 A test_buffer_saida [6] $end
$var wire 1 B test_buffer_saida [5] $end
$var wire 1 C test_buffer_saida [4] $end
$var wire 1 D test_buffer_saida [3] $end
$var wire 1 E test_buffer_saida [2] $end
$var wire 1 F test_buffer_saida [1] $end
$var wire 1 G test_buffer_saida [0] $end
$var wire 1 H test_load_input $end
$var wire 1 I test_signal_min_rolhas $end
$var wire 1 J ve $end

$scope module i1 $end
$var wire 1 K gnd $end
$var wire 1 L vcc $end
$var wire 1 M unknown $end
$var tri1 1 N devclrn $end
$var tri1 1 O devpor $end
$var tri1 1 P devoe $end
$var wire 1 Q somador_subtrator_2|gate_5|WideOr0~30 $end
$var wire 1 R pg~combout $end
$var wire 1 S clock_50mhz~combout $end
$var wire 1 T divisor_f|ff_1|q~regout $end
$var wire 1 U start_stop~combout $end
$var wire 1 V ch~combout $end
$var wire 1 W mef_1|jk_1|q~regout $end
$var wire 1 X mef_1|jk_2|q~0_combout $end
$var wire 1 Y cq~combout $end
$var wire 1 Z op_deboucing~combout $end
$var wire 1 [ op_c_deboucing~combout $end
$var wire 1 \ contador_entrada_rolhas|ff_1|q~regout $end
$var wire 1 ] contador_entrada_rolhas|ff_2|q~regout $end
$var wire 1 ^ contador_entrada_rolhas|ff_3|q~regout $end
$var wire 1 _ contador_entrada_rolhas|ff_4|q~regout $end
$var wire 1 ` contador_entrada_rolhas|gate_3|S~combout $end
$var wire 1 a contador_entrada_rolhas|ff_5|q~regout $end
$var wire 1 b contador_entrada_rolhas|ff_6|q~regout $end
$var wire 1 c contador_entrada_rolhas|ff_7|q~regout $end
$var wire 1 d buffer_bandeja|gate_6|S~combout $end
$var wire 1 e somador_subtrator_1|gate_8|WideAnd0~0_combout $end
$var wire 1 f mux_2|NSEL_and_A~combout $end
$var wire 1 g buffer_bandeja|ff_1|q_bar~regout $end
$var wire 1 h mux_7|NSEL_and_A~combout $end
$var wire 1 i mux_4|NSEL_and_A~combout $end
$var wire 1 j mux_3|OUT~combout $end
$var wire 1 k somador_subtrator_2|gate_5|WideOr0~32COUT1_36 $end
$var wire 1 l somador_subtrator_2|gate_5|WideOr0~27 $end
$var wire 1 m somador_subtrator_2|gate_5|WideOr0~27COUT1_37 $end
$var wire 1 n somador_subtrator_2|gate_5|WideOr0~22 $end
$var wire 1 o somador_subtrator_2|gate_5|WideOr0~22COUT1_38 $end
$var wire 1 p somador_subtrator_2|gate_5|WideOr0~15_combout $end
$var wire 1 q buffer_bandeja|gate_9|S~combout $end
$var wire 1 r buffer_bandeja|gate_2|S~combout $end
$var wire 1 s buffer_bandeja|ff_4|q~regout $end
$var wire 1 t buffer_bandeja|ff_4|q_bar~regout $end
$var wire 1 u somador_subtrator_2|gate_5|WideOr0~17 $end
$var wire 1 v mux_5|OUT~combout $end
$var wire 1 w somador_subtrator_2|gate_5|WideOr0~12 $end
$var wire 1 x somador_subtrator_2|gate_5|WideOr0~12COUT1_39 $end
$var wire 1 y somador_subtrator_2|gate_5|WideOr0~7 $end
$var wire 1 z somador_subtrator_2|gate_5|WideOr0~7COUT1_40 $end
$var wire 1 { somador_subtrator_2|gate_5|WideOr0~0_combout $end
$var wire 1 | buffer_bandeja|gate_12|S~combout $end
$var wire 1 } buffer_bandeja|ff_1|q~regout $end
$var wire 1 ~ buffer_bandeja|gate_3|S~combout $end
$var wire 1 !! buffer_bandeja|ff_5|q_bar~regout $end
$var wire 1 "! somador_subtrator_2|gate_5|WideOr0~20_combout $end
$var wire 1 #! buffer_bandeja|gate_8|S~combout $end
$var wire 1 $! buffer_bandeja|ff_5|q~regout $end
$var wire 1 %! buffer_bandeja|gate_4|S~combout $end
$var wire 1 &! buffer_bandeja|ff_6|q_bar~regout $end
$var wire 1 '! somador_subtrator_2|gate_5|WideOr0~32_cout0 $end
$var wire 1 (! somador_subtrator_2|gate_5|WideOr0~25_combout $end
$var wire 1 )! buffer_bandeja|gate_7|S~combout $end
$var wire 1 *! buffer_bandeja|ff_6|q~regout $end
$var wire 1 +! buffer_bandeja|gate_5|S~combout $end
$var wire 1 ,! buffer_bandeja|ff_7|q~regout $end
$var wire 1 -! buffer_bandeja|ff_7|q_bar~regout $end
$var wire 1 .! m_min_rolhas|gate_3|S~0_combout $end
$var wire 1 /! mux_6|NSEL_and_A~combout $end
$var wire 1 0! somador_subtrator_2|gate_5|WideOr0~5_combout $end
$var wire 1 1! buffer_bandeja|gate_11|S~combout $end
$var wire 1 2! buffer_bandeja|ff_2|q~regout $end
$var wire 1 3! buffer_bandeja|ff_2|q_bar~regout $end
$var wire 1 4! m_min_rolhas|gate_3|S~1_combout $end
$var wire 1 5! mux_8|gate_4|WideAnd0~5_combout $end
$var wire 1 6! seletor_1|gate_3|S~0_combout $end
$var wire 1 7! seletor_1|gate_3|S~1_combout $end
$var wire 1 8! somador_subtrator_2|gate_5|WideOr0~10_combout $end
$var wire 1 9! buffer_bandeja|gate_10|S~combout $end
$var wire 1 :! buffer_bandeja|gate_1|S~combout $end
$var wire 1 ;! buffer_bandeja|ff_3|q~regout $end
$var wire 1 <! buffer_bandeja|ff_3|q_bar~regout $end
$var wire 1 =! m_aus_rolhas|gate_1|WideOr0~combout $end
$var wire 1 >! mef_1|gate_10|WideAnd0~combout $end
$var wire 1 ?! contador_duzias|ff_1|q~regout $end
$var wire 1 @! contador_duzias|ff_2|q~regout $end
$var wire 1 A! contador_duzias|ff_3|q~regout $end
$var wire 1 B! contador_duzias|ff_4|q~0_combout $end
$var wire 1 C! contador_duzias|ff_4|q~regout $end
$var wire 1 D! reset_1|gate_1|S~combout $end
$var wire 1 E! mef_1|jk_2|q~1_combout $end
$var wire 1 F! mef_1|jk_2|q~regout $end
$var wire 1 G! mef_1|gate_11|WideAnd0~combout $end
$var wire 1 H! mef_1|gate_9|WideAnd0~combout $end
$var wire 1 I! mef_1|gate_8|S~0_combout $end
$var wire 1 J! mef_1|gate_8|S~1_combout $end
$var wire 1 K! contador_display|ff_1|q~regout $end
$var wire 1 L! contador_display|ff_2|q~regout $end
$var wire 1 M! gate_2|S~combout $end
$var wire 1 N! contador_dezenas_duzias|ff_1|q~regout $end
$var wire 1 O! contador_dezenas_duzias|ff_2|q~regout $end
$var wire 1 P! contador_dezenas_duzias|ff_3|q~regout $end
$var wire 1 Q! contador_dezenas_duzias|ff_4|q~0_combout $end
$var wire 1 R! contador_dezenas_duzias|ff_4|q~regout $end
$var wire 1 S! mux_8|gate_4|WideAnd0~0_combout $end
$var wire 1 T! mux_8|gate_4|WideAnd0~1_combout $end
$var wire 1 U! mux_8|gate_4|WideAnd0~2_combout $end
$var wire 1 V! mux_8|gate_4|WideAnd0~3_combout $end
$var wire 1 W! mux_8|gate_4|WideAnd0~4_combout $end
$var wire 1 X! mux_8|gate_4|WideAnd0~7_combout $end
$var wire 1 Y! mux_8|gate_4|WideAnd0~6_combout $end
$var wire 1 Z! mux_8|gate_4|WideAnd0~8_combout $end
$var wire 1 [! mux_8|gate_4|WideAnd0~9_combout $end
$var wire 1 \! mux_8|gate_5|WideOr0~1_combout $end
$var wire 1 ]! mux_8|gate_5|WideOr0~0_combout $end
$var wire 1 ^! mux_8|gate_5|WideOr0~2_combout $end
$var wire 1 _! codificador_garrafas_2|gate_1|S~0_combout $end
$var wire 1 `! mux_11|gate_3|WideAnd0~2_combout $end
$var wire 1 a! mux_11|gate_3|WideAnd0~0_combout $end
$var wire 1 b! mux_9|gate_4|WideAnd0~6_combout $end
$var wire 1 c! mux_11|gate_3|WideAnd0~1_combout $end
$var wire 1 d! mux_10|gate_4|WideAnd0~0_combout $end
$var wire 1 e! mux_11|gate_3|WideAnd0~3_combout $end
$var wire 1 f! mux_11|gate_5|WideOr0~0_combout $end
$var wire 1 g! mux_11|gate_5|WideOr0~1_combout $end
$var wire 1 h! mux_10|gate_3|WideAnd0~0_combout $end
$var wire 1 i! mux_10|gate_3|WideAnd0~1_combout $end
$var wire 1 j! mux_10|gate_4|WideAnd0~4_combout $end
$var wire 1 k! mux_10|gate_4|WideAnd0~1_combout $end
$var wire 1 l! mux_10|gate_4|WideAnd0~2_combout $end
$var wire 1 m! mux_10|gate_4|WideAnd0~3_combout $end
$var wire 1 n! mux_10|gate_4|WideAnd0~5_combout $end
$var wire 1 o! mux_10|gate_3|WideAnd0~2_combout $end
$var wire 1 p! mux_10|gate_5|WideOr0~0_combout $end
$var wire 1 q! mux_10|gate_5|WideOr0~1_combout $end
$var wire 1 r! mux_10|gate_5|WideOr0~2_combout $end
$var wire 1 s! mux_9|gate_4|WideAnd0~1_combout $end
$var wire 1 t! mux_9|gate_4|WideAnd0~0_combout $end
$var wire 1 u! mux_9|gate_4|WideAnd0~2_combout $end
$var wire 1 v! mux_9|gate_5|WideOr0~0_combout $end
$var wire 1 w! mux_9|gate_5|WideOr0~1_combout $end
$var wire 1 x! demux_1|gate_3|WideAnd0~0_combout $end
$var wire 1 y! mux_9|gate_4|WideAnd0~3_combout $end
$var wire 1 z! mux_9|gate_4|WideAnd0~4_combout $end
$var wire 1 {! mux_9|gate_4|WideAnd0~5_combout $end
$var wire 1 |! mux_9|gate_5|WideOr0~2_combout $end
$var wire 1 }! bcd_1|gate_23|WideOr0~combout $end
$var wire 1 ~! bcd_1|gate_19|WideOr0~0_combout $end
$var wire 1 !" bcd_1|gate_15|S~0_combout $end
$var wire 1 "" bcd_1|gate_12|WideOr0~0_combout $end
$var wire 1 #" bcd_1|gate_7|WideOr0~combout $end
$var wire 1 $" bcd_1|gate_6|WideOr0~combout $end
$var wire 1 %" bcd_1|gate_3|WideOr0~combout $end
$var wire 1 &" demux_1|gate_3|WideAnd0~1_combout $end
$var wire 1 '" demux_1|gate_3|WideAnd0~2_combout $end
$var wire 1 (" demux_1|gate_1|WideAnd0~combout $end
$var wire 1 )" somador_subtrator_1|gate_5|WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
0+
1*
1)
1(
1,
04
03
02
11
10
0/
0.
1-
05
06
17
09
08
0@
1?
1>
1=
1<
0;
0:
0G
1F
1E
1D
1C
0B
1A
0H
0I
0J
0K
1L
xM
1N
1O
1P
1Q
0R
0S
0T
1U
0V
0W
1X
0Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
1e
1f
0g
1h
1i
1j
0k
0l
0m
1n
1o
1p
0q
0r
1s
1t
0u
1v
1w
1x
0y
0z
0{
0|
0}
0~
1!!
1"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
1-!
0.!
1/!
10!
01!
12!
13!
04!
05!
16!
07!
18!
09!
0:!
1;!
1<!
1=!
0>!
1?!
1@!
1A!
0B!
1C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
1M!
1N!
1O!
1P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
1a!
0b!
1c!
0d!
1e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
1u!
0v!
0w!
1x!
0y!
1z!
0{!
1|!
1}!
1~!
0!"
0""
1#"
1$"
0%"
0&"
0'"
1("
0)"
$end
#10000
1"
1S
1T
#20000
0"
0S
#30000
1"
1S
0T
1L!
1K!
0("
0x!
0f!
1g!
0|!
0g!
1%"
0$"
1""
0(
1+
1$"
1!"
0}!
00
1.
0-
13
01
0.
#40000
0"
0S
#50000
1"
1S
1T
#60000
0"
0S
#70000
1"
1S
0T
0K!
1("
1'"
1(
0)
#80000
0"
0S
#90000
1"
1S
1T
#100000
0"
0S
#110000
1"
1S
0T
0L!
1K!
0'"
1&"
1f!
1]!
1g!
1^!
0*
1)
0!"
1}!
03
11
#120000
0"
0S
#130000
1"
1S
1T
#140000
0"
0S
#150000
1"
1S
0T
0K!
0&"
1x!
0g!
0]!
1|!
1!"
0^!
0+
1*
0%"
0""
0!"
01
11
10
1-
#160000
0"
0S
#170000
1"
1S
1T
#180000
0"
0S
#190000
1"
1S
0T
1L!
1K!
0("
0x!
0f!
1g!
0|!
0g!
1%"
0$"
1""
0(
1+
1$"
1!"
0}!
00
1.
0-
13
01
0.
#200000
0"
0S
#210000
1"
1S
1T
#220000
0"
0S
#230000
1"
1S
0T
0K!
1("
1'"
1(
0)
#240000
0"
0S
#250000
1"
1S
1T
#260000
0"
0S
#270000
1"
1S
0T
0L!
1K!
0'"
1&"
1f!
1]!
1g!
1^!
0*
1)
0!"
1}!
03
11
#280000
0"
0S
#290000
1"
1S
1T
#300000
0"
0S
#310000
1"
1S
0T
0K!
0&"
1x!
0g!
0]!
1|!
1!"
0^!
0+
1*
0%"
0""
0!"
01
11
10
1-
#320000
0"
0S
#330000
1"
1S
1T
#340000
0"
0S
#350000
1"
1S
0T
1L!
1K!
0("
0x!
0f!
1g!
0|!
0g!
1%"
0$"
1""
0(
1+
1$"
1!"
0}!
00
1.
0-
13
01
0.
#360000
0"
0S
#370000
1"
1S
1T
#380000
0"
0S
#390000
1"
1S
0T
0K!
1("
1'"
1(
0)
#400000
0"
0S
#410000
1"
1S
1T
#420000
0"
0S
#430000
1"
1S
0T
0L!
1K!
0'"
1&"
1f!
1]!
1g!
1^!
0*
1)
0!"
1}!
03
11
#440000
0"
0S
#450000
1"
1S
1T
#460000
0"
0S
#470000
1"
1S
0T
0K!
0&"
1x!
0g!
0]!
1|!
1!"
0^!
0+
1*
0%"
0""
0!"
01
11
10
1-
#480000
0"
0S
#490000
1"
1S
1T
#500000
0"
0S
#510000
1"
1S
0T
1L!
1K!
0("
0x!
0f!
1g!
0|!
0g!
1%"
0$"
1""
0(
1+
1$"
1!"
0}!
00
1.
0-
13
01
0.
#520000
0"
0S
#530000
1"
1S
1T
#540000
0"
0S
#550000
1"
1S
0T
0K!
1("
1'"
1(
0)
#560000
0"
0S
#570000
1"
1S
1T
#580000
0"
0S
#590000
1"
1S
0T
0L!
1K!
0'"
1&"
1f!
1]!
1g!
1^!
0*
1)
0!"
1}!
03
11
#600000
0"
0S
#610000
1"
1S
1T
#620000
0"
0S
#630000
1"
1S
0T
0K!
0&"
1x!
0g!
0]!
1|!
1!"
0^!
0+
1*
0%"
0""
0!"
01
11
10
1-
#640000
0"
0S
#650000
1"
1S
1T
#660000
0"
0S
#670000
1"
1S
0T
1L!
1K!
0("
0x!
0f!
1g!
0|!
0g!
1%"
0$"
1""
0(
1+
1$"
1!"
0}!
00
1.
0-
13
01
0.
#680000
0"
0S
#690000
1"
1S
1T
#700000
0"
0S
#710000
1"
1S
0T
0K!
1("
1'"
1(
0)
#720000
0"
0S
#730000
1"
1S
1T
#740000
0"
0S
#750000
1"
1S
0T
0L!
1K!
0'"
1&"
1f!
1]!
1g!
1^!
0*
1)
0!"
1}!
03
11
#760000
0"
0S
#770000
1"
1S
1T
#780000
0"
0S
#790000
1"
1S
0T
0K!
0&"
1x!
0g!
0]!
1|!
1!"
0^!
0+
1*
0%"
0""
0!"
01
11
10
1-
#800000
0"
0S
#810000
1"
1S
1T
#820000
0"
0S
#830000
1"
1S
0T
1L!
1K!
0("
0x!
0f!
1g!
0|!
0g!
1%"
0$"
1""
0(
1+
1$"
1!"
0}!
00
1.
0-
13
01
0.
#840000
0"
0S
#850000
1"
1S
1T
#860000
0"
0S
#870000
1"
1S
0T
0K!
1("
1'"
1(
0)
#880000
0"
0S
#890000
1"
1S
1T
#900000
0"
0S
#910000
1"
1S
0T
0L!
1K!
0'"
1&"
1f!
1]!
1g!
1^!
0*
1)
0!"
1}!
03
11
#920000
0"
0S
#930000
1"
1S
1T
#940000
0"
0S
#950000
1"
1S
0T
0K!
0&"
1x!
0g!
0]!
1|!
1!"
0^!
0+
1*
0%"
0""
0!"
01
11
10
1-
#960000
0"
0S
#970000
1"
1S
1T
#980000
0"
0S
#990000
1"
1S
0T
1L!
1K!
0("
0x!
0f!
1g!
0|!
0g!
1%"
0$"
1""
0(
1+
1$"
1!"
0}!
00
1.
0-
13
01
0.
#1000000
