
board1_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017564  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  08017748  08017748  00018748  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017ca4  08017ca4  00019228  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017ca4  08017ca4  00018ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017cac  08017cac  00019228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017cac  08017cac  00018cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017cb0  08017cb0  00018cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000228  20000000  08017cb4  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006c70  20000228  08017edc  00019228  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006e98  08017edc  00019e98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019228  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033ca3  00000000  00000000  00019258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000071df  00000000  00000000  0004cefb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002758  00000000  00000000  000540e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e10  00000000  00000000  00056838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f9fd  00000000  00000000  00058648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000305d1  00000000  00000000  00088045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001252e3  00000000  00000000  000b8616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dd8f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b310  00000000  00000000  001dd93c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  001e8c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000228 	.word	0x20000228
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801772c 	.word	0x0801772c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000022c 	.word	0x2000022c
 800021c:	0801772c 	.word	0x0801772c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <Board1_enter_internal_Normal>:
static void Board1_Supervisor(void);
static void Board1_Init_Data(void);

/* Function for Chart: '<Root>/Board1' */
static void Board1_enter_internal_Normal(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  Board1_DW.is_active_Supervisor = 1U;
 8000fc8:	4b36      	ldr	r3, [pc, #216]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
  Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 8000fd0:	4b34      	ldr	r3, [pc, #208]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8000fd2:	220e      	movs	r2, #14
 8000fd4:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_active_Moving_obstacle = 1U;
 8000fd8:	4b32      	ldr	r3, [pc, #200]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_active_No_obstacle = 1U;
 8000fe0:	4b30      	ldr	r3, [pc, #192]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_No_obstacle = Board1_IN_No_movements;
 8000fe8:	4b2e      	ldr	r3, [pc, #184]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8000fea:	2201      	movs	r2, #1
 8000fec:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.moving_obstacle = NO_OBSTACLE;
 8000ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  Board1_DW.is_active_Obstacle_from_left = 1U;
 8000ff8:	4b2a      	ldr	r3, [pc, #168]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 8001000:	4b28      	ldr	r3, [pc, #160]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001002:	2203      	movs	r2, #3
 8001004:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_active_Obstacle_from_right = 1U;
 8001008:	4b26      	ldr	r3, [pc, #152]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 800100a:	2201      	movs	r2, #1
 800100c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8001010:	4b24      	ldr	r3, [pc, #144]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001012:	2203      	movs	r2, #3
 8001014:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board1_DW.is_active_Battery_temperature_m = 1U;
 8001018:	4b22      	ldr	r3, [pc, #136]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 800101a:	2201      	movs	r2, #1
 800101c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board1_DW.is_active_Normal_velocity = 1U;
 8001020:	4b20      	ldr	r3, [pc, #128]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001022:	2201      	movs	r2, #1
 8001024:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board1_DW.is_Normal_velocity = Board1_IN_No_limitation;
 8001028:	4b1e      	ldr	r3, [pc, #120]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 800102a:	2201      	movs	r2, #1
 800102c:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
  Board1_DW.limit_velocity = false;
 8001030:	4b1c      	ldr	r3, [pc, #112]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001032:	2200      	movs	r2, #0
 8001034:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
  Board1_DW.is_active_Battery_manager = 1U;
 8001038:	4b1a      	ldr	r3, [pc, #104]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 800103a:	2201      	movs	r2, #1
 800103c:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001042:	2202      	movs	r2, #2
 8001044:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  Board1_DW.is_active_Temperature_manager = 1U;
 8001048:	4b16      	ldr	r3, [pc, #88]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 800104a:	2201      	movs	r2, #1
 800104c:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 8001050:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001052:	2203      	movs	r2, #3
 8001054:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_active_Combo = 1U;
 8001058:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 800105a:	2201      	movs	r2, #1
 800105c:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_DW.is_active_Special_retro = 1U;
 8001060:	4b10      	ldr	r3, [pc, #64]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001062:	2201      	movs	r2, #1
 8001064:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8001068:	4b0e      	ldr	r3, [pc, #56]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 800106a:	2203      	movs	r2, #3
 800106c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_active_Obstacle_detection = 1U;
 8001070:	4b0c      	ldr	r3, [pc, #48]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001072:	2201      	movs	r2, #1
 8001074:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 8001078:	4b0a      	ldr	r3, [pc, #40]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 800107a:	2203      	movs	r2, #3
 800107c:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_active_Change_max_velocity = 1U;
 8001080:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001082:	2201      	movs	r2, #1
 8001084:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.is_Change_max_velocity = Board_IN_Manager_combo_velocity;
 8001088:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 800108a:	2201      	movs	r2, #1
 800108c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
  Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
 8001090:	4b04      	ldr	r3, [pc, #16]	@ (80010a4 <Board1_enter_internal_Normal+0xe0>)
 8001092:	2201      	movs	r2, #1
 8001094:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	20000244 	.word	0x20000244

080010a8 <Board1_isSessionhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isSessionhigh(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  return IO_Read_Session();
 80010ac:	f005 fae0 	bl	8006670 <IO_Read_Session>
 80010b0:	4603      	mov	r3, r0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <Board1_Check_Timeout_Us>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Us(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
 80010be:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_us(b_start_time, b_min_elapsed_time);
 80010c0:	6839      	ldr	r1, [r7, #0]
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f005 fb1c 	bl	8006700 <Time_Check_Elapsed_us>
 80010c8:	4603      	mov	r3, r0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <Board1_Abort_Communication>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Abort_Communication(void)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	af00      	add	r7, sp, #0
  UART_Stop_DMA();
 80010d6:	f005 f931 	bl	800633c <UART_Stop_DMA>
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}

080010de <Board1_setSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_setSTalk(void)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	af00      	add	r7, sp, #0
  IO_Set_SlaveTalk();
 80010e2:	f005 fad7 	bl	8006694 <IO_Set_SlaveTalk>
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}

080010ea <Board1_Send_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Ping(void)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	af00      	add	r7, sp, #0
  UART_Send_Ping();
 80010ee:	f005 f9bf 	bl	8006470 <UART_Send_Ping>
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <Board1_Get_Timestamp>:

/* Function for Chart: '<Root>/Board1' */
static uint32_T Board1_Get_Timestamp(void)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	af00      	add	r7, sp, #0
  return Time_Get_Tick();
 80010fa:	f005 faf5 	bl	80066e8 <Time_Get_Tick>
 80010fe:	4603      	mov	r3, r0
}
 8001100:	4618      	mov	r0, r3
 8001102:	bd80      	pop	{r7, pc}

08001104 <Board1_Is_Rx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rx_Finished(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  return UART_Is_Rx_Complete();
 8001108:	f005 f904 	bl	8006314 <UART_Is_Rx_Complete>
 800110c:	4603      	mov	r3, r0
}
 800110e:	4618      	mov	r0, r3
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <Board1_Verify_Ping>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Ping(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  return UART_Check_Ping(Board1_DW.receivedPing);
 8001118:	4b04      	ldr	r3, [pc, #16]	@ (800112c <Board1_Verify_Ping+0x18>)
 800111a:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 800111e:	4618      	mov	r0, r3
 8001120:	f005 f9fe 	bl	8006520 <UART_Check_Ping>
 8001124:	4603      	mov	r3, r0
}
 8001126:	4618      	mov	r0, r3
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000244 	.word	0x20000244

08001130 <Board1_Wait_Ping>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Ping(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  UART_Wait_Ping(&Board1_DW.receivedPing);
 8001134:	4802      	ldr	r0, [pc, #8]	@ (8001140 <Board1_Wait_Ping+0x10>)
 8001136:	f005 f9e1 	bl	80064fc <UART_Wait_Ping>
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000347 	.word	0x20000347

08001144 <Board1_resetSTalk>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_resetSTalk(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  IO_Reset_SlaveTalk();
 8001148:	f005 fab0 	bl	80066ac <IO_Reset_SlaveTalk>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}

08001150 <Board1_isMTalkhigh>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isMTalkhigh(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  return IO_Read_MasterTalk();
 8001154:	f005 fab6 	bl	80066c4 <IO_Read_MasterTalk>
 8001158:	4603      	mov	r3, r0
}
 800115a:	4618      	mov	r0, r3
 800115c:	bd80      	pop	{r7, pc}

0800115e <Board1_Is_Tx_Finished>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Tx_Finished(void)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	af00      	add	r7, sp, #0
  return UART_Is_Tx_Complete();
 8001162:	f005 f8c3 	bl	80062ec <UART_Is_Tx_Complete>
 8001166:	4603      	mov	r3, r0
}
 8001168:	4618      	mov	r0, r3
 800116a:	bd80      	pop	{r7, pc}

0800116c <Board1_stop_motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_stop_motors(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 8001170:	f005 fb00 	bl	8006774 <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output.rif_FA = 0.0F;
 8001174:	4b1c      	ldr	r3, [pc, #112]	@ (80011e8 <Board1_stop_motors+0x7c>)
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
  Board1_Y.output.rif_FB = 0.0F;
 800117c:	4b1a      	ldr	r3, [pc, #104]	@ (80011e8 <Board1_stop_motors+0x7c>)
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	605a      	str	r2, [r3, #4]
  Board1_Y.output.rif_BA = 0.0F;
 8001184:	4b18      	ldr	r3, [pc, #96]	@ (80011e8 <Board1_stop_motors+0x7c>)
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  Board1_Y.output.rif_BB = 0.0F;
 800118c:	4b16      	ldr	r3, [pc, #88]	@ (80011e8 <Board1_stop_motors+0x7c>)
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	60da      	str	r2, [r3, #12]
  Board1_Y.output.brk_mode = EMERGENCY;
 8001194:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <Board1_stop_motors+0x7c>)
 8001196:	2202      	movs	r2, #2
 8001198:	741a      	strb	r2, [r3, #16]
  Board1_Y.output.relay = false;
 800119a:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <Board1_stop_motors+0x7c>)
 800119c:	2200      	movs	r2, #0
 800119e:	759a      	strb	r2, [r3, #22]
  Board1_Y.output.rear_led = IDLE;
 80011a0:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <Board1_stop_motors+0x7c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	74da      	strb	r2, [r3, #19]

  /* Inport: '<Root>/battery_voltage' */
  if (Board1_U.battery_voltage < Board1_CRITICAL_VOLTAGE) {
 80011a6:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <Board1_stop_motors+0x80>)
 80011a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80011ac:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 80011b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b8:	d509      	bpl.n	80011ce <Board1_stop_motors+0x62>
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = OFF;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <Board1_stop_motors+0x7c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = OFF;
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <Board1_stop_motors+0x7c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = SIGN_OFF;
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <Board1_stop_motors+0x7c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	751a      	strb	r2, [r3, #20]
 80011cc:	e008      	b.n	80011e0 <Board1_stop_motors+0x74>
  } else {
    /* Outport: '<Root>/output' */
    Board1_Y.output.led_A = RED;
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <Board1_stop_motors+0x7c>)
 80011d0:	2202      	movs	r2, #2
 80011d2:	745a      	strb	r2, [r3, #17]
    Board1_Y.output.led_B = RED;
 80011d4:	4b04      	ldr	r3, [pc, #16]	@ (80011e8 <Board1_stop_motors+0x7c>)
 80011d6:	2202      	movs	r2, #2
 80011d8:	749a      	strb	r2, [r3, #18]
    Board1_Y.output.rear_sign = SIGN_RED;
 80011da:	4b03      	ldr	r3, [pc, #12]	@ (80011e8 <Board1_stop_motors+0x7c>)
 80011dc:	2204      	movs	r2, #4
 80011de:	751a      	strb	r2, [r3, #20]
  }

  /* End of Inport: '<Root>/battery_voltage' */
  OS_Exit_Critical();
 80011e0:	f005 face 	bl	8006780 <OS_Exit_Critical>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	2000039c 	.word	0x2000039c
 80011ec:	2000038c 	.word	0x2000038c

080011f0 <Board1_Send_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Decision(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  UART_Send_Decision(&Board1_DW.decision);
 80011f4:	4802      	ldr	r0, [pc, #8]	@ (8001200 <Board1_Send_Decision+0x10>)
 80011f6:	f005 f90b 	bl	8006410 <UART_Send_Decision>
}
 80011fa:	bf00      	nop
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	200002cc 	.word	0x200002cc

08001204 <Board1_exit_internal_Normal>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_exit_internal_Normal(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  Board1_DW.is_Manager_combo_velocity = Board1_IN_NO_ACTIVE_CHILD;
 8001208:	4b32      	ldr	r3, [pc, #200]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
  Board1_DW.is_Change_max_velocity = Board1_IN_NO_ACTIVE_CHILD;
 8001210:	4b30      	ldr	r3, [pc, #192]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 8001212:	2200      	movs	r2, #0
 8001214:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
  Board1_DW.is_active_Change_max_velocity = 0U;
 8001218:	4b2e      	ldr	r3, [pc, #184]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800121a:	2200      	movs	r2, #0
 800121c:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
  Board1_DW.is_Obstacle_detection = Board1_IN_NO_ACTIVE_CHILD;
 8001220:	4b2c      	ldr	r3, [pc, #176]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 8001222:	2200      	movs	r2, #0
 8001224:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  Board1_DW.is_active_Obstacle_detection = 0U;
 8001228:	4b2a      	ldr	r3, [pc, #168]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800122a:	2200      	movs	r2, #0
 800122c:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
  Board1_DW.is_Special_retro = Board1_IN_NO_ACTIVE_CHILD;
 8001230:	4b28      	ldr	r3, [pc, #160]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 8001232:	2200      	movs	r2, #0
 8001234:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  Board1_DW.is_active_Special_retro = 0U;
 8001238:	4b26      	ldr	r3, [pc, #152]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800123a:	2200      	movs	r2, #0
 800123c:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
  Board1_DW.is_active_Combo = 0U;
 8001240:	4b24      	ldr	r3, [pc, #144]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 8001242:	2200      	movs	r2, #0
 8001244:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  Board1_DW.is_Temperature_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001248:	4b22      	ldr	r3, [pc, #136]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800124a:	2200      	movs	r2, #0
 800124c:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
  Board1_DW.is_active_Temperature_manager = 0U;
 8001250:	4b20      	ldr	r3, [pc, #128]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 8001252:	2200      	movs	r2, #0
 8001254:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
  Board1_DW.is_Battery_manager = Board1_IN_NO_ACTIVE_CHILD;
 8001258:	4b1e      	ldr	r3, [pc, #120]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800125a:	2200      	movs	r2, #0
 800125c:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
  Board1_DW.is_active_Battery_manager = 0U;
 8001260:	4b1c      	ldr	r3, [pc, #112]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 8001262:	2200      	movs	r2, #0
 8001264:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  Board1_DW.is_Normal_velocity = Board1_IN_NO_ACTIVE_CHILD;
 8001268:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
  Board1_DW.is_active_Normal_velocity = 0U;
 8001270:	4b18      	ldr	r3, [pc, #96]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 8001272:	2200      	movs	r2, #0
 8001274:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
  Board1_DW.is_active_Battery_temperature_m = 0U;
 8001278:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800127a:	2200      	movs	r2, #0
 800127c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
  Board1_DW.is_Obstacle_from_right = Board1_IN_NO_ACTIVE_CHILD;
 8001280:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 8001282:	2200      	movs	r2, #0
 8001284:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  Board1_DW.is_active_Obstacle_from_right = 0U;
 8001288:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800128a:	2200      	movs	r2, #0
 800128c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
  Board1_DW.is_Obstacle_from_left = Board1_IN_NO_ACTIVE_CHILD;
 8001290:	4b10      	ldr	r3, [pc, #64]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
  Board1_DW.is_active_Obstacle_from_left = 0U;
 8001298:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
  Board1_DW.is_No_obstacle = Board1_IN_NO_ACTIVE_CHILD;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
  Board1_DW.is_active_No_obstacle = 0U;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
  Board1_DW.is_active_Moving_obstacle = 0U;
 80012b0:	4b08      	ldr	r3, [pc, #32]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
  Board1_DW.is_Supervisor = Board1_IN_NO_ACTIVE_CHILD;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
  Board1_DW.is_active_Supervisor = 0U;
 80012c0:	4b04      	ldr	r3, [pc, #16]	@ (80012d4 <Board1_exit_internal_Normal+0xd0>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	20000244 	.word	0x20000244

080012d8 <Board1_Write_Output>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Write_Output(void)
{
 80012d8:	b5b0      	push	{r4, r5, r7, lr}
 80012da:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 80012dc:	f005 fa4a 	bl	8006774 <OS_Enter_Critical>

  /* Outport: '<Root>/output' */
  Board1_Y.output = Board1_DW.decision;
 80012e0:	4a07      	ldr	r2, [pc, #28]	@ (8001300 <Board1_Write_Output+0x28>)
 80012e2:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <Board1_Write_Output+0x2c>)
 80012e4:	4615      	mov	r5, r2
 80012e6:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 80012ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012ee:	e894 0003 	ldmia.w	r4, {r0, r1}
 80012f2:	e885 0003 	stmia.w	r5, {r0, r1}
  OS_Exit_Critical();
 80012f6:	f005 fa43 	bl	8006780 <OS_Exit_Critical>
}
 80012fa:	bf00      	nop
 80012fc:	bdb0      	pop	{r4, r5, r7, pc}
 80012fe:	bf00      	nop
 8001300:	2000039c 	.word	0x2000039c
 8001304:	20000244 	.word	0x20000244

08001308 <Board1_Decision_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decision_transmitted(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
  boolean_T b;
  boolean_T d_p;
  b = !Board1_isSessionhigh();
 800130e:	f7ff fecb 	bl	80010a8 <Board1_isSessionhigh>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	bf0c      	ite	eq
 8001318:	2301      	moveq	r3, #1
 800131a:	2300      	movne	r3, #0
 800131c:	b2db      	uxtb	r3, r3
 800131e:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	2b00      	cmp	r3, #0
 8001324:	f000 80d1 	beq.w	80014ca <Board1_Decision_transmitted+0x1c2>
    b = false;
 8001328:	2300      	movs	r3, #0
 800132a:	71fb      	strb	r3, [r7, #7]
    if (Board1_DW.decision.relay ==
 800132c:	4b82      	ldr	r3, [pc, #520]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 800132e:	f893 209e 	ldrb.w	r2, [r3, #158]	@ 0x9e
        Board1_DW.receivedDecisionPacket.decision.relay) {
 8001332:	4b81      	ldr	r3, [pc, #516]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 8001334:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
    if (Board1_DW.decision.relay ==
 8001338:	429a      	cmp	r2, r3
 800133a:	f040 80a4 	bne.w	8001486 <Board1_Decision_transmitted+0x17e>
      d_p = false;
 800133e:	2300      	movs	r3, #0
 8001340:	71bb      	strb	r3, [r7, #6]
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 8001342:	4b7d      	ldr	r3, [pc, #500]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 8001344:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
          Board1_DW.receivedDecisionPacket.decision.mode) {
 8001348:	4b7b      	ldr	r3, [pc, #492]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 800134a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
      if ((int32_T)Board1_DW.decision.mode == (int32_T)
 800134e:	429a      	cmp	r2, r3
 8001350:	d101      	bne.n	8001356 <Board1_Decision_transmitted+0x4e>
        d_p = true;
 8001352:	2301      	movs	r3, #1
 8001354:	71bb      	strb	r3, [r7, #6]
      }

      if (d_p) {
 8001356:	79bb      	ldrb	r3, [r7, #6]
 8001358:	2b00      	cmp	r3, #0
 800135a:	f000 8091 	beq.w	8001480 <Board1_Decision_transmitted+0x178>
        d_p = false;
 800135e:	2300      	movs	r3, #0
 8001360:	71bb      	strb	r3, [r7, #6]
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 8001362:	4b75      	ldr	r3, [pc, #468]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 8001364:	f893 209c 	ldrb.w	r2, [r3, #156]	@ 0x9c
            Board1_DW.receivedDecisionPacket.decision.rear_sign) {
 8001368:	4b73      	ldr	r3, [pc, #460]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 800136a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        if ((int32_T)Board1_DW.decision.rear_sign == (int32_T)
 800136e:	429a      	cmp	r2, r3
 8001370:	d101      	bne.n	8001376 <Board1_Decision_transmitted+0x6e>
          d_p = true;
 8001372:	2301      	movs	r3, #1
 8001374:	71bb      	strb	r3, [r7, #6]
        }

        if (d_p) {
 8001376:	79bb      	ldrb	r3, [r7, #6]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d07e      	beq.n	800147a <Board1_Decision_transmitted+0x172>
          d_p = false;
 800137c:	2300      	movs	r3, #0
 800137e:	71bb      	strb	r3, [r7, #6]
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 8001380:	4b6d      	ldr	r3, [pc, #436]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 8001382:	f893 209b 	ldrb.w	r2, [r3, #155]	@ 0x9b
              Board1_DW.receivedDecisionPacket.decision.rear_led) {
 8001386:	4b6c      	ldr	r3, [pc, #432]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 8001388:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
          if ((int32_T)Board1_DW.decision.rear_led == (int32_T)
 800138c:	429a      	cmp	r2, r3
 800138e:	d101      	bne.n	8001394 <Board1_Decision_transmitted+0x8c>
            d_p = true;
 8001390:	2301      	movs	r3, #1
 8001392:	71bb      	strb	r3, [r7, #6]
          }

          if (d_p) {
 8001394:	79bb      	ldrb	r3, [r7, #6]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d06c      	beq.n	8001474 <Board1_Decision_transmitted+0x16c>
            d_p = false;
 800139a:	2300      	movs	r3, #0
 800139c:	71bb      	strb	r3, [r7, #6]
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 800139e:	4b66      	ldr	r3, [pc, #408]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80013a0:	f893 209a 	ldrb.w	r2, [r3, #154]	@ 0x9a
                Board1_DW.receivedDecisionPacket.decision.led_B) {
 80013a4:	4b64      	ldr	r3, [pc, #400]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80013a6:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
            if ((int32_T)Board1_DW.decision.led_B == (int32_T)
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d101      	bne.n	80013b2 <Board1_Decision_transmitted+0xaa>
              d_p = true;
 80013ae:	2301      	movs	r3, #1
 80013b0:	71bb      	strb	r3, [r7, #6]
            }

            if (d_p) {
 80013b2:	79bb      	ldrb	r3, [r7, #6]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d05a      	beq.n	800146e <Board1_Decision_transmitted+0x166>
              d_p = false;
 80013b8:	2300      	movs	r3, #0
 80013ba:	71bb      	strb	r3, [r7, #6]
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 80013bc:	4b5e      	ldr	r3, [pc, #376]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80013be:	f893 2099 	ldrb.w	r2, [r3, #153]	@ 0x99
                  Board1_DW.receivedDecisionPacket.decision.led_A) {
 80013c2:	4b5d      	ldr	r3, [pc, #372]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80013c4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
              if ((int32_T)Board1_DW.decision.led_A == (int32_T)
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d101      	bne.n	80013d0 <Board1_Decision_transmitted+0xc8>
                d_p = true;
 80013cc:	2301      	movs	r3, #1
 80013ce:	71bb      	strb	r3, [r7, #6]
              }

              if (d_p) {
 80013d0:	79bb      	ldrb	r3, [r7, #6]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d048      	beq.n	8001468 <Board1_Decision_transmitted+0x160>
                d_p = false;
 80013d6:	2300      	movs	r3, #0
 80013d8:	71bb      	strb	r3, [r7, #6]
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 80013da:	4b57      	ldr	r3, [pc, #348]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80013dc:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
                    Board1_DW.receivedDecisionPacket.decision.brk_mode) {
 80013e0:	4b55      	ldr	r3, [pc, #340]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80013e2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
                if ((int32_T)Board1_DW.decision.brk_mode == (int32_T)
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d101      	bne.n	80013ee <Board1_Decision_transmitted+0xe6>
                  d_p = true;
 80013ea:	2301      	movs	r3, #1
 80013ec:	71bb      	strb	r3, [r7, #6]
                }

                if (d_p) {
 80013ee:	79bb      	ldrb	r3, [r7, #6]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d036      	beq.n	8001462 <Board1_Decision_transmitted+0x15a>
                  if (Board1_DW.decision.rif_BB ==
 80013f4:	4b50      	ldr	r3, [pc, #320]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80013f6:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
                      Board1_DW.receivedDecisionPacket.decision.rif_BB) {
 80013fa:	4b4f      	ldr	r3, [pc, #316]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80013fc:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
                  if (Board1_DW.decision.rif_BB ==
 8001400:	eeb4 7a67 	vcmp.f32	s14, s15
 8001404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001408:	d128      	bne.n	800145c <Board1_Decision_transmitted+0x154>
                    if (Board1_DW.decision.rif_BA ==
 800140a:	4b4b      	ldr	r3, [pc, #300]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 800140c:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
                        Board1_DW.receivedDecisionPacket.decision.rif_BA) {
 8001410:	4b49      	ldr	r3, [pc, #292]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 8001412:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
                    if (Board1_DW.decision.rif_BA ==
 8001416:	eeb4 7a67 	vcmp.f32	s14, s15
 800141a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141e:	d11a      	bne.n	8001456 <Board1_Decision_transmitted+0x14e>
                      d_p = ((Board1_DW.decision.rif_FB ==
 8001420:	4b45      	ldr	r3, [pc, #276]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 8001422:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 8001426:	4b44      	ldr	r3, [pc, #272]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 8001428:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 800142c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001434:	d10c      	bne.n	8001450 <Board1_Decision_transmitted+0x148>
                             (Board1_DW.decision.rif_FA ==
 8001436:	4b40      	ldr	r3, [pc, #256]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 8001438:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
                              Board1_DW.receivedDecisionPacket.decision.rif_FA));
 800143c:	4b3e      	ldr	r3, [pc, #248]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 800143e:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
                              Board1_DW.receivedDecisionPacket.decision.rif_FB) &&
 8001442:	eeb4 7a67 	vcmp.f32	s14, s15
 8001446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800144a:	d101      	bne.n	8001450 <Board1_Decision_transmitted+0x148>
 800144c:	2301      	movs	r3, #1
 800144e:	e000      	b.n	8001452 <Board1_Decision_transmitted+0x14a>
 8001450:	2300      	movs	r3, #0
                      d_p = ((Board1_DW.decision.rif_FB ==
 8001452:	71bb      	strb	r3, [r7, #6]
 8001454:	e019      	b.n	800148a <Board1_Decision_transmitted+0x182>
                    } else {
                      d_p = false;
 8001456:	2300      	movs	r3, #0
 8001458:	71bb      	strb	r3, [r7, #6]
 800145a:	e016      	b.n	800148a <Board1_Decision_transmitted+0x182>
                    }
                  } else {
                    d_p = false;
 800145c:	2300      	movs	r3, #0
 800145e:	71bb      	strb	r3, [r7, #6]
 8001460:	e013      	b.n	800148a <Board1_Decision_transmitted+0x182>
                  }
                } else {
                  d_p = false;
 8001462:	2300      	movs	r3, #0
 8001464:	71bb      	strb	r3, [r7, #6]
 8001466:	e010      	b.n	800148a <Board1_Decision_transmitted+0x182>
                }
              } else {
                d_p = false;
 8001468:	2300      	movs	r3, #0
 800146a:	71bb      	strb	r3, [r7, #6]
 800146c:	e00d      	b.n	800148a <Board1_Decision_transmitted+0x182>
              }
            } else {
              d_p = false;
 800146e:	2300      	movs	r3, #0
 8001470:	71bb      	strb	r3, [r7, #6]
 8001472:	e00a      	b.n	800148a <Board1_Decision_transmitted+0x182>
            }
          } else {
            d_p = false;
 8001474:	2300      	movs	r3, #0
 8001476:	71bb      	strb	r3, [r7, #6]
 8001478:	e007      	b.n	800148a <Board1_Decision_transmitted+0x182>
          }
        } else {
          d_p = false;
 800147a:	2300      	movs	r3, #0
 800147c:	71bb      	strb	r3, [r7, #6]
 800147e:	e004      	b.n	800148a <Board1_Decision_transmitted+0x182>
        }
      } else {
        d_p = false;
 8001480:	2300      	movs	r3, #0
 8001482:	71bb      	strb	r3, [r7, #6]
 8001484:	e001      	b.n	800148a <Board1_Decision_transmitted+0x182>
      }
    } else {
      d_p = false;
 8001486:	2300      	movs	r3, #0
 8001488:	71bb      	strb	r3, [r7, #6]
    }

    if (d_p) {
 800148a:	79bb      	ldrb	r3, [r7, #6]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <Board1_Decision_transmitted+0x18c>
      b = true;
 8001490:	2301      	movs	r3, #1
 8001492:	71fb      	strb	r3, [r7, #7]
    }

    if (b) {
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d006      	beq.n	80014a8 <Board1_Decision_transmitted+0x1a0>
      Board1_DW.is_Supervisor = Board1_IN_Same_decision;
 800149a:	4b27      	ldr	r3, [pc, #156]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 800149c:	220a      	movs	r2, #10
 800149e:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Write_Output();
 80014a2:	f7ff ff19 	bl	80012d8 <Board1_Write_Output>
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80014a6:	e043      	b.n	8001530 <Board1_Decision_transmitted+0x228>
      Board1_exit_internal_Normal();
 80014a8:	f7ff feac 	bl	8001204 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80014ac:	f7ff fe11 	bl	80010d2 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Single_Board;
 80014b0:	4b21      	ldr	r3, [pc, #132]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80014b2:	2203      	movs	r2, #3
 80014b4:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_resetSTalk();
 80014b8:	f7ff fe44 	bl	8001144 <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80014bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      Board1_stop_motors();
 80014c4:	f7ff fe52 	bl	800116c <Board1_stop_motors>
}
 80014c8:	e032      	b.n	8001530 <Board1_Decision_transmitted+0x228>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80014ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80014cc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80014d0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff fdee 	bl	80010b6 <Board1_Check_Timeout_Us>
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d025      	beq.n	8001530 <Board1_Decision_transmitted+0x228>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 80014e4:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80014e6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d110      	bne.n	8001510 <Board1_Decision_transmitted+0x208>
        Board1_DW.retransmitted = 1U;
 80014ee:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 80014f6:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 80014f8:	220b      	movs	r2, #11
 80014fa:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Send_Decision();
 80014fe:	f7ff fe77 	bl	80011f0 <Board1_Send_Decision>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8001502:	f7ff fdf8 	bl	80010f6 <Board1_Get_Timestamp>
 8001506:	4603      	mov	r3, r0
 8001508:	4a0b      	ldr	r2, [pc, #44]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 800150a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 800150e:	e00f      	b.n	8001530 <Board1_Decision_transmitted+0x228>
        Board1_stop_motors();
 8001510:	f7ff fe2c 	bl	800116c <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8001514:	f7ff fe76 	bl	8001204 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8001518:	f7ff fddb 	bl	80010d2 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 800151e:	2201      	movs	r2, #1
 8001520:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 8001524:	f7ff fddb 	bl	80010de <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8001528:	4b03      	ldr	r3, [pc, #12]	@ (8001538 <Board1_Decision_transmitted+0x230>)
 800152a:	2202      	movs	r2, #2
 800152c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 8001530:	bf00      	nop
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000244 	.word	0x20000244

0800153c <Board1_Send_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Global_State(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  UART_Send_GlobalState(&Board1_DW.global_state);
 8001540:	4802      	ldr	r0, [pc, #8]	@ (800154c <Board1_Send_Global_State+0x10>)
 8001542:	f004 ff35 	bl	80063b0 <UART_Send_GlobalState>
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	2000027c 	.word	0x2000027c

08001550 <Board1_isequal_b>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_isequal_b(MOVING_OBSTACLE_TYPE varargin_1,
  MOVING_OBSTACLE_TYPE varargin_2)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	460a      	mov	r2, r1
 800155a:	71fb      	strb	r3, [r7, #7]
 800155c:	4613      	mov	r3, r2
 800155e:	71bb      	strb	r3, [r7, #6]
  boolean_T p;
  p = false;
 8001560:	2300      	movs	r3, #0
 8001562:	73fb      	strb	r3, [r7, #15]
  if ((int32_T)varargin_1 == (int32_T)varargin_2) {
 8001564:	79fa      	ldrb	r2, [r7, #7]
 8001566:	79bb      	ldrb	r3, [r7, #6]
 8001568:	429a      	cmp	r2, r3
 800156a:	d101      	bne.n	8001570 <Board1_isequal_b+0x20>
    p = true;
 800156c:	2301      	movs	r3, #1
 800156e:	73fb      	strb	r3, [r7, #15]
  }

  return p;
 8001570:	7bfb      	ldrb	r3, [r7, #15]
}
 8001572:	4618      	mov	r0, r3
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr

0800157e <Board1_isequal>:
  boolean_T varargin_1_spc_retro, uint8_T varargin_1_max_vel, boolean_T
  varargin_1_obs_detection, const StateBusB1 varargin_2_stateB1, const
  StateBusB2 varargin_2_stateB2, MOVING_OBSTACLE_TYPE varargin_2_mov_obs,
  boolean_T varargin_2_spc_retro, uint8_T varargin_2_max_vel, boolean_T
  varargin_2_obs_detection)
{
 800157e:	b590      	push	{r4, r7, lr}
 8001580:	b087      	sub	sp, #28
 8001582:	af00      	add	r7, sp, #0
 8001584:	ed87 0a03 	vstr	s0, [r7, #12]
 8001588:	edc7 0a02 	vstr	s1, [r7, #8]
 800158c:	4604      	mov	r4, r0
 800158e:	4608      	mov	r0, r1
 8001590:	4611      	mov	r1, r2
 8001592:	461a      	mov	r2, r3
 8001594:	4623      	mov	r3, r4
 8001596:	80fb      	strh	r3, [r7, #6]
 8001598:	4603      	mov	r3, r0
 800159a:	80bb      	strh	r3, [r7, #4]
 800159c:	460b      	mov	r3, r1
 800159e:	807b      	strh	r3, [r7, #2]
 80015a0:	4613      	mov	r3, r2
 80015a2:	803b      	strh	r3, [r7, #0]
  boolean_T e_p;
  boolean_T p;
  p = false;
 80015a4:	2300      	movs	r3, #0
 80015a6:	75bb      	strb	r3, [r7, #22]
  if (varargin_1_obs_detection == varargin_2_obs_detection) {
 80015a8:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80015ac:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 80015b0:	429a      	cmp	r2, r3
 80015b2:	f040 80ee 	bne.w	8001792 <Board1_isequal+0x214>
    if (varargin_1_max_vel == varargin_2_max_vel) {
 80015b6:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80015ba:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 80015be:	429a      	cmp	r2, r3
 80015c0:	f040 80e4 	bne.w	800178c <Board1_isequal+0x20e>
      if (varargin_1_spc_retro == varargin_2_spc_retro) {
 80015c4:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 80015c8:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80015cc:	429a      	cmp	r2, r3
 80015ce:	f040 80da 	bne.w	8001786 <Board1_isequal+0x208>
        if (Board1_isequal_b(varargin_1_mov_obs, varargin_2_mov_obs)) {
 80015d2:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 80015d6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80015da:	4611      	mov	r1, r2
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ffb7 	bl	8001550 <Board1_isequal_b>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	f000 80cb 	beq.w	8001780 <Board1_isequal+0x202>
          if (varargin_1_stateB2.controller_battery ==
 80015ea:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
              varargin_2_stateB2.controller_battery) {
 80015ee:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
          if (varargin_1_stateB2.controller_battery ==
 80015f2:	429a      	cmp	r2, r3
 80015f4:	f040 8081 	bne.w	80016fa <Board1_isequal+0x17c>
            if (varargin_1_stateB2.l_stick_button ==
 80015f8:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
                varargin_2_stateB2.l_stick_button) {
 80015fc:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
            if (varargin_1_stateB2.l_stick_button ==
 8001600:	429a      	cmp	r2, r3
 8001602:	d177      	bne.n	80016f4 <Board1_isequal+0x176>
              if (varargin_1_stateB2.r_stick_button ==
 8001604:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
                  varargin_2_stateB2.r_stick_button) {
 8001608:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
              if (varargin_1_stateB2.r_stick_button ==
 800160c:	429a      	cmp	r2, r3
 800160e:	d16e      	bne.n	80016ee <Board1_isequal+0x170>
                if (varargin_1_stateB2.button4 == varargin_2_stateB2.button4) {
 8001610:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8001614:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8001618:	429a      	cmp	r2, r3
 800161a:	d165      	bne.n	80016e8 <Board1_isequal+0x16a>
                  if (varargin_1_stateB2.button3 == varargin_2_stateB2.button3)
 800161c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001620:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8001624:	429a      	cmp	r2, r3
 8001626:	d15c      	bne.n	80016e2 <Board1_isequal+0x164>
                  {
                    if (varargin_1_stateB2.button2 == varargin_2_stateB2.button2)
 8001628:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800162c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001630:	429a      	cmp	r2, r3
 8001632:	d153      	bne.n	80016dc <Board1_isequal+0x15e>
                    {
                      if (varargin_1_stateB2.button1 ==
 8001634:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
                          varargin_2_stateB2.button1) {
 8001638:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
                      if (varargin_1_stateB2.button1 ==
 800163c:	429a      	cmp	r2, r3
 800163e:	d14a      	bne.n	80016d6 <Board1_isequal+0x158>
                        if (varargin_1_stateB2.controller_x ==
 8001640:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
                            varargin_2_stateB2.controller_x) {
 8001642:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
                        if (varargin_1_stateB2.controller_x ==
 8001646:	429a      	cmp	r2, r3
 8001648:	d142      	bne.n	80016d0 <Board1_isequal+0x152>
                          if (varargin_1_stateB2.controller_y ==
 800164a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
                              varargin_2_stateB2.controller_y) {
 800164c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
                          if (varargin_1_stateB2.controller_y ==
 8001650:	429a      	cmp	r2, r3
 8001652:	d13a      	bne.n	80016ca <Board1_isequal+0x14c>
                            if (varargin_1_stateB2.sonar3 ==
 8001654:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
                                varargin_2_stateB2.sonar3) {
 8001656:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
                            if (varargin_1_stateB2.sonar3 ==
 800165a:	429a      	cmp	r2, r3
 800165c:	d132      	bne.n	80016c4 <Board1_isequal+0x146>
                              if (varargin_1_stateB2.sonar2 ==
 800165e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
                                  varargin_2_stateB2.sonar2) {
 8001660:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
                              if (varargin_1_stateB2.sonar2 ==
 8001664:	429a      	cmp	r2, r3
 8001666:	d12a      	bne.n	80016be <Board1_isequal+0x140>
                                if (varargin_1_stateB2.sonar1 ==
 8001668:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
                                    varargin_2_stateB2.sonar1) {
 800166a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
                                if (varargin_1_stateB2.sonar1 ==
 800166e:	429a      	cmp	r2, r3
 8001670:	d122      	bne.n	80016b8 <Board1_isequal+0x13a>
                                  if (varargin_1_stateB2.gyroYaw ==
 8001672:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
                                      varargin_2_stateB2.gyroYaw) {
 8001676:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
                                  if (varargin_1_stateB2.gyroYaw ==
 800167a:	eeb4 7a67 	vcmp.f32	s14, s15
 800167e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001682:	d116      	bne.n	80016b2 <Board1_isequal+0x134>
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 8001684:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
                                            varargin_2_stateB2.acceleration_x) &&
 8001688:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800168c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001694:	d10a      	bne.n	80016ac <Board1_isequal+0x12e>
                                           (varargin_1_stateB2.acceleration_y ==
 8001696:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
                                            varargin_2_stateB2.acceleration_y));
 800169a:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
                                            varargin_2_stateB2.acceleration_x) &&
 800169e:	eeb4 7a67 	vcmp.f32	s14, s15
 80016a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a6:	d101      	bne.n	80016ac <Board1_isequal+0x12e>
 80016a8:	2301      	movs	r3, #1
 80016aa:	e000      	b.n	80016ae <Board1_isequal+0x130>
 80016ac:	2300      	movs	r3, #0
                                    e_p = ((varargin_1_stateB2.acceleration_x ==
 80016ae:	75fb      	strb	r3, [r7, #23]
 80016b0:	e025      	b.n	80016fe <Board1_isequal+0x180>
                                  } else {
                                    e_p = false;
 80016b2:	2300      	movs	r3, #0
 80016b4:	75fb      	strb	r3, [r7, #23]
 80016b6:	e022      	b.n	80016fe <Board1_isequal+0x180>
                                  }
                                } else {
                                  e_p = false;
 80016b8:	2300      	movs	r3, #0
 80016ba:	75fb      	strb	r3, [r7, #23]
 80016bc:	e01f      	b.n	80016fe <Board1_isequal+0x180>
                                }
                              } else {
                                e_p = false;
 80016be:	2300      	movs	r3, #0
 80016c0:	75fb      	strb	r3, [r7, #23]
 80016c2:	e01c      	b.n	80016fe <Board1_isequal+0x180>
                              }
                            } else {
                              e_p = false;
 80016c4:	2300      	movs	r3, #0
 80016c6:	75fb      	strb	r3, [r7, #23]
 80016c8:	e019      	b.n	80016fe <Board1_isequal+0x180>
                            }
                          } else {
                            e_p = false;
 80016ca:	2300      	movs	r3, #0
 80016cc:	75fb      	strb	r3, [r7, #23]
 80016ce:	e016      	b.n	80016fe <Board1_isequal+0x180>
                          }
                        } else {
                          e_p = false;
 80016d0:	2300      	movs	r3, #0
 80016d2:	75fb      	strb	r3, [r7, #23]
 80016d4:	e013      	b.n	80016fe <Board1_isequal+0x180>
                        }
                      } else {
                        e_p = false;
 80016d6:	2300      	movs	r3, #0
 80016d8:	75fb      	strb	r3, [r7, #23]
 80016da:	e010      	b.n	80016fe <Board1_isequal+0x180>
                      }
                    } else {
                      e_p = false;
 80016dc:	2300      	movs	r3, #0
 80016de:	75fb      	strb	r3, [r7, #23]
 80016e0:	e00d      	b.n	80016fe <Board1_isequal+0x180>
                    }
                  } else {
                    e_p = false;
 80016e2:	2300      	movs	r3, #0
 80016e4:	75fb      	strb	r3, [r7, #23]
 80016e6:	e00a      	b.n	80016fe <Board1_isequal+0x180>
                  }
                } else {
                  e_p = false;
 80016e8:	2300      	movs	r3, #0
 80016ea:	75fb      	strb	r3, [r7, #23]
 80016ec:	e007      	b.n	80016fe <Board1_isequal+0x180>
                }
              } else {
                e_p = false;
 80016ee:	2300      	movs	r3, #0
 80016f0:	75fb      	strb	r3, [r7, #23]
 80016f2:	e004      	b.n	80016fe <Board1_isequal+0x180>
              }
            } else {
              e_p = false;
 80016f4:	2300      	movs	r3, #0
 80016f6:	75fb      	strb	r3, [r7, #23]
 80016f8:	e001      	b.n	80016fe <Board1_isequal+0x180>
            }
          } else {
            e_p = false;
 80016fa:	2300      	movs	r3, #0
 80016fc:	75fb      	strb	r3, [r7, #23]
          }

          if (e_p) {
 80016fe:	7dfb      	ldrb	r3, [r7, #23]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d03a      	beq.n	800177a <Board1_isequal+0x1fc>
            if (varargin_1_stateB1_velocity_BB == varargin_2_stateB1.velocity_BB)
 8001704:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	@ 0x66
 8001708:	f9b7 2000 	ldrsh.w	r2, [r7]
 800170c:	429a      	cmp	r2, r3
 800170e:	d131      	bne.n	8001774 <Board1_isequal+0x1f6>
            {
              if (varargin_1_stateB1_velocity_BA ==
                  varargin_2_stateB1.velocity_BA) {
 8001710:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	@ 0x64
              if (varargin_1_stateB1_velocity_BA ==
 8001714:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001718:	429a      	cmp	r2, r3
 800171a:	d128      	bne.n	800176e <Board1_isequal+0x1f0>
                if (varargin_1_stateB1_velocity_FB ==
                    varargin_2_stateB1.velocity_FB) {
 800171c:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	@ 0x62
                if (varargin_1_stateB1_velocity_FB ==
 8001720:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001724:	429a      	cmp	r2, r3
 8001726:	d11f      	bne.n	8001768 <Board1_isequal+0x1ea>
                  if (varargin_1_stateB1_velocity_FA ==
                      varargin_2_stateB1.velocity_FA) {
 8001728:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	@ 0x60
                  if (varargin_1_stateB1_velocity_FA ==
 800172c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001730:	429a      	cmp	r2, r3
 8001732:	d116      	bne.n	8001762 <Board1_isequal+0x1e4>
                    e_p = ((varargin_1_stateB1_temperature ==
                            varargin_2_stateB1.temperature) &&
 8001734:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001738:	ed97 7a02 	vldr	s14, [r7, #8]
 800173c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001744:	d10a      	bne.n	800175c <Board1_isequal+0x1de>
                           (varargin_1_stateB1_battery_volt ==
                            varargin_2_stateB1.battery_voltage));
 8001746:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
                            varargin_2_stateB1.temperature) &&
 800174a:	ed97 7a03 	vldr	s14, [r7, #12]
 800174e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001756:	d101      	bne.n	800175c <Board1_isequal+0x1de>
 8001758:	2301      	movs	r3, #1
 800175a:	e000      	b.n	800175e <Board1_isequal+0x1e0>
 800175c:	2300      	movs	r3, #0
                    e_p = ((varargin_1_stateB1_temperature ==
 800175e:	75fb      	strb	r3, [r7, #23]
 8001760:	e019      	b.n	8001796 <Board1_isequal+0x218>
                  } else {
                    e_p = false;
 8001762:	2300      	movs	r3, #0
 8001764:	75fb      	strb	r3, [r7, #23]
 8001766:	e016      	b.n	8001796 <Board1_isequal+0x218>
                  }
                } else {
                  e_p = false;
 8001768:	2300      	movs	r3, #0
 800176a:	75fb      	strb	r3, [r7, #23]
 800176c:	e013      	b.n	8001796 <Board1_isequal+0x218>
                }
              } else {
                e_p = false;
 800176e:	2300      	movs	r3, #0
 8001770:	75fb      	strb	r3, [r7, #23]
 8001772:	e010      	b.n	8001796 <Board1_isequal+0x218>
              }
            } else {
              e_p = false;
 8001774:	2300      	movs	r3, #0
 8001776:	75fb      	strb	r3, [r7, #23]
 8001778:	e00d      	b.n	8001796 <Board1_isequal+0x218>
            }
          } else {
            e_p = false;
 800177a:	2300      	movs	r3, #0
 800177c:	75fb      	strb	r3, [r7, #23]
 800177e:	e00a      	b.n	8001796 <Board1_isequal+0x218>
          }
        } else {
          e_p = false;
 8001780:	2300      	movs	r3, #0
 8001782:	75fb      	strb	r3, [r7, #23]
 8001784:	e007      	b.n	8001796 <Board1_isequal+0x218>
        }
      } else {
        e_p = false;
 8001786:	2300      	movs	r3, #0
 8001788:	75fb      	strb	r3, [r7, #23]
 800178a:	e004      	b.n	8001796 <Board1_isequal+0x218>
      }
    } else {
      e_p = false;
 800178c:	2300      	movs	r3, #0
 800178e:	75fb      	strb	r3, [r7, #23]
 8001790:	e001      	b.n	8001796 <Board1_isequal+0x218>
    }
  } else {
    e_p = false;
 8001792:	2300      	movs	r3, #0
 8001794:	75fb      	strb	r3, [r7, #23]
  }

  if (e_p) {
 8001796:	7dfb      	ldrb	r3, [r7, #23]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <Board1_isequal+0x222>
    p = true;
 800179c:	2301      	movs	r3, #1
 800179e:	75bb      	strb	r3, [r7, #22]
  }

  return p;
 80017a0:	7dbb      	ldrb	r3, [r7, #22]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	371c      	adds	r7, #28
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd90      	pop	{r4, r7, pc}
	...

080017ac <Board1_Wait_Decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Decision(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  UART_Wait_Decision(&Board1_DW.receivedDecisionPacket);
 80017b0:	4802      	ldr	r0, [pc, #8]	@ (80017bc <Board1_Wait_Decision+0x10>)
 80017b2:	f004 fe91 	bl	80064d8 <UART_Wait_Decision>
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	200002b0 	.word	0x200002b0

080017c0 <Global_Local_state_transmitted>:

/* Function for Chart: '<Root>/Board1' */
static void Global_Local_state_transmitted(void)
{
 80017c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017c4:	b0a3      	sub	sp, #140	@ 0x8c
 80017c6:	af1c      	add	r7, sp, #112	@ 0x70
  boolean_T b;
  b = Board1_isMTalkhigh();
 80017c8:	f7ff fcc2 	bl	8001150 <Board1_isMTalkhigh>
 80017cc:	4603      	mov	r3, r0
 80017ce:	75fb      	strb	r3, [r7, #23]
  if (b) {
 80017d0:	7dfb      	ldrb	r3, [r7, #23]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d07d      	beq.n	80018d2 <Global_Local_state_transmitted+0x112>
    if (Board1_isequal(Board1_DW.global_state.stateB1.battery_voltage,
 80017d6:	4b5b      	ldr	r3, [pc, #364]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80017d8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80017dc:	4b59      	ldr	r3, [pc, #356]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80017de:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80017e2:	4b58      	ldr	r3, [pc, #352]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80017e4:	f9b3 c040 	ldrsh.w	ip, [r3, #64]	@ 0x40
 80017e8:	4b56      	ldr	r3, [pc, #344]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80017ea:	f9b3 e042 	ldrsh.w	lr, [r3, #66]	@ 0x42
 80017ee:	4b55      	ldr	r3, [pc, #340]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80017f0:	f9b3 8044 	ldrsh.w	r8, [r3, #68]	@ 0x44
 80017f4:	4b53      	ldr	r3, [pc, #332]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80017f6:	f9b3 9046 	ldrsh.w	r9, [r3, #70]	@ 0x46
 80017fa:	4b52      	ldr	r3, [pc, #328]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80017fc:	f893 6068 	ldrb.w	r6, [r3, #104]	@ 0x68
 8001800:	4b50      	ldr	r3, [pc, #320]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001802:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	4b4e      	ldr	r3, [pc, #312]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 800180a:	f893 206a 	ldrb.w	r2, [r3, #106]	@ 0x6a
 800180e:	60ba      	str	r2, [r7, #8]
 8001810:	4b4c      	ldr	r3, [pc, #304]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001812:	f893 106b 	ldrb.w	r1, [r3, #107]	@ 0x6b
 8001816:	6079      	str	r1, [r7, #4]
 8001818:	4b4a      	ldr	r3, [pc, #296]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 800181a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800181e:	4a49      	ldr	r2, [pc, #292]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001820:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 8001824:	4947      	ldr	r1, [pc, #284]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001826:	f891 1032 	ldrb.w	r1, [r1, #50]	@ 0x32
 800182a:	4846      	ldr	r0, [pc, #280]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 800182c:	f890 0033 	ldrb.w	r0, [r0, #51]	@ 0x33
 8001830:	901b      	str	r0, [sp, #108]	@ 0x6c
 8001832:	911a      	str	r1, [sp, #104]	@ 0x68
 8001834:	9219      	str	r2, [sp, #100]	@ 0x64
 8001836:	9318      	str	r3, [sp, #96]	@ 0x60
 8001838:	4b42      	ldr	r3, [pc, #264]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 800183a:	ad10      	add	r5, sp, #64	@ 0x40
 800183c:	f103 0410 	add.w	r4, r3, #16
 8001840:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001842:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001844:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001848:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800184c:	4b3d      	ldr	r3, [pc, #244]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 800184e:	ac0c      	add	r4, sp, #48	@ 0x30
 8001850:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001852:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	910b      	str	r1, [sp, #44]	@ 0x2c
 800185a:	68ba      	ldr	r2, [r7, #8]
 800185c:	920a      	str	r2, [sp, #40]	@ 0x28
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	9309      	str	r3, [sp, #36]	@ 0x24
 8001862:	9608      	str	r6, [sp, #32]
 8001864:	4b37      	ldr	r3, [pc, #220]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001866:	466d      	mov	r5, sp
 8001868:	f103 0448 	add.w	r4, r3, #72	@ 0x48
 800186c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800186e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001870:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001874:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001878:	464b      	mov	r3, r9
 800187a:	4642      	mov	r2, r8
 800187c:	4671      	mov	r1, lr
 800187e:	4660      	mov	r0, ip
 8001880:	eef0 0a47 	vmov.f32	s1, s14
 8001884:	eeb0 0a67 	vmov.f32	s0, s15
 8001888:	f7ff fe79 	bl	800157e <Board1_isequal>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00e      	beq.n	80018b0 <Global_Local_state_transmitted+0xf0>
                       Board1_DW.receivedGlobalStatePacket.global_state.mov_obs,
                       Board1_DW.receivedGlobalStatePacket.global_state.spc_retro,
                       Board1_DW.receivedGlobalStatePacket.global_state.max_vel,
                       Board1_DW.receivedGlobalStatePacket.global_state.obs_detection))
    {
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 8001892:	4b2c      	ldr	r3, [pc, #176]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001894:	2206      	movs	r2, #6
 8001896:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Wait_Decision();
 800189a:	f7ff ff87 	bl	80017ac <Board1_Wait_Decision>
      Board1_resetSTalk();
 800189e:	f7ff fc51 	bl	8001144 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80018a2:	f7ff fc28 	bl	80010f6 <Board1_Get_Timestamp>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4a26      	ldr	r2, [pc, #152]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80018aa:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
  }
}
 80018ae:	e043      	b.n	8001938 <Global_Local_state_transmitted+0x178>
      Board1_exit_internal_Normal();
 80018b0:	f7ff fca8 	bl	8001204 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80018b4:	f7ff fc0d 	bl	80010d2 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Single_Board;
 80018b8:	4b22      	ldr	r3, [pc, #136]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80018ba:	2203      	movs	r2, #3
 80018bc:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_resetSTalk();
 80018c0:	f7ff fc40 	bl	8001144 <Board1_resetSTalk>
      Board1_DW.is_Single_Board = Board1_IN_Other_board_failure;
 80018c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
      Board1_stop_motors();
 80018cc:	f7ff fc4e 	bl	800116c <Board1_stop_motors>
}
 80018d0:	e032      	b.n	8001938 <Global_Local_state_transmitted+0x178>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80018d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80018d4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80018d8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fbea 	bl	80010b6 <Board1_Check_Timeout_Us>
 80018e2:	4603      	mov	r3, r0
 80018e4:	75fb      	strb	r3, [r7, #23]
    if (b) {
 80018e6:	7dfb      	ldrb	r3, [r7, #23]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d025      	beq.n	8001938 <Global_Local_state_transmitted+0x178>
      if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 80018ec:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80018ee:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d110      	bne.n	8001918 <Global_Local_state_transmitted+0x158>
        Board1_DW.retransmitted = 1U;
 80018f6:	4b13      	ldr	r3, [pc, #76]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 80018f8:	2201      	movs	r2, #1
 80018fa:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 80018fe:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001900:	220c      	movs	r2, #12
 8001902:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Send_Global_State();
 8001906:	f7ff fe19 	bl	800153c <Board1_Send_Global_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 800190a:	f7ff fbf4 	bl	80010f6 <Board1_Get_Timestamp>
 800190e:	4603      	mov	r3, r0
 8001910:	4a0c      	ldr	r2, [pc, #48]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001912:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8001916:	e00f      	b.n	8001938 <Global_Local_state_transmitted+0x178>
        Board1_stop_motors();
 8001918:	f7ff fc28 	bl	800116c <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800191c:	f7ff fc72 	bl	8001204 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8001920:	f7ff fbd7 	bl	80010d2 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8001924:	4b07      	ldr	r3, [pc, #28]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001926:	2201      	movs	r2, #1
 8001928:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 800192c:	f7ff fbd7 	bl	80010de <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8001930:	4b04      	ldr	r3, [pc, #16]	@ (8001944 <Global_Local_state_transmitted+0x184>)
 8001932:	2202      	movs	r2, #2
 8001934:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 8001938:	bf00      	nop
 800193a:	371c      	adds	r7, #28
 800193c:	46bd      	mov	sp, r7
 800193e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001942:	bf00      	nop
 8001944:	20000244 	.word	0x20000244

08001948 <Board1_Send_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Send_Local_State(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  UART_Send_Local_State(&Board1_DW.state);
 800194c:	4802      	ldr	r0, [pc, #8]	@ (8001958 <Board1_Send_Local_State+0x10>)
 800194e:	f004 fcff 	bl	8006350 <UART_Send_Local_State>
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000308 	.word	0x20000308

0800195c <Board1_Wait_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_Global_State(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  UART_Wait_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 8001960:	4802      	ldr	r0, [pc, #8]	@ (800196c <Board1_Wait_Global_State+0x10>)
 8001962:	f004 fda7 	bl	80064b4 <UART_Wait_GlobalState>
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20000244 	.word	0x20000244

08001970 <Board_Verify_Decision_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board_Verify_Decision_Integrity(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  return CRC_Check_Decision(&Board1_DW.receivedDecisionPacket);
 8001974:	4802      	ldr	r0, [pc, #8]	@ (8001980 <Board_Verify_Decision_Integrity+0x10>)
 8001976:	f004 fe49 	bl	800660c <CRC_Check_Decision>
 800197a:	4603      	mov	r3, r0
}
 800197c:	4618      	mov	r0, r3
 800197e:	bd80      	pop	{r7, pc}
 8001980:	200002b0 	.word	0x200002b0

08001984 <Board1_Critical_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Critical_Voltage(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return Board1_DW.global_state.stateB1.battery_voltage <=
 8001988:	4b08      	ldr	r3, [pc, #32]	@ (80019ac <Board1_Critical_Voltage+0x28>)
 800198a:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800198e:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001992:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800199a:	bf94      	ite	ls
 800199c:	2301      	movls	r3, #1
 800199e:	2300      	movhi	r3, #0
 80019a0:	b2db      	uxtb	r3, r3
    Board1_CRITICAL_VOLTAGE;
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	20000244 	.word	0x20000244

080019b0 <Board1_Is_Rover_Stationary>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Stationary(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
  int32_T b_k;
  int16_T b_y;
  boolean_T b_x[4];
  boolean_T exitg1;
  boolean_T y;
  if (Board1_DW.global_state.stateB1.velocity_FA < 0) {
 80019b6:	4b55      	ldr	r3, [pc, #340]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 80019b8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80019bc:	2b00      	cmp	r3, #0
 80019be:	da10      	bge.n	80019e2 <Board1_Is_Rover_Stationary+0x32>
    b_k = -Board1_DW.global_state.stateB1.velocity_FA;
 80019c0:	4b52      	ldr	r3, [pc, #328]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 80019c2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80019c6:	425b      	negs	r3, r3
 80019c8:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_FA > 32767) {
 80019ca:	4b50      	ldr	r3, [pc, #320]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 80019cc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80019d0:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80019d4:	d102      	bne.n	80019dc <Board1_Is_Rover_Stationary+0x2c>
      b_k = 32767;
 80019d6:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80019da:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	817b      	strh	r3, [r7, #10]
 80019e0:	e003      	b.n	80019ea <Board1_Is_Rover_Stationary+0x3a>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_FA;
 80019e2:	4b4a      	ldr	r3, [pc, #296]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 80019e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80019e8:	817b      	strh	r3, [r7, #10]
  }

  b_x[0] = (b_y <= Board1_STOP_THRESHOLD);
 80019ea:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	bfd4      	ite	le
 80019f2:	2301      	movle	r3, #1
 80019f4:	2300      	movgt	r3, #0
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	713b      	strb	r3, [r7, #4]
  if (Board1_DW.global_state.stateB1.velocity_FB < 0) {
 80019fa:	4b44      	ldr	r3, [pc, #272]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 80019fc:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	da10      	bge.n	8001a26 <Board1_Is_Rover_Stationary+0x76>
    b_k = -Board1_DW.global_state.stateB1.velocity_FB;
 8001a04:	4b41      	ldr	r3, [pc, #260]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a06:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a0a:	425b      	negs	r3, r3
 8001a0c:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_FB > 32767) {
 8001a0e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a10:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001a14:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a18:	d102      	bne.n	8001a20 <Board1_Is_Rover_Stationary+0x70>
      b_k = 32767;
 8001a1a:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a1e:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	817b      	strh	r3, [r7, #10]
 8001a24:	e003      	b.n	8001a2e <Board1_Is_Rover_Stationary+0x7e>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_FB;
 8001a26:	4b39      	ldr	r3, [pc, #228]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a28:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001a2c:	817b      	strh	r3, [r7, #10]
  }

  b_x[1] = (b_y <= Board1_STOP_THRESHOLD);
 8001a2e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	bfd4      	ite	le
 8001a36:	2301      	movle	r3, #1
 8001a38:	2300      	movgt	r3, #0
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	717b      	strb	r3, [r7, #5]
  if (Board1_DW.global_state.stateB1.velocity_BA < 0) {
 8001a3e:	4b33      	ldr	r3, [pc, #204]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a40:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	da10      	bge.n	8001a6a <Board1_Is_Rover_Stationary+0xba>
    b_k = -Board1_DW.global_state.stateB1.velocity_BA;
 8001a48:	4b30      	ldr	r3, [pc, #192]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a4a:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001a4e:	425b      	negs	r3, r3
 8001a50:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_BA > 32767) {
 8001a52:	4b2e      	ldr	r3, [pc, #184]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a54:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001a58:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001a5c:	d102      	bne.n	8001a64 <Board1_Is_Rover_Stationary+0xb4>
      b_k = 32767;
 8001a5e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001a62:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	817b      	strh	r3, [r7, #10]
 8001a68:	e003      	b.n	8001a72 <Board1_Is_Rover_Stationary+0xc2>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_BA;
 8001a6a:	4b28      	ldr	r3, [pc, #160]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a70:	817b      	strh	r3, [r7, #10]
  }

  b_x[2] = (b_y <= Board1_STOP_THRESHOLD);
 8001a72:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	bfd4      	ite	le
 8001a7a:	2301      	movle	r3, #1
 8001a7c:	2300      	movgt	r3, #0
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	71bb      	strb	r3, [r7, #6]
  if (Board1_DW.global_state.stateB1.velocity_BB < 0) {
 8001a82:	4b22      	ldr	r3, [pc, #136]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a84:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	da10      	bge.n	8001aae <Board1_Is_Rover_Stationary+0xfe>
    b_k = -Board1_DW.global_state.stateB1.velocity_BB;
 8001a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a8e:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001a92:	425b      	negs	r3, r3
 8001a94:	60fb      	str	r3, [r7, #12]
    if (-Board1_DW.global_state.stateB1.velocity_BB > 32767) {
 8001a96:	4b1d      	ldr	r3, [pc, #116]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001a98:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001a9c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001aa0:	d102      	bne.n	8001aa8 <Board1_Is_Rover_Stationary+0xf8>
      b_k = 32767;
 8001aa2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001aa6:	60fb      	str	r3, [r7, #12]
    }

    b_y = (int16_T)b_k;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	817b      	strh	r3, [r7, #10]
 8001aac:	e003      	b.n	8001ab6 <Board1_Is_Rover_Stationary+0x106>
  } else {
    b_y = Board1_DW.global_state.stateB1.velocity_BB;
 8001aae:	4b17      	ldr	r3, [pc, #92]	@ (8001b0c <Board1_Is_Rover_Stationary+0x15c>)
 8001ab0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001ab4:	817b      	strh	r3, [r7, #10]
  }

  b_x[3] = (b_y <= Board1_STOP_THRESHOLD);
 8001ab6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	bfd4      	ite	le
 8001abe:	2301      	movle	r3, #1
 8001ac0:	2300      	movgt	r3, #0
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	71fb      	strb	r3, [r7, #7]
  y = true;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	723b      	strb	r3, [r7, #8]
  b_k = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	727b      	strb	r3, [r7, #9]
  while ((!exitg1) && (b_k < 4)) {
 8001ad2:	e00d      	b.n	8001af0 <Board1_Is_Rover_Stationary+0x140>
    if (!b_x[b_k]) {
 8001ad4:	1d3a      	adds	r2, r7, #4
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	4413      	add	r3, r2
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d104      	bne.n	8001aea <Board1_Is_Rover_Stationary+0x13a>
      y = false;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	723b      	strb	r3, [r7, #8]
      exitg1 = true;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	727b      	strb	r3, [r7, #9]
 8001ae8:	e002      	b.n	8001af0 <Board1_Is_Rover_Stationary+0x140>
    } else {
      b_k++;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	3301      	adds	r3, #1
 8001aee:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (b_k < 4)) {
 8001af0:	7a7b      	ldrb	r3, [r7, #9]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d102      	bne.n	8001afc <Board1_Is_Rover_Stationary+0x14c>
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	2b03      	cmp	r3, #3
 8001afa:	ddeb      	ble.n	8001ad4 <Board1_Is_Rover_Stationary+0x124>
    }
  }

  return y;
 8001afc:	7a3b      	ldrb	r3, [r7, #8]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3714      	adds	r7, #20
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000244 	.word	0x20000244

08001b10 <Board1_Emergency_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_B_Pressed(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001b14:	4b0c      	ldr	r3, [pc, #48]	@ (8001b48 <Board1_Emergency_B_Pressed+0x38>)
 8001b16:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button4 &&
 8001b1a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d10b      	bne.n	8001b3a <Board1_Emergency_B_Pressed+0x2a>
 8001b22:	4b09      	ldr	r3, [pc, #36]	@ (8001b48 <Board1_Emergency_B_Pressed+0x38>)
 8001b24:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d006      	beq.n	8001b3a <Board1_Emergency_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001b2c:	4b06      	ldr	r3, [pc, #24]	@ (8001b48 <Board1_Emergency_B_Pressed+0x38>)
 8001b2e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button4 &&
 8001b32:	2b05      	cmp	r3, #5
 8001b34:	d901      	bls.n	8001b3a <Board1_Emergency_B_Pressed+0x2a>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <Board1_Emergency_B_Pressed+0x2c>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr
 8001b48:	20000244 	.word	0x20000244

08001b4c <Board1_Turn_Left>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Left(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = -20.0F;
 8001b50:	4b0a      	ldr	r3, [pc, #40]	@ (8001b7c <Board1_Turn_Left+0x30>)
 8001b52:	4a0b      	ldr	r2, [pc, #44]	@ (8001b80 <Board1_Turn_Left+0x34>)
 8001b54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = Board1_TURN_RPM;
 8001b58:	4b08      	ldr	r3, [pc, #32]	@ (8001b7c <Board1_Turn_Left+0x30>)
 8001b5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b84 <Board1_Turn_Left+0x38>)
 8001b5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = -20.0F;
 8001b60:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <Board1_Turn_Left+0x30>)
 8001b62:	4a07      	ldr	r2, [pc, #28]	@ (8001b80 <Board1_Turn_Left+0x34>)
 8001b64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = Board1_TURN_RPM;
 8001b68:	4b04      	ldr	r3, [pc, #16]	@ (8001b7c <Board1_Turn_Left+0x30>)
 8001b6a:	4a06      	ldr	r2, [pc, #24]	@ (8001b84 <Board1_Turn_Left+0x38>)
 8001b6c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	20000244 	.word	0x20000244
 8001b80:	c1a00000 	.word	0xc1a00000
 8001b84:	41a00000 	.word	0x41a00000

08001b88 <Board1_Turn_Right>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Right(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_RPM;
 8001b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb8 <Board1_Turn_Right+0x30>)
 8001b8e:	4a0b      	ldr	r2, [pc, #44]	@ (8001bbc <Board1_Turn_Right+0x34>)
 8001b90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -20.0F;
 8001b94:	4b08      	ldr	r3, [pc, #32]	@ (8001bb8 <Board1_Turn_Right+0x30>)
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <Board1_Turn_Right+0x38>)
 8001b98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_RPM;
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <Board1_Turn_Right+0x30>)
 8001b9e:	4a07      	ldr	r2, [pc, #28]	@ (8001bbc <Board1_Turn_Right+0x34>)
 8001ba0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -20.0F;
 8001ba4:	4b04      	ldr	r3, [pc, #16]	@ (8001bb8 <Board1_Turn_Right+0x30>)
 8001ba6:	4a06      	ldr	r2, [pc, #24]	@ (8001bc0 <Board1_Turn_Right+0x38>)
 8001ba8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	20000244 	.word	0x20000244
 8001bbc:	41a00000 	.word	0x41a00000
 8001bc0:	c1a00000 	.word	0xc1a00000

08001bc4 <Board1_Update_Angle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Angle(real32_T yaw)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	ed87 0a01 	vstr	s0, [r7, #4]
  Board1_DW.angle += (yaw + Board1_DW.prevYaw) * 0.5F * Board1_PERIOD;
 8001bce:	4b10      	ldr	r3, [pc, #64]	@ (8001c10 <Board1_Update_Angle+0x4c>)
 8001bd0:	ed93 7a35 	vldr	s14, [r3, #212]	@ 0xd4
 8001bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8001c10 <Board1_Update_Angle+0x4c>)
 8001bd6:	edd3 6a36 	vldr	s13, [r3, #216]	@ 0xd8
 8001bda:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001be2:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8001be6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001bea:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001c14 <Board1_Update_Angle+0x50>
 8001bee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001bf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bf6:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <Board1_Update_Angle+0x4c>)
 8001bf8:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
  Board1_DW.prevYaw = yaw;
 8001bfc:	4a04      	ldr	r2, [pc, #16]	@ (8001c10 <Board1_Update_Angle+0x4c>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	20000244 	.word	0x20000244
 8001c14:	3d75c28f 	.word	0x3d75c28f

08001c18 <Board1_Stop_Motors>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Stop_Motors(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = 0.0F;
 8001c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c50 <Board1_Stop_Motors+0x38>)
 8001c1e:	f04f 0200 	mov.w	r2, #0
 8001c22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = 0.0F;
 8001c26:	4b0a      	ldr	r3, [pc, #40]	@ (8001c50 <Board1_Stop_Motors+0x38>)
 8001c28:	f04f 0200 	mov.w	r2, #0
 8001c2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = 0.0F;
 8001c30:	4b07      	ldr	r3, [pc, #28]	@ (8001c50 <Board1_Stop_Motors+0x38>)
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = 0.0F;
 8001c3a:	4b05      	ldr	r3, [pc, #20]	@ (8001c50 <Board1_Stop_Motors+0x38>)
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	20000244 	.word	0x20000244

08001c54 <Board1_Emergency_sonar_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Emergency_sonar_routine(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8001c5a:	f7ff ff59 	bl	8001b10 <Board1_Emergency_B_Pressed>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d012      	beq.n	8001c8e <Board1_Emergency_sonar_routine+0x3a>
    Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001c68:	4b7b      	ldr	r3, [pc, #492]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8001c70:	4b79      	ldr	r3, [pc, #484]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001c72:	2202      	movs	r2, #2
 8001c74:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8001c78:	4b77      	ldr	r3, [pc, #476]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board1_Stop_Motors();
 8001c80:	f7ff ffca 	bl	8001c18 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8001c84:	4b74      	ldr	r3, [pc, #464]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001c86:	2202      	movs	r2, #2
 8001c88:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
      }
      break;
    }
  }
}
 8001c8c:	e0e0      	b.n	8001e50 <Board1_Emergency_sonar_routine+0x1fc>
    switch (Board1_DW.is_Emergency_sonar_routine) {
 8001c8e:	4b72      	ldr	r3, [pc, #456]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001c90:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8001c94:	3b01      	subs	r3, #1
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	f200 80da 	bhi.w	8001e50 <Board1_Emergency_sonar_routine+0x1fc>
 8001c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8001ca4 <Board1_Emergency_sonar_routine+0x50>)
 8001c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca2:	bf00      	nop
 8001ca4:	08001cb9 	.word	0x08001cb9
 8001ca8:	08001d3b 	.word	0x08001d3b
 8001cac:	08001d4d 	.word	0x08001d4d
 8001cb0:	08001d5f 	.word	0x08001d5f
 8001cb4:	08001dd3 	.word	0x08001dd3
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001cb8:	4b67      	ldr	r3, [pc, #412]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001cba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001cbe:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d104      	bne.n	8001cd0 <Board1_Emergency_sonar_routine+0x7c>
        b = Board1_Is_Rover_Stationary();
 8001cc6:	f7ff fe73 	bl	80019b0 <Board1_Is_Rover_Stationary>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	71fb      	strb	r3, [r7, #7]
 8001cce:	e001      	b.n	8001cd4 <Board1_Emergency_sonar_routine+0x80>
        b = false;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f000 80b5 	beq.w	8001e46 <Board1_Emergency_sonar_routine+0x1f2>
        if (Board1_DW.global_state.stateB2.sonar3 > Board1_DW.distance_threshold)
 8001cdc:	4b5e      	ldr	r3, [pc, #376]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001cde:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8001ce2:	4b5d      	ldr	r3, [pc, #372]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001ce4:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d90a      	bls.n	8001d02 <Board1_Emergency_sonar_routine+0xae>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001cec:	4b5a      	ldr	r3, [pc, #360]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001cee:	2205      	movs	r2, #5
 8001cf0:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board1_Turn_Right();
 8001cf4:	f7ff ff48 	bl	8001b88 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 8001cf8:	4b57      	ldr	r3, [pc, #348]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d00:	e0a1      	b.n	8001e46 <Board1_Emergency_sonar_routine+0x1f2>
        } else if (Board1_DW.global_state.stateB2.sonar1 >
 8001d02:	4b55      	ldr	r3, [pc, #340]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d04:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
                   Board1_DW.distance_threshold) {
 8001d08:	4b53      	ldr	r3, [pc, #332]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d0a:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
        } else if (Board1_DW.global_state.stateB2.sonar1 >
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d90a      	bls.n	8001d28 <Board1_Emergency_sonar_routine+0xd4>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001d12:	4b51      	ldr	r3, [pc, #324]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d14:	2204      	movs	r2, #4
 8001d16:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board1_Turn_Left();
 8001d1a:	f7ff ff17 	bl	8001b4c <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8001d1e:	4b4e      	ldr	r3, [pc, #312]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001d26:	e08e      	b.n	8001e46 <Board1_Emergency_sonar_routine+0x1f2>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d28:	4b4b      	ldr	r3, [pc, #300]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8001d30:	4b49      	ldr	r3, [pc, #292]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d32:	2208      	movs	r2, #8
 8001d34:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      break;
 8001d38:	e085      	b.n	8001e46 <Board1_Emergency_sonar_routine+0x1f2>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d3a:	4b47      	ldr	r3, [pc, #284]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8001d42:	4b45      	ldr	r3, [pc, #276]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d44:	2208      	movs	r2, #8
 8001d46:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      break;
 8001d4a:	e081      	b.n	8001e50 <Board1_Emergency_sonar_routine+0x1fc>
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8001d4c:	4b42      	ldr	r3, [pc, #264]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8001d54:	4b40      	ldr	r3, [pc, #256]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d56:	2208      	movs	r2, #8
 8001d58:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      break;
 8001d5c:	e078      	b.n	8001e50 <Board1_Emergency_sonar_routine+0x1fc>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001d5e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001d64:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d16e      	bne.n	8001e4a <Board1_Emergency_sonar_routine+0x1f6>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001d6c:	4b3a      	ldr	r3, [pc, #232]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d6e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001d72:	eeb0 0a67 	vmov.f32	s0, s15
 8001d76:	f7ff ff25 	bl	8001bc4 <Board1_Update_Angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001d7a:	4b37      	ldr	r3, [pc, #220]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d7c:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001d80:	eef0 7ae7 	vabs.f32	s15, s15
 8001d84:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001e5c <Board1_Emergency_sonar_routine+0x208>
 8001d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d90:	db14      	blt.n	8001dbc <Board1_Emergency_sonar_routine+0x168>
          Board1_DW.angle = 0.0F;
 8001d92:	4b31      	ldr	r3, [pc, #196]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_left_rotation;
 8001da6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001da8:	2202      	movs	r2, #2
 8001daa:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board1_Stop_Motors();
 8001dae:	f7ff ff33 	bl	8001c18 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8001db2:	4b29      	ldr	r3, [pc, #164]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001dba:	e046      	b.n	8001e4a <Board1_Emergency_sonar_routine+0x1f6>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_left;
 8001dbc:	4b26      	ldr	r3, [pc, #152]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001dbe:	2204      	movs	r2, #4
 8001dc0:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board1_Turn_Left();
 8001dc4:	f7ff fec2 	bl	8001b4c <Board1_Turn_Left>
          Board1_DW.decision.brk_mode = NONE;
 8001dc8:	4b23      	ldr	r3, [pc, #140]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001dd0:	e03b      	b.n	8001e4a <Board1_Emergency_sonar_routine+0x1f6>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8001dd2:	4b21      	ldr	r3, [pc, #132]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001dd4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001dd8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d136      	bne.n	8001e4e <Board1_Emergency_sonar_routine+0x1fa>
        Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8001de0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001de2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001de6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dea:	f7ff feeb 	bl	8001bc4 <Board1_Update_Angle>
        if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8001dee:	4b1a      	ldr	r3, [pc, #104]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001df0:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8001df4:	eef0 7ae7 	vabs.f32	s15, s15
 8001df8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001e5c <Board1_Emergency_sonar_routine+0x208>
 8001dfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e04:	db14      	blt.n	8001e30 <Board1_Emergency_sonar_routine+0x1dc>
          Board1_DW.angle = 0.0F;
 8001e06:	4b14      	ldr	r3, [pc, #80]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001e08:	f04f 0200 	mov.w	r2, #0
 8001e0c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8001e10:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001e12:	f04f 0200 	mov.w	r2, #0
 8001e16:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Stop_right_rotation;
 8001e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001e1c:	2203      	movs	r2, #3
 8001e1e:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board1_Stop_Motors();
 8001e22:	f7ff fef9 	bl	8001c18 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = NONE;
 8001e26:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e2e:	e00e      	b.n	8001e4e <Board1_Emergency_sonar_routine+0x1fa>
          Board1_DW.is_Emergency_sonar_routine = Board1_IN_Turn_right;
 8001e30:	4b09      	ldr	r3, [pc, #36]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001e32:	2205      	movs	r2, #5
 8001e34:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
          Board1_Turn_Right();
 8001e38:	f7ff fea6 	bl	8001b88 <Board1_Turn_Right>
          Board1_DW.decision.brk_mode = NONE;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <Board1_Emergency_sonar_routine+0x204>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      break;
 8001e44:	e003      	b.n	8001e4e <Board1_Emergency_sonar_routine+0x1fa>
      break;
 8001e46:	bf00      	nop
 8001e48:	e002      	b.n	8001e50 <Board1_Emergency_sonar_routine+0x1fc>
      break;
 8001e4a:	bf00      	nop
 8001e4c:	e000      	b.n	8001e50 <Board1_Emergency_sonar_routine+0x1fc>
      break;
 8001e4e:	bf00      	nop
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20000244 	.word	0x20000244
 8001e5c:	42340000 	.word	0x42340000

08001e60 <Board1_Near_Obstacle>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Near_Obstacle(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  if (Board1_DW.global_state.obs_detection) {
 8001e64:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001e66:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d004      	beq.n	8001e78 <Board1_Near_Obstacle+0x18>
    Board1_DW.distance_threshold = Board1_IMM_DISTANCE;
 8001e6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001e70:	2246      	movs	r2, #70	@ 0x46
 8001e72:	f8a3 20fe 	strh.w	r2, [r3, #254]	@ 0xfe
 8001e76:	e003      	b.n	8001e80 <Board1_Near_Obstacle+0x20>
  } else {
    Board1_DW.distance_threshold = Board1_PROTECTION_DISTANCE;
 8001e78:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001e7a:	2228      	movs	r2, #40	@ 0x28
 8001e7c:	f8a3 20fe 	strh.w	r2, [r3, #254]	@ 0xfe
  }

  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001e80:	4b13      	ldr	r3, [pc, #76]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001e82:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001e86:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d119      	bne.n	8001ec2 <Board1_Near_Obstacle+0x62>
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 8001e8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001e90:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 8001e94:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001e96:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d90f      	bls.n	8001ebe <Board1_Near_Obstacle+0x5e>
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 8001e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001ea0:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 8001ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001ea6:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
    ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d907      	bls.n	8001ebe <Board1_Near_Obstacle+0x5e>
     (Board1_DW.global_state.stateB2.sonar3 <= Board1_DW.distance_threshold));
 8001eae:	4b08      	ldr	r3, [pc, #32]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001eb0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8001eb4:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <Board1_Near_Obstacle+0x70>)
 8001eb6:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
     (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d801      	bhi.n	8001ec2 <Board1_Near_Obstacle+0x62>
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <Board1_Near_Obstacle+0x64>
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	b2db      	uxtb	r3, r3
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	20000244 	.word	0x20000244

08001ed4 <Board1_Stop_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_B_Pressed(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f0c <Board1_Stop_B_Pressed+0x38>)
 8001eda:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    Board1_DW.global_state.stateB2.button3 &&
 8001ede:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d10b      	bne.n	8001efe <Board1_Stop_B_Pressed+0x2a>
 8001ee6:	4b09      	ldr	r3, [pc, #36]	@ (8001f0c <Board1_Stop_B_Pressed+0x38>)
 8001ee8:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d006      	beq.n	8001efe <Board1_Stop_B_Pressed+0x2a>
    (Board1_DW.global_state.stateB2.controller_battery >
 8001ef0:	4b06      	ldr	r3, [pc, #24]	@ (8001f0c <Board1_Stop_B_Pressed+0x38>)
 8001ef2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    Board1_DW.global_state.stateB2.button3 &&
 8001ef6:	2b05      	cmp	r3, #5
 8001ef8:	d901      	bls.n	8001efe <Board1_Stop_B_Pressed+0x2a>
 8001efa:	2301      	movs	r3, #1
 8001efc:	e000      	b.n	8001f00 <Board1_Stop_B_Pressed+0x2c>
 8001efe:	2300      	movs	r3, #0
 8001f00:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	20000244 	.word	0x20000244

08001f10 <Board1_Process_Evasive_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_Evasive_Commands(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
  int32_T steering_dir;
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 8001f16:	4b76      	ldr	r3, [pc, #472]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 8001f18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001f1c:	ee07 3a90 	vmov	s15, r3
 8001f20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f24:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80020f4 <Board1_Process_Evasive_Commands+0x1e4>
 8001f28:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001f2c:	eddf 6a71 	vldr	s13, [pc, #452]	@ 80020f4 <Board1_Process_Evasive_Commands+0x1e4>
 8001f30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f34:	edc7 7a01 	vstr	s15, [r7, #4]
              Board1_CENTER) / Board1_CENTER;
  switch (Board1_DW.global_state.mov_obs) {
 8001f38:	4b6d      	ldr	r3, [pc, #436]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 8001f3a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	d004      	beq.n	8001f4c <Board1_Process_Evasive_Commands+0x3c>
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d106      	bne.n	8001f54 <Board1_Process_Evasive_Commands+0x44>
   case MOVING_FROM_RIGHT:
    steering_dir = 1;
 8001f46:	2301      	movs	r3, #1
 8001f48:	60fb      	str	r3, [r7, #12]
    break;
 8001f4a:	e006      	b.n	8001f5a <Board1_Process_Evasive_Commands+0x4a>

   case MOVING_FROM_LEFT:
    steering_dir = -1;
 8001f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f50:	60fb      	str	r3, [r7, #12]
    break;
 8001f52:	e002      	b.n	8001f5a <Board1_Process_Evasive_Commands+0x4a>

   default:
    steering_dir = 1;
 8001f54:	2301      	movs	r3, #1
 8001f56:	60fb      	str	r3, [r7, #12]
    break;
 8001f58:	bf00      	nop
  }

  forward = throttle * (real32_T)Board1_DW.global_state.max_vel;
 8001f5a:	4b65      	ldr	r3, [pc, #404]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 8001f5c:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8001f60:	ee07 3a90 	vmov	s15, r3
 8001f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f68:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f70:	edc7 7a02 	vstr	s15, [r7, #8]
  throttle = fabsf(throttle);
 8001f74:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f78:	eef0 7ae7 	vabs.f32	s15, s15
 8001f7c:	edc7 7a01 	vstr	s15, [r7, #4]
  turn = (0.3F * throttle + Board1_MIN_TURN_SCALE_EVASIVE) * (real32_T)
 8001f80:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f84:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80020f8 <Board1_Process_Evasive_Commands+0x1e8>
 8001f88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f8c:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 80020fc <Board1_Process_Evasive_Commands+0x1ec>
 8001f90:	ee37 7a87 	vadd.f32	s14, s15, s14
    (steering_dir * Board1_DW.global_state.max_vel);
 8001f94:	4b56      	ldr	r3, [pc, #344]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 8001f96:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	fb02 f303 	mul.w	r3, r2, r3
  turn = (0.3F * throttle + Board1_MIN_TURN_SCALE_EVASIVE) * (real32_T)
 8001fa2:	ee07 3a90 	vmov	s15, r3
 8001fa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001faa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fae:	edc7 7a00 	vstr	s15, [r7]
  if (throttle >= Board1_PURE_TURN_EPS) {
 8001fb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fb6:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002100 <Board1_Process_Evasive_Commands+0x1f0>
 8001fba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc2:	db35      	blt.n	8002030 <Board1_Process_Evasive_Commands+0x120>
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 8001fc4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fc8:	eef0 7ae7 	vabs.f32	s15, s15
 8001fcc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8002104 <Board1_Process_Evasive_Commands+0x1f4>
 8001fd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fd4:	edc7 7a01 	vstr	s15, [r7, #4]
    if (fabsf(turn) > throttle) {
 8001fd8:	edd7 7a00 	vldr	s15, [r7]
 8001fdc:	eef0 7ae7 	vabs.f32	s15, s15
 8001fe0:	ed97 7a01 	vldr	s14, [r7, #4]
 8001fe4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fec:	d520      	bpl.n	8002030 <Board1_Process_Evasive_Commands+0x120>
      if (turn < 0.0F) {
 8001fee:	edd7 7a00 	vldr	s15, [r7]
 8001ff2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ffa:	d503      	bpl.n	8002004 <Board1_Process_Evasive_Commands+0xf4>
        steering_dir = -1;
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	e00a      	b.n	800201a <Board1_Process_Evasive_Commands+0x10a>
      } else {
        steering_dir = (turn > 0.0F);
 8002004:	edd7 7a00 	vldr	s15, [r7]
 8002008:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800200c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002010:	bfcc      	ite	gt
 8002012:	2301      	movgt	r3, #1
 8002014:	2300      	movle	r3, #0
 8002016:	b2db      	uxtb	r3, r3
 8002018:	60fb      	str	r3, [r7, #12]
      }

      turn = (real32_T)steering_dir * throttle;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	ee07 3a90 	vmov	s15, r3
 8002020:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002024:	ed97 7a01 	vldr	s14, [r7, #4]
 8002028:	ee67 7a27 	vmul.f32	s15, s14, s15
 800202c:	edc7 7a00 	vstr	s15, [r7]
    }
  }

  throttle = forward + turn;
 8002030:	ed97 7a02 	vldr	s14, [r7, #8]
 8002034:	edd7 7a00 	vldr	s15, [r7]
 8002038:	ee77 7a27 	vadd.f32	s15, s14, s15
 800203c:	edc7 7a01 	vstr	s15, [r7, #4]
  forward -= turn;
 8002040:	ed97 7a02 	vldr	s14, [r7, #8]
 8002044:	edd7 7a00 	vldr	s15, [r7]
 8002048:	ee77 7a67 	vsub.f32	s15, s14, s15
 800204c:	edc7 7a02 	vstr	s15, [r7, #8]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002050:	edd7 7a01 	vldr	s15, [r7, #4]
 8002054:	eeb0 7ae7 	vabs.f32	s14, s15
 8002058:	edd7 7a02 	vldr	s15, [r7, #8]
 800205c:	eef0 7ae7 	vabs.f32	s15, s15
 8002060:	eef0 0a67 	vmov.f32	s1, s15
 8002064:	eeb0 0a47 	vmov.f32	s0, s14
 8002068:	f015 fabc 	bl	80175e4 <fmaxf>
 800206c:	ed87 0a00 	vstr	s0, [r7]
  if (turn > Board1_DW.global_state.max_vel) {
 8002070:	4b1f      	ldr	r3, [pc, #124]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 8002072:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002076:	ee07 3a90 	vmov	s15, r3
 800207a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800207e:	ed97 7a00 	vldr	s14, [r7]
 8002082:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208a:	dd1c      	ble.n	80020c6 <Board1_Process_Evasive_Commands+0x1b6>
    turn = (real32_T)Board1_DW.global_state.max_vel / turn;
 800208c:	4b18      	ldr	r3, [pc, #96]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 800208e:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002092:	ee07 3a90 	vmov	s15, r3
 8002096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800209a:	ed97 7a00 	vldr	s14, [r7]
 800209e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020a2:	edc7 7a00 	vstr	s15, [r7]
    throttle *= turn;
 80020a6:	ed97 7a01 	vldr	s14, [r7, #4]
 80020aa:	edd7 7a00 	vldr	s15, [r7]
 80020ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020b2:	edc7 7a01 	vstr	s15, [r7, #4]
    forward *= turn;
 80020b6:	ed97 7a02 	vldr	s14, [r7, #8]
 80020ba:	edd7 7a00 	vldr	s15, [r7]
 80020be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020c2:	edc7 7a02 	vstr	s15, [r7, #8]
  }

  Board1_DW.decision.rif_FA = throttle;
 80020c6:	4a0a      	ldr	r2, [pc, #40]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 80020ce:	4a08      	ldr	r2, [pc, #32]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 80020d6:	4a06      	ldr	r2, [pc, #24]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 80020de:	4a04      	ldr	r2, [pc, #16]	@ (80020f0 <Board1_Process_Evasive_Commands+0x1e0>)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80020e6:	bf00      	nop
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000244 	.word	0x20000244
 80020f4:	437f0000 	.word	0x437f0000
 80020f8:	3e99999a 	.word	0x3e99999a
 80020fc:	3e4ccccd 	.word	0x3e4ccccd
 8002100:	3c23d70a 	.word	0x3c23d70a
 8002104:	3eb33333 	.word	0x3eb33333

08002108 <Board1_Is_Rover_Moving_Forward>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Is_Rover_Moving_Forward(void)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
  int32_T k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T y;
  x[0] = (Board1_DW.global_state.stateB1.velocity_FA > Board1_STOP_THRESHOLD);
 800210e:	4b23      	ldr	r3, [pc, #140]	@ (800219c <Board1_Is_Rover_Moving_Forward+0x94>)
 8002110:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8002114:	2b01      	cmp	r3, #1
 8002116:	bfcc      	ite	gt
 8002118:	2301      	movgt	r3, #1
 800211a:	2300      	movle	r3, #0
 800211c:	b2db      	uxtb	r3, r3
 800211e:	713b      	strb	r3, [r7, #4]
  x[1] = (Board1_DW.global_state.stateB1.velocity_FB > Board1_STOP_THRESHOLD);
 8002120:	4b1e      	ldr	r3, [pc, #120]	@ (800219c <Board1_Is_Rover_Moving_Forward+0x94>)
 8002122:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8002126:	2b01      	cmp	r3, #1
 8002128:	bfcc      	ite	gt
 800212a:	2301      	movgt	r3, #1
 800212c:	2300      	movle	r3, #0
 800212e:	b2db      	uxtb	r3, r3
 8002130:	717b      	strb	r3, [r7, #5]
  x[2] = (Board1_DW.global_state.stateB1.velocity_BA > Board1_STOP_THRESHOLD);
 8002132:	4b1a      	ldr	r3, [pc, #104]	@ (800219c <Board1_Is_Rover_Moving_Forward+0x94>)
 8002134:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8002138:	2b01      	cmp	r3, #1
 800213a:	bfcc      	ite	gt
 800213c:	2301      	movgt	r3, #1
 800213e:	2300      	movle	r3, #0
 8002140:	b2db      	uxtb	r3, r3
 8002142:	71bb      	strb	r3, [r7, #6]
  x[3] = (Board1_DW.global_state.stateB1.velocity_BB > Board1_STOP_THRESHOLD);
 8002144:	4b15      	ldr	r3, [pc, #84]	@ (800219c <Board1_Is_Rover_Moving_Forward+0x94>)
 8002146:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800214a:	2b01      	cmp	r3, #1
 800214c:	bfcc      	ite	gt
 800214e:	2301      	movgt	r3, #1
 8002150:	2300      	movle	r3, #0
 8002152:	b2db      	uxtb	r3, r3
 8002154:	71fb      	strb	r3, [r7, #7]
  y = true;
 8002156:	2301      	movs	r3, #1
 8002158:	72bb      	strb	r3, [r7, #10]
  k = 0;
 800215a:	2300      	movs	r3, #0
 800215c:	60fb      	str	r3, [r7, #12]
  exitg1 = false;
 800215e:	2300      	movs	r3, #0
 8002160:	72fb      	strb	r3, [r7, #11]
  while ((!exitg1) && (k < 4)) {
 8002162:	e00d      	b.n	8002180 <Board1_Is_Rover_Moving_Forward+0x78>
    if (!x[k]) {
 8002164:	1d3a      	adds	r2, r7, #4
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	4413      	add	r3, r2
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d104      	bne.n	800217a <Board1_Is_Rover_Moving_Forward+0x72>
      y = false;
 8002170:	2300      	movs	r3, #0
 8002172:	72bb      	strb	r3, [r7, #10]
      exitg1 = true;
 8002174:	2301      	movs	r3, #1
 8002176:	72fb      	strb	r3, [r7, #11]
 8002178:	e002      	b.n	8002180 <Board1_Is_Rover_Moving_Forward+0x78>
    } else {
      k++;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	3301      	adds	r3, #1
 800217e:	60fb      	str	r3, [r7, #12]
  while ((!exitg1) && (k < 4)) {
 8002180:	7afb      	ldrb	r3, [r7, #11]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d102      	bne.n	800218c <Board1_Is_Rover_Moving_Forward+0x84>
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2b03      	cmp	r3, #3
 800218a:	ddeb      	ble.n	8002164 <Board1_Is_Rover_Moving_Forward+0x5c>
    }
  }

  return y;
 800218c:	7abb      	ldrb	r3, [r7, #10]
}
 800218e:	4618      	mov	r0, r3
 8002190:	3714      	adds	r7, #20
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	20000244 	.word	0x20000244

080021a0 <Board1_Emergency_S_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Emergency_S_Routine(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.global_state.obs_detection) {
 80021a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021a8:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d004      	beq.n	80021ba <Board1_Emergency_S_Routine+0x1a>
    Board1_DW.distance_threshold = Board1_IMM_DISTANCE;
 80021b0:	4b19      	ldr	r3, [pc, #100]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021b2:	2246      	movs	r2, #70	@ 0x46
 80021b4:	f8a3 20fe 	strh.w	r2, [r3, #254]	@ 0xfe
 80021b8:	e003      	b.n	80021c2 <Board1_Emergency_S_Routine+0x22>
  } else {
    Board1_DW.distance_threshold = Board1_PROTECTION_DISTANCE;
 80021ba:	4b17      	ldr	r3, [pc, #92]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021bc:	2228      	movs	r2, #40	@ 0x28
 80021be:	f8a3 20fe 	strh.w	r2, [r3, #254]	@ 0xfe
  }

  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80021c2:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80021c8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d11c      	bne.n	800220a <Board1_Emergency_S_Routine+0x6a>
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80021d0:	4b11      	ldr	r3, [pc, #68]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021d2:	f8b3 2054 	ldrh.w	r2, [r3, #84]	@ 0x54
 80021d6:	4b10      	ldr	r3, [pc, #64]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021d8:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80021dc:	429a      	cmp	r2, r3
 80021de:	d90f      	bls.n	8002200 <Board1_Emergency_S_Routine+0x60>
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 80021e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021e2:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 80021e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021e8:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
      ((Board1_DW.global_state.stateB2.sonar1 <= Board1_DW.distance_threshold) ||
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d907      	bls.n	8002200 <Board1_Emergency_S_Routine+0x60>
       (Board1_DW.global_state.stateB2.sonar3 <= Board1_DW.distance_threshold)))
 80021f0:	4b09      	ldr	r3, [pc, #36]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021f2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80021f6:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <Board1_Emergency_S_Routine+0x78>)
 80021f8:	f8b3 30fe 	ldrh.w	r3, [r3, #254]	@ 0xfe
       (Board1_DW.global_state.stateB2.sonar2 <= Board1_DW.distance_threshold) ||
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d804      	bhi.n	800220a <Board1_Emergency_S_Routine+0x6a>
  {
    y = Board1_Is_Rover_Moving_Forward();
 8002200:	f7ff ff82 	bl	8002108 <Board1_Is_Rover_Moving_Forward>
 8002204:	4603      	mov	r3, r0
 8002206:	71fb      	strb	r3, [r7, #7]
 8002208:	e001      	b.n	800220e <Board1_Emergency_S_Routine+0x6e>
  } else {
    y = false;
 800220a:	2300      	movs	r3, #0
 800220c:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800220e:	79fb      	ldrb	r3, [r7, #7]
}
 8002210:	4618      	mov	r0, r3
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20000244 	.word	0x20000244

0800221c <Board1_Mov_Obs_R_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_R_Routine(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002222:	4b11      	ldr	r3, [pc, #68]	@ (8002268 <Board1_Mov_Obs_R_Routine+0x4c>)
 8002224:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002228:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800222c:	4293      	cmp	r3, r2
 800222e:	d113      	bne.n	8002258 <Board1_Mov_Obs_R_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT)) {
 8002230:	4b0d      	ldr	r3, [pc, #52]	@ (8002268 <Board1_Mov_Obs_R_Routine+0x4c>)
 8002232:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002236:	2b02      	cmp	r3, #2
 8002238:	d10e      	bne.n	8002258 <Board1_Mov_Obs_R_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 800223a:	f7ff ff65 	bl	8002108 <Board1_Is_Rover_Moving_Forward>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d006      	beq.n	8002252 <Board1_Mov_Obs_R_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 8002244:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <Board1_Mov_Obs_R_Routine+0x4c>)
 8002246:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board1_Is_Rover_Moving_Forward() &&
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <Board1_Mov_Obs_R_Routine+0x36>
 800224e:	2301      	movs	r3, #1
 8002250:	e000      	b.n	8002254 <Board1_Mov_Obs_R_Routine+0x38>
 8002252:	2300      	movs	r3, #0
 8002254:	71fb      	strb	r3, [r7, #7]
 8002256:	e001      	b.n	800225c <Board1_Mov_Obs_R_Routine+0x40>
  } else {
    y = false;
 8002258:	2300      	movs	r3, #0
 800225a:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 800225c:	79fb      	ldrb	r3, [r7, #7]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000244 	.word	0x20000244

0800226c <Board1_Mov_Obs_L_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_L_Routine(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
  boolean_T y;
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002272:	4b11      	ldr	r3, [pc, #68]	@ (80022b8 <Board1_Mov_Obs_L_Routine+0x4c>)
 8002274:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002278:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800227c:	4293      	cmp	r3, r2
 800227e:	d113      	bne.n	80022a8 <Board1_Mov_Obs_L_Routine+0x3c>
      (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT)) {
 8002280:	4b0d      	ldr	r3, [pc, #52]	@ (80022b8 <Board1_Mov_Obs_L_Routine+0x4c>)
 8002282:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8002286:	2b01      	cmp	r3, #1
 8002288:	d10e      	bne.n	80022a8 <Board1_Mov_Obs_L_Routine+0x3c>
    y = (Board1_Is_Rover_Moving_Forward() &&
 800228a:	f7ff ff3d 	bl	8002108 <Board1_Is_Rover_Moving_Forward>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d006      	beq.n	80022a2 <Board1_Mov_Obs_L_Routine+0x36>
         Board1_DW.global_state.obs_detection);
 8002294:	4b08      	ldr	r3, [pc, #32]	@ (80022b8 <Board1_Mov_Obs_L_Routine+0x4c>)
 8002296:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    y = (Board1_Is_Rover_Moving_Forward() &&
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <Board1_Mov_Obs_L_Routine+0x36>
 800229e:	2301      	movs	r3, #1
 80022a0:	e000      	b.n	80022a4 <Board1_Mov_Obs_L_Routine+0x38>
 80022a2:	2300      	movs	r3, #0
 80022a4:	71fb      	strb	r3, [r7, #7]
 80022a6:	e001      	b.n	80022ac <Board1_Mov_Obs_L_Routine+0x40>
  } else {
    y = false;
 80022a8:	2300      	movs	r3, #0
 80022aa:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80022ac:	79fb      	ldrb	r3, [r7, #7]
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20000244 	.word	0x20000244

080022bc <Board1_Stop_Slow_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stop_Slow_Routine(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 80022c2:	4b18      	ldr	r3, [pc, #96]	@ (8002324 <Board1_Stop_Slow_Routine+0x68>)
 80022c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80022c8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d121      	bne.n	8002314 <Board1_Stop_Slow_Routine+0x58>
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 80022d0:	4b14      	ldr	r3, [pc, #80]	@ (8002324 <Board1_Stop_Slow_Routine+0x68>)
 80022d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80022d6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80022da:	d80c      	bhi.n	80022f6 <Board1_Stop_Slow_Routine+0x3a>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 80022dc:	f7ff ff14 	bl	8002108 <Board1_Is_Rover_Moving_Forward>
 80022e0:	4603      	mov	r3, r0
    if ((Board1_DW.global_state.stateB2.sonar2 <= Board1_MAX_DISTANCE) &&
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d007      	beq.n	80022f6 <Board1_Stop_Slow_Routine+0x3a>
        Board1_Is_Rover_Moving_Forward() && Board1_DW.global_state.obs_detection)
 80022e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002324 <Board1_Stop_Slow_Routine+0x68>)
 80022e8:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d002      	beq.n	80022f6 <Board1_Stop_Slow_Routine+0x3a>
    {
      y = true;
 80022f0:	2301      	movs	r3, #1
 80022f2:	71fb      	strb	r3, [r7, #7]
 80022f4:	e010      	b.n	8002318 <Board1_Stop_Slow_Routine+0x5c>
    } else {
      y = (Board1_DW.global_state.stateB2.button3 &&
 80022f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002324 <Board1_Stop_Slow_Routine+0x68>)
 80022f8:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d006      	beq.n	800230e <Board1_Stop_Slow_Routine+0x52>
           (Board1_DW.global_state.stateB2.controller_battery >
 8002300:	4b08      	ldr	r3, [pc, #32]	@ (8002324 <Board1_Stop_Slow_Routine+0x68>)
 8002302:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      y = (Board1_DW.global_state.stateB2.button3 &&
 8002306:	2b05      	cmp	r3, #5
 8002308:	d901      	bls.n	800230e <Board1_Stop_Slow_Routine+0x52>
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <Board1_Stop_Slow_Routine+0x54>
 800230e:	2300      	movs	r3, #0
 8002310:	71fb      	strb	r3, [r7, #7]
 8002312:	e001      	b.n	8002318 <Board1_Stop_Slow_Routine+0x5c>
            Board1_LOW_CONTROLLER_BATTERY));
    }
  } else {
    y = false;
 8002314:	2300      	movs	r3, #0
 8002316:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 8002318:	79fb      	ldrb	r3, [r7, #7]
}
 800231a:	4618      	mov	r0, r3
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20000244 	.word	0x20000244

08002328 <Low_Controller_Battery_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Low_Controller_Battery_Routine(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 800232c:	4b0a      	ldr	r3, [pc, #40]	@ (8002358 <Low_Controller_Battery_Routine+0x30>)
 800232e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002332:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002336:	4293      	cmp	r3, r2
 8002338:	d106      	bne.n	8002348 <Low_Controller_Battery_Routine+0x20>
    (Board1_DW.global_state.stateB2.controller_battery <=
 800233a:	4b07      	ldr	r3, [pc, #28]	@ (8002358 <Low_Controller_Battery_Routine+0x30>)
 800233c:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002340:	2b05      	cmp	r3, #5
 8002342:	d801      	bhi.n	8002348 <Low_Controller_Battery_Routine+0x20>
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <Low_Controller_Battery_Routine+0x22>
 8002348:	2300      	movs	r3, #0
 800234a:	b2db      	uxtb	r3, r3
     Board1_LOW_CONTROLLER_BATTERY);
}
 800234c:	4618      	mov	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20000244 	.word	0x20000244

0800235c <Board1_Spec_Retro_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Spec_Retro_Routine(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002360:	4b0c      	ldr	r3, [pc, #48]	@ (8002394 <Board1_Spec_Retro_Routine+0x38>)
 8002362:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
 8002366:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800236a:	4293      	cmp	r3, r2
 800236c:	d10b      	bne.n	8002386 <Board1_Spec_Retro_Routine+0x2a>
 800236e:	4b09      	ldr	r3, [pc, #36]	@ (8002394 <Board1_Spec_Retro_Routine+0x38>)
 8002370:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002374:	2bfe      	cmp	r3, #254	@ 0xfe
 8002376:	d806      	bhi.n	8002386 <Board1_Spec_Retro_Routine+0x2a>
    Board1_DW.global_state.spc_retro;
 8002378:	4b06      	ldr	r3, [pc, #24]	@ (8002394 <Board1_Spec_Retro_Routine+0x38>)
 800237a:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
    (Board1_DW.global_state.stateB2.controller_y < Board1_CONTROLLER_ZERO) &&
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <Board1_Spec_Retro_Routine+0x2a>
 8002382:	2301      	movs	r3, #1
 8002384:	e000      	b.n	8002388 <Board1_Spec_Retro_Routine+0x2c>
 8002386:	2300      	movs	r3, #0
 8002388:	b2db      	uxtb	r3, r3
}
 800238a:	4618      	mov	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	20000244 	.word	0x20000244

08002398 <Board1_Stationary_Obs_Routine>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Stationary_Obs_Routine(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent == Board1_event_STEP) {
 800239e:	4b14      	ldr	r3, [pc, #80]	@ (80023f0 <Board1_Stationary_Obs_Routine+0x58>)
 80023a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80023a4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d119      	bne.n	80023e0 <Board1_Stationary_Obs_Routine+0x48>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 80023ac:	f7ff fb00 	bl	80019b0 <Board1_Is_Rover_Stationary>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d011      	beq.n	80023da <Board1_Stationary_Obs_Routine+0x42>
 80023b6:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <Board1_Stationary_Obs_Routine+0x58>)
 80023b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80023bc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80023c0:	d80b      	bhi.n	80023da <Board1_Stationary_Obs_Routine+0x42>
           <= Board1_MAX_DISTANCE) &&
          (Board1_DW.global_state.stateB2.controller_y > Board1_CONTROLLER_ZERO)
 80023c2:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <Board1_Stationary_Obs_Routine+0x58>)
 80023c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
           <= Board1_MAX_DISTANCE) &&
 80023c8:	2bff      	cmp	r3, #255	@ 0xff
 80023ca:	d906      	bls.n	80023da <Board1_Stationary_Obs_Routine+0x42>
          && Board1_DW.global_state.obs_detection));
 80023cc:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <Board1_Stationary_Obs_Routine+0x58>)
 80023ce:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <Board1_Stationary_Obs_Routine+0x42>
    y = (Board1_Is_Rover_Stationary() && ((Board1_DW.global_state.stateB2.sonar2
 80023d6:	2301      	movs	r3, #1
 80023d8:	e000      	b.n	80023dc <Board1_Stationary_Obs_Routine+0x44>
 80023da:	2300      	movs	r3, #0
 80023dc:	71fb      	strb	r3, [r7, #7]
 80023de:	e001      	b.n	80023e4 <Board1_Stationary_Obs_Routine+0x4c>
  } else {
    y = false;
 80023e0:	2300      	movs	r3, #0
 80023e2:	71fb      	strb	r3, [r7, #7]
  }

  return y;
 80023e4:	79fb      	ldrb	r3, [r7, #7]
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000244 	.word	0x20000244

080023f4 <Board1_Process_User_Commands>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Process_User_Commands(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
  real32_T forward;
  real32_T throttle;
  real32_T turn;
  throttle = ((real32_T)Board1_DW.global_state.stateB2.controller_y -
 80023fa:	4b6e      	ldr	r3, [pc, #440]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 80023fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002400:	ee07 3a90 	vmov	s15, r3
 8002404:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002408:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 80025b8 <Board1_Process_User_Commands+0x1c4>
 800240c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002410:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80025b8 <Board1_Process_User_Commands+0x1c4>
 8002414:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002418:	edc7 7a02 	vstr	s15, [r7, #8]
              Board1_CENTER) / Board1_CENTER;
  forward = throttle * (real32_T)Board1_DW.global_state.max_vel;
 800241c:	4b65      	ldr	r3, [pc, #404]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 800241e:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002422:	ee07 3a90 	vmov	s15, r3
 8002426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800242a:	ed97 7a02 	vldr	s14, [r7, #8]
 800242e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002432:	edc7 7a03 	vstr	s15, [r7, #12]
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 8002436:	4b5f      	ldr	r3, [pc, #380]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 8002438:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800243c:	ee07 3a90 	vmov	s15, r3
 8002440:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002444:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80025b8 <Board1_Process_User_Commands+0x1c4>
 8002448:	ee77 7ac7 	vsub.f32	s15, s15, s14
    / Board1_CENTER * (real32_T)Board1_DW.global_state.max_vel;
 800244c:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 80025b8 <Board1_Process_User_Commands+0x1c4>
 8002450:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002454:	4b57      	ldr	r3, [pc, #348]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 8002456:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 800245a:	ee07 3a90 	vmov	s15, r3
 800245e:	eef8 7a67 	vcvt.f32.u32	s15, s15
  turn = ((real32_T)Board1_DW.global_state.stateB2.controller_x - Board1_CENTER)
 8002462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002466:	edc7 7a01 	vstr	s15, [r7, #4]
  if (fabsf(throttle) < Board1_PURE_TURN_EPS) {
 800246a:	edd7 7a02 	vldr	s15, [r7, #8]
 800246e:	eef0 7ae7 	vabs.f32	s15, s15
 8002472:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80025bc <Board1_Process_User_Commands+0x1c8>
 8002476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800247a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247e:	d503      	bpl.n	8002488 <Board1_Process_User_Commands+0x94>
    forward = 0.0F;
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	e035      	b.n	80024f4 <Board1_Process_User_Commands+0x100>
  } else {
    throttle = fabsf(forward) * Board1_TURN_RATIO;
 8002488:	edd7 7a03 	vldr	s15, [r7, #12]
 800248c:	eef0 7ae7 	vabs.f32	s15, s15
 8002490:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80025c0 <Board1_Process_User_Commands+0x1cc>
 8002494:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002498:	edc7 7a02 	vstr	s15, [r7, #8]
    if (fabsf(turn) > throttle) {
 800249c:	edd7 7a01 	vldr	s15, [r7, #4]
 80024a0:	eef0 7ae7 	vabs.f32	s15, s15
 80024a4:	ed97 7a02 	vldr	s14, [r7, #8]
 80024a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b0:	d520      	bpl.n	80024f4 <Board1_Process_User_Commands+0x100>
      int32_T tmp;
      if (turn < 0.0F) {
 80024b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80024b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024be:	d503      	bpl.n	80024c8 <Board1_Process_User_Commands+0xd4>
        tmp = -1;
 80024c0:	f04f 33ff 	mov.w	r3, #4294967295
 80024c4:	603b      	str	r3, [r7, #0]
 80024c6:	e00a      	b.n	80024de <Board1_Process_User_Commands+0xea>
      } else {
        tmp = (turn > 0.0F);
 80024c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80024cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d4:	bfcc      	ite	gt
 80024d6:	2301      	movgt	r3, #1
 80024d8:	2300      	movle	r3, #0
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	603b      	str	r3, [r7, #0]
      }

      turn = (real32_T)tmp * throttle;
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	ee07 3a90 	vmov	s15, r3
 80024e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024e8:	ed97 7a02 	vldr	s14, [r7, #8]
 80024ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f0:	edc7 7a01 	vstr	s15, [r7, #4]
    }
  }

  throttle = forward + turn;
 80024f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80024f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80024fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002500:	edc7 7a02 	vstr	s15, [r7, #8]
  forward -= turn;
 8002504:	ed97 7a03 	vldr	s14, [r7, #12]
 8002508:	edd7 7a01 	vldr	s15, [r7, #4]
 800250c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002510:	edc7 7a03 	vstr	s15, [r7, #12]
  turn = fmaxf(fabsf(throttle), fabsf(forward));
 8002514:	edd7 7a02 	vldr	s15, [r7, #8]
 8002518:	eeb0 7ae7 	vabs.f32	s14, s15
 800251c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002520:	eef0 7ae7 	vabs.f32	s15, s15
 8002524:	eef0 0a67 	vmov.f32	s1, s15
 8002528:	eeb0 0a47 	vmov.f32	s0, s14
 800252c:	f015 f85a 	bl	80175e4 <fmaxf>
 8002530:	ed87 0a01 	vstr	s0, [r7, #4]
  if (turn > Board1_DW.global_state.max_vel) {
 8002534:	4b1f      	ldr	r3, [pc, #124]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 8002536:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 800253a:	ee07 3a90 	vmov	s15, r3
 800253e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002542:	ed97 7a01 	vldr	s14, [r7, #4]
 8002546:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800254a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254e:	dd1c      	ble.n	800258a <Board1_Process_User_Commands+0x196>
    turn = (real32_T)Board1_DW.global_state.max_vel / turn;
 8002550:	4b18      	ldr	r3, [pc, #96]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 8002552:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002556:	ee07 3a90 	vmov	s15, r3
 800255a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800255e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002562:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002566:	edc7 7a01 	vstr	s15, [r7, #4]
    throttle *= turn;
 800256a:	ed97 7a02 	vldr	s14, [r7, #8]
 800256e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002576:	edc7 7a02 	vstr	s15, [r7, #8]
    forward *= turn;
 800257a:	ed97 7a03 	vldr	s14, [r7, #12]
 800257e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002586:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  Board1_DW.decision.rif_FA = throttle;
 800258a:	4a0a      	ldr	r2, [pc, #40]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  Board1_DW.decision.rif_BA = throttle;
 8002592:	4a08      	ldr	r2, [pc, #32]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  Board1_DW.decision.rif_FB = forward;
 800259a:	4a06      	ldr	r2, [pc, #24]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  Board1_DW.decision.rif_BB = forward;
 80025a2:	4a04      	ldr	r2, [pc, #16]	@ (80025b4 <Board1_Process_User_Commands+0x1c0>)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000244 	.word	0x20000244
 80025b8:	437f0000 	.word	0x437f0000
 80025bc:	3c23d70a 	.word	0x3c23d70a
 80025c0:	3eb33333 	.word	0x3eb33333

080025c4 <Board1_Turn_Back>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Turn_Back(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  Board1_DW.decision.rif_FA = Board1_TURN_BACK_RPM;
 80025c8:	4b0a      	ldr	r3, [pc, #40]	@ (80025f4 <Board1_Turn_Back+0x30>)
 80025ca:	4a0b      	ldr	r2, [pc, #44]	@ (80025f8 <Board1_Turn_Back+0x34>)
 80025cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  Board1_DW.decision.rif_FB = -40.0F;
 80025d0:	4b08      	ldr	r3, [pc, #32]	@ (80025f4 <Board1_Turn_Back+0x30>)
 80025d2:	4a0a      	ldr	r2, [pc, #40]	@ (80025fc <Board1_Turn_Back+0x38>)
 80025d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  Board1_DW.decision.rif_BA = Board1_TURN_BACK_RPM;
 80025d8:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <Board1_Turn_Back+0x30>)
 80025da:	4a07      	ldr	r2, [pc, #28]	@ (80025f8 <Board1_Turn_Back+0x34>)
 80025dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  Board1_DW.decision.rif_BB = -40.0F;
 80025e0:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <Board1_Turn_Back+0x30>)
 80025e2:	4a06      	ldr	r2, [pc, #24]	@ (80025fc <Board1_Turn_Back+0x38>)
 80025e4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	20000244 	.word	0x20000244
 80025f8:	42200000 	.word	0x42200000
 80025fc:	c2200000 	.word	0xc2200000

08002600 <Board1_Select_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Select_routine(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 8002606:	f7ff fa83 	bl	8001b10 <Board1_Emergency_B_Pressed>
 800260a:	4603      	mov	r3, r0
 800260c:	71fb      	strb	r3, [r7, #7]
  if (b) {
 800260e:	79fb      	ldrb	r3, [r7, #7]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00e      	beq.n	8002632 <Board1_Select_routine+0x32>
    Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8002614:	4b76      	ldr	r3, [pc, #472]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002616:	2202      	movs	r2, #2
 8002618:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 800261c:	4b74      	ldr	r3, [pc, #464]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800261e:	2201      	movs	r2, #1
 8002620:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board1_Stop_Motors();
 8002624:	f7ff faf8 	bl	8001c18 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 8002628:	4b71      	ldr	r3, [pc, #452]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800262a:	2202      	movs	r2, #2
 800262c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 8002630:	e0da      	b.n	80027e8 <Board1_Select_routine+0x1e8>
    b = Board1_Emergency_S_Routine();
 8002632:	f7ff fdb5 	bl	80021a0 <Board1_Emergency_S_Routine>
 8002636:	4603      	mov	r3, r0
 8002638:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d018      	beq.n	8002672 <Board1_Select_routine+0x72>
      Board1_DW.is_Normal_voltage_routine = Boar_IN_Emergency_sonar_routine;
 8002640:	4b6b      	ldr	r3, [pc, #428]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002642:	2203      	movs	r2, #3
 8002644:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board1_DW.angle = 0.0F;
 8002648:	4b69      	ldr	r3, [pc, #420]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800264a:	f04f 0200 	mov.w	r2, #0
 800264e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      Board1_DW.prevYaw = 0.0F;
 8002652:	4b67      	ldr	r3, [pc, #412]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 800265c:	4b64      	ldr	r3, [pc, #400]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800265e:	2201      	movs	r2, #1
 8002660:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board1_Stop_Motors();
 8002664:	f7ff fad8 	bl	8001c18 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002668:	4b61      	ldr	r3, [pc, #388]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800266a:	2202      	movs	r2, #2
 800266c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002670:	e0ba      	b.n	80027e8 <Board1_Select_routine+0x1e8>
      b = Board1_Mov_Obs_R_Routine();
 8002672:	f7ff fdd3 	bl	800221c <Board1_Mov_Obs_R_Routine>
 8002676:	4603      	mov	r3, r0
 8002678:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d018      	beq.n	80026b2 <Board1_Select_routine+0xb2>
        Board1_DW.is_Normal_voltage_routine = IN_Moving_obstacle_from_right_r;
 8002680:	4b5b      	ldr	r3, [pc, #364]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002682:	2206      	movs	r2, #6
 8002684:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        Board1_DW.angle = 0.0F;
 8002688:	4b59      	ldr	r3, [pc, #356]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Board1_DW.prevYaw = 0.0F;
 8002692:	4b57      	ldr	r3, [pc, #348]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002694:	f04f 0200 	mov.w	r2, #0
 8002698:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_c;
 800269c:	4b54      	ldr	r3, [pc, #336]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
        Board1_Process_Evasive_Commands();
 80026a4:	f7ff fc34 	bl	8001f10 <Board1_Process_Evasive_Commands>
        Board1_DW.decision.brk_mode = NONE;
 80026a8:	4b51      	ldr	r3, [pc, #324]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80026b0:	e09a      	b.n	80027e8 <Board1_Select_routine+0x1e8>
        b = Board1_Mov_Obs_L_Routine();
 80026b2:	f7ff fddb 	bl	800226c <Board1_Mov_Obs_L_Routine>
 80026b6:	4603      	mov	r3, r0
 80026b8:	71fb      	strb	r3, [r7, #7]
        if (b) {
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d018      	beq.n	80026f2 <Board1_Select_routine+0xf2>
          Board1_DW.is_Normal_voltage_routine = IN_Moving_obstacle_from_left_ro;
 80026c0:	4b4b      	ldr	r3, [pc, #300]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80026c2:	2205      	movs	r2, #5
 80026c4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board1_DW.angle = 0.0F;
 80026c8:	4b49      	ldr	r3, [pc, #292]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80026ca:	f04f 0200 	mov.w	r2, #0
 80026ce:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 80026d2:	4b47      	ldr	r3, [pc, #284]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_d;
 80026dc:	4b44      	ldr	r3, [pc, #272]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board1_Process_Evasive_Commands();
 80026e4:	f7ff fc14 	bl	8001f10 <Board1_Process_Evasive_Commands>
          Board1_DW.decision.brk_mode = NONE;
 80026e8:	4b41      	ldr	r3, [pc, #260]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80026f0:	e07a      	b.n	80027e8 <Board1_Select_routine+0x1e8>
          b = Board1_Stop_Slow_Routine();
 80026f2:	f7ff fde3 	bl	80022bc <Board1_Stop_Slow_Routine>
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80026fa:	79fb      	ldrb	r3, [r7, #7]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00e      	beq.n	800271e <Board1_Select_routine+0x11e>
            Board1_DW.is_Normal_voltage_routine = Board1_IN_Stop_slow_routine;
 8002700:	4b3b      	ldr	r3, [pc, #236]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002702:	220a      	movs	r2, #10
 8002704:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002708:	4b39      	ldr	r3, [pc, #228]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800270a:	2201      	movs	r2, #1
 800270c:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_Stop_Motors();
 8002710:	f7ff fa82 	bl	8001c18 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NORMAL;
 8002714:	4b36      	ldr	r3, [pc, #216]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 800271c:	e064      	b.n	80027e8 <Board1_Select_routine+0x1e8>
            b = Low_Controller_Battery_Routine();
 800271e:	f7ff fe03 	bl	8002328 <Low_Controller_Battery_Routine>
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00e      	beq.n	800274a <Board1_Select_routine+0x14a>
              Board1_DW.is_Normal_voltage_routine =
 800272c:	4b30      	ldr	r3, [pc, #192]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800272e:	2204      	movs	r2, #4
 8002730:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_DW.is_Low_controller_battery_routi =
 8002734:	4b2e      	ldr	r3, [pc, #184]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002736:	2201      	movs	r2, #1
 8002738:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
              Board1_Stop_Motors();
 800273c:	f7ff fa6c 	bl	8001c18 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002740:	4b2b      	ldr	r3, [pc, #172]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002748:	e04e      	b.n	80027e8 <Board1_Select_routine+0x1e8>
              b = Board1_Spec_Retro_Routine();
 800274a:	f7ff fe07 	bl	800235c <Board1_Spec_Retro_Routine>
 800274e:	4603      	mov	r3, r0
 8002750:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d01c      	beq.n	8002792 <Board1_Select_routine+0x192>
                Board1_DW.is_Normal_voltage_routine =
 8002758:	4b25      	ldr	r3, [pc, #148]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800275a:	2209      	movs	r2, #9
 800275c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                Board1_DW.angle = 0.0F;
 8002760:	4b23      	ldr	r3, [pc, #140]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002762:	f04f 0200 	mov.w	r2, #0
 8002766:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 800276a:	4b21      	ldr	r3, [pc, #132]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800276c:	f04f 0200 	mov.w	r2, #0
 8002770:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.special_retro_rotating = true;
 8002774:	4b1e      	ldr	r3, [pc, #120]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 8002776:	2201      	movs	r2, #1
 8002778:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
                Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 800277c:	4b1c      	ldr	r3, [pc, #112]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800277e:	2202      	movs	r2, #2
 8002780:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                Board1_Turn_Back();
 8002784:	f7ff ff1e 	bl	80025c4 <Board1_Turn_Back>
                Board1_DW.decision.brk_mode = NONE;
 8002788:	4b19      	ldr	r3, [pc, #100]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002790:	e02a      	b.n	80027e8 <Board1_Select_routine+0x1e8>
                b = Board1_Stationary_Obs_Routine();
 8002792:	f7ff fe01 	bl	8002398 <Board1_Stationary_Obs_Routine>
 8002796:	4603      	mov	r3, r0
 8002798:	71fb      	strb	r3, [r7, #7]
                if (b) {
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00e      	beq.n	80027be <Board1_Select_routine+0x1be>
                  Board1_DW.is_Normal_voltage_routine =
 80027a0:	4b13      	ldr	r3, [pc, #76]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80027a2:	2207      	movs	r2, #7
 80027a4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                  Board1_DW.is_Not_moving_routine = Board1_IN_Not_moving;
 80027a8:	4b11      	ldr	r3, [pc, #68]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
                  Board1_Stop_Motors();
 80027b0:	f7ff fa32 	bl	8001c18 <Board1_Stop_Motors>
                  Board1_DW.decision.brk_mode = NORMAL;
 80027b4:	4b0e      	ldr	r3, [pc, #56]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80027bc:	e014      	b.n	80027e8 <Board1_Select_routine+0x1e8>
                } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 80027be:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80027c0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80027c4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d10d      	bne.n	80027e8 <Board1_Select_routine+0x1e8>
                  Board1_DW.is_Normal_voltage_routine =
 80027cc:	4b08      	ldr	r3, [pc, #32]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                  Board1_DW.is_Control_controller_routine =
 80027d4:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
                  Board1_Process_User_Commands();
 80027dc:	f7ff fe0a 	bl	80023f4 <Board1_Process_User_Commands>
                  Board1_DW.decision.brk_mode = NONE;
 80027e0:	4b03      	ldr	r3, [pc, #12]	@ (80027f0 <Board1_Select_routine+0x1f0>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	20000244 	.word	0x20000244

080027f4 <Board1_Special_retro_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Special_retro_routine(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 80027fa:	f7ff f989 	bl	8001b10 <Board1_Emergency_B_Pressed>
 80027fe:	4603      	mov	r3, r0
 8002800:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8002802:	79fb      	ldrb	r3, [r7, #7]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d016      	beq.n	8002836 <Board1_Special_retro_routine+0x42>
    Board1_DW.special_retro_rotating = false;
 8002808:	4b4a      	ldr	r3, [pc, #296]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 800280a:	2200      	movs	r2, #0
 800280c:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
    Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002810:	4b48      	ldr	r3, [pc, #288]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8002818:	4b46      	ldr	r3, [pc, #280]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 800281a:	2202      	movs	r2, #2
 800281c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002820:	4b44      	ldr	r3, [pc, #272]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 8002822:	2201      	movs	r2, #1
 8002824:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board1_Stop_Motors();
 8002828:	f7ff f9f6 	bl	8001c18 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 800282c:	4b41      	ldr	r3, [pc, #260]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 800282e:	2202      	movs	r2, #2
 8002830:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        }
        break;
      }
    }
  }
}
 8002834:	e079      	b.n	800292a <Board1_Special_retro_routine+0x136>
    b = Board1_Stop_B_Pressed();
 8002836:	f7ff fb4d 	bl	8001ed4 <Board1_Stop_B_Pressed>
 800283a:	4603      	mov	r3, r0
 800283c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d016      	beq.n	8002872 <Board1_Special_retro_routine+0x7e>
      Board1_DW.special_retro_rotating = false;
 8002844:	4b3b      	ldr	r3, [pc, #236]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 8002846:	2200      	movs	r2, #0
 8002848:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
      Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 800284c:	4b39      	ldr	r3, [pc, #228]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 800284e:	2200      	movs	r2, #0
 8002850:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
      Board1_DW.is_Normal_voltage_routine = Board1_IN_Stop_slow_routine;
 8002854:	4b37      	ldr	r3, [pc, #220]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 8002856:	220a      	movs	r2, #10
 8002858:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 800285c:	4b35      	ldr	r3, [pc, #212]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
      Board1_Stop_Motors();
 8002864:	f7ff f9d8 	bl	8001c18 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = NORMAL;
 8002868:	4b32      	ldr	r3, [pc, #200]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002870:	e05b      	b.n	800292a <Board1_Special_retro_routine+0x136>
      switch (Board1_DW.is_Special_retro_routine) {
 8002872:	4b30      	ldr	r3, [pc, #192]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 8002874:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8002878:	2b01      	cmp	r3, #1
 800287a:	d002      	beq.n	8002882 <Board1_Special_retro_routine+0x8e>
 800287c:	2b02      	cmp	r3, #2
 800287e:	d013      	beq.n	80028a8 <Board1_Special_retro_routine+0xb4>
}
 8002880:	e053      	b.n	800292a <Board1_Special_retro_routine+0x136>
        if ((Board1_DW.global_state.stateB2.controller_y >=
 8002882:	4b2c      	ldr	r3, [pc, #176]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 8002884:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002888:	2bfe      	cmp	r3, #254	@ 0xfe
 800288a:	d804      	bhi.n	8002896 <Board1_Special_retro_routine+0xa2>
            (Board1_DW.global_state.stateB2.controller_x !=
 800288c:	4b29      	ldr	r3, [pc, #164]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 800288e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
             Board1_CONTROLLER_ZERO) ||
 8002892:	2bff      	cmp	r3, #255	@ 0xff
 8002894:	d046      	beq.n	8002924 <Board1_Special_retro_routine+0x130>
          Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002896:	4b27      	ldr	r3, [pc, #156]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 800289e:	4b25      	ldr	r3, [pc, #148]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 80028a0:	2208      	movs	r2, #8
 80028a2:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        break;
 80028a6:	e03d      	b.n	8002924 <Board1_Special_retro_routine+0x130>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 80028a8:	4b22      	ldr	r3, [pc, #136]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 80028aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80028ae:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d138      	bne.n	8002928 <Board1_Special_retro_routine+0x134>
          Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 80028b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 80028b8:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80028bc:	eeb0 0a67 	vmov.f32	s0, s15
 80028c0:	f7ff f980 	bl	8001bc4 <Board1_Update_Angle>
          if (fabsf(Board1_DW.angle) >= Board1_TURN_BACK_ANGLE) {
 80028c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 80028c6:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 80028ca:	eef0 7ae7 	vabs.f32	s15, s15
 80028ce:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002938 <Board1_Special_retro_routine+0x144>
 80028d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028da:	db18      	blt.n	800290e <Board1_Special_retro_routine+0x11a>
            Board1_DW.angle = 0.0F;
 80028dc:	4b15      	ldr	r3, [pc, #84]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 80028de:	f04f 0200 	mov.w	r2, #0
 80028e2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 80028e6:	4b13      	ldr	r3, [pc, #76]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 80028e8:	f04f 0200 	mov.w	r2, #0
 80028ec:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.special_retro_rotating = false;
 80028f0:	4b10      	ldr	r3, [pc, #64]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
            Board1_DW.is_Special_retro_routine = Board1_IN_Stop_back_rotation;
 80028f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            Board1_Stop_Motors();
 8002900:	f7ff f98a 	bl	8001c18 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = NONE;
 8002904:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 800290c:	e00c      	b.n	8002928 <Board1_Special_retro_routine+0x134>
            Board1_DW.is_Special_retro_routine = Board1_IN_Turn_back;
 800290e:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 8002910:	2202      	movs	r2, #2
 8002912:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            Board1_Turn_Back();
 8002916:	f7ff fe55 	bl	80025c4 <Board1_Turn_Back>
            Board1_DW.decision.brk_mode = NONE;
 800291a:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <Board1_Special_retro_routine+0x140>)
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002922:	e001      	b.n	8002928 <Board1_Special_retro_routine+0x134>
        break;
 8002924:	bf00      	nop
 8002926:	e000      	b.n	800292a <Board1_Special_retro_routine+0x136>
        break;
 8002928:	bf00      	nop
}
 800292a:	bf00      	nop
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20000244 	.word	0x20000244
 8002938:	43340000 	.word	0x43340000

0800293c <Board1_Mov_Obs_Right>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Right(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002940:	4b0c      	ldr	r3, [pc, #48]	@ (8002974 <Board1_Mov_Obs_Right+0x38>)
 8002942:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 8002946:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800294a:	4293      	cmp	r3, r2
 800294c:	d10b      	bne.n	8002966 <Board1_Mov_Obs_Right+0x2a>
 800294e:	4b09      	ldr	r3, [pc, #36]	@ (8002974 <Board1_Mov_Obs_Right+0x38>)
 8002950:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002954:	2b02      	cmp	r3, #2
 8002956:	d106      	bne.n	8002966 <Board1_Mov_Obs_Right+0x2a>
    Board1_DW.global_state.obs_detection;
 8002958:	4b06      	ldr	r3, [pc, #24]	@ (8002974 <Board1_Mov_Obs_Right+0x38>)
 800295a:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    (Board1_DW.global_state.mov_obs == MOVING_FROM_RIGHT) &&
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <Board1_Mov_Obs_Right+0x2a>
 8002962:	2301      	movs	r3, #1
 8002964:	e000      	b.n	8002968 <Board1_Mov_Obs_Right+0x2c>
 8002966:	2300      	movs	r3, #0
 8002968:	b2db      	uxtb	r3, r3
}
 800296a:	4618      	mov	r0, r3
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	20000244 	.word	0x20000244

08002978 <Board1_Mov_Obs_Left>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mov_Obs_Left(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 800297c:	4b0c      	ldr	r3, [pc, #48]	@ (80029b0 <Board1_Mov_Obs_Left+0x38>)
 800297e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 8002982:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002986:	4293      	cmp	r3, r2
 8002988:	d10b      	bne.n	80029a2 <Board1_Mov_Obs_Left+0x2a>
 800298a:	4b09      	ldr	r3, [pc, #36]	@ (80029b0 <Board1_Mov_Obs_Left+0x38>)
 800298c:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8002990:	2b01      	cmp	r3, #1
 8002992:	d106      	bne.n	80029a2 <Board1_Mov_Obs_Left+0x2a>
    Board1_DW.global_state.obs_detection;
 8002994:	4b06      	ldr	r3, [pc, #24]	@ (80029b0 <Board1_Mov_Obs_Left+0x38>)
 8002996:	f893 306b 	ldrb.w	r3, [r3, #107]	@ 0x6b
    (Board1_DW.global_state.mov_obs == MOVING_FROM_LEFT) &&
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <Board1_Mov_Obs_Left+0x2a>
 800299e:	2301      	movs	r3, #1
 80029a0:	e000      	b.n	80029a4 <Board1_Mov_Obs_Left+0x2c>
 80029a2:	2300      	movs	r3, #0
 80029a4:	b2db      	uxtb	r3, r3
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	20000244 	.word	0x20000244

080029b4 <Board1_Stop_slow_routine>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Stop_slow_routine(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
  boolean_T b;
  b = Board1_Emergency_B_Pressed();
 80029ba:	f7ff f8a9 	bl	8001b10 <Board1_Emergency_B_Pressed>
 80029be:	4603      	mov	r3, r0
 80029c0:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d012      	beq.n	80029ee <Board1_Stop_slow_routine+0x3a>
    Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80029c8:	4b4b      	ldr	r3, [pc, #300]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 80029d0:	4b49      	ldr	r3, [pc, #292]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 80029d2:	2202      	movs	r2, #2
 80029d4:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 80029d8:	4b47      	ldr	r3, [pc, #284]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    Board1_Stop_Motors();
 80029e0:	f7ff f91a 	bl	8001c18 <Board1_Stop_Motors>
    Board1_DW.decision.brk_mode = EMERGENCY;
 80029e4:	4b44      	ldr	r3, [pc, #272]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 80029e6:	2202      	movs	r2, #2
 80029e8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          }
        }
      }
    }
  }
}
 80029ec:	e07f      	b.n	8002aee <Board1_Stop_slow_routine+0x13a>
    b = Board1_Near_Obstacle();
 80029ee:	f7ff fa37 	bl	8001e60 <Board1_Near_Obstacle>
 80029f2:	4603      	mov	r3, r0
 80029f4:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80029f6:	79fb      	ldrb	r3, [r7, #7]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d01c      	beq.n	8002a36 <Board1_Stop_slow_routine+0x82>
      Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 80029fc:	4b3e      	ldr	r3, [pc, #248]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
      Board1_DW.is_Normal_voltage_routine = Boar_IN_Emergency_sonar_routine;
 8002a04:	4b3c      	ldr	r3, [pc, #240]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a06:	2203      	movs	r2, #3
 8002a08:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board1_DW.angle = 0.0F;
 8002a0c:	4b3a      	ldr	r3, [pc, #232]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a0e:	f04f 0200 	mov.w	r2, #0
 8002a12:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
      Board1_DW.prevYaw = 0.0F;
 8002a16:	4b38      	ldr	r3, [pc, #224]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002a20:	4b35      	ldr	r3, [pc, #212]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board1_Stop_Motors();
 8002a28:	f7ff f8f6 	bl	8001c18 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002a2c:	4b32      	ldr	r3, [pc, #200]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a2e:	2202      	movs	r2, #2
 8002a30:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002a34:	e05b      	b.n	8002aee <Board1_Stop_slow_routine+0x13a>
      b = Board1_Mov_Obs_Right();
 8002a36:	f7ff ff81 	bl	800293c <Board1_Mov_Obs_Right>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d01c      	beq.n	8002a7e <Board1_Stop_slow_routine+0xca>
        Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002a44:	4b2c      	ldr	r3, [pc, #176]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        Board1_DW.is_Normal_voltage_routine = IN_Moving_obstacle_from_right_r;
 8002a4c:	4b2a      	ldr	r3, [pc, #168]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a4e:	2206      	movs	r2, #6
 8002a50:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        Board1_DW.angle = 0.0F;
 8002a54:	4b28      	ldr	r3, [pc, #160]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a56:	f04f 0200 	mov.w	r2, #0
 8002a5a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Board1_DW.prevYaw = 0.0F;
 8002a5e:	4b26      	ldr	r3, [pc, #152]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_Turn_right_c;
 8002a68:	4b23      	ldr	r3, [pc, #140]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
        Board1_Process_Evasive_Commands();
 8002a70:	f7ff fa4e 	bl	8001f10 <Board1_Process_Evasive_Commands>
        Board1_DW.decision.brk_mode = NONE;
 8002a74:	4b20      	ldr	r3, [pc, #128]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002a7c:	e037      	b.n	8002aee <Board1_Stop_slow_routine+0x13a>
        b = Board1_Mov_Obs_Left();
 8002a7e:	f7ff ff7b 	bl	8002978 <Board1_Mov_Obs_Left>
 8002a82:	4603      	mov	r3, r0
 8002a84:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002a86:	79fb      	ldrb	r3, [r7, #7]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d01c      	beq.n	8002ac6 <Board1_Stop_slow_routine+0x112>
          Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
          Board1_DW.is_Normal_voltage_routine = IN_Moving_obstacle_from_left_ro;
 8002a94:	4b18      	ldr	r3, [pc, #96]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a96:	2205      	movs	r2, #5
 8002a98:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board1_DW.angle = 0.0F;
 8002a9c:	4b16      	ldr	r3, [pc, #88]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002a9e:	f04f 0200 	mov.w	r2, #0
 8002aa2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
          Board1_DW.prevYaw = 0.0F;
 8002aa6:	4b14      	ldr	r3, [pc, #80]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002aa8:	f04f 0200 	mov.w	r2, #0
 8002aac:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
          Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_Turn_left_d;
 8002ab0:	4b11      	ldr	r3, [pc, #68]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board1_Process_Evasive_Commands();
 8002ab8:	f7ff fa2a 	bl	8001f10 <Board1_Process_Evasive_Commands>
          Board1_DW.decision.brk_mode = NONE;
 8002abc:	4b0e      	ldr	r3, [pc, #56]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
}
 8002ac4:	e013      	b.n	8002aee <Board1_Stop_slow_routine+0x13a>
        } else if (Board1_DW.is_Stop_slow_routine == Board1_IN_Stop_slow) {
 8002ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002ac8:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d10e      	bne.n	8002aee <Board1_Stop_slow_routine+0x13a>
          b = Board1_Is_Rover_Stationary();
 8002ad0:	f7fe ff6e 	bl	80019b0 <Board1_Is_Rover_Stationary>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d007      	beq.n	8002aee <Board1_Stop_slow_routine+0x13a>
            Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ade:	4b06      	ldr	r3, [pc, #24]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
            Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002ae6:	4b04      	ldr	r3, [pc, #16]	@ (8002af8 <Board1_Stop_slow_routine+0x144>)
 8002ae8:	2208      	movs	r2, #8
 8002aea:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
}
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000244 	.word	0x20000244

08002afc <Board1_Routine_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Routine_manager(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Routine_manager) {
 8002b02:	4bb8      	ldr	r3, [pc, #736]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b04:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d002      	beq.n	8002b12 <Board1_Routine_manager+0x16>
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d020      	beq.n	8002b52 <Board1_Routine_manager+0x56>
        break;
      }
    }
    break;
  }
}
 8002b10:	e209      	b.n	8002f26 <Board1_Routine_manager+0x42a>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002b12:	4bb4      	ldr	r3, [pc, #720]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b14:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002b18:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d109      	bne.n	8002b34 <Board1_Routine_manager+0x38>
      b = !Board1_Critical_Voltage();
 8002b20:	f7fe ff30 	bl	8001984 <Board1_Critical_Voltage>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	bf0c      	ite	eq
 8002b2a:	2301      	moveq	r3, #1
 8002b2c:	2300      	movne	r3, #0
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	71fb      	strb	r3, [r7, #7]
 8002b32:	e001      	b.n	8002b38 <Board1_Routine_manager+0x3c>
      b = false;
 8002b34:	2300      	movs	r3, #0
 8002b36:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 81f0 	beq.w	8002f20 <Board1_Routine_manager+0x424>
      Board1_DW.is_Routine_manager = Board_IN_Normal_voltage_routine;
 8002b40:	4ba8      	ldr	r3, [pc, #672]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b42:	2202      	movs	r2, #2
 8002b44:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
      Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002b48:	4ba6      	ldr	r3, [pc, #664]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b4a:	2208      	movs	r2, #8
 8002b4c:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    break;
 8002b50:	e1e6      	b.n	8002f20 <Board1_Routine_manager+0x424>
    if (Board1_DW.sfEvent == Board1_event_STEP) {
 8002b52:	4ba4      	ldr	r3, [pc, #656]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b54:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002b58:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d104      	bne.n	8002b6a <Board1_Routine_manager+0x6e>
      b = Board1_Critical_Voltage();
 8002b60:	f7fe ff10 	bl	8001984 <Board1_Critical_Voltage>
 8002b64:	4603      	mov	r3, r0
 8002b66:	71fb      	strb	r3, [r7, #7]
 8002b68:	e001      	b.n	8002b6e <Board1_Routine_manager+0x72>
      b = false;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d032      	beq.n	8002bda <Board1_Routine_manager+0xde>
      Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b74:	4b9b      	ldr	r3, [pc, #620]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
      Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b7c:	4b99      	ldr	r3, [pc, #612]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
      Board1_DW.is_Emergency_sonar_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002b84:	4b97      	ldr	r3, [pc, #604]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
      Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 8002b8c:	4b95      	ldr	r3, [pc, #596]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
      Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8002b94:	4b93      	ldr	r3, [pc, #588]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
      Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002b9c:	4b91      	ldr	r3, [pc, #580]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
      Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ba4:	4b8f      	ldr	r3, [pc, #572]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
      Board1_DW.is_Special_retro_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bac:	4b8d      	ldr	r3, [pc, #564]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
      Board1_DW.is_Stop_slow_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bb4:	4b8b      	ldr	r3, [pc, #556]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
      Board1_DW.is_Normal_voltage_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002bbc:	4b89      	ldr	r3, [pc, #548]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
      Board1_DW.is_Routine_manager = Boa_IN_Critical_voltage_routine;
 8002bc4:	4b87      	ldr	r3, [pc, #540]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
      Board1_Stop_Motors();
 8002bcc:	f7ff f824 	bl	8001c18 <Board1_Stop_Motors>
      Board1_DW.decision.brk_mode = EMERGENCY;
 8002bd0:	4b84      	ldr	r3, [pc, #528]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
    break;
 8002bd8:	e1a4      	b.n	8002f24 <Board1_Routine_manager+0x428>
      switch (Board1_DW.is_Normal_voltage_routine) {
 8002bda:	4b82      	ldr	r3, [pc, #520]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002bdc:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 8002be0:	3b01      	subs	r3, #1
 8002be2:	2b09      	cmp	r3, #9
 8002be4:	f200 819e 	bhi.w	8002f24 <Board1_Routine_manager+0x428>
 8002be8:	a201      	add	r2, pc, #4	@ (adr r2, 8002bf0 <Board1_Routine_manager+0xf4>)
 8002bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bee:	bf00      	nop
 8002bf0:	08002c19 	.word	0x08002c19
 8002bf4:	08002c37 	.word	0x08002c37
 8002bf8:	08002c65 	.word	0x08002c65
 8002bfc:	08002c6b 	.word	0x08002c6b
 8002c00:	08002c89 	.word	0x08002c89
 8002c04:	08002daf 	.word	0x08002daf
 8002c08:	08002edb 	.word	0x08002edb
 8002c0c:	08002ef7 	.word	0x08002ef7
 8002c10:	08002efd 	.word	0x08002efd
 8002c14:	08002f03 	.word	0x08002f03
        if (Board1_DW.is_Control_controller_routine ==
 8002c18:	4b72      	ldr	r3, [pc, #456]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c1a:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	f040 8172 	bne.w	8002f08 <Board1_Routine_manager+0x40c>
          Board1_DW.is_Control_controller_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002c24:	4b6f      	ldr	r3, [pc, #444]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002c2c:	4b6d      	ldr	r3, [pc, #436]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c2e:	2208      	movs	r2, #8
 8002c30:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        break;
 8002c34:	e168      	b.n	8002f08 <Board1_Routine_manager+0x40c>
        if (Board1_DW.is_Emergency_button_routine == Board1_IN_Emergency_button)
 8002c36:	4b6b      	ldr	r3, [pc, #428]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c38:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	f040 8165 	bne.w	8002f0c <Board1_Routine_manager+0x410>
          b = Board1_Is_Rover_Stationary();
 8002c42:	f7fe feb5 	bl	80019b0 <Board1_Is_Rover_Stationary>
 8002c46:	4603      	mov	r3, r0
 8002c48:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002c4a:	79fb      	ldrb	r3, [r7, #7]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	f000 815d 	beq.w	8002f0c <Board1_Routine_manager+0x410>
            Board1_DW.is_Emergency_button_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002c52:	4b64      	ldr	r3, [pc, #400]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002c5a:	4b62      	ldr	r3, [pc, #392]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c5c:	2208      	movs	r2, #8
 8002c5e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        break;
 8002c62:	e153      	b.n	8002f0c <Board1_Routine_manager+0x410>
        Board1_Emergency_sonar_routine();
 8002c64:	f7fe fff6 	bl	8001c54 <Board1_Emergency_sonar_routine>
        break;
 8002c68:	e159      	b.n	8002f1e <Board1_Routine_manager+0x422>
        if (Board1_DW.is_Low_controller_battery_routi ==
 8002c6a:	4b5e      	ldr	r3, [pc, #376]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c6c:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	f040 814d 	bne.w	8002f10 <Board1_Routine_manager+0x414>
          Board1_DW.is_Low_controller_battery_routi = Board1_IN_NO_ACTIVE_CHILD;
 8002c76:	4b5b      	ldr	r3, [pc, #364]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002c7e:	4b59      	ldr	r3, [pc, #356]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c80:	2208      	movs	r2, #8
 8002c82:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        break;
 8002c86:	e143      	b.n	8002f10 <Board1_Routine_manager+0x414>
        b = Board1_Emergency_B_Pressed();
 8002c88:	f7fe ff42 	bl	8001b10 <Board1_Emergency_B_Pressed>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d012      	beq.n	8002cbc <Board1_Routine_manager+0x1c0>
          Board1_DW.is_Moving_obstacle_from_left_ro = Board1_IN_NO_ACTIVE_CHILD;
 8002c96:	4b53      	ldr	r3, [pc, #332]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
          Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8002c9e:	4b51      	ldr	r3, [pc, #324]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002ca6:	4b4f      	ldr	r3, [pc, #316]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
          Board1_Stop_Motors();
 8002cae:	f7fe ffb3 	bl	8001c18 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002cb2:	4b4c      	ldr	r3, [pc, #304]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002cba:	e12b      	b.n	8002f14 <Board1_Routine_manager+0x418>
          b = Board1_Near_Obstacle();
 8002cbc:	f7ff f8d0 	bl	8001e60 <Board1_Near_Obstacle>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002cc4:	79fb      	ldrb	r3, [r7, #7]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d01c      	beq.n	8002d04 <Board1_Routine_manager+0x208>
            Board1_DW.is_Moving_obstacle_from_left_ro =
 8002cca:	4b46      	ldr	r3, [pc, #280]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
            Board1_DW.is_Normal_voltage_routine =
 8002cd2:	4b44      	ldr	r3, [pc, #272]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002cd4:	2203      	movs	r2, #3
 8002cd6:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board1_DW.angle = 0.0F;
 8002cda:	4b42      	ldr	r3, [pc, #264]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002cdc:	f04f 0200 	mov.w	r2, #0
 8002ce0:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002ce4:	4b3f      	ldr	r3, [pc, #252]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002ce6:	f04f 0200 	mov.w	r2, #0
 8002cea:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002cee:	4b3d      	ldr	r3, [pc, #244]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
            Board1_Stop_Motors();
 8002cf6:	f7fe ff8f 	bl	8001c18 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002cfa:	4b3a      	ldr	r3, [pc, #232]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d02:	e107      	b.n	8002f14 <Board1_Routine_manager+0x418>
            b = Board1_Stop_B_Pressed();
 8002d04:	f7ff f8e6 	bl	8001ed4 <Board1_Stop_B_Pressed>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002d0c:	79fb      	ldrb	r3, [r7, #7]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d012      	beq.n	8002d38 <Board1_Routine_manager+0x23c>
              Board1_DW.is_Moving_obstacle_from_left_ro =
 8002d12:	4b34      	ldr	r3, [pc, #208]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
              Board1_DW.is_Normal_voltage_routine = Board1_IN_Stop_slow_routine;
 8002d1a:	4b32      	ldr	r3, [pc, #200]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d1c:	220a      	movs	r2, #10
 8002d1e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002d22:	4b30      	ldr	r3, [pc, #192]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
              Board1_Stop_Motors();
 8002d2a:	f7fe ff75 	bl	8001c18 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002d36:	e0ed      	b.n	8002f14 <Board1_Routine_manager+0x418>
            } else if ((Board1_DW.is_Moving_obstacle_from_left_ro ==
 8002d38:	4b2a      	ldr	r3, [pc, #168]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d3a:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	f040 80e8 	bne.w	8002f14 <Board1_Routine_manager+0x418>
                        Board1_IN_Turn_left_d) && (Board1_DW.sfEvent ==
 8002d44:	4b27      	ldr	r3, [pc, #156]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d46:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002d4a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	f040 80e0 	bne.w	8002f14 <Board1_Routine_manager+0x418>
              Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002d54:	4b23      	ldr	r3, [pc, #140]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d56:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002d5a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d5e:	f7fe ff31 	bl	8001bc4 <Board1_Update_Angle>
              if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8002d62:	4b20      	ldr	r3, [pc, #128]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d64:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002d68:	eef0 7ae7 	vabs.f32	s15, s15
 8002d6c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002de8 <Board1_Routine_manager+0x2ec>
 8002d70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d78:	db12      	blt.n	8002da0 <Board1_Routine_manager+0x2a4>
                Board1_DW.angle = 0.0F;
 8002d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 8002d84:	4b17      	ldr	r3, [pc, #92]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d86:	f04f 0200 	mov.w	r2, #0
 8002d8a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Moving_obstacle_from_left_ro =
 8002d8e:	4b15      	ldr	r3, [pc, #84]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
                Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002d96:	4b13      	ldr	r3, [pc, #76]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002d98:	2208      	movs	r2, #8
 8002d9a:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        break;
 8002d9e:	e0b9      	b.n	8002f14 <Board1_Routine_manager+0x418>
                Board1_Process_Evasive_Commands();
 8002da0:	f7ff f8b6 	bl	8001f10 <Board1_Process_Evasive_Commands>
                Board1_DW.decision.brk_mode = NONE;
 8002da4:	4b0f      	ldr	r3, [pc, #60]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002dac:	e0b2      	b.n	8002f14 <Board1_Routine_manager+0x418>
        b = Board1_Emergency_B_Pressed();
 8002dae:	f7fe feaf 	bl	8001b10 <Board1_Emergency_B_Pressed>
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d017      	beq.n	8002dec <Board1_Routine_manager+0x2f0>
          Board1_DW.is_Moving_obstacle_from_right_r = Board1_IN_NO_ACTIVE_CHILD;
 8002dbc:	4b09      	ldr	r3, [pc, #36]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
          Board1_DW.is_Normal_voltage_routine = Boa_IN_Emergency_button_routine;
 8002dc4:	4b07      	ldr	r3, [pc, #28]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
          Board1_DW.is_Emergency_button_routine = Board1_IN_Emergency_button;
 8002dcc:	4b05      	ldr	r3, [pc, #20]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
          Board1_Stop_Motors();
 8002dd4:	f7fe ff20 	bl	8001c18 <Board1_Stop_Motors>
          Board1_DW.decision.brk_mode = EMERGENCY;
 8002dd8:	4b02      	ldr	r3, [pc, #8]	@ (8002de4 <Board1_Routine_manager+0x2e8>)
 8002dda:	2202      	movs	r2, #2
 8002ddc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002de0:	e09a      	b.n	8002f18 <Board1_Routine_manager+0x41c>
 8002de2:	bf00      	nop
 8002de4:	20000244 	.word	0x20000244
 8002de8:	42340000 	.word	0x42340000
          b = Board1_Near_Obstacle();
 8002dec:	f7ff f838 	bl	8001e60 <Board1_Near_Obstacle>
 8002df0:	4603      	mov	r3, r0
 8002df2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8002df4:	79fb      	ldrb	r3, [r7, #7]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d01c      	beq.n	8002e34 <Board1_Routine_manager+0x338>
            Board1_DW.is_Moving_obstacle_from_right_r =
 8002dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
            Board1_DW.is_Normal_voltage_routine =
 8002e02:	4b4b      	ldr	r3, [pc, #300]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e04:	2203      	movs	r2, #3
 8002e06:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
            Board1_DW.angle = 0.0F;
 8002e0a:	4b49      	ldr	r3, [pc, #292]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e0c:	f04f 0200 	mov.w	r2, #0
 8002e10:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
            Board1_DW.prevYaw = 0.0F;
 8002e14:	4b46      	ldr	r3, [pc, #280]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e16:	f04f 0200 	mov.w	r2, #0
 8002e1a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
            Board1_DW.is_Emergency_sonar_routine = Board1_IN_Emergency_sonar;
 8002e1e:	4b44      	ldr	r3, [pc, #272]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
            Board1_Stop_Motors();
 8002e26:	f7fe fef7 	bl	8001c18 <Board1_Stop_Motors>
            Board1_DW.decision.brk_mode = EMERGENCY;
 8002e2a:	4b41      	ldr	r3, [pc, #260]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002e32:	e071      	b.n	8002f18 <Board1_Routine_manager+0x41c>
            b = Board1_Stop_B_Pressed();
 8002e34:	f7ff f84e 	bl	8001ed4 <Board1_Stop_B_Pressed>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8002e3c:	79fb      	ldrb	r3, [r7, #7]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d012      	beq.n	8002e68 <Board1_Routine_manager+0x36c>
              Board1_DW.is_Moving_obstacle_from_right_r =
 8002e42:	4b3b      	ldr	r3, [pc, #236]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
              Board1_DW.is_Normal_voltage_routine = Board1_IN_Stop_slow_routine;
 8002e4a:	4b39      	ldr	r3, [pc, #228]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e4c:	220a      	movs	r2, #10
 8002e4e:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
              Board1_DW.is_Stop_slow_routine = Board1_IN_Stop_slow;
 8002e52:	4b37      	ldr	r3, [pc, #220]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e54:	2201      	movs	r2, #1
 8002e56:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
              Board1_Stop_Motors();
 8002e5a:	f7fe fedd 	bl	8001c18 <Board1_Stop_Motors>
              Board1_DW.decision.brk_mode = NORMAL;
 8002e5e:	4b34      	ldr	r3, [pc, #208]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002e66:	e057      	b.n	8002f18 <Board1_Routine_manager+0x41c>
            } else if ((Board1_DW.is_Moving_obstacle_from_right_r ==
 8002e68:	4b31      	ldr	r3, [pc, #196]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e6a:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d152      	bne.n	8002f18 <Board1_Routine_manager+0x41c>
                        Board1_IN_Turn_right_c) && (Board1_DW.sfEvent ==
 8002e72:	4b2f      	ldr	r3, [pc, #188]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e74:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002e78:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d14b      	bne.n	8002f18 <Board1_Routine_manager+0x41c>
              Board1_Update_Angle(Board1_DW.global_state.stateB2.gyroYaw);
 8002e80:	4b2b      	ldr	r3, [pc, #172]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e82:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002e86:	eeb0 0a67 	vmov.f32	s0, s15
 8002e8a:	f7fe fe9b 	bl	8001bc4 <Board1_Update_Angle>
              if (fabsf(Board1_DW.angle) >= Board1_TURN_ANGLE) {
 8002e8e:	4b28      	ldr	r3, [pc, #160]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002e90:	edd3 7a35 	vldr	s15, [r3, #212]	@ 0xd4
 8002e94:	eef0 7ae7 	vabs.f32	s15, s15
 8002e98:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002f34 <Board1_Routine_manager+0x438>
 8002e9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea4:	db12      	blt.n	8002ecc <Board1_Routine_manager+0x3d0>
                Board1_DW.angle = 0.0F;
 8002ea6:	4b22      	ldr	r3, [pc, #136]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
                Board1_DW.prevYaw = 0.0F;
 8002eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002eb2:	f04f 0200 	mov.w	r2, #0
 8002eb6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
                Board1_DW.is_Moving_obstacle_from_right_r =
 8002eba:	4b1d      	ldr	r3, [pc, #116]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
                Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002ec4:	2208      	movs	r2, #8
 8002ec6:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        break;
 8002eca:	e025      	b.n	8002f18 <Board1_Routine_manager+0x41c>
                Board1_Process_Evasive_Commands();
 8002ecc:	f7ff f820 	bl	8001f10 <Board1_Process_Evasive_Commands>
                Board1_DW.decision.brk_mode = NONE;
 8002ed0:	4b17      	ldr	r3, [pc, #92]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
        break;
 8002ed8:	e01e      	b.n	8002f18 <Board1_Routine_manager+0x41c>
        if (Board1_DW.is_Not_moving_routine == Board1_IN_Not_moving) {
 8002eda:	4b15      	ldr	r3, [pc, #84]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002edc:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d11b      	bne.n	8002f1c <Board1_Routine_manager+0x420>
          Board1_DW.is_Not_moving_routine = Board1_IN_NO_ACTIVE_CHILD;
 8002ee4:	4b12      	ldr	r3, [pc, #72]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
          Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8002eec:	4b10      	ldr	r3, [pc, #64]	@ (8002f30 <Board1_Routine_manager+0x434>)
 8002eee:	2208      	movs	r2, #8
 8002ef0:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
        break;
 8002ef4:	e012      	b.n	8002f1c <Board1_Routine_manager+0x420>
        Board1_Select_routine();
 8002ef6:	f7ff fb83 	bl	8002600 <Board1_Select_routine>
        break;
 8002efa:	e010      	b.n	8002f1e <Board1_Routine_manager+0x422>
        Board1_Special_retro_routine();
 8002efc:	f7ff fc7a 	bl	80027f4 <Board1_Special_retro_routine>
        break;
 8002f00:	e00d      	b.n	8002f1e <Board1_Routine_manager+0x422>
        Board1_Stop_slow_routine();
 8002f02:	f7ff fd57 	bl	80029b4 <Board1_Stop_slow_routine>
        break;
 8002f06:	e00a      	b.n	8002f1e <Board1_Routine_manager+0x422>
        break;
 8002f08:	bf00      	nop
 8002f0a:	e00b      	b.n	8002f24 <Board1_Routine_manager+0x428>
        break;
 8002f0c:	bf00      	nop
 8002f0e:	e009      	b.n	8002f24 <Board1_Routine_manager+0x428>
        break;
 8002f10:	bf00      	nop
 8002f12:	e007      	b.n	8002f24 <Board1_Routine_manager+0x428>
        break;
 8002f14:	bf00      	nop
 8002f16:	e005      	b.n	8002f24 <Board1_Routine_manager+0x428>
        break;
 8002f18:	bf00      	nop
 8002f1a:	e003      	b.n	8002f24 <Board1_Routine_manager+0x428>
        break;
 8002f1c:	bf00      	nop
    break;
 8002f1e:	e001      	b.n	8002f24 <Board1_Routine_manager+0x428>
    break;
 8002f20:	bf00      	nop
 8002f22:	e000      	b.n	8002f26 <Board1_Routine_manager+0x42a>
    break;
 8002f24:	bf00      	nop
}
 8002f26:	bf00      	nop
 8002f28:	3708      	adds	r7, #8
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000244 	.word	0x20000244
 8002f34:	42340000 	.word	0x42340000

08002f38 <Board1_Mode_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Mode_B_Pressed(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8002f3e:	4b12      	ldr	r3, [pc, #72]	@ (8002f88 <Board1_Mode_B_Pressed+0x50>)
 8002f40:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002f44:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d002      	beq.n	8002f52 <Board1_Mode_B_Pressed+0x1a>
    y = false;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	71fb      	strb	r3, [r7, #7]
 8002f50:	e013      	b.n	8002f7a <Board1_Mode_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 8002f52:	4b0d      	ldr	r3, [pc, #52]	@ (8002f88 <Board1_Mode_B_Pressed+0x50>)
 8002f54:	f893 3063 	ldrb.w	r3, [r3, #99]	@ 0x63
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d006      	beq.n	8002f6a <Board1_Mode_B_Pressed+0x32>
         (!Board1_DW.prev_l_stick_button));
 8002f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f88 <Board1_Mode_B_Pressed+0x50>)
 8002f5e:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
    y = (Board1_DW.global_state.stateB2.l_stick_button &&
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <Board1_Mode_B_Pressed+0x32>
 8002f66:	2301      	movs	r3, #1
 8002f68:	e000      	b.n	8002f6c <Board1_Mode_B_Pressed+0x34>
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_l_stick_button =
      Board1_DW.global_state.stateB2.l_stick_button;
 8002f6e:	4b06      	ldr	r3, [pc, #24]	@ (8002f88 <Board1_Mode_B_Pressed+0x50>)
 8002f70:	f893 2063 	ldrb.w	r2, [r3, #99]	@ 0x63
    Board1_DW.prev_l_stick_button =
 8002f74:	4b04      	ldr	r3, [pc, #16]	@ (8002f88 <Board1_Mode_B_Pressed+0x50>)
 8002f76:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
  }

  return y;
 8002f7a:	79fb      	ldrb	r3, [r7, #7]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	20000244 	.word	0x20000244

08002f8c <Board1_Rover_Lights_OFF>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Rover_Lights_OFF(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  Board1_DW.decision.led_A = OFF;
 8002f90:	4b0a      	ldr	r3, [pc, #40]	@ (8002fbc <Board1_Rover_Lights_OFF+0x30>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
  Board1_DW.decision.led_B = OFF;
 8002f98:	4b08      	ldr	r3, [pc, #32]	@ (8002fbc <Board1_Rover_Lights_OFF+0x30>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  Board1_DW.decision.rear_led = IDLE;
 8002fa0:	4b06      	ldr	r3, [pc, #24]	@ (8002fbc <Board1_Rover_Lights_OFF+0x30>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  Board1_DW.decision.rear_sign = SIGN_OFF;
 8002fa8:	4b04      	ldr	r3, [pc, #16]	@ (8002fbc <Board1_Rover_Lights_OFF+0x30>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
}
 8002fb0:	bf00      	nop
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	20000244 	.word	0x20000244

08002fc0 <Board1_Lights_B_Pressed>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Lights_B_Pressed(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8002fc6:	4b12      	ldr	r3, [pc, #72]	@ (8003010 <Board1_Lights_B_Pressed+0x50>)
 8002fc8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002fcc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d002      	beq.n	8002fda <Board1_Lights_B_Pressed+0x1a>
    y = false;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	71fb      	strb	r3, [r7, #7]
 8002fd8:	e013      	b.n	8003002 <Board1_Lights_B_Pressed+0x42>
  } else {
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 8002fda:	4b0d      	ldr	r3, [pc, #52]	@ (8003010 <Board1_Lights_B_Pressed+0x50>)
 8002fdc:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d006      	beq.n	8002ff2 <Board1_Lights_B_Pressed+0x32>
         (!Board1_DW.prev_r_stick_button));
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8003010 <Board1_Lights_B_Pressed+0x50>)
 8002fe6:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
    y = (Board1_DW.global_state.stateB2.r_stick_button &&
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <Board1_Lights_B_Pressed+0x32>
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e000      	b.n	8002ff4 <Board1_Lights_B_Pressed+0x34>
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_r_stick_button =
      Board1_DW.global_state.stateB2.r_stick_button;
 8002ff6:	4b06      	ldr	r3, [pc, #24]	@ (8003010 <Board1_Lights_B_Pressed+0x50>)
 8002ff8:	f893 2062 	ldrb.w	r2, [r3, #98]	@ 0x62
    Board1_DW.prev_r_stick_button =
 8002ffc:	4b04      	ldr	r3, [pc, #16]	@ (8003010 <Board1_Lights_B_Pressed+0x50>)
 8002ffe:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
  }

  return y;
 8003002:	79fb      	ldrb	r3, [r7, #7]
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	20000244 	.word	0x20000244

08003014 <Board1_Update_Rover_Lights>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Rover_Lights(boolean_T white_led_when_stopped)
{
 8003014:	b480      	push	{r7}
 8003016:	b089      	sub	sp, #36	@ 0x24
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	71fb      	strb	r3, [r7, #7]
  boolean_T x[4];
  if (Board1_DW.special_retro_rotating) {
 800301e:	4bb1      	ldr	r3, [pc, #708]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003020:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00c      	beq.n	8003042 <Board1_Update_Rover_Lights+0x2e>
    Board1_DW.decision.led_A = BLINKING_WHITE;
 8003028:	4bae      	ldr	r3, [pc, #696]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800302a:	2204      	movs	r2, #4
 800302c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_WHITE;
 8003030:	4bac      	ldr	r3, [pc, #688]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003032:	2204      	movs	r2, #4
 8003034:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = SPECIAL_LIGHTS;
 8003038:	4baa      	ldr	r3, [pc, #680]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800303a:	2206      	movs	r2, #6
 800303c:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003040:	e1ef      	b.n	8003422 <Board1_Update_Rover_Lights+0x40e>
  } else if (Board1_DW.decision.brk_mode != NONE) {
 8003042:	4ba8      	ldr	r3, [pc, #672]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003044:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00c      	beq.n	8003066 <Board1_Update_Rover_Lights+0x52>
    Board1_DW.decision.led_A = WHITE;
 800304c:	4ba5      	ldr	r3, [pc, #660]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 8003054:	4ba3      	ldr	r3, [pc, #652]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003056:	2201      	movs	r2, #1
 8003058:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = BRAKING_LIGHT;
 800305c:	4ba1      	ldr	r3, [pc, #644]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800305e:	2202      	movs	r2, #2
 8003060:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003064:	e1dd      	b.n	8003422 <Board1_Update_Rover_Lights+0x40e>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F <
 8003066:	4b9f      	ldr	r3, [pc, #636]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003068:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800306c:	4b9d      	ldr	r3, [pc, #628]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800306e:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003072:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003076:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800307a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800307e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003086:	d51f      	bpl.n	80030c8 <Board1_Update_Rover_Lights+0xb4>
              0.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 8003088:	4b96      	ldr	r3, [pc, #600]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800308a:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800308e:	4b95      	ldr	r3, [pc, #596]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003090:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003094:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003098:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800309c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80030a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ac:	dd0c      	ble.n	80030c8 <Board1_Update_Rover_Lights+0xb4>
                        2.0F > 1.0F)) {
    Board1_DW.decision.led_A = BLINKING_RED;
 80030ae:	4b8d      	ldr	r3, [pc, #564]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80030b0:	2203      	movs	r2, #3
 80030b2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = WHITE;
 80030b6:	4b8b      	ldr	r3, [pc, #556]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80030b8:	2201      	movs	r2, #1
 80030ba:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_LEFT;
 80030be:	4b89      	ldr	r3, [pc, #548]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80030c0:	2204      	movs	r2, #4
 80030c2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80030c6:	e1ac      	b.n	8003422 <Board1_Update_Rover_Lights+0x40e>
  } else if (((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F >
 80030c8:	4b86      	ldr	r3, [pc, #536]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80030ca:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80030ce:	4b85      	ldr	r3, [pc, #532]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80030d0:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80030d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030d8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80030dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80030e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ec:	dd1d      	ble.n	800312a <Board1_Update_Rover_Lights+0x116>
              1.0F) && ((Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) /
 80030ee:	4b7d      	ldr	r3, [pc, #500]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80030f0:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 80030f4:	4b7b      	ldr	r3, [pc, #492]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80030f6:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80030fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030fe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003102:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003106:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800310a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310e:	d50c      	bpl.n	800312a <Board1_Update_Rover_Lights+0x116>
                        2.0F < 0.0F)) {
    Board1_DW.decision.led_A = WHITE;
 8003110:	4b74      	ldr	r3, [pc, #464]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
    Board1_DW.decision.led_B = BLINKING_RED;
 8003118:	4b72      	ldr	r3, [pc, #456]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800311a:	2203      	movs	r2, #3
 800311c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003120:	4b70      	ldr	r3, [pc, #448]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003122:	2205      	movs	r2, #5
 8003124:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003128:	e17b      	b.n	8003422 <Board1_Update_Rover_Lights+0x40e>
  } else {
    real32_T left_ref;
    real32_T right_ref;
    boolean_T e_y;
    left_ref = (Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) / 2.0F;
 800312a:	4b6e      	ldr	r3, [pc, #440]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800312c:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 8003130:	4b6c      	ldr	r3, [pc, #432]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003132:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003136:	ee37 7a27 	vadd.f32	s14, s14, s15
 800313a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800313e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003142:	edc7 7a04 	vstr	s15, [r7, #16]
    right_ref = (Board1_DW.decision.rif_FB + Board1_DW.decision.rif_BB) / 2.0F;
 8003146:	4b67      	ldr	r3, [pc, #412]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003148:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800314c:	4b65      	ldr	r3, [pc, #404]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800314e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003152:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003156:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800315a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800315e:	edc7 7a03 	vstr	s15, [r7, #12]
    e_y = ((left_ref > 1.0F) && (right_ref > 1.0F));
 8003162:	edd7 7a04 	vldr	s15, [r7, #16]
 8003166:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800316a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800316e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003172:	dd0a      	ble.n	800318a <Board1_Update_Rover_Lights+0x176>
 8003174:	edd7 7a03 	vldr	s15, [r7, #12]
 8003178:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800317c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003184:	dd01      	ble.n	800318a <Board1_Update_Rover_Lights+0x176>
 8003186:	2301      	movs	r3, #1
 8003188:	e000      	b.n	800318c <Board1_Update_Rover_Lights+0x178>
 800318a:	2300      	movs	r3, #0
 800318c:	77fb      	strb	r3, [r7, #31]
    if (e_y && (right_ref - left_ref > Board1_TURN_THRESHOLD)) {
 800318e:	7ffb      	ldrb	r3, [r7, #31]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d019      	beq.n	80031c8 <Board1_Update_Rover_Lights+0x1b4>
 8003194:	ed97 7a03 	vldr	s14, [r7, #12]
 8003198:	edd7 7a04 	vldr	s15, [r7, #16]
 800319c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031a0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80031a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ac:	dd0c      	ble.n	80031c8 <Board1_Update_Rover_Lights+0x1b4>
      Board1_DW.decision.led_A = BLINKING_RED;
 80031ae:	4b4d      	ldr	r3, [pc, #308]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80031b0:	2203      	movs	r2, #3
 80031b2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = WHITE;
 80031b6:	4b4b      	ldr	r3, [pc, #300]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_LEFT;
 80031be:	4b49      	ldr	r3, [pc, #292]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80031c0:	2204      	movs	r2, #4
 80031c2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80031c6:	e12c      	b.n	8003422 <Board1_Update_Rover_Lights+0x40e>
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 80031c8:	7ffb      	ldrb	r3, [r7, #31]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d02d      	beq.n	800322a <Board1_Update_Rover_Lights+0x216>
 80031ce:	4b45      	ldr	r3, [pc, #276]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80031d0:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80031d4:	4b43      	ldr	r3, [pc, #268]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80031d6:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80031da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031de:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80031e2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                       2.0F - (Board1_DW.decision.rif_FB +
 80031e6:	4b3f      	ldr	r3, [pc, #252]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80031e8:	edd3 6a23 	vldr	s13, [r3, #140]	@ 0x8c
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 80031ec:	4b3d      	ldr	r3, [pc, #244]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80031ee:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
                       2.0F - (Board1_DW.decision.rif_FB +
 80031f2:	ee76 6aa7 	vadd.f32	s13, s13, s15
                 Board1_DW.decision.rif_BB) / 2.0F > Board1_TURN_THRESHOLD)) {
 80031f6:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80031fa:	eec6 7a86 	vdiv.f32	s15, s13, s12
                       2.0F - (Board1_DW.decision.rif_FB +
 80031fe:	ee77 7a67 	vsub.f32	s15, s14, s15
    } else if (e_y && ((Board1_DW.decision.rif_FA + Board1_DW.decision.rif_BA) /
 8003202:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003206:	eef4 7ac7 	vcmpe.f32	s15, s14
 800320a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800320e:	dd0c      	ble.n	800322a <Board1_Update_Rover_Lights+0x216>
      Board1_DW.decision.led_A = WHITE;
 8003210:	4b34      	ldr	r3, [pc, #208]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      Board1_DW.decision.led_B = BLINKING_RED;
 8003218:	4b32      	ldr	r3, [pc, #200]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800321a:	2203      	movs	r2, #3
 800321c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
      Board1_DW.decision.rear_led = ARROW_RIGHT;
 8003220:	4b30      	ldr	r3, [pc, #192]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003222:	2205      	movs	r2, #5
 8003224:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 8003228:	e0fb      	b.n	8003422 <Board1_Update_Rover_Lights+0x40e>
    } else {
      int32_T k;
      boolean_T exitg1;
      x[0] = (Board1_DW.decision.rif_FA < 0.0F);
 800322a:	4b2e      	ldr	r3, [pc, #184]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800322c:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8003230:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003238:	bf4c      	ite	mi
 800323a:	2301      	movmi	r3, #1
 800323c:	2300      	movpl	r3, #0
 800323e:	b2db      	uxtb	r3, r3
 8003240:	723b      	strb	r3, [r7, #8]
      x[1] = (Board1_DW.decision.rif_FB < 0.0F);
 8003242:	4b28      	ldr	r3, [pc, #160]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003244:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 8003248:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800324c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003250:	bf4c      	ite	mi
 8003252:	2301      	movmi	r3, #1
 8003254:	2300      	movpl	r3, #0
 8003256:	b2db      	uxtb	r3, r3
 8003258:	727b      	strb	r3, [r7, #9]
      x[2] = (Board1_DW.decision.rif_BA < 0.0F);
 800325a:	4b22      	ldr	r3, [pc, #136]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 800325c:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003260:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003268:	bf4c      	ite	mi
 800326a:	2301      	movmi	r3, #1
 800326c:	2300      	movpl	r3, #0
 800326e:	b2db      	uxtb	r3, r3
 8003270:	72bb      	strb	r3, [r7, #10]
      x[3] = (Board1_DW.decision.rif_BB < 0.0F);
 8003272:	4b1c      	ldr	r3, [pc, #112]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 8003274:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003278:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800327c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003280:	bf4c      	ite	mi
 8003282:	2301      	movmi	r3, #1
 8003284:	2300      	movpl	r3, #0
 8003286:	b2db      	uxtb	r3, r3
 8003288:	72fb      	strb	r3, [r7, #11]
      e_y = true;
 800328a:	2301      	movs	r3, #1
 800328c:	77fb      	strb	r3, [r7, #31]
      k = 0;
 800328e:	2300      	movs	r3, #0
 8003290:	61bb      	str	r3, [r7, #24]
      exitg1 = false;
 8003292:	2300      	movs	r3, #0
 8003294:	75fb      	strb	r3, [r7, #23]
      while ((!exitg1) && (k < 4)) {
 8003296:	e00e      	b.n	80032b6 <Board1_Update_Rover_Lights+0x2a2>
        if (!x[k]) {
 8003298:	f107 0208 	add.w	r2, r7, #8
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	4413      	add	r3, r2
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d104      	bne.n	80032b0 <Board1_Update_Rover_Lights+0x29c>
          e_y = false;
 80032a6:	2300      	movs	r3, #0
 80032a8:	77fb      	strb	r3, [r7, #31]
          exitg1 = true;
 80032aa:	2301      	movs	r3, #1
 80032ac:	75fb      	strb	r3, [r7, #23]
 80032ae:	e002      	b.n	80032b6 <Board1_Update_Rover_Lights+0x2a2>
        } else {
          k++;
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	3301      	adds	r3, #1
 80032b4:	61bb      	str	r3, [r7, #24]
      while ((!exitg1) && (k < 4)) {
 80032b6:	7dfb      	ldrb	r3, [r7, #23]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d102      	bne.n	80032c2 <Board1_Update_Rover_Lights+0x2ae>
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	2b03      	cmp	r3, #3
 80032c0:	ddea      	ble.n	8003298 <Board1_Update_Rover_Lights+0x284>
        }
      }

      if (e_y) {
 80032c2:	7ffb      	ldrb	r3, [r7, #31]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d00f      	beq.n	80032e8 <Board1_Update_Rover_Lights+0x2d4>
        Board1_DW.decision.led_A = WHITE;
 80032c8:	4b06      	ldr	r3, [pc, #24]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
        Board1_DW.decision.led_B = WHITE;
 80032d0:	4b04      	ldr	r3, [pc, #16]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
        Board1_DW.decision.rear_led = BACKWARD_LIGHTS;
 80032d8:	4b02      	ldr	r3, [pc, #8]	@ (80032e4 <Board1_Update_Rover_Lights+0x2d0>)
 80032da:	2203      	movs	r2, #3
 80032dc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80032e0:	e09f      	b.n	8003422 <Board1_Update_Rover_Lights+0x40e>
 80032e2:	bf00      	nop
 80032e4:	20000244 	.word	0x20000244
      } else {
        x[0] = (Board1_DW.decision.rif_FA > 1.0F);
 80032e8:	4b5c      	ldr	r3, [pc, #368]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 80032ea:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 80032ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80032f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032fa:	bfcc      	ite	gt
 80032fc:	2301      	movgt	r3, #1
 80032fe:	2300      	movle	r3, #0
 8003300:	b2db      	uxtb	r3, r3
 8003302:	723b      	strb	r3, [r7, #8]
        x[1] = (Board1_DW.decision.rif_FB > 1.0F);
 8003304:	4b55      	ldr	r3, [pc, #340]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 8003306:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800330a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800330e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003316:	bfcc      	ite	gt
 8003318:	2301      	movgt	r3, #1
 800331a:	2300      	movle	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	727b      	strb	r3, [r7, #9]
        x[2] = (Board1_DW.decision.rif_BA > 1.0F);
 8003320:	4b4e      	ldr	r3, [pc, #312]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 8003322:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8003326:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800332a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800332e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003332:	bfcc      	ite	gt
 8003334:	2301      	movgt	r3, #1
 8003336:	2300      	movle	r3, #0
 8003338:	b2db      	uxtb	r3, r3
 800333a:	72bb      	strb	r3, [r7, #10]
        x[3] = (Board1_DW.decision.rif_BB > 1.0F);
 800333c:	4b47      	ldr	r3, [pc, #284]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 800333e:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 8003342:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003346:	eef4 7ac7 	vcmpe.f32	s15, s14
 800334a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334e:	bfcc      	ite	gt
 8003350:	2301      	movgt	r3, #1
 8003352:	2300      	movle	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	72fb      	strb	r3, [r7, #11]
        e_y = true;
 8003358:	2301      	movs	r3, #1
 800335a:	77fb      	strb	r3, [r7, #31]
        k = 0;
 800335c:	2300      	movs	r3, #0
 800335e:	61bb      	str	r3, [r7, #24]
        exitg1 = false;
 8003360:	2300      	movs	r3, #0
 8003362:	75fb      	strb	r3, [r7, #23]
        while ((!exitg1) && (k < 4)) {
 8003364:	e00e      	b.n	8003384 <Board1_Update_Rover_Lights+0x370>
          if (!x[k]) {
 8003366:	f107 0208 	add.w	r2, r7, #8
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	4413      	add	r3, r2
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d104      	bne.n	800337e <Board1_Update_Rover_Lights+0x36a>
            e_y = false;
 8003374:	2300      	movs	r3, #0
 8003376:	77fb      	strb	r3, [r7, #31]
            exitg1 = true;
 8003378:	2301      	movs	r3, #1
 800337a:	75fb      	strb	r3, [r7, #23]
 800337c:	e002      	b.n	8003384 <Board1_Update_Rover_Lights+0x370>
          } else {
            k++;
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	3301      	adds	r3, #1
 8003382:	61bb      	str	r3, [r7, #24]
        while ((!exitg1) && (k < 4)) {
 8003384:	7dfb      	ldrb	r3, [r7, #23]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d102      	bne.n	8003390 <Board1_Update_Rover_Lights+0x37c>
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	2b03      	cmp	r3, #3
 800338e:	ddea      	ble.n	8003366 <Board1_Update_Rover_Lights+0x352>
          }
        }

        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 8003390:	7ffb      	ldrb	r3, [r7, #31]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d02d      	beq.n	80033f2 <Board1_Update_Rover_Lights+0x3de>
 8003396:	4b31      	ldr	r3, [pc, #196]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 8003398:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 800339c:	4b2f      	ldr	r3, [pc, #188]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 800339e:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 80033a2:	eeb4 7a67 	vcmp.f32	s14, s15
 80033a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033aa:	d122      	bne.n	80033f2 <Board1_Update_Rover_Lights+0x3de>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 80033ac:	4b2b      	ldr	r3, [pc, #172]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 80033ae:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80033b2:	4b2a      	ldr	r3, [pc, #168]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 80033b4:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
        if (e_y && (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_FB) &&
 80033b8:	eeb4 7a67 	vcmp.f32	s14, s15
 80033bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c0:	d117      	bne.n	80033f2 <Board1_Update_Rover_Lights+0x3de>
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BB)) {
 80033c2:	4b26      	ldr	r3, [pc, #152]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 80033c4:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80033c8:	4b24      	ldr	r3, [pc, #144]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 80033ca:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
            (Board1_DW.decision.rif_FA == Board1_DW.decision.rif_BA) &&
 80033ce:	eeb4 7a67 	vcmp.f32	s14, s15
 80033d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d6:	d10c      	bne.n	80033f2 <Board1_Update_Rover_Lights+0x3de>
          Board1_DW.decision.led_A = WHITE;
 80033d8:	4b20      	ldr	r3, [pc, #128]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
          Board1_DW.decision.led_B = WHITE;
 80033e0:	4b1e      	ldr	r3, [pc, #120]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          Board1_DW.decision.rear_led = BACKLIGHTS;
 80033e8:	4b1c      	ldr	r3, [pc, #112]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
 80033f0:	e017      	b.n	8003422 <Board1_Update_Rover_Lights+0x40e>
        } else {
          if (white_led_when_stopped) {
 80033f2:	79fb      	ldrb	r3, [r7, #7]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d008      	beq.n	800340a <Board1_Update_Rover_Lights+0x3f6>
            Board1_DW.decision.led_A = WHITE;
 80033f8:	4b18      	ldr	r3, [pc, #96]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = WHITE;
 8003400:	4b16      	ldr	r3, [pc, #88]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 8003402:	2201      	movs	r2, #1
 8003404:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
 8003408:	e007      	b.n	800341a <Board1_Update_Rover_Lights+0x406>
          } else {
            Board1_DW.decision.led_A = OFF;
 800340a:	4b14      	ldr	r3, [pc, #80]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
            Board1_DW.decision.led_B = OFF;
 8003412:	4b12      	ldr	r3, [pc, #72]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 8003414:	2200      	movs	r2, #0
 8003416:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
          }

          Board1_DW.decision.rear_led = BACKLIGHTS;
 800341a:	4b10      	ldr	r3, [pc, #64]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 800341c:	2201      	movs	r2, #1
 800341e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
        }
      }
    }
  }

  switch (Board1_DW.decision.mode) {
 8003422:	4b0e      	ldr	r3, [pc, #56]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 8003424:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003428:	2b00      	cmp	r3, #0
 800342a:	d002      	beq.n	8003432 <Board1_Update_Rover_Lights+0x41e>
 800342c:	2b01      	cmp	r3, #1
 800342e:	d005      	beq.n	800343c <Board1_Update_Rover_Lights+0x428>
 8003430:	e009      	b.n	8003446 <Board1_Update_Rover_Lights+0x432>
   case DEFAULT:
    Board1_DW.decision.rear_sign = SIGN_WHITE;
 8003432:	4b0a      	ldr	r3, [pc, #40]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 8003434:	2201      	movs	r2, #1
 8003436:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 800343a:	e009      	b.n	8003450 <Board1_Update_Rover_Lights+0x43c>

   case SPORT:
    Board1_DW.decision.rear_sign = SIGN_ORANGE;
 800343c:	4b07      	ldr	r3, [pc, #28]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 800343e:	2203      	movs	r2, #3
 8003440:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 8003444:	e004      	b.n	8003450 <Board1_Update_Rover_Lights+0x43c>

   default:
    Board1_DW.decision.rear_sign = SIGN_GREEN;
 8003446:	4b05      	ldr	r3, [pc, #20]	@ (800345c <Board1_Update_Rover_Lights+0x448>)
 8003448:	2202      	movs	r2, #2
 800344a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    break;
 800344e:	bf00      	nop
  }
}
 8003450:	bf00      	nop
 8003452:	3724      	adds	r7, #36	@ 0x24
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	20000244 	.word	0x20000244

08003460 <Board1_Board_actions>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Board_actions(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Routine_manager != 0) {
 8003466:	4ba9      	ldr	r3, [pc, #676]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003468:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <Board1_Board_actions+0x14>
    Board1_Routine_manager();
 8003470:	f7ff fb44 	bl	8002afc <Board1_Routine_manager>
  }

  if (Board1_DW.is_active_Mode_manager != 0) {
 8003474:	4ba5      	ldr	r3, [pc, #660]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003476:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 808e 	beq.w	800359c <Board1_Board_actions+0x13c>
    switch (Board1_DW.is_Mode_manager) {
 8003480:	4ba2      	ldr	r3, [pc, #648]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003482:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8003486:	2b01      	cmp	r3, #1
 8003488:	d002      	beq.n	8003490 <Board1_Board_actions+0x30>
 800348a:	2b02      	cmp	r3, #2
 800348c:	d023      	beq.n	80034d6 <Board1_Board_actions+0x76>
 800348e:	e085      	b.n	800359c <Board1_Board_actions+0x13c>
     case Boa_IN_Critical_voltage_driving:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003490:	4b9e      	ldr	r3, [pc, #632]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003492:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003496:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800349a:	4293      	cmp	r3, r2
 800349c:	d109      	bne.n	80034b2 <Board1_Board_actions+0x52>
        b = !Board1_Critical_Voltage();
 800349e:	f7fe fa71 	bl	8001984 <Board1_Critical_Voltage>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	bf0c      	ite	eq
 80034a8:	2301      	moveq	r3, #1
 80034aa:	2300      	movne	r3, #0
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	71fb      	strb	r3, [r7, #7]
 80034b0:	e001      	b.n	80034b6 <Board1_Board_actions+0x56>
      } else {
        b = false;
 80034b2:	2300      	movs	r3, #0
 80034b4:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80034b6:	79fb      	ldrb	r3, [r7, #7]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d06c      	beq.n	8003596 <Board1_Board_actions+0x136>
        Board1_DW.is_Mode_manager = Board_IN_Normal_voltage_driving;
 80034bc:	4b93      	ldr	r3, [pc, #588]	@ (800370c <Board1_Board_actions+0x2ac>)
 80034be:	2202      	movs	r2, #2
 80034c0:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
        Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_DEFAULT;
 80034c4:	4b91      	ldr	r3, [pc, #580]	@ (800370c <Board1_Board_actions+0x2ac>)
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
        Board1_DW.decision.mode = DEFAULT;
 80034cc:	4b8f      	ldr	r3, [pc, #572]	@ (800370c <Board1_Board_actions+0x2ac>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
      }
      break;
 80034d4:	e05f      	b.n	8003596 <Board1_Board_actions+0x136>

     case Board_IN_Normal_voltage_driving:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80034d6:	4b8d      	ldr	r3, [pc, #564]	@ (800370c <Board1_Board_actions+0x2ac>)
 80034d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80034dc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d104      	bne.n	80034ee <Board1_Board_actions+0x8e>
        b = Board1_Critical_Voltage();
 80034e4:	f7fe fa4e 	bl	8001984 <Board1_Critical_Voltage>
 80034e8:	4603      	mov	r3, r0
 80034ea:	71fb      	strb	r3, [r7, #7]
 80034ec:	e001      	b.n	80034f2 <Board1_Board_actions+0x92>
      } else {
        b = false;
 80034ee:	2300      	movs	r3, #0
 80034f0:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80034f2:	79fb      	ldrb	r3, [r7, #7]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d00c      	beq.n	8003512 <Board1_Board_actions+0xb2>
        Board1_DW.is_Normal_voltage_driving = Board1_IN_NO_ACTIVE_CHILD;
 80034f8:	4b84      	ldr	r3, [pc, #528]	@ (800370c <Board1_Board_actions+0x2ac>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
        Board1_DW.is_Mode_manager = Boa_IN_Critical_voltage_driving;
 8003500:	4b82      	ldr	r3, [pc, #520]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
        Board1_DW.decision.mode = ECO;
 8003508:	4b80      	ldr	r3, [pc, #512]	@ (800370c <Board1_Board_actions+0x2ac>)
 800350a:	2202      	movs	r2, #2
 800350c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
            Board1_DW.decision.mode = ECO;
          }
          break;
        }
      }
      break;
 8003510:	e043      	b.n	800359a <Board1_Board_actions+0x13a>
        switch (Board1_DW.is_Normal_voltage_driving) {
 8003512:	4b7e      	ldr	r3, [pc, #504]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003514:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8003518:	2b03      	cmp	r3, #3
 800351a:	d026      	beq.n	800356a <Board1_Board_actions+0x10a>
 800351c:	2b03      	cmp	r3, #3
 800351e:	dc3c      	bgt.n	800359a <Board1_Board_actions+0x13a>
 8003520:	2b01      	cmp	r3, #1
 8003522:	d002      	beq.n	800352a <Board1_Board_actions+0xca>
 8003524:	2b02      	cmp	r3, #2
 8003526:	d010      	beq.n	800354a <Board1_Board_actions+0xea>
      break;
 8003528:	e037      	b.n	800359a <Board1_Board_actions+0x13a>
          b = Board1_Mode_B_Pressed();
 800352a:	f7ff fd05 	bl	8002f38 <Board1_Mode_B_Pressed>
 800352e:	4603      	mov	r3, r0
 8003530:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003532:	79fb      	ldrb	r3, [r7, #7]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d028      	beq.n	800358a <Board1_Board_actions+0x12a>
            Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_SPORT;
 8003538:	4b74      	ldr	r3, [pc, #464]	@ (800370c <Board1_Board_actions+0x2ac>)
 800353a:	2203      	movs	r2, #3
 800353c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board1_DW.decision.mode = SPORT;
 8003540:	4b72      	ldr	r3, [pc, #456]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003542:	2201      	movs	r2, #1
 8003544:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 8003548:	e01f      	b.n	800358a <Board1_Board_actions+0x12a>
          b = Board1_Mode_B_Pressed();
 800354a:	f7ff fcf5 	bl	8002f38 <Board1_Mode_B_Pressed>
 800354e:	4603      	mov	r3, r0
 8003550:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003552:	79fb      	ldrb	r3, [r7, #7]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d01a      	beq.n	800358e <Board1_Board_actions+0x12e>
            Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_DEFAULT;
 8003558:	4b6c      	ldr	r3, [pc, #432]	@ (800370c <Board1_Board_actions+0x2ac>)
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board1_DW.decision.mode = DEFAULT;
 8003560:	4b6a      	ldr	r3, [pc, #424]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003562:	2200      	movs	r2, #0
 8003564:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 8003568:	e011      	b.n	800358e <Board1_Board_actions+0x12e>
          b = Board1_Mode_B_Pressed();
 800356a:	f7ff fce5 	bl	8002f38 <Board1_Mode_B_Pressed>
 800356e:	4603      	mov	r3, r0
 8003570:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003572:	79fb      	ldrb	r3, [r7, #7]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00c      	beq.n	8003592 <Board1_Board_actions+0x132>
            Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_ECO;
 8003578:	4b64      	ldr	r3, [pc, #400]	@ (800370c <Board1_Board_actions+0x2ac>)
 800357a:	2202      	movs	r2, #2
 800357c:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
            Board1_DW.decision.mode = ECO;
 8003580:	4b62      	ldr	r3, [pc, #392]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003582:	2202      	movs	r2, #2
 8003584:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
          break;
 8003588:	e003      	b.n	8003592 <Board1_Board_actions+0x132>
          break;
 800358a:	bf00      	nop
 800358c:	e005      	b.n	800359a <Board1_Board_actions+0x13a>
          break;
 800358e:	bf00      	nop
 8003590:	e003      	b.n	800359a <Board1_Board_actions+0x13a>
          break;
 8003592:	bf00      	nop
      break;
 8003594:	e001      	b.n	800359a <Board1_Board_actions+0x13a>
      break;
 8003596:	bf00      	nop
 8003598:	e000      	b.n	800359c <Board1_Board_actions+0x13c>
      break;
 800359a:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Lights_manager != 0) {
 800359c:	4b5b      	ldr	r3, [pc, #364]	@ (800370c <Board1_Board_actions+0x2ac>)
 800359e:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 80a5 	beq.w	80036f2 <Board1_Board_actions+0x292>
    switch (Board1_DW.is_Lights_manager) {
 80035a8:	4b58      	ldr	r3, [pc, #352]	@ (800370c <Board1_Board_actions+0x2ac>)
 80035aa:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d002      	beq.n	80035b8 <Board1_Board_actions+0x158>
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d022      	beq.n	80035fc <Board1_Board_actions+0x19c>
 80035b6:	e09c      	b.n	80036f2 <Board1_Board_actions+0x292>
     case Boar_IN_Critical_voltage_lights:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80035b8:	4b54      	ldr	r3, [pc, #336]	@ (800370c <Board1_Board_actions+0x2ac>)
 80035ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80035be:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d109      	bne.n	80035da <Board1_Board_actions+0x17a>
        b = !Board1_Critical_Voltage();
 80035c6:	f7fe f9dd 	bl	8001984 <Board1_Critical_Voltage>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	bf0c      	ite	eq
 80035d0:	2301      	moveq	r3, #1
 80035d2:	2300      	movne	r3, #0
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	71fb      	strb	r3, [r7, #7]
 80035d8:	e001      	b.n	80035de <Board1_Board_actions+0x17e>
      } else {
        b = false;
 80035da:	2300      	movs	r3, #0
 80035dc:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 80035de:	79fb      	ldrb	r3, [r7, #7]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 8083 	beq.w	80036ec <Board1_Board_actions+0x28c>
        Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage_lights;
 80035e6:	4b49      	ldr	r3, [pc, #292]	@ (800370c <Board1_Board_actions+0x2ac>)
 80035e8:	2202      	movs	r2, #2
 80035ea:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
        Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_OFF;
 80035ee:	4b47      	ldr	r3, [pc, #284]	@ (800370c <Board1_Board_actions+0x2ac>)
 80035f0:	2202      	movs	r2, #2
 80035f2:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
        Board1_Rover_Lights_OFF();
 80035f6:	f7ff fcc9 	bl	8002f8c <Board1_Rover_Lights_OFF>
      }
      break;
 80035fa:	e077      	b.n	80036ec <Board1_Board_actions+0x28c>

     case Board1_IN_Normal_voltage_lights:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80035fc:	4b43      	ldr	r3, [pc, #268]	@ (800370c <Board1_Board_actions+0x2ac>)
 80035fe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003602:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003606:	4293      	cmp	r3, r2
 8003608:	d104      	bne.n	8003614 <Board1_Board_actions+0x1b4>
        b = Board1_Critical_Voltage();
 800360a:	f7fe f9bb 	bl	8001984 <Board1_Critical_Voltage>
 800360e:	4603      	mov	r3, r0
 8003610:	71fb      	strb	r3, [r7, #7]
 8003612:	e001      	b.n	8003618 <Board1_Board_actions+0x1b8>
      } else {
        b = false;
 8003614:	2300      	movs	r3, #0
 8003616:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003618:	79fb      	ldrb	r3, [r7, #7]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00a      	beq.n	8003634 <Board1_Board_actions+0x1d4>
        Board1_DW.is_Normal_voltage_lights = Board1_IN_NO_ACTIVE_CHILD;
 800361e:	4b3b      	ldr	r3, [pc, #236]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
        Board1_DW.is_Lights_manager = Boar_IN_Critical_voltage_lights;
 8003626:	4b39      	ldr	r3, [pc, #228]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003628:	2201      	movs	r2, #1
 800362a:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
        Board1_Rover_Lights_OFF();
 800362e:	f7ff fcad 	bl	8002f8c <Board1_Rover_Lights_OFF>
            Board1_Update_Rover_Lights(true);
          }
          break;
        }
      }
      break;
 8003632:	e05d      	b.n	80036f0 <Board1_Board_actions+0x290>
        switch (Board1_DW.is_Normal_voltage_lights) {
 8003634:	4b35      	ldr	r3, [pc, #212]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003636:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 800363a:	2b03      	cmp	r3, #3
 800363c:	d032      	beq.n	80036a4 <Board1_Board_actions+0x244>
 800363e:	2b03      	cmp	r3, #3
 8003640:	dc56      	bgt.n	80036f0 <Board1_Board_actions+0x290>
 8003642:	2b01      	cmp	r3, #1
 8003644:	d002      	beq.n	800364c <Board1_Board_actions+0x1ec>
 8003646:	2b02      	cmp	r3, #2
 8003648:	d01d      	beq.n	8003686 <Board1_Board_actions+0x226>
      break;
 800364a:	e051      	b.n	80036f0 <Board1_Board_actions+0x290>
          b = Board1_Lights_B_Pressed();
 800364c:	f7ff fcb8 	bl	8002fc0 <Board1_Lights_B_Pressed>
 8003650:	4603      	mov	r3, r0
 8003652:	71fb      	strb	r3, [r7, #7]
          if (b) {
 8003654:	79fb      	ldrb	r3, [r7, #7]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d006      	beq.n	8003668 <Board1_Board_actions+0x208>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_OFF;
 800365a:	4b2c      	ldr	r3, [pc, #176]	@ (800370c <Board1_Board_actions+0x2ac>)
 800365c:	2202      	movs	r2, #2
 800365e:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
            Board1_Rover_Lights_OFF();
 8003662:	f7ff fc93 	bl	8002f8c <Board1_Rover_Lights_OFF>
          break;
 8003666:	e03b      	b.n	80036e0 <Board1_Board_actions+0x280>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003668:	4b28      	ldr	r3, [pc, #160]	@ (800370c <Board1_Board_actions+0x2ac>)
 800366a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800366e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003672:	4293      	cmp	r3, r2
 8003674:	d134      	bne.n	80036e0 <Board1_Board_actions+0x280>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_AUTO;
 8003676:	4b25      	ldr	r3, [pc, #148]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003678:	2201      	movs	r2, #1
 800367a:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
            Board1_Update_Rover_Lights(false);
 800367e:	2000      	movs	r0, #0
 8003680:	f7ff fcc8 	bl	8003014 <Board1_Update_Rover_Lights>
          break;
 8003684:	e02c      	b.n	80036e0 <Board1_Board_actions+0x280>
          b = Board1_Lights_B_Pressed();
 8003686:	f7ff fc9b 	bl	8002fc0 <Board1_Lights_B_Pressed>
 800368a:	4603      	mov	r3, r0
 800368c:	71fb      	strb	r3, [r7, #7]
          if (b) {
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d027      	beq.n	80036e4 <Board1_Board_actions+0x284>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_ON;
 8003694:	4b1d      	ldr	r3, [pc, #116]	@ (800370c <Board1_Board_actions+0x2ac>)
 8003696:	2203      	movs	r2, #3
 8003698:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
            Board1_Update_Rover_Lights(true);
 800369c:	2001      	movs	r0, #1
 800369e:	f7ff fcb9 	bl	8003014 <Board1_Update_Rover_Lights>
          break;
 80036a2:	e01f      	b.n	80036e4 <Board1_Board_actions+0x284>
          b = Board1_Lights_B_Pressed();
 80036a4:	f7ff fc8c 	bl	8002fc0 <Board1_Lights_B_Pressed>
 80036a8:	4603      	mov	r3, r0
 80036aa:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d007      	beq.n	80036c2 <Board1_Board_actions+0x262>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_AUTO;
 80036b2:	4b16      	ldr	r3, [pc, #88]	@ (800370c <Board1_Board_actions+0x2ac>)
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
            Board1_Update_Rover_Lights(false);
 80036ba:	2000      	movs	r0, #0
 80036bc:	f7ff fcaa 	bl	8003014 <Board1_Update_Rover_Lights>
          break;
 80036c0:	e012      	b.n	80036e8 <Board1_Board_actions+0x288>
          } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 80036c2:	4b12      	ldr	r3, [pc, #72]	@ (800370c <Board1_Board_actions+0x2ac>)
 80036c4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80036c8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d10b      	bne.n	80036e8 <Board1_Board_actions+0x288>
            Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_ON;
 80036d0:	4b0e      	ldr	r3, [pc, #56]	@ (800370c <Board1_Board_actions+0x2ac>)
 80036d2:	2203      	movs	r2, #3
 80036d4:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
            Board1_Update_Rover_Lights(true);
 80036d8:	2001      	movs	r0, #1
 80036da:	f7ff fc9b 	bl	8003014 <Board1_Update_Rover_Lights>
          break;
 80036de:	e003      	b.n	80036e8 <Board1_Board_actions+0x288>
          break;
 80036e0:	bf00      	nop
 80036e2:	e005      	b.n	80036f0 <Board1_Board_actions+0x290>
          break;
 80036e4:	bf00      	nop
 80036e6:	e003      	b.n	80036f0 <Board1_Board_actions+0x290>
          break;
 80036e8:	bf00      	nop
      break;
 80036ea:	e001      	b.n	80036f0 <Board1_Board_actions+0x290>
      break;
 80036ec:	bf00      	nop
 80036ee:	e000      	b.n	80036f2 <Board1_Board_actions+0x292>
      break;
 80036f0:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Relay_manager != 0) {
 80036f2:	4b06      	ldr	r3, [pc, #24]	@ (800370c <Board1_Board_actions+0x2ac>)
 80036f4:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d045      	beq.n	8003788 <Board1_Board_actions+0x328>
    switch (Board1_DW.is_Relay_manager) {
 80036fc:	4b03      	ldr	r3, [pc, #12]	@ (800370c <Board1_Board_actions+0x2ac>)
 80036fe:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 8003702:	2b01      	cmp	r3, #1
 8003704:	d004      	beq.n	8003710 <Board1_Board_actions+0x2b0>
 8003706:	2b02      	cmp	r3, #2
 8003708:	d021      	beq.n	800374e <Board1_Board_actions+0x2ee>
        Board1_DW.decision.relay = false;
      }
      break;
    }
  }
}
 800370a:	e03d      	b.n	8003788 <Board1_Board_actions+0x328>
 800370c:	20000244 	.word	0x20000244
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003710:	4b1f      	ldr	r3, [pc, #124]	@ (8003790 <Board1_Board_actions+0x330>)
 8003712:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003716:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800371a:	4293      	cmp	r3, r2
 800371c:	d109      	bne.n	8003732 <Board1_Board_actions+0x2d2>
        b = !Board1_Critical_Voltage();
 800371e:	f7fe f931 	bl	8001984 <Board1_Critical_Voltage>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	71fb      	strb	r3, [r7, #7]
 8003730:	e001      	b.n	8003736 <Board1_Board_actions+0x2d6>
        b = false;
 8003732:	2300      	movs	r3, #0
 8003734:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d022      	beq.n	8003782 <Board1_Board_actions+0x322>
        Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage_relay;
 800373c:	4b14      	ldr	r3, [pc, #80]	@ (8003790 <Board1_Board_actions+0x330>)
 800373e:	2202      	movs	r2, #2
 8003740:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
        Board1_DW.decision.relay = true;
 8003744:	4b12      	ldr	r3, [pc, #72]	@ (8003790 <Board1_Board_actions+0x330>)
 8003746:	2201      	movs	r2, #1
 8003748:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 800374c:	e019      	b.n	8003782 <Board1_Board_actions+0x322>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 800374e:	4b10      	ldr	r3, [pc, #64]	@ (8003790 <Board1_Board_actions+0x330>)
 8003750:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003754:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003758:	4293      	cmp	r3, r2
 800375a:	d104      	bne.n	8003766 <Board1_Board_actions+0x306>
        b = Board1_Critical_Voltage();
 800375c:	f7fe f912 	bl	8001984 <Board1_Critical_Voltage>
 8003760:	4603      	mov	r3, r0
 8003762:	71fb      	strb	r3, [r7, #7]
 8003764:	e001      	b.n	800376a <Board1_Board_actions+0x30a>
        b = false;
 8003766:	2300      	movs	r3, #0
 8003768:	71fb      	strb	r3, [r7, #7]
      if (b) {
 800376a:	79fb      	ldrb	r3, [r7, #7]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00a      	beq.n	8003786 <Board1_Board_actions+0x326>
        Board1_DW.is_Relay_manager = Board_IN_Critical_voltage_relay;
 8003770:	4b07      	ldr	r3, [pc, #28]	@ (8003790 <Board1_Board_actions+0x330>)
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
        Board1_DW.decision.relay = false;
 8003778:	4b05      	ldr	r3, [pc, #20]	@ (8003790 <Board1_Board_actions+0x330>)
 800377a:	2200      	movs	r2, #0
 800377c:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      break;
 8003780:	e001      	b.n	8003786 <Board1_Board_actions+0x326>
      break;
 8003782:	bf00      	nop
 8003784:	e000      	b.n	8003788 <Board1_Board_actions+0x328>
      break;
 8003786:	bf00      	nop
}
 8003788:	bf00      	nop
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	20000244 	.word	0x20000244

08003794 <Board1_Receive_decision>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_decision(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 800379a:	f7fd fcb3 	bl	8001104 <Board1_Is_Rx_Finished>
 800379e:	4603      	mov	r3, r0
 80037a0:	71fb      	strb	r3, [r7, #7]
  if (b) {
 80037a2:	79fb      	ldrb	r3, [r7, #7]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d036      	beq.n	8003816 <Board1_Receive_decision+0x82>
    b = Board_Verify_Decision_Integrity();
 80037a8:	f7fe f8e2 	bl	8001970 <Board_Verify_Decision_Integrity>
 80037ac:	4603      	mov	r3, r0
 80037ae:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80037b0:	79fb      	ldrb	r3, [r7, #7]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d020      	beq.n	80037f8 <Board1_Receive_decision+0x64>
      b_previousEvent = Board1_DW.sfEvent;
 80037b6:	4b28      	ldr	r3, [pc, #160]	@ (8003858 <Board1_Receive_decision+0xc4>)
 80037b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037bc:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 80037be:	4b26      	ldr	r3, [pc, #152]	@ (8003858 <Board1_Receive_decision+0xc4>)
 80037c0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80037c4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Board_actions != 0) {
 80037c8:	4b23      	ldr	r3, [pc, #140]	@ (8003858 <Board1_Receive_decision+0xc4>)
 80037ca:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <Board1_Receive_decision+0x42>
        Board1_Board_actions();
 80037d2:	f7ff fe45 	bl	8003460 <Board1_Board_actions>
      }

      Board1_DW.sfEvent = b_previousEvent;
 80037d6:	4a20      	ldr	r2, [pc, #128]	@ (8003858 <Board1_Receive_decision+0xc4>)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_DW.is_Supervisor = Board1_IN_Decision_received;
 80037de:	4b1e      	ldr	r3, [pc, #120]	@ (8003858 <Board1_Receive_decision+0xc4>)
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_setSTalk();
 80037e6:	f7fd fc7a 	bl	80010de <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80037ea:	f7fd fc84 	bl	80010f6 <Board1_Get_Timestamp>
 80037ee:	4603      	mov	r3, r0
 80037f0:	4a19      	ldr	r2, [pc, #100]	@ (8003858 <Board1_Receive_decision+0xc4>)
 80037f2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Board_state = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 80037f6:	e02b      	b.n	8003850 <Board1_Receive_decision+0xbc>
      Board1_DW.is_Supervisor = Board1_IN_Receive_decision;
 80037f8:	4b17      	ldr	r3, [pc, #92]	@ (8003858 <Board1_Receive_decision+0xc4>)
 80037fa:	2206      	movs	r2, #6
 80037fc:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Wait_Decision();
 8003800:	f7fd ffd4 	bl	80017ac <Board1_Wait_Decision>
      Board1_resetSTalk();
 8003804:	f7fd fc9e 	bl	8001144 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8003808:	f7fd fc75 	bl	80010f6 <Board1_Get_Timestamp>
 800380c:	4603      	mov	r3, r0
 800380e:	4a12      	ldr	r2, [pc, #72]	@ (8003858 <Board1_Receive_decision+0xc4>)
 8003810:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8003814:	e01c      	b.n	8003850 <Board1_Receive_decision+0xbc>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8003816:	4b10      	ldr	r3, [pc, #64]	@ (8003858 <Board1_Receive_decision+0xc4>)
 8003818:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800381c:	f640 5148 	movw	r1, #3400	@ 0xd48
 8003820:	4618      	mov	r0, r3
 8003822:	f7fd fc48 	bl	80010b6 <Board1_Check_Timeout_Us>
 8003826:	4603      	mov	r3, r0
 8003828:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800382a:	79fb      	ldrb	r3, [r7, #7]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00f      	beq.n	8003850 <Board1_Receive_decision+0xbc>
      Board1_stop_motors();
 8003830:	f7fd fc9c 	bl	800116c <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8003834:	f7fd fce6 	bl	8001204 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8003838:	f7fd fc4b 	bl	80010d2 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 800383c:	4b06      	ldr	r3, [pc, #24]	@ (8003858 <Board1_Receive_decision+0xc4>)
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_setSTalk();
 8003844:	f7fd fc4b 	bl	80010de <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8003848:	4b03      	ldr	r3, [pc, #12]	@ (8003858 <Board1_Receive_decision+0xc4>)
 800384a:	2202      	movs	r2, #2
 800384c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 8003850:	bf00      	nop
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	20000244 	.word	0x20000244

0800385c <Board1_Verify_Global_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_Global_Integrity(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
  return CRC_Check_GlobalState(&Board1_DW.receivedGlobalStatePacket);
 8003860:	4802      	ldr	r0, [pc, #8]	@ (800386c <Board1_Verify_Global_Integrity+0x10>)
 8003862:	f002 fea1 	bl	80065a8 <CRC_Check_GlobalState>
 8003866:	4603      	mov	r3, r0
}
 8003868:	4618      	mov	r0, r3
 800386a:	bd80      	pop	{r7, pc}
 800386c:	20000244 	.word	0x20000244

08003870 <Board1_Obs_Sonar2>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar2(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 8003874:	4b09      	ldr	r3, [pc, #36]	@ (800389c <Board1_Obs_Sonar2+0x2c>)
 8003876:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 800387a:	2b95      	cmp	r3, #149	@ 0x95
 800387c:	d907      	bls.n	800388e <Board1_Obs_Sonar2+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar2 <= Board1_MAX_DISTANCE);
 800387e:	4b07      	ldr	r3, [pc, #28]	@ (800389c <Board1_Obs_Sonar2+0x2c>)
 8003880:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
  return (Board1_DW.receivedStatePacket.state.sonar2 >= Board1_MIN_DISTANCE) &&
 8003884:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003888:	d801      	bhi.n	800388e <Board1_Obs_Sonar2+0x1e>
 800388a:	2301      	movs	r3, #1
 800388c:	e000      	b.n	8003890 <Board1_Obs_Sonar2+0x20>
 800388e:	2300      	movs	r3, #0
 8003890:	b2db      	uxtb	r3, r3
}
 8003892:	4618      	mov	r0, r3
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	20000244 	.word	0x20000244

080038a0 <Board1_Check_Timeout_Ms>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Check_Timeout_Ms(uint32_T b_start_time, uint32_T
  b_min_elapsed_time)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	6039      	str	r1, [r7, #0]
  return Time_Check_Elapsed_ms(b_start_time, b_min_elapsed_time);
 80038aa:	6839      	ldr	r1, [r7, #0]
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f002 ff41 	bl	8006734 <Time_Check_Elapsed_ms>
 80038b2:	4603      	mov	r3, r0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <Board1_Obs_Sonar1>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar1(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 80038c0:	4b09      	ldr	r3, [pc, #36]	@ (80038e8 <Board1_Obs_Sonar1+0x2c>)
 80038c2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80038c6:	2b95      	cmp	r3, #149	@ 0x95
 80038c8:	d907      	bls.n	80038da <Board1_Obs_Sonar1+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar1 <= Board1_MAX_DISTANCE);
 80038ca:	4b07      	ldr	r3, [pc, #28]	@ (80038e8 <Board1_Obs_Sonar1+0x2c>)
 80038cc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
  return (Board1_DW.receivedStatePacket.state.sonar1 >= Board1_MIN_DISTANCE) &&
 80038d0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80038d4:	d801      	bhi.n	80038da <Board1_Obs_Sonar1+0x1e>
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <Board1_Obs_Sonar1+0x20>
 80038da:	2300      	movs	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
}
 80038de:	4618      	mov	r0, r3
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr
 80038e8:	20000244 	.word	0x20000244

080038ec <Board1_Obs_Sonar3>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Obs_Sonar3(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 80038f0:	4b09      	ldr	r3, [pc, #36]	@ (8003918 <Board1_Obs_Sonar3+0x2c>)
 80038f2:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 80038f6:	2b95      	cmp	r3, #149	@ 0x95
 80038f8:	d907      	bls.n	800390a <Board1_Obs_Sonar3+0x1e>
    (Board1_DW.receivedStatePacket.state.sonar3 <= Board1_MAX_DISTANCE);
 80038fa:	4b07      	ldr	r3, [pc, #28]	@ (8003918 <Board1_Obs_Sonar3+0x2c>)
 80038fc:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
  return (Board1_DW.receivedStatePacket.state.sonar3 >= Board1_MIN_DISTANCE) &&
 8003900:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003904:	d801      	bhi.n	800390a <Board1_Obs_Sonar3+0x1e>
 8003906:	2301      	movs	r3, #1
 8003908:	e000      	b.n	800390c <Board1_Obs_Sonar3+0x20>
 800390a:	2300      	movs	r3, #0
 800390c:	b2db      	uxtb	r3, r3
}
 800390e:	4618      	mov	r0, r3
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	20000244 	.word	0x20000244

0800391c <Board1_Moving_obstacle>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Moving_obstacle(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_No_obstacle != 0) && (Board1_DW.is_No_obstacle ==
 8003922:	4b7f      	ldr	r3, [pc, #508]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003924:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00f      	beq.n	800394c <Board1_Moving_obstacle+0x30>
 800392c:	4b7c      	ldr	r3, [pc, #496]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 800392e:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8003932:	2b01      	cmp	r3, #1
 8003934:	d10a      	bne.n	800394c <Board1_Moving_obstacle+0x30>
       Board1_IN_No_movements) && (Board1_DW.sfEvent == Board1_event_STEP)) {
 8003936:	4b7a      	ldr	r3, [pc, #488]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003938:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800393c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003940:	4293      	cmp	r3, r2
 8003942:	d103      	bne.n	800394c <Board1_Moving_obstacle+0x30>
    Board1_DW.moving_obstacle = NO_OBSTACLE;
 8003944:	4b76      	ldr	r3, [pc, #472]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003946:	2200      	movs	r2, #0
 8003948:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
  }

  if (Board1_DW.is_active_Obstacle_from_left != 0) {
 800394c:	4b74      	ldr	r3, [pc, #464]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 800394e:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8003952:	2b00      	cmp	r3, #0
 8003954:	d06d      	beq.n	8003a32 <Board1_Moving_obstacle+0x116>
    switch (Board1_DW.is_Obstacle_from_left) {
 8003956:	4b72      	ldr	r3, [pc, #456]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003958:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 800395c:	2b03      	cmp	r3, #3
 800395e:	d03c      	beq.n	80039da <Board1_Moving_obstacle+0xbe>
 8003960:	2b03      	cmp	r3, #3
 8003962:	dc66      	bgt.n	8003a32 <Board1_Moving_obstacle+0x116>
 8003964:	2b01      	cmp	r3, #1
 8003966:	d002      	beq.n	800396e <Board1_Moving_obstacle+0x52>
 8003968:	2b02      	cmp	r3, #2
 800396a:	d005      	beq.n	8003978 <Board1_Moving_obstacle+0x5c>
 800396c:	e061      	b.n	8003a32 <Board1_Moving_obstacle+0x116>
     case Bo_IN_Moving_obstacle_from_left:
      Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 800396e:	4b6c      	ldr	r3, [pc, #432]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003970:	2203      	movs	r2, #3
 8003972:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
      break;
 8003976:	e05c      	b.n	8003a32 <Board1_Moving_obstacle+0x116>

     case Board1_IN_Obstacle_left:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003978:	4b69      	ldr	r3, [pc, #420]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 800397a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800397e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003982:	4293      	cmp	r3, r2
 8003984:	d104      	bne.n	8003990 <Board1_Moving_obstacle+0x74>
        b = Board1_Obs_Sonar2();
 8003986:	f7ff ff73 	bl	8003870 <Board1_Obs_Sonar2>
 800398a:	4603      	mov	r3, r0
 800398c:	71fb      	strb	r3, [r7, #7]
 800398e:	e001      	b.n	8003994 <Board1_Moving_obstacle+0x78>
      } else {
        b = false;
 8003990:	2300      	movs	r3, #0
 8003992:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003994:	79fb      	ldrb	r3, [r7, #7]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d008      	beq.n	80039ac <Board1_Moving_obstacle+0x90>
        Board1_DW.is_Obstacle_from_left = Bo_IN_Moving_obstacle_from_left;
 800399a:	4b61      	ldr	r3, [pc, #388]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 800399c:	2201      	movs	r2, #1
 800399e:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        Board1_DW.moving_obstacle = MOVING_FROM_LEFT;
 80039a2:	4b5f      	ldr	r3, [pc, #380]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 80039a4:	2201      	movs	r2, #1
 80039a6:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_Check_Timeout_Ms(Board1_DW.time_obs_s1,
                  Board1_OBS_TIMEOUT)) {
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
      }
      break;
 80039aa:	e03f      	b.n	8003a2c <Board1_Moving_obstacle+0x110>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80039ac:	4b5c      	ldr	r3, [pc, #368]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 80039ae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80039b2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d138      	bne.n	8003a2c <Board1_Moving_obstacle+0x110>
                 Board1_Check_Timeout_Ms(Board1_DW.time_obs_s1,
 80039ba:	4b59      	ldr	r3, [pc, #356]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 80039bc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80039c0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7ff ff6b 	bl	80038a0 <Board1_Check_Timeout_Ms>
 80039ca:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d02d      	beq.n	8003a2c <Board1_Moving_obstacle+0x110>
        Board1_DW.is_Obstacle_from_left = Board1_IN_Waiting;
 80039d0:	4b53      	ldr	r3, [pc, #332]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 80039d2:	2203      	movs	r2, #3
 80039d4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
      break;
 80039d8:	e028      	b.n	8003a2c <Board1_Moving_obstacle+0x110>

     case Board1_IN_Waiting:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 80039da:	4b51      	ldr	r3, [pc, #324]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 80039dc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80039e0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d111      	bne.n	8003a0c <Board1_Moving_obstacle+0xf0>
        if (Board1_Obs_Sonar1()) {
 80039e8:	f7ff ff68 	bl	80038bc <Board1_Obs_Sonar1>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d009      	beq.n	8003a06 <Board1_Moving_obstacle+0xea>
          b = !Board1_Obs_Sonar2();
 80039f2:	f7ff ff3d 	bl	8003870 <Board1_Obs_Sonar2>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	bf0c      	ite	eq
 80039fc:	2301      	moveq	r3, #1
 80039fe:	2300      	movne	r3, #0
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	71fb      	strb	r3, [r7, #7]
 8003a04:	e004      	b.n	8003a10 <Board1_Moving_obstacle+0xf4>
        } else {
          b = false;
 8003a06:	2300      	movs	r3, #0
 8003a08:	71fb      	strb	r3, [r7, #7]
 8003a0a:	e001      	b.n	8003a10 <Board1_Moving_obstacle+0xf4>
        }
      } else {
        b = false;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003a10:	79fb      	ldrb	r3, [r7, #7]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00c      	beq.n	8003a30 <Board1_Moving_obstacle+0x114>
        Board1_DW.is_Obstacle_from_left = Board1_IN_Obstacle_left;
 8003a16:	4b42      	ldr	r3, [pc, #264]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003a18:	2202      	movs	r2, #2
 8003a1a:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
        Board1_DW.time_obs_s1 = Board1_Get_Timestamp();
 8003a1e:	f7fd fb6a 	bl	80010f6 <Board1_Get_Timestamp>
 8003a22:	4603      	mov	r3, r0
 8003a24:	4a3e      	ldr	r2, [pc, #248]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003a26:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      }
      break;
 8003a2a:	e001      	b.n	8003a30 <Board1_Moving_obstacle+0x114>
      break;
 8003a2c:	bf00      	nop
 8003a2e:	e000      	b.n	8003a32 <Board1_Moving_obstacle+0x116>
      break;
 8003a30:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Obstacle_from_right != 0) {
 8003a32:	4b3b      	ldr	r3, [pc, #236]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003a34:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d06d      	beq.n	8003b18 <Board1_Moving_obstacle+0x1fc>
    switch (Board1_DW.is_Obstacle_from_right) {
 8003a3c:	4b38      	ldr	r3, [pc, #224]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003a3e:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8003a42:	2b03      	cmp	r3, #3
 8003a44:	d03c      	beq.n	8003ac0 <Board1_Moving_obstacle+0x1a4>
 8003a46:	2b03      	cmp	r3, #3
 8003a48:	dc66      	bgt.n	8003b18 <Board1_Moving_obstacle+0x1fc>
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d002      	beq.n	8003a54 <Board1_Moving_obstacle+0x138>
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d005      	beq.n	8003a5e <Board1_Moving_obstacle+0x142>
        Board1_DW.time_obs_s3 = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 8003a52:	e061      	b.n	8003b18 <Board1_Moving_obstacle+0x1fc>
      Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8003a54:	4b32      	ldr	r3, [pc, #200]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003a56:	2203      	movs	r2, #3
 8003a58:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 8003a5c:	e05c      	b.n	8003b18 <Board1_Moving_obstacle+0x1fc>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003a5e:	4b30      	ldr	r3, [pc, #192]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003a60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a64:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d104      	bne.n	8003a76 <Board1_Moving_obstacle+0x15a>
        b = Board1_Obs_Sonar2();
 8003a6c:	f7ff ff00 	bl	8003870 <Board1_Obs_Sonar2>
 8003a70:	4603      	mov	r3, r0
 8003a72:	71fb      	strb	r3, [r7, #7]
 8003a74:	e001      	b.n	8003a7a <Board1_Moving_obstacle+0x15e>
        b = false;
 8003a76:	2300      	movs	r3, #0
 8003a78:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d008      	beq.n	8003a92 <Board1_Moving_obstacle+0x176>
        Board1_DW.is_Obstacle_from_right = B_IN_Moving_obstacle_from_right;
 8003a80:	4b27      	ldr	r3, [pc, #156]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board1_DW.moving_obstacle = MOVING_FROM_RIGHT;
 8003a88:	4b25      	ldr	r3, [pc, #148]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003a8a:	2202      	movs	r2, #2
 8003a8c:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
      break;
 8003a90:	e03f      	b.n	8003b12 <Board1_Moving_obstacle+0x1f6>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003a92:	4b23      	ldr	r3, [pc, #140]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003a94:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a98:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d138      	bne.n	8003b12 <Board1_Moving_obstacle+0x1f6>
                 Board1_Check_Timeout_Ms(Board1_DW.time_obs_s3,
 8003aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003aa2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003aa6:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7ff fef8 	bl	80038a0 <Board1_Check_Timeout_Ms>
 8003ab0:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d02d      	beq.n	8003b12 <Board1_Moving_obstacle+0x1f6>
        Board1_DW.is_Obstacle_from_right = Board1_IN_Waiting;
 8003ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003ab8:	2203      	movs	r2, #3
 8003aba:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
      break;
 8003abe:	e028      	b.n	8003b12 <Board1_Moving_obstacle+0x1f6>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003ac0:	4b17      	ldr	r3, [pc, #92]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003ac2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003ac6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d111      	bne.n	8003af2 <Board1_Moving_obstacle+0x1d6>
        if (Board1_Obs_Sonar3()) {
 8003ace:	f7ff ff0d 	bl	80038ec <Board1_Obs_Sonar3>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d009      	beq.n	8003aec <Board1_Moving_obstacle+0x1d0>
          b = !Board1_Obs_Sonar2();
 8003ad8:	f7ff feca 	bl	8003870 <Board1_Obs_Sonar2>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	bf0c      	ite	eq
 8003ae2:	2301      	moveq	r3, #1
 8003ae4:	2300      	movne	r3, #0
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	71fb      	strb	r3, [r7, #7]
 8003aea:	e004      	b.n	8003af6 <Board1_Moving_obstacle+0x1da>
          b = false;
 8003aec:	2300      	movs	r3, #0
 8003aee:	71fb      	strb	r3, [r7, #7]
 8003af0:	e001      	b.n	8003af6 <Board1_Moving_obstacle+0x1da>
        b = false;
 8003af2:	2300      	movs	r3, #0
 8003af4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003af6:	79fb      	ldrb	r3, [r7, #7]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00c      	beq.n	8003b16 <Board1_Moving_obstacle+0x1fa>
        Board1_DW.is_Obstacle_from_right = Board1_IN_Obstacle_right;
 8003afc:	4b08      	ldr	r3, [pc, #32]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
        Board1_DW.time_obs_s3 = Board1_Get_Timestamp();
 8003b04:	f7fd faf7 	bl	80010f6 <Board1_Get_Timestamp>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	4a05      	ldr	r2, [pc, #20]	@ (8003b20 <Board1_Moving_obstacle+0x204>)
 8003b0c:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
      break;
 8003b10:	e001      	b.n	8003b16 <Board1_Moving_obstacle+0x1fa>
      break;
 8003b12:	bf00      	nop
 8003b14:	e000      	b.n	8003b18 <Board1_Moving_obstacle+0x1fc>
      break;
 8003b16:	bf00      	nop
}
 8003b18:	bf00      	nop
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	20000244 	.word	0x20000244

08003b24 <Board1_Low_Voltage>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Low_Voltage(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0
  return Board1_DW.state.battery_voltage <= Board1_LOW_VOLTAGE;
 8003b28:	4b08      	ldr	r3, [pc, #32]	@ (8003b4c <Board1_Low_Voltage+0x28>)
 8003b2a:	edd3 7a31 	vldr	s15, [r3, #196]	@ 0xc4
 8003b2e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003b50 <Board1_Low_Voltage+0x2c>
 8003b32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b3a:	bf94      	ite	ls
 8003b3c:	2301      	movls	r3, #1
 8003b3e:	2300      	movhi	r3, #0
 8003b40:	b2db      	uxtb	r3, r3
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr
 8003b4c:	20000244 	.word	0x20000244
 8003b50:	411d47ae 	.word	0x411d47ae

08003b54 <Board1_High_Temp>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_High_Temp(void)
{
 8003b54:	b480      	push	{r7}
 8003b56:	af00      	add	r7, sp, #0
  return Board1_DW.state.temperature >= Board1_HIGH_TEMPERATURE;
 8003b58:	4b08      	ldr	r3, [pc, #32]	@ (8003b7c <Board1_High_Temp+0x28>)
 8003b5a:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 8003b5e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003b80 <Board1_High_Temp+0x2c>
 8003b62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b6a:	bfac      	ite	ge
 8003b6c:	2301      	movge	r3, #1
 8003b6e:	2300      	movlt	r3, #0
 8003b70:	b2db      	uxtb	r3, r3
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	20000244 	.word	0x20000244
 8003b80:	42700000 	.word	0x42700000

08003b84 <Boa_Battery_temperature_manager>:

/* Function for Chart: '<Root>/Board1' */
static void Boa_Battery_temperature_manager(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
  boolean_T b;
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8003b8a:	4b81      	ldr	r3, [pc, #516]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003b8c:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00f      	beq.n	8003bb4 <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8003b94:	4b7e      	ldr	r3, [pc, #504]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003b96:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
  if ((Board1_DW.is_active_Normal_velocity != 0) &&
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d10a      	bne.n	8003bb4 <Boa_Battery_temperature_manager+0x30>
      (Board1_DW.sfEvent == Board1_event_STEP)) {
 8003b9e:	4b7c      	ldr	r3, [pc, #496]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003ba0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
      (Board1_DW.is_Normal_velocity == Board1_IN_No_limitation) &&
 8003ba4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d103      	bne.n	8003bb4 <Boa_Battery_temperature_manager+0x30>
    Board1_DW.limit_velocity = false;
 8003bac:	4b78      	ldr	r3, [pc, #480]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
  }

  if (Board1_DW.is_active_Battery_manager != 0) {
 8003bb4:	4b76      	ldr	r3, [pc, #472]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003bb6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d04f      	beq.n	8003c5e <Boa_Battery_temperature_manager+0xda>
    switch (Board1_DW.is_Battery_manager) {
 8003bbe:	4b74      	ldr	r3, [pc, #464]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003bc0:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d002      	beq.n	8003bce <Boa_Battery_temperature_manager+0x4a>
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d02b      	beq.n	8003c24 <Boa_Battery_temperature_manager+0xa0>
 8003bcc:	e047      	b.n	8003c5e <Boa_Battery_temperature_manager+0xda>
     case Board1_IN_Limited:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003bce:	4b70      	ldr	r3, [pc, #448]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003bd0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003bd4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d109      	bne.n	8003bf0 <Boa_Battery_temperature_manager+0x6c>
        b = !Board1_Low_Voltage();
 8003bdc:	f7ff ffa2 	bl	8003b24 <Board1_Low_Voltage>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bf0c      	ite	eq
 8003be6:	2301      	moveq	r3, #1
 8003be8:	2300      	movne	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	71fb      	strb	r3, [r7, #7]
 8003bee:	e001      	b.n	8003bf4 <Boa_Battery_temperature_manager+0x70>
      } else {
        b = false;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003bf4:	79fb      	ldrb	r3, [r7, #7]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d004      	beq.n	8003c04 <Boa_Battery_temperature_manager+0x80>
        Board1_DW.is_Battery_manager = Board1_IN_Normal;
 8003bfa:	4b65      	ldr	r3, [pc, #404]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003bfc:	2202      	movs	r2, #2
 8003bfe:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
        Board1_DW.limit_velocity = true;
      }
      break;
 8003c02:	e029      	b.n	8003c58 <Boa_Battery_temperature_manager+0xd4>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003c04:	4b62      	ldr	r3, [pc, #392]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c06:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003c0a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d122      	bne.n	8003c58 <Boa_Battery_temperature_manager+0xd4>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 8003c12:	4b5f      	ldr	r3, [pc, #380]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
        Board1_DW.limit_velocity = true;
 8003c1a:	4b5d      	ldr	r3, [pc, #372]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
      break;
 8003c22:	e019      	b.n	8003c58 <Boa_Battery_temperature_manager+0xd4>

     case Board1_IN_Normal:
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003c24:	4b5a      	ldr	r3, [pc, #360]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c26:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003c2a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d104      	bne.n	8003c3c <Boa_Battery_temperature_manager+0xb8>
        b = Board1_Low_Voltage();
 8003c32:	f7ff ff77 	bl	8003b24 <Board1_Low_Voltage>
 8003c36:	4603      	mov	r3, r0
 8003c38:	71fb      	strb	r3, [r7, #7]
 8003c3a:	e001      	b.n	8003c40 <Boa_Battery_temperature_manager+0xbc>
      } else {
        b = false;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	71fb      	strb	r3, [r7, #7]
      }

      if (b) {
 8003c40:	79fb      	ldrb	r3, [r7, #7]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00a      	beq.n	8003c5c <Boa_Battery_temperature_manager+0xd8>
        Board1_DW.is_Battery_manager = Board1_IN_Limited;
 8003c46:	4b52      	ldr	r3, [pc, #328]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
        Board1_DW.limit_velocity = true;
 8003c4e:	4b50      	ldr	r3, [pc, #320]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c50:	2201      	movs	r2, #1
 8003c52:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
      }
      break;
 8003c56:	e001      	b.n	8003c5c <Boa_Battery_temperature_manager+0xd8>
      break;
 8003c58:	bf00      	nop
 8003c5a:	e000      	b.n	8003c5e <Boa_Battery_temperature_manager+0xda>
      break;
 8003c5c:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Temperature_manager != 0) {
 8003c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c60:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f000 808f 	beq.w	8003d88 <Boa_Battery_temperature_manager+0x204>
    switch (Board1_DW.is_Temperature_manager) {
 8003c6a:	4b49      	ldr	r3, [pc, #292]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c6c:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8003c70:	2b03      	cmp	r3, #3
 8003c72:	d068      	beq.n	8003d46 <Boa_Battery_temperature_manager+0x1c2>
 8003c74:	2b03      	cmp	r3, #3
 8003c76:	f300 8087 	bgt.w	8003d88 <Boa_Battery_temperature_manager+0x204>
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d002      	beq.n	8003c84 <Boa_Battery_temperature_manager+0x100>
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d036      	beq.n	8003cf0 <Boa_Battery_temperature_manager+0x16c>
        Board1_DW.time_temp = Board1_Get_Timestamp();
      }
      break;
    }
  }
}
 8003c82:	e081      	b.n	8003d88 <Boa_Battery_temperature_manager+0x204>
      if ((Board1_DW.sfEvent == Board1_event_STEP) && Board1_Check_Timeout_Ms
 8003c84:	4b42      	ldr	r3, [pc, #264]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c86:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003c8a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d113      	bne.n	8003cba <Boa_Battery_temperature_manager+0x136>
 8003c92:	4b3f      	ldr	r3, [pc, #252]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003c94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c98:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7ff fdff 	bl	80038a0 <Board1_Check_Timeout_Ms>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d008      	beq.n	8003cba <Boa_Battery_temperature_manager+0x136>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_j;
 8003ca8:	4b39      	ldr	r3, [pc, #228]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003caa:	2202      	movs	r2, #2
 8003cac:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.limit_velocity = true;
 8003cb0:	4b37      	ldr	r3, [pc, #220]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
      break;
 8003cb8:	e061      	b.n	8003d7e <Boa_Battery_temperature_manager+0x1fa>
        if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003cba:	4b35      	ldr	r3, [pc, #212]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003cbc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003cc0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d109      	bne.n	8003cdc <Boa_Battery_temperature_manager+0x158>
          b = !Board1_High_Temp();
 8003cc8:	f7ff ff44 	bl	8003b54 <Board1_High_Temp>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	bf0c      	ite	eq
 8003cd2:	2301      	moveq	r3, #1
 8003cd4:	2300      	movne	r3, #0
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	71fb      	strb	r3, [r7, #7]
 8003cda:	e001      	b.n	8003ce0 <Boa_Battery_temperature_manager+0x15c>
          b = false;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8003ce0:	79fb      	ldrb	r3, [r7, #7]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d04b      	beq.n	8003d7e <Boa_Battery_temperature_manager+0x1fa>
          Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 8003ce6:	4b2a      	ldr	r3, [pc, #168]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003ce8:	2203      	movs	r2, #3
 8003cea:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
      break;
 8003cee:	e046      	b.n	8003d7e <Boa_Battery_temperature_manager+0x1fa>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003cf0:	4b27      	ldr	r3, [pc, #156]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003cf2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003cf6:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d109      	bne.n	8003d12 <Boa_Battery_temperature_manager+0x18e>
        b = !Board1_High_Temp();
 8003cfe:	f7ff ff29 	bl	8003b54 <Board1_High_Temp>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	bf0c      	ite	eq
 8003d08:	2301      	moveq	r3, #1
 8003d0a:	2300      	movne	r3, #0
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	71fb      	strb	r3, [r7, #7]
 8003d10:	e001      	b.n	8003d16 <Boa_Battery_temperature_manager+0x192>
        b = false;
 8003d12:	2300      	movs	r3, #0
 8003d14:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003d16:	79fb      	ldrb	r3, [r7, #7]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d004      	beq.n	8003d26 <Boa_Battery_temperature_manager+0x1a2>
        Board1_DW.is_Temperature_manager = Board1_IN_Normal_g;
 8003d1c:	4b1c      	ldr	r3, [pc, #112]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003d1e:	2203      	movs	r2, #3
 8003d20:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
      break;
 8003d24:	e02d      	b.n	8003d82 <Boa_Battery_temperature_manager+0x1fe>
      } else if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d26:	4b1a      	ldr	r3, [pc, #104]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003d28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d2c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d126      	bne.n	8003d82 <Boa_Battery_temperature_manager+0x1fe>
        Board1_DW.is_Temperature_manager = Board1_IN_Limited_j;
 8003d34:	4b16      	ldr	r3, [pc, #88]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003d36:	2202      	movs	r2, #2
 8003d38:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.limit_velocity = true;
 8003d3c:	4b14      	ldr	r3, [pc, #80]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
      break;
 8003d44:	e01d      	b.n	8003d82 <Boa_Battery_temperature_manager+0x1fe>
      if (Board1_DW.sfEvent == Board1_event_STEP) {
 8003d46:	4b12      	ldr	r3, [pc, #72]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003d48:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003d4c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d104      	bne.n	8003d5e <Boa_Battery_temperature_manager+0x1da>
        b = Board1_High_Temp();
 8003d54:	f7ff fefe 	bl	8003b54 <Board1_High_Temp>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	71fb      	strb	r3, [r7, #7]
 8003d5c:	e001      	b.n	8003d62 <Boa_Battery_temperature_manager+0x1de>
        b = false;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8003d62:	79fb      	ldrb	r3, [r7, #7]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00e      	beq.n	8003d86 <Boa_Battery_temperature_manager+0x202>
        Board1_DW.is_Temperature_manager = Board1_IN_High_Temperature;
 8003d68:	4b09      	ldr	r3, [pc, #36]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
        Board1_DW.time_temp = Board1_Get_Timestamp();
 8003d70:	f7fd f9c1 	bl	80010f6 <Board1_Get_Timestamp>
 8003d74:	4603      	mov	r3, r0
 8003d76:	4a06      	ldr	r2, [pc, #24]	@ (8003d90 <Boa_Battery_temperature_manager+0x20c>)
 8003d78:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
      break;
 8003d7c:	e003      	b.n	8003d86 <Boa_Battery_temperature_manager+0x202>
      break;
 8003d7e:	bf00      	nop
 8003d80:	e002      	b.n	8003d88 <Boa_Battery_temperature_manager+0x204>
      break;
 8003d82:	bf00      	nop
 8003d84:	e000      	b.n	8003d88 <Boa_Battery_temperature_manager+0x204>
      break;
 8003d86:	bf00      	nop
}
 8003d88:	bf00      	nop
 8003d8a:	3708      	adds	r7, #8
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	20000244 	.word	0x20000244

08003d94 <Board1_Button2_Pressed_Retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed_Retro(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003d9a:	4b12      	ldr	r3, [pc, #72]	@ (8003de4 <Board1_Button2_Pressed_Retro+0x50>)
 8003d9c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003da0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d002      	beq.n	8003dae <Board1_Button2_Pressed_Retro+0x1a>
    y = false;
 8003da8:	2300      	movs	r3, #0
 8003daa:	71fb      	strb	r3, [r7, #7]
 8003dac:	e013      	b.n	8003dd6 <Board1_Button2_Pressed_Retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003dae:	4b0d      	ldr	r3, [pc, #52]	@ (8003de4 <Board1_Button2_Pressed_Retro+0x50>)
 8003db0:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d006      	beq.n	8003dc6 <Board1_Button2_Pressed_Retro+0x32>
         (!Board1_DW.prev_button2_retro));
 8003db8:	4b0a      	ldr	r3, [pc, #40]	@ (8003de4 <Board1_Button2_Pressed_Retro+0x50>)
 8003dba:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d101      	bne.n	8003dc6 <Board1_Button2_Pressed_Retro+0x32>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e000      	b.n	8003dc8 <Board1_Button2_Pressed_Retro+0x34>
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_retro = Board1_DW.receivedStatePacket.state.button2;
 8003dca:	4b06      	ldr	r3, [pc, #24]	@ (8003de4 <Board1_Button2_Pressed_Retro+0x50>)
 8003dcc:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003dd0:	4b04      	ldr	r3, [pc, #16]	@ (8003de4 <Board1_Button2_Pressed_Retro+0x50>)
 8003dd2:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  }

  return y;
 8003dd6:	79fb      	ldrb	r3, [r7, #7]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	20000244 	.word	0x20000244

08003de8 <Board1_Button1_Pressed_Retro>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Retro(void)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003dee:	4b12      	ldr	r3, [pc, #72]	@ (8003e38 <Board1_Button1_Pressed_Retro+0x50>)
 8003df0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003df4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d002      	beq.n	8003e02 <Board1_Button1_Pressed_Retro+0x1a>
    y = false;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	71fb      	strb	r3, [r7, #7]
 8003e00:	e013      	b.n	8003e2a <Board1_Button1_Pressed_Retro+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003e02:	4b0d      	ldr	r3, [pc, #52]	@ (8003e38 <Board1_Button1_Pressed_Retro+0x50>)
 8003e04:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d006      	beq.n	8003e1a <Board1_Button1_Pressed_Retro+0x32>
         (!Board1_DW.prev_button1_retro));
 8003e0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003e38 <Board1_Button1_Pressed_Retro+0x50>)
 8003e0e:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <Board1_Button1_Pressed_Retro+0x32>
 8003e16:	2301      	movs	r3, #1
 8003e18:	e000      	b.n	8003e1c <Board1_Button1_Pressed_Retro+0x34>
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_retro = Board1_DW.receivedStatePacket.state.button1;
 8003e1e:	4b06      	ldr	r3, [pc, #24]	@ (8003e38 <Board1_Button1_Pressed_Retro+0x50>)
 8003e20:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003e24:	4b04      	ldr	r3, [pc, #16]	@ (8003e38 <Board1_Button1_Pressed_Retro+0x50>)
 8003e26:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
  }

  return y;
 8003e2a:	79fb      	ldrb	r3, [r7, #7]
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	20000244 	.word	0x20000244

08003e3c <Board1_Button2_Pressed_Obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button2_Pressed_Obs(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003e42:	4b12      	ldr	r3, [pc, #72]	@ (8003e8c <Board1_Button2_Pressed_Obs+0x50>)
 8003e44:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e48:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d002      	beq.n	8003e56 <Board1_Button2_Pressed_Obs+0x1a>
    y = false;
 8003e50:	2300      	movs	r3, #0
 8003e52:	71fb      	strb	r3, [r7, #7]
 8003e54:	e013      	b.n	8003e7e <Board1_Button2_Pressed_Obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003e56:	4b0d      	ldr	r3, [pc, #52]	@ (8003e8c <Board1_Button2_Pressed_Obs+0x50>)
 8003e58:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d006      	beq.n	8003e6e <Board1_Button2_Pressed_Obs+0x32>
         (!Board1_DW.prev_button2_obs));
 8003e60:	4b0a      	ldr	r3, [pc, #40]	@ (8003e8c <Board1_Button2_Pressed_Obs+0x50>)
 8003e62:	f893 3141 	ldrb.w	r3, [r3, #321]	@ 0x141
    y = (Board1_DW.receivedStatePacket.state.button1 &&
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <Board1_Button2_Pressed_Obs+0x32>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <Board1_Button2_Pressed_Obs+0x34>
 8003e6e:	2300      	movs	r3, #0
 8003e70:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button2_obs = Board1_DW.receivedStatePacket.state.button1;
 8003e72:	4b06      	ldr	r3, [pc, #24]	@ (8003e8c <Board1_Button2_Pressed_Obs+0x50>)
 8003e74:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 8003e78:	4b04      	ldr	r3, [pc, #16]	@ (8003e8c <Board1_Button2_Pressed_Obs+0x50>)
 8003e7a:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
  }

  return y;
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	20000244 	.word	0x20000244

08003e90 <Board1_Button1_Pressed_Obs>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Obs(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003e96:	4b12      	ldr	r3, [pc, #72]	@ (8003ee0 <Board1_Button1_Pressed_Obs+0x50>)
 8003e98:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003e9c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d002      	beq.n	8003eaa <Board1_Button1_Pressed_Obs+0x1a>
    y = false;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	71fb      	strb	r3, [r7, #7]
 8003ea8:	e013      	b.n	8003ed2 <Board1_Button1_Pressed_Obs+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8003ee0 <Board1_Button1_Pressed_Obs+0x50>)
 8003eac:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d006      	beq.n	8003ec2 <Board1_Button1_Pressed_Obs+0x32>
         (!Board1_DW.prev_button1_obs));
 8003eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee0 <Board1_Button1_Pressed_Obs+0x50>)
 8003eb6:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <Board1_Button1_Pressed_Obs+0x32>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <Board1_Button1_Pressed_Obs+0x34>
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_obs = Board1_DW.receivedStatePacket.state.button2;
 8003ec6:	4b06      	ldr	r3, [pc, #24]	@ (8003ee0 <Board1_Button1_Pressed_Obs+0x50>)
 8003ec8:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003ecc:	4b04      	ldr	r3, [pc, #16]	@ (8003ee0 <Board1_Button1_Pressed_Obs+0x50>)
 8003ece:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
  }

  return y;
 8003ed2:	79fb      	ldrb	r3, [r7, #7]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	20000244 	.word	0x20000244

08003ee4 <Board1_Detect_Limit_Activation>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Detect_Limit_Activation(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
  boolean_T y;
  y = (Board1_DW.limit_velocity && (!Board1_DW.prev_limit_state));
 8003eea:	4b13      	ldr	r3, [pc, #76]	@ (8003f38 <Board1_Detect_Limit_Activation+0x54>)
 8003eec:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d006      	beq.n	8003f02 <Board1_Detect_Limit_Activation+0x1e>
 8003ef4:	4b10      	ldr	r3, [pc, #64]	@ (8003f38 <Board1_Detect_Limit_Activation+0x54>)
 8003ef6:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <Board1_Detect_Limit_Activation+0x1e>
 8003efe:	2301      	movs	r3, #1
 8003f00:	e000      	b.n	8003f04 <Board1_Detect_Limit_Activation+0x20>
 8003f02:	2300      	movs	r3, #0
 8003f04:	71fb      	strb	r3, [r7, #7]
  Board1_DW.prev_limit_state = Board1_DW.limit_velocity;
 8003f06:	4b0c      	ldr	r3, [pc, #48]	@ (8003f38 <Board1_Detect_Limit_Activation+0x54>)
 8003f08:	f893 213b 	ldrb.w	r2, [r3, #315]	@ 0x13b
 8003f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f38 <Board1_Detect_Limit_Activation+0x54>)
 8003f0e:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
  if (y && (Board1_DW.max_vel > Board1_LIMITED_RPM)) {
 8003f12:	79fb      	ldrb	r3, [r7, #7]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d008      	beq.n	8003f2a <Board1_Detect_Limit_Activation+0x46>
 8003f18:	4b07      	ldr	r3, [pc, #28]	@ (8003f38 <Board1_Detect_Limit_Activation+0x54>)
 8003f1a:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8003f1e:	2b50      	cmp	r3, #80	@ 0x50
 8003f20:	d903      	bls.n	8003f2a <Board1_Detect_Limit_Activation+0x46>
    Board1_DW.max_vel = Board1_LIMITED_RPM;
 8003f22:	4b05      	ldr	r3, [pc, #20]	@ (8003f38 <Board1_Detect_Limit_Activation+0x54>)
 8003f24:	2250      	movs	r2, #80	@ 0x50
 8003f26:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  }

  return y;
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	20000244 	.word	0x20000244

08003f3c <Board1_Button1_Pressed_Vel>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Button1_Pressed_Vel(void)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
  boolean_T y;
  if (Board1_DW.sfEvent != Board1_event_STEP) {
 8003f42:	4b12      	ldr	r3, [pc, #72]	@ (8003f8c <Board1_Button1_Pressed_Vel+0x50>)
 8003f44:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f48:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d002      	beq.n	8003f56 <Board1_Button1_Pressed_Vel+0x1a>
    y = false;
 8003f50:	2300      	movs	r3, #0
 8003f52:	71fb      	strb	r3, [r7, #7]
 8003f54:	e013      	b.n	8003f7e <Board1_Button1_Pressed_Vel+0x42>
  } else {
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003f56:	4b0d      	ldr	r3, [pc, #52]	@ (8003f8c <Board1_Button1_Pressed_Vel+0x50>)
 8003f58:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d006      	beq.n	8003f6e <Board1_Button1_Pressed_Vel+0x32>
         (!Board1_DW.prev_button1_vel));
 8003f60:	4b0a      	ldr	r3, [pc, #40]	@ (8003f8c <Board1_Button1_Pressed_Vel+0x50>)
 8003f62:	f893 313f 	ldrb.w	r3, [r3, #319]	@ 0x13f
    y = (Board1_DW.receivedStatePacket.state.button2 &&
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <Board1_Button1_Pressed_Vel+0x32>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e000      	b.n	8003f70 <Board1_Button1_Pressed_Vel+0x34>
 8003f6e:	2300      	movs	r3, #0
 8003f70:	71fb      	strb	r3, [r7, #7]
    Board1_DW.prev_button1_vel = Board1_DW.receivedStatePacket.state.button2;
 8003f72:	4b06      	ldr	r3, [pc, #24]	@ (8003f8c <Board1_Button1_Pressed_Vel+0x50>)
 8003f74:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 8003f78:	4b04      	ldr	r3, [pc, #16]	@ (8003f8c <Board1_Button1_Pressed_Vel+0x50>)
 8003f7a:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
  }

  return y;
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr
 8003f8c:	20000244 	.word	0x20000244

08003f90 <Board1_L_Stick_Up>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_L_Stick_Up(void)
{
 8003f90:	b480      	push	{r7}
 8003f92:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003f94:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc0 <Board1_L_Stick_Up+0x30>)
 8003f96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003f9a:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d107      	bne.n	8003fb2 <Board1_L_Stick_Up+0x22>
    (Board1_DW.receivedStatePacket.state.controller_y >=
 8003fa2:	4b07      	ldr	r3, [pc, #28]	@ (8003fc0 <Board1_L_Stick_Up+0x30>)
 8003fa4:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	@ 0xb2
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003fa8:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 8003fac:	d301      	bcc.n	8003fb2 <Board1_L_Stick_Up+0x22>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e000      	b.n	8003fb4 <Board1_L_Stick_Up+0x24>
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	b2db      	uxtb	r3, r3
     Board1_INCLINATION_INCREASE_VEL);
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	20000244 	.word	0x20000244

08003fc4 <Board1_L_Stick_Down>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_L_Stick_Down(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff8 <Board1_L_Stick_Down+0x34>)
 8003fca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003fce:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d109      	bne.n	8003fea <Board1_L_Stick_Down+0x26>
    (Board1_DW.receivedStatePacket.state.controller_y <=
 8003fd6:	4b08      	ldr	r3, [pc, #32]	@ (8003ff8 <Board1_L_Stick_Down+0x34>)
 8003fd8:	f8b3 20b2 	ldrh.w	r2, [r3, #178]	@ 0xb2
     Board1_DW.INCLINATION_DECREASE_VEL);
 8003fdc:	4b06      	ldr	r3, [pc, #24]	@ (8003ff8 <Board1_L_Stick_Down+0x34>)
 8003fde:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
  return (Board1_DW.sfEvent == Board1_event_STEP) &&
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d801      	bhi.n	8003fea <Board1_L_Stick_Down+0x26>
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e000      	b.n	8003fec <Board1_L_Stick_Down+0x28>
 8003fea:	2300      	movs	r3, #0
 8003fec:	b2db      	uxtb	r3, r3
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr
 8003ff8:	20000244 	.word	0x20000244

08003ffc <Board1_Decrease_Max_Vel>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Decrease_Max_Vel(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
  uint32_T qY;
  qY = (uint32_T)Board1_DW.max_vel -
 8004002:	4b13      	ldr	r3, [pc, #76]	@ (8004050 <Board1_Decrease_Max_Vel+0x54>)
 8004004:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004008:	3b0a      	subs	r3, #10
 800400a:	607b      	str	r3, [r7, #4]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ Board1_VEL_CHANGE;
  if (qY > Board1_DW.max_vel) {
 800400c:	4b10      	ldr	r3, [pc, #64]	@ (8004050 <Board1_Decrease_Max_Vel+0x54>)
 800400e:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004012:	461a      	mov	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4293      	cmp	r3, r2
 8004018:	d901      	bls.n	800401e <Board1_Decrease_Max_Vel+0x22>
    qY = 0U;
 800401a:	2300      	movs	r3, #0
 800401c:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)qY < Board1_DW.MIN_RPM) {
 800401e:	4b0c      	ldr	r3, [pc, #48]	@ (8004050 <Board1_Decrease_Max_Vel+0x54>)
 8004020:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8004024:	461a      	mov	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	429a      	cmp	r2, r3
 800402a:	dd06      	ble.n	800403a <Board1_Decrease_Max_Vel+0x3e>
    Board1_DW.max_vel = Board1_DW.MIN_RPM;
 800402c:	4b08      	ldr	r3, [pc, #32]	@ (8004050 <Board1_Decrease_Max_Vel+0x54>)
 800402e:	f893 2104 	ldrb.w	r2, [r3, #260]	@ 0x104
 8004032:	4b07      	ldr	r3, [pc, #28]	@ (8004050 <Board1_Decrease_Max_Vel+0x54>)
 8004034:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  } else {
    Board1_DW.max_vel = (uint8_T)qY;
  }
}
 8004038:	e004      	b.n	8004044 <Board1_Decrease_Max_Vel+0x48>
    Board1_DW.max_vel = (uint8_T)qY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	b2da      	uxtb	r2, r3
 800403e:	4b04      	ldr	r3, [pc, #16]	@ (8004050 <Board1_Decrease_Max_Vel+0x54>)
 8004040:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr
 8004050:	20000244 	.word	0x20000244

08004054 <Board1_Increase_Max_Vel>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Increase_Max_Vel(void)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
  uint32_T tmp;
  uint8_T current_limit;
  if (Board1_DW.limit_velocity) {
 800405a:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <Board1_Increase_Max_Vel+0x58>)
 800405c:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 8004060:	2b00      	cmp	r3, #0
 8004062:	d002      	beq.n	800406a <Board1_Increase_Max_Vel+0x16>
    current_limit = Board1_LIMITED_RPM;
 8004064:	2350      	movs	r3, #80	@ 0x50
 8004066:	70fb      	strb	r3, [r7, #3]
 8004068:	e001      	b.n	800406e <Board1_Increase_Max_Vel+0x1a>
  } else {
    current_limit = Board1_MAX_RPM;
 800406a:	2396      	movs	r3, #150	@ 0x96
 800406c:	70fb      	strb	r3, [r7, #3]
  }

  tmp = (uint32_T)Board1_DW.max_vel + Board1_VEL_CHANGE;
 800406e:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <Board1_Increase_Max_Vel+0x58>)
 8004070:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 8004074:	330a      	adds	r3, #10
 8004076:	607b      	str	r3, [r7, #4]
  if (tmp > 255U) {
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2bff      	cmp	r3, #255	@ 0xff
 800407c:	d901      	bls.n	8004082 <Board1_Increase_Max_Vel+0x2e>
    tmp = 255U;
 800407e:	23ff      	movs	r3, #255	@ 0xff
 8004080:	607b      	str	r3, [r7, #4]
  }

  if ((int32_T)tmp > current_limit) {
 8004082:	78fa      	ldrb	r2, [r7, #3]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	429a      	cmp	r2, r3
 8004088:	da04      	bge.n	8004094 <Board1_Increase_Max_Vel+0x40>
    Board1_DW.max_vel = current_limit;
 800408a:	4a08      	ldr	r2, [pc, #32]	@ (80040ac <Board1_Increase_Max_Vel+0x58>)
 800408c:	78fb      	ldrb	r3, [r7, #3]
 800408e:	f882 3105 	strb.w	r3, [r2, #261]	@ 0x105
  } else {
    Board1_DW.max_vel = (uint8_T)tmp;
  }
}
 8004092:	e004      	b.n	800409e <Board1_Increase_Max_Vel+0x4a>
    Board1_DW.max_vel = (uint8_T)tmp;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	b2da      	uxtb	r2, r3
 8004098:	4b04      	ldr	r3, [pc, #16]	@ (80040ac <Board1_Increase_Max_Vel+0x58>)
 800409a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 800409e:	bf00      	nop
 80040a0:	370c      	adds	r7, #12
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr
 80040aa:	bf00      	nop
 80040ac:	20000244 	.word	0x20000244

080040b0 <Board1_Combo>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Combo(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
  boolean_T b;
  if (Board1_DW.is_active_Special_retro != 0) {
 80040b6:	4b98      	ldr	r3, [pc, #608]	@ (8004318 <Board1_Combo+0x268>)
 80040b8:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d054      	beq.n	800416a <Board1_Combo+0xba>
    switch (Board1_DW.is_Special_retro) {
 80040c0:	4b95      	ldr	r3, [pc, #596]	@ (8004318 <Board1_Combo+0x268>)
 80040c2:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 80040c6:	2b03      	cmp	r3, #3
 80040c8:	d03a      	beq.n	8004140 <Board1_Combo+0x90>
 80040ca:	2b03      	cmp	r3, #3
 80040cc:	dc4d      	bgt.n	800416a <Board1_Combo+0xba>
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d002      	beq.n	80040d8 <Board1_Combo+0x28>
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d02f      	beq.n	8004136 <Board1_Combo+0x86>
 80040d6:	e048      	b.n	800416a <Board1_Combo+0xba>
     case Board1_IN_First_button:
      b = Board1_Button2_Pressed_Retro();
 80040d8:	f7ff fe5c 	bl	8003d94 <Board1_Button2_Pressed_Retro>
 80040dc:	4603      	mov	r3, r0
 80040de:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80040e0:	79fb      	ldrb	r3, [r7, #7]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d010      	beq.n	8004108 <Board1_Combo+0x58>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_change;
 80040e6:	4b8c      	ldr	r3, [pc, #560]	@ (8004318 <Board1_Combo+0x268>)
 80040e8:	2202      	movs	r2, #2
 80040ea:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board1_DW.special_retro = !Board1_DW.special_retro;
 80040ee:	4b8a      	ldr	r3, [pc, #552]	@ (8004318 <Board1_Combo+0x268>)
 80040f0:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	bf0c      	ite	eq
 80040f8:	2301      	moveq	r3, #1
 80040fa:	2300      	movne	r3, #0
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	461a      	mov	r2, r3
 8004100:	4b85      	ldr	r3, [pc, #532]	@ (8004318 <Board1_Combo+0x268>)
 8004102:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_Check_Timeout_Ms(Board1_DW.time_button_retro,
                  Board1_BUTTON_TIMEOUT)) {
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
      }
      break;
 8004106:	e02d      	b.n	8004164 <Board1_Combo+0xb4>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004108:	4b83      	ldr	r3, [pc, #524]	@ (8004318 <Board1_Combo+0x268>)
 800410a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800410e:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8004112:	4293      	cmp	r3, r2
 8004114:	d126      	bne.n	8004164 <Board1_Combo+0xb4>
                 Board1_Check_Timeout_Ms(Board1_DW.time_button_retro,
 8004116:	4b80      	ldr	r3, [pc, #512]	@ (8004318 <Board1_Combo+0x268>)
 8004118:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800411c:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8004120:	4618      	mov	r0, r3
 8004122:	f7ff fbbd 	bl	80038a0 <Board1_Check_Timeout_Ms>
 8004126:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 8004128:	2b00      	cmp	r3, #0
 800412a:	d01b      	beq.n	8004164 <Board1_Combo+0xb4>
        Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 800412c:	4b7a      	ldr	r3, [pc, #488]	@ (8004318 <Board1_Combo+0x268>)
 800412e:	2203      	movs	r2, #3
 8004130:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
      break;
 8004134:	e016      	b.n	8004164 <Board1_Combo+0xb4>

     case Board1_IN_Special_retro_change:
      Board1_DW.is_Special_retro = Board1_IN_Special_retro_start;
 8004136:	4b78      	ldr	r3, [pc, #480]	@ (8004318 <Board1_Combo+0x268>)
 8004138:	2203      	movs	r2, #3
 800413a:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
      break;
 800413e:	e014      	b.n	800416a <Board1_Combo+0xba>

     case Board1_IN_Special_retro_start:
      b = Board1_Button1_Pressed_Retro();
 8004140:	f7ff fe52 	bl	8003de8 <Board1_Button1_Pressed_Retro>
 8004144:	4603      	mov	r3, r0
 8004146:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004148:	79fb      	ldrb	r3, [r7, #7]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00c      	beq.n	8004168 <Board1_Combo+0xb8>
        Board1_DW.is_Special_retro = Board1_IN_First_button;
 800414e:	4b72      	ldr	r3, [pc, #456]	@ (8004318 <Board1_Combo+0x268>)
 8004150:	2201      	movs	r2, #1
 8004152:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
        Board1_DW.time_button_retro = Board1_Get_Timestamp();
 8004156:	f7fc ffce 	bl	80010f6 <Board1_Get_Timestamp>
 800415a:	4603      	mov	r3, r0
 800415c:	4a6e      	ldr	r2, [pc, #440]	@ (8004318 <Board1_Combo+0x268>)
 800415e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }
      break;
 8004162:	e001      	b.n	8004168 <Board1_Combo+0xb8>
      break;
 8004164:	bf00      	nop
 8004166:	e000      	b.n	800416a <Board1_Combo+0xba>
      break;
 8004168:	bf00      	nop
    }
  }

  if (Board1_DW.is_active_Obstacle_detection != 0) {
 800416a:	4b6b      	ldr	r3, [pc, #428]	@ (8004318 <Board1_Combo+0x268>)
 800416c:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8004170:	2b00      	cmp	r3, #0
 8004172:	d054      	beq.n	800421e <Board1_Combo+0x16e>
    switch (Board1_DW.is_Obstacle_detection) {
 8004174:	4b68      	ldr	r3, [pc, #416]	@ (8004318 <Board1_Combo+0x268>)
 8004176:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 800417a:	2b03      	cmp	r3, #3
 800417c:	d03a      	beq.n	80041f4 <Board1_Combo+0x144>
 800417e:	2b03      	cmp	r3, #3
 8004180:	dc4d      	bgt.n	800421e <Board1_Combo+0x16e>
 8004182:	2b01      	cmp	r3, #1
 8004184:	d002      	beq.n	800418c <Board1_Combo+0xdc>
 8004186:	2b02      	cmp	r3, #2
 8004188:	d02f      	beq.n	80041ea <Board1_Combo+0x13a>
 800418a:	e048      	b.n	800421e <Board1_Combo+0x16e>
     case Board1_IN_First_button:
      b = Board1_Button2_Pressed_Obs();
 800418c:	f7ff fe56 	bl	8003e3c <Board1_Button2_Pressed_Obs>
 8004190:	4603      	mov	r3, r0
 8004192:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d010      	beq.n	80041bc <Board1_Combo+0x10c>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_change;
 800419a:	4b5f      	ldr	r3, [pc, #380]	@ (8004318 <Board1_Combo+0x268>)
 800419c:	2202      	movs	r2, #2
 800419e:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
        Board1_DW.obs_detection = !Board1_DW.obs_detection;
 80041a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004318 <Board1_Combo+0x268>)
 80041a4:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	bf0c      	ite	eq
 80041ac:	2301      	moveq	r3, #1
 80041ae:	2300      	movne	r3, #0
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	461a      	mov	r2, r3
 80041b4:	4b58      	ldr	r3, [pc, #352]	@ (8004318 <Board1_Combo+0x268>)
 80041b6:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
                 Board1_Check_Timeout_Ms(Board1_DW.time_button_obs,
                  Board1_BUTTON_TIMEOUT)) {
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
      }
      break;
 80041ba:	e02d      	b.n	8004218 <Board1_Combo+0x168>
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80041bc:	4b56      	ldr	r3, [pc, #344]	@ (8004318 <Board1_Combo+0x268>)
 80041be:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80041c2:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d126      	bne.n	8004218 <Board1_Combo+0x168>
                 Board1_Check_Timeout_Ms(Board1_DW.time_button_obs,
 80041ca:	4b53      	ldr	r3, [pc, #332]	@ (8004318 <Board1_Combo+0x268>)
 80041cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041d0:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7ff fb63 	bl	80038a0 <Board1_Check_Timeout_Ms>
 80041da:	4603      	mov	r3, r0
      } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d01b      	beq.n	8004218 <Board1_Combo+0x168>
        Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 80041e0:	4b4d      	ldr	r3, [pc, #308]	@ (8004318 <Board1_Combo+0x268>)
 80041e2:	2203      	movs	r2, #3
 80041e4:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
      break;
 80041e8:	e016      	b.n	8004218 <Board1_Combo+0x168>

     case Board1_IN_Special_retro_change:
      Board1_DW.is_Obstacle_detection = Board1_IN_Special_retro_start;
 80041ea:	4b4b      	ldr	r3, [pc, #300]	@ (8004318 <Board1_Combo+0x268>)
 80041ec:	2203      	movs	r2, #3
 80041ee:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
      break;
 80041f2:	e014      	b.n	800421e <Board1_Combo+0x16e>

     case Board1_IN_Special_retro_start:
      b = Board1_Button1_Pressed_Obs();
 80041f4:	f7ff fe4c 	bl	8003e90 <Board1_Button1_Pressed_Obs>
 80041f8:	4603      	mov	r3, r0
 80041fa:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80041fc:	79fb      	ldrb	r3, [r7, #7]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00c      	beq.n	800421c <Board1_Combo+0x16c>
        Board1_DW.is_Obstacle_detection = Board1_IN_First_button;
 8004202:	4b45      	ldr	r3, [pc, #276]	@ (8004318 <Board1_Combo+0x268>)
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
        Board1_DW.time_button_obs = Board1_Get_Timestamp();
 800420a:	f7fc ff74 	bl	80010f6 <Board1_Get_Timestamp>
 800420e:	4603      	mov	r3, r0
 8004210:	4a41      	ldr	r2, [pc, #260]	@ (8004318 <Board1_Combo+0x268>)
 8004212:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      }
      break;
 8004216:	e001      	b.n	800421c <Board1_Combo+0x16c>
      break;
 8004218:	bf00      	nop
 800421a:	e000      	b.n	800421e <Board1_Combo+0x16e>
      break;
 800421c:	bf00      	nop
    }
  }

  if ((Board1_DW.is_active_Change_max_velocity != 0) &&
 800421e:	4b3e      	ldr	r3, [pc, #248]	@ (8004318 <Board1_Combo+0x268>)
 8004220:	f893 3121 	ldrb.w	r3, [r3, #289]	@ 0x121
 8004224:	2b00      	cmp	r3, #0
 8004226:	d073      	beq.n	8004310 <Board1_Combo+0x260>
      (Board1_DW.is_Change_max_velocity == Board_IN_Manager_combo_velocity)) {
 8004228:	4b3b      	ldr	r3, [pc, #236]	@ (8004318 <Board1_Combo+0x268>)
 800422a:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
  if ((Board1_DW.is_active_Change_max_velocity != 0) &&
 800422e:	2b01      	cmp	r3, #1
 8004230:	d16e      	bne.n	8004310 <Board1_Combo+0x260>
    b = Board1_Detect_Limit_Activation();
 8004232:	f7ff fe57 	bl	8003ee4 <Board1_Detect_Limit_Activation>
 8004236:	4603      	mov	r3, r0
 8004238:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800423a:	79fb      	ldrb	r3, [r7, #7]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d004      	beq.n	800424a <Board1_Combo+0x19a>
      Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
 8004240:	4b35      	ldr	r3, [pc, #212]	@ (8004318 <Board1_Combo+0x268>)
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
        Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
        break;
      }
    }
  }
}
 8004248:	e062      	b.n	8004310 <Board1_Combo+0x260>
      switch (Board1_DW.is_Manager_combo_velocity) {
 800424a:	4b33      	ldr	r3, [pc, #204]	@ (8004318 <Board1_Combo+0x268>)
 800424c:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8004250:	3b01      	subs	r3, #1
 8004252:	2b03      	cmp	r3, #3
 8004254:	d85c      	bhi.n	8004310 <Board1_Combo+0x260>
 8004256:	a201      	add	r2, pc, #4	@ (adr r2, 800425c <Board1_Combo+0x1ac>)
 8004258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425c:	0800426d 	.word	0x0800426d
 8004260:	08004291 	.word	0x08004291
 8004264:	080042f7 	.word	0x080042f7
 8004268:	08004301 	.word	0x08004301
        b = Board1_Button1_Pressed_Vel();
 800426c:	f7ff fe66 	bl	8003f3c <Board1_Button1_Pressed_Vel>
 8004270:	4603      	mov	r3, r0
 8004272:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004274:	79fb      	ldrb	r3, [r7, #7]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d047      	beq.n	800430a <Board1_Combo+0x25a>
          Board1_DW.is_Manager_combo_velocity = Board1_IN_First_button_p;
 800427a:	4b27      	ldr	r3, [pc, #156]	@ (8004318 <Board1_Combo+0x268>)
 800427c:	2202      	movs	r2, #2
 800427e:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
          Board1_DW.time_button_vel = Board1_Get_Timestamp();
 8004282:	f7fc ff38 	bl	80010f6 <Board1_Get_Timestamp>
 8004286:	4603      	mov	r3, r0
 8004288:	4a23      	ldr	r2, [pc, #140]	@ (8004318 <Board1_Combo+0x268>)
 800428a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
        break;
 800428e:	e03c      	b.n	800430a <Board1_Combo+0x25a>
        b = Board1_L_Stick_Up();
 8004290:	f7ff fe7e 	bl	8003f90 <Board1_L_Stick_Up>
 8004294:	4603      	mov	r3, r0
 8004296:	71fb      	strb	r3, [r7, #7]
        if (b) {
 8004298:	79fb      	ldrb	r3, [r7, #7]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d006      	beq.n	80042ac <Board1_Combo+0x1fc>
          Board1_DW.is_Manager_combo_velocity = Board1_IN_Max_velocity_increase;
 800429e:	4b1e      	ldr	r3, [pc, #120]	@ (8004318 <Board1_Combo+0x268>)
 80042a0:	2204      	movs	r2, #4
 80042a2:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
          Board1_Increase_Max_Vel();
 80042a6:	f7ff fed5 	bl	8004054 <Board1_Increase_Max_Vel>
        break;
 80042aa:	e030      	b.n	800430e <Board1_Combo+0x25e>
          b = Board1_L_Stick_Down();
 80042ac:	f7ff fe8a 	bl	8003fc4 <Board1_L_Stick_Down>
 80042b0:	4603      	mov	r3, r0
 80042b2:	71fb      	strb	r3, [r7, #7]
          if (b) {
 80042b4:	79fb      	ldrb	r3, [r7, #7]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d006      	beq.n	80042c8 <Board1_Combo+0x218>
            Board1_DW.is_Manager_combo_velocity =
 80042ba:	4b17      	ldr	r3, [pc, #92]	@ (8004318 <Board1_Combo+0x268>)
 80042bc:	2203      	movs	r2, #3
 80042be:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
            Board1_Decrease_Max_Vel();
 80042c2:	f7ff fe9b 	bl	8003ffc <Board1_Decrease_Max_Vel>
        break;
 80042c6:	e022      	b.n	800430e <Board1_Combo+0x25e>
          } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80042c8:	4b13      	ldr	r3, [pc, #76]	@ (8004318 <Board1_Combo+0x268>)
 80042ca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80042ce:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d11b      	bne.n	800430e <Board1_Combo+0x25e>
                     Board1_Check_Timeout_Ms(Board1_DW.time_button_vel,
 80042d6:	4b10      	ldr	r3, [pc, #64]	@ (8004318 <Board1_Combo+0x268>)
 80042d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80042dc:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7ff fadd 	bl	80038a0 <Board1_Check_Timeout_Ms>
 80042e6:	4603      	mov	r3, r0
          } else if ((Board1_DW.sfEvent == Board1_event_STEP) &&
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d010      	beq.n	800430e <Board1_Combo+0x25e>
            Board1_DW.is_Manager_combo_velocity =
 80042ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004318 <Board1_Combo+0x268>)
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
        break;
 80042f4:	e00b      	b.n	800430e <Board1_Combo+0x25e>
        Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
 80042f6:	4b08      	ldr	r3, [pc, #32]	@ (8004318 <Board1_Combo+0x268>)
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
        break;
 80042fe:	e007      	b.n	8004310 <Board1_Combo+0x260>
        Board1_DW.is_Manager_combo_velocity = Bo_IN_Change_max_velocity_start;
 8004300:	4b05      	ldr	r3, [pc, #20]	@ (8004318 <Board1_Combo+0x268>)
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
        break;
 8004308:	e002      	b.n	8004310 <Board1_Combo+0x260>
        break;
 800430a:	bf00      	nop
 800430c:	e000      	b.n	8004310 <Board1_Combo+0x260>
        break;
 800430e:	bf00      	nop
}
 8004310:	bf00      	nop
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	20000244 	.word	0x20000244

0800431c <Board1_Update_Global_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Global_State(void)
{
 800431c:	b4b0      	push	{r4, r5, r7}
 800431e:	af00      	add	r7, sp, #0
  Board1_DW.global_state.stateB1 = Board1_DW.state;
 8004320:	4a17      	ldr	r2, [pc, #92]	@ (8004380 <Board1_Update_Global_State+0x64>)
 8004322:	4b17      	ldr	r3, [pc, #92]	@ (8004380 <Board1_Update_Global_State+0x64>)
 8004324:	f102 0438 	add.w	r4, r2, #56	@ 0x38
 8004328:	33c4      	adds	r3, #196	@ 0xc4
 800432a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800432c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.stateB2 = Board1_DW.receivedStatePacket.state;
 8004330:	4a13      	ldr	r2, [pc, #76]	@ (8004380 <Board1_Update_Global_State+0x64>)
 8004332:	4b13      	ldr	r3, [pc, #76]	@ (8004380 <Board1_Update_Global_State+0x64>)
 8004334:	f102 0448 	add.w	r4, r2, #72	@ 0x48
 8004338:	f103 05a0 	add.w	r5, r3, #160	@ 0xa0
 800433c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800433e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004340:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004344:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Board1_DW.global_state.mov_obs = Board1_DW.moving_obstacle;
 8004348:	4b0d      	ldr	r3, [pc, #52]	@ (8004380 <Board1_Update_Global_State+0x64>)
 800434a:	f893 20fc 	ldrb.w	r2, [r3, #252]	@ 0xfc
 800434e:	4b0c      	ldr	r3, [pc, #48]	@ (8004380 <Board1_Update_Global_State+0x64>)
 8004350:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
  Board1_DW.global_state.spc_retro = Board1_DW.special_retro;
 8004354:	4b0a      	ldr	r3, [pc, #40]	@ (8004380 <Board1_Update_Global_State+0x64>)
 8004356:	f893 213a 	ldrb.w	r2, [r3, #314]	@ 0x13a
 800435a:	4b09      	ldr	r3, [pc, #36]	@ (8004380 <Board1_Update_Global_State+0x64>)
 800435c:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  Board1_DW.global_state.max_vel = Board1_DW.max_vel;
 8004360:	4b07      	ldr	r3, [pc, #28]	@ (8004380 <Board1_Update_Global_State+0x64>)
 8004362:	f893 2105 	ldrb.w	r2, [r3, #261]	@ 0x105
 8004366:	4b06      	ldr	r3, [pc, #24]	@ (8004380 <Board1_Update_Global_State+0x64>)
 8004368:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
  Board1_DW.global_state.obs_detection = Board1_DW.obs_detection;
 800436c:	4b04      	ldr	r3, [pc, #16]	@ (8004380 <Board1_Update_Global_State+0x64>)
 800436e:	f893 213c 	ldrb.w	r2, [r3, #316]	@ 0x13c
 8004372:	4b03      	ldr	r3, [pc, #12]	@ (8004380 <Board1_Update_Global_State+0x64>)
 8004374:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
}
 8004378:	bf00      	nop
 800437a:	46bd      	mov	sp, r7
 800437c:	bcb0      	pop	{r4, r5, r7}
 800437e:	4770      	bx	lr
 8004380:	20000244 	.word	0x20000244

08004384 <Board1_Receive_global_state>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Receive_global_state(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
  int32_T b_previousEvent;
  boolean_T b;
  b = Board1_Is_Rx_Finished();
 800438a:	f7fc febb 	bl	8001104 <Board1_Is_Rx_Finished>
 800438e:	4603      	mov	r3, r0
 8004390:	71fb      	strb	r3, [r7, #7]
  if (b) {
 8004392:	79fb      	ldrb	r3, [r7, #7]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d050      	beq.n	800443a <Board1_Receive_global_state+0xb6>
    b = Board1_Verify_Global_Integrity();
 8004398:	f7ff fa60 	bl	800385c <Board1_Verify_Global_Integrity>
 800439c:	4603      	mov	r3, r0
 800439e:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80043a0:	79fb      	ldrb	r3, [r7, #7]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d03a      	beq.n	800441c <Board1_Receive_global_state+0x98>
      b_previousEvent = Board1_DW.sfEvent;
 80043a6:	4b35      	ldr	r3, [pc, #212]	@ (800447c <Board1_Receive_global_state+0xf8>)
 80043a8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80043ac:	603b      	str	r3, [r7, #0]
      Board1_DW.sfEvent = Board1_event_STEP;
 80043ae:	4b33      	ldr	r3, [pc, #204]	@ (800447c <Board1_Receive_global_state+0xf8>)
 80043b0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80043b4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Moving_obstacle != 0) {
 80043b8:	4b30      	ldr	r3, [pc, #192]	@ (800447c <Board1_Receive_global_state+0xf8>)
 80043ba:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <Board1_Receive_global_state+0x42>
        Board1_Moving_obstacle();
 80043c2:	f7ff faab 	bl	800391c <Board1_Moving_obstacle>
      }

      Board1_DW.sfEvent = Board1_event_STEP;
 80043c6:	4b2d      	ldr	r3, [pc, #180]	@ (800447c <Board1_Receive_global_state+0xf8>)
 80043c8:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80043cc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Battery_temperature_m != 0) {
 80043d0:	4b2a      	ldr	r3, [pc, #168]	@ (800447c <Board1_Receive_global_state+0xf8>)
 80043d2:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <Board1_Receive_global_state+0x5a>
        Boa_Battery_temperature_manager();
 80043da:	f7ff fbd3 	bl	8003b84 <Boa_Battery_temperature_manager>
      }

      Board1_DW.sfEvent = Board1_event_STEP;
 80043de:	4b27      	ldr	r3, [pc, #156]	@ (800447c <Board1_Receive_global_state+0xf8>)
 80043e0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80043e4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
      if (Board1_DW.is_active_Combo != 0) {
 80043e8:	4b24      	ldr	r3, [pc, #144]	@ (800447c <Board1_Receive_global_state+0xf8>)
 80043ea:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <Board1_Receive_global_state+0x72>
        Board1_Combo();
 80043f2:	f7ff fe5d 	bl	80040b0 <Board1_Combo>
      }

      Board1_DW.sfEvent = b_previousEvent;
 80043f6:	4a21      	ldr	r2, [pc, #132]	@ (800447c <Board1_Receive_global_state+0xf8>)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
      Board1_Update_Global_State();
 80043fe:	f7ff ff8d 	bl	800431c <Board1_Update_Global_State>
      Board1_DW.is_Supervisor = Board1_IN_Global_state_received;
 8004402:	4b1e      	ldr	r3, [pc, #120]	@ (800447c <Board1_Receive_global_state+0xf8>)
 8004404:	2204      	movs	r2, #4
 8004406:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_setSTalk();
 800440a:	f7fc fe68 	bl	80010de <Board1_setSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 800440e:	f7fc fe72 	bl	80010f6 <Board1_Get_Timestamp>
 8004412:	4603      	mov	r3, r0
 8004414:	4a19      	ldr	r2, [pc, #100]	@ (800447c <Board1_Receive_global_state+0xf8>)
 8004416:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_DW.is_Board_state = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
  }
}
 800441a:	e02b      	b.n	8004474 <Board1_Receive_global_state+0xf0>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 800441c:	4b17      	ldr	r3, [pc, #92]	@ (800447c <Board1_Receive_global_state+0xf8>)
 800441e:	2207      	movs	r2, #7
 8004420:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Wait_Global_State();
 8004424:	f7fd fa9a 	bl	800195c <Board1_Wait_Global_State>
      Board1_resetSTalk();
 8004428:	f7fc fe8c 	bl	8001144 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 800442c:	f7fc fe63 	bl	80010f6 <Board1_Get_Timestamp>
 8004430:	4603      	mov	r3, r0
 8004432:	4a12      	ldr	r2, [pc, #72]	@ (800447c <Board1_Receive_global_state+0xf8>)
 8004434:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
}
 8004438:	e01c      	b.n	8004474 <Board1_Receive_global_state+0xf0>
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 800443a:	4b10      	ldr	r3, [pc, #64]	@ (800447c <Board1_Receive_global_state+0xf8>)
 800443c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004440:	f241 517c 	movw	r1, #5500	@ 0x157c
 8004444:	4618      	mov	r0, r3
 8004446:	f7fc fe36 	bl	80010b6 <Board1_Check_Timeout_Us>
 800444a:	4603      	mov	r3, r0
 800444c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800444e:	79fb      	ldrb	r3, [r7, #7]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00f      	beq.n	8004474 <Board1_Receive_global_state+0xf0>
      Board1_stop_motors();
 8004454:	f7fc fe8a 	bl	800116c <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8004458:	f7fc fed4 	bl	8001204 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 800445c:	f7fc fe39 	bl	80010d2 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004460:	4b06      	ldr	r3, [pc, #24]	@ (800447c <Board1_Receive_global_state+0xf8>)
 8004462:	2201      	movs	r2, #1
 8004464:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_setSTalk();
 8004468:	f7fc fe39 	bl	80010de <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 800446c:	4b03      	ldr	r3, [pc, #12]	@ (800447c <Board1_Receive_global_state+0xf8>)
 800446e:	2202      	movs	r2, #2
 8004470:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 8004474:	bf00      	nop
 8004476:	3708      	adds	r7, #8
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	20000244 	.word	0x20000244

08004480 <Board1_Verify_State_Integrity>:

/* Function for Chart: '<Root>/Board1' */
static boolean_T Board1_Verify_State_Integrity(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
  return CRC_Check_State(&Board1_DW.receivedStatePacket);
 8004484:	4802      	ldr	r0, [pc, #8]	@ (8004490 <Board1_Verify_State_Integrity+0x10>)
 8004486:	f002 f85d 	bl	8006544 <CRC_Check_State>
 800448a:	4603      	mov	r3, r0
}
 800448c:	4618      	mov	r0, r3
 800448e:	bd80      	pop	{r7, pc}
 8004490:	200002e4 	.word	0x200002e4

08004494 <Board1_Wait_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Wait_State(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	af00      	add	r7, sp, #0
  UART_Wait_State(&Board1_DW.receivedStatePacket);
 8004498:	4802      	ldr	r0, [pc, #8]	@ (80044a4 <Board1_Wait_State+0x10>)
 800449a:	f001 fff9 	bl	8006490 <UART_Wait_State>
}
 800449e:	bf00      	nop
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	200002e4 	.word	0x200002e4

080044a8 <Board1_Update_Local_State>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Update_Local_State(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  OS_Enter_Critical();
 80044ac:	f002 f962 	bl	8006774 <OS_Enter_Critical>

  /* Inport: '<Root>/battery_voltage' */
  Board1_DW.state.battery_voltage = Board1_U.battery_voltage;
 80044b0:	4b12      	ldr	r3, [pc, #72]	@ (80044fc <Board1_Update_Local_State+0x54>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	4a12      	ldr	r2, [pc, #72]	@ (8004500 <Board1_Update_Local_State+0x58>)
 80044b6:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4

  /* Inport: '<Root>/temperature' */
  Board1_DW.state.temperature = Board1_U.temperature;
 80044ba:	4b10      	ldr	r3, [pc, #64]	@ (80044fc <Board1_Update_Local_State+0x54>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a10      	ldr	r2, [pc, #64]	@ (8004500 <Board1_Update_Local_State+0x58>)
 80044c0:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

  /* Inport: '<Root>/velocity_FA' */
  Board1_DW.state.velocity_FA = Board1_U.velocity_FA;
 80044c4:	4b0d      	ldr	r3, [pc, #52]	@ (80044fc <Board1_Update_Local_State+0x54>)
 80044c6:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 80044ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004500 <Board1_Update_Local_State+0x58>)
 80044cc:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc

  /* Inport: '<Root>/velocity_FB' */
  Board1_DW.state.velocity_FB = Board1_U.velocity_FB;
 80044d0:	4b0a      	ldr	r3, [pc, #40]	@ (80044fc <Board1_Update_Local_State+0x54>)
 80044d2:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80044d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004500 <Board1_Update_Local_State+0x58>)
 80044d8:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce

  /* Inport: '<Root>/velocity_BA' */
  Board1_DW.state.velocity_BA = Board1_U.velocity_BA;
 80044dc:	4b07      	ldr	r3, [pc, #28]	@ (80044fc <Board1_Update_Local_State+0x54>)
 80044de:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80044e2:	4b07      	ldr	r3, [pc, #28]	@ (8004500 <Board1_Update_Local_State+0x58>)
 80044e4:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

  /* Inport: '<Root>/velocity_BB' */
  Board1_DW.state.velocity_BB = Board1_U.velocity_BB;
 80044e8:	4b04      	ldr	r3, [pc, #16]	@ (80044fc <Board1_Update_Local_State+0x54>)
 80044ea:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80044ee:	4b04      	ldr	r3, [pc, #16]	@ (8004500 <Board1_Update_Local_State+0x58>)
 80044f0:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
  OS_Exit_Critical();
 80044f4:	f002 f944 	bl	8006780 <OS_Exit_Critical>
}
 80044f8:	bf00      	nop
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	2000038c 	.word	0x2000038c
 8004500:	20000244 	.word	0x20000244

08004504 <Board1_Supervisor>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Supervisor(void)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
  boolean_T b;
  switch (Board1_DW.is_Supervisor) {
 800450a:	4bc4      	ldr	r3, [pc, #784]	@ (800481c <Board1_Supervisor+0x318>)
 800450c:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8004510:	3b01      	subs	r3, #1
 8004512:	2b0d      	cmp	r3, #13
 8004514:	f200 8240 	bhi.w	8004998 <Board1_Supervisor+0x494>
 8004518:	a201      	add	r2, pc, #4	@ (adr r2, 8004520 <Board1_Supervisor+0x1c>)
 800451a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451e:	bf00      	nop
 8004520:	08004559 	.word	0x08004559
 8004524:	080045c9 	.word	0x080045c9
 8004528:	080045cf 	.word	0x080045cf
 800452c:	080045d5 	.word	0x080045d5
 8004530:	08004645 	.word	0x08004645
 8004534:	080046db 	.word	0x080046db
 8004538:	080046e1 	.word	0x080046e1
 800453c:	080046e7 	.word	0x080046e7
 8004540:	0800477d 	.word	0x0800477d
 8004544:	080047ed 	.word	0x080047ed
 8004548:	080047f7 	.word	0x080047f7
 800454c:	0800485f 	.word	0x0800485f
 8004550:	080048bf 	.word	0x080048bf
 8004554:	0800491f 	.word	0x0800491f
   case Board1_IN_Decision_received:
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004558:	4bb0      	ldr	r3, [pc, #704]	@ (800481c <Board1_Supervisor+0x318>)
 800455a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800455e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004562:	4618      	mov	r0, r3
 8004564:	f7fc fda7 	bl	80010b6 <Board1_Check_Timeout_Us>
 8004568:	4603      	mov	r3, r0
 800456a:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800456c:	79fb      	ldrb	r3, [r7, #7]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d010      	beq.n	8004594 <Board1_Supervisor+0x90>
      Board1_stop_motors();
 8004572:	f7fc fdfb 	bl	800116c <Board1_stop_motors>
      Board1_exit_internal_Normal();
 8004576:	f7fc fe45 	bl	8001204 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 800457a:	f7fc fdaa 	bl	80010d2 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 800457e:	4ba7      	ldr	r3, [pc, #668]	@ (800481c <Board1_Supervisor+0x318>)
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_setSTalk();
 8004586:	f7fc fdaa 	bl	80010de <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 800458a:	4ba4      	ldr	r3, [pc, #656]	@ (800481c <Board1_Supervisor+0x318>)
 800458c:	2202      	movs	r2, #2
 800458e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
        Board1_Send_Decision();
        Board1_DW.time_comm = Board1_Get_Timestamp();
      }
    }
    break;
 8004592:	e1f2      	b.n	800497a <Board1_Supervisor+0x476>
      b = !Board1_isMTalkhigh();
 8004594:	f7fc fddc 	bl	8001150 <Board1_isMTalkhigh>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	bf0c      	ite	eq
 800459e:	2301      	moveq	r3, #1
 80045a0:	2300      	movne	r3, #0
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80045a6:	79fb      	ldrb	r3, [r7, #7]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 81e6 	beq.w	800497a <Board1_Supervisor+0x476>
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Decision;
 80045ae:	4b9b      	ldr	r3, [pc, #620]	@ (800481c <Board1_Supervisor+0x318>)
 80045b0:	220b      	movs	r2, #11
 80045b2:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Send_Decision();
 80045b6:	f7fc fe1b 	bl	80011f0 <Board1_Send_Decision>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 80045ba:	f7fc fd9c 	bl	80010f6 <Board1_Get_Timestamp>
 80045be:	4603      	mov	r3, r0
 80045c0:	4a96      	ldr	r2, [pc, #600]	@ (800481c <Board1_Supervisor+0x318>)
 80045c2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 80045c6:	e1d8      	b.n	800497a <Board1_Supervisor+0x476>

   case Board1_IN_Decision_transmitted:
    Board1_Decision_transmitted();
 80045c8:	f7fc fe9e 	bl	8001308 <Board1_Decision_transmitted>
    break;
 80045cc:	e1e4      	b.n	8004998 <Board1_Supervisor+0x494>

   case IN_Global_Local_state_transmitt:
    Global_Local_state_transmitted();
 80045ce:	f7fd f8f7 	bl	80017c0 <Global_Local_state_transmitted>
    break;
 80045d2:	e1e1      	b.n	8004998 <Board1_Supervisor+0x494>

   case Board1_IN_Global_state_received:
    b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80045d4:	4b91      	ldr	r3, [pc, #580]	@ (800481c <Board1_Supervisor+0x318>)
 80045d6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80045da:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fc fd69 	bl	80010b6 <Board1_Check_Timeout_Us>
 80045e4:	4603      	mov	r3, r0
 80045e6:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80045e8:	79fb      	ldrb	r3, [r7, #7]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d010      	beq.n	8004610 <Board1_Supervisor+0x10c>
      Board1_stop_motors();
 80045ee:	f7fc fdbd 	bl	800116c <Board1_stop_motors>
      Board1_exit_internal_Normal();
 80045f2:	f7fc fe07 	bl	8001204 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 80045f6:	f7fc fd6c 	bl	80010d2 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 80045fa:	4b88      	ldr	r3, [pc, #544]	@ (800481c <Board1_Supervisor+0x318>)
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_setSTalk();
 8004602:	f7fc fd6c 	bl	80010de <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004606:	4b85      	ldr	r3, [pc, #532]	@ (800481c <Board1_Supervisor+0x318>)
 8004608:	2202      	movs	r2, #2
 800460a:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
        Board1_Send_Global_State();
        Board1_DW.time_comm = Board1_Get_Timestamp();
      }
    }
    break;
 800460e:	e1b6      	b.n	800497e <Board1_Supervisor+0x47a>
      b = !Board1_isMTalkhigh();
 8004610:	f7fc fd9e 	bl	8001150 <Board1_isMTalkhigh>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	bf0c      	ite	eq
 800461a:	2301      	moveq	r3, #1
 800461c:	2300      	movne	r3, #0
 800461e:	b2db      	uxtb	r3, r3
 8004620:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004622:	79fb      	ldrb	r3, [r7, #7]
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 81aa 	beq.w	800497e <Board1_Supervisor+0x47a>
        Board1_DW.is_Supervisor = Board1_IN_Transmit_Global_State;
 800462a:	4b7c      	ldr	r3, [pc, #496]	@ (800481c <Board1_Supervisor+0x318>)
 800462c:	220c      	movs	r2, #12
 800462e:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Send_Global_State();
 8004632:	f7fc ff83 	bl	800153c <Board1_Send_Global_State>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004636:	f7fc fd5e 	bl	80010f6 <Board1_Get_Timestamp>
 800463a:	4603      	mov	r3, r0
 800463c:	4a77      	ldr	r2, [pc, #476]	@ (800481c <Board1_Supervisor+0x318>)
 800463e:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 8004642:	e19c      	b.n	800497e <Board1_Supervisor+0x47a>

   case Boar_IN_Local_state_transmitted:
    b = Board1_isMTalkhigh();
 8004644:	f7fc fd84 	bl	8001150 <Board1_isMTalkhigh>
 8004648:	4603      	mov	r3, r0
 800464a:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800464c:	79fb      	ldrb	r3, [r7, #7]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00e      	beq.n	8004670 <Board1_Supervisor+0x16c>
      Board1_DW.is_Supervisor = Board1_IN_Receive_global_state;
 8004652:	4b72      	ldr	r3, [pc, #456]	@ (800481c <Board1_Supervisor+0x318>)
 8004654:	2207      	movs	r2, #7
 8004656:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Wait_Global_State();
 800465a:	f7fd f97f 	bl	800195c <Board1_Wait_Global_State>
      Board1_resetSTalk();
 800465e:	f7fc fd71 	bl	8001144 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004662:	f7fc fd48 	bl	80010f6 <Board1_Get_Timestamp>
 8004666:	4603      	mov	r3, r0
 8004668:	4a6c      	ldr	r2, [pc, #432]	@ (800481c <Board1_Supervisor+0x318>)
 800466a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
          Board1_setSTalk();
          Board1_DW.is_Degraded = Board1_IN_Restarting;
        }
      }
    }
    break;
 800466e:	e188      	b.n	8004982 <Board1_Supervisor+0x47e>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 8004670:	4b6a      	ldr	r3, [pc, #424]	@ (800481c <Board1_Supervisor+0x318>)
 8004672:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004676:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800467a:	4618      	mov	r0, r3
 800467c:	f7fc fd1b 	bl	80010b6 <Board1_Check_Timeout_Us>
 8004680:	4603      	mov	r3, r0
 8004682:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004684:	79fb      	ldrb	r3, [r7, #7]
 8004686:	2b00      	cmp	r3, #0
 8004688:	f000 817b 	beq.w	8004982 <Board1_Supervisor+0x47e>
        if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 800468c:	4b63      	ldr	r3, [pc, #396]	@ (800481c <Board1_Supervisor+0x318>)
 800468e:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004692:	2b00      	cmp	r3, #0
 8004694:	d110      	bne.n	80046b8 <Board1_Supervisor+0x1b4>
          Board1_DW.retransmitted = 1U;
 8004696:	4b61      	ldr	r3, [pc, #388]	@ (800481c <Board1_Supervisor+0x318>)
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
          Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 800469e:	4b5f      	ldr	r3, [pc, #380]	@ (800481c <Board1_Supervisor+0x318>)
 80046a0:	220d      	movs	r2, #13
 80046a2:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
          Board1_Send_Local_State();
 80046a6:	f7fd f94f 	bl	8001948 <Board1_Send_Local_State>
          Board1_DW.time_comm = Board1_Get_Timestamp();
 80046aa:	f7fc fd24 	bl	80010f6 <Board1_Get_Timestamp>
 80046ae:	4603      	mov	r3, r0
 80046b0:	4a5a      	ldr	r2, [pc, #360]	@ (800481c <Board1_Supervisor+0x318>)
 80046b2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 80046b6:	e164      	b.n	8004982 <Board1_Supervisor+0x47e>
          Board1_stop_motors();
 80046b8:	f7fc fd58 	bl	800116c <Board1_stop_motors>
          Board1_exit_internal_Normal();
 80046bc:	f7fc fda2 	bl	8001204 <Board1_exit_internal_Normal>
          Board1_Abort_Communication();
 80046c0:	f7fc fd07 	bl	80010d2 <Board1_Abort_Communication>
          Board1_DW.is_Board_state = Board1_IN_Degraded;
 80046c4:	4b55      	ldr	r3, [pc, #340]	@ (800481c <Board1_Supervisor+0x318>)
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
          Board1_setSTalk();
 80046cc:	f7fc fd07 	bl	80010de <Board1_setSTalk>
          Board1_DW.is_Degraded = Board1_IN_Restarting;
 80046d0:	4b52      	ldr	r3, [pc, #328]	@ (800481c <Board1_Supervisor+0x318>)
 80046d2:	2202      	movs	r2, #2
 80046d4:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    break;
 80046d8:	e153      	b.n	8004982 <Board1_Supervisor+0x47e>

   case Board1_IN_Receive_decision:
    Board1_Receive_decision();
 80046da:	f7ff f85b 	bl	8003794 <Board1_Receive_decision>
    break;
 80046de:	e15b      	b.n	8004998 <Board1_Supervisor+0x494>

   case Board1_IN_Receive_global_state:
    Board1_Receive_global_state();
 80046e0:	f7ff fe50 	bl	8004384 <Board1_Receive_global_state>
    break;
 80046e4:	e158      	b.n	8004998 <Board1_Supervisor+0x494>

   case Board1_IN_Receive_state:
    b = Board1_Is_Rx_Finished();
 80046e6:	f7fc fd0d 	bl	8001104 <Board1_Is_Rx_Finished>
 80046ea:	4603      	mov	r3, r0
 80046ec:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80046ee:	79fb      	ldrb	r3, [r7, #7]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d024      	beq.n	800473e <Board1_Supervisor+0x23a>
      b = Board1_Verify_State_Integrity();
 80046f4:	f7ff fec4 	bl	8004480 <Board1_Verify_State_Integrity>
 80046f8:	4603      	mov	r3, r0
 80046fa:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80046fc:	79fb      	ldrb	r3, [r7, #7]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00e      	beq.n	8004720 <Board1_Supervisor+0x21c>
        Board1_Update_Local_State();
 8004702:	f7ff fed1 	bl	80044a8 <Board1_Update_Local_State>
        Board1_DW.is_Supervisor = Board1_IN_Received_state;
 8004706:	4b45      	ldr	r3, [pc, #276]	@ (800481c <Board1_Supervisor+0x318>)
 8004708:	2209      	movs	r2, #9
 800470a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_setSTalk();
 800470e:	f7fc fce6 	bl	80010de <Board1_setSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004712:	f7fc fcf0 	bl	80010f6 <Board1_Get_Timestamp>
 8004716:	4603      	mov	r3, r0
 8004718:	4a40      	ldr	r2, [pc, #256]	@ (800481c <Board1_Supervisor+0x318>)
 800471a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Board_state = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 800471e:	e132      	b.n	8004986 <Board1_Supervisor+0x482>
        Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 8004720:	4b3e      	ldr	r3, [pc, #248]	@ (800481c <Board1_Supervisor+0x318>)
 8004722:	2208      	movs	r2, #8
 8004724:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
        Board1_Wait_State();
 8004728:	f7ff feb4 	bl	8004494 <Board1_Wait_State>
        Board1_resetSTalk();
 800472c:	f7fc fd0a 	bl	8001144 <Board1_resetSTalk>
        Board1_DW.time_comm = Board1_Get_Timestamp();
 8004730:	f7fc fce1 	bl	80010f6 <Board1_Get_Timestamp>
 8004734:	4603      	mov	r3, r0
 8004736:	4a39      	ldr	r2, [pc, #228]	@ (800481c <Board1_Supervisor+0x318>)
 8004738:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
    break;
 800473c:	e123      	b.n	8004986 <Board1_Supervisor+0x482>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 800473e:	4b37      	ldr	r3, [pc, #220]	@ (800481c <Board1_Supervisor+0x318>)
 8004740:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004744:	f640 61d8 	movw	r1, #3800	@ 0xed8
 8004748:	4618      	mov	r0, r3
 800474a:	f7fc fcb4 	bl	80010b6 <Board1_Check_Timeout_Us>
 800474e:	4603      	mov	r3, r0
 8004750:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	2b00      	cmp	r3, #0
 8004756:	f000 8116 	beq.w	8004986 <Board1_Supervisor+0x482>
        Board1_stop_motors();
 800475a:	f7fc fd07 	bl	800116c <Board1_stop_motors>
        Board1_exit_internal_Normal();
 800475e:	f7fc fd51 	bl	8001204 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004762:	f7fc fcb6 	bl	80010d2 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004766:	4b2d      	ldr	r3, [pc, #180]	@ (800481c <Board1_Supervisor+0x318>)
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 800476e:	f7fc fcb6 	bl	80010de <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004772:	4b2a      	ldr	r3, [pc, #168]	@ (800481c <Board1_Supervisor+0x318>)
 8004774:	2202      	movs	r2, #2
 8004776:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    break;
 800477a:	e104      	b.n	8004986 <Board1_Supervisor+0x482>

   case Board1_IN_Received_state:
    b = !Board1_isMTalkhigh();
 800477c:	f7fc fce8 	bl	8001150 <Board1_isMTalkhigh>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	bf0c      	ite	eq
 8004786:	2301      	moveq	r3, #1
 8004788:	2300      	movne	r3, #0
 800478a:	b2db      	uxtb	r3, r3
 800478c:	71fb      	strb	r3, [r7, #7]
    if (b) {
 800478e:	79fb      	ldrb	r3, [r7, #7]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00c      	beq.n	80047ae <Board1_Supervisor+0x2aa>
      Board1_DW.is_Supervisor = Board1_IN_Transmit_Local_State;
 8004794:	4b21      	ldr	r3, [pc, #132]	@ (800481c <Board1_Supervisor+0x318>)
 8004796:	220d      	movs	r2, #13
 8004798:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Send_Local_State();
 800479c:	f7fd f8d4 	bl	8001948 <Board1_Send_Local_State>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80047a0:	f7fc fca9 	bl	80010f6 <Board1_Get_Timestamp>
 80047a4:	4603      	mov	r3, r0
 80047a6:	4a1d      	ldr	r2, [pc, #116]	@ (800481c <Board1_Supervisor+0x318>)
 80047a8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Board_state = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 80047ac:	e0ed      	b.n	800498a <Board1_Supervisor+0x486>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_WAIT_TIMEOUT);
 80047ae:	4b1b      	ldr	r3, [pc, #108]	@ (800481c <Board1_Supervisor+0x318>)
 80047b0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80047b4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80047b8:	4618      	mov	r0, r3
 80047ba:	f7fc fc7c 	bl	80010b6 <Board1_Check_Timeout_Us>
 80047be:	4603      	mov	r3, r0
 80047c0:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80047c2:	79fb      	ldrb	r3, [r7, #7]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 80e0 	beq.w	800498a <Board1_Supervisor+0x486>
        Board1_stop_motors();
 80047ca:	f7fc fccf 	bl	800116c <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80047ce:	f7fc fd19 	bl	8001204 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80047d2:	f7fc fc7e 	bl	80010d2 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 80047d6:	4b11      	ldr	r3, [pc, #68]	@ (800481c <Board1_Supervisor+0x318>)
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 80047de:	f7fc fc7e 	bl	80010de <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80047e2:	4b0e      	ldr	r3, [pc, #56]	@ (800481c <Board1_Supervisor+0x318>)
 80047e4:	2202      	movs	r2, #2
 80047e6:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    break;
 80047ea:	e0ce      	b.n	800498a <Board1_Supervisor+0x486>

   case Board1_IN_Same_decision:
    Board1_DW.is_Supervisor = Board1_IN_Waiting_to_start;
 80047ec:	4b0b      	ldr	r3, [pc, #44]	@ (800481c <Board1_Supervisor+0x318>)
 80047ee:	220e      	movs	r2, #14
 80047f0:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    break;
 80047f4:	e0d0      	b.n	8004998 <Board1_Supervisor+0x494>

   case Board1_IN_Transmit_Decision:
    b = Board1_Is_Tx_Finished();
 80047f6:	f7fc fcb2 	bl	800115e <Board1_Is_Tx_Finished>
 80047fa:	4603      	mov	r3, r0
 80047fc:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80047fe:	79fb      	ldrb	r3, [r7, #7]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00d      	beq.n	8004820 <Board1_Supervisor+0x31c>
      Board1_DW.is_Supervisor = Board1_IN_Decision_transmitted;
 8004804:	4b05      	ldr	r3, [pc, #20]	@ (800481c <Board1_Supervisor+0x318>)
 8004806:	2202      	movs	r2, #2
 8004808:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_DW.time_comm = Board1_Get_Timestamp();
 800480c:	f7fc fc73 	bl	80010f6 <Board1_Get_Timestamp>
 8004810:	4603      	mov	r3, r0
 8004812:	4a02      	ldr	r2, [pc, #8]	@ (800481c <Board1_Supervisor+0x318>)
 8004814:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Board_state = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 8004818:	e0b9      	b.n	800498e <Board1_Supervisor+0x48a>
 800481a:	bf00      	nop
 800481c:	20000244 	.word	0x20000244
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004820:	4b5f      	ldr	r3, [pc, #380]	@ (80049a0 <Board1_Supervisor+0x49c>)
 8004822:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004826:	f640 3154 	movw	r1, #2900	@ 0xb54
 800482a:	4618      	mov	r0, r3
 800482c:	f7fc fc43 	bl	80010b6 <Board1_Check_Timeout_Us>
 8004830:	4603      	mov	r3, r0
 8004832:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004834:	79fb      	ldrb	r3, [r7, #7]
 8004836:	2b00      	cmp	r3, #0
 8004838:	f000 80a9 	beq.w	800498e <Board1_Supervisor+0x48a>
        Board1_stop_motors();
 800483c:	f7fc fc96 	bl	800116c <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004840:	f7fc fce0 	bl	8001204 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004844:	f7fc fc45 	bl	80010d2 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004848:	4b55      	ldr	r3, [pc, #340]	@ (80049a0 <Board1_Supervisor+0x49c>)
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 8004850:	f7fc fc45 	bl	80010de <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004854:	4b52      	ldr	r3, [pc, #328]	@ (80049a0 <Board1_Supervisor+0x49c>)
 8004856:	2202      	movs	r2, #2
 8004858:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    break;
 800485c:	e097      	b.n	800498e <Board1_Supervisor+0x48a>

   case Board1_IN_Transmit_Global_State:
    b = Board1_Is_Tx_Finished();
 800485e:	f7fc fc7e 	bl	800115e <Board1_Is_Tx_Finished>
 8004862:	4603      	mov	r3, r0
 8004864:	71fb      	strb	r3, [r7, #7]
    if (b) {
 8004866:	79fb      	ldrb	r3, [r7, #7]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00a      	beq.n	8004882 <Board1_Supervisor+0x37e>
      Board1_DW.is_Supervisor = IN_Global_Local_state_transmitt;
 800486c:	4b4c      	ldr	r3, [pc, #304]	@ (80049a0 <Board1_Supervisor+0x49c>)
 800486e:	2203      	movs	r2, #3
 8004870:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_DW.time_comm = Board1_Get_Timestamp();
 8004874:	f7fc fc3f 	bl	80010f6 <Board1_Get_Timestamp>
 8004878:	4603      	mov	r3, r0
 800487a:	4a49      	ldr	r2, [pc, #292]	@ (80049a0 <Board1_Supervisor+0x49c>)
 800487c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Board_state = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 8004880:	e087      	b.n	8004992 <Board1_Supervisor+0x48e>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004882:	4b47      	ldr	r3, [pc, #284]	@ (80049a0 <Board1_Supervisor+0x49c>)
 8004884:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004888:	f241 3188 	movw	r1, #5000	@ 0x1388
 800488c:	4618      	mov	r0, r3
 800488e:	f7fc fc12 	bl	80010b6 <Board1_Check_Timeout_Us>
 8004892:	4603      	mov	r3, r0
 8004894:	71fb      	strb	r3, [r7, #7]
      if (b) {
 8004896:	79fb      	ldrb	r3, [r7, #7]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d07a      	beq.n	8004992 <Board1_Supervisor+0x48e>
        Board1_stop_motors();
 800489c:	f7fc fc66 	bl	800116c <Board1_stop_motors>
        Board1_exit_internal_Normal();
 80048a0:	f7fc fcb0 	bl	8001204 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 80048a4:	f7fc fc15 	bl	80010d2 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 80048a8:	4b3d      	ldr	r3, [pc, #244]	@ (80049a0 <Board1_Supervisor+0x49c>)
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 80048b0:	f7fc fc15 	bl	80010de <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 80048b4:	4b3a      	ldr	r3, [pc, #232]	@ (80049a0 <Board1_Supervisor+0x49c>)
 80048b6:	2202      	movs	r2, #2
 80048b8:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    break;
 80048bc:	e069      	b.n	8004992 <Board1_Supervisor+0x48e>

   case Board1_IN_Transmit_Local_State:
    b = Board1_Is_Tx_Finished();
 80048be:	f7fc fc4e 	bl	800115e <Board1_Is_Tx_Finished>
 80048c2:	4603      	mov	r3, r0
 80048c4:	71fb      	strb	r3, [r7, #7]
    if (b) {
 80048c6:	79fb      	ldrb	r3, [r7, #7]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00a      	beq.n	80048e2 <Board1_Supervisor+0x3de>
      Board1_DW.is_Supervisor = Boar_IN_Local_state_transmitted;
 80048cc:	4b34      	ldr	r3, [pc, #208]	@ (80049a0 <Board1_Supervisor+0x49c>)
 80048ce:	2205      	movs	r2, #5
 80048d0:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_DW.time_comm = Board1_Get_Timestamp();
 80048d4:	f7fc fc0f 	bl	80010f6 <Board1_Get_Timestamp>
 80048d8:	4603      	mov	r3, r0
 80048da:	4a31      	ldr	r2, [pc, #196]	@ (80049a0 <Board1_Supervisor+0x49c>)
 80048dc:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
        Board1_DW.is_Board_state = Board1_IN_Degraded;
        Board1_setSTalk();
        Board1_DW.is_Degraded = Board1_IN_Restarting;
      }
    }
    break;
 80048e0:	e059      	b.n	8004996 <Board1_Supervisor+0x492>
      b = Board1_Check_Timeout_Us(Board1_DW.time_comm, Board1_STATE_SEND_TIMEOUT);
 80048e2:	4b2f      	ldr	r3, [pc, #188]	@ (80049a0 <Board1_Supervisor+0x49c>)
 80048e4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80048e8:	f640 0198 	movw	r1, #2200	@ 0x898
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7fc fbe2 	bl	80010b6 <Board1_Check_Timeout_Us>
 80048f2:	4603      	mov	r3, r0
 80048f4:	71fb      	strb	r3, [r7, #7]
      if (b) {
 80048f6:	79fb      	ldrb	r3, [r7, #7]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d04c      	beq.n	8004996 <Board1_Supervisor+0x492>
        Board1_stop_motors();
 80048fc:	f7fc fc36 	bl	800116c <Board1_stop_motors>
        Board1_exit_internal_Normal();
 8004900:	f7fc fc80 	bl	8001204 <Board1_exit_internal_Normal>
        Board1_Abort_Communication();
 8004904:	f7fc fbe5 	bl	80010d2 <Board1_Abort_Communication>
        Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004908:	4b25      	ldr	r3, [pc, #148]	@ (80049a0 <Board1_Supervisor+0x49c>)
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
        Board1_setSTalk();
 8004910:	f7fc fbe5 	bl	80010de <Board1_setSTalk>
        Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004914:	4b22      	ldr	r3, [pc, #136]	@ (80049a0 <Board1_Supervisor+0x49c>)
 8004916:	2202      	movs	r2, #2
 8004918:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    break;
 800491c:	e03b      	b.n	8004996 <Board1_Supervisor+0x492>

   case Board1_IN_Waiting_to_start:
    if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 800491e:	f7fc fbc3 	bl	80010a8 <Board1_isSessionhigh>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d017      	beq.n	8004958 <Board1_Supervisor+0x454>
 8004928:	f7fc fc12 	bl	8001150 <Board1_isMTalkhigh>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d012      	beq.n	8004958 <Board1_Supervisor+0x454>
      Board1_DW.retransmitted = 0U;
 8004932:	4b1b      	ldr	r3, [pc, #108]	@ (80049a0 <Board1_Supervisor+0x49c>)
 8004934:	2200      	movs	r2, #0
 8004936:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
      Board1_DW.is_Supervisor = Board1_IN_Receive_state;
 800493a:	4b19      	ldr	r3, [pc, #100]	@ (80049a0 <Board1_Supervisor+0x49c>)
 800493c:	2208      	movs	r2, #8
 800493e:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
      Board1_Wait_State();
 8004942:	f7ff fda7 	bl	8004494 <Board1_Wait_State>
      Board1_resetSTalk();
 8004946:	f7fc fbfd 	bl	8001144 <Board1_resetSTalk>
      Board1_DW.time_comm = Board1_Get_Timestamp();
 800494a:	f7fc fbd4 	bl	80010f6 <Board1_Get_Timestamp>
 800494e:	4603      	mov	r3, r0
 8004950:	4a13      	ldr	r2, [pc, #76]	@ (80049a0 <Board1_Supervisor+0x49c>)
 8004952:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
      Board1_Abort_Communication();
      Board1_DW.is_Board_state = Board1_IN_Degraded;
      Board1_setSTalk();
      Board1_DW.is_Degraded = Board1_IN_Restarting;
    }
    break;
 8004956:	e01f      	b.n	8004998 <Board1_Supervisor+0x494>
      Board1_stop_motors();
 8004958:	f7fc fc08 	bl	800116c <Board1_stop_motors>
      Board1_exit_internal_Normal();
 800495c:	f7fc fc52 	bl	8001204 <Board1_exit_internal_Normal>
      Board1_Abort_Communication();
 8004960:	f7fc fbb7 	bl	80010d2 <Board1_Abort_Communication>
      Board1_DW.is_Board_state = Board1_IN_Degraded;
 8004964:	4b0e      	ldr	r3, [pc, #56]	@ (80049a0 <Board1_Supervisor+0x49c>)
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
      Board1_setSTalk();
 800496c:	f7fc fbb7 	bl	80010de <Board1_setSTalk>
      Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004970:	4b0b      	ldr	r3, [pc, #44]	@ (80049a0 <Board1_Supervisor+0x49c>)
 8004972:	2202      	movs	r2, #2
 8004974:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    break;
 8004978:	e00e      	b.n	8004998 <Board1_Supervisor+0x494>
    break;
 800497a:	bf00      	nop
 800497c:	e00c      	b.n	8004998 <Board1_Supervisor+0x494>
    break;
 800497e:	bf00      	nop
 8004980:	e00a      	b.n	8004998 <Board1_Supervisor+0x494>
    break;
 8004982:	bf00      	nop
 8004984:	e008      	b.n	8004998 <Board1_Supervisor+0x494>
    break;
 8004986:	bf00      	nop
 8004988:	e006      	b.n	8004998 <Board1_Supervisor+0x494>
    break;
 800498a:	bf00      	nop
 800498c:	e004      	b.n	8004998 <Board1_Supervisor+0x494>
    break;
 800498e:	bf00      	nop
 8004990:	e002      	b.n	8004998 <Board1_Supervisor+0x494>
    break;
 8004992:	bf00      	nop
 8004994:	e000      	b.n	8004998 <Board1_Supervisor+0x494>
    break;
 8004996:	bf00      	nop
  }
}
 8004998:	bf00      	nop
 800499a:	3708      	adds	r7, #8
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	20000244 	.word	0x20000244

080049a4 <Board1_Init_Data>:

/* Function for Chart: '<Root>/Board1' */
static void Board1_Init_Data(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
      false                            /* relay */
    },                                 /* decision */
    0U                                 /* crc */
  };

  Board1_DW.state = tmp;
 80049a8:	4b22      	ldr	r3, [pc, #136]	@ (8004a34 <Board1_Init_Data+0x90>)
 80049aa:	33c4      	adds	r3, #196	@ 0xc4
 80049ac:	2200      	movs	r2, #0
 80049ae:	601a      	str	r2, [r3, #0]
 80049b0:	605a      	str	r2, [r3, #4]
 80049b2:	609a      	str	r2, [r3, #8]
 80049b4:	60da      	str	r2, [r3, #12]
  Board1_DW.global_state = tmp_0;
 80049b6:	4b1f      	ldr	r3, [pc, #124]	@ (8004a34 <Board1_Init_Data+0x90>)
 80049b8:	3338      	adds	r3, #56	@ 0x38
 80049ba:	2234      	movs	r2, #52	@ 0x34
 80049bc:	2100      	movs	r1, #0
 80049be:	4618      	mov	r0, r3
 80049c0:	f010 fe8d 	bl	80156de <memset>
 80049c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a34 <Board1_Init_Data+0x90>)
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
  Board1_DW.decision = tmp_1;
 80049cc:	4b19      	ldr	r3, [pc, #100]	@ (8004a34 <Board1_Init_Data+0x90>)
 80049ce:	3388      	adds	r3, #136	@ 0x88
 80049d0:	2200      	movs	r2, #0
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	605a      	str	r2, [r3, #4]
 80049d6:	609a      	str	r2, [r3, #8]
 80049d8:	60da      	str	r2, [r3, #12]
 80049da:	611a      	str	r2, [r3, #16]
 80049dc:	615a      	str	r2, [r3, #20]
  Board1_DW.receivedStatePacket = tmp_2;
 80049de:	4b15      	ldr	r3, [pc, #84]	@ (8004a34 <Board1_Init_Data+0x90>)
 80049e0:	33a0      	adds	r3, #160	@ 0xa0
 80049e2:	2224      	movs	r2, #36	@ 0x24
 80049e4:	2100      	movs	r1, #0
 80049e6:	4618      	mov	r0, r3
 80049e8:	f010 fe79 	bl	80156de <memset>
  Board1_DW.receivedGlobalStatePacket = tmp_3;
 80049ec:	4b11      	ldr	r3, [pc, #68]	@ (8004a34 <Board1_Init_Data+0x90>)
 80049ee:	4618      	mov	r0, r3
 80049f0:	2338      	movs	r3, #56	@ 0x38
 80049f2:	461a      	mov	r2, r3
 80049f4:	2100      	movs	r1, #0
 80049f6:	f010 fe72 	bl	80156de <memset>
 80049fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004a34 <Board1_Init_Data+0x90>)
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  Board1_DW.receivedDecisionPacket = tmp_4;
 8004a02:	4b0c      	ldr	r3, [pc, #48]	@ (8004a34 <Board1_Init_Data+0x90>)
 8004a04:	336c      	adds	r3, #108	@ 0x6c
 8004a06:	2200      	movs	r2, #0
 8004a08:	601a      	str	r2, [r3, #0]
 8004a0a:	605a      	str	r2, [r3, #4]
 8004a0c:	609a      	str	r2, [r3, #8]
 8004a0e:	60da      	str	r2, [r3, #12]
 8004a10:	611a      	str	r2, [r3, #16]
 8004a12:	615a      	str	r2, [r3, #20]
 8004a14:	619a      	str	r2, [r3, #24]
  Board1_DW.special_retro = true;
 8004a16:	4b07      	ldr	r3, [pc, #28]	@ (8004a34 <Board1_Init_Data+0x90>)
 8004a18:	2201      	movs	r2, #1
 8004a1a:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
  Board1_DW.obs_detection = true;
 8004a1e:	4b05      	ldr	r3, [pc, #20]	@ (8004a34 <Board1_Init_Data+0x90>)
 8004a20:	2201      	movs	r2, #1
 8004a22:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
  Board1_DW.max_vel = Board1_MAX_RPM;
 8004a26:	4b03      	ldr	r3, [pc, #12]	@ (8004a34 <Board1_Init_Data+0x90>)
 8004a28:	2296      	movs	r2, #150	@ 0x96
 8004a2a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 8004a2e:	bf00      	nop
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	20000244 	.word	0x20000244

08004a38 <Board1_step>:

/* Model step function */
void Board1_step(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
  boolean_T b;

  /* Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 8004a3e:	4bb8      	ldr	r3, [pc, #736]	@ (8004d20 <Board1_step+0x2e8>)
 8004a40:	f04f 32ff 	mov.w	r2, #4294967295
 8004a44:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  if (Board1_DW.is_active_c2_Board1 == 0) {
 8004a48:	4bb5      	ldr	r3, [pc, #724]	@ (8004d20 <Board1_step+0x2e8>)
 8004a4a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d150      	bne.n	8004af4 <Board1_step+0xbc>
    Board1_DW.is_active_c2_Board1 = 1U;
 8004a52:	4bb3      	ldr	r3, [pc, #716]	@ (8004d20 <Board1_step+0x2e8>)
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    Board1_Init_Data();
 8004a5a:	f7ff ffa3 	bl	80049a4 <Board1_Init_Data>
    Board1_setSTalk();
 8004a5e:	f7fc fb3e 	bl	80010de <Board1_setSTalk>
    Board1_DW.is_c2_Board1 = Board1_IN_Supervision_task;
 8004a62:	4baf      	ldr	r3, [pc, #700]	@ (8004d20 <Board1_step+0x2e8>)
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    Board1_DW.is_active_Board_state = 1U;
 8004a6a:	4bad      	ldr	r3, [pc, #692]	@ (8004d20 <Board1_step+0x2e8>)
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    Board1_DW.is_Board_state = Board1_IN_Normal;
 8004a72:	4bab      	ldr	r3, [pc, #684]	@ (8004d20 <Board1_step+0x2e8>)
 8004a74:	2202      	movs	r2, #2
 8004a76:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    Board1_enter_internal_Normal();
 8004a7a:	f7fc faa3 	bl	8000fc4 <Board1_enter_internal_Normal>
    Board1_DW.is_active_Board_actions = 1U;
 8004a7e:	4ba8      	ldr	r3, [pc, #672]	@ (8004d20 <Board1_step+0x2e8>)
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    Board1_DW.is_active_Routine_manager = 1U;
 8004a86:	4ba6      	ldr	r3, [pc, #664]	@ (8004d20 <Board1_step+0x2e8>)
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    Board1_DW.is_Routine_manager = Board_IN_Normal_voltage_routine;
 8004a8e:	4ba4      	ldr	r3, [pc, #656]	@ (8004d20 <Board1_step+0x2e8>)
 8004a90:	2202      	movs	r2, #2
 8004a92:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    Board1_DW.is_Normal_voltage_routine = Board1_IN_Select_routine;
 8004a96:	4ba2      	ldr	r3, [pc, #648]	@ (8004d20 <Board1_step+0x2e8>)
 8004a98:	2208      	movs	r2, #8
 8004a9a:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    Board1_DW.is_active_Mode_manager = 1U;
 8004a9e:	4ba0      	ldr	r3, [pc, #640]	@ (8004d20 <Board1_step+0x2e8>)
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    Board1_DW.is_Mode_manager = Board_IN_Normal_voltage_driving;
 8004aa6:	4b9e      	ldr	r3, [pc, #632]	@ (8004d20 <Board1_step+0x2e8>)
 8004aa8:	2202      	movs	r2, #2
 8004aaa:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    Board1_DW.is_Normal_voltage_driving = Board1_IN_Mode_DEFAULT;
 8004aae:	4b9c      	ldr	r3, [pc, #624]	@ (8004d20 <Board1_step+0x2e8>)
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    Board1_DW.decision.mode = DEFAULT;
 8004ab6:	4b9a      	ldr	r3, [pc, #616]	@ (8004d20 <Board1_step+0x2e8>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
    Board1_DW.is_active_Lights_manager = 1U;
 8004abe:	4b98      	ldr	r3, [pc, #608]	@ (8004d20 <Board1_step+0x2e8>)
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    Board1_DW.is_Lights_manager = Board1_IN_Normal_voltage_lights;
 8004ac6:	4b96      	ldr	r3, [pc, #600]	@ (8004d20 <Board1_step+0x2e8>)
 8004ac8:	2202      	movs	r2, #2
 8004aca:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    Board1_DW.is_Normal_voltage_lights = Board1_IN_Lights_OFF;
 8004ace:	4b94      	ldr	r3, [pc, #592]	@ (8004d20 <Board1_step+0x2e8>)
 8004ad0:	2202      	movs	r2, #2
 8004ad2:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
    Board1_Rover_Lights_OFF();
 8004ad6:	f7fe fa59 	bl	8002f8c <Board1_Rover_Lights_OFF>
    Board1_DW.is_active_Relay_manager = 1U;
 8004ada:	4b91      	ldr	r3, [pc, #580]	@ (8004d20 <Board1_step+0x2e8>)
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Board1_DW.is_Relay_manager = Board1_IN_Normal_voltage_relay;
 8004ae2:	4b8f      	ldr	r3, [pc, #572]	@ (8004d20 <Board1_step+0x2e8>)
 8004ae4:	2202      	movs	r2, #2
 8004ae6:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Board1_DW.decision.relay = true;
 8004aea:	4b8d      	ldr	r3, [pc, #564]	@ (8004d20 <Board1_step+0x2e8>)
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
      Board1_Board_actions();
    }
  }

  /* End of Chart: '<Root>/Board1' */
}
 8004af2:	e1a4      	b.n	8004e3e <Board1_step+0x406>
  } else if (Board1_DW.is_c2_Board1 == Board1_IN_Supervision_task) {
 8004af4:	4b8a      	ldr	r3, [pc, #552]	@ (8004d20 <Board1_step+0x2e8>)
 8004af6:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	f040 819f 	bne.w	8004e3e <Board1_step+0x406>
    if (Board1_DW.is_active_Board_state != 0) {
 8004b00:	4b87      	ldr	r3, [pc, #540]	@ (8004d20 <Board1_step+0x2e8>)
 8004b02:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 8192 	beq.w	8004e30 <Board1_step+0x3f8>
      switch (Board1_DW.is_Board_state) {
 8004b0c:	4b84      	ldr	r3, [pc, #528]	@ (8004d20 <Board1_step+0x2e8>)
 8004b0e:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8004b12:	2b03      	cmp	r3, #3
 8004b14:	f000 8181 	beq.w	8004e1a <Board1_step+0x3e2>
 8004b18:	2b03      	cmp	r3, #3
 8004b1a:	f300 8189 	bgt.w	8004e30 <Board1_step+0x3f8>
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d003      	beq.n	8004b2a <Board1_step+0xf2>
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	f000 8157 	beq.w	8004dd6 <Board1_step+0x39e>
 8004b28:	e182      	b.n	8004e30 <Board1_step+0x3f8>
        switch (Board1_DW.is_Degraded) {
 8004b2a:	4b7d      	ldr	r3, [pc, #500]	@ (8004d20 <Board1_step+0x2e8>)
 8004b2c:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d003      	beq.n	8004b3c <Board1_step+0x104>
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	f000 8141 	beq.w	8004dbc <Board1_step+0x384>
        break;
 8004b3a:	e179      	b.n	8004e30 <Board1_step+0x3f8>
          switch (Board1_DW.is_Restablish) {
 8004b3c:	4b78      	ldr	r3, [pc, #480]	@ (8004d20 <Board1_step+0x2e8>)
 8004b3e:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 8004b42:	3b01      	subs	r3, #1
 8004b44:	2b05      	cmp	r3, #5
 8004b46:	f200 8144 	bhi.w	8004dd2 <Board1_step+0x39a>
 8004b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b50 <Board1_step+0x118>)
 8004b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b50:	08004b69 	.word	0x08004b69
 8004b54:	08004b87 	.word	0x08004b87
 8004b58:	08004c0b 	.word	0x08004c0b
 8004b5c:	08004c95 	.word	0x08004c95
 8004b60:	08004cfb 	.word	0x08004cfb
 8004b64:	08004d59 	.word	0x08004d59
            Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004b68:	4b6d      	ldr	r3, [pc, #436]	@ (8004d20 <Board1_step+0x2e8>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
            Board1_DW.is_Degraded = Board1_IN_NO_ACTIVE_CHILD;
 8004b70:	4b6b      	ldr	r3, [pc, #428]	@ (8004d20 <Board1_step+0x2e8>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            Board1_DW.is_Board_state = Board1_IN_Normal;
 8004b78:	4b69      	ldr	r3, [pc, #420]	@ (8004d20 <Board1_step+0x2e8>)
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
            Board1_enter_internal_Normal();
 8004b80:	f7fc fa20 	bl	8000fc4 <Board1_enter_internal_Normal>
            break;
 8004b84:	e119      	b.n	8004dba <Board1_step+0x382>
            b = !Board1_isSessionhigh();
 8004b86:	f7fc fa8f 	bl	80010a8 <Board1_isSessionhigh>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	bf0c      	ite	eq
 8004b90:	2301      	moveq	r3, #1
 8004b92:	2300      	movne	r3, #0
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d004      	beq.n	8004ba8 <Board1_step+0x170>
              Board1_DW.is_Restablish = Boar_IN_Connection_restablished;
 8004b9e:	4b60      	ldr	r3, [pc, #384]	@ (8004d20 <Board1_step+0x2e8>)
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
            break;
 8004ba6:	e101      	b.n	8004dac <Board1_step+0x374>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004ba8:	4b5d      	ldr	r3, [pc, #372]	@ (8004d20 <Board1_step+0x2e8>)
 8004baa:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004bae:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7fc fa7f 	bl	80010b6 <Board1_Check_Timeout_Us>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004bbc:	79fb      	ldrb	r3, [r7, #7]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 80f4 	beq.w	8004dac <Board1_step+0x374>
                if (Board1_DW.retransmitted < Board1_MAX_RETRANSMIT) {
 8004bc4:	4b56      	ldr	r3, [pc, #344]	@ (8004d20 <Board1_step+0x2e8>)
 8004bc6:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d110      	bne.n	8004bf0 <Board1_step+0x1b8>
                  Board1_DW.retransmitted = 1U;
 8004bce:	4b54      	ldr	r3, [pc, #336]	@ (8004d20 <Board1_step+0x2e8>)
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
                  Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 8004bd6:	4b52      	ldr	r3, [pc, #328]	@ (8004d20 <Board1_step+0x2e8>)
 8004bd8:	2205      	movs	r2, #5
 8004bda:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                  Board1_Send_Ping();
 8004bde:	f7fc fa84 	bl	80010ea <Board1_Send_Ping>
                  Board1_DW.time_comm = Board1_Get_Timestamp();
 8004be2:	f7fc fa88 	bl	80010f6 <Board1_Get_Timestamp>
 8004be6:	4603      	mov	r3, r0
 8004be8:	4a4d      	ldr	r2, [pc, #308]	@ (8004d20 <Board1_step+0x2e8>)
 8004bea:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004bee:	e0dd      	b.n	8004dac <Board1_step+0x374>
                  Board1_Abort_Communication();
 8004bf0:	f7fc fa6f 	bl	80010d2 <Board1_Abort_Communication>
                  Board1_setSTalk();
 8004bf4:	f7fc fa73 	bl	80010de <Board1_setSTalk>
                  Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004bf8:	4b49      	ldr	r3, [pc, #292]	@ (8004d20 <Board1_step+0x2e8>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                  Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004c00:	4b47      	ldr	r3, [pc, #284]	@ (8004d20 <Board1_step+0x2e8>)
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004c08:	e0d0      	b.n	8004dac <Board1_step+0x374>
            b = Board1_Is_Rx_Finished();
 8004c0a:	f7fc fa7b 	bl	8001104 <Board1_Is_Rx_Finished>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004c12:	79fb      	ldrb	r3, [r7, #7]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d022      	beq.n	8004c5e <Board1_step+0x226>
              b = Board1_Verify_Ping();
 8004c18:	f7fc fa7c 	bl	8001114 <Board1_Verify_Ping>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004c20:	79fb      	ldrb	r3, [r7, #7]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00c      	beq.n	8004c40 <Board1_step+0x208>
                Board1_DW.is_Restablish = Board1_IN_Received_Ping;
 8004c26:	4b3e      	ldr	r3, [pc, #248]	@ (8004d20 <Board1_step+0x2e8>)
 8004c28:	2204      	movs	r2, #4
 8004c2a:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_setSTalk();
 8004c2e:	f7fc fa56 	bl	80010de <Board1_setSTalk>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 8004c32:	f7fc fa60 	bl	80010f6 <Board1_Get_Timestamp>
 8004c36:	4603      	mov	r3, r0
 8004c38:	4a39      	ldr	r2, [pc, #228]	@ (8004d20 <Board1_step+0x2e8>)
 8004c3a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004c3e:	e0b7      	b.n	8004db0 <Board1_step+0x378>
                Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 8004c40:	4b37      	ldr	r3, [pc, #220]	@ (8004d20 <Board1_step+0x2e8>)
 8004c42:	2203      	movs	r2, #3
 8004c44:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_Wait_Ping();
 8004c48:	f7fc fa72 	bl	8001130 <Board1_Wait_Ping>
                Board1_resetSTalk();
 8004c4c:	f7fc fa7a 	bl	8001144 <Board1_resetSTalk>
                Board1_DW.time_comm = Board1_Get_Timestamp();
 8004c50:	f7fc fa51 	bl	80010f6 <Board1_Get_Timestamp>
 8004c54:	4603      	mov	r3, r0
 8004c56:	4a32      	ldr	r2, [pc, #200]	@ (8004d20 <Board1_step+0x2e8>)
 8004c58:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004c5c:	e0a8      	b.n	8004db0 <Board1_step+0x378>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004c5e:	4b30      	ldr	r3, [pc, #192]	@ (8004d20 <Board1_step+0x2e8>)
 8004c60:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004c64:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7fc fa24 	bl	80010b6 <Board1_Check_Timeout_Us>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004c72:	79fb      	ldrb	r3, [r7, #7]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 809b 	beq.w	8004db0 <Board1_step+0x378>
                Board1_Abort_Communication();
 8004c7a:	f7fc fa2a 	bl	80010d2 <Board1_Abort_Communication>
                Board1_setSTalk();
 8004c7e:	f7fc fa2e 	bl	80010de <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004c82:	4b27      	ldr	r3, [pc, #156]	@ (8004d20 <Board1_step+0x2e8>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004c8a:	4b25      	ldr	r3, [pc, #148]	@ (8004d20 <Board1_step+0x2e8>)
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004c92:	e08d      	b.n	8004db0 <Board1_step+0x378>
            b = !Board1_isMTalkhigh();
 8004c94:	f7fc fa5c 	bl	8001150 <Board1_isMTalkhigh>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	bf0c      	ite	eq
 8004c9e:	2301      	moveq	r3, #1
 8004ca0:	2300      	movne	r3, #0
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00c      	beq.n	8004cc6 <Board1_step+0x28e>
              Board1_DW.is_Restablish = Board1_IN_Transmit_ping;
 8004cac:	4b1c      	ldr	r3, [pc, #112]	@ (8004d20 <Board1_step+0x2e8>)
 8004cae:	2205      	movs	r2, #5
 8004cb0:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
              Board1_Send_Ping();
 8004cb4:	f7fc fa19 	bl	80010ea <Board1_Send_Ping>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004cb8:	f7fc fa1d 	bl	80010f6 <Board1_Get_Timestamp>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	4a18      	ldr	r2, [pc, #96]	@ (8004d20 <Board1_step+0x2e8>)
 8004cc0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004cc4:	e076      	b.n	8004db4 <Board1_step+0x37c>
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004cc6:	4b16      	ldr	r3, [pc, #88]	@ (8004d20 <Board1_step+0x2e8>)
 8004cc8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004ccc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7fc f9f0 	bl	80010b6 <Board1_Check_Timeout_Us>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004cda:	79fb      	ldrb	r3, [r7, #7]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d069      	beq.n	8004db4 <Board1_step+0x37c>
                Board1_Abort_Communication();
 8004ce0:	f7fc f9f7 	bl	80010d2 <Board1_Abort_Communication>
                Board1_setSTalk();
 8004ce4:	f7fc f9fb 	bl	80010de <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8004d20 <Board1_step+0x2e8>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8004d20 <Board1_step+0x2e8>)
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004cf8:	e05c      	b.n	8004db4 <Board1_step+0x37c>
            b = Board1_Is_Tx_Finished();
 8004cfa:	f7fc fa30 	bl	800115e <Board1_Is_Tx_Finished>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	71fb      	strb	r3, [r7, #7]
            if (b) {
 8004d02:	79fb      	ldrb	r3, [r7, #7]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d00d      	beq.n	8004d24 <Board1_step+0x2ec>
              Board1_DW.is_Restablish = Board1_IN_Ping_transmitted;
 8004d08:	4b05      	ldr	r3, [pc, #20]	@ (8004d20 <Board1_step+0x2e8>)
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004d10:	f7fc f9f1 	bl	80010f6 <Board1_Get_Timestamp>
 8004d14:	4603      	mov	r3, r0
 8004d16:	4a02      	ldr	r2, [pc, #8]	@ (8004d20 <Board1_step+0x2e8>)
 8004d18:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004d1c:	e04c      	b.n	8004db8 <Board1_step+0x380>
 8004d1e:	bf00      	nop
 8004d20:	20000244 	.word	0x20000244
              b = Board1_Check_Timeout_Us(Board1_DW.time_comm,
 8004d24:	4b48      	ldr	r3, [pc, #288]	@ (8004e48 <Board1_step+0x410>)
 8004d26:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004d2a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7fc f9c1 	bl	80010b6 <Board1_Check_Timeout_Us>
 8004d34:	4603      	mov	r3, r0
 8004d36:	71fb      	strb	r3, [r7, #7]
              if (b) {
 8004d38:	79fb      	ldrb	r3, [r7, #7]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d03c      	beq.n	8004db8 <Board1_step+0x380>
                Board1_Abort_Communication();
 8004d3e:	f7fc f9c8 	bl	80010d2 <Board1_Abort_Communication>
                Board1_setSTalk();
 8004d42:	f7fc f9cc 	bl	80010de <Board1_setSTalk>
                Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004d46:	4b40      	ldr	r3, [pc, #256]	@ (8004e48 <Board1_step+0x410>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
                Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8004e48 <Board1_step+0x410>)
 8004d50:	2202      	movs	r2, #2
 8004d52:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004d56:	e02f      	b.n	8004db8 <Board1_step+0x380>
            if (Board1_isSessionhigh() && Board1_isMTalkhigh()) {
 8004d58:	f7fc f9a6 	bl	80010a8 <Board1_isSessionhigh>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d017      	beq.n	8004d92 <Board1_step+0x35a>
 8004d62:	f7fc f9f5 	bl	8001150 <Board1_isMTalkhigh>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d012      	beq.n	8004d92 <Board1_step+0x35a>
              Board1_DW.retransmitted = 0U;
 8004d6c:	4b36      	ldr	r3, [pc, #216]	@ (8004e48 <Board1_step+0x410>)
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
              Board1_DW.is_Restablish = Board1_IN_Receive_ping;
 8004d74:	4b34      	ldr	r3, [pc, #208]	@ (8004e48 <Board1_step+0x410>)
 8004d76:	2203      	movs	r2, #3
 8004d78:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
              Board1_Wait_Ping();
 8004d7c:	f7fc f9d8 	bl	8001130 <Board1_Wait_Ping>
              Board1_resetSTalk();
 8004d80:	f7fc f9e0 	bl	8001144 <Board1_resetSTalk>
              Board1_DW.time_comm = Board1_Get_Timestamp();
 8004d84:	f7fc f9b7 	bl	80010f6 <Board1_Get_Timestamp>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	4a2f      	ldr	r2, [pc, #188]	@ (8004e48 <Board1_step+0x410>)
 8004d8c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
            break;
 8004d90:	e013      	b.n	8004dba <Board1_step+0x382>
              Board1_Abort_Communication();
 8004d92:	f7fc f99e 	bl	80010d2 <Board1_Abort_Communication>
              Board1_setSTalk();
 8004d96:	f7fc f9a2 	bl	80010de <Board1_setSTalk>
              Board1_DW.is_Restablish = Board1_IN_NO_ACTIVE_CHILD;
 8004d9a:	4b2b      	ldr	r3, [pc, #172]	@ (8004e48 <Board1_step+0x410>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
              Board1_DW.is_Degraded = Board1_IN_Restarting;
 8004da2:	4b29      	ldr	r3, [pc, #164]	@ (8004e48 <Board1_step+0x410>)
 8004da4:	2202      	movs	r2, #2
 8004da6:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            break;
 8004daa:	e006      	b.n	8004dba <Board1_step+0x382>
            break;
 8004dac:	bf00      	nop
 8004dae:	e010      	b.n	8004dd2 <Board1_step+0x39a>
            break;
 8004db0:	bf00      	nop
 8004db2:	e00e      	b.n	8004dd2 <Board1_step+0x39a>
            break;
 8004db4:	bf00      	nop
 8004db6:	e00c      	b.n	8004dd2 <Board1_step+0x39a>
            break;
 8004db8:	bf00      	nop
          break;
 8004dba:	e00a      	b.n	8004dd2 <Board1_step+0x39a>
          Board1_DW.is_Degraded = Board1_IN_Restablish;
 8004dbc:	4b22      	ldr	r3, [pc, #136]	@ (8004e48 <Board1_step+0x410>)
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
          Board1_stop_motors();
 8004dc4:	f7fc f9d2 	bl	800116c <Board1_stop_motors>
          Board1_DW.is_Restablish = Board1_IN_Waiting_to_restablish;
 8004dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8004e48 <Board1_step+0x410>)
 8004dca:	2206      	movs	r2, #6
 8004dcc:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
          break;
 8004dd0:	e000      	b.n	8004dd4 <Board1_step+0x39c>
          break;
 8004dd2:	bf00      	nop
        break;
 8004dd4:	e02c      	b.n	8004e30 <Board1_step+0x3f8>
        if (Board1_DW.is_active_Supervisor != 0) {
 8004dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8004e48 <Board1_step+0x410>)
 8004dd8:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d001      	beq.n	8004de4 <Board1_step+0x3ac>
          Board1_Supervisor();
 8004de0:	f7ff fb90 	bl	8004504 <Board1_Supervisor>
        if (Board1_DW.is_Board_state == Board1_IN_Normal) {
 8004de4:	4b18      	ldr	r3, [pc, #96]	@ (8004e48 <Board1_step+0x410>)
 8004de6:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d11d      	bne.n	8004e2a <Board1_step+0x3f2>
          if (Board1_DW.is_active_Moving_obstacle != 0) {
 8004dee:	4b16      	ldr	r3, [pc, #88]	@ (8004e48 <Board1_step+0x410>)
 8004df0:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d001      	beq.n	8004dfc <Board1_step+0x3c4>
            Board1_Moving_obstacle();
 8004df8:	f7fe fd90 	bl	800391c <Board1_Moving_obstacle>
          if (Board1_DW.is_active_Battery_temperature_m != 0) {
 8004dfc:	4b12      	ldr	r3, [pc, #72]	@ (8004e48 <Board1_step+0x410>)
 8004dfe:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <Board1_step+0x3d2>
            Boa_Battery_temperature_manager();
 8004e06:	f7fe febd 	bl	8003b84 <Boa_Battery_temperature_manager>
          if (Board1_DW.is_active_Combo != 0) {
 8004e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8004e48 <Board1_step+0x410>)
 8004e0c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d00a      	beq.n	8004e2a <Board1_step+0x3f2>
            Board1_Combo();
 8004e14:	f7ff f94c 	bl	80040b0 <Board1_Combo>
        break;
 8004e18:	e007      	b.n	8004e2a <Board1_step+0x3f2>
        if (Board1_DW.is_Single_Board == Board1_IN_Other_board_failure) {
 8004e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004e48 <Board1_step+0x410>)
 8004e1c:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d104      	bne.n	8004e2e <Board1_step+0x3f6>
          Board1_stop_motors();
 8004e24:	f7fc f9a2 	bl	800116c <Board1_stop_motors>
        break;
 8004e28:	e001      	b.n	8004e2e <Board1_step+0x3f6>
        break;
 8004e2a:	bf00      	nop
 8004e2c:	e000      	b.n	8004e30 <Board1_step+0x3f8>
        break;
 8004e2e:	bf00      	nop
    if (Board1_DW.is_active_Board_actions != 0) {
 8004e30:	4b05      	ldr	r3, [pc, #20]	@ (8004e48 <Board1_step+0x410>)
 8004e32:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d001      	beq.n	8004e3e <Board1_step+0x406>
      Board1_Board_actions();
 8004e3a:	f7fe fb11 	bl	8003460 <Board1_Board_actions>
}
 8004e3e:	bf00      	nop
 8004e40:	3708      	adds	r7, #8
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	20000244 	.word	0x20000244

08004e4c <Board1_initialize>:

/* Model initialize function */
void Board1_initialize(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  /* SystemInitialize for Chart: '<Root>/Board1' */
  Board1_DW.sfEvent = Board1_CALL_EVENT;
 8004e50:	4b08      	ldr	r3, [pc, #32]	@ (8004e74 <Board1_initialize+0x28>)
 8004e52:	f04f 32ff 	mov.w	r2, #4294967295
 8004e56:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  Board1_DW.INCLINATION_DECREASE_VEL = 60U;
 8004e5a:	4b06      	ldr	r3, [pc, #24]	@ (8004e74 <Board1_initialize+0x28>)
 8004e5c:	223c      	movs	r2, #60	@ 0x3c
 8004e5e:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
  Board1_DW.MIN_RPM = 50U;
 8004e62:	4b04      	ldr	r3, [pc, #16]	@ (8004e74 <Board1_initialize+0x28>)
 8004e64:	2232      	movs	r2, #50	@ 0x32
 8004e66:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
}
 8004e6a:	bf00      	nop
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr
 8004e74:	20000244 	.word	0x20000244

08004e78 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b08c      	sub	sp, #48	@ 0x30
 8004e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004e7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e82:	2200      	movs	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	605a      	str	r2, [r3, #4]
 8004e88:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004e8a:	1d3b      	adds	r3, r7, #4
 8004e8c:	2220      	movs	r2, #32
 8004e8e:	2100      	movs	r1, #0
 8004e90:	4618      	mov	r0, r3
 8004e92:	f010 fc24 	bl	80156de <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004e96:	4b32      	ldr	r3, [pc, #200]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004e98:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004e9c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004e9e:	4b30      	ldr	r3, [pc, #192]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ea0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004ea4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004ea6:	4b2e      	ldr	r3, [pc, #184]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004eac:	4b2c      	ldr	r3, [pc, #176]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004eb2:	4b2b      	ldr	r3, [pc, #172]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004eb8:	4b29      	ldr	r3, [pc, #164]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ebe:	4b28      	ldr	r3, [pc, #160]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ec0:	2204      	movs	r2, #4
 8004ec2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004ec4:	4b26      	ldr	r3, [pc, #152]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004eca:	4b25      	ldr	r3, [pc, #148]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004ed0:	4b23      	ldr	r3, [pc, #140]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004ed6:	4b22      	ldr	r3, [pc, #136]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004ede:	4b20      	ldr	r3, [pc, #128]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004ee4:	4b1e      	ldr	r3, [pc, #120]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004eea:	4b1d      	ldr	r3, [pc, #116]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004ef8:	4b19      	ldr	r3, [pc, #100]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004f00:	4817      	ldr	r0, [pc, #92]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004f02:	f004 ffb1 	bl	8009e68 <HAL_ADC_Init>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d001      	beq.n	8004f10 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004f0c:	f003 f92c 	bl	8008168 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004f10:	2300      	movs	r3, #0
 8004f12:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f18:	4619      	mov	r1, r3
 8004f1a:	4811      	ldr	r0, [pc, #68]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004f1c:	f006 fa32 	bl	800b384 <HAL_ADCEx_MultiModeConfigChannel>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d001      	beq.n	8004f2a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004f26:	f003 f91f 	bl	8008168 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8004f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8004f64 <MX_ADC1_Init+0xec>)
 8004f2c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004f2e:	2306      	movs	r3, #6
 8004f30:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004f32:	2300      	movs	r3, #0
 8004f34:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004f36:	237f      	movs	r3, #127	@ 0x7f
 8004f38:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004f3a:	2304      	movs	r3, #4
 8004f3c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004f42:	1d3b      	adds	r3, r7, #4
 8004f44:	4619      	mov	r1, r3
 8004f46:	4806      	ldr	r0, [pc, #24]	@ (8004f60 <MX_ADC1_Init+0xe8>)
 8004f48:	f005 fb76 	bl	800a638 <HAL_ADC_ConfigChannel>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d001      	beq.n	8004f56 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004f52:	f003 f909 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004f56:	bf00      	nop
 8004f58:	3730      	adds	r7, #48	@ 0x30
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	200003b4 	.word	0x200003b4
 8004f64:	c3210000 	.word	0xc3210000

08004f68 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b09e      	sub	sp, #120	@ 0x78
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f70:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]
 8004f78:	605a      	str	r2, [r3, #4]
 8004f7a:	609a      	str	r2, [r3, #8]
 8004f7c:	60da      	str	r2, [r3, #12]
 8004f7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f80:	f107 0310 	add.w	r3, r7, #16
 8004f84:	2254      	movs	r2, #84	@ 0x54
 8004f86:	2100      	movs	r1, #0
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f010 fba8 	bl	80156de <memset>
  if(adcHandle->Instance==ADC1)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f96:	d133      	bne.n	8005000 <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004f98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f9c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004f9e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004fa2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004fa4:	f107 0310 	add.w	r3, r7, #16
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f008 f8f7 	bl	800d19c <HAL_RCCEx_PeriphCLKConfig>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d001      	beq.n	8004fb8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004fb4:	f003 f8d8 	bl	8008168 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004fb8:	4b13      	ldr	r3, [pc, #76]	@ (8005008 <HAL_ADC_MspInit+0xa0>)
 8004fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fbc:	4a12      	ldr	r2, [pc, #72]	@ (8005008 <HAL_ADC_MspInit+0xa0>)
 8004fbe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004fc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fc4:	4b10      	ldr	r3, [pc, #64]	@ (8005008 <HAL_ADC_MspInit+0xa0>)
 8004fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fcc:	60fb      	str	r3, [r7, #12]
 8004fce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8005008 <HAL_ADC_MspInit+0xa0>)
 8004fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8005008 <HAL_ADC_MspInit+0xa0>)
 8004fd6:	f043 0304 	orr.w	r3, r3, #4
 8004fda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8005008 <HAL_ADC_MspInit+0xa0>)
 8004fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	60bb      	str	r3, [r7, #8]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004fe8:	2308      	movs	r3, #8
 8004fea:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004fec:	2303      	movs	r3, #3
 8004fee:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ff4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	4804      	ldr	r0, [pc, #16]	@ (800500c <HAL_ADC_MspInit+0xa4>)
 8004ffc:	f007 f8f0 	bl	800c1e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005000:	bf00      	nop
 8005002:	3778      	adds	r7, #120	@ 0x78
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	40021000 	.word	0x40021000
 800500c:	48000800 	.word	0x48000800

08005010 <init_encoders_supervision>:
  * @param  None
  * @retval None
  */
/* USER CODE BEGIN Init */
static Encoder_Status_t init_encoders_supervision(void)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	af00      	add	r7, sp, #0
    if (encoder_init(&encoder_FA, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8005014:	4b1f      	ldr	r3, [pc, #124]	@ (8005094 <init_encoders_supervision+0x84>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8005098 <init_encoders_supervision+0x88>
 800501c:	4a1f      	ldr	r2, [pc, #124]	@ (800509c <init_encoders_supervision+0x8c>)
 800501e:	4619      	mov	r1, r3
 8005020:	481f      	ldr	r0, [pc, #124]	@ (80050a0 <init_encoders_supervision+0x90>)
 8005022:	f001 fc93 	bl	800694c <encoder_init>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d002      	beq.n	8005032 <init_encoders_supervision+0x22>
        return ENCODER_ERR;
 800502c:	f04f 33ff 	mov.w	r3, #4294967295
 8005030:	e02d      	b.n	800508e <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_FB, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8005032:	4b18      	ldr	r3, [pc, #96]	@ (8005094 <init_encoders_supervision+0x84>)
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8005098 <init_encoders_supervision+0x88>
 800503a:	4a1a      	ldr	r2, [pc, #104]	@ (80050a4 <init_encoders_supervision+0x94>)
 800503c:	4619      	mov	r1, r3
 800503e:	481a      	ldr	r0, [pc, #104]	@ (80050a8 <init_encoders_supervision+0x98>)
 8005040:	f001 fc84 	bl	800694c <encoder_init>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d002      	beq.n	8005050 <init_encoders_supervision+0x40>
        return ENCODER_ERR;
 800504a:	f04f 33ff 	mov.w	r3, #4294967295
 800504e:	e01e      	b.n	800508e <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_BA, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 8005050:	4b10      	ldr	r3, [pc, #64]	@ (8005094 <init_encoders_supervision+0x84>)
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8005098 <init_encoders_supervision+0x88>
 8005058:	4a14      	ldr	r2, [pc, #80]	@ (80050ac <init_encoders_supervision+0x9c>)
 800505a:	4619      	mov	r1, r3
 800505c:	4814      	ldr	r0, [pc, #80]	@ (80050b0 <init_encoders_supervision+0xa0>)
 800505e:	f001 fc75 	bl	800694c <encoder_init>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d002      	beq.n	800506e <init_encoders_supervision+0x5e>
        return ENCODER_ERR;
 8005068:	f04f 33ff 	mov.w	r3, #4294967295
 800506c:	e00f      	b.n	800508e <init_encoders_supervision+0x7e>
    }

    if (encoder_init(&encoder_BB, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, SUPERVISION_PERIOD) != ENCODER_OK){
 800506e:	4b09      	ldr	r3, [pc, #36]	@ (8005094 <init_encoders_supervision+0x84>)
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8005098 <init_encoders_supervision+0x88>
 8005076:	4a0f      	ldr	r2, [pc, #60]	@ (80050b4 <init_encoders_supervision+0xa4>)
 8005078:	4619      	mov	r1, r3
 800507a:	480f      	ldr	r0, [pc, #60]	@ (80050b8 <init_encoders_supervision+0xa8>)
 800507c:	f001 fc66 	bl	800694c <encoder_init>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d002      	beq.n	800508c <init_encoders_supervision+0x7c>
        return ENCODER_ERR;
 8005086:	f04f 33ff 	mov.w	r3, #4294967295
 800508a:	e000      	b.n	800508e <init_encoders_supervision+0x7e>
    }

    return ENCODER_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	08017874 	.word	0x08017874
 8005098:	42700000 	.word	0x42700000
 800509c:	08017878 	.word	0x08017878
 80050a0:	20000438 	.word	0x20000438
 80050a4:	08017884 	.word	0x08017884
 80050a8:	20000454 	.word	0x20000454
 80050ac:	08017890 	.word	0x08017890
 80050b0:	20000470 	.word	0x20000470
 80050b4:	0801789c 	.word	0x0801789c
 80050b8:	2000048c 	.word	0x2000048c

080050bc <init_encoders_pid>:

static Encoder_Status_t init_encoders_pid(void){
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
    if (encoder_init(&encoder_FA_pid, ENCODER_HW_CONFIG[ENCODER_FA].htim, &ENCODER_HW_CONFIG[ENCODER_FA].calib, PID_PERIOD) != ENCODER_OK){
 80050c0:	4b1f      	ldr	r3, [pc, #124]	@ (8005140 <init_encoders_pid+0x84>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80050c8:	4a1e      	ldr	r2, [pc, #120]	@ (8005144 <init_encoders_pid+0x88>)
 80050ca:	4619      	mov	r1, r3
 80050cc:	481e      	ldr	r0, [pc, #120]	@ (8005148 <init_encoders_pid+0x8c>)
 80050ce:	f001 fc3d 	bl	800694c <encoder_init>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d002      	beq.n	80050de <init_encoders_pid+0x22>
        return ENCODER_ERR;
 80050d8:	f04f 33ff 	mov.w	r3, #4294967295
 80050dc:	e02d      	b.n	800513a <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_FB_pid, ENCODER_HW_CONFIG[ENCODER_FB].htim, &ENCODER_HW_CONFIG[ENCODER_FB].calib, PID_PERIOD) != ENCODER_OK){
 80050de:	4b18      	ldr	r3, [pc, #96]	@ (8005140 <init_encoders_pid+0x84>)
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 80050e6:	4a19      	ldr	r2, [pc, #100]	@ (800514c <init_encoders_pid+0x90>)
 80050e8:	4619      	mov	r1, r3
 80050ea:	4819      	ldr	r0, [pc, #100]	@ (8005150 <init_encoders_pid+0x94>)
 80050ec:	f001 fc2e 	bl	800694c <encoder_init>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d002      	beq.n	80050fc <init_encoders_pid+0x40>
        return ENCODER_ERR;
 80050f6:	f04f 33ff 	mov.w	r3, #4294967295
 80050fa:	e01e      	b.n	800513a <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_BA_pid, ENCODER_HW_CONFIG[ENCODER_BA].htim, &ENCODER_HW_CONFIG[ENCODER_BA].calib, PID_PERIOD) != ENCODER_OK){
 80050fc:	4b10      	ldr	r3, [pc, #64]	@ (8005140 <init_encoders_pid+0x84>)
 80050fe:	699b      	ldr	r3, [r3, #24]
 8005100:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8005104:	4a13      	ldr	r2, [pc, #76]	@ (8005154 <init_encoders_pid+0x98>)
 8005106:	4619      	mov	r1, r3
 8005108:	4813      	ldr	r0, [pc, #76]	@ (8005158 <init_encoders_pid+0x9c>)
 800510a:	f001 fc1f 	bl	800694c <encoder_init>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d002      	beq.n	800511a <init_encoders_pid+0x5e>
        return ENCODER_ERR;
 8005114:	f04f 33ff 	mov.w	r3, #4294967295
 8005118:	e00f      	b.n	800513a <init_encoders_pid+0x7e>
    }

    if (encoder_init(&encoder_BB_pid, ENCODER_HW_CONFIG[ENCODER_BB].htim, &ENCODER_HW_CONFIG[ENCODER_BB].calib, PID_PERIOD) != ENCODER_OK){
 800511a:	4b09      	ldr	r3, [pc, #36]	@ (8005140 <init_encoders_pid+0x84>)
 800511c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511e:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8005122:	4a0e      	ldr	r2, [pc, #56]	@ (800515c <init_encoders_pid+0xa0>)
 8005124:	4619      	mov	r1, r3
 8005126:	480e      	ldr	r0, [pc, #56]	@ (8005160 <init_encoders_pid+0xa4>)
 8005128:	f001 fc10 	bl	800694c <encoder_init>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <init_encoders_pid+0x7c>
        return ENCODER_ERR;
 8005132:	f04f 33ff 	mov.w	r3, #4294967295
 8005136:	e000      	b.n	800513a <init_encoders_pid+0x7e>
    }

    return ENCODER_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	08017874 	.word	0x08017874
 8005144:	08017878 	.word	0x08017878
 8005148:	200004a8 	.word	0x200004a8
 800514c:	08017884 	.word	0x08017884
 8005150:	200004c4 	.word	0x200004c4
 8005154:	08017890 	.word	0x08017890
 8005158:	200004e0 	.word	0x200004e0
 800515c:	0801789c 	.word	0x0801789c
 8005160:	200004fc 	.word	0x200004fc

08005164 <init_motors>:

static Motor_Status_t init_motors(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
    if (motor_init(&motor_FA, MOTOR_HW_CONFIG[MOTOR_FA].htim, MOTOR_HW_CONFIG[MOTOR_FA].channel, &MOTOR_HW_CONFIG[MOTOR_FA].calib) != MOTOR_OK){
 8005168:	4b1d      	ldr	r3, [pc, #116]	@ (80051e0 <init_motors+0x7c>)
 800516a:	6819      	ldr	r1, [r3, #0]
 800516c:	4b1c      	ldr	r3, [pc, #112]	@ (80051e0 <init_motors+0x7c>)
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	4b1c      	ldr	r3, [pc, #112]	@ (80051e4 <init_motors+0x80>)
 8005172:	481d      	ldr	r0, [pc, #116]	@ (80051e8 <init_motors+0x84>)
 8005174:	f003 f8b7 	bl	80082e6 <motor_init>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <init_motors+0x20>
        return MOTOR_ERR;
 800517e:	f04f 33ff 	mov.w	r3, #4294967295
 8005182:	e02a      	b.n	80051da <init_motors+0x76>
    }

    if (motor_init(&motor_FB, MOTOR_HW_CONFIG[MOTOR_FB].htim, MOTOR_HW_CONFIG[MOTOR_FB].channel, &MOTOR_HW_CONFIG[MOTOR_FB].calib) != MOTOR_OK){
 8005184:	4b16      	ldr	r3, [pc, #88]	@ (80051e0 <init_motors+0x7c>)
 8005186:	6919      	ldr	r1, [r3, #16]
 8005188:	4b15      	ldr	r3, [pc, #84]	@ (80051e0 <init_motors+0x7c>)
 800518a:	695a      	ldr	r2, [r3, #20]
 800518c:	4b17      	ldr	r3, [pc, #92]	@ (80051ec <init_motors+0x88>)
 800518e:	4818      	ldr	r0, [pc, #96]	@ (80051f0 <init_motors+0x8c>)
 8005190:	f003 f8a9 	bl	80082e6 <motor_init>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <init_motors+0x3c>
        return MOTOR_ERR;
 800519a:	f04f 33ff 	mov.w	r3, #4294967295
 800519e:	e01c      	b.n	80051da <init_motors+0x76>
    }

    if (motor_init(&motor_BA, MOTOR_HW_CONFIG[MOTOR_BA].htim, MOTOR_HW_CONFIG[MOTOR_BA].channel, &MOTOR_HW_CONFIG[MOTOR_BA].calib) != MOTOR_OK){
 80051a0:	4b0f      	ldr	r3, [pc, #60]	@ (80051e0 <init_motors+0x7c>)
 80051a2:	6a19      	ldr	r1, [r3, #32]
 80051a4:	4b0e      	ldr	r3, [pc, #56]	@ (80051e0 <init_motors+0x7c>)
 80051a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051a8:	4b12      	ldr	r3, [pc, #72]	@ (80051f4 <init_motors+0x90>)
 80051aa:	4813      	ldr	r0, [pc, #76]	@ (80051f8 <init_motors+0x94>)
 80051ac:	f003 f89b 	bl	80082e6 <motor_init>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d002      	beq.n	80051bc <init_motors+0x58>
        return MOTOR_ERR;
 80051b6:	f04f 33ff 	mov.w	r3, #4294967295
 80051ba:	e00e      	b.n	80051da <init_motors+0x76>
    }

    if (motor_init(&motor_BB, MOTOR_HW_CONFIG[MOTOR_BB].htim, MOTOR_HW_CONFIG[MOTOR_BB].channel, &MOTOR_HW_CONFIG[MOTOR_BB].calib) != MOTOR_OK){
 80051bc:	4b08      	ldr	r3, [pc, #32]	@ (80051e0 <init_motors+0x7c>)
 80051be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80051c0:	4b07      	ldr	r3, [pc, #28]	@ (80051e0 <init_motors+0x7c>)
 80051c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051c4:	4b0d      	ldr	r3, [pc, #52]	@ (80051fc <init_motors+0x98>)
 80051c6:	480e      	ldr	r0, [pc, #56]	@ (8005200 <init_motors+0x9c>)
 80051c8:	f003 f88d 	bl	80082e6 <motor_init>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d002      	beq.n	80051d8 <init_motors+0x74>
        return MOTOR_ERR;
 80051d2:	f04f 33ff 	mov.w	r3, #4294967295
 80051d6:	e000      	b.n	80051da <init_motors+0x76>
    }

    return MOTOR_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	08017834 	.word	0x08017834
 80051e4:	0801783c 	.word	0x0801783c
 80051e8:	20000580 	.word	0x20000580
 80051ec:	0801784c 	.word	0x0801784c
 80051f0:	20000590 	.word	0x20000590
 80051f4:	0801785c 	.word	0x0801785c
 80051f8:	200005a0 	.word	0x200005a0
 80051fc:	0801786c 	.word	0x0801786c
 8005200:	200005b0 	.word	0x200005b0

08005204 <MX_FREERTOS_Init>:


void MX_FREERTOS_Init(void) {
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af02      	add	r7, sp, #8
	DWD_Init(&hard_rt_deadline_wd, &htim4, SYSTEM_ALIVE_MASK, deadlineProcedure);
 800520a:	4b6e      	ldr	r3, [pc, #440]	@ (80053c4 <MX_FREERTOS_Init+0x1c0>)
 800520c:	220f      	movs	r2, #15
 800520e:	496e      	ldr	r1, [pc, #440]	@ (80053c8 <MX_FREERTOS_Init+0x1c4>)
 8005210:	486e      	ldr	r0, [pc, #440]	@ (80053cc <MX_FREERTOS_Init+0x1c8>)
 8005212:	f001 fafd 	bl	8006810 <DWD_Init>


	if(batt_init(&battery_sensor, ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].hadc, &ADC_HW_CONFIG[ADC_BATTERY_VOLTAGE].channel_cfg, BATT_DEFAULT_TIMEOUT_MS) != BATT_OK){
 8005216:	4b6e      	ldr	r3, [pc, #440]	@ (80053d0 <MX_FREERTOS_Init+0x1cc>)
 8005218:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800521a:	230a      	movs	r3, #10
 800521c:	4a6d      	ldr	r2, [pc, #436]	@ (80053d4 <MX_FREERTOS_Init+0x1d0>)
 800521e:	486e      	ldr	r0, [pc, #440]	@ (80053d8 <MX_FREERTOS_Init+0x1d4>)
 8005220:	f000 ff17 	bl	8006052 <batt_init>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d002      	beq.n	8005230 <MX_FREERTOS_Init+0x2c>
		Error_Handler();
 800522a:	f002 ff9d 	bl	8008168 <Error_Handler>
		return;
 800522e:	e0c7      	b.n	80053c0 <MX_FREERTOS_Init+0x1bc>
	}


	if(temp_init(&temp_sensor,ADC_HW_CONFIG[ADC_TEMP_SENSOR].hadc, &ADC_HW_CONFIG[ADC_TEMP_SENSOR].channel_cfg, TEMP_DEFAULT_TIMEOUT_MS) != TEMP_OK){
 8005230:	4b67      	ldr	r3, [pc, #412]	@ (80053d0 <MX_FREERTOS_Init+0x1cc>)
 8005232:	6819      	ldr	r1, [r3, #0]
 8005234:	230a      	movs	r3, #10
 8005236:	4a69      	ldr	r2, [pc, #420]	@ (80053dc <MX_FREERTOS_Init+0x1d8>)
 8005238:	4869      	ldr	r0, [pc, #420]	@ (80053e0 <MX_FREERTOS_Init+0x1dc>)
 800523a:	f003 fc84 	bl	8008b46 <temp_init>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d002      	beq.n	800524a <MX_FREERTOS_Init+0x46>
		Error_Handler();
 8005244:	f002 ff90 	bl	8008168 <Error_Handler>
		return;
 8005248:	e0ba      	b.n	80053c0 <MX_FREERTOS_Init+0x1bc>
	}

	if (init_encoders_supervision() != ENCODER_OK){
 800524a:	f7ff fee1 	bl	8005010 <init_encoders_supervision>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d002      	beq.n	800525a <MX_FREERTOS_Init+0x56>
		Error_Handler();
 8005254:	f002 ff88 	bl	8008168 <Error_Handler>
		return;
 8005258:	e0b2      	b.n	80053c0 <MX_FREERTOS_Init+0x1bc>
	}
	if (init_encoders_pid() != ENCODER_OK){
 800525a:	f7ff ff2f 	bl	80050bc <init_encoders_pid>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d002      	beq.n	800526a <MX_FREERTOS_Init+0x66>
		Error_Handler();
 8005264:	f002 ff80 	bl	8008168 <Error_Handler>
		return;
 8005268:	e0aa      	b.n	80053c0 <MX_FREERTOS_Init+0x1bc>
	}
	if (init_motors() != MOTOR_OK){
 800526a:	f7ff ff7b 	bl	8005164 <init_motors>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d002      	beq.n	800527a <MX_FREERTOS_Init+0x76>
		Error_Handler();
 8005274:	f002 ff78 	bl	8008168 <Error_Handler>
		return;
 8005278:	e0a2      	b.n	80053c0 <MX_FREERTOS_Init+0x1bc>
	}

	if (PID_init(&pid_FA, kpFA, kiFA, 0, 5, 0) != PID_OK) {
 800527a:	4b5a      	ldr	r3, [pc, #360]	@ (80053e4 <MX_FREERTOS_Init+0x1e0>)
 800527c:	edd3 7a00 	vldr	s15, [r3]
 8005280:	4b59      	ldr	r3, [pc, #356]	@ (80053e8 <MX_FREERTOS_Init+0x1e4>)
 8005282:	ed93 7a00 	vldr	s14, [r3]
 8005286:	ed9f 2a59 	vldr	s4, [pc, #356]	@ 80053ec <MX_FREERTOS_Init+0x1e8>
 800528a:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 800528e:	ed9f 1a57 	vldr	s2, [pc, #348]	@ 80053ec <MX_FREERTOS_Init+0x1e8>
 8005292:	eef0 0a47 	vmov.f32	s1, s14
 8005296:	eeb0 0a67 	vmov.f32	s0, s15
 800529a:	4855      	ldr	r0, [pc, #340]	@ (80053f0 <MX_FREERTOS_Init+0x1ec>)
 800529c:	f003 f878 	bl	8008390 <PID_init>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d002      	beq.n	80052ac <MX_FREERTOS_Init+0xa8>
		Error_Handler();
 80052a6:	f002 ff5f 	bl	8008168 <Error_Handler>
		return;
 80052aa:	e089      	b.n	80053c0 <MX_FREERTOS_Init+0x1bc>
	}

	if (PID_init(&pid_FB, kpFB, kiFB, 0, 5, 0) != PID_OK) {
 80052ac:	4b51      	ldr	r3, [pc, #324]	@ (80053f4 <MX_FREERTOS_Init+0x1f0>)
 80052ae:	edd3 7a00 	vldr	s15, [r3]
 80052b2:	4b51      	ldr	r3, [pc, #324]	@ (80053f8 <MX_FREERTOS_Init+0x1f4>)
 80052b4:	ed93 7a00 	vldr	s14, [r3]
 80052b8:	ed9f 2a4c 	vldr	s4, [pc, #304]	@ 80053ec <MX_FREERTOS_Init+0x1e8>
 80052bc:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 80052c0:	ed9f 1a4a 	vldr	s2, [pc, #296]	@ 80053ec <MX_FREERTOS_Init+0x1e8>
 80052c4:	eef0 0a47 	vmov.f32	s1, s14
 80052c8:	eeb0 0a67 	vmov.f32	s0, s15
 80052cc:	484b      	ldr	r0, [pc, #300]	@ (80053fc <MX_FREERTOS_Init+0x1f8>)
 80052ce:	f003 f85f 	bl	8008390 <PID_init>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d002      	beq.n	80052de <MX_FREERTOS_Init+0xda>
		Error_Handler();
 80052d8:	f002 ff46 	bl	8008168 <Error_Handler>
		return;
 80052dc:	e070      	b.n	80053c0 <MX_FREERTOS_Init+0x1bc>
	}

	if (PID_init(&pid_BA, kpBA, kiBA, 0, 5, 0) != PID_OK) {
 80052de:	4b48      	ldr	r3, [pc, #288]	@ (8005400 <MX_FREERTOS_Init+0x1fc>)
 80052e0:	edd3 7a00 	vldr	s15, [r3]
 80052e4:	4b47      	ldr	r3, [pc, #284]	@ (8005404 <MX_FREERTOS_Init+0x200>)
 80052e6:	ed93 7a00 	vldr	s14, [r3]
 80052ea:	ed9f 2a40 	vldr	s4, [pc, #256]	@ 80053ec <MX_FREERTOS_Init+0x1e8>
 80052ee:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 80052f2:	ed9f 1a3e 	vldr	s2, [pc, #248]	@ 80053ec <MX_FREERTOS_Init+0x1e8>
 80052f6:	eef0 0a47 	vmov.f32	s1, s14
 80052fa:	eeb0 0a67 	vmov.f32	s0, s15
 80052fe:	4842      	ldr	r0, [pc, #264]	@ (8005408 <MX_FREERTOS_Init+0x204>)
 8005300:	f003 f846 	bl	8008390 <PID_init>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <MX_FREERTOS_Init+0x10c>
		Error_Handler();
 800530a:	f002 ff2d 	bl	8008168 <Error_Handler>
		return;
 800530e:	e057      	b.n	80053c0 <MX_FREERTOS_Init+0x1bc>
	}

	if (PID_init(&pid_BB, kpBB, kiBB, 0, 5, 0) != PID_OK) {
 8005310:	4b3e      	ldr	r3, [pc, #248]	@ (800540c <MX_FREERTOS_Init+0x208>)
 8005312:	edd3 7a00 	vldr	s15, [r3]
 8005316:	4b3e      	ldr	r3, [pc, #248]	@ (8005410 <MX_FREERTOS_Init+0x20c>)
 8005318:	ed93 7a00 	vldr	s14, [r3]
 800531c:	ed9f 2a33 	vldr	s4, [pc, #204]	@ 80053ec <MX_FREERTOS_Init+0x1e8>
 8005320:	eef1 1a04 	vmov.f32	s3, #20	@ 0x40a00000  5.0
 8005324:	ed9f 1a31 	vldr	s2, [pc, #196]	@ 80053ec <MX_FREERTOS_Init+0x1e8>
 8005328:	eef0 0a47 	vmov.f32	s1, s14
 800532c:	eeb0 0a67 	vmov.f32	s0, s15
 8005330:	4838      	ldr	r0, [pc, #224]	@ (8005414 <MX_FREERTOS_Init+0x210>)
 8005332:	f003 f82d 	bl	8008390 <PID_init>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d002      	beq.n	8005342 <MX_FREERTOS_Init+0x13e>
		Error_Handler();
 800533c:	f002 ff14 	bl	8008168 <Error_Handler>
		return;
 8005340:	e03e      	b.n	80053c0 <MX_FREERTOS_Init+0x1bc>
	    Error_Handler();
	    return;
	}
	*/

	led_stripe_init(&cfg);
 8005342:	4835      	ldr	r0, [pc, #212]	@ (8005418 <MX_FREERTOS_Init+0x214>)
 8005344:	f001 feb6 	bl	80070b4 <led_stripe_init>
	led_init(&ledA, ledA_ports, ledA_pins, OFF, led_init_state, 20);
 8005348:	2314      	movs	r3, #20
 800534a:	9301      	str	r3, [sp, #4]
 800534c:	4b33      	ldr	r3, [pc, #204]	@ (800541c <MX_FREERTOS_Init+0x218>)
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	2300      	movs	r3, #0
 8005352:	4a33      	ldr	r2, [pc, #204]	@ (8005420 <MX_FREERTOS_Init+0x21c>)
 8005354:	4933      	ldr	r1, [pc, #204]	@ (8005424 <MX_FREERTOS_Init+0x220>)
 8005356:	4834      	ldr	r0, [pc, #208]	@ (8005428 <MX_FREERTOS_Init+0x224>)
 8005358:	f001 fca4 	bl	8006ca4 <led_init>
	led_init(&ledB, ledB_ports, ledB_pins, OFF, led_init_state, 20);
 800535c:	2314      	movs	r3, #20
 800535e:	9301      	str	r3, [sp, #4]
 8005360:	4b2e      	ldr	r3, [pc, #184]	@ (800541c <MX_FREERTOS_Init+0x218>)
 8005362:	9300      	str	r3, [sp, #0]
 8005364:	2300      	movs	r3, #0
 8005366:	4a31      	ldr	r2, [pc, #196]	@ (800542c <MX_FREERTOS_Init+0x228>)
 8005368:	4931      	ldr	r1, [pc, #196]	@ (8005430 <MX_FREERTOS_Init+0x22c>)
 800536a:	4832      	ldr	r0, [pc, #200]	@ (8005434 <MX_FREERTOS_Init+0x230>)
 800536c:	f001 fc9a 	bl	8006ca4 <led_init>

	Board1_initialize();
 8005370:	f7ff fd6c 	bl	8004e4c <Board1_initialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of supervision */
  supervisionHandle = osThreadNew(supervisionTask, NULL, &supervision_attributes);
 8005374:	4a30      	ldr	r2, [pc, #192]	@ (8005438 <MX_FREERTOS_Init+0x234>)
 8005376:	2100      	movs	r1, #0
 8005378:	4830      	ldr	r0, [pc, #192]	@ (800543c <MX_FREERTOS_Init+0x238>)
 800537a:	f00c fae9 	bl	8011950 <osThreadNew>
 800537e:	4603      	mov	r3, r0
 8005380:	4a2f      	ldr	r2, [pc, #188]	@ (8005440 <MX_FREERTOS_Init+0x23c>)
 8005382:	6013      	str	r3, [r2, #0]

  /* creation of readSensors */
  readSensorsHandle = osThreadNew(readSensorsTask, NULL, &readSensors_attributes);
 8005384:	4a2f      	ldr	r2, [pc, #188]	@ (8005444 <MX_FREERTOS_Init+0x240>)
 8005386:	2100      	movs	r1, #0
 8005388:	482f      	ldr	r0, [pc, #188]	@ (8005448 <MX_FREERTOS_Init+0x244>)
 800538a:	f00c fae1 	bl	8011950 <osThreadNew>
 800538e:	4603      	mov	r3, r0
 8005390:	4a2e      	ldr	r2, [pc, #184]	@ (800544c <MX_FREERTOS_Init+0x248>)
 8005392:	6013      	str	r3, [r2, #0]

  /* creation of pid */
  pidHandle = osThreadNew(pidTask, NULL, &pid_attributes);
 8005394:	4a2e      	ldr	r2, [pc, #184]	@ (8005450 <MX_FREERTOS_Init+0x24c>)
 8005396:	2100      	movs	r1, #0
 8005398:	482e      	ldr	r0, [pc, #184]	@ (8005454 <MX_FREERTOS_Init+0x250>)
 800539a:	f00c fad9 	bl	8011950 <osThreadNew>
 800539e:	4603      	mov	r3, r0
 80053a0:	4a2d      	ldr	r2, [pc, #180]	@ (8005458 <MX_FREERTOS_Init+0x254>)
 80053a2:	6013      	str	r3, [r2, #0]

  /* creation of lights */
  lightsHandle = osThreadNew(lightsTask, NULL, &lights_attributes);
 80053a4:	4a2d      	ldr	r2, [pc, #180]	@ (800545c <MX_FREERTOS_Init+0x258>)
 80053a6:	2100      	movs	r1, #0
 80053a8:	482d      	ldr	r0, [pc, #180]	@ (8005460 <MX_FREERTOS_Init+0x25c>)
 80053aa:	f00c fad1 	bl	8011950 <osThreadNew>
 80053ae:	4603      	mov	r3, r0
 80053b0:	4a2c      	ldr	r2, [pc, #176]	@ (8005464 <MX_FREERTOS_Init+0x260>)
 80053b2:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of SessionEvent */
  SessionEventHandle = osEventFlagsNew(&SessionEvent_attributes);
 80053b4:	482c      	ldr	r0, [pc, #176]	@ (8005468 <MX_FREERTOS_Init+0x264>)
 80053b6:	f00c fb5d 	bl	8011a74 <osEventFlagsNew>
 80053ba:	4603      	mov	r3, r0
 80053bc:	4a2b      	ldr	r2, [pc, #172]	@ (800546c <MX_FREERTOS_Init+0x268>)
 80053be:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	08005dc5 	.word	0x08005dc5
 80053c8:	20002030 	.word	0x20002030
 80053cc:	20000420 	.word	0x20000420
 80053d0:	080178a4 	.word	0x080178a4
 80053d4:	080178cc 	.word	0x080178cc
 80053d8:	20000548 	.word	0x20000548
 80053dc:	080178a8 	.word	0x080178a8
 80053e0:	20000518 	.word	0x20000518
 80053e4:	20000000 	.word	0x20000000
 80053e8:	20000004 	.word	0x20000004
 80053ec:	00000000 	.word	0x00000000
 80053f0:	200005d4 	.word	0x200005d4
 80053f4:	20000008 	.word	0x20000008
 80053f8:	2000000c 	.word	0x2000000c
 80053fc:	200005f4 	.word	0x200005f4
 8005400:	20000010 	.word	0x20000010
 8005404:	20000014 	.word	0x20000014
 8005408:	20000614 	.word	0x20000614
 800540c:	20000018 	.word	0x20000018
 8005410:	2000001c 	.word	0x2000001c
 8005414:	20000634 	.word	0x20000634
 8005418:	20000038 	.word	0x20000038
 800541c:	200006d8 	.word	0x200006d8
 8005420:	20000028 	.word	0x20000028
 8005424:	20000020 	.word	0x20000020
 8005428:	200006ac 	.word	0x200006ac
 800542c:	20000034 	.word	0x20000034
 8005430:	2000002c 	.word	0x2000002c
 8005434:	200006c0 	.word	0x200006c0
 8005438:	08017794 	.word	0x08017794
 800543c:	08005471 	.word	0x08005471
 8005440:	200006dc 	.word	0x200006dc
 8005444:	080177b8 	.word	0x080177b8
 8005448:	080054a1 	.word	0x080054a1
 800544c:	20000f88 	.word	0x20000f88
 8005450:	080177dc 	.word	0x080177dc
 8005454:	08005635 	.word	0x08005635
 8005458:	20001434 	.word	0x20001434
 800545c:	08017800 	.word	0x08017800
 8005460:	08005bf5 	.word	0x08005bf5
 8005464:	20001ae0 	.word	0x20001ae0
 8005468:	08017824 	.word	0x08017824
 800546c:	20001d8c 	.word	0x20001d8c

08005470 <supervisionTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_supervisionTask */
void supervisionTask(void *argument)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b082      	sub	sp, #8
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN supervisionTask */

	for(;;){
		osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8005478:	4b07      	ldr	r3, [pc, #28]	@ (8005498 <supervisionTask+0x28>)
 800547a:	6818      	ldr	r0, [r3, #0]
 800547c:	233c      	movs	r3, #60	@ 0x3c
 800547e:	2200      	movs	r2, #0
 8005480:	2101      	movs	r1, #1
 8005482:	f00c fb79 	bl	8011b78 <osEventFlagsWait>
		executeSupervision();
 8005486:	f000 fc07 	bl	8005c98 <executeSupervision>
		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_SUPERVISION);
 800548a:	2101      	movs	r1, #1
 800548c:	4803      	ldr	r0, [pc, #12]	@ (800549c <supervisionTask+0x2c>)
 800548e:	f001 f9e6 	bl	800685e <DWD_Notify>
		osEventFlagsWait(SessionEventHandle, EVT_SESSION, osFlagsWaitAny, pdMS_TO_TICKS(SUPERVISION_PERIOD));
 8005492:	bf00      	nop
 8005494:	e7f0      	b.n	8005478 <supervisionTask+0x8>
 8005496:	bf00      	nop
 8005498:	20001d8c 	.word	0x20001d8c
 800549c:	20000420 	.word	0x20000420

080054a0 <readSensorsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readSensorsTask */
void readSensorsTask(void *argument)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b086      	sub	sp, #24
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readSensorsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 80054a8:	f00d fefe 	bl	80132a8 <xTaskGetTickCount>
 80054ac:	4603      	mov	r3, r0
 80054ae:	613b      	str	r3, [r7, #16]
	const TickType_t xFrequency = pdMS_TO_TICKS(SUPERVISION_PERIOD);
 80054b0:	233c      	movs	r3, #60	@ 0x3c
 80054b2:	617b      	str	r3, [r7, #20]
	real32_T battery_voltage, temperature;

	for(;;){
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80054b4:	f107 0310 	add.w	r3, r7, #16
 80054b8:	6979      	ldr	r1, [r7, #20]
 80054ba:	4618      	mov	r0, r3
 80054bc:	f00d fd58 	bl	8012f70 <vTaskDelayUntil>

		//debug_read_sensor++;
		if (encoder_readRPM(&encoder_FA) != ENCODER_OK) {
 80054c0:	484e      	ldr	r0, [pc, #312]	@ (80055fc <readSensorsTask+0x15c>)
 80054c2:	f001 fa83 	bl	80069cc <encoder_readRPM>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d001      	beq.n	80054d0 <readSensorsTask+0x30>
		    Error_Handler();
 80054cc:	f002 fe4c 	bl	8008168 <Error_Handler>
		}

		if (encoder_readRPM(&encoder_FB) != ENCODER_OK) {
 80054d0:	484b      	ldr	r0, [pc, #300]	@ (8005600 <readSensorsTask+0x160>)
 80054d2:	f001 fa7b 	bl	80069cc <encoder_readRPM>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <readSensorsTask+0x40>
		    Error_Handler();
 80054dc:	f002 fe44 	bl	8008168 <Error_Handler>
		}

		if (encoder_readRPM(&encoder_BA) != ENCODER_OK) {
 80054e0:	4848      	ldr	r0, [pc, #288]	@ (8005604 <readSensorsTask+0x164>)
 80054e2:	f001 fa73 	bl	80069cc <encoder_readRPM>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <readSensorsTask+0x50>
		    Error_Handler();
 80054ec:	f002 fe3c 	bl	8008168 <Error_Handler>
		}

		if (encoder_readRPM(&encoder_BB) != ENCODER_OK) {
 80054f0:	4845      	ldr	r0, [pc, #276]	@ (8005608 <readSensorsTask+0x168>)
 80054f2:	f001 fa6b 	bl	80069cc <encoder_readRPM>
 80054f6:	4603      	mov	r3, r0
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d001      	beq.n	8005500 <readSensorsTask+0x60>
		    Error_Handler();
 80054fc:	f002 fe34 	bl	8008168 <Error_Handler>
		}


		if(temp_get_celsius_once(&temp_sensor, &temperature) != TEMP_OK){
 8005500:	f107 0308 	add.w	r3, r7, #8
 8005504:	4619      	mov	r1, r3
 8005506:	4841      	ldr	r0, [pc, #260]	@ (800560c <readSensorsTask+0x16c>)
 8005508:	f003 fb66 	bl	8008bd8 <temp_get_celsius_once>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d000      	beq.n	8005514 <readSensorsTask+0x74>
			//Error_Handler();
			__NOP();
 8005512:	bf00      	nop
		}


		if(batt_get_voltage_once(&battery_sensor, &battery_voltage) != BATT_OK){
 8005514:	f107 030c 	add.w	r3, r7, #12
 8005518:	4619      	mov	r1, r3
 800551a:	483d      	ldr	r0, [pc, #244]	@ (8005610 <readSensorsTask+0x170>)
 800551c:	f000 fde5 	bl	80060ea <batt_get_voltage_once>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d000      	beq.n	8005528 <readSensorsTask+0x88>
			//Error_Handler();
			__NOP();
 8005526:	bf00      	nop
		}

		debug_temperature = temperature;
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	4a3a      	ldr	r2, [pc, #232]	@ (8005614 <readSensorsTask+0x174>)
 800552c:	6013      	str	r3, [r2, #0]
		debug_battery_voltage = battery_voltage;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	4a39      	ldr	r2, [pc, #228]	@ (8005618 <readSensorsTask+0x178>)
 8005532:	6013      	str	r3, [r2, #0]

		velocity_FA = (int16_T) roundf(encoder_FA.velocity);
 8005534:	4b31      	ldr	r3, [pc, #196]	@ (80055fc <readSensorsTask+0x15c>)
 8005536:	edd3 7a06 	vldr	s15, [r3, #24]
 800553a:	eeb0 0a67 	vmov.f32	s0, s15
 800553e:	f012 f8d1 	bl	80176e4 <roundf>
 8005542:	eef0 7a40 	vmov.f32	s15, s0
 8005546:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800554a:	ee17 3a90 	vmov	r3, s15
 800554e:	b21a      	sxth	r2, r3
 8005550:	4b32      	ldr	r3, [pc, #200]	@ (800561c <readSensorsTask+0x17c>)
 8005552:	801a      	strh	r2, [r3, #0]
		velocity_FB = (int16_T) roundf(encoder_FB.velocity);
 8005554:	4b2a      	ldr	r3, [pc, #168]	@ (8005600 <readSensorsTask+0x160>)
 8005556:	edd3 7a06 	vldr	s15, [r3, #24]
 800555a:	eeb0 0a67 	vmov.f32	s0, s15
 800555e:	f012 f8c1 	bl	80176e4 <roundf>
 8005562:	eef0 7a40 	vmov.f32	s15, s0
 8005566:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800556a:	ee17 3a90 	vmov	r3, s15
 800556e:	b21a      	sxth	r2, r3
 8005570:	4b2b      	ldr	r3, [pc, #172]	@ (8005620 <readSensorsTask+0x180>)
 8005572:	801a      	strh	r2, [r3, #0]
		velocity_BA = (int16_T) roundf(encoder_BA.velocity);
 8005574:	4b23      	ldr	r3, [pc, #140]	@ (8005604 <readSensorsTask+0x164>)
 8005576:	edd3 7a06 	vldr	s15, [r3, #24]
 800557a:	eeb0 0a67 	vmov.f32	s0, s15
 800557e:	f012 f8b1 	bl	80176e4 <roundf>
 8005582:	eef0 7a40 	vmov.f32	s15, s0
 8005586:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800558a:	ee17 3a90 	vmov	r3, s15
 800558e:	b21a      	sxth	r2, r3
 8005590:	4b24      	ldr	r3, [pc, #144]	@ (8005624 <readSensorsTask+0x184>)
 8005592:	801a      	strh	r2, [r3, #0]
		velocity_BB = (int16_T) roundf(encoder_BB.velocity);
 8005594:	4b1c      	ldr	r3, [pc, #112]	@ (8005608 <readSensorsTask+0x168>)
 8005596:	edd3 7a06 	vldr	s15, [r3, #24]
 800559a:	eeb0 0a67 	vmov.f32	s0, s15
 800559e:	f012 f8a1 	bl	80176e4 <roundf>
 80055a2:	eef0 7a40 	vmov.f32	s15, s0
 80055a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055aa:	ee17 3a90 	vmov	r3, s15
 80055ae:	b21a      	sxth	r2, r3
 80055b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005628 <readSensorsTask+0x188>)
 80055b2:	801a      	strh	r2, [r3, #0]

		taskENTER_CRITICAL();
 80055b4:	f00f f828 	bl	8014608 <vPortEnterCritical>

		Board1_U.temperature = temperature;
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	4a1c      	ldr	r2, [pc, #112]	@ (800562c <readSensorsTask+0x18c>)
 80055bc:	6013      	str	r3, [r2, #0]
		Board1_U.battery_voltage = battery_voltage;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	4a1a      	ldr	r2, [pc, #104]	@ (800562c <readSensorsTask+0x18c>)
 80055c2:	6053      	str	r3, [r2, #4]
		Board1_U.velocity_FA = velocity_FA;
 80055c4:	4b15      	ldr	r3, [pc, #84]	@ (800561c <readSensorsTask+0x17c>)
 80055c6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80055ca:	4b18      	ldr	r3, [pc, #96]	@ (800562c <readSensorsTask+0x18c>)
 80055cc:	819a      	strh	r2, [r3, #12]
		Board1_U.velocity_FB = velocity_FB;
 80055ce:	4b14      	ldr	r3, [pc, #80]	@ (8005620 <readSensorsTask+0x180>)
 80055d0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80055d4:	4b15      	ldr	r3, [pc, #84]	@ (800562c <readSensorsTask+0x18c>)
 80055d6:	81da      	strh	r2, [r3, #14]
		Board1_U.velocity_BA = velocity_BA;
 80055d8:	4b12      	ldr	r3, [pc, #72]	@ (8005624 <readSensorsTask+0x184>)
 80055da:	f9b3 2000 	ldrsh.w	r2, [r3]
 80055de:	4b13      	ldr	r3, [pc, #76]	@ (800562c <readSensorsTask+0x18c>)
 80055e0:	811a      	strh	r2, [r3, #8]
		Board1_U.velocity_BB = velocity_BB;
 80055e2:	4b11      	ldr	r3, [pc, #68]	@ (8005628 <readSensorsTask+0x188>)
 80055e4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80055e8:	4b10      	ldr	r3, [pc, #64]	@ (800562c <readSensorsTask+0x18c>)
 80055ea:	815a      	strh	r2, [r3, #10]

		taskEXIT_CRITICAL();
 80055ec:	f00f f83e 	bl	801466c <vPortExitCritical>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_READ_SENSORS);
 80055f0:	2102      	movs	r1, #2
 80055f2:	480f      	ldr	r0, [pc, #60]	@ (8005630 <readSensorsTask+0x190>)
 80055f4:	f001 f933 	bl	800685e <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 80055f8:	e75c      	b.n	80054b4 <readSensorsTask+0x14>
 80055fa:	bf00      	nop
 80055fc:	20000438 	.word	0x20000438
 8005600:	20000454 	.word	0x20000454
 8005604:	20000470 	.word	0x20000470
 8005608:	2000048c 	.word	0x2000048c
 800560c:	20000518 	.word	0x20000518
 8005610:	20000548 	.word	0x20000548
 8005614:	20000430 	.word	0x20000430
 8005618:	20000434 	.word	0x20000434
 800561c:	20000578 	.word	0x20000578
 8005620:	2000057a 	.word	0x2000057a
 8005624:	2000057c 	.word	0x2000057c
 8005628:	2000057e 	.word	0x2000057e
 800562c:	2000038c 	.word	0x2000038c
 8005630:	20000420 	.word	0x20000420

08005634 <pidTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pidTask */
void pidTask(void *argument)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b08a      	sub	sp, #40	@ 0x28
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pidTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 800563c:	f00d fe34 	bl	80132a8 <xTaskGetTickCount>
 8005640:	4603      	mov	r3, r0
 8005642:	60fb      	str	r3, [r7, #12]
	const TickType_t xFrequency = pdMS_TO_TICKS(PID_PERIOD);
 8005644:	2305      	movs	r3, #5
 8005646:	627b      	str	r3, [r7, #36]	@ 0x24
	real32_T rif_FA = 0, rif_FB = 0, rif_BA = 0, rif_BB = 0;
 8005648:	f04f 0300 	mov.w	r3, #0
 800564c:	623b      	str	r3, [r7, #32]
 800564e:	f04f 0300 	mov.w	r3, #0
 8005652:	61fb      	str	r3, [r7, #28]
 8005654:	f04f 0300 	mov.w	r3, #0
 8005658:	61bb      	str	r3, [r7, #24]
 800565a:	f04f 0300 	mov.w	r3, #0
 800565e:	617b      	str	r3, [r7, #20]
	static real32_T rif_BA_r = 0;
	static real32_T rif_BB_r = 0;

	for (;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005660:	f107 030c 	add.w	r3, r7, #12
 8005664:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005666:	4618      	mov	r0, r3
 8005668:	f00d fc82 	bl	8012f70 <vTaskDelayUntil>
		//debug_pid++;
		taskENTER_CRITICAL();
 800566c:	f00e ffcc 	bl	8014608 <vPortEnterCritical>

		rif_FA = Board1_Y.output.rif_FA;
 8005670:	4b78      	ldr	r3, [pc, #480]	@ (8005854 <pidTask+0x220>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	623b      	str	r3, [r7, #32]
		rif_FB = Board1_Y.output.rif_FB;
 8005676:	4b77      	ldr	r3, [pc, #476]	@ (8005854 <pidTask+0x220>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	61fb      	str	r3, [r7, #28]
		rif_BA = Board1_Y.output.rif_BA;
 800567c:	4b75      	ldr	r3, [pc, #468]	@ (8005854 <pidTask+0x220>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	61bb      	str	r3, [r7, #24]
		rif_BB = Board1_Y.output.rif_BB;
 8005682:	4b74      	ldr	r3, [pc, #464]	@ (8005854 <pidTask+0x220>)
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	617b      	str	r3, [r7, #20]
		braking_mode = Board1_Y.output.brk_mode;
 8005688:	4b72      	ldr	r3, [pc, #456]	@ (8005854 <pidTask+0x220>)
 800568a:	7c1b      	ldrb	r3, [r3, #16]
 800568c:	74fb      	strb	r3, [r7, #19]
		rover_mode = Board1_Y.output.mode;
 800568e:	4b71      	ldr	r3, [pc, #452]	@ (8005854 <pidTask+0x220>)
 8005690:	7d5b      	ldrb	r3, [r3, #21]
 8005692:	74bb      	strb	r3, [r7, #18]

	    taskEXIT_CRITICAL();
 8005694:	f00e ffea 	bl	801466c <vPortExitCritical>

	    if (encoder_readRPM(&encoder_FA_pid) != ENCODER_OK) {
 8005698:	486f      	ldr	r0, [pc, #444]	@ (8005858 <pidTask+0x224>)
 800569a:	f001 f997 	bl	80069cc <encoder_readRPM>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d001      	beq.n	80056a8 <pidTask+0x74>
	        Error_Handler();
 80056a4:	f002 fd60 	bl	8008168 <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_FB_pid) != ENCODER_OK) {
 80056a8:	486c      	ldr	r0, [pc, #432]	@ (800585c <pidTask+0x228>)
 80056aa:	f001 f98f 	bl	80069cc <encoder_readRPM>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <pidTask+0x84>
	        Error_Handler();
 80056b4:	f002 fd58 	bl	8008168 <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_BA_pid) != ENCODER_OK) {
 80056b8:	4869      	ldr	r0, [pc, #420]	@ (8005860 <pidTask+0x22c>)
 80056ba:	f001 f987 	bl	80069cc <encoder_readRPM>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d001      	beq.n	80056c8 <pidTask+0x94>
	        Error_Handler();
 80056c4:	f002 fd50 	bl	8008168 <Error_Handler>
	    }

	    if (encoder_readRPM(&encoder_BB_pid) != ENCODER_OK) {
 80056c8:	4866      	ldr	r0, [pc, #408]	@ (8005864 <pidTask+0x230>)
 80056ca:	f001 f97f 	bl	80069cc <encoder_readRPM>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d001      	beq.n	80056d8 <pidTask+0xa4>
	        Error_Handler();
 80056d4:	f002 fd48 	bl	8008168 <Error_Handler>
	    }


	    switch (rover_mode)
 80056d8:	7cbb      	ldrb	r3, [r7, #18]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d002      	beq.n	80056e4 <pidTask+0xb0>
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d004      	beq.n	80056ec <pidTask+0xb8>
 80056e2:	e008      	b.n	80056f6 <pidTask+0xc2>
	    {
	        case SPORT:
	            ramp_step = RAMP_STEP_SPORT;
 80056e4:	4b60      	ldr	r3, [pc, #384]	@ (8005868 <pidTask+0x234>)
 80056e6:	4a61      	ldr	r2, [pc, #388]	@ (800586c <pidTask+0x238>)
 80056e8:	601a      	str	r2, [r3, #0]
	            break;
 80056ea:	e008      	b.n	80056fe <pidTask+0xca>

	        case ECO:
	        	ramp_step = RAMP_STEP_ECO;
 80056ec:	4b5e      	ldr	r3, [pc, #376]	@ (8005868 <pidTask+0x234>)
 80056ee:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 80056f2:	601a      	str	r2, [r3, #0]
	            break;
 80056f4:	e003      	b.n	80056fe <pidTask+0xca>

	        default:
	            ramp_step = RAMP_STEP_DEFAULT;
 80056f6:	4b5c      	ldr	r3, [pc, #368]	@ (8005868 <pidTask+0x234>)
 80056f8:	4a5d      	ldr	r2, [pc, #372]	@ (8005870 <pidTask+0x23c>)
 80056fa:	601a      	str	r2, [r3, #0]
	            break;
 80056fc:	bf00      	nop
	    }


	    if (braking_mode == EMERGENCY &&
 80056fe:	7cfb      	ldrb	r3, [r7, #19]
 8005700:	2b02      	cmp	r3, #2
 8005702:	d128      	bne.n	8005756 <pidTask+0x122>
 8005704:	edd7 7a08 	vldr	s15, [r7, #32]
 8005708:	eef5 7a40 	vcmp.f32	s15, #0.0
 800570c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005710:	d121      	bne.n	8005756 <pidTask+0x122>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 8005712:	edd7 7a07 	vldr	s15, [r7, #28]
 8005716:	eef5 7a40 	vcmp.f32	s15, #0.0
 800571a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800571e:	d11a      	bne.n	8005756 <pidTask+0x122>
 8005720:	edd7 7a06 	vldr	s15, [r7, #24]
 8005724:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800572c:	d113      	bne.n	8005756 <pidTask+0x122>
 800572e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005732:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800573a:	d10c      	bne.n	8005756 <pidTask+0x122>
	        rif_FA_r = rif_FA;
 800573c:	4a4d      	ldr	r2, [pc, #308]	@ (8005874 <pidTask+0x240>)
 800573e:	6a3b      	ldr	r3, [r7, #32]
 8005740:	6013      	str	r3, [r2, #0]
	        rif_FB_r = rif_FB;
 8005742:	4a4d      	ldr	r2, [pc, #308]	@ (8005878 <pidTask+0x244>)
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	6013      	str	r3, [r2, #0]
	        rif_BA_r = rif_BA;
 8005748:	4a4c      	ldr	r2, [pc, #304]	@ (800587c <pidTask+0x248>)
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	6013      	str	r3, [r2, #0]
	        rif_BB_r = rif_BB;
 800574e:	4a4c      	ldr	r2, [pc, #304]	@ (8005880 <pidTask+0x24c>)
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	6013      	str	r3, [r2, #0]
 8005754:	e0e2      	b.n	800591c <pidTask+0x2e8>
	    }
	    else if (braking_mode == NORMAL &&
 8005756:	7cfb      	ldrb	r3, [r7, #19]
 8005758:	2b01      	cmp	r3, #1
 800575a:	f040 8093 	bne.w	8005884 <pidTask+0x250>
 800575e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005762:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800576a:	f040 808b 	bne.w	8005884 <pidTask+0x250>
	        (rif_FA == 0 && rif_FB == 0 && rif_BA == 0 && rif_BB == 0)) {
 800576e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005772:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800577a:	f040 8083 	bne.w	8005884 <pidTask+0x250>
 800577e:	edd7 7a06 	vldr	s15, [r7, #24]
 8005782:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800578a:	d17b      	bne.n	8005884 <pidTask+0x250>
 800578c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005790:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005798:	d174      	bne.n	8005884 <pidTask+0x250>
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step * NORMAL_BRK_COEFF);
 800579a:	4b36      	ldr	r3, [pc, #216]	@ (8005874 <pidTask+0x240>)
 800579c:	ed93 7a00 	vldr	s14, [r3]
 80057a0:	4b31      	ldr	r3, [pc, #196]	@ (8005868 <pidTask+0x234>)
 80057a2:	edd3 7a00 	vldr	s15, [r3]
 80057a6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80057aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80057ae:	eeb0 1a67 	vmov.f32	s2, s15
 80057b2:	edd7 0a08 	vldr	s1, [r7, #32]
 80057b6:	eeb0 0a47 	vmov.f32	s0, s14
 80057ba:	f004 f841 	bl	8009840 <ramp>
 80057be:	eef0 7a40 	vmov.f32	s15, s0
 80057c2:	4b2c      	ldr	r3, [pc, #176]	@ (8005874 <pidTask+0x240>)
 80057c4:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step * NORMAL_BRK_COEFF);
 80057c8:	4b2b      	ldr	r3, [pc, #172]	@ (8005878 <pidTask+0x244>)
 80057ca:	ed93 7a00 	vldr	s14, [r3]
 80057ce:	4b26      	ldr	r3, [pc, #152]	@ (8005868 <pidTask+0x234>)
 80057d0:	edd3 7a00 	vldr	s15, [r3]
 80057d4:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80057d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80057dc:	eeb0 1a67 	vmov.f32	s2, s15
 80057e0:	edd7 0a07 	vldr	s1, [r7, #28]
 80057e4:	eeb0 0a47 	vmov.f32	s0, s14
 80057e8:	f004 f82a 	bl	8009840 <ramp>
 80057ec:	eef0 7a40 	vmov.f32	s15, s0
 80057f0:	4b21      	ldr	r3, [pc, #132]	@ (8005878 <pidTask+0x244>)
 80057f2:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step * NORMAL_BRK_COEFF);
 80057f6:	4b21      	ldr	r3, [pc, #132]	@ (800587c <pidTask+0x248>)
 80057f8:	ed93 7a00 	vldr	s14, [r3]
 80057fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005868 <pidTask+0x234>)
 80057fe:	edd3 7a00 	vldr	s15, [r3]
 8005802:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005806:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800580a:	eeb0 1a67 	vmov.f32	s2, s15
 800580e:	edd7 0a06 	vldr	s1, [r7, #24]
 8005812:	eeb0 0a47 	vmov.f32	s0, s14
 8005816:	f004 f813 	bl	8009840 <ramp>
 800581a:	eef0 7a40 	vmov.f32	s15, s0
 800581e:	4b17      	ldr	r3, [pc, #92]	@ (800587c <pidTask+0x248>)
 8005820:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step * NORMAL_BRK_COEFF);
 8005824:	4b16      	ldr	r3, [pc, #88]	@ (8005880 <pidTask+0x24c>)
 8005826:	ed93 7a00 	vldr	s14, [r3]
 800582a:	4b0f      	ldr	r3, [pc, #60]	@ (8005868 <pidTask+0x234>)
 800582c:	edd3 7a00 	vldr	s15, [r3]
 8005830:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005834:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005838:	eeb0 1a67 	vmov.f32	s2, s15
 800583c:	edd7 0a05 	vldr	s1, [r7, #20]
 8005840:	eeb0 0a47 	vmov.f32	s0, s14
 8005844:	f003 fffc 	bl	8009840 <ramp>
 8005848:	eef0 7a40 	vmov.f32	s15, s0
 800584c:	4b0c      	ldr	r3, [pc, #48]	@ (8005880 <pidTask+0x24c>)
 800584e:	edc3 7a00 	vstr	s15, [r3]
 8005852:	e063      	b.n	800591c <pidTask+0x2e8>
 8005854:	2000039c 	.word	0x2000039c
 8005858:	200004a8 	.word	0x200004a8
 800585c:	200004c4 	.word	0x200004c4
 8005860:	200004e0 	.word	0x200004e0
 8005864:	200004fc 	.word	0x200004fc
 8005868:	200006a8 	.word	0x200006a8
 800586c:	40a00000 	.word	0x40a00000
 8005870:	40400000 	.word	0x40400000
 8005874:	20001db0 	.word	0x20001db0
 8005878:	20001db4 	.word	0x20001db4
 800587c:	20001db8 	.word	0x20001db8
 8005880:	20001dbc 	.word	0x20001dbc
	    }
	    else {
	        rif_FA_r = ramp(rif_FA_r, rif_FA, ramp_step);
 8005884:	4bc0      	ldr	r3, [pc, #768]	@ (8005b88 <pidTask+0x554>)
 8005886:	edd3 7a00 	vldr	s15, [r3]
 800588a:	4bc0      	ldr	r3, [pc, #768]	@ (8005b8c <pidTask+0x558>)
 800588c:	ed93 7a00 	vldr	s14, [r3]
 8005890:	eeb0 1a47 	vmov.f32	s2, s14
 8005894:	edd7 0a08 	vldr	s1, [r7, #32]
 8005898:	eeb0 0a67 	vmov.f32	s0, s15
 800589c:	f003 ffd0 	bl	8009840 <ramp>
 80058a0:	eef0 7a40 	vmov.f32	s15, s0
 80058a4:	4bb8      	ldr	r3, [pc, #736]	@ (8005b88 <pidTask+0x554>)
 80058a6:	edc3 7a00 	vstr	s15, [r3]
	        rif_FB_r = ramp(rif_FB_r, rif_FB, ramp_step);
 80058aa:	4bb9      	ldr	r3, [pc, #740]	@ (8005b90 <pidTask+0x55c>)
 80058ac:	edd3 7a00 	vldr	s15, [r3]
 80058b0:	4bb6      	ldr	r3, [pc, #728]	@ (8005b8c <pidTask+0x558>)
 80058b2:	ed93 7a00 	vldr	s14, [r3]
 80058b6:	eeb0 1a47 	vmov.f32	s2, s14
 80058ba:	edd7 0a07 	vldr	s1, [r7, #28]
 80058be:	eeb0 0a67 	vmov.f32	s0, s15
 80058c2:	f003 ffbd 	bl	8009840 <ramp>
 80058c6:	eef0 7a40 	vmov.f32	s15, s0
 80058ca:	4bb1      	ldr	r3, [pc, #708]	@ (8005b90 <pidTask+0x55c>)
 80058cc:	edc3 7a00 	vstr	s15, [r3]
	        rif_BA_r = ramp(rif_BA_r, rif_BA, ramp_step);
 80058d0:	4bb0      	ldr	r3, [pc, #704]	@ (8005b94 <pidTask+0x560>)
 80058d2:	edd3 7a00 	vldr	s15, [r3]
 80058d6:	4bad      	ldr	r3, [pc, #692]	@ (8005b8c <pidTask+0x558>)
 80058d8:	ed93 7a00 	vldr	s14, [r3]
 80058dc:	eeb0 1a47 	vmov.f32	s2, s14
 80058e0:	edd7 0a06 	vldr	s1, [r7, #24]
 80058e4:	eeb0 0a67 	vmov.f32	s0, s15
 80058e8:	f003 ffaa 	bl	8009840 <ramp>
 80058ec:	eef0 7a40 	vmov.f32	s15, s0
 80058f0:	4ba8      	ldr	r3, [pc, #672]	@ (8005b94 <pidTask+0x560>)
 80058f2:	edc3 7a00 	vstr	s15, [r3]
	        rif_BB_r = ramp(rif_BB_r, rif_BB, ramp_step);
 80058f6:	4ba8      	ldr	r3, [pc, #672]	@ (8005b98 <pidTask+0x564>)
 80058f8:	edd3 7a00 	vldr	s15, [r3]
 80058fc:	4ba3      	ldr	r3, [pc, #652]	@ (8005b8c <pidTask+0x558>)
 80058fe:	ed93 7a00 	vldr	s14, [r3]
 8005902:	eeb0 1a47 	vmov.f32	s2, s14
 8005906:	edd7 0a05 	vldr	s1, [r7, #20]
 800590a:	eeb0 0a67 	vmov.f32	s0, s15
 800590e:	f003 ff97 	bl	8009840 <ramp>
 8005912:	eef0 7a40 	vmov.f32	s15, s0
 8005916:	4ba0      	ldr	r3, [pc, #640]	@ (8005b98 <pidTask+0x564>)
 8005918:	edc3 7a00 	vstr	s15, [r3]
	    }

	    if (PID_compute(&pid_FA, rif_FA_r, encoder_FA_pid.velocity, &control_FA) != PID_OK) {
 800591c:	4b9a      	ldr	r3, [pc, #616]	@ (8005b88 <pidTask+0x554>)
 800591e:	edd3 7a00 	vldr	s15, [r3]
 8005922:	4b9e      	ldr	r3, [pc, #632]	@ (8005b9c <pidTask+0x568>)
 8005924:	ed93 7a06 	vldr	s14, [r3, #24]
 8005928:	499d      	ldr	r1, [pc, #628]	@ (8005ba0 <pidTask+0x56c>)
 800592a:	eef0 0a47 	vmov.f32	s1, s14
 800592e:	eeb0 0a67 	vmov.f32	s0, s15
 8005932:	489c      	ldr	r0, [pc, #624]	@ (8005ba4 <pidTask+0x570>)
 8005934:	f002 fd6a 	bl	800840c <PID_compute>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <pidTask+0x30e>
			Error_Handler();
 800593e:	f002 fc13 	bl	8008168 <Error_Handler>
		}
		out_FA = abs(round(control_FA * MOTOR_MAX_DUTY / U_MAX));
 8005942:	4b97      	ldr	r3, [pc, #604]	@ (8005ba0 <pidTask+0x56c>)
 8005944:	edd3 7a00 	vldr	s15, [r3]
 8005948:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8005ba8 <pidTask+0x574>
 800594c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005950:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8005954:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005958:	ee16 0a90 	vmov	r0, s13
 800595c:	f7fa fe1c 	bl	8000598 <__aeabi_f2d>
 8005960:	4602      	mov	r2, r0
 8005962:	460b      	mov	r3, r1
 8005964:	ec43 2b10 	vmov	d0, r2, r3
 8005968:	f011 fe76 	bl	8017658 <round>
 800596c:	ec53 2b10 	vmov	r2, r3, d0
 8005970:	4610      	mov	r0, r2
 8005972:	4619      	mov	r1, r3
 8005974:	f7fb f918 	bl	8000ba8 <__aeabi_d2iz>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	bfb8      	it	lt
 800597e:	425b      	neglt	r3, r3
 8005980:	b2da      	uxtb	r2, r3
 8005982:	4b8a      	ldr	r3, [pc, #552]	@ (8005bac <pidTask+0x578>)
 8005984:	701a      	strb	r2, [r3, #0]

		if (PID_compute(&pid_FB, rif_FB_r, encoder_FB_pid.velocity, &control_FB) != PID_OK) {
 8005986:	4b82      	ldr	r3, [pc, #520]	@ (8005b90 <pidTask+0x55c>)
 8005988:	edd3 7a00 	vldr	s15, [r3]
 800598c:	4b88      	ldr	r3, [pc, #544]	@ (8005bb0 <pidTask+0x57c>)
 800598e:	ed93 7a06 	vldr	s14, [r3, #24]
 8005992:	4988      	ldr	r1, [pc, #544]	@ (8005bb4 <pidTask+0x580>)
 8005994:	eef0 0a47 	vmov.f32	s1, s14
 8005998:	eeb0 0a67 	vmov.f32	s0, s15
 800599c:	4886      	ldr	r0, [pc, #536]	@ (8005bb8 <pidTask+0x584>)
 800599e:	f002 fd35 	bl	800840c <PID_compute>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <pidTask+0x378>
			Error_Handler();
 80059a8:	f002 fbde 	bl	8008168 <Error_Handler>
		}
		out_FB = abs(round(control_FB * MOTOR_MAX_DUTY / U_MAX));
 80059ac:	4b81      	ldr	r3, [pc, #516]	@ (8005bb4 <pidTask+0x580>)
 80059ae:	edd3 7a00 	vldr	s15, [r3]
 80059b2:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8005ba8 <pidTask+0x574>
 80059b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059ba:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80059be:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80059c2:	ee16 0a90 	vmov	r0, s13
 80059c6:	f7fa fde7 	bl	8000598 <__aeabi_f2d>
 80059ca:	4602      	mov	r2, r0
 80059cc:	460b      	mov	r3, r1
 80059ce:	ec43 2b10 	vmov	d0, r2, r3
 80059d2:	f011 fe41 	bl	8017658 <round>
 80059d6:	ec53 2b10 	vmov	r2, r3, d0
 80059da:	4610      	mov	r0, r2
 80059dc:	4619      	mov	r1, r3
 80059de:	f7fb f8e3 	bl	8000ba8 <__aeabi_d2iz>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	bfb8      	it	lt
 80059e8:	425b      	neglt	r3, r3
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	4b73      	ldr	r3, [pc, #460]	@ (8005bbc <pidTask+0x588>)
 80059ee:	701a      	strb	r2, [r3, #0]

		if (PID_compute(&pid_BA, rif_BA_r, encoder_BA_pid.velocity, &control_BA) != PID_OK) {
 80059f0:	4b68      	ldr	r3, [pc, #416]	@ (8005b94 <pidTask+0x560>)
 80059f2:	edd3 7a00 	vldr	s15, [r3]
 80059f6:	4b72      	ldr	r3, [pc, #456]	@ (8005bc0 <pidTask+0x58c>)
 80059f8:	ed93 7a06 	vldr	s14, [r3, #24]
 80059fc:	4971      	ldr	r1, [pc, #452]	@ (8005bc4 <pidTask+0x590>)
 80059fe:	eef0 0a47 	vmov.f32	s1, s14
 8005a02:	eeb0 0a67 	vmov.f32	s0, s15
 8005a06:	4870      	ldr	r0, [pc, #448]	@ (8005bc8 <pidTask+0x594>)
 8005a08:	f002 fd00 	bl	800840c <PID_compute>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d001      	beq.n	8005a16 <pidTask+0x3e2>
			Error_Handler();
 8005a12:	f002 fba9 	bl	8008168 <Error_Handler>
		}
		out_BA = abs(round(control_BA * MOTOR_MAX_DUTY / U_MAX));
 8005a16:	4b6b      	ldr	r3, [pc, #428]	@ (8005bc4 <pidTask+0x590>)
 8005a18:	edd3 7a00 	vldr	s15, [r3]
 8005a1c:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8005ba8 <pidTask+0x574>
 8005a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a24:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8005a28:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005a2c:	ee16 0a90 	vmov	r0, s13
 8005a30:	f7fa fdb2 	bl	8000598 <__aeabi_f2d>
 8005a34:	4602      	mov	r2, r0
 8005a36:	460b      	mov	r3, r1
 8005a38:	ec43 2b10 	vmov	d0, r2, r3
 8005a3c:	f011 fe0c 	bl	8017658 <round>
 8005a40:	ec53 2b10 	vmov	r2, r3, d0
 8005a44:	4610      	mov	r0, r2
 8005a46:	4619      	mov	r1, r3
 8005a48:	f7fb f8ae 	bl	8000ba8 <__aeabi_d2iz>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	bfb8      	it	lt
 8005a52:	425b      	neglt	r3, r3
 8005a54:	b2da      	uxtb	r2, r3
 8005a56:	4b5d      	ldr	r3, [pc, #372]	@ (8005bcc <pidTask+0x598>)
 8005a58:	701a      	strb	r2, [r3, #0]

		if (PID_compute(&pid_BB, rif_BB_r, encoder_BB_pid.velocity, &control_BB) != PID_OK) {
 8005a5a:	4b4f      	ldr	r3, [pc, #316]	@ (8005b98 <pidTask+0x564>)
 8005a5c:	edd3 7a00 	vldr	s15, [r3]
 8005a60:	4b5b      	ldr	r3, [pc, #364]	@ (8005bd0 <pidTask+0x59c>)
 8005a62:	ed93 7a06 	vldr	s14, [r3, #24]
 8005a66:	495b      	ldr	r1, [pc, #364]	@ (8005bd4 <pidTask+0x5a0>)
 8005a68:	eef0 0a47 	vmov.f32	s1, s14
 8005a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8005a70:	4859      	ldr	r0, [pc, #356]	@ (8005bd8 <pidTask+0x5a4>)
 8005a72:	f002 fccb 	bl	800840c <PID_compute>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <pidTask+0x44c>
			Error_Handler();
 8005a7c:	f002 fb74 	bl	8008168 <Error_Handler>
		}
		out_BB = abs(round(control_BB * MOTOR_MAX_DUTY / U_MAX));
 8005a80:	4b54      	ldr	r3, [pc, #336]	@ (8005bd4 <pidTask+0x5a0>)
 8005a82:	edd3 7a00 	vldr	s15, [r3]
 8005a86:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8005ba8 <pidTask+0x574>
 8005a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a8e:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8005a92:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005a96:	ee16 0a90 	vmov	r0, s13
 8005a9a:	f7fa fd7d 	bl	8000598 <__aeabi_f2d>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	ec43 2b10 	vmov	d0, r2, r3
 8005aa6:	f011 fdd7 	bl	8017658 <round>
 8005aaa:	ec53 2b10 	vmov	r2, r3, d0
 8005aae:	4610      	mov	r0, r2
 8005ab0:	4619      	mov	r1, r3
 8005ab2:	f7fb f879 	bl	8000ba8 <__aeabi_d2iz>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	bfb8      	it	lt
 8005abc:	425b      	neglt	r3, r3
 8005abe:	b2da      	uxtb	r2, r3
 8005ac0:	4b46      	ldr	r3, [pc, #280]	@ (8005bdc <pidTask+0x5a8>)
 8005ac2:	701a      	strb	r2, [r3, #0]
	        Error_Handler();
	    }
	    out_BB = abs(round(control_BB * MOTOR_MAX_DUTY / U_MAX));
	    */

	    if (motor_set(&motor_FA, out_FA, (control_FA > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005ac4:	4b39      	ldr	r3, [pc, #228]	@ (8005bac <pidTask+0x578>)
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	4a35      	ldr	r2, [pc, #212]	@ (8005ba0 <pidTask+0x56c>)
 8005aca:	edd2 7a00 	vldr	s15, [r2]
 8005ace:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ad6:	dd01      	ble.n	8005adc <pidTask+0x4a8>
 8005ad8:	2201      	movs	r2, #1
 8005ada:	e001      	b.n	8005ae0 <pidTask+0x4ac>
 8005adc:	f04f 32ff 	mov.w	r2, #4294967295
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	483f      	ldr	r0, [pc, #252]	@ (8005be0 <pidTask+0x5ac>)
 8005ae4:	f002 fc2e 	bl	8008344 <motor_set>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d001      	beq.n	8005af2 <pidTask+0x4be>
	        Error_Handler();
 8005aee:	f002 fb3b 	bl	8008168 <Error_Handler>
	    }

	    if (motor_set(&motor_FB, out_FB, (control_FB > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005af2:	4b32      	ldr	r3, [pc, #200]	@ (8005bbc <pidTask+0x588>)
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	4a2f      	ldr	r2, [pc, #188]	@ (8005bb4 <pidTask+0x580>)
 8005af8:	edd2 7a00 	vldr	s15, [r2]
 8005afc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b04:	dd01      	ble.n	8005b0a <pidTask+0x4d6>
 8005b06:	2201      	movs	r2, #1
 8005b08:	e001      	b.n	8005b0e <pidTask+0x4da>
 8005b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005b0e:	4619      	mov	r1, r3
 8005b10:	4834      	ldr	r0, [pc, #208]	@ (8005be4 <pidTask+0x5b0>)
 8005b12:	f002 fc17 	bl	8008344 <motor_set>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <pidTask+0x4ec>
	        Error_Handler();
 8005b1c:	f002 fb24 	bl	8008168 <Error_Handler>
	    }

	    if (motor_set(&motor_BA, out_BA, (control_BA > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005b20:	4b2a      	ldr	r3, [pc, #168]	@ (8005bcc <pidTask+0x598>)
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	4a27      	ldr	r2, [pc, #156]	@ (8005bc4 <pidTask+0x590>)
 8005b26:	edd2 7a00 	vldr	s15, [r2]
 8005b2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b32:	dd01      	ble.n	8005b38 <pidTask+0x504>
 8005b34:	2201      	movs	r2, #1
 8005b36:	e001      	b.n	8005b3c <pidTask+0x508>
 8005b38:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	482a      	ldr	r0, [pc, #168]	@ (8005be8 <pidTask+0x5b4>)
 8005b40:	f002 fc00 	bl	8008344 <motor_set>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <pidTask+0x51a>
	        Error_Handler();
 8005b4a:	f002 fb0d 	bl	8008168 <Error_Handler>
	    }

	    if (motor_set(&motor_BB, out_BB, (control_BB > 0) ? CLOCKWISE : COUNTERCLOCKWISE) != MOTOR_OK) {
 8005b4e:	4b23      	ldr	r3, [pc, #140]	@ (8005bdc <pidTask+0x5a8>)
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	4a20      	ldr	r2, [pc, #128]	@ (8005bd4 <pidTask+0x5a0>)
 8005b54:	edd2 7a00 	vldr	s15, [r2]
 8005b58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b60:	dd01      	ble.n	8005b66 <pidTask+0x532>
 8005b62:	2201      	movs	r2, #1
 8005b64:	e001      	b.n	8005b6a <pidTask+0x536>
 8005b66:	f04f 32ff 	mov.w	r2, #4294967295
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	481f      	ldr	r0, [pc, #124]	@ (8005bec <pidTask+0x5b8>)
 8005b6e:	f002 fbe9 	bl	8008344 <motor_set>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d001      	beq.n	8005b7c <pidTask+0x548>
	        Error_Handler();
 8005b78:	f002 faf6 	bl	8008168 <Error_Handler>
	    }


		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_PID);
 8005b7c:	2104      	movs	r1, #4
 8005b7e:	481c      	ldr	r0, [pc, #112]	@ (8005bf0 <pidTask+0x5bc>)
 8005b80:	f000 fe6d 	bl	800685e <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005b84:	e56c      	b.n	8005660 <pidTask+0x2c>
 8005b86:	bf00      	nop
 8005b88:	20001db0 	.word	0x20001db0
 8005b8c:	200006a8 	.word	0x200006a8
 8005b90:	20001db4 	.word	0x20001db4
 8005b94:	20001db8 	.word	0x20001db8
 8005b98:	20001dbc 	.word	0x20001dbc
 8005b9c:	200004a8 	.word	0x200004a8
 8005ba0:	200005cc 	.word	0x200005cc
 8005ba4:	200005d4 	.word	0x200005d4
 8005ba8:	42c80000 	.word	0x42c80000
 8005bac:	200005d3 	.word	0x200005d3
 8005bb0:	200004c4 	.word	0x200004c4
 8005bb4:	200005c8 	.word	0x200005c8
 8005bb8:	200005f4 	.word	0x200005f4
 8005bbc:	200005d2 	.word	0x200005d2
 8005bc0:	200004e0 	.word	0x200004e0
 8005bc4:	200005c4 	.word	0x200005c4
 8005bc8:	20000614 	.word	0x20000614
 8005bcc:	200005d1 	.word	0x200005d1
 8005bd0:	200004fc 	.word	0x200004fc
 8005bd4:	200005c0 	.word	0x200005c0
 8005bd8:	20000634 	.word	0x20000634
 8005bdc:	200005d0 	.word	0x200005d0
 8005be0:	20000580 	.word	0x20000580
 8005be4:	20000590 	.word	0x20000590
 8005be8:	200005a0 	.word	0x200005a0
 8005bec:	200005b0 	.word	0x200005b0
 8005bf0:	20000420 	.word	0x20000420

08005bf4 <lightsTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_lightsTask */
void lightsTask(void *argument)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN lightsTask */
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8005bfc:	f00d fb54 	bl	80132a8 <xTaskGetTickCount>
 8005c00:	4603      	mov	r3, r0
 8005c02:	60bb      	str	r3, [r7, #8]
	const TickType_t xFrequency = pdMS_TO_TICKS(LIGHTS_PERIOD);
 8005c04:	2332      	movs	r3, #50	@ 0x32
 8005c06:	60fb      	str	r3, [r7, #12]

	for(;;)
	{
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005c08:	f107 0308 	add.w	r3, r7, #8
 8005c0c:	68f9      	ldr	r1, [r7, #12]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f00d f9ae 	bl	8012f70 <vTaskDelayUntil>

		taskENTER_CRITICAL();
 8005c14:	f00e fcf8 	bl	8014608 <vPortEnterCritical>

		led_FA = Board1_Y.output.led_A;
 8005c18:	4b17      	ldr	r3, [pc, #92]	@ (8005c78 <lightsTask+0x84>)
 8005c1a:	7c5a      	ldrb	r2, [r3, #17]
 8005c1c:	4b17      	ldr	r3, [pc, #92]	@ (8005c7c <lightsTask+0x88>)
 8005c1e:	701a      	strb	r2, [r3, #0]
		led_FB = Board1_Y.output.led_B;
 8005c20:	4b15      	ldr	r3, [pc, #84]	@ (8005c78 <lightsTask+0x84>)
 8005c22:	7c9a      	ldrb	r2, [r3, #18]
 8005c24:	4b16      	ldr	r3, [pc, #88]	@ (8005c80 <lightsTask+0x8c>)
 8005c26:	701a      	strb	r2, [r3, #0]
		rear_led = Board1_Y.output.rear_led;
 8005c28:	4b13      	ldr	r3, [pc, #76]	@ (8005c78 <lightsTask+0x84>)
 8005c2a:	7cda      	ldrb	r2, [r3, #19]
 8005c2c:	4b15      	ldr	r3, [pc, #84]	@ (8005c84 <lightsTask+0x90>)
 8005c2e:	701a      	strb	r2, [r3, #0]
		rear_sign = Board1_Y.output.rear_sign;
 8005c30:	4b11      	ldr	r3, [pc, #68]	@ (8005c78 <lightsTask+0x84>)
 8005c32:	7d1a      	ldrb	r2, [r3, #20]
 8005c34:	4b14      	ldr	r3, [pc, #80]	@ (8005c88 <lightsTask+0x94>)
 8005c36:	701a      	strb	r2, [r3, #0]

		taskEXIT_CRITICAL();
 8005c38:	f00e fd18 	bl	801466c <vPortExitCritical>

		led_step(&ledA, led_FA);
 8005c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8005c7c <lightsTask+0x88>)
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	4619      	mov	r1, r3
 8005c42:	4812      	ldr	r0, [pc, #72]	@ (8005c8c <lightsTask+0x98>)
 8005c44:	f001 f8ce 	bl	8006de4 <led_step>
		led_step(&ledB, led_FB);
 8005c48:	4b0d      	ldr	r3, [pc, #52]	@ (8005c80 <lightsTask+0x8c>)
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	4810      	ldr	r0, [pc, #64]	@ (8005c90 <lightsTask+0x9c>)
 8005c50:	f001 f8c8 	bl	8006de4 <led_step>
		rear_led_step(rear_led);
 8005c54:	4b0b      	ldr	r3, [pc, #44]	@ (8005c84 <lightsTask+0x90>)
 8005c56:	781b      	ldrb	r3, [r3, #0]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f001 fa7b 	bl	8007154 <rear_led_step>
		rear_sign_step(rear_sign);
 8005c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8005c88 <lightsTask+0x94>)
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	4618      	mov	r0, r3
 8005c64:	f001 faee 	bl	8007244 <rear_sign_step>
		led_render();
 8005c68:	f001 ff9e 	bl	8007ba8 <led_render>

		DWD_Notify(&hard_rt_deadline_wd, DWD_FLAG_LIGHT);
 8005c6c:	2108      	movs	r1, #8
 8005c6e:	4809      	ldr	r0, [pc, #36]	@ (8005c94 <lightsTask+0xa0>)
 8005c70:	f000 fdf5 	bl	800685e <DWD_Notify>
		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8005c74:	bf00      	nop
 8005c76:	e7c7      	b.n	8005c08 <lightsTask+0x14>
 8005c78:	2000039c 	.word	0x2000039c
 8005c7c:	200006d4 	.word	0x200006d4
 8005c80:	200006d5 	.word	0x200006d5
 8005c84:	200006d7 	.word	0x200006d7
 8005c88:	200006d6 	.word	0x200006d6
 8005c8c:	200006ac 	.word	0x200006ac
 8005c90:	200006c0 	.word	0x200006c0
 8005c94:	20000420 	.word	0x20000420

08005c98 <executeSupervision>:
  /* USER CODE END lightsTask */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void executeSupervision(){
 8005c98:	b5b0      	push	{r4, r5, r7, lr}
 8005c9a:	af00      	add	r7, sp, #0
	debug_time = HAL_GetTick();
 8005c9c:	f003 fe5e 	bl	800995c <HAL_GetTick>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	4a3b      	ldr	r2, [pc, #236]	@ (8005d90 <executeSupervision+0xf8>)
 8005ca4:	6013      	str	r3, [r2, #0]

	do{
		debug_state = Board1_DW.is_Supervisor;
 8005ca6:	4b3b      	ldr	r3, [pc, #236]	@ (8005d94 <executeSupervision+0xfc>)
 8005ca8:	f893 210d 	ldrb.w	r2, [r3, #269]	@ 0x10d
 8005cac:	4b3a      	ldr	r3, [pc, #232]	@ (8005d98 <executeSupervision+0x100>)
 8005cae:	701a      	strb	r2, [r3, #0]
		debug_state_degraded = Board1_DW.is_Restablish;
 8005cb0:	4b38      	ldr	r3, [pc, #224]	@ (8005d94 <executeSupervision+0xfc>)
 8005cb2:	f893 210b 	ldrb.w	r2, [r3, #267]	@ 0x10b
 8005cb6:	4b39      	ldr	r3, [pc, #228]	@ (8005d9c <executeSupervision+0x104>)
 8005cb8:	701a      	strb	r2, [r3, #0]
		if(degraded == 0)
 8005cba:	4b39      	ldr	r3, [pc, #228]	@ (8005da0 <executeSupervision+0x108>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d104      	bne.n	8005ccc <executeSupervision+0x34>
			state_good = debug_state;
 8005cc2:	4b35      	ldr	r3, [pc, #212]	@ (8005d98 <executeSupervision+0x100>)
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	4b36      	ldr	r3, [pc, #216]	@ (8005da4 <executeSupervision+0x10c>)
 8005cca:	701a      	strb	r2, [r3, #0]
		debug_count_step++;
 8005ccc:	4b36      	ldr	r3, [pc, #216]	@ (8005da8 <executeSupervision+0x110>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	4a35      	ldr	r2, [pc, #212]	@ (8005da8 <executeSupervision+0x110>)
 8005cd4:	6013      	str	r3, [r2, #0]
		Board1_step();
 8005cd6:	f7fe feaf 	bl	8004a38 <Board1_step>

		if(Board1_DW.is_Board_state != Board1_IN_Normal)
 8005cda:	4b2e      	ldr	r3, [pc, #184]	@ (8005d94 <executeSupervision+0xfc>)
 8005cdc:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8005ce0:	2b02      	cmp	r3, #2
 8005ce2:	d004      	beq.n	8005cee <executeSupervision+0x56>
				degraded=degraded+1;
 8005ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8005da0 <executeSupervision+0x108>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	3301      	adds	r3, #1
 8005cea:	4a2d      	ldr	r2, [pc, #180]	@ (8005da0 <executeSupervision+0x108>)
 8005cec:	6013      	str	r3, [r2, #0]

		if(Board1_DW.is_Board_state == Board1_IN_Single_Board)
 8005cee:	4b29      	ldr	r3, [pc, #164]	@ (8005d94 <executeSupervision+0xfc>)
 8005cf0:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8005cf4:	2b03      	cmp	r3, #3
 8005cf6:	d10a      	bne.n	8005d0e <executeSupervision+0x76>
				debug_decision = Board1_DW.decision;
 8005cf8:	4a2c      	ldr	r2, [pc, #176]	@ (8005dac <executeSupervision+0x114>)
 8005cfa:	4b26      	ldr	r3, [pc, #152]	@ (8005d94 <executeSupervision+0xfc>)
 8005cfc:	4615      	mov	r5, r2
 8005cfe:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8005d02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d06:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d0a:	e885 0003 	stmia.w	r5, {r0, r1}

		if(Board1_DW.is_Board_state == Board1_IN_Normal && Board1_DW.retransmitted)
 8005d0e:	4b21      	ldr	r3, [pc, #132]	@ (8005d94 <executeSupervision+0xfc>)
 8005d10:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d107      	bne.n	8005d28 <executeSupervision+0x90>
 8005d18:	4b1e      	ldr	r3, [pc, #120]	@ (8005d94 <executeSupervision+0xfc>)
 8005d1a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d002      	beq.n	8005d28 <executeSupervision+0x90>
			retransmit_seen_in_cycle = true;
 8005d22:	4b23      	ldr	r3, [pc, #140]	@ (8005db0 <executeSupervision+0x118>)
 8005d24:	2201      	movs	r2, #1
 8005d26:	701a      	strb	r2, [r3, #0]
	}
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 8005d28:	4b1a      	ldr	r3, [pc, #104]	@ (8005d94 <executeSupervision+0xfc>)
 8005d2a:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 8005d2e:	2b0a      	cmp	r3, #10
 8005d30:	d00e      	beq.n	8005d50 <executeSupervision+0xb8>
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 8005d32:	4b18      	ldr	r3, [pc, #96]	@ (8005d94 <executeSupervision+0xfc>)
 8005d34:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
	while(Board1_DW.is_Supervisor != Board1_IN_Same_decision &&
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d009      	beq.n	8005d50 <executeSupervision+0xb8>
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 8005d3c:	4b15      	ldr	r3, [pc, #84]	@ (8005d94 <executeSupervision+0xfc>)
 8005d3e:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
			Board1_DW.is_Single_Board != Board1_IN_Other_board_failure &&
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d004      	beq.n	8005d50 <executeSupervision+0xb8>
					Board1_DW.is_Restablish != Boar_IN_Connection_restablished);
 8005d46:	4b13      	ldr	r3, [pc, #76]	@ (8005d94 <executeSupervision+0xfc>)
 8005d48:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
				Board1_DW.is_Degraded != Board1_IN_Restarting &&
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d1aa      	bne.n	8005ca6 <executeSupervision+0xe>

	debug_diff = HAL_GetTick() - debug_time;
 8005d50:	f003 fe04 	bl	800995c <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	4b0e      	ldr	r3, [pc, #56]	@ (8005d90 <executeSupervision+0xf8>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	4a15      	ldr	r2, [pc, #84]	@ (8005db4 <executeSupervision+0x11c>)
 8005d5e:	6013      	str	r3, [r2, #0]

	if (retransmit_seen_in_cycle){
 8005d60:	4b13      	ldr	r3, [pc, #76]	@ (8005db0 <executeSupervision+0x118>)
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d007      	beq.n	8005d78 <executeSupervision+0xe0>
		count_retransmit++;
 8005d68:	4b13      	ldr	r3, [pc, #76]	@ (8005db8 <executeSupervision+0x120>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	4a12      	ldr	r2, [pc, #72]	@ (8005db8 <executeSupervision+0x120>)
 8005d70:	6013      	str	r3, [r2, #0]
		retransmit_seen_in_cycle = false;
 8005d72:	4b0f      	ldr	r3, [pc, #60]	@ (8005db0 <executeSupervision+0x118>)
 8005d74:	2200      	movs	r2, #0
 8005d76:	701a      	strb	r2, [r3, #0]
	}

	debug_output = Board1_Y.output;
 8005d78:	4a10      	ldr	r2, [pc, #64]	@ (8005dbc <executeSupervision+0x124>)
 8005d7a:	4b11      	ldr	r3, [pc, #68]	@ (8005dc0 <executeSupervision+0x128>)
 8005d7c:	4614      	mov	r4, r2
 8005d7e:	461d      	mov	r5, r3
 8005d80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005d82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005d84:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005d88:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8005d8c:	bf00      	nop
 8005d8e:	bdb0      	pop	{r4, r5, r7, pc}
 8005d90:	20000678 	.word	0x20000678
 8005d94:	20000244 	.word	0x20000244
 8005d98:	20000671 	.word	0x20000671
 8005d9c:	20000670 	.word	0x20000670
 8005da0:	20000680 	.word	0x20000680
 8005da4:	20000684 	.word	0x20000684
 8005da8:	2000066c 	.word	0x2000066c
 8005dac:	20000688 	.word	0x20000688
 8005db0:	200006a0 	.word	0x200006a0
 8005db4:	2000067c 	.word	0x2000067c
 8005db8:	200006a4 	.word	0x200006a4
 8005dbc:	20000654 	.word	0x20000654
 8005dc0:	2000039c 	.word	0x2000039c

08005dc4 <deadlineProcedure>:

void deadlineProcedure(){
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005dc8:	b672      	cpsid	i
}
 8005dca:	bf00      	nop
	__disable_irq(); // Disabilitazione di ogni ulteriore Interrupt

	// Ferma tutti i motori
	if (motor_set(&motor_FA, 0, CLOCKWISE) != MOTOR_OK) {
 8005dcc:	2201      	movs	r2, #1
 8005dce:	2100      	movs	r1, #0
 8005dd0:	4821      	ldr	r0, [pc, #132]	@ (8005e58 <deadlineProcedure+0x94>)
 8005dd2:	f002 fab7 	bl	8008344 <motor_set>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d001      	beq.n	8005de0 <deadlineProcedure+0x1c>
	    Error_Handler();
 8005ddc:	f002 f9c4 	bl	8008168 <Error_Handler>
	}

	if (motor_set(&motor_FB, 0, CLOCKWISE) != MOTOR_OK) {
 8005de0:	2201      	movs	r2, #1
 8005de2:	2100      	movs	r1, #0
 8005de4:	481d      	ldr	r0, [pc, #116]	@ (8005e5c <deadlineProcedure+0x98>)
 8005de6:	f002 faad 	bl	8008344 <motor_set>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d001      	beq.n	8005df4 <deadlineProcedure+0x30>
	    Error_Handler();
 8005df0:	f002 f9ba 	bl	8008168 <Error_Handler>
	}

	if (motor_set(&motor_BA, 0, CLOCKWISE) != MOTOR_OK) {
 8005df4:	2201      	movs	r2, #1
 8005df6:	2100      	movs	r1, #0
 8005df8:	4819      	ldr	r0, [pc, #100]	@ (8005e60 <deadlineProcedure+0x9c>)
 8005dfa:	f002 faa3 	bl	8008344 <motor_set>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d001      	beq.n	8005e08 <deadlineProcedure+0x44>
	    Error_Handler();
 8005e04:	f002 f9b0 	bl	8008168 <Error_Handler>
	}

	if (motor_set(&motor_BB, 0, CLOCKWISE) != MOTOR_OK) {
 8005e08:	2201      	movs	r2, #1
 8005e0a:	2100      	movs	r1, #0
 8005e0c:	4815      	ldr	r0, [pc, #84]	@ (8005e64 <deadlineProcedure+0xa0>)
 8005e0e:	f002 fa99 	bl	8008344 <motor_set>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <deadlineProcedure+0x58>
	    Error_Handler();
 8005e18:	f002 f9a6 	bl	8008168 <Error_Handler>
	}


	// Ferma i PWM
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8005e1c:	2100      	movs	r1, #0
 8005e1e:	4812      	ldr	r0, [pc, #72]	@ (8005e68 <deadlineProcedure+0xa4>)
 8005e20:	f007 ff0a 	bl	800dc38 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8005e24:	2104      	movs	r1, #4
 8005e26:	4810      	ldr	r0, [pc, #64]	@ (8005e68 <deadlineProcedure+0xa4>)
 8005e28:	f007 ff06 	bl	800dc38 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8005e2c:	2108      	movs	r1, #8
 8005e2e:	480e      	ldr	r0, [pc, #56]	@ (8005e68 <deadlineProcedure+0xa4>)
 8005e30:	f007 ff02 	bl	800dc38 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8005e34:	210c      	movs	r1, #12
 8005e36:	480c      	ldr	r0, [pc, #48]	@ (8005e68 <deadlineProcedure+0xa4>)
 8005e38:	f007 fefe 	bl	800dc38 <HAL_TIM_PWM_Stop>

	// Ferma gli encoder
	HAL_TIM_Base_Stop(&htim20);
 8005e3c:	480b      	ldr	r0, [pc, #44]	@ (8005e6c <deadlineProcedure+0xa8>)
 8005e3e:	f007 fcc3 	bl	800d7c8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim8);
 8005e42:	480b      	ldr	r0, [pc, #44]	@ (8005e70 <deadlineProcedure+0xac>)
 8005e44:	f007 fcc0 	bl	800d7c8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim5);
 8005e48:	480a      	ldr	r0, [pc, #40]	@ (8005e74 <deadlineProcedure+0xb0>)
 8005e4a:	f007 fcbd 	bl	800d7c8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop(&htim1);
 8005e4e:	480a      	ldr	r0, [pc, #40]	@ (8005e78 <deadlineProcedure+0xb4>)
 8005e50:	f007 fcba 	bl	800d7c8 <HAL_TIM_Base_Stop>


	while(1) {
 8005e54:	bf00      	nop
 8005e56:	e7fd      	b.n	8005e54 <deadlineProcedure+0x90>
 8005e58:	20000580 	.word	0x20000580
 8005e5c:	20000590 	.word	0x20000590
 8005e60:	200005a0 	.word	0x200005a0
 8005e64:	200005b0 	.word	0x200005b0
 8005e68:	20001fe4 	.word	0x20001fe4
 8005e6c:	20002160 	.word	0x20002160
 8005e70:	200020c8 	.word	0x200020c8
 8005e74:	2000207c 	.word	0x2000207c
 8005e78:	20001f4c 	.word	0x20001f4c

08005e7c <HAL_GPIO_EXTI_Callback>:
	    // Blocco del sistema in condizioni di sicurezza
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	4603      	mov	r3, r0
 8005e84:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == SESSION_Pin)
 8005e86:	88fb      	ldrh	r3, [r7, #6]
 8005e88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e8c:	d10a      	bne.n	8005ea4 <HAL_GPIO_EXTI_Callback+0x28>
	{
		debug_rts++;
 8005e8e:	4b07      	ldr	r3, [pc, #28]	@ (8005eac <HAL_GPIO_EXTI_Callback+0x30>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3301      	adds	r3, #1
 8005e94:	4a05      	ldr	r2, [pc, #20]	@ (8005eac <HAL_GPIO_EXTI_Callback+0x30>)
 8005e96:	6013      	str	r3, [r2, #0]
		osEventFlagsSet(SessionEventHandle, EVT_SESSION);
 8005e98:	4b05      	ldr	r3, [pc, #20]	@ (8005eb0 <HAL_GPIO_EXTI_Callback+0x34>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	2101      	movs	r1, #1
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f00b fe28 	bl	8011af4 <osEventFlagsSet>
	}
}
 8005ea4:	bf00      	nop
 8005ea6:	3708      	adds	r7, #8
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	20000674 	.word	0x20000674
 8005eb0:	20001d8c 	.word	0x20001d8c

08005eb4 <batt_cfg_channel_>:
#include "batt.h"

/* ================== STATIC SUPPORT FUNCTIONS ================== */

static Batt_Status_t batt_cfg_channel_(batt_t *b)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
    if (b == NULL || b->hadc == NULL)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d003      	beq.n	8005eca <batt_cfg_channel_+0x16>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d102      	bne.n	8005ed0 <batt_cfg_channel_+0x1c>
        return BATT_ERR;
 8005eca:	f04f 33ff 	mov.w	r3, #4294967295
 8005ece:	e00e      	b.n	8005eee <batt_cfg_channel_+0x3a>

    return (HAL_ADC_ConfigChannel(b->hadc, &b->channel_cfg) == HAL_OK) ? BATT_OK : BATT_ERR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	3304      	adds	r3, #4
 8005ed8:	4619      	mov	r1, r3
 8005eda:	4610      	mov	r0, r2
 8005edc:	f004 fbac 	bl	800a638 <HAL_ADC_ConfigChannel>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d101      	bne.n	8005eea <batt_cfg_channel_+0x36>
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	e001      	b.n	8005eee <batt_cfg_channel_+0x3a>
 8005eea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3708      	adds	r7, #8
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <batt_read_once_>:

static Batt_Status_t batt_read_once_(batt_t *b, uint32_t *raw)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b082      	sub	sp, #8
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
 8005efe:	6039      	str	r1, [r7, #0]
    if (b == NULL || raw == NULL)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d002      	beq.n	8005f0c <batt_read_once_+0x16>
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d102      	bne.n	8005f12 <batt_read_once_+0x1c>
        return BATT_ERR;
 8005f0c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f10:	e02b      	b.n	8005f6a <batt_read_once_+0x74>

    if (HAL_ADC_Start(b->hadc) != HAL_OK)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f004 f962 	bl	800a1e0 <HAL_ADC_Start>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d002      	beq.n	8005f28 <batt_read_once_+0x32>
        return BATT_ERR;
 8005f22:	f04f 33ff 	mov.w	r3, #4294967295
 8005f26:	e020      	b.n	8005f6a <batt_read_once_+0x74>

    if (HAL_ADC_PollForConversion(b->hadc, b->timeout_ms) != HAL_OK) {
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f30:	4619      	mov	r1, r3
 8005f32:	4610      	mov	r0, r2
 8005f34:	f004 fa6c 	bl	800a410 <HAL_ADC_PollForConversion>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d007      	beq.n	8005f4e <batt_read_once_+0x58>
        HAL_ADC_Stop(b->hadc);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4618      	mov	r0, r3
 8005f44:	f004 fa30 	bl	800a3a8 <HAL_ADC_Stop>
        return BATT_ERR;
 8005f48:	f04f 33ff 	mov.w	r3, #4294967295
 8005f4c:	e00d      	b.n	8005f6a <batt_read_once_+0x74>
    }

    *raw = HAL_ADC_GetValue(b->hadc);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4618      	mov	r0, r3
 8005f54:	f004 fb62 	bl	800a61c <HAL_ADC_GetValue>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	601a      	str	r2, [r3, #0]
    HAL_ADC_Stop(b->hadc);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4618      	mov	r0, r3
 8005f64:	f004 fa20 	bl	800a3a8 <HAL_ADC_Stop>

    return BATT_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3708      	adds	r7, #8
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
	...

08005f74 <batt_raw_to_voltage_>:

static float batt_raw_to_voltage_(uint32_t raw)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
    float v_adc;
    float ratio;

    /* ADC -> volts */
    v_adc = ((float)raw * BATT_ADC_VREF_MV) / (BATT_ADC_MAX_CNT * 1000.0f);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	ee07 3a90 	vmov	s15, r3
 8005f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f86:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8005fb8 <batt_raw_to_voltage_+0x44>
 8005f8a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005f8e:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8005fbc <batt_raw_to_voltage_+0x48>
 8005f92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f96:	edc7 7a03 	vstr	s15, [r7, #12]

    /* divider ratio */
    ratio = (BATT_R1_OHM + BATT_R2_OHM) / BATT_R2_OHM;
 8005f9a:	4b09      	ldr	r3, [pc, #36]	@ (8005fc0 <batt_raw_to_voltage_+0x4c>)
 8005f9c:	60bb      	str	r3, [r7, #8]

    return v_adc * ratio;
 8005f9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005fa2:	edd7 7a02 	vldr	s15, [r7, #8]
 8005fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8005faa:	eeb0 0a67 	vmov.f32	s0, s15
 8005fae:	3714      	adds	r7, #20
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr
 8005fb8:	454e4000 	.word	0x454e4000
 8005fbc:	4a79f060 	.word	0x4a79f060
 8005fc0:	409684be 	.word	0x409684be

08005fc4 <batt_read_raw_internal_>:

static Batt_Status_t batt_read_raw_internal_(batt_t *b,uint8_t samples, uint32_t *raw)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b088      	sub	sp, #32
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	460b      	mov	r3, r1
 8005fce:	607a      	str	r2, [r7, #4]
 8005fd0:	72fb      	strb	r3, [r7, #11]
    if (b == NULL || raw == NULL || samples == 0)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d005      	beq.n	8005fe4 <batt_read_raw_internal_+0x20>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d002      	beq.n	8005fe4 <batt_read_raw_internal_+0x20>
 8005fde:	7afb      	ldrb	r3, [r7, #11]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d102      	bne.n	8005fea <batt_read_raw_internal_+0x26>
        return BATT_ERR;
 8005fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8005fe8:	e02f      	b.n	800604a <batt_read_raw_internal_+0x86>

    if (batt_cfg_channel_(b) != BATT_OK)
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	f7ff ff62 	bl	8005eb4 <batt_cfg_channel_>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d002      	beq.n	8005ffc <batt_read_raw_internal_+0x38>
        return BATT_ERR;
 8005ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8005ffa:	e026      	b.n	800604a <batt_read_raw_internal_+0x86>

    uint32_t acc = 0;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	61fb      	str	r3, [r7, #28]
    uint32_t sample;

    for (uint8_t i = 0; i < samples; i++) {
 8006000:	2300      	movs	r3, #0
 8006002:	76fb      	strb	r3, [r7, #27]
 8006004:	e012      	b.n	800602c <batt_read_raw_internal_+0x68>
        if (batt_read_once_(b, &sample) != BATT_OK)
 8006006:	f107 0314 	add.w	r3, r7, #20
 800600a:	4619      	mov	r1, r3
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f7ff ff72 	bl	8005ef6 <batt_read_once_>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d002      	beq.n	800601e <batt_read_raw_internal_+0x5a>
            return BATT_ERR;
 8006018:	f04f 33ff 	mov.w	r3, #4294967295
 800601c:	e015      	b.n	800604a <batt_read_raw_internal_+0x86>
        acc += sample;
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	69fa      	ldr	r2, [r7, #28]
 8006022:	4413      	add	r3, r2
 8006024:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < samples; i++) {
 8006026:	7efb      	ldrb	r3, [r7, #27]
 8006028:	3301      	adds	r3, #1
 800602a:	76fb      	strb	r3, [r7, #27]
 800602c:	7efa      	ldrb	r2, [r7, #27]
 800602e:	7afb      	ldrb	r3, [r7, #11]
 8006030:	429a      	cmp	r2, r3
 8006032:	d3e8      	bcc.n	8006006 <batt_read_raw_internal_+0x42>
    }

    *raw = acc / samples;
 8006034:	7afb      	ldrb	r3, [r7, #11]
 8006036:	69fa      	ldr	r2, [r7, #28]
 8006038:	fbb2 f2f3 	udiv	r2, r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	601a      	str	r2, [r3, #0]
    b->raw_last = *raw;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	629a      	str	r2, [r3, #40]	@ 0x28

    return BATT_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3720      	adds	r7, #32
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <batt_init>:

/* ================== PUBLIC API ================== */

Batt_Status_t batt_init(batt_t *b, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *channel_cfg, uint32_t timeout_ms)
{
 8006052:	b5b0      	push	{r4, r5, r7, lr}
 8006054:	b084      	sub	sp, #16
 8006056:	af00      	add	r7, sp, #0
 8006058:	60f8      	str	r0, [r7, #12]
 800605a:	60b9      	str	r1, [r7, #8]
 800605c:	607a      	str	r2, [r7, #4]
 800605e:	603b      	str	r3, [r7, #0]
    if (b == NULL || hadc == NULL || channel_cfg == NULL)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d005      	beq.n	8006072 <batt_init+0x20>
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d002      	beq.n	8006072 <batt_init+0x20>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d102      	bne.n	8006078 <batt_init+0x26>
        return BATT_ERR;
 8006072:	f04f 33ff 	mov.w	r3, #4294967295
 8006076:	e025      	b.n	80060c4 <batt_init+0x72>

    b->hadc        = hadc;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	68ba      	ldr	r2, [r7, #8]
 800607c:	601a      	str	r2, [r3, #0]
    b->channel_cfg = *channel_cfg;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	1d1c      	adds	r4, r3, #4
 8006084:	4615      	mov	r5, r2
 8006086:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006088:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800608a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800608e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    b->timeout_ms  = timeout_ms;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	683a      	ldr	r2, [r7, #0]
 8006096:	625a      	str	r2, [r3, #36]	@ 0x24

    b->raw_last  = 0U;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	629a      	str	r2, [r3, #40]	@ 0x28
    b->volt_last = 0.0f;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f04f 0200 	mov.w	r2, #0
 80060a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* calibrazione ADC (una tantum) */
    if (HAL_ADCEx_Calibration_Start(b->hadc, b->channel_cfg.SingleDiff) != HAL_OK)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	4619      	mov	r1, r3
 80060b0:	4610      	mov	r0, r2
 80060b2:	f005 f905 	bl	800b2c0 <HAL_ADCEx_Calibration_Start>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d002      	beq.n	80060c2 <batt_init+0x70>
        return BATT_ERR;
 80060bc:	f04f 33ff 	mov.w	r3, #4294967295
 80060c0:	e000      	b.n	80060c4 <batt_init+0x72>

    return BATT_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bdb0      	pop	{r4, r5, r7, pc}

080060cc <batt_read_raw_once>:

Batt_Status_t batt_read_raw_once(batt_t *b, uint32_t *raw)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
    return batt_read_raw_internal_(b, 1, raw);
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	2101      	movs	r1, #1
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7ff ff72 	bl	8005fc4 <batt_read_raw_internal_>
 80060e0:	4603      	mov	r3, r0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3708      	adds	r7, #8
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}

080060ea <batt_get_voltage_once>:
{
    return batt_read_raw_internal_(b, samples, raw);
}

Batt_Status_t batt_get_voltage_once(batt_t *b, float *volt)
{
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b084      	sub	sp, #16
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
 80060f2:	6039      	str	r1, [r7, #0]
    if (b == NULL || volt == NULL)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d002      	beq.n	8006100 <batt_get_voltage_once+0x16>
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d102      	bne.n	8006106 <batt_get_voltage_once+0x1c>
        return BATT_ERR;
 8006100:	f04f 33ff 	mov.w	r3, #4294967295
 8006104:	e019      	b.n	800613a <batt_get_voltage_once+0x50>

    uint32_t raw;

    if (batt_read_raw_once(b, &raw) != BATT_OK)
 8006106:	f107 030c 	add.w	r3, r7, #12
 800610a:	4619      	mov	r1, r3
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f7ff ffdd 	bl	80060cc <batt_read_raw_once>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d002      	beq.n	800611e <batt_get_voltage_once+0x34>
        return BATT_ERR;
 8006118:	f04f 33ff 	mov.w	r3, #4294967295
 800611c:	e00d      	b.n	800613a <batt_get_voltage_once+0x50>

    b->volt_last = batt_raw_to_voltage_(raw);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	4618      	mov	r0, r3
 8006122:	f7ff ff27 	bl	8005f74 <batt_raw_to_voltage_>
 8006126:	eef0 7a40 	vmov.f32	s15, s0
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    *volt = b->volt_last;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	601a      	str	r2, [r3, #0]
    return BATT_OK;
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <Copy_StateBusB1>:
/**
 * @brief Copia sicura campo per campo di StateBusB1.
 * @details Necessaria per evitare problemi di allineamento/padding durante
 * la serializzazione e garantire che il CRC sia calcolato solo sui dati utili.
 */
static void Copy_StateBusB1(StateBusB1* dest, const StateBusB1* src) {
 8006142:	b480      	push	{r7}
 8006144:	b083      	sub	sp, #12
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
 800614a:	6039      	str	r1, [r7, #0]
    dest->battery_voltage = src->battery_voltage;
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	601a      	str	r2, [r3, #0]
    dest->temperature = src->temperature;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	685a      	ldr	r2, [r3, #4]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	605a      	str	r2, [r3, #4]
    dest->velocity_FA = src->velocity_FA;
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	811a      	strh	r2, [r3, #8]
    dest->velocity_FB = src->velocity_FB;
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	815a      	strh	r2, [r3, #10]
    dest->velocity_BA = src->velocity_BA;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	819a      	strh	r2, [r3, #12]
    dest->velocity_BB = src->velocity_BB;
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	81da      	strh	r2, [r3, #14]
}
 8006184:	bf00      	nop
 8006186:	370c      	adds	r7, #12
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr

08006190 <Copy_StateBusB2>:

/**
 * @brief Copia sicura campo per campo di StateBusB2.
 */
static void Copy_StateBusB2(StateBusB2* dest, const StateBusB2* src) {
 8006190:	b480      	push	{r7}
 8006192:	b083      	sub	sp, #12
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
    dest->acceleration_y = src->acceleration_y;
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	601a      	str	r2, [r3, #0]
    dest->acceleration_x = src->acceleration_x;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685a      	ldr	r2, [r3, #4]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	605a      	str	r2, [r3, #4]
    dest->gyroYaw = src->gyroYaw;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	689a      	ldr	r2, [r3, #8]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	609a      	str	r2, [r3, #8]
    dest->sonar1 = src->sonar1;
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	899a      	ldrh	r2, [r3, #12]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	819a      	strh	r2, [r3, #12]
    dest->sonar2 = src->sonar2;
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	89da      	ldrh	r2, [r3, #14]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	81da      	strh	r2, [r3, #14]
    dest->sonar3 = src->sonar3;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	8a1a      	ldrh	r2, [r3, #16]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	821a      	strh	r2, [r3, #16]
    dest->controller_y = src->controller_y;
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	8a5a      	ldrh	r2, [r3, #18]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	825a      	strh	r2, [r3, #18]
    dest->controller_x = src->controller_x;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	8a9a      	ldrh	r2, [r3, #20]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	829a      	strh	r2, [r3, #20]
    dest->button1 = src->button1;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	7d9a      	ldrb	r2, [r3, #22]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	759a      	strb	r2, [r3, #22]
    dest->button2 = src->button2;
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	7dda      	ldrb	r2, [r3, #23]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	75da      	strb	r2, [r3, #23]
    dest->button3 = src->button3;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	7e1a      	ldrb	r2, [r3, #24]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	761a      	strb	r2, [r3, #24]
    dest->button4 = src->button4;
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	7e5a      	ldrb	r2, [r3, #25]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	765a      	strb	r2, [r3, #25]
    dest->r_stick_button = src->r_stick_button;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	7e9a      	ldrb	r2, [r3, #26]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	769a      	strb	r2, [r3, #26]
    dest->l_stick_button = src->l_stick_button;
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	7eda      	ldrb	r2, [r3, #27]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	76da      	strb	r2, [r3, #27]
    dest->controller_battery = src->controller_battery;
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	7f1a      	ldrb	r2, [r3, #28]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	771a      	strb	r2, [r3, #28]
}
 8006212:	bf00      	nop
 8006214:	370c      	adds	r7, #12
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr

0800621e <Copy_GSBus>:

/**
 * @brief Copia sicura per la struttura Global State.
 */
static void Copy_GSBus(GSBus* dest, const GSBus* src) {
 800621e:	b580      	push	{r7, lr}
 8006220:	b082      	sub	sp, #8
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
 8006226:	6039      	str	r1, [r7, #0]
    Copy_StateBusB1(&dest->stateB1, &src->stateB1);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	683a      	ldr	r2, [r7, #0]
 800622c:	4611      	mov	r1, r2
 800622e:	4618      	mov	r0, r3
 8006230:	f7ff ff87 	bl	8006142 <Copy_StateBusB1>
    Copy_StateBusB2(&dest->stateB2, &src->stateB2);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f103 0210 	add.w	r2, r3, #16
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	3310      	adds	r3, #16
 800623e:	4619      	mov	r1, r3
 8006240:	4610      	mov	r0, r2
 8006242:	f7ff ffa5 	bl	8006190 <Copy_StateBusB2>
    dest->mov_obs = src->mov_obs;
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    dest->spc_retro = src->spc_retro;
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    dest->max_vel = src->max_vel;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    dest->obs_detection = src->obs_detection;
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
}
 8006276:	bf00      	nop
 8006278:	3708      	adds	r7, #8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <Copy_DecBus>:

/**
 * @brief Copia sicura per la struttura Decision.
 */
static void Copy_DecBus(DecBus* dest, const DecBus* src) {
 800627e:	b480      	push	{r7}
 8006280:	b083      	sub	sp, #12
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
 8006286:	6039      	str	r1, [r7, #0]
    dest->rif_FA = src->rif_FA;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	601a      	str	r2, [r3, #0]
    dest->rif_FB = src->rif_FB;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	685a      	ldr	r2, [r3, #4]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	605a      	str	r2, [r3, #4]
    dest->rif_BA = src->rif_BA;
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	689a      	ldr	r2, [r3, #8]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	609a      	str	r2, [r3, #8]
    dest->rif_BB = src->rif_BB;
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	68da      	ldr	r2, [r3, #12]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	60da      	str	r2, [r3, #12]
    dest->brk_mode = src->brk_mode;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	7c1a      	ldrb	r2, [r3, #16]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	741a      	strb	r2, [r3, #16]
    dest->led_A = src->led_A;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	7c5a      	ldrb	r2, [r3, #17]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	745a      	strb	r2, [r3, #17]
    dest->led_B = src->led_B;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	7c9a      	ldrb	r2, [r3, #18]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	749a      	strb	r2, [r3, #18]
    dest->rear_led = src->rear_led;
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	7cda      	ldrb	r2, [r3, #19]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	74da      	strb	r2, [r3, #19]
    dest->rear_sign = src->rear_sign;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	7d1a      	ldrb	r2, [r3, #20]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	751a      	strb	r2, [r3, #20]
    dest->mode = src->mode;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	7d5a      	ldrb	r2, [r3, #21]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	755a      	strb	r2, [r3, #21]
    dest->relay = src->relay;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	7d9a      	ldrb	r2, [r3, #22]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	759a      	strb	r2, [r3, #22]
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <UART_Is_Tx_Complete>:
/* ========================================================================== */
/* 							   UART FUNCTIONS                                 */
/* ========================================================================== */

boolean_T UART_Is_Tx_Complete(void)
{
 80062ec:	b480      	push	{r7}
 80062ee:	af00      	add	r7, sp, #0
    if (tx_complete) {
 80062f0:	4b07      	ldr	r3, [pc, #28]	@ (8006310 <UART_Is_Tx_Complete+0x24>)
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d004      	beq.n	8006302 <UART_Is_Tx_Complete+0x16>
        tx_complete = 0; /* Reset flag dopo la lettura */
 80062f8:	4b05      	ldr	r3, [pc, #20]	@ (8006310 <UART_Is_Tx_Complete+0x24>)
 80062fa:	2200      	movs	r2, #0
 80062fc:	701a      	strb	r2, [r3, #0]
        return 1;
 80062fe:	2301      	movs	r3, #1
 8006300:	e000      	b.n	8006304 <UART_Is_Tx_Complete+0x18>
    }
    return 0;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	20001dc0 	.word	0x20001dc0

08006314 <UART_Is_Rx_Complete>:

boolean_T UART_Is_Rx_Complete(void)
{
 8006314:	b480      	push	{r7}
 8006316:	af00      	add	r7, sp, #0
    if (rx_complete) {
 8006318:	4b07      	ldr	r3, [pc, #28]	@ (8006338 <UART_Is_Rx_Complete+0x24>)
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d004      	beq.n	800632a <UART_Is_Rx_Complete+0x16>
        rx_complete = 0; /* Reset flag dopo la lettura */
 8006320:	4b05      	ldr	r3, [pc, #20]	@ (8006338 <UART_Is_Rx_Complete+0x24>)
 8006322:	2200      	movs	r2, #0
 8006324:	701a      	strb	r2, [r3, #0]
        return 1;
 8006326:	2301      	movs	r3, #1
 8006328:	e000      	b.n	800632c <UART_Is_Rx_Complete+0x18>
    }
    return 0;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	20001dc1 	.word	0x20001dc1

0800633c <UART_Stop_DMA>:

void UART_Stop_DMA(void)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart3);
 8006340:	4802      	ldr	r0, [pc, #8]	@ (800634c <UART_Stop_DMA+0x10>)
 8006342:	f009 fd1b 	bl	800fd7c <HAL_UART_DMAStop>
}
 8006346:	bf00      	nop
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	2000220c 	.word	0x2000220c

08006350 <UART_Send_Local_State>:

void UART_Send_Local_State(const void* s)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b082      	sub	sp, #8
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
     * prima che il DMA finisca di leggere i dati, causando corruzione.
     */
    static PacketStateB1 packet;

    /* 1. Pulizia memoria (Padding bytes a 0) */
    memset(&packet, 0, sizeof(packet));
 8006358:	2214      	movs	r2, #20
 800635a:	2100      	movs	r1, #0
 800635c:	4811      	ldr	r0, [pc, #68]	@ (80063a4 <UART_Send_Local_State+0x54>)
 800635e:	f00f f9be 	bl	80156de <memset>

    /* 2. Copia dati sicura */
    Copy_StateBusB1(&packet.state, (const StateBusB1*)s);
 8006362:	6879      	ldr	r1, [r7, #4]
 8006364:	480f      	ldr	r0, [pc, #60]	@ (80063a4 <UART_Send_Local_State+0x54>)
 8006366:	f7ff feec 	bl	8006142 <Copy_StateBusB1>

    /* 3. Calcolo CRC Hardware */
    __HAL_CRC_DR_RESET(&hcrc);
 800636a:	4b0f      	ldr	r3, [pc, #60]	@ (80063a8 <UART_Send_Local_State+0x58>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	4b0d      	ldr	r3, [pc, #52]	@ (80063a8 <UART_Send_Local_State+0x58>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f042 0201 	orr.w	r2, r2, #1
 8006378:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 800637a:	2210      	movs	r2, #16
 800637c:	4909      	ldr	r1, [pc, #36]	@ (80063a4 <UART_Send_Local_State+0x54>)
 800637e:	480a      	ldr	r0, [pc, #40]	@ (80063a8 <UART_Send_Local_State+0x58>)
 8006380:	f005 fa4c 	bl	800b81c <HAL_CRC_Calculate>
 8006384:	4603      	mov	r3, r0
 8006386:	4a07      	ldr	r2, [pc, #28]	@ (80063a4 <UART_Send_Local_State+0x54>)
 8006388:	6113      	str	r3, [r2, #16]
                                  (uint32_t*)&packet.state,
                                  sizeof(packet.state));

    /* 4. Avvio trasmissione DMA in Half-Duplex */
    HAL_HalfDuplex_EnableTransmitter(&huart3);
 800638a:	4808      	ldr	r0, [pc, #32]	@ (80063ac <UART_Send_Local_State+0x5c>)
 800638c:	f00a f8f8 	bl	8010580 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006390:	2214      	movs	r2, #20
 8006392:	4904      	ldr	r1, [pc, #16]	@ (80063a4 <UART_Send_Local_State+0x54>)
 8006394:	4805      	ldr	r0, [pc, #20]	@ (80063ac <UART_Send_Local_State+0x5c>)
 8006396:	f009 fc25 	bl	800fbe4 <HAL_UART_Transmit_DMA>
}
 800639a:	bf00      	nop
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	20001dc4 	.word	0x20001dc4
 80063a8:	20001e2c 	.word	0x20001e2c
 80063ac:	2000220c 	.word	0x2000220c

080063b0 <UART_Send_GlobalState>:

void UART_Send_GlobalState(const void* gs)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b082      	sub	sp, #8
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
    static PacketGstate packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 80063b8:	2238      	movs	r2, #56	@ 0x38
 80063ba:	2100      	movs	r1, #0
 80063bc:	4811      	ldr	r0, [pc, #68]	@ (8006404 <UART_Send_GlobalState+0x54>)
 80063be:	f00f f98e 	bl	80156de <memset>
    Copy_GSBus(&packet.global_state, (const GSBus*)gs);
 80063c2:	6879      	ldr	r1, [r7, #4]
 80063c4:	480f      	ldr	r0, [pc, #60]	@ (8006404 <UART_Send_GlobalState+0x54>)
 80063c6:	f7ff ff2a 	bl	800621e <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 80063ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006408 <UART_Send_GlobalState+0x58>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689a      	ldr	r2, [r3, #8]
 80063d0:	4b0d      	ldr	r3, [pc, #52]	@ (8006408 <UART_Send_GlobalState+0x58>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f042 0201 	orr.w	r2, r2, #1
 80063d8:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 80063da:	2234      	movs	r2, #52	@ 0x34
 80063dc:	4909      	ldr	r1, [pc, #36]	@ (8006404 <UART_Send_GlobalState+0x54>)
 80063de:	480a      	ldr	r0, [pc, #40]	@ (8006408 <UART_Send_GlobalState+0x58>)
 80063e0:	f005 fa1c 	bl	800b81c <HAL_CRC_Calculate>
 80063e4:	4603      	mov	r3, r0
 80063e6:	4a07      	ldr	r2, [pc, #28]	@ (8006404 <UART_Send_GlobalState+0x54>)
 80063e8:	6353      	str	r3, [r2, #52]	@ 0x34
                                  (uint32_t*)&packet.global_state,
                                  sizeof(packet.global_state));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 80063ea:	4808      	ldr	r0, [pc, #32]	@ (800640c <UART_Send_GlobalState+0x5c>)
 80063ec:	f00a f8c8 	bl	8010580 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 80063f0:	2238      	movs	r2, #56	@ 0x38
 80063f2:	4904      	ldr	r1, [pc, #16]	@ (8006404 <UART_Send_GlobalState+0x54>)
 80063f4:	4805      	ldr	r0, [pc, #20]	@ (800640c <UART_Send_GlobalState+0x5c>)
 80063f6:	f009 fbf5 	bl	800fbe4 <HAL_UART_Transmit_DMA>
}
 80063fa:	bf00      	nop
 80063fc:	3708      	adds	r7, #8
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	20001dd8 	.word	0x20001dd8
 8006408:	20001e2c 	.word	0x20001e2c
 800640c:	2000220c 	.word	0x2000220c

08006410 <UART_Send_Decision>:

void UART_Send_Decision(const void* dec)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
    static PacketDecision packet; /* Static per persistenza DMA */

    memset(&packet, 0, sizeof(packet));
 8006418:	221c      	movs	r2, #28
 800641a:	2100      	movs	r1, #0
 800641c:	4811      	ldr	r0, [pc, #68]	@ (8006464 <UART_Send_Decision+0x54>)
 800641e:	f00f f95e 	bl	80156de <memset>
    Copy_DecBus(&packet.decision, (const DecBus*)dec);
 8006422:	6879      	ldr	r1, [r7, #4]
 8006424:	480f      	ldr	r0, [pc, #60]	@ (8006464 <UART_Send_Decision+0x54>)
 8006426:	f7ff ff2a 	bl	800627e <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 800642a:	4b0f      	ldr	r3, [pc, #60]	@ (8006468 <UART_Send_Decision+0x58>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	689a      	ldr	r2, [r3, #8]
 8006430:	4b0d      	ldr	r3, [pc, #52]	@ (8006468 <UART_Send_Decision+0x58>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f042 0201 	orr.w	r2, r2, #1
 8006438:	609a      	str	r2, [r3, #8]
    packet.crc = HAL_CRC_Calculate(&hcrc,
 800643a:	2218      	movs	r2, #24
 800643c:	4909      	ldr	r1, [pc, #36]	@ (8006464 <UART_Send_Decision+0x54>)
 800643e:	480a      	ldr	r0, [pc, #40]	@ (8006468 <UART_Send_Decision+0x58>)
 8006440:	f005 f9ec 	bl	800b81c <HAL_CRC_Calculate>
 8006444:	4603      	mov	r3, r0
 8006446:	4a07      	ldr	r2, [pc, #28]	@ (8006464 <UART_Send_Decision+0x54>)
 8006448:	6193      	str	r3, [r2, #24]
                                  (uint32_t*)&packet.decision,
                                  sizeof(packet.decision));

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 800644a:	4808      	ldr	r0, [pc, #32]	@ (800646c <UART_Send_Decision+0x5c>)
 800644c:	f00a f898 	bl	8010580 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&packet, sizeof(packet));
 8006450:	221c      	movs	r2, #28
 8006452:	4904      	ldr	r1, [pc, #16]	@ (8006464 <UART_Send_Decision+0x54>)
 8006454:	4805      	ldr	r0, [pc, #20]	@ (800646c <UART_Send_Decision+0x5c>)
 8006456:	f009 fbc5 	bl	800fbe4 <HAL_UART_Transmit_DMA>
}
 800645a:	bf00      	nop
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	20001e10 	.word	0x20001e10
 8006468:	20001e2c 	.word	0x20001e2c
 800646c:	2000220c 	.word	0x2000220c

08006470 <UART_Send_Ping>:

void UART_Send_Ping(void)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	af00      	add	r7, sp, #0
    static uint8_t ping = PING; /* Static per persistenza DMA */

    HAL_HalfDuplex_EnableTransmitter(&huart3);
 8006474:	4804      	ldr	r0, [pc, #16]	@ (8006488 <UART_Send_Ping+0x18>)
 8006476:	f00a f883 	bl	8010580 <HAL_HalfDuplex_EnableTransmitter>
    HAL_UART_Transmit_DMA(&huart3, &ping, sizeof(ping));
 800647a:	2201      	movs	r2, #1
 800647c:	4903      	ldr	r1, [pc, #12]	@ (800648c <UART_Send_Ping+0x1c>)
 800647e:	4802      	ldr	r0, [pc, #8]	@ (8006488 <UART_Send_Ping+0x18>)
 8006480:	f009 fbb0 	bl	800fbe4 <HAL_UART_Transmit_DMA>
}
 8006484:	bf00      	nop
 8006486:	bd80      	pop	{r7, pc}
 8006488:	2000220c 	.word	0x2000220c
 800648c:	2000004c 	.word	0x2000004c

08006490 <UART_Wait_State>:

void UART_Wait_State(void* s)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
    /* Configura la UART in ricezione e avvia il DMA circolare/normale */
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006498:	4805      	ldr	r0, [pc, #20]	@ (80064b0 <UART_Wait_State+0x20>)
 800649a:	f00a f8c5 	bl	8010628 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 800649e:	2224      	movs	r2, #36	@ 0x24
 80064a0:	6879      	ldr	r1, [r7, #4]
 80064a2:	4803      	ldr	r0, [pc, #12]	@ (80064b0 <UART_Wait_State+0x20>)
 80064a4:	f009 fc1e 	bl	800fce4 <HAL_UART_Receive_DMA>
                         (uint8_t*)s,
                         sizeof(PacketStateB2));
}
 80064a8:	bf00      	nop
 80064aa:	3708      	adds	r7, #8
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	2000220c 	.word	0x2000220c

080064b4 <UART_Wait_GlobalState>:

void UART_Wait_GlobalState(void* gs)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b082      	sub	sp, #8
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 80064bc:	4805      	ldr	r0, [pc, #20]	@ (80064d4 <UART_Wait_GlobalState+0x20>)
 80064be:	f00a f8b3 	bl	8010628 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 80064c2:	2238      	movs	r2, #56	@ 0x38
 80064c4:	6879      	ldr	r1, [r7, #4]
 80064c6:	4803      	ldr	r0, [pc, #12]	@ (80064d4 <UART_Wait_GlobalState+0x20>)
 80064c8:	f009 fc0c 	bl	800fce4 <HAL_UART_Receive_DMA>
                         (uint8_t*)gs,
                         sizeof(PacketGstate));
}
 80064cc:	bf00      	nop
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	2000220c 	.word	0x2000220c

080064d8 <UART_Wait_Decision>:

void UART_Wait_Decision(void* dec)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b082      	sub	sp, #8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 80064e0:	4805      	ldr	r0, [pc, #20]	@ (80064f8 <UART_Wait_Decision+0x20>)
 80064e2:	f00a f8a1 	bl	8010628 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 80064e6:	221c      	movs	r2, #28
 80064e8:	6879      	ldr	r1, [r7, #4]
 80064ea:	4803      	ldr	r0, [pc, #12]	@ (80064f8 <UART_Wait_Decision+0x20>)
 80064ec:	f009 fbfa 	bl	800fce4 <HAL_UART_Receive_DMA>
                         (uint8_t*)dec,
                         sizeof(PacketDecision));
}
 80064f0:	bf00      	nop
 80064f2:	3708      	adds	r7, #8
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	2000220c 	.word	0x2000220c

080064fc <UART_Wait_Ping>:

void UART_Wait_Ping(void* ping)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
    HAL_HalfDuplex_EnableReceiver(&huart3);
 8006504:	4805      	ldr	r0, [pc, #20]	@ (800651c <UART_Wait_Ping+0x20>)
 8006506:	f00a f88f 	bl	8010628 <HAL_HalfDuplex_EnableReceiver>
    HAL_UART_Receive_DMA(&huart3,
 800650a:	2201      	movs	r2, #1
 800650c:	6879      	ldr	r1, [r7, #4]
 800650e:	4803      	ldr	r0, [pc, #12]	@ (800651c <UART_Wait_Ping+0x20>)
 8006510:	f009 fbe8 	bl	800fce4 <HAL_UART_Receive_DMA>
                         (uint8_t*)ping,
                         sizeof(uint8_t));
}
 8006514:	bf00      	nop
 8006516:	3708      	adds	r7, #8
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}
 800651c:	2000220c 	.word	0x2000220c

08006520 <UART_Check_Ping>:

boolean_T UART_Check_Ping(uint8_t rec_ping)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	4603      	mov	r3, r0
 8006528:	71fb      	strb	r3, [r7, #7]
    return (rec_ping == PING);
 800652a:	79fb      	ldrb	r3, [r7, #7]
 800652c:	2baa      	cmp	r3, #170	@ 0xaa
 800652e:	bf0c      	ite	eq
 8006530:	2301      	moveq	r3, #1
 8006532:	2300      	movne	r3, #0
 8006534:	b2db      	uxtb	r3, r3
}
 8006536:	4618      	mov	r0, r3
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
	...

08006544 <CRC_Check_State>:
/* ========================================================================== */
/* 							   CRC FUNCTIONS                                  */
/* ========================================================================== */

boolean_T CRC_Check_State(const void* s_packet)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b08c      	sub	sp, #48	@ 0x30
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
    const PacketStateB2* packet = (const PacketStateB2*)s_packet;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Crea una copia locale pulita per ricalcolare il CRC */
    StateBusB2 clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 8006550:	f107 0308 	add.w	r3, r7, #8
 8006554:	2220      	movs	r2, #32
 8006556:	2100      	movs	r1, #0
 8006558:	4618      	mov	r0, r3
 800655a:	f00f f8c0 	bl	80156de <memset>
    Copy_StateBusB2(&clean_state, &packet->state);
 800655e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006560:	f107 0308 	add.w	r3, r7, #8
 8006564:	4611      	mov	r1, r2
 8006566:	4618      	mov	r0, r3
 8006568:	f7ff fe12 	bl	8006190 <Copy_StateBusB2>

    __HAL_CRC_DR_RESET(&hcrc);
 800656c:	4b0d      	ldr	r3, [pc, #52]	@ (80065a4 <CRC_Check_State+0x60>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	689a      	ldr	r2, [r3, #8]
 8006572:	4b0c      	ldr	r3, [pc, #48]	@ (80065a4 <CRC_Check_State+0x60>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f042 0201 	orr.w	r2, r2, #1
 800657a:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 800657c:	f107 0308 	add.w	r3, r7, #8
 8006580:	2220      	movs	r2, #32
 8006582:	4619      	mov	r1, r3
 8006584:	4807      	ldr	r0, [pc, #28]	@ (80065a4 <CRC_Check_State+0x60>)
 8006586:	f005 f949 	bl	800b81c <HAL_CRC_Calculate>
 800658a:	62b8      	str	r0, [r7, #40]	@ 0x28
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    /* Confronta CRC Calcolato vs CRC Ricevuto */
    return (crc_calc == packet->crc);
 800658c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006592:	429a      	cmp	r2, r3
 8006594:	bf0c      	ite	eq
 8006596:	2301      	moveq	r3, #1
 8006598:	2300      	movne	r3, #0
 800659a:	b2db      	uxtb	r3, r3
}
 800659c:	4618      	mov	r0, r3
 800659e:	3730      	adds	r7, #48	@ 0x30
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	20001e2c 	.word	0x20001e2c

080065a8 <CRC_Check_GlobalState>:

boolean_T CRC_Check_GlobalState(const void* gs_packet)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b092      	sub	sp, #72	@ 0x48
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
    const PacketGstate* packet = (const PacketGstate*)gs_packet;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	647b      	str	r3, [r7, #68]	@ 0x44

    GSBus clean_state;
    memset(&clean_state, 0, sizeof(clean_state));
 80065b4:	f107 030c 	add.w	r3, r7, #12
 80065b8:	2234      	movs	r2, #52	@ 0x34
 80065ba:	2100      	movs	r1, #0
 80065bc:	4618      	mov	r0, r3
 80065be:	f00f f88e 	bl	80156de <memset>
    Copy_GSBus(&clean_state, &packet->global_state);
 80065c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065c4:	f107 030c 	add.w	r3, r7, #12
 80065c8:	4611      	mov	r1, r2
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7ff fe27 	bl	800621e <Copy_GSBus>

    __HAL_CRC_DR_RESET(&hcrc);
 80065d0:	4b0d      	ldr	r3, [pc, #52]	@ (8006608 <CRC_Check_GlobalState+0x60>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689a      	ldr	r2, [r3, #8]
 80065d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006608 <CRC_Check_GlobalState+0x60>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f042 0201 	orr.w	r2, r2, #1
 80065de:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 80065e0:	f107 030c 	add.w	r3, r7, #12
 80065e4:	2234      	movs	r2, #52	@ 0x34
 80065e6:	4619      	mov	r1, r3
 80065e8:	4807      	ldr	r0, [pc, #28]	@ (8006608 <CRC_Check_GlobalState+0x60>)
 80065ea:	f005 f917 	bl	800b81c <HAL_CRC_Calculate>
 80065ee:	6438      	str	r0, [r7, #64]	@ 0x40
                          (uint32_t*)&clean_state,
                          sizeof(clean_state));

    return (crc_calc == packet->crc);
 80065f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065f6:	429a      	cmp	r2, r3
 80065f8:	bf0c      	ite	eq
 80065fa:	2301      	moveq	r3, #1
 80065fc:	2300      	movne	r3, #0
 80065fe:	b2db      	uxtb	r3, r3
}
 8006600:	4618      	mov	r0, r3
 8006602:	3748      	adds	r7, #72	@ 0x48
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}
 8006608:	20001e2c 	.word	0x20001e2c

0800660c <CRC_Check_Decision>:

boolean_T CRC_Check_Decision(const void* dec_packet)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b08a      	sub	sp, #40	@ 0x28
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
    const PacketDecision* packet = (const PacketDecision*)dec_packet;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	627b      	str	r3, [r7, #36]	@ 0x24

    DecBus clean_decision;
    memset(&clean_decision, 0, sizeof(clean_decision));
 8006618:	f107 0308 	add.w	r3, r7, #8
 800661c:	2218      	movs	r2, #24
 800661e:	2100      	movs	r1, #0
 8006620:	4618      	mov	r0, r3
 8006622:	f00f f85c 	bl	80156de <memset>
    Copy_DecBus(&clean_decision, &packet->decision);
 8006626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006628:	f107 0308 	add.w	r3, r7, #8
 800662c:	4611      	mov	r1, r2
 800662e:	4618      	mov	r0, r3
 8006630:	f7ff fe25 	bl	800627e <Copy_DecBus>

    __HAL_CRC_DR_RESET(&hcrc);
 8006634:	4b0d      	ldr	r3, [pc, #52]	@ (800666c <CRC_Check_Decision+0x60>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	689a      	ldr	r2, [r3, #8]
 800663a:	4b0c      	ldr	r3, [pc, #48]	@ (800666c <CRC_Check_Decision+0x60>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f042 0201 	orr.w	r2, r2, #1
 8006642:	609a      	str	r2, [r3, #8]
    uint32_t crc_calc =
        HAL_CRC_Calculate(&hcrc,
 8006644:	f107 0308 	add.w	r3, r7, #8
 8006648:	2218      	movs	r2, #24
 800664a:	4619      	mov	r1, r3
 800664c:	4807      	ldr	r0, [pc, #28]	@ (800666c <CRC_Check_Decision+0x60>)
 800664e:	f005 f8e5 	bl	800b81c <HAL_CRC_Calculate>
 8006652:	6238      	str	r0, [r7, #32]
                          (uint32_t*)&clean_decision,
                          sizeof(clean_decision));

    return (crc_calc == packet->crc);
 8006654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006656:	699b      	ldr	r3, [r3, #24]
 8006658:	6a3a      	ldr	r2, [r7, #32]
 800665a:	429a      	cmp	r2, r3
 800665c:	bf0c      	ite	eq
 800665e:	2301      	moveq	r3, #1
 8006660:	2300      	movne	r3, #0
 8006662:	b2db      	uxtb	r3, r3
}
 8006664:	4618      	mov	r0, r3
 8006666:	3728      	adds	r7, #40	@ 0x28
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	20001e2c 	.word	0x20001e2c

08006670 <IO_Read_Session>:
/* ========================================================================== */
/* 							   GPIO & SIGNALS                                 */
/* ========================================================================== */

boolean_T IO_Read_Session(void)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(SESSION_GPIO_Port, SESSION_Pin)
 8006674:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006678:	4805      	ldr	r0, [pc, #20]	@ (8006690 <IO_Read_Session+0x20>)
 800667a:	f005 ff33 	bl	800c4e4 <HAL_GPIO_ReadPin>
 800667e:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 8006680:	2b01      	cmp	r3, #1
 8006682:	bf0c      	ite	eq
 8006684:	2301      	moveq	r3, #1
 8006686:	2300      	movne	r3, #0
 8006688:	b2db      	uxtb	r3, r3
}
 800668a:	4618      	mov	r0, r3
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	48000800 	.word	0x48000800

08006694 <IO_Set_SlaveTalk>:

void IO_Set_SlaveTalk(void)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 8006698:	2201      	movs	r2, #1
 800669a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800669e:	4802      	ldr	r0, [pc, #8]	@ (80066a8 <IO_Set_SlaveTalk+0x14>)
 80066a0:	f005 ff38 	bl	800c514 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_SET);
}
 80066a4:	bf00      	nop
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	48000800 	.word	0x48000800

080066ac <IO_Reset_SlaveTalk>:

void IO_Reset_SlaveTalk(void)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(STALK_GPIO_Port,
 80066b0:	2200      	movs	r2, #0
 80066b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80066b6:	4802      	ldr	r0, [pc, #8]	@ (80066c0 <IO_Reset_SlaveTalk+0x14>)
 80066b8:	f005 ff2c 	bl	800c514 <HAL_GPIO_WritePin>
                      STALK_Pin,
                      GPIO_PIN_RESET);
}
 80066bc:	bf00      	nop
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	48000800 	.word	0x48000800

080066c4 <IO_Read_MasterTalk>:

boolean_T IO_Read_MasterTalk(void)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	af00      	add	r7, sp, #0
    return (HAL_GPIO_ReadPin(MTALK_GPIO_Port, MTALK_Pin)
 80066c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80066cc:	4805      	ldr	r0, [pc, #20]	@ (80066e4 <IO_Read_MasterTalk+0x20>)
 80066ce:	f005 ff09 	bl	800c4e4 <HAL_GPIO_ReadPin>
 80066d2:	4603      	mov	r3, r0
            == GPIO_PIN_SET);
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	bf0c      	ite	eq
 80066d8:	2301      	moveq	r3, #1
 80066da:	2300      	movne	r3, #0
 80066dc:	b2db      	uxtb	r3, r3
}
 80066de:	4618      	mov	r0, r3
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	48000800 	.word	0x48000800

080066e8 <Time_Get_Tick>:
/* ========================================================================== */
/* 							   TIMING & OS                                    */
/* ========================================================================== */

uint32_t Time_Get_Tick(void)
{
 80066e8:	b480      	push	{r7}
 80066ea:	af00      	add	r7, sp, #0
    /* Restituisce il valore corrente del Timer dedicato (microsecondi) */
    return __HAL_TIM_GET_COUNTER(&htim2);
 80066ec:	4b03      	ldr	r3, [pc, #12]	@ (80066fc <Time_Get_Tick+0x14>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr
 80066fc:	20001f98 	.word	0x20001f98

08006700 <Time_Check_Elapsed_us>:

boolean_T Time_Check_Elapsed_us(uint32_T start_time_us,
                                uint32_T min_elapsed_us)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 800670a:	4b09      	ldr	r3, [pc, #36]	@ (8006730 <Time_Check_Elapsed_us+0x30>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006710:	60fb      	str	r3, [r7, #12]
    /* Nota: Gestisce implicitamente l'overflow se uint32_t e timer sono a 32bit */
    return ((current_us - start_time_us) >= min_elapsed_us);
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	683a      	ldr	r2, [r7, #0]
 800671a:	429a      	cmp	r2, r3
 800671c:	bf94      	ite	ls
 800671e:	2301      	movls	r3, #1
 8006720:	2300      	movhi	r3, #0
 8006722:	b2db      	uxtb	r3, r3
}
 8006724:	4618      	mov	r0, r3
 8006726:	3714      	adds	r7, #20
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr
 8006730:	20001f98 	.word	0x20001f98

08006734 <Time_Check_Elapsed_ms>:

boolean_T Time_Check_Elapsed_ms(uint32_T start_time,
                                uint32_T min_elapsed_time_ms)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
    /* Conversione: min_elapsed_time  in ms, timer  in us */
    uint32_t current_us = __HAL_TIM_GET_COUNTER(&htim2);
 800673e:	4b0c      	ldr	r3, [pc, #48]	@ (8006770 <Time_Check_Elapsed_ms+0x3c>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006744:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed_us = current_us - start_time;
 8006746:	68fa      	ldr	r2, [r7, #12]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	1ad3      	subs	r3, r2, r3
 800674c:	60bb      	str	r3, [r7, #8]

    return (elapsed_us >= (min_elapsed_time_ms * 1000U));
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006754:	fb02 f303 	mul.w	r3, r2, r3
 8006758:	68ba      	ldr	r2, [r7, #8]
 800675a:	429a      	cmp	r2, r3
 800675c:	bf2c      	ite	cs
 800675e:	2301      	movcs	r3, #1
 8006760:	2300      	movcc	r3, #0
 8006762:	b2db      	uxtb	r3, r3
}
 8006764:	4618      	mov	r0, r3
 8006766:	3714      	adds	r7, #20
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr
 8006770:	20001f98 	.word	0x20001f98

08006774 <OS_Enter_Critical>:

void OS_Enter_Critical(void)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: disabilita context switch/interrupts */
    taskENTER_CRITICAL();
 8006778:	f00d ff46 	bl	8014608 <vPortEnterCritical>
}
 800677c:	bf00      	nop
 800677e:	bd80      	pop	{r7, pc}

08006780 <OS_Exit_Critical>:

void OS_Exit_Critical(void)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	af00      	add	r7, sp, #0
    /* Wrapper per macro FreeRTOS: riabilita */
    taskEXIT_CRITICAL();
 8006784:	f00d ff72 	bl	801466c <vPortExitCritical>
}
 8006788:	bf00      	nop
 800678a:	bd80      	pop	{r7, pc}

0800678c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8006790:	4b0d      	ldr	r3, [pc, #52]	@ (80067c8 <MX_CRC_Init+0x3c>)
 8006792:	4a0e      	ldr	r2, [pc, #56]	@ (80067cc <MX_CRC_Init+0x40>)
 8006794:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8006796:	4b0c      	ldr	r3, [pc, #48]	@ (80067c8 <MX_CRC_Init+0x3c>)
 8006798:	2200      	movs	r2, #0
 800679a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800679c:	4b0a      	ldr	r3, [pc, #40]	@ (80067c8 <MX_CRC_Init+0x3c>)
 800679e:	2200      	movs	r2, #0
 80067a0:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80067a2:	4b09      	ldr	r3, [pc, #36]	@ (80067c8 <MX_CRC_Init+0x3c>)
 80067a4:	2200      	movs	r2, #0
 80067a6:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80067a8:	4b07      	ldr	r3, [pc, #28]	@ (80067c8 <MX_CRC_Init+0x3c>)
 80067aa:	2200      	movs	r2, #0
 80067ac:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80067ae:	4b06      	ldr	r3, [pc, #24]	@ (80067c8 <MX_CRC_Init+0x3c>)
 80067b0:	2201      	movs	r2, #1
 80067b2:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80067b4:	4804      	ldr	r0, [pc, #16]	@ (80067c8 <MX_CRC_Init+0x3c>)
 80067b6:	f004 ffcd 	bl	800b754 <HAL_CRC_Init>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d001      	beq.n	80067c4 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80067c0:	f001 fcd2 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80067c4:	bf00      	nop
 80067c6:	bd80      	pop	{r7, pc}
 80067c8:	20001e2c 	.word	0x20001e2c
 80067cc:	40023000 	.word	0x40023000

080067d0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b085      	sub	sp, #20
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a0a      	ldr	r2, [pc, #40]	@ (8006808 <HAL_CRC_MspInit+0x38>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d10b      	bne.n	80067fa <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80067e2:	4b0a      	ldr	r3, [pc, #40]	@ (800680c <HAL_CRC_MspInit+0x3c>)
 80067e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067e6:	4a09      	ldr	r2, [pc, #36]	@ (800680c <HAL_CRC_MspInit+0x3c>)
 80067e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80067ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80067ee:	4b07      	ldr	r3, [pc, #28]	@ (800680c <HAL_CRC_MspInit+0x3c>)
 80067f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80067f6:	60fb      	str	r3, [r7, #12]
 80067f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80067fa:	bf00      	nop
 80067fc:	3714      	adds	r7, #20
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr
 8006806:	bf00      	nop
 8006808:	40023000 	.word	0x40023000
 800680c:	40021000 	.word	0x40021000

08006810 <DWD_Init>:
#include "deadline_watchdog.h"
#include "FreeRTOS.h"
#include "task.h"

void DWD_Init(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim, uint32_t target_mask, DWD_Callback_t callback)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	60b9      	str	r1, [r7, #8]
 800681a:	607a      	str	r2, [r7, #4]
 800681c:	603b      	str	r3, [r7, #0]
    hwd->htim = htim;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	68ba      	ldr	r2, [r7, #8]
 8006822:	601a      	str	r2, [r3, #0]
    hwd->target_mask = target_mask;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	605a      	str	r2, [r3, #4]
    hwd->on_deadline_cb = callback;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	683a      	ldr	r2, [r7, #0]
 800682e:	60da      	str	r2, [r3, #12]

    hwd->current_mask = 0;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	609a      	str	r2, [r3, #8]

    __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2200      	movs	r2, #0
 800683e:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_CLEAR_FLAG(hwd->htim, TIM_FLAG_UPDATE);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f06f 0201 	mvn.w	r2, #1
 800684a:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(hwd->htim);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4618      	mov	r0, r3
 8006852:	f006 ffe1 	bl	800d818 <HAL_TIM_Base_Start_IT>
}
 8006856:	bf00      	nop
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}

0800685e <DWD_Notify>:

void DWD_Notify(Deadline_Watchdog_t *hwd, uint32_t flag)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b082      	sub	sp, #8
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
 8006866:	6039      	str	r1, [r7, #0]
    taskENTER_CRITICAL();
 8006868:	f00d fece 	bl	8014608 <vPortEnterCritical>
    hwd->current_mask |= flag;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	689a      	ldr	r2, [r3, #8]
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	431a      	orrs	r2, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	609a      	str	r2, [r3, #8]
    if (hwd->current_mask == hwd->target_mask)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	689a      	ldr	r2, [r3, #8]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	429a      	cmp	r2, r3
 8006882:	d107      	bne.n	8006894 <DWD_Notify+0x36>
    {
        hwd->current_mask = 0;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	609a      	str	r2, [r3, #8]
        __HAL_TIM_SET_COUNTER(hwd->htim, 0);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2200      	movs	r2, #0
 8006892:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    taskEXIT_CRITICAL();
 8006894:	f00d feea 	bl	801466c <vPortExitCritical>
}
 8006898:	bf00      	nop
 800689a:	3708      	adds	r7, #8
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <DWD_CheckStatus>:

void DWD_CheckStatus(Deadline_Watchdog_t *hwd, TIM_HandleTypeDef *htim_irq)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b082      	sub	sp, #8
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	6039      	str	r1, [r7, #0]
    if (htim_irq->Instance == hwd->htim->Instance)
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d10b      	bne.n	80068d0 <DWD_CheckStatus+0x30>
    {
        HAL_TIM_Base_Stop_IT(hwd->htim);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4618      	mov	r0, r3
 80068be:	f007 f823 	bl	800d908 <HAL_TIM_Base_Stop_IT>

        if (hwd->on_deadline_cb != NULL)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d002      	beq.n	80068d0 <DWD_CheckStatus+0x30>
        {
            hwd->on_deadline_cb();
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	4798      	blx	r3
        }
    }
}
 80068d0:	bf00      	nop
 80068d2:	3708      	adds	r7, #8
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80068de:	4b1a      	ldr	r3, [pc, #104]	@ (8006948 <MX_DMA_Init+0x70>)
 80068e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068e2:	4a19      	ldr	r2, [pc, #100]	@ (8006948 <MX_DMA_Init+0x70>)
 80068e4:	f043 0304 	orr.w	r3, r3, #4
 80068e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80068ea:	4b17      	ldr	r3, [pc, #92]	@ (8006948 <MX_DMA_Init+0x70>)
 80068ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068ee:	f003 0304 	and.w	r3, r3, #4
 80068f2:	607b      	str	r3, [r7, #4]
 80068f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80068f6:	4b14      	ldr	r3, [pc, #80]	@ (8006948 <MX_DMA_Init+0x70>)
 80068f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068fa:	4a13      	ldr	r2, [pc, #76]	@ (8006948 <MX_DMA_Init+0x70>)
 80068fc:	f043 0301 	orr.w	r3, r3, #1
 8006900:	6493      	str	r3, [r2, #72]	@ 0x48
 8006902:	4b11      	ldr	r3, [pc, #68]	@ (8006948 <MX_DMA_Init+0x70>)
 8006904:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006906:	f003 0301 	and.w	r3, r3, #1
 800690a:	603b      	str	r3, [r7, #0]
 800690c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800690e:	2200      	movs	r2, #0
 8006910:	2105      	movs	r1, #5
 8006912:	200b      	movs	r0, #11
 8006914:	f004 fef6 	bl	800b704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006918:	200b      	movs	r0, #11
 800691a:	f004 ff0d 	bl	800b738 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800691e:	2200      	movs	r2, #0
 8006920:	2105      	movs	r1, #5
 8006922:	200c      	movs	r0, #12
 8006924:	f004 feee 	bl	800b704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8006928:	200c      	movs	r0, #12
 800692a:	f004 ff05 	bl	800b738 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800692e:	2200      	movs	r2, #0
 8006930:	2100      	movs	r1, #0
 8006932:	200d      	movs	r0, #13
 8006934:	f004 fee6 	bl	800b704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8006938:	200d      	movs	r0, #13
 800693a:	f004 fefd 	bl	800b738 <HAL_NVIC_EnableIRQ>

}
 800693e:	bf00      	nop
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	40021000 	.word	0x40021000

0800694c <encoder_init>:
#include "encoder.h"
#include "gpio.h"

Encoder_Status_t encoder_init(EncoderHandle* enc, TIM_HandleTypeDef* htim, const Encoder_Calibration_t* calib, float reading_period_ms)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	607a      	str	r2, [r7, #4]
 8006958:	ed87 0a00 	vstr	s0, [r7]
    if ((enc == NULL) || (htim == NULL) || (calib == NULL)) {
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d005      	beq.n	800696e <encoder_init+0x22>
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d002      	beq.n	800696e <encoder_init+0x22>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d102      	bne.n	8006974 <encoder_init+0x28>
        return ENCODER_ERR;
 800696e:	f04f 33ff 	mov.w	r3, #4294967295
 8006972:	e025      	b.n	80069c0 <encoder_init+0x74>
    }

    enc->htim = htim;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	601a      	str	r2, [r3, #0]
    enc->prev_count = __HAL_TIM_GET_COUNTER(htim);
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	605a      	str	r2, [r3, #4]
    enc->arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	609a      	str	r2, [r3, #8]
    enc->reading_period = reading_period_ms / 1000.0f;
 800698e:	ed97 7a00 	vldr	s14, [r7]
 8006992:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80069c8 <encoder_init+0x7c>
 8006996:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	edc3 7a03 	vstr	s15, [r3, #12]
    enc->calib = *calib;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	3310      	adds	r3, #16
 80069a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80069aa:	e883 0003 	stmia.w	r3, {r0, r1}
    enc->velocity = 0.0f;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f04f 0200 	mov.w	r2, #0
 80069b4:	619a      	str	r2, [r3, #24]

    HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 80069b6:	213c      	movs	r1, #60	@ 0x3c
 80069b8:	68b8      	ldr	r0, [r7, #8]
 80069ba:	f007 fda9 	bl	800e510 <HAL_TIM_Encoder_Start>
    return ENCODER_OK;
 80069be:	2300      	movs	r3, #0
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	447a0000 	.word	0x447a0000

080069cc <encoder_readRPM>:




Encoder_Status_t encoder_readRPM(EncoderHandle* enc){
 80069cc:	b5b0      	push	{r4, r5, r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]

	if ((enc == NULL) || (enc->htim == NULL)) {
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d003      	beq.n	80069e2 <encoder_readRPM+0x16>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d102      	bne.n	80069e8 <encoder_readRPM+0x1c>
		return ENCODER_ERR;
 80069e2:	f04f 33ff 	mov.w	r3, #4294967295
 80069e6:	e0b8      	b.n	8006b5a <encoder_readRPM+0x18e>
	}

	float diff;
	uint32_t cnt = __HAL_TIM_GET_COUNTER(enc->htim);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f0:	60bb      	str	r3, [r7, #8]

	if(enc->prev_count == cnt){
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d107      	bne.n	8006a0c <encoder_readRPM+0x40>
	  diff = 0;
 80069fc:	f04f 0300 	mov.w	r3, #0
 8006a00:	60fb      	str	r3, [r7, #12]
	  enc->velocity = 0;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f04f 0200 	mov.w	r2, #0
 8006a08:	619a      	str	r2, [r3, #24]
 8006a0a:	e08d      	b.n	8006b28 <encoder_readRPM+0x15c>
	}

	else if (__HAL_TIM_IS_TIM_COUNTING_DOWN(enc->htim)) {
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 0310 	and.w	r3, r3, #16
 8006a18:	2b10      	cmp	r3, #16
 8006a1a:	d138      	bne.n	8006a8e <encoder_readRPM+0xc2>

	  if (cnt < enc->prev_count)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d20a      	bcs.n	8006a3c <encoder_readRPM+0x70>
		  diff = enc->prev_count - cnt;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	ee07 3a90 	vmov	s15, r3
 8006a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a36:	edc7 7a03 	vstr	s15, [r7, #12]
 8006a3a:	e00c      	b.n	8006a56 <encoder_readRPM+0x8a>

	  else
		  diff = (enc->arr - cnt) + enc->prev_count;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	689a      	ldr	r2, [r3, #8]
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	1ad2      	subs	r2, r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	4413      	add	r3, r2
 8006a4a:	ee07 3a90 	vmov	s15, r3
 8006a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a52:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = (60.0f * diff) /
 8006a56:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a5a:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8006b64 <encoder_readRPM+0x198>
 8006a5e:	ee67 6a87 	vmul.f32	s13, s15, s14
	                  (enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	8a1b      	ldrh	r3, [r3, #16]
 8006a66:	ee07 3a90 	vmov	s15, r3
 8006a6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	edd3 7a03 	vldr	s15, [r3, #12]
 8006a74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	edd3 7a05 	vldr	s15, [r3, #20]
 8006a7e:	ee27 7a27 	vmul.f32	s14, s14, s15
	  enc->velocity = (60.0f * diff) /
 8006a82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	edc3 7a06 	vstr	s15, [r3, #24]
 8006a8c:	e04c      	b.n	8006b28 <encoder_readRPM+0x15c>
	}

	else {
	  if (cnt > enc->prev_count)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d90a      	bls.n	8006aae <encoder_readRPM+0xe2>
		  diff = cnt - enc->prev_count;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	68ba      	ldr	r2, [r7, #8]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	ee07 3a90 	vmov	s15, r3
 8006aa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aa8:	edc7 7a03 	vstr	s15, [r7, #12]
 8006aac:	e00c      	b.n	8006ac8 <encoder_readRPM+0xfc>
	  else
		  diff = (enc->arr - enc->prev_count) + cnt;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689a      	ldr	r2, [r3, #8]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	1ad2      	subs	r2, r2, r3
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	4413      	add	r3, r2
 8006abc:	ee07 3a90 	vmov	s15, r3
 8006ac0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ac4:	edc7 7a03 	vstr	s15, [r7, #12]

	  enc->velocity = -(60.0 * diff) /
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f7f9 fd65 	bl	8000598 <__aeabi_f2d>
 8006ace:	f04f 0200 	mov.w	r2, #0
 8006ad2:	4b25      	ldr	r3, [pc, #148]	@ (8006b68 <encoder_readRPM+0x19c>)
 8006ad4:	f7f9 fdb8 	bl	8000648 <__aeabi_dmul>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	460b      	mov	r3, r1
 8006adc:	4614      	mov	r4, r2
 8006ade:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
			  (enc->calib.pulses_per_rev * enc->reading_period * enc->calib.gear_ratio);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	8a1b      	ldrh	r3, [r3, #16]
 8006ae6:	ee07 3a90 	vmov	s15, r3
 8006aea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	edd3 7a03 	vldr	s15, [r3, #12]
 8006af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	edd3 7a05 	vldr	s15, [r3, #20]
 8006afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b02:	ee17 0a90 	vmov	r0, s15
 8006b06:	f7f9 fd47 	bl	8000598 <__aeabi_f2d>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	460b      	mov	r3, r1
	  enc->velocity = -(60.0 * diff) /
 8006b0e:	4620      	mov	r0, r4
 8006b10:	4629      	mov	r1, r5
 8006b12:	f7f9 fec3 	bl	800089c <__aeabi_ddiv>
 8006b16:	4602      	mov	r2, r0
 8006b18:	460b      	mov	r3, r1
 8006b1a:	4610      	mov	r0, r2
 8006b1c:	4619      	mov	r1, r3
 8006b1e:	f7fa f86b 	bl	8000bf8 <__aeabi_d2f>
 8006b22:	4602      	mov	r2, r0
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	619a      	str	r2, [r3, #24]
	}

	if ((enc->htim->Instance->SMCR & 0x3) == 0x3)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f003 0303 	and.w	r3, r3, #3
 8006b34:	2b03      	cmp	r3, #3
 8006b36:	d109      	bne.n	8006b4c <encoder_readRPM+0x180>
		enc->velocity /= 2;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	ed93 7a06 	vldr	s14, [r3, #24]
 8006b3e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006b42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	edc3 7a06 	vstr	s15, [r3, #24]

	enc->prev_count = __HAL_TIM_GET_COUNTER(enc->htim);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	605a      	str	r2, [r3, #4]

    return ENCODER_OK;
 8006b58:	2300      	movs	r3, #0
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bdb0      	pop	{r4, r5, r7, pc}
 8006b62:	bf00      	nop
 8006b64:	42700000 	.word	0x42700000
 8006b68:	404e0000 	.word	0x404e0000

08006b6c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b088      	sub	sp, #32
 8006b70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b72:	f107 030c 	add.w	r3, r7, #12
 8006b76:	2200      	movs	r2, #0
 8006b78:	601a      	str	r2, [r3, #0]
 8006b7a:	605a      	str	r2, [r3, #4]
 8006b7c:	609a      	str	r2, [r3, #8]
 8006b7e:	60da      	str	r2, [r3, #12]
 8006b80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006b82:	4b45      	ldr	r3, [pc, #276]	@ (8006c98 <MX_GPIO_Init+0x12c>)
 8006b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b86:	4a44      	ldr	r2, [pc, #272]	@ (8006c98 <MX_GPIO_Init+0x12c>)
 8006b88:	f043 0304 	orr.w	r3, r3, #4
 8006b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b8e:	4b42      	ldr	r3, [pc, #264]	@ (8006c98 <MX_GPIO_Init+0x12c>)
 8006b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b92:	f003 0304 	and.w	r3, r3, #4
 8006b96:	60bb      	str	r3, [r7, #8]
 8006b98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b9a:	4b3f      	ldr	r3, [pc, #252]	@ (8006c98 <MX_GPIO_Init+0x12c>)
 8006b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b9e:	4a3e      	ldr	r2, [pc, #248]	@ (8006c98 <MX_GPIO_Init+0x12c>)
 8006ba0:	f043 0301 	orr.w	r3, r3, #1
 8006ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8006c98 <MX_GPIO_Init+0x12c>)
 8006ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	607b      	str	r3, [r7, #4]
 8006bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006bb2:	4b39      	ldr	r3, [pc, #228]	@ (8006c98 <MX_GPIO_Init+0x12c>)
 8006bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bb6:	4a38      	ldr	r2, [pc, #224]	@ (8006c98 <MX_GPIO_Init+0x12c>)
 8006bb8:	f043 0302 	orr.w	r3, r3, #2
 8006bbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006bbe:	4b36      	ldr	r3, [pc, #216]	@ (8006c98 <MX_GPIO_Init+0x12c>)
 8006bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bc2:	f003 0302 	and.w	r3, r3, #2
 8006bc6:	603b      	str	r3, [r7, #0]
 8006bc8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STALK_GPIO_Port, STALK_Pin, GPIO_PIN_RESET);
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006bd0:	4832      	ldr	r0, [pc, #200]	@ (8006c9c <MX_GPIO_Init+0x130>)
 8006bd2:	f005 fc9f 	bl	800c514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FB_LED_WHITE_GPIO_Port, FB_LED_WHITE_Pin, GPIO_PIN_RESET);
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006bdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006be0:	f005 fc98 	bl	800c514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin, GPIO_PIN_RESET);
 8006be4:	2200      	movs	r2, #0
 8006be6:	2138      	movs	r1, #56	@ 0x38
 8006be8:	482d      	ldr	r0, [pc, #180]	@ (8006ca0 <MX_GPIO_Init+0x134>)
 8006bea:	f005 fc93 	bl	800c514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MTALK_Pin */
  GPIO_InitStruct.Pin = MTALK_Pin;
 8006bee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006bf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MTALK_GPIO_Port, &GPIO_InitStruct);
 8006bfc:	f107 030c 	add.w	r3, r7, #12
 8006c00:	4619      	mov	r1, r3
 8006c02:	4826      	ldr	r0, [pc, #152]	@ (8006c9c <MX_GPIO_Init+0x130>)
 8006c04:	f005 faec 	bl	800c1e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : STALK_Pin */
  GPIO_InitStruct.Pin = STALK_Pin;
 8006c08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c12:	2300      	movs	r3, #0
 8006c14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c16:	2300      	movs	r3, #0
 8006c18:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STALK_GPIO_Port, &GPIO_InitStruct);
 8006c1a:	f107 030c 	add.w	r3, r7, #12
 8006c1e:	4619      	mov	r1, r3
 8006c20:	481e      	ldr	r0, [pc, #120]	@ (8006c9c <MX_GPIO_Init+0x130>)
 8006c22:	f005 fadd 	bl	800c1e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FB_LED_WHITE_Pin */
  GPIO_InitStruct.Pin = FB_LED_WHITE_Pin;
 8006c26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c30:	2300      	movs	r3, #0
 8006c32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c34:	2300      	movs	r3, #0
 8006c36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FB_LED_WHITE_GPIO_Port, &GPIO_InitStruct);
 8006c38:	f107 030c 	add.w	r3, r7, #12
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006c42:	f005 facd 	bl	800c1e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SESSION_Pin */
  GPIO_InitStruct.Pin = SESSION_Pin;
 8006c46:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006c4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006c4c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006c50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006c52:	2302      	movs	r3, #2
 8006c54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SESSION_GPIO_Port, &GPIO_InitStruct);
 8006c56:	f107 030c 	add.w	r3, r7, #12
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	480f      	ldr	r0, [pc, #60]	@ (8006c9c <MX_GPIO_Init+0x130>)
 8006c5e:	f005 fabf 	bl	800c1e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : FB_LED_RED_Pin FA_LED_WHITE_Pin FA_LED_RED_Pin */
  GPIO_InitStruct.Pin = FB_LED_RED_Pin|FA_LED_WHITE_Pin|FA_LED_RED_Pin;
 8006c62:	2338      	movs	r3, #56	@ 0x38
 8006c64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c66:	2301      	movs	r3, #1
 8006c68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c72:	f107 030c 	add.w	r3, r7, #12
 8006c76:	4619      	mov	r1, r3
 8006c78:	4809      	ldr	r0, [pc, #36]	@ (8006ca0 <MX_GPIO_Init+0x134>)
 8006c7a:	f005 fab1 	bl	800c1e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8006c7e:	2200      	movs	r2, #0
 8006c80:	2105      	movs	r1, #5
 8006c82:	2028      	movs	r0, #40	@ 0x28
 8006c84:	f004 fd3e 	bl	800b704 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006c88:	2028      	movs	r0, #40	@ 0x28
 8006c8a:	f004 fd55 	bl	800b738 <HAL_NVIC_EnableIRQ>

}
 8006c8e:	bf00      	nop
 8006c90:	3720      	adds	r7, #32
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	40021000 	.word	0x40021000
 8006c9c:	48000800 	.word	0x48000800
 8006ca0:	48000400 	.word	0x48000400

08006ca4 <led_init>:




int8_t led_init(led_t* led, GPIO_TypeDef* GPIOx[LED_COUNT], uint16_t GPIO_Pin[LED_COUNT], led_state_t init_state,pin_state_t init_pin_state[LED_COUNT], uint8_t toggle_steps)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b086      	sub	sp, #24
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	70fb      	strb	r3, [r7, #3]

	int8_t res = LED_ERR;
 8006cb2:	23ff      	movs	r3, #255	@ 0xff
 8006cb4:	75fb      	strb	r3, [r7, #23]

	if(led)
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d040      	beq.n	8006d3e <led_init+0x9a>
	{

		led->state = init_state;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	78fa      	ldrb	r2, [r7, #3]
 8006cc0:	731a      	strb	r2, [r3, #12]
		led->step = 0;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	735a      	strb	r2, [r3, #13]
		led->toggle_steps = toggle_steps;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006cce:	741a      	strb	r2, [r3, #16]


		for(uint8_t i = 0; i < LED_COUNT; i++){
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	75bb      	strb	r3, [r7, #22]
 8006cd4:	e02e      	b.n	8006d34 <led_init+0x90>
			led->pin[i] = GPIO_Pin[i];
 8006cd6:	7dbb      	ldrb	r3, [r7, #22]
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	687a      	ldr	r2, [r7, #4]
 8006cdc:	4413      	add	r3, r2
 8006cde:	7dba      	ldrb	r2, [r7, #22]
 8006ce0:	8819      	ldrh	r1, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	3204      	adds	r2, #4
 8006ce6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			led->port[i] = GPIOx[i];
 8006cea:	7dbb      	ldrb	r3, [r7, #22]
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	68ba      	ldr	r2, [r7, #8]
 8006cf0:	4413      	add	r3, r2
 8006cf2:	7dba      	ldrb	r2, [r7, #22]
 8006cf4:	6819      	ldr	r1, [r3, #0]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			led->pinState[i] = init_pin_state[i];
 8006cfc:	7dbb      	ldrb	r3, [r7, #22]
 8006cfe:	6a3a      	ldr	r2, [r7, #32]
 8006d00:	441a      	add	r2, r3
 8006d02:	7dbb      	ldrb	r3, [r7, #22]
 8006d04:	7811      	ldrb	r1, [r2, #0]
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	4413      	add	r3, r2
 8006d0a:	460a      	mov	r2, r1
 8006d0c:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(led->port[i], led->pin[i], led->pinState[i]);
 8006d0e:	7dba      	ldrb	r2, [r7, #22]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006d16:	7dba      	ldrb	r2, [r7, #22]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	3204      	adds	r2, #4
 8006d1c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8006d20:	7dbb      	ldrb	r3, [r7, #22]
 8006d22:	68fa      	ldr	r2, [r7, #12]
 8006d24:	4413      	add	r3, r2
 8006d26:	7b9b      	ldrb	r3, [r3, #14]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	f005 fbf3 	bl	800c514 <HAL_GPIO_WritePin>
		for(uint8_t i = 0; i < LED_COUNT; i++){
 8006d2e:	7dbb      	ldrb	r3, [r7, #22]
 8006d30:	3301      	adds	r3, #1
 8006d32:	75bb      	strb	r3, [r7, #22]
 8006d34:	7dbb      	ldrb	r3, [r7, #22]
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d9cd      	bls.n	8006cd6 <led_init+0x32>
		}

		res = LED_OK;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	75fb      	strb	r3, [r7, #23]
	}

	return res;
 8006d3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3718      	adds	r7, #24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}

08006d4a <led_write>:


int8_t led_write(led_t* led, pin_state_t status, controlled_led_t controlled_led)
{
 8006d4a:	b580      	push	{r7, lr}
 8006d4c:	b084      	sub	sp, #16
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
 8006d52:	460b      	mov	r3, r1
 8006d54:	70fb      	strb	r3, [r7, #3]
 8006d56:	4613      	mov	r3, r2
 8006d58:	70bb      	strb	r3, [r7, #2]
	int8_t res = LED_ERR;
 8006d5a:	23ff      	movs	r3, #255	@ 0xff
 8006d5c:	73fb      	strb	r3, [r7, #15]

	if(led)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d016      	beq.n	8006d92 <led_write+0x48>
	{
		led->pinState[controlled_led] = status;
 8006d64:	78bb      	ldrb	r3, [r7, #2]
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	4413      	add	r3, r2
 8006d6a:	78fa      	ldrb	r2, [r7, #3]
 8006d6c:	739a      	strb	r2, [r3, #14]
		HAL_GPIO_WritePin(led->port[controlled_led], led->pin[controlled_led], led->pinState[controlled_led]);
 8006d6e:	78ba      	ldrb	r2, [r7, #2]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006d76:	78ba      	ldrb	r2, [r7, #2]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	3204      	adds	r2, #4
 8006d7c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8006d80:	78bb      	ldrb	r3, [r7, #2]
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	4413      	add	r3, r2
 8006d86:	7b9b      	ldrb	r3, [r3, #14]
 8006d88:	461a      	mov	r2, r3
 8006d8a:	f005 fbc3 	bl	800c514 <HAL_GPIO_WritePin>
		res = LED_OK;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3710      	adds	r7, #16
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <led_on>:



int8_t led_on(led_t* led, controlled_led_t controlled_led)
{
 8006d9e:	b580      	push	{r7, lr}
 8006da0:	b082      	sub	sp, #8
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
 8006da6:	460b      	mov	r3, r1
 8006da8:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 1, controlled_led);
 8006daa:	78fb      	ldrb	r3, [r7, #3]
 8006dac:	461a      	mov	r2, r3
 8006dae:	2101      	movs	r1, #1
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f7ff ffca 	bl	8006d4a <led_write>
 8006db6:	4603      	mov	r3, r0
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3708      	adds	r7, #8
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <led_off>:

int8_t led_off(led_t* led, controlled_led_t controlled_led)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	70fb      	strb	r3, [r7, #3]
	return led_write(led, 0, controlled_led);
 8006dcc:	78fb      	ldrb	r3, [r7, #3]
 8006dce:	461a      	mov	r2, r3
 8006dd0:	2100      	movs	r1, #0
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7ff ffb9 	bl	8006d4a <led_write>
 8006dd8:	4603      	mov	r3, r0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
	...

08006de4 <led_step>:

	return res;
}


int8_t led_step(led_t* led, led_state_t state){
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b084      	sub	sp, #16
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	460b      	mov	r3, r1
 8006dee:	70fb      	strb	r3, [r7, #3]

	if(!led) return LED_ERR;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d102      	bne.n	8006dfc <led_step+0x18>
 8006df6:	f04f 33ff 	mov.w	r3, #4294967295
 8006dfa:	e060      	b.n	8006ebe <led_step+0xda>


	int8_t res = LED_ERR;
 8006dfc:	23ff      	movs	r3, #255	@ 0xff
 8006dfe:	73fb      	strb	r3, [r7, #15]

	if (state != led->state){
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	7b1b      	ldrb	r3, [r3, #12]
 8006e04:	78fa      	ldrb	r2, [r7, #3]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d005      	beq.n	8006e16 <led_step+0x32>

			led->step = 0;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	735a      	strb	r2, [r3, #13]
			led->state = state;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	78fa      	ldrb	r2, [r7, #3]
 8006e14:	731a      	strb	r2, [r3, #12]
	}


	switch(state){
 8006e16:	78fb      	ldrb	r3, [r7, #3]
 8006e18:	2b04      	cmp	r3, #4
 8006e1a:	d83a      	bhi.n	8006e92 <led_step+0xae>
 8006e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8006e24 <led_step+0x40>)
 8006e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e22:	bf00      	nop
 8006e24:	08006e39 	.word	0x08006e39
 8006e28:	08006e4b 	.word	0x08006e4b
 8006e2c:	08006e5d 	.word	0x08006e5d
 8006e30:	08006e6f 	.word	0x08006e6f
 8006e34:	08006e81 	.word	0x08006e81

		case OFF:
			if(led_mode_off(led) == LED_OK){
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f000 f845 	bl	8006ec8 <led_mode_off>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d131      	bne.n	8006ea8 <led_step+0xc4>
				res = LED_OK;
 8006e44:	2300      	movs	r3, #0
 8006e46:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006e48:	e02e      	b.n	8006ea8 <led_step+0xc4>

		case WHITE:
			if(led_mode_white(led) == LED_OK){
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f864 	bl	8006f18 <led_mode_white>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d12a      	bne.n	8006eac <led_step+0xc8>
				res = LED_OK;
 8006e56:	2300      	movs	r3, #0
 8006e58:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006e5a:	e027      	b.n	8006eac <led_step+0xc8>

		case RED:
			if(led_mode_red(led) == LED_OK){
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 f883 	bl	8006f68 <led_mode_red>
 8006e62:	4603      	mov	r3, r0
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d123      	bne.n	8006eb0 <led_step+0xcc>
				res = LED_OK;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006e6c:	e020      	b.n	8006eb0 <led_step+0xcc>

		case BLINKING_RED:
			if(led_mode_blinking_red(led) == LED_OK){
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 f8a2 	bl	8006fb8 <led_mode_blinking_red>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d11c      	bne.n	8006eb4 <led_step+0xd0>
				res = LED_OK;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006e7e:	e019      	b.n	8006eb4 <led_step+0xd0>

		case BLINKING_WHITE:
			if(led_mode_blinking_white(led) == LED_OK){
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f000 f8d8 	bl	8007036 <led_mode_blinking_white>
 8006e86:	4603      	mov	r3, r0
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d115      	bne.n	8006eb8 <led_step+0xd4>
				res = LED_OK;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8006e90:	e012      	b.n	8006eb8 <led_step+0xd4>

		default:
			led_off(led, LED_WHITE);
 8006e92:	2101      	movs	r1, #1
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f7ff ff93 	bl	8006dc0 <led_off>
			led_off(led, LED_RED);
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f7ff ff8f 	bl	8006dc0 <led_off>
			res = LED_ERR;
 8006ea2:	23ff      	movs	r3, #255	@ 0xff
 8006ea4:	73fb      	strb	r3, [r7, #15]
			break;
 8006ea6:	e008      	b.n	8006eba <led_step+0xd6>
			break;
 8006ea8:	bf00      	nop
 8006eaa:	e006      	b.n	8006eba <led_step+0xd6>
			break;
 8006eac:	bf00      	nop
 8006eae:	e004      	b.n	8006eba <led_step+0xd6>
			break;
 8006eb0:	bf00      	nop
 8006eb2:	e002      	b.n	8006eba <led_step+0xd6>
			break;
 8006eb4:	bf00      	nop
 8006eb6:	e000      	b.n	8006eba <led_step+0xd6>
			break;
 8006eb8:	bf00      	nop

	}



	return res;
 8006eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3710      	adds	r7, #16
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop

08006ec8 <led_mode_off>:



static int8_t led_mode_off( led_t* led){
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b084      	sub	sp, #16
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	7b5b      	ldrb	r3, [r3, #13]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d001      	beq.n	8006edc <led_mode_off+0x14>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	e019      	b.n	8006f10 <led_mode_off+0x48>


	int8_t res = LED_ERR;
 8006edc:	23ff      	movs	r3, #255	@ 0xff
 8006ede:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 8006ee0:	2100      	movs	r1, #0
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f7ff ff6c 	bl	8006dc0 <led_off>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d10e      	bne.n	8006f0c <led_mode_off+0x44>
 8006eee:	2101      	movs	r1, #1
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f7ff ff65 	bl	8006dc0 <led_off>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d107      	bne.n	8006f0c <led_mode_off+0x44>
		led->step++;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	7b5b      	ldrb	r3, [r3, #13]
 8006f00:	3301      	adds	r3, #1
 8006f02:	b2da      	uxtb	r2, r3
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <led_mode_white>:


static int8_t led_mode_white( led_t* led){
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
	if(led->step != 0) return LED_OK;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	7b5b      	ldrb	r3, [r3, #13]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d001      	beq.n	8006f2c <led_mode_white+0x14>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	e019      	b.n	8006f60 <led_mode_white+0x48>

	int8_t res = LED_ERR;
 8006f2c:	23ff      	movs	r3, #255	@ 0xff
 8006f2e:	73fb      	strb	r3, [r7, #15]

	if(led_off(led, LED_RED) == LED_OK && led_on(led, LED_WHITE) == LED_OK){
 8006f30:	2100      	movs	r1, #0
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f7ff ff44 	bl	8006dc0 <led_off>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d10e      	bne.n	8006f5c <led_mode_white+0x44>
 8006f3e:	2101      	movs	r1, #1
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f7ff ff2c 	bl	8006d9e <led_on>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d107      	bne.n	8006f5c <led_mode_white+0x44>
		led->step++;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	7b5b      	ldrb	r3, [r3, #13]
 8006f50:	3301      	adds	r3, #1
 8006f52:	b2da      	uxtb	r2, r3
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <led_mode_red>:


static int8_t led_mode_red( led_t* led){
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]

	if(led->step != 0) return LED_OK;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	7b5b      	ldrb	r3, [r3, #13]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d001      	beq.n	8006f7c <led_mode_red+0x14>
 8006f78:	2300      	movs	r3, #0
 8006f7a:	e019      	b.n	8006fb0 <led_mode_red+0x48>

	int8_t res = LED_ERR;
 8006f7c:	23ff      	movs	r3, #255	@ 0xff
 8006f7e:	73fb      	strb	r3, [r7, #15]

	if(led_on(led, LED_RED) == LED_OK && led_off(led, LED_WHITE) == LED_OK){
 8006f80:	2100      	movs	r1, #0
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7ff ff0b 	bl	8006d9e <led_on>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10e      	bne.n	8006fac <led_mode_red+0x44>
 8006f8e:	2101      	movs	r1, #1
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7ff ff15 	bl	8006dc0 <led_off>
 8006f96:	4603      	mov	r3, r0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d107      	bne.n	8006fac <led_mode_red+0x44>
		led->step++;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	7b5b      	ldrb	r3, [r3, #13]
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	b2da      	uxtb	r2, r3
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	735a      	strb	r2, [r3, #13]
		res = LED_OK;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3710      	adds	r7, #16
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <led_mode_blinking_red>:
	return res;
}*/



static int8_t led_mode_blinking_red( led_t* led){
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
	int8_t res = LED_ERR;
 8006fc0:	23ff      	movs	r3, #255	@ 0xff
 8006fc2:	73fb      	strb	r3, [r7, #15]

	if(led->pinState[LED_WHITE] != GPIO_PIN_RESET)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	7bdb      	ldrb	r3, [r3, #15]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d005      	beq.n	8006fd8 <led_mode_blinking_red+0x20>
		res = led_off(led, LED_WHITE);
 8006fcc:	2101      	movs	r1, #1
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f7ff fef6 	bl	8006dc0 <led_off>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	73fb      	strb	r3, [r7, #15]


	if(led->step == 0 && led->pinState[LED_RED] != GPIO_PIN_SET){
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	7b5b      	ldrb	r3, [r3, #13]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d109      	bne.n	8006ff4 <led_mode_blinking_red+0x3c>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	7b9b      	ldrb	r3, [r3, #14]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d005      	beq.n	8006ff4 <led_mode_blinking_red+0x3c>
		res = led_on(led,LED_RED);
 8006fe8:	2100      	movs	r1, #0
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7ff fed7 	bl	8006d9e <led_on>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	73fb      	strb	r3, [r7, #15]
	}


	if(led->step == RED_STEPS_ON && led->pinState[LED_RED] != GPIO_PIN_RESET){
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	7b5b      	ldrb	r3, [r3, #13]
 8006ff8:	2b04      	cmp	r3, #4
 8006ffa:	d109      	bne.n	8007010 <led_mode_blinking_red+0x58>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	7b9b      	ldrb	r3, [r3, #14]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d005      	beq.n	8007010 <led_mode_blinking_red+0x58>
		res = led_off(led,LED_RED);
 8007004:	2100      	movs	r1, #0
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7ff feda 	bl	8006dc0 <led_off>
 800700c:	4603      	mov	r3, r0
 800700e:	73fb      	strb	r3, [r7, #15]
	}

	led->step = (led->step + 1) % BLINKING_RED_STEPS;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	7b5b      	ldrb	r3, [r3, #13]
 8007014:	3301      	adds	r3, #1
 8007016:	425a      	negs	r2, r3
 8007018:	f003 0307 	and.w	r3, r3, #7
 800701c:	f002 0207 	and.w	r2, r2, #7
 8007020:	bf58      	it	pl
 8007022:	4253      	negpl	r3, r2
 8007024:	b2da      	uxtb	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	735a      	strb	r2, [r3, #13]

	return res;
 800702a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800702e:	4618      	mov	r0, r3
 8007030:	3710      	adds	r7, #16
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}

08007036 <led_mode_blinking_white>:


static int8_t led_mode_blinking_white( led_t* led){
 8007036:	b580      	push	{r7, lr}
 8007038:	b084      	sub	sp, #16
 800703a:	af00      	add	r7, sp, #0
 800703c:	6078      	str	r0, [r7, #4]
	int8_t res = LED_ERR;
 800703e:	23ff      	movs	r3, #255	@ 0xff
 8007040:	73fb      	strb	r3, [r7, #15]

	if(led->pinState[LED_RED] != GPIO_PIN_RESET)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	7b9b      	ldrb	r3, [r3, #14]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d005      	beq.n	8007056 <led_mode_blinking_white+0x20>
		res = led_off(led, LED_RED);
 800704a:	2100      	movs	r1, #0
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f7ff feb7 	bl	8006dc0 <led_off>
 8007052:	4603      	mov	r3, r0
 8007054:	73fb      	strb	r3, [r7, #15]


	if(led->step == 0 && led->pinState[LED_WHITE] != GPIO_PIN_SET){
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	7b5b      	ldrb	r3, [r3, #13]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d109      	bne.n	8007072 <led_mode_blinking_white+0x3c>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	7bdb      	ldrb	r3, [r3, #15]
 8007062:	2b01      	cmp	r3, #1
 8007064:	d005      	beq.n	8007072 <led_mode_blinking_white+0x3c>
		res = led_on(led,LED_WHITE);
 8007066:	2101      	movs	r1, #1
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f7ff fe98 	bl	8006d9e <led_on>
 800706e:	4603      	mov	r3, r0
 8007070:	73fb      	strb	r3, [r7, #15]
	}


	if(led->step == WHITE_STEPS_ON && led->pinState[LED_WHITE] != GPIO_PIN_RESET){
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	7b5b      	ldrb	r3, [r3, #13]
 8007076:	2b08      	cmp	r3, #8
 8007078:	d109      	bne.n	800708e <led_mode_blinking_white+0x58>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	7bdb      	ldrb	r3, [r3, #15]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d005      	beq.n	800708e <led_mode_blinking_white+0x58>
		res = led_off(led,LED_WHITE);
 8007082:	2101      	movs	r1, #1
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f7ff fe9b 	bl	8006dc0 <led_off>
 800708a:	4603      	mov	r3, r0
 800708c:	73fb      	strb	r3, [r7, #15]
	}

	led->step = (led->step + 1) % BLINKING_WHITE_STEPS;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	7b5b      	ldrb	r3, [r3, #13]
 8007092:	3301      	adds	r3, #1
 8007094:	425a      	negs	r2, r3
 8007096:	f003 030f 	and.w	r3, r3, #15
 800709a:	f002 020f 	and.w	r2, r2, #15
 800709e:	bf58      	it	pl
 80070a0:	4253      	negpl	r3, r2
 80070a2:	b2da      	uxtb	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	735a      	strb	r2, [r3, #13]

	return res;
 80070a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3710      	adds	r7, #16
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <led_stripe_init>:
static led_status_t rear_sign_orange();
static led_status_t rear_sign_green();
static led_status_t rear_sign_red();


led_status_t led_stripe_init(led_config_t *cfg){
 80070b4:	b5b0      	push	{r4, r5, r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]

  if (!cfg) return LED_STRIPE_ERR;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <led_stripe_init+0x12>
 80070c2:	2301      	movs	r3, #1
 80070c4:	e038      	b.n	8007138 <led_stripe_init+0x84>

  g_led_bus.cfg = *cfg;
 80070c6:	4a1e      	ldr	r2, [pc, #120]	@ (8007140 <led_stripe_init+0x8c>)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4614      	mov	r4, r2
 80070cc:	461d      	mov	r5, r3
 80070ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80070d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80070d2:	682b      	ldr	r3, [r5, #0]
 80070d4:	6023      	str	r3, [r4, #0]
  g_led_bus.wr_buf_p = 0;
 80070d6:	4b1a      	ldr	r3, [pc, #104]	@ (8007140 <led_stripe_init+0x8c>)
 80070d8:	2200      	movs	r2, #0
 80070da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  g_led_bus.dirty = 0;
 80070de:	4b18      	ldr	r3, [pc, #96]	@ (8007140 <led_stripe_init+0x8c>)
 80070e0:	2200      	movs	r2, #0
 80070e2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  memset(g_led_bus.rgb_arr, 0, sizeof(g_led_bus.rgb_arr));
 80070e6:	223f      	movs	r2, #63	@ 0x3f
 80070e8:	2100      	movs	r1, #0
 80070ea:	4816      	ldr	r0, [pc, #88]	@ (8007144 <led_stripe_init+0x90>)
 80070ec:	f00e faf7 	bl	80156de <memset>
  memset(g_led_bus.wr_buf,  0, sizeof(g_led_bus.wr_buf));
 80070f0:	2230      	movs	r2, #48	@ 0x30
 80070f2:	2100      	movs	r1, #0
 80070f4:	4814      	ldr	r0, [pc, #80]	@ (8007148 <led_stripe_init+0x94>)
 80070f6:	f00e faf2 	bl	80156de <memset>

  rear_led.bus  = &g_led_bus;
 80070fa:	4b14      	ldr	r3, [pc, #80]	@ (800714c <led_stripe_init+0x98>)
 80070fc:	4a10      	ldr	r2, [pc, #64]	@ (8007140 <led_stripe_init+0x8c>)
 80070fe:	601a      	str	r2, [r3, #0]
  rear_led.start = LED_REAR_LED_START;
 8007100:	4b12      	ldr	r3, [pc, #72]	@ (800714c <led_stripe_init+0x98>)
 8007102:	2208      	movs	r2, #8
 8007104:	809a      	strh	r2, [r3, #4]
  rear_led.end   = LED_REAR_LED_END;
 8007106:	4b11      	ldr	r3, [pc, #68]	@ (800714c <led_stripe_init+0x98>)
 8007108:	2214      	movs	r2, #20
 800710a:	80da      	strh	r2, [r3, #6]
  rear_led.last_animation = IDLE;
 800710c:	4b0f      	ldr	r3, [pc, #60]	@ (800714c <led_stripe_init+0x98>)
 800710e:	2200      	movs	r2, #0
 8007110:	721a      	strb	r2, [r3, #8]
  rear_led.step = 0;
 8007112:	4b0e      	ldr	r3, [pc, #56]	@ (800714c <led_stripe_init+0x98>)
 8007114:	2200      	movs	r2, #0
 8007116:	815a      	strh	r2, [r3, #10]

  rear_sign.bus  = &g_led_bus;
 8007118:	4b0d      	ldr	r3, [pc, #52]	@ (8007150 <led_stripe_init+0x9c>)
 800711a:	4a09      	ldr	r2, [pc, #36]	@ (8007140 <led_stripe_init+0x8c>)
 800711c:	601a      	str	r2, [r3, #0]
  rear_sign.start = LED_REAR_SIGN_START;
 800711e:	4b0c      	ldr	r3, [pc, #48]	@ (8007150 <led_stripe_init+0x9c>)
 8007120:	2200      	movs	r2, #0
 8007122:	809a      	strh	r2, [r3, #4]
  rear_sign.end   = LED_REAR_SIGN_END;
 8007124:	4b0a      	ldr	r3, [pc, #40]	@ (8007150 <led_stripe_init+0x9c>)
 8007126:	2207      	movs	r2, #7
 8007128:	80da      	strh	r2, [r3, #6]
  rear_sign.last_animation = IDLE;
 800712a:	4b09      	ldr	r3, [pc, #36]	@ (8007150 <led_stripe_init+0x9c>)
 800712c:	2200      	movs	r2, #0
 800712e:	721a      	strb	r2, [r3, #8]
  rear_sign.step = 0;
 8007130:	4b07      	ldr	r3, [pc, #28]	@ (8007150 <led_stripe_init+0x9c>)
 8007132:	2200      	movs	r2, #0
 8007134:	815a      	strh	r2, [r3, #10]

  return LED_STRIPE_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3708      	adds	r7, #8
 800713c:	46bd      	mov	sp, r7
 800713e:	bdb0      	pop	{r4, r5, r7, pc}
 8007140:	20001e50 	.word	0x20001e50
 8007144:	20001e64 	.word	0x20001e64
 8007148:	20001ea3 	.word	0x20001ea3
 800714c:	20001edc 	.word	0x20001edc
 8007150:	20001ee8 	.word	0x20001ee8

08007154 <rear_led_step>:

led_status_t rear_led_step(REAR_LED_TYPE animation){
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	4603      	mov	r3, r0
 800715c:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 800715e:	2301      	movs	r3, #1
 8007160:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_led.last_animation){
 8007162:	4b37      	ldr	r3, [pc, #220]	@ (8007240 <rear_led_step+0xec>)
 8007164:	7a1b      	ldrb	r3, [r3, #8]
 8007166:	79fa      	ldrb	r2, [r7, #7]
 8007168:	429a      	cmp	r2, r3
 800716a:	d005      	beq.n	8007178 <rear_led_step+0x24>
		rear_led.step = 0;
 800716c:	4b34      	ldr	r3, [pc, #208]	@ (8007240 <rear_led_step+0xec>)
 800716e:	2200      	movs	r2, #0
 8007170:	815a      	strh	r2, [r3, #10]
		rear_led.last_animation = animation;
 8007172:	4a33      	ldr	r2, [pc, #204]	@ (8007240 <rear_led_step+0xec>)
 8007174:	79fb      	ldrb	r3, [r7, #7]
 8007176:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8007178:	79fb      	ldrb	r3, [r7, #7]
 800717a:	2b06      	cmp	r3, #6
 800717c:	d848      	bhi.n	8007210 <rear_led_step+0xbc>
 800717e:	a201      	add	r2, pc, #4	@ (adr r2, 8007184 <rear_led_step+0x30>)
 8007180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007184:	080071a1 	.word	0x080071a1
 8007188:	080071b1 	.word	0x080071b1
 800718c:	080071c1 	.word	0x080071c1
 8007190:	080071d1 	.word	0x080071d1
 8007194:	080071e1 	.word	0x080071e1
 8007198:	080071f1 	.word	0x080071f1
 800719c:	08007201 	.word	0x08007201
		case IDLE:
			if(rear_led_off() == LED_STRIPE_OK){
 80071a0:	f000 f8b0 	bl	8007304 <rear_led_off>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d137      	bne.n	800721a <rear_led_step+0xc6>
				res = LED_STRIPE_OK;
 80071aa:	2300      	movs	r3, #0
 80071ac:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80071ae:	e034      	b.n	800721a <rear_led_step+0xc6>
		case BACKLIGHTS:
			if(rear_led_anim_backlights() == LED_STRIPE_OK){
 80071b0:	f000 f9fa 	bl	80075a8 <rear_led_anim_backlights>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d131      	bne.n	800721e <rear_led_step+0xca>
				res = LED_STRIPE_OK;
 80071ba:	2300      	movs	r3, #0
 80071bc:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80071be:	e02e      	b.n	800721e <rear_led_step+0xca>
		case  BRAKING_LIGHT:
			if(rear_led_anim_stop() == LED_STRIPE_OK){
 80071c0:	f000 f9ca 	bl	8007558 <rear_led_anim_stop>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d12b      	bne.n	8007222 <rear_led_step+0xce>
				res = LED_STRIPE_OK;
 80071ca:	2300      	movs	r3, #0
 80071cc:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80071ce:	e028      	b.n	8007222 <rear_led_step+0xce>
		case  BACKWARD_LIGHTS:
			if(rear_led_anim_backward() == LED_STRIPE_OK){
 80071d0:	f000 fb9a 	bl	8007908 <rear_led_anim_backward>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d125      	bne.n	8007226 <rear_led_step+0xd2>
				res = LED_STRIPE_OK;
 80071da:	2300      	movs	r3, #0
 80071dc:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80071de:	e022      	b.n	8007226 <rear_led_step+0xd2>
		case  ARROW_LEFT:
			if(rear_led_anim_arrow_left() == LED_STRIPE_OK){
 80071e0:	f000 fae6 	bl	80077b0 <rear_led_anim_arrow_left>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d11f      	bne.n	800722a <rear_led_step+0xd6>
				res = LED_STRIPE_OK;
 80071ea:	2300      	movs	r3, #0
 80071ec:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80071ee:	e01c      	b.n	800722a <rear_led_step+0xd6>
		case  ARROW_RIGHT:
			if(rear_led_anim_arrow_right() == LED_STRIPE_OK){
 80071f0:	f000 fa32 	bl	8007658 <rear_led_anim_arrow_right>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d119      	bne.n	800722e <rear_led_step+0xda>
				res = LED_STRIPE_OK;
 80071fa:	2300      	movs	r3, #0
 80071fc:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80071fe:	e016      	b.n	800722e <rear_led_step+0xda>

		case SPECIAL_LIGHTS:
			if(rear_led_special_lights() == LED_STRIPE_OK){
 8007200:	f000 f8d0 	bl	80073a4 <rear_led_special_lights>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d113      	bne.n	8007232 <rear_led_step+0xde>
				res = LED_STRIPE_OK;
 800720a:	2300      	movs	r3, #0
 800720c:	73fb      	strb	r3, [r7, #15]
			}
			break;
 800720e:	e010      	b.n	8007232 <rear_led_step+0xde>
			
		default:
			rear_led_off();
 8007210:	f000 f878 	bl	8007304 <rear_led_off>
			res = LED_STRIPE_ERR;
 8007214:	2301      	movs	r3, #1
 8007216:	73fb      	strb	r3, [r7, #15]
			break;
 8007218:	e00c      	b.n	8007234 <rear_led_step+0xe0>
			break;
 800721a:	bf00      	nop
 800721c:	e00a      	b.n	8007234 <rear_led_step+0xe0>
			break;
 800721e:	bf00      	nop
 8007220:	e008      	b.n	8007234 <rear_led_step+0xe0>
			break;
 8007222:	bf00      	nop
 8007224:	e006      	b.n	8007234 <rear_led_step+0xe0>
			break;
 8007226:	bf00      	nop
 8007228:	e004      	b.n	8007234 <rear_led_step+0xe0>
			break;
 800722a:	bf00      	nop
 800722c:	e002      	b.n	8007234 <rear_led_step+0xe0>
			break;
 800722e:	bf00      	nop
 8007230:	e000      	b.n	8007234 <rear_led_step+0xe0>
			break;
 8007232:	bf00      	nop

	}
	return res;
 8007234:	7bfb      	ldrb	r3, [r7, #15]
}
 8007236:	4618      	mov	r0, r3
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
 800723e:	bf00      	nop
 8007240:	20001edc 	.word	0x20001edc

08007244 <rear_sign_step>:



led_status_t rear_sign_step(REAR_SIGN_TYPE animation){
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	4603      	mov	r3, r0
 800724c:	71fb      	strb	r3, [r7, #7]

	led_status_t res = LED_STRIPE_ERR;
 800724e:	2301      	movs	r3, #1
 8007250:	73fb      	strb	r3, [r7, #15]


	if (animation != rear_sign.last_animation){
 8007252:	4b2b      	ldr	r3, [pc, #172]	@ (8007300 <rear_sign_step+0xbc>)
 8007254:	7a1b      	ldrb	r3, [r3, #8]
 8007256:	79fa      	ldrb	r2, [r7, #7]
 8007258:	429a      	cmp	r2, r3
 800725a:	d005      	beq.n	8007268 <rear_sign_step+0x24>
		rear_sign.step = 0;
 800725c:	4b28      	ldr	r3, [pc, #160]	@ (8007300 <rear_sign_step+0xbc>)
 800725e:	2200      	movs	r2, #0
 8007260:	815a      	strh	r2, [r3, #10]
		rear_sign.last_animation = animation;
 8007262:	4a27      	ldr	r2, [pc, #156]	@ (8007300 <rear_sign_step+0xbc>)
 8007264:	79fb      	ldrb	r3, [r7, #7]
 8007266:	7213      	strb	r3, [r2, #8]
	}

	switch(animation){
 8007268:	79fb      	ldrb	r3, [r7, #7]
 800726a:	2b04      	cmp	r3, #4
 800726c:	d834      	bhi.n	80072d8 <rear_sign_step+0x94>
 800726e:	a201      	add	r2, pc, #4	@ (adr r2, 8007274 <rear_sign_step+0x30>)
 8007270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007274:	08007289 	.word	0x08007289
 8007278:	08007299 	.word	0x08007299
 800727c:	080072a9 	.word	0x080072a9
 8007280:	080072b9 	.word	0x080072b9
 8007284:	080072c9 	.word	0x080072c9
		case SIGN_OFF:
			if(rear_sign_off() == LED_STRIPE_OK){
 8007288:	f000 f864 	bl	8007354 <rear_sign_off>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d127      	bne.n	80072e2 <rear_sign_step+0x9e>
				res = LED_STRIPE_OK;
 8007292:	2300      	movs	r3, #0
 8007294:	73fb      	strb	r3, [r7, #15]
			}
			break;
 8007296:	e024      	b.n	80072e2 <rear_sign_step+0x9e>
		case SIGN_WHITE:
			if(rear_sign_white() == LED_STRIPE_OK){
 8007298:	f000 fb5e 	bl	8007958 <rear_sign_white>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d121      	bne.n	80072e6 <rear_sign_step+0xa2>
				res = LED_STRIPE_OK;
 80072a2:	2300      	movs	r3, #0
 80072a4:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80072a6:	e01e      	b.n	80072e6 <rear_sign_step+0xa2>
		case SIGN_GREEN:
			if(rear_sign_green() == LED_STRIPE_OK){
 80072a8:	f000 fba6 	bl	80079f8 <rear_sign_green>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d11b      	bne.n	80072ea <rear_sign_step+0xa6>
				res = LED_STRIPE_OK;
 80072b2:	2300      	movs	r3, #0
 80072b4:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80072b6:	e018      	b.n	80072ea <rear_sign_step+0xa6>
		case SIGN_ORANGE:
			if(rear_sign_orange() == LED_STRIPE_OK){
 80072b8:	f000 fbc6 	bl	8007a48 <rear_sign_orange>
 80072bc:	4603      	mov	r3, r0
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d115      	bne.n	80072ee <rear_sign_step+0xaa>
				res = LED_STRIPE_OK;
 80072c2:	2300      	movs	r3, #0
 80072c4:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80072c6:	e012      	b.n	80072ee <rear_sign_step+0xaa>
		case SIGN_RED:
			if(rear_sign_red() == LED_STRIPE_OK){
 80072c8:	f000 fb6e 	bl	80079a8 <rear_sign_red>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d10f      	bne.n	80072f2 <rear_sign_step+0xae>
				res = LED_STRIPE_OK;
 80072d2:	2300      	movs	r3, #0
 80072d4:	73fb      	strb	r3, [r7, #15]
			}
			break;
 80072d6:	e00c      	b.n	80072f2 <rear_sign_step+0xae>
		default:
			rear_sign_off();
 80072d8:	f000 f83c 	bl	8007354 <rear_sign_off>
			res = LED_STRIPE_ERR;
 80072dc:	2301      	movs	r3, #1
 80072de:	73fb      	strb	r3, [r7, #15]
			break;
 80072e0:	e008      	b.n	80072f4 <rear_sign_step+0xb0>
			break;
 80072e2:	bf00      	nop
 80072e4:	e006      	b.n	80072f4 <rear_sign_step+0xb0>
			break;
 80072e6:	bf00      	nop
 80072e8:	e004      	b.n	80072f4 <rear_sign_step+0xb0>
			break;
 80072ea:	bf00      	nop
 80072ec:	e002      	b.n	80072f4 <rear_sign_step+0xb0>
			break;
 80072ee:	bf00      	nop
 80072f0:	e000      	b.n	80072f4 <rear_sign_step+0xb0>
			break;
 80072f2:	bf00      	nop

	}
	return res;
 80072f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3710      	adds	r7, #16
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
 80072fe:	bf00      	nop
 8007300:	20001ee8 	.word	0x20001ee8

08007304 <rear_led_off>:

static led_status_t rear_led_off(void)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 800730a:	4b10      	ldr	r3, [pc, #64]	@ (800734c <rear_led_off+0x48>)
 800730c:	895b      	ldrh	r3, [r3, #10]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <rear_led_off+0x12>
 8007312:	2300      	movs	r3, #0
 8007314:	e016      	b.n	8007344 <rear_led_off+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 8007316:	4b0d      	ldr	r3, [pc, #52]	@ (800734c <rear_led_off+0x48>)
 8007318:	8898      	ldrh	r0, [r3, #4]
 800731a:	4b0c      	ldr	r3, [pc, #48]	@ (800734c <rear_led_off+0x48>)
 800731c:	88d9      	ldrh	r1, [r3, #6]
 800731e:	2300      	movs	r3, #0
 8007320:	9300      	str	r3, [sp, #0]
 8007322:	2300      	movs	r3, #0
 8007324:	2200      	movs	r2, #0
 8007326:	f000 fc09 	bl	8007b3c <led_set_RGB_range>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d001      	beq.n	8007334 <rear_led_off+0x30>
        return LED_STRIPE_ERR;
 8007330:	2301      	movs	r3, #1
 8007332:	e007      	b.n	8007344 <rear_led_off+0x40>

    g_led_bus.dirty = 1;
 8007334:	4b06      	ldr	r3, [pc, #24]	@ (8007350 <rear_led_off+0x4c>)
 8007336:	2201      	movs	r2, #1
 8007338:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 800733c:	4b03      	ldr	r3, [pc, #12]	@ (800734c <rear_led_off+0x48>)
 800733e:	2201      	movs	r2, #1
 8007340:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	20001edc 	.word	0x20001edc
 8007350:	20001e50 	.word	0x20001e50

08007354 <rear_sign_off>:



static led_status_t rear_sign_off(void)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 800735a:	4b10      	ldr	r3, [pc, #64]	@ (800739c <rear_sign_off+0x48>)
 800735c:	895b      	ldrh	r3, [r3, #10]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d001      	beq.n	8007366 <rear_sign_off+0x12>
 8007362:	2300      	movs	r3, #0
 8007364:	e016      	b.n	8007394 <rear_sign_off+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 0, 0, 0) != LED_STRIPE_OK)
 8007366:	4b0d      	ldr	r3, [pc, #52]	@ (800739c <rear_sign_off+0x48>)
 8007368:	8898      	ldrh	r0, [r3, #4]
 800736a:	4b0c      	ldr	r3, [pc, #48]	@ (800739c <rear_sign_off+0x48>)
 800736c:	88d9      	ldrh	r1, [r3, #6]
 800736e:	2300      	movs	r3, #0
 8007370:	9300      	str	r3, [sp, #0]
 8007372:	2300      	movs	r3, #0
 8007374:	2200      	movs	r2, #0
 8007376:	f000 fbe1 	bl	8007b3c <led_set_RGB_range>
 800737a:	4603      	mov	r3, r0
 800737c:	2b00      	cmp	r3, #0
 800737e:	d001      	beq.n	8007384 <rear_sign_off+0x30>
        return LED_STRIPE_ERR;
 8007380:	2301      	movs	r3, #1
 8007382:	e007      	b.n	8007394 <rear_sign_off+0x40>

    g_led_bus.dirty = 1;
 8007384:	4b06      	ldr	r3, [pc, #24]	@ (80073a0 <rear_sign_off+0x4c>)
 8007386:	2201      	movs	r2, #1
 8007388:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 800738c:	4b03      	ldr	r3, [pc, #12]	@ (800739c <rear_sign_off+0x48>)
 800738e:	2201      	movs	r2, #1
 8007390:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	20001ee8 	.word	0x20001ee8
 80073a0:	20001e50 	.word	0x20001e50

080073a4 <rear_led_special_lights>:


static led_status_t rear_led_special_lights(void)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b088      	sub	sp, #32
 80073a8:	af02      	add	r7, sp, #8
    const uint16_t start = rear_led.start;
 80073aa:	4b69      	ldr	r3, [pc, #420]	@ (8007550 <rear_led_special_lights+0x1ac>)
 80073ac:	889b      	ldrh	r3, [r3, #4]
 80073ae:	823b      	strh	r3, [r7, #16]
    const uint16_t end   = rear_led.end;
 80073b0:	4b67      	ldr	r3, [pc, #412]	@ (8007550 <rear_led_special_lights+0x1ac>)
 80073b2:	88db      	ldrh	r3, [r3, #6]
 80073b4:	81fb      	strh	r3, [r7, #14]
    const uint16_t len   = (uint16_t)(end - start + 1);
 80073b6:	89fa      	ldrh	r2, [r7, #14]
 80073b8:	8a3b      	ldrh	r3, [r7, #16]
 80073ba:	1ad3      	subs	r3, r2, r3
 80073bc:	b29b      	uxth	r3, r3
 80073be:	3301      	adds	r3, #1
 80073c0:	81bb      	strh	r3, [r7, #12]

    /* centro del segmento */
    const uint16_t mid_left  = (uint16_t)(start + (len - 1) / 2);
 80073c2:	89bb      	ldrh	r3, [r7, #12]
 80073c4:	3b01      	subs	r3, #1
 80073c6:	0fda      	lsrs	r2, r3, #31
 80073c8:	4413      	add	r3, r2
 80073ca:	105b      	asrs	r3, r3, #1
 80073cc:	b29a      	uxth	r2, r3
 80073ce:	8a3b      	ldrh	r3, [r7, #16]
 80073d0:	4413      	add	r3, r2
 80073d2:	817b      	strh	r3, [r7, #10]
    const uint16_t mid_right = (uint16_t)(start + len / 2);
 80073d4:	89bb      	ldrh	r3, [r7, #12]
 80073d6:	085b      	lsrs	r3, r3, #1
 80073d8:	b29a      	uxth	r2, r3
 80073da:	8a3b      	ldrh	r3, [r7, #16]
 80073dc:	4413      	add	r3, r2
 80073de:	813b      	strh	r3, [r7, #8]

    /* numero massimo di step di espansione */
    const uint16_t max_steps = (uint16_t)((len + 1) / 2);
 80073e0:	89bb      	ldrh	r3, [r7, #12]
 80073e2:	3301      	adds	r3, #1
 80073e4:	0fda      	lsrs	r2, r3, #31
 80073e6:	4413      	add	r3, r2
 80073e8:	105b      	asrs	r3, r3, #1
 80073ea:	80fb      	strh	r3, [r7, #6]

    /* step 0: frame iniziale spento */
    if (rear_led.step == 0) {
 80073ec:	4b58      	ldr	r3, [pc, #352]	@ (8007550 <rear_led_special_lights+0x1ac>)
 80073ee:	895b      	ldrh	r3, [r3, #10]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d110      	bne.n	8007416 <rear_led_special_lights+0x72>
        led_set_RGB_range(start, end, 0, 0, 0);
 80073f4:	89f9      	ldrh	r1, [r7, #14]
 80073f6:	8a38      	ldrh	r0, [r7, #16]
 80073f8:	2300      	movs	r3, #0
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	2300      	movs	r3, #0
 80073fe:	2200      	movs	r2, #0
 8007400:	f000 fb9c 	bl	8007b3c <led_set_RGB_range>
        g_led_bus.dirty = 1;
 8007404:	4b53      	ldr	r3, [pc, #332]	@ (8007554 <rear_led_special_lights+0x1b0>)
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_led.step = 1;
 800740c:	4b50      	ldr	r3, [pc, #320]	@ (8007550 <rear_led_special_lights+0x1ac>)
 800740e:	2201      	movs	r2, #1
 8007410:	815a      	strh	r2, [r3, #10]
        return LED_STRIPE_OK;
 8007412:	2300      	movs	r3, #0
 8007414:	e097      	b.n	8007546 <rear_led_special_lights+0x1a2>
    }

    /* step 1..max_steps: espansione simmetrica */
    uint16_t s = rear_led.step - 1;   /* 0..max_steps-1 */
 8007416:	4b4e      	ldr	r3, [pc, #312]	@ (8007550 <rear_led_special_lights+0x1ac>)
 8007418:	895b      	ldrh	r3, [r3, #10]
 800741a:	3b01      	subs	r3, #1
 800741c:	80bb      	strh	r3, [r7, #4]

    if (s < max_steps) {
 800741e:	88ba      	ldrh	r2, [r7, #4]
 8007420:	88fb      	ldrh	r3, [r7, #6]
 8007422:	429a      	cmp	r2, r3
 8007424:	f080 808b 	bcs.w	800753e <rear_led_special_lights+0x19a>

        led_set_RGB_range(start, end, 0, 0, 0);
 8007428:	89f9      	ldrh	r1, [r7, #14]
 800742a:	8a38      	ldrh	r0, [r7, #16]
 800742c:	2300      	movs	r3, #0
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	2300      	movs	r3, #0
 8007432:	2200      	movs	r2, #0
 8007434:	f000 fb82 	bl	8007b3c <led_set_RGB_range>

        for (uint16_t i = 0; i <= s; i++) {
 8007438:	2300      	movs	r3, #0
 800743a:	82fb      	strh	r3, [r7, #22]
 800743c:	e06f      	b.n	800751e <rear_led_special_lights+0x17a>

            /* colore arcobaleno a bande */
            uint8_t r = 0, g = 0, b = 0;
 800743e:	2300      	movs	r3, #0
 8007440:	757b      	strb	r3, [r7, #21]
 8007442:	2300      	movs	r3, #0
 8007444:	753b      	strb	r3, [r7, #20]
 8007446:	2300      	movs	r3, #0
 8007448:	74fb      	strb	r3, [r7, #19]
            uint8_t phase = (uint8_t)((i * 6) / max_steps);
 800744a:	8afa      	ldrh	r2, [r7, #22]
 800744c:	4613      	mov	r3, r2
 800744e:	005b      	lsls	r3, r3, #1
 8007450:	4413      	add	r3, r2
 8007452:	005b      	lsls	r3, r3, #1
 8007454:	461a      	mov	r2, r3
 8007456:	88fb      	ldrh	r3, [r7, #6]
 8007458:	fb92 f3f3 	sdiv	r3, r2, r3
 800745c:	70fb      	strb	r3, [r7, #3]

            switch (phase) {
 800745e:	78fb      	ldrb	r3, [r7, #3]
 8007460:	2b04      	cmp	r3, #4
 8007462:	d830      	bhi.n	80074c6 <rear_led_special_lights+0x122>
 8007464:	a201      	add	r2, pc, #4	@ (adr r2, 800746c <rear_led_special_lights+0xc8>)
 8007466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800746a:	bf00      	nop
 800746c:	08007481 	.word	0x08007481
 8007470:	0800748f 	.word	0x0800748f
 8007474:	0800749d 	.word	0x0800749d
 8007478:	080074ab 	.word	0x080074ab
 800747c:	080074b9 	.word	0x080074b9
                case 0: r = 255; g = 0;   b = 0;   break; // rosso
 8007480:	23ff      	movs	r3, #255	@ 0xff
 8007482:	757b      	strb	r3, [r7, #21]
 8007484:	2300      	movs	r3, #0
 8007486:	753b      	strb	r3, [r7, #20]
 8007488:	2300      	movs	r3, #0
 800748a:	74fb      	strb	r3, [r7, #19]
 800748c:	e022      	b.n	80074d4 <rear_led_special_lights+0x130>
                case 1: r = 255; g = 80;  b = 0;   break; // arancio
 800748e:	23ff      	movs	r3, #255	@ 0xff
 8007490:	757b      	strb	r3, [r7, #21]
 8007492:	2350      	movs	r3, #80	@ 0x50
 8007494:	753b      	strb	r3, [r7, #20]
 8007496:	2300      	movs	r3, #0
 8007498:	74fb      	strb	r3, [r7, #19]
 800749a:	e01b      	b.n	80074d4 <rear_led_special_lights+0x130>
                case 2: r = 255; g = 255; b = 0;   break; // giallo
 800749c:	23ff      	movs	r3, #255	@ 0xff
 800749e:	757b      	strb	r3, [r7, #21]
 80074a0:	23ff      	movs	r3, #255	@ 0xff
 80074a2:	753b      	strb	r3, [r7, #20]
 80074a4:	2300      	movs	r3, #0
 80074a6:	74fb      	strb	r3, [r7, #19]
 80074a8:	e014      	b.n	80074d4 <rear_led_special_lights+0x130>
                case 3: r = 0;   g = 255; b = 0;   break; // verde
 80074aa:	2300      	movs	r3, #0
 80074ac:	757b      	strb	r3, [r7, #21]
 80074ae:	23ff      	movs	r3, #255	@ 0xff
 80074b0:	753b      	strb	r3, [r7, #20]
 80074b2:	2300      	movs	r3, #0
 80074b4:	74fb      	strb	r3, [r7, #19]
 80074b6:	e00d      	b.n	80074d4 <rear_led_special_lights+0x130>
                case 4: r = 0;   g = 0;   b = 255; break; // blu
 80074b8:	2300      	movs	r3, #0
 80074ba:	757b      	strb	r3, [r7, #21]
 80074bc:	2300      	movs	r3, #0
 80074be:	753b      	strb	r3, [r7, #20]
 80074c0:	23ff      	movs	r3, #255	@ 0xff
 80074c2:	74fb      	strb	r3, [r7, #19]
 80074c4:	e006      	b.n	80074d4 <rear_led_special_lights+0x130>
                default:r = 160; g = 0;   b = 255; break; // viola
 80074c6:	23a0      	movs	r3, #160	@ 0xa0
 80074c8:	757b      	strb	r3, [r7, #21]
 80074ca:	2300      	movs	r3, #0
 80074cc:	753b      	strb	r3, [r7, #20]
 80074ce:	23ff      	movs	r3, #255	@ 0xff
 80074d0:	74fb      	strb	r3, [r7, #19]
 80074d2:	bf00      	nop
            }

            if (mid_left >= start + i)
 80074d4:	897a      	ldrh	r2, [r7, #10]
 80074d6:	8a39      	ldrh	r1, [r7, #16]
 80074d8:	8afb      	ldrh	r3, [r7, #22]
 80074da:	440b      	add	r3, r1
 80074dc:	429a      	cmp	r2, r3
 80074de:	db0a      	blt.n	80074f6 <rear_led_special_lights+0x152>
                led_set_RGB((uint8_t)(mid_left  - i), r, g, b);
 80074e0:	897b      	ldrh	r3, [r7, #10]
 80074e2:	b2da      	uxtb	r2, r3
 80074e4:	8afb      	ldrh	r3, [r7, #22]
 80074e6:	b2db      	uxtb	r3, r3
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	b2d8      	uxtb	r0, r3
 80074ec:	7cfb      	ldrb	r3, [r7, #19]
 80074ee:	7d3a      	ldrb	r2, [r7, #20]
 80074f0:	7d79      	ldrb	r1, [r7, #21]
 80074f2:	f000 fae5 	bl	8007ac0 <led_set_RGB>

            if (mid_right + i <= end)
 80074f6:	893a      	ldrh	r2, [r7, #8]
 80074f8:	8afb      	ldrh	r3, [r7, #22]
 80074fa:	441a      	add	r2, r3
 80074fc:	89fb      	ldrh	r3, [r7, #14]
 80074fe:	429a      	cmp	r2, r3
 8007500:	dc0a      	bgt.n	8007518 <rear_led_special_lights+0x174>
                led_set_RGB((uint8_t)(mid_right + i), r, g, b);
 8007502:	893b      	ldrh	r3, [r7, #8]
 8007504:	b2da      	uxtb	r2, r3
 8007506:	8afb      	ldrh	r3, [r7, #22]
 8007508:	b2db      	uxtb	r3, r3
 800750a:	4413      	add	r3, r2
 800750c:	b2d8      	uxtb	r0, r3
 800750e:	7cfb      	ldrb	r3, [r7, #19]
 8007510:	7d3a      	ldrb	r2, [r7, #20]
 8007512:	7d79      	ldrb	r1, [r7, #21]
 8007514:	f000 fad4 	bl	8007ac0 <led_set_RGB>
        for (uint16_t i = 0; i <= s; i++) {
 8007518:	8afb      	ldrh	r3, [r7, #22]
 800751a:	3301      	adds	r3, #1
 800751c:	82fb      	strh	r3, [r7, #22]
 800751e:	8afa      	ldrh	r2, [r7, #22]
 8007520:	88bb      	ldrh	r3, [r7, #4]
 8007522:	429a      	cmp	r2, r3
 8007524:	d98b      	bls.n	800743e <rear_led_special_lights+0x9a>
        }

        g_led_bus.dirty = 1;
 8007526:	4b0b      	ldr	r3, [pc, #44]	@ (8007554 <rear_led_special_lights+0x1b0>)
 8007528:	2201      	movs	r2, #1
 800752a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        rear_led.step++;
 800752e:	4b08      	ldr	r3, [pc, #32]	@ (8007550 <rear_led_special_lights+0x1ac>)
 8007530:	895b      	ldrh	r3, [r3, #10]
 8007532:	3301      	adds	r3, #1
 8007534:	b29a      	uxth	r2, r3
 8007536:	4b06      	ldr	r3, [pc, #24]	@ (8007550 <rear_led_special_lights+0x1ac>)
 8007538:	815a      	strh	r2, [r3, #10]
        return LED_STRIPE_OK;
 800753a:	2300      	movs	r3, #0
 800753c:	e003      	b.n	8007546 <rear_led_special_lights+0x1a2>
    }

    /* fine animazione  ricomincia */
    rear_led.step = 0;
 800753e:	4b04      	ldr	r3, [pc, #16]	@ (8007550 <rear_led_special_lights+0x1ac>)
 8007540:	2200      	movs	r2, #0
 8007542:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007544:	2300      	movs	r3, #0
}
 8007546:	4618      	mov	r0, r3
 8007548:	3718      	adds	r7, #24
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop
 8007550:	20001edc 	.word	0x20001edc
 8007554:	20001e50 	.word	0x20001e50

08007558 <rear_led_anim_stop>:


static led_status_t rear_led_anim_stop(void)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 800755e:	4b10      	ldr	r3, [pc, #64]	@ (80075a0 <rear_led_anim_stop+0x48>)
 8007560:	895b      	ldrh	r3, [r3, #10]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <rear_led_anim_stop+0x12>
 8007566:	2300      	movs	r3, #0
 8007568:	e016      	b.n	8007598 <rear_led_anim_stop+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 0, 0) != LED_STRIPE_OK)
 800756a:	4b0d      	ldr	r3, [pc, #52]	@ (80075a0 <rear_led_anim_stop+0x48>)
 800756c:	8898      	ldrh	r0, [r3, #4]
 800756e:	4b0c      	ldr	r3, [pc, #48]	@ (80075a0 <rear_led_anim_stop+0x48>)
 8007570:	88d9      	ldrh	r1, [r3, #6]
 8007572:	2300      	movs	r3, #0
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	2300      	movs	r3, #0
 8007578:	22ff      	movs	r2, #255	@ 0xff
 800757a:	f000 fadf 	bl	8007b3c <led_set_RGB_range>
 800757e:	4603      	mov	r3, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	d001      	beq.n	8007588 <rear_led_anim_stop+0x30>
        return LED_STRIPE_ERR;
 8007584:	2301      	movs	r3, #1
 8007586:	e007      	b.n	8007598 <rear_led_anim_stop+0x40>

    g_led_bus.dirty = 1;
 8007588:	4b06      	ldr	r3, [pc, #24]	@ (80075a4 <rear_led_anim_stop+0x4c>)
 800758a:	2201      	movs	r2, #1
 800758c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8007590:	4b03      	ldr	r3, [pc, #12]	@ (80075a0 <rear_led_anim_stop+0x48>)
 8007592:	2201      	movs	r2, #1
 8007594:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	20001edc 	.word	0x20001edc
 80075a4:	20001e50 	.word	0x20001e50

080075a8 <rear_led_anim_backlights>:


static led_status_t rear_led_anim_backlights(void)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 80075ae:	4b28      	ldr	r3, [pc, #160]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075b0:	895b      	ldrh	r3, [r3, #10]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d001      	beq.n	80075ba <rear_led_anim_backlights+0x12>
 80075b6:	2300      	movs	r3, #0
 80075b8:	e045      	b.n	8007646 <rear_led_anim_backlights+0x9e>

    // spegni solo il range rear_led
    if (led_set_RGB_range(rear_led.start, rear_led.end, 0, 0, 0) != LED_STRIPE_OK)
 80075ba:	4b25      	ldr	r3, [pc, #148]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075bc:	8898      	ldrh	r0, [r3, #4]
 80075be:	4b24      	ldr	r3, [pc, #144]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075c0:	88d9      	ldrh	r1, [r3, #6]
 80075c2:	2300      	movs	r3, #0
 80075c4:	9300      	str	r3, [sp, #0]
 80075c6:	2300      	movs	r3, #0
 80075c8:	2200      	movs	r2, #0
 80075ca:	f000 fab7 	bl	8007b3c <led_set_RGB_range>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d001      	beq.n	80075d8 <rear_led_anim_backlights+0x30>
        return LED_STRIPE_ERR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e036      	b.n	8007646 <rear_led_anim_backlights+0x9e>

    uint16_t len = rear_led.end - rear_led.start + 1;
 80075d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075da:	88da      	ldrh	r2, [r3, #6]
 80075dc:	4b1c      	ldr	r3, [pc, #112]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075de:	889b      	ldrh	r3, [r3, #4]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	3301      	adds	r3, #1
 80075e6:	80bb      	strh	r3, [r7, #4]
    uint16_t k = (len < 4) ? len : 4;
 80075e8:	88bb      	ldrh	r3, [r7, #4]
 80075ea:	2b04      	cmp	r3, #4
 80075ec:	bf28      	it	cs
 80075ee:	2304      	movcs	r3, #4
 80075f0:	807b      	strh	r3, [r7, #2]

    for (uint16_t i = 0; i < k; i++) {
 80075f2:	2300      	movs	r3, #0
 80075f4:	80fb      	strh	r3, [r7, #6]
 80075f6:	e01a      	b.n	800762e <rear_led_anim_backlights+0x86>
        led_set_RGB((uint8_t)(rear_led.start + i), 100, 0, 0);
 80075f8:	4b15      	ldr	r3, [pc, #84]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 80075fa:	889b      	ldrh	r3, [r3, #4]
 80075fc:	b2da      	uxtb	r2, r3
 80075fe:	88fb      	ldrh	r3, [r7, #6]
 8007600:	b2db      	uxtb	r3, r3
 8007602:	4413      	add	r3, r2
 8007604:	b2d8      	uxtb	r0, r3
 8007606:	2300      	movs	r3, #0
 8007608:	2200      	movs	r2, #0
 800760a:	2164      	movs	r1, #100	@ 0x64
 800760c:	f000 fa58 	bl	8007ac0 <led_set_RGB>
        led_set_RGB((uint8_t)(rear_led.end - i),   100, 0, 0);
 8007610:	4b0f      	ldr	r3, [pc, #60]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 8007612:	88db      	ldrh	r3, [r3, #6]
 8007614:	b2da      	uxtb	r2, r3
 8007616:	88fb      	ldrh	r3, [r7, #6]
 8007618:	b2db      	uxtb	r3, r3
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	b2d8      	uxtb	r0, r3
 800761e:	2300      	movs	r3, #0
 8007620:	2200      	movs	r2, #0
 8007622:	2164      	movs	r1, #100	@ 0x64
 8007624:	f000 fa4c 	bl	8007ac0 <led_set_RGB>
    for (uint16_t i = 0; i < k; i++) {
 8007628:	88fb      	ldrh	r3, [r7, #6]
 800762a:	3301      	adds	r3, #1
 800762c:	80fb      	strh	r3, [r7, #6]
 800762e:	88fa      	ldrh	r2, [r7, #6]
 8007630:	887b      	ldrh	r3, [r7, #2]
 8007632:	429a      	cmp	r2, r3
 8007634:	d3e0      	bcc.n	80075f8 <rear_led_anim_backlights+0x50>
    }

    g_led_bus.dirty = 1;
 8007636:	4b07      	ldr	r3, [pc, #28]	@ (8007654 <rear_led_anim_backlights+0xac>)
 8007638:	2201      	movs	r2, #1
 800763a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 800763e:	4b04      	ldr	r3, [pc, #16]	@ (8007650 <rear_led_anim_backlights+0xa8>)
 8007640:	2201      	movs	r2, #1
 8007642:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3708      	adds	r7, #8
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	20001edc 	.word	0x20001edc
 8007654:	20001e50 	.word	0x20001e50

08007658 <rear_led_anim_arrow_right>:



static led_status_t rear_led_anim_arrow_right(void)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b088      	sub	sp, #32
 800765c:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 800765e:	23ff      	movs	r3, #255	@ 0xff
 8007660:	74fb      	strb	r3, [r7, #19]
 8007662:	2350      	movs	r3, #80	@ 0x50
 8007664:	74bb      	strb	r3, [r7, #18]
 8007666:	2300      	movs	r3, #0
 8007668:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 800766a:	4b4f      	ldr	r3, [pc, #316]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 800766c:	889b      	ldrh	r3, [r3, #4]
 800766e:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 8007670:	4b4d      	ldr	r3, [pc, #308]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 8007672:	88db      	ldrh	r3, [r3, #6]
 8007674:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 8007676:	89ba      	ldrh	r2, [r7, #12]
 8007678:	89fb      	ldrh	r3, [r7, #14]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	b29b      	uxth	r3, r3
 800767e:	3301      	adds	r3, #1
 8007680:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 8007682:	897b      	ldrh	r3, [r7, #10]
 8007684:	3b01      	subs	r3, #1
 8007686:	0fda      	lsrs	r2, r3, #31
 8007688:	4413      	add	r3, r2
 800768a:	105b      	asrs	r3, r3, #1
 800768c:	b29a      	uxth	r2, r3
 800768e:	89fb      	ldrh	r3, [r7, #14]
 8007690:	4413      	add	r3, r2
 8007692:	813b      	strh	r3, [r7, #8]

    const uint16_t left_len   = (uint16_t)(mid - full_start + 1);     /* numero LED met sinistra */
 8007694:	893a      	ldrh	r2, [r7, #8]
 8007696:	89fb      	ldrh	r3, [r7, #14]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	b29b      	uxth	r3, r3
 800769c:	3301      	adds	r3, #1
 800769e:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = left_len;
 80076a0:	88fb      	ldrh	r3, [r7, #6]
 80076a2:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 80076a4:	88bb      	ldrh	r3, [r7, #4]
 80076a6:	330a      	adds	r3, #10
 80076a8:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 80076aa:	4b3f      	ldr	r3, [pc, #252]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 80076ac:	895b      	ldrh	r3, [r3, #10]
 80076ae:	2b04      	cmp	r3, #4
 80076b0:	d810      	bhi.n	80076d4 <rear_led_anim_arrow_right+0x7c>
        if (rear_led.step == 0) {
 80076b2:	4b3d      	ldr	r3, [pc, #244]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 80076b4:	895b      	ldrh	r3, [r3, #10]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d165      	bne.n	8007786 <rear_led_anim_arrow_right+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);          /* spegni tutto il segmento */
 80076ba:	89b9      	ldrh	r1, [r7, #12]
 80076bc:	89f8      	ldrh	r0, [r7, #14]
 80076be:	2300      	movs	r3, #0
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	2300      	movs	r3, #0
 80076c4:	2200      	movs	r2, #0
 80076c6:	f000 fa39 	bl	8007b3c <led_set_RGB_range>
            g_led_bus.dirty = 1;
 80076ca:	4b38      	ldr	r3, [pc, #224]	@ (80077ac <rear_led_anim_arrow_right+0x154>)
 80076cc:	2201      	movs	r2, #1
 80076ce:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 80076d2:	e058      	b.n	8007786 <rear_led_anim_arrow_right+0x12e>
        }
    }
    /* 2) FILL: centro -> sinistra (parte da mid) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 80076d4:	4b34      	ldr	r3, [pc, #208]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 80076d6:	895a      	ldrh	r2, [r3, #10]
 80076d8:	88bb      	ldrh	r3, [r7, #4]
 80076da:	3305      	adds	r3, #5
 80076dc:	b29b      	uxth	r3, r3
 80076de:	429a      	cmp	r2, r3
 80076e0:	d229      	bcs.n	8007736 <rear_led_anim_arrow_right+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..left_len */
 80076e2:	4b31      	ldr	r3, [pc, #196]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 80076e4:	895b      	ldrh	r3, [r3, #10]
 80076e6:	3b04      	subs	r3, #4
 80076e8:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 80076ea:	89b9      	ldrh	r1, [r7, #12]
 80076ec:	89f8      	ldrh	r0, [r7, #14]
 80076ee:	2300      	movs	r3, #0
 80076f0:	9300      	str	r3, [sp, #0]
 80076f2:	2300      	movs	r3, #0
 80076f4:	2200      	movs	r2, #0
 80076f6:	f000 fa21 	bl	8007b3c <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 80076fa:	2300      	movs	r3, #0
 80076fc:	82fb      	strh	r3, [r7, #22]
 80076fe:	e00d      	b.n	800771c <rear_led_anim_arrow_right+0xc4>
            led_set_RGB((uint8_t)(mid - i), r, g, b);
 8007700:	893b      	ldrh	r3, [r7, #8]
 8007702:	b2da      	uxtb	r2, r3
 8007704:	8afb      	ldrh	r3, [r7, #22]
 8007706:	b2db      	uxtb	r3, r3
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	b2d8      	uxtb	r0, r3
 800770c:	7c7b      	ldrb	r3, [r7, #17]
 800770e:	7cba      	ldrb	r2, [r7, #18]
 8007710:	7cf9      	ldrb	r1, [r7, #19]
 8007712:	f000 f9d5 	bl	8007ac0 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < left_len; i++) {
 8007716:	8afb      	ldrh	r3, [r7, #22]
 8007718:	3301      	adds	r3, #1
 800771a:	82fb      	strh	r3, [r7, #22]
 800771c:	8afa      	ldrh	r2, [r7, #22]
 800771e:	883b      	ldrh	r3, [r7, #0]
 8007720:	429a      	cmp	r2, r3
 8007722:	d203      	bcs.n	800772c <rear_led_anim_arrow_right+0xd4>
 8007724:	8afa      	ldrh	r2, [r7, #22]
 8007726:	88fb      	ldrh	r3, [r7, #6]
 8007728:	429a      	cmp	r2, r3
 800772a:	d3e9      	bcc.n	8007700 <rear_led_anim_arrow_right+0xa8>
        }
        g_led_bus.dirty = 1;
 800772c:	4b1f      	ldr	r3, [pc, #124]	@ (80077ac <rear_led_anim_arrow_right+0x154>)
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8007734:	e027      	b.n	8007786 <rear_led_anim_arrow_right+0x12e>
    }
    /* 3) ON (FULL): met sinistra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 8007736:	4b1c      	ldr	r3, [pc, #112]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 8007738:	895a      	ldrh	r2, [r3, #10]
 800773a:	88bb      	ldrh	r3, [r7, #4]
 800773c:	3305      	adds	r3, #5
 800773e:	b29b      	uxth	r3, r3
 8007740:	429a      	cmp	r2, r3
 8007742:	d120      	bne.n	8007786 <rear_led_anim_arrow_right+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8007744:	89b9      	ldrh	r1, [r7, #12]
 8007746:	89f8      	ldrh	r0, [r7, #14]
 8007748:	2300      	movs	r3, #0
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	2300      	movs	r3, #0
 800774e:	2200      	movs	r2, #0
 8007750:	f000 f9f4 	bl	8007b3c <led_set_RGB_range>
            for (uint16_t i = 0; i < left_len; i++) {
 8007754:	2300      	movs	r3, #0
 8007756:	82bb      	strh	r3, [r7, #20]
 8007758:	e00d      	b.n	8007776 <rear_led_anim_arrow_right+0x11e>
                led_set_RGB((uint8_t)(mid - i), r, g, b);
 800775a:	893b      	ldrh	r3, [r7, #8]
 800775c:	b2da      	uxtb	r2, r3
 800775e:	8abb      	ldrh	r3, [r7, #20]
 8007760:	b2db      	uxtb	r3, r3
 8007762:	1ad3      	subs	r3, r2, r3
 8007764:	b2d8      	uxtb	r0, r3
 8007766:	7c7b      	ldrb	r3, [r7, #17]
 8007768:	7cba      	ldrb	r2, [r7, #18]
 800776a:	7cf9      	ldrb	r1, [r7, #19]
 800776c:	f000 f9a8 	bl	8007ac0 <led_set_RGB>
            for (uint16_t i = 0; i < left_len; i++) {
 8007770:	8abb      	ldrh	r3, [r7, #20]
 8007772:	3301      	adds	r3, #1
 8007774:	82bb      	strh	r3, [r7, #20]
 8007776:	8aba      	ldrh	r2, [r7, #20]
 8007778:	88fb      	ldrh	r3, [r7, #6]
 800777a:	429a      	cmp	r2, r3
 800777c:	d3ed      	bcc.n	800775a <rear_led_anim_arrow_right+0x102>
            }
            g_led_bus.dirty = 1;
 800777e:	4b0b      	ldr	r3, [pc, #44]	@ (80077ac <rear_led_anim_arrow_right+0x154>)
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 8007786:	4b08      	ldr	r3, [pc, #32]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 8007788:	895b      	ldrh	r3, [r3, #10]
 800778a:	3301      	adds	r3, #1
 800778c:	887a      	ldrh	r2, [r7, #2]
 800778e:	fb93 f1f2 	sdiv	r1, r3, r2
 8007792:	fb01 f202 	mul.w	r2, r1, r2
 8007796:	1a9b      	subs	r3, r3, r2
 8007798:	b29a      	uxth	r2, r3
 800779a:	4b03      	ldr	r3, [pc, #12]	@ (80077a8 <rear_led_anim_arrow_right+0x150>)
 800779c:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3718      	adds	r7, #24
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	20001edc 	.word	0x20001edc
 80077ac:	20001e50 	.word	0x20001e50

080077b0 <rear_led_anim_arrow_left>:

static led_status_t rear_led_anim_arrow_left(void)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b088      	sub	sp, #32
 80077b4:	af02      	add	r7, sp, #8
    const uint8_t r = 255, g = 80, b = 0;
 80077b6:	23ff      	movs	r3, #255	@ 0xff
 80077b8:	74fb      	strb	r3, [r7, #19]
 80077ba:	2350      	movs	r3, #80	@ 0x50
 80077bc:	74bb      	strb	r3, [r7, #18]
 80077be:	2300      	movs	r3, #0
 80077c0:	747b      	strb	r3, [r7, #17]

    const uint16_t full_start = rear_led.start;
 80077c2:	4b4f      	ldr	r3, [pc, #316]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 80077c4:	889b      	ldrh	r3, [r3, #4]
 80077c6:	81fb      	strh	r3, [r7, #14]
    const uint16_t full_end   = rear_led.end;
 80077c8:	4b4d      	ldr	r3, [pc, #308]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 80077ca:	88db      	ldrh	r3, [r3, #6]
 80077cc:	81bb      	strh	r3, [r7, #12]
    const uint16_t full_len   = (uint16_t)(full_end - full_start + 1);
 80077ce:	89ba      	ldrh	r2, [r7, #12]
 80077d0:	89fb      	ldrh	r3, [r7, #14]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	3301      	adds	r3, #1
 80077d8:	817b      	strh	r3, [r7, #10]

    /* met sinistra = [full_start .. mid], met destra = [mid+1 .. full_end] */
    const uint16_t mid        = (uint16_t)(full_start + (full_len - 1) / 2);
 80077da:	897b      	ldrh	r3, [r7, #10]
 80077dc:	3b01      	subs	r3, #1
 80077de:	0fda      	lsrs	r2, r3, #31
 80077e0:	4413      	add	r3, r2
 80077e2:	105b      	asrs	r3, r3, #1
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	89fb      	ldrh	r3, [r7, #14]
 80077e8:	4413      	add	r3, r2
 80077ea:	813b      	strh	r3, [r7, #8]

    const uint16_t right_len  = (uint16_t)(full_end - mid + 1);
 80077ec:	89ba      	ldrh	r2, [r7, #12]
 80077ee:	893b      	ldrh	r3, [r7, #8]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	3301      	adds	r3, #1
 80077f6:	80fb      	strh	r3, [r7, #6]
    const uint16_t fill_steps = right_len;
 80077f8:	88fb      	ldrh	r3, [r7, #6]
 80077fa:	80bb      	strh	r3, [r7, #4]
    const uint16_t cycle      = (uint16_t)(ARROW_OFF_STEPS + fill_steps + ARROW_ON_STEPS);
 80077fc:	88bb      	ldrh	r3, [r7, #4]
 80077fe:	330a      	adds	r3, #10
 8007800:	807b      	strh	r3, [r7, #2]

    /* 1) OFF */
    if (rear_led.step < ARROW_OFF_STEPS) {
 8007802:	4b3f      	ldr	r3, [pc, #252]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 8007804:	895b      	ldrh	r3, [r3, #10]
 8007806:	2b04      	cmp	r3, #4
 8007808:	d810      	bhi.n	800782c <rear_led_anim_arrow_left+0x7c>
        if (rear_led.step == 0) {
 800780a:	4b3d      	ldr	r3, [pc, #244]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 800780c:	895b      	ldrh	r3, [r3, #10]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d165      	bne.n	80078de <rear_led_anim_arrow_left+0x12e>
            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8007812:	89b9      	ldrh	r1, [r7, #12]
 8007814:	89f8      	ldrh	r0, [r7, #14]
 8007816:	2300      	movs	r3, #0
 8007818:	9300      	str	r3, [sp, #0]
 800781a:	2300      	movs	r3, #0
 800781c:	2200      	movs	r2, #0
 800781e:	f000 f98d 	bl	8007b3c <led_set_RGB_range>
            g_led_bus.dirty = 1;
 8007822:	4b38      	ldr	r3, [pc, #224]	@ (8007904 <rear_led_anim_arrow_left+0x154>)
 8007824:	2201      	movs	r2, #1
 8007826:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 800782a:	e058      	b.n	80078de <rear_led_anim_arrow_left+0x12e>
        }
    }
    /* 2) FILL: centro -> destra (parte da right_start = mid+1) */
    else if (rear_led.step < (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 800782c:	4b34      	ldr	r3, [pc, #208]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 800782e:	895a      	ldrh	r2, [r3, #10]
 8007830:	88bb      	ldrh	r3, [r7, #4]
 8007832:	3305      	adds	r3, #5
 8007834:	b29b      	uxth	r3, r3
 8007836:	429a      	cmp	r2, r3
 8007838:	d229      	bcs.n	800788e <rear_led_anim_arrow_left+0xde>

        uint16_t s = (uint16_t)(rear_led.step - ARROW_OFF_STEPS + 1);  /* 1..right_len */
 800783a:	4b31      	ldr	r3, [pc, #196]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 800783c:	895b      	ldrh	r3, [r3, #10]
 800783e:	3b04      	subs	r3, #4
 8007840:	803b      	strh	r3, [r7, #0]

        led_set_RGB_range(full_start, full_end, 0, 0, 0);
 8007842:	89b9      	ldrh	r1, [r7, #12]
 8007844:	89f8      	ldrh	r0, [r7, #14]
 8007846:	2300      	movs	r3, #0
 8007848:	9300      	str	r3, [sp, #0]
 800784a:	2300      	movs	r3, #0
 800784c:	2200      	movs	r2, #0
 800784e:	f000 f975 	bl	8007b3c <led_set_RGB_range>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 8007852:	2300      	movs	r3, #0
 8007854:	82fb      	strh	r3, [r7, #22]
 8007856:	e00d      	b.n	8007874 <rear_led_anim_arrow_left+0xc4>
            led_set_RGB((uint8_t)(mid + i), r, g, b);
 8007858:	893b      	ldrh	r3, [r7, #8]
 800785a:	b2da      	uxtb	r2, r3
 800785c:	8afb      	ldrh	r3, [r7, #22]
 800785e:	b2db      	uxtb	r3, r3
 8007860:	4413      	add	r3, r2
 8007862:	b2d8      	uxtb	r0, r3
 8007864:	7c7b      	ldrb	r3, [r7, #17]
 8007866:	7cba      	ldrb	r2, [r7, #18]
 8007868:	7cf9      	ldrb	r1, [r7, #19]
 800786a:	f000 f929 	bl	8007ac0 <led_set_RGB>
        for (uint16_t i = 0; i < s && i < right_len; i++) {
 800786e:	8afb      	ldrh	r3, [r7, #22]
 8007870:	3301      	adds	r3, #1
 8007872:	82fb      	strh	r3, [r7, #22]
 8007874:	8afa      	ldrh	r2, [r7, #22]
 8007876:	883b      	ldrh	r3, [r7, #0]
 8007878:	429a      	cmp	r2, r3
 800787a:	d203      	bcs.n	8007884 <rear_led_anim_arrow_left+0xd4>
 800787c:	8afa      	ldrh	r2, [r7, #22]
 800787e:	88fb      	ldrh	r3, [r7, #6]
 8007880:	429a      	cmp	r2, r3
 8007882:	d3e9      	bcc.n	8007858 <rear_led_anim_arrow_left+0xa8>
        }
        g_led_bus.dirty = 1;
 8007884:	4b1f      	ldr	r3, [pc, #124]	@ (8007904 <rear_led_anim_arrow_left+0x154>)
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 800788c:	e027      	b.n	80078de <rear_led_anim_arrow_left+0x12e>
    }
    /* 3) ON (FULL): met destra accesa */
    else {
        if (rear_led.step == (uint16_t)(ARROW_OFF_STEPS + fill_steps)) {
 800788e:	4b1c      	ldr	r3, [pc, #112]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 8007890:	895a      	ldrh	r2, [r3, #10]
 8007892:	88bb      	ldrh	r3, [r7, #4]
 8007894:	3305      	adds	r3, #5
 8007896:	b29b      	uxth	r3, r3
 8007898:	429a      	cmp	r2, r3
 800789a:	d120      	bne.n	80078de <rear_led_anim_arrow_left+0x12e>

            led_set_RGB_range(full_start, full_end, 0, 0, 0);
 800789c:	89b9      	ldrh	r1, [r7, #12]
 800789e:	89f8      	ldrh	r0, [r7, #14]
 80078a0:	2300      	movs	r3, #0
 80078a2:	9300      	str	r3, [sp, #0]
 80078a4:	2300      	movs	r3, #0
 80078a6:	2200      	movs	r2, #0
 80078a8:	f000 f948 	bl	8007b3c <led_set_RGB_range>
            for (uint16_t i = 0; i < right_len; i++) {
 80078ac:	2300      	movs	r3, #0
 80078ae:	82bb      	strh	r3, [r7, #20]
 80078b0:	e00d      	b.n	80078ce <rear_led_anim_arrow_left+0x11e>
                led_set_RGB((uint8_t)(mid + i), r, g, b);
 80078b2:	893b      	ldrh	r3, [r7, #8]
 80078b4:	b2da      	uxtb	r2, r3
 80078b6:	8abb      	ldrh	r3, [r7, #20]
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	4413      	add	r3, r2
 80078bc:	b2d8      	uxtb	r0, r3
 80078be:	7c7b      	ldrb	r3, [r7, #17]
 80078c0:	7cba      	ldrb	r2, [r7, #18]
 80078c2:	7cf9      	ldrb	r1, [r7, #19]
 80078c4:	f000 f8fc 	bl	8007ac0 <led_set_RGB>
            for (uint16_t i = 0; i < right_len; i++) {
 80078c8:	8abb      	ldrh	r3, [r7, #20]
 80078ca:	3301      	adds	r3, #1
 80078cc:	82bb      	strh	r3, [r7, #20]
 80078ce:	8aba      	ldrh	r2, [r7, #20]
 80078d0:	88fb      	ldrh	r3, [r7, #6]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d3ed      	bcc.n	80078b2 <rear_led_anim_arrow_left+0x102>
            }
            g_led_bus.dirty = 1;
 80078d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007904 <rear_led_anim_arrow_left+0x154>)
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        }
    }

    rear_led.step = (uint16_t)((rear_led.step + 1) % cycle);
 80078de:	4b08      	ldr	r3, [pc, #32]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 80078e0:	895b      	ldrh	r3, [r3, #10]
 80078e2:	3301      	adds	r3, #1
 80078e4:	887a      	ldrh	r2, [r7, #2]
 80078e6:	fb93 f1f2 	sdiv	r1, r3, r2
 80078ea:	fb01 f202 	mul.w	r2, r1, r2
 80078ee:	1a9b      	subs	r3, r3, r2
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	4b03      	ldr	r3, [pc, #12]	@ (8007900 <rear_led_anim_arrow_left+0x150>)
 80078f4:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80078f6:	2300      	movs	r3, #0
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3718      	adds	r7, #24
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}
 8007900:	20001edc 	.word	0x20001edc
 8007904:	20001e50 	.word	0x20001e50

08007908 <rear_led_anim_backward>:


static led_status_t rear_led_anim_backward(void)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af02      	add	r7, sp, #8
    if (rear_led.step != 0) return LED_STRIPE_OK;
 800790e:	4b10      	ldr	r3, [pc, #64]	@ (8007950 <rear_led_anim_backward+0x48>)
 8007910:	895b      	ldrh	r3, [r3, #10]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d001      	beq.n	800791a <rear_led_anim_backward+0x12>
 8007916:	2300      	movs	r3, #0
 8007918:	e016      	b.n	8007948 <rear_led_anim_backward+0x40>

    if (led_set_RGB_range(rear_led.start, rear_led.end, 255, 180, 180) != LED_STRIPE_OK)
 800791a:	4b0d      	ldr	r3, [pc, #52]	@ (8007950 <rear_led_anim_backward+0x48>)
 800791c:	8898      	ldrh	r0, [r3, #4]
 800791e:	4b0c      	ldr	r3, [pc, #48]	@ (8007950 <rear_led_anim_backward+0x48>)
 8007920:	88d9      	ldrh	r1, [r3, #6]
 8007922:	23b4      	movs	r3, #180	@ 0xb4
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	23b4      	movs	r3, #180	@ 0xb4
 8007928:	22ff      	movs	r2, #255	@ 0xff
 800792a:	f000 f907 	bl	8007b3c <led_set_RGB_range>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d001      	beq.n	8007938 <rear_led_anim_backward+0x30>
        return LED_STRIPE_ERR;
 8007934:	2301      	movs	r3, #1
 8007936:	e007      	b.n	8007948 <rear_led_anim_backward+0x40>

    g_led_bus.dirty = 1;
 8007938:	4b06      	ldr	r3, [pc, #24]	@ (8007954 <rear_led_anim_backward+0x4c>)
 800793a:	2201      	movs	r2, #1
 800793c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_led.step = 1;
 8007940:	4b03      	ldr	r3, [pc, #12]	@ (8007950 <rear_led_anim_backward+0x48>)
 8007942:	2201      	movs	r2, #1
 8007944:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007946:	2300      	movs	r3, #0
}
 8007948:	4618      	mov	r0, r3
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	20001edc 	.word	0x20001edc
 8007954:	20001e50 	.word	0x20001e50

08007958 <rear_sign_white>:


static led_status_t rear_sign_white(void)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b082      	sub	sp, #8
 800795c:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 800795e:	4b10      	ldr	r3, [pc, #64]	@ (80079a0 <rear_sign_white+0x48>)
 8007960:	895b      	ldrh	r3, [r3, #10]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d001      	beq.n	800796a <rear_sign_white+0x12>
 8007966:	2300      	movs	r3, #0
 8007968:	e016      	b.n	8007998 <rear_sign_white+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 255, 255) != LED_STRIPE_OK)
 800796a:	4b0d      	ldr	r3, [pc, #52]	@ (80079a0 <rear_sign_white+0x48>)
 800796c:	8898      	ldrh	r0, [r3, #4]
 800796e:	4b0c      	ldr	r3, [pc, #48]	@ (80079a0 <rear_sign_white+0x48>)
 8007970:	88d9      	ldrh	r1, [r3, #6]
 8007972:	23ff      	movs	r3, #255	@ 0xff
 8007974:	9300      	str	r3, [sp, #0]
 8007976:	23ff      	movs	r3, #255	@ 0xff
 8007978:	22ff      	movs	r2, #255	@ 0xff
 800797a:	f000 f8df 	bl	8007b3c <led_set_RGB_range>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d001      	beq.n	8007988 <rear_sign_white+0x30>
        return LED_STRIPE_ERR;
 8007984:	2301      	movs	r3, #1
 8007986:	e007      	b.n	8007998 <rear_sign_white+0x40>

    g_led_bus.dirty = 1;
 8007988:	4b06      	ldr	r3, [pc, #24]	@ (80079a4 <rear_sign_white+0x4c>)
 800798a:	2201      	movs	r2, #1
 800798c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007990:	4b03      	ldr	r3, [pc, #12]	@ (80079a0 <rear_sign_white+0x48>)
 8007992:	2201      	movs	r2, #1
 8007994:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	20001ee8 	.word	0x20001ee8
 80079a4:	20001e50 	.word	0x20001e50

080079a8 <rear_sign_red>:

static led_status_t rear_sign_red(void)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 80079ae:	4b10      	ldr	r3, [pc, #64]	@ (80079f0 <rear_sign_red+0x48>)
 80079b0:	895b      	ldrh	r3, [r3, #10]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d001      	beq.n	80079ba <rear_sign_red+0x12>
 80079b6:	2300      	movs	r3, #0
 80079b8:	e016      	b.n	80079e8 <rear_sign_red+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 0, 0) != LED_STRIPE_OK)
 80079ba:	4b0d      	ldr	r3, [pc, #52]	@ (80079f0 <rear_sign_red+0x48>)
 80079bc:	8898      	ldrh	r0, [r3, #4]
 80079be:	4b0c      	ldr	r3, [pc, #48]	@ (80079f0 <rear_sign_red+0x48>)
 80079c0:	88d9      	ldrh	r1, [r3, #6]
 80079c2:	2300      	movs	r3, #0
 80079c4:	9300      	str	r3, [sp, #0]
 80079c6:	2300      	movs	r3, #0
 80079c8:	22ff      	movs	r2, #255	@ 0xff
 80079ca:	f000 f8b7 	bl	8007b3c <led_set_RGB_range>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <rear_sign_red+0x30>
        return LED_STRIPE_ERR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e007      	b.n	80079e8 <rear_sign_red+0x40>

    g_led_bus.dirty = 1;
 80079d8:	4b06      	ldr	r3, [pc, #24]	@ (80079f4 <rear_sign_red+0x4c>)
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 80079e0:	4b03      	ldr	r3, [pc, #12]	@ (80079f0 <rear_sign_red+0x48>)
 80079e2:	2201      	movs	r2, #1
 80079e4:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 80079e6:	2300      	movs	r3, #0
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	20001ee8 	.word	0x20001ee8
 80079f4:	20001e50 	.word	0x20001e50

080079f8 <rear_sign_green>:


static led_status_t rear_sign_green(void)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 80079fe:	4b10      	ldr	r3, [pc, #64]	@ (8007a40 <rear_sign_green+0x48>)
 8007a00:	895b      	ldrh	r3, [r3, #10]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d001      	beq.n	8007a0a <rear_sign_green+0x12>
 8007a06:	2300      	movs	r3, #0
 8007a08:	e016      	b.n	8007a38 <rear_sign_green+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 0, 255, 0) != LED_STRIPE_OK)
 8007a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a40 <rear_sign_green+0x48>)
 8007a0c:	8898      	ldrh	r0, [r3, #4]
 8007a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8007a40 <rear_sign_green+0x48>)
 8007a10:	88d9      	ldrh	r1, [r3, #6]
 8007a12:	2300      	movs	r3, #0
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	23ff      	movs	r3, #255	@ 0xff
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f000 f88f 	bl	8007b3c <led_set_RGB_range>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d001      	beq.n	8007a28 <rear_sign_green+0x30>
        return LED_STRIPE_ERR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	e007      	b.n	8007a38 <rear_sign_green+0x40>

    g_led_bus.dirty = 1;
 8007a28:	4b06      	ldr	r3, [pc, #24]	@ (8007a44 <rear_sign_green+0x4c>)
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007a30:	4b03      	ldr	r3, [pc, #12]	@ (8007a40 <rear_sign_green+0x48>)
 8007a32:	2201      	movs	r2, #1
 8007a34:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	20001ee8 	.word	0x20001ee8
 8007a44:	20001e50 	.word	0x20001e50

08007a48 <rear_sign_orange>:


static led_status_t rear_sign_orange(void)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b082      	sub	sp, #8
 8007a4c:	af02      	add	r7, sp, #8
    if (rear_sign.step != 0) return LED_STRIPE_OK;
 8007a4e:	4b10      	ldr	r3, [pc, #64]	@ (8007a90 <rear_sign_orange+0x48>)
 8007a50:	895b      	ldrh	r3, [r3, #10]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d001      	beq.n	8007a5a <rear_sign_orange+0x12>
 8007a56:	2300      	movs	r3, #0
 8007a58:	e016      	b.n	8007a88 <rear_sign_orange+0x40>

    if (led_set_RGB_range(rear_sign.start, rear_sign.end, 255, 40, 0) != LED_STRIPE_OK)
 8007a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a90 <rear_sign_orange+0x48>)
 8007a5c:	8898      	ldrh	r0, [r3, #4]
 8007a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8007a90 <rear_sign_orange+0x48>)
 8007a60:	88d9      	ldrh	r1, [r3, #6]
 8007a62:	2300      	movs	r3, #0
 8007a64:	9300      	str	r3, [sp, #0]
 8007a66:	2328      	movs	r3, #40	@ 0x28
 8007a68:	22ff      	movs	r2, #255	@ 0xff
 8007a6a:	f000 f867 	bl	8007b3c <led_set_RGB_range>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d001      	beq.n	8007a78 <rear_sign_orange+0x30>
        return LED_STRIPE_ERR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	e007      	b.n	8007a88 <rear_sign_orange+0x40>

    g_led_bus.dirty = 1;
 8007a78:	4b06      	ldr	r3, [pc, #24]	@ (8007a94 <rear_sign_orange+0x4c>)
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
    rear_sign.step = 1;
 8007a80:	4b03      	ldr	r3, [pc, #12]	@ (8007a90 <rear_sign_orange+0x48>)
 8007a82:	2201      	movs	r2, #1
 8007a84:	815a      	strh	r2, [r3, #10]
    return LED_STRIPE_OK;
 8007a86:	2300      	movs	r3, #0
}
 8007a88:	4618      	mov	r0, r3
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	20001ee8 	.word	0x20001ee8
 8007a94:	20001e50 	.word	0x20001e50

08007a98 <scale8>:





static inline uint8_t scale8(uint8_t x, uint8_t scale) {
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	460a      	mov	r2, r1
 8007aa2:	71fb      	strb	r3, [r7, #7]
 8007aa4:	4613      	mov	r3, r2
 8007aa6:	71bb      	strb	r3, [r7, #6]
  return ((uint16_t)x * scale) >> 8;
 8007aa8:	79fb      	ldrb	r3, [r7, #7]
 8007aaa:	79ba      	ldrb	r2, [r7, #6]
 8007aac:	fb02 f303 	mul.w	r3, r2, r3
 8007ab0:	121b      	asrs	r3, r3, #8
 8007ab2:	b2db      	uxtb	r3, r3
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <led_set_RGB>:



led_status_t led_set_RGB(uint8_t index, uint8_t r, uint8_t g, uint8_t b) {
 8007ac0:	b590      	push	{r4, r7, lr}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	4604      	mov	r4, r0
 8007ac8:	4608      	mov	r0, r1
 8007aca:	4611      	mov	r1, r2
 8007acc:	461a      	mov	r2, r3
 8007ace:	4623      	mov	r3, r4
 8007ad0:	71fb      	strb	r3, [r7, #7]
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	71bb      	strb	r3, [r7, #6]
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	717b      	strb	r3, [r7, #5]
 8007ada:	4613      	mov	r3, r2
 8007adc:	713b      	strb	r3, [r7, #4]



  g_led_bus.rgb_arr[NUM_BPP * index] = scale8(g, g_led_bus.cfg.scale_g); // g;
 8007ade:	4b16      	ldr	r3, [pc, #88]	@ (8007b38 <led_set_RGB+0x78>)
 8007ae0:	7c19      	ldrb	r1, [r3, #16]
 8007ae2:	79fa      	ldrb	r2, [r7, #7]
 8007ae4:	4613      	mov	r3, r2
 8007ae6:	005b      	lsls	r3, r3, #1
 8007ae8:	189c      	adds	r4, r3, r2
 8007aea:	797b      	ldrb	r3, [r7, #5]
 8007aec:	4618      	mov	r0, r3
 8007aee:	f7ff ffd3 	bl	8007a98 <scale8>
 8007af2:	4603      	mov	r3, r0
 8007af4:	461a      	mov	r2, r3
 8007af6:	4b10      	ldr	r3, [pc, #64]	@ (8007b38 <led_set_RGB+0x78>)
 8007af8:	4423      	add	r3, r4
 8007afa:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 1] = r;
 8007afc:	79fa      	ldrb	r2, [r7, #7]
 8007afe:	4613      	mov	r3, r2
 8007b00:	005b      	lsls	r3, r3, #1
 8007b02:	4413      	add	r3, r2
 8007b04:	3301      	adds	r3, #1
 8007b06:	4a0c      	ldr	r2, [pc, #48]	@ (8007b38 <led_set_RGB+0x78>)
 8007b08:	4413      	add	r3, r2
 8007b0a:	79ba      	ldrb	r2, [r7, #6]
 8007b0c:	751a      	strb	r2, [r3, #20]
  g_led_bus.rgb_arr[NUM_BPP * index + 2] = scale8(b, g_led_bus.cfg.scale_b); // b;
 8007b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8007b38 <led_set_RGB+0x78>)
 8007b10:	7c99      	ldrb	r1, [r3, #18]
 8007b12:	79fa      	ldrb	r2, [r7, #7]
 8007b14:	4613      	mov	r3, r2
 8007b16:	005b      	lsls	r3, r3, #1
 8007b18:	4413      	add	r3, r2
 8007b1a:	1c9c      	adds	r4, r3, #2
 8007b1c:	793b      	ldrb	r3, [r7, #4]
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f7ff ffba 	bl	8007a98 <scale8>
 8007b24:	4603      	mov	r3, r0
 8007b26:	461a      	mov	r2, r3
 8007b28:	4b03      	ldr	r3, [pc, #12]	@ (8007b38 <led_set_RGB+0x78>)
 8007b2a:	4423      	add	r3, r4
 8007b2c:	751a      	strb	r2, [r3, #20]

  return LED_STRIPE_OK;
 8007b2e:	2300      	movs	r3, #0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd90      	pop	{r4, r7, pc}
 8007b38:	20001e50 	.word	0x20001e50

08007b3c <led_set_RGB_range>:

  return LED_STRIPE_OK;
}


led_status_t led_set_RGB_range(uint16_t start, uint16_t end, uint8_t r, uint8_t g, uint8_t b) {
 8007b3c:	b590      	push	{r4, r7, lr}
 8007b3e:	b085      	sub	sp, #20
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	4604      	mov	r4, r0
 8007b44:	4608      	mov	r0, r1
 8007b46:	4611      	mov	r1, r2
 8007b48:	461a      	mov	r2, r3
 8007b4a:	4623      	mov	r3, r4
 8007b4c:	80fb      	strh	r3, [r7, #6]
 8007b4e:	4603      	mov	r3, r0
 8007b50:	80bb      	strh	r3, [r7, #4]
 8007b52:	460b      	mov	r3, r1
 8007b54:	70fb      	strb	r3, [r7, #3]
 8007b56:	4613      	mov	r3, r2
 8007b58:	70bb      	strb	r3, [r7, #2]
    if (start > end) return LED_STRIPE_ERR;
 8007b5a:	88fa      	ldrh	r2, [r7, #6]
 8007b5c:	88bb      	ldrh	r3, [r7, #4]
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d901      	bls.n	8007b66 <led_set_RGB_range+0x2a>
 8007b62:	2301      	movs	r3, #1
 8007b64:	e01c      	b.n	8007ba0 <led_set_RGB_range+0x64>
    if (end >= NUM_PIXELS) return LED_STRIPE_ERR;
 8007b66:	88bb      	ldrh	r3, [r7, #4]
 8007b68:	2b14      	cmp	r3, #20
 8007b6a:	d901      	bls.n	8007b70 <led_set_RGB_range+0x34>
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e017      	b.n	8007ba0 <led_set_RGB_range+0x64>

    for (uint16_t i = start; i <= end; i++) {
 8007b70:	88fb      	ldrh	r3, [r7, #6]
 8007b72:	81fb      	strh	r3, [r7, #14]
 8007b74:	e00f      	b.n	8007b96 <led_set_RGB_range+0x5a>
        if (led_set_RGB((uint8_t)i, r, g, b) != LED_STRIPE_OK) {
 8007b76:	89fb      	ldrh	r3, [r7, #14]
 8007b78:	b2d8      	uxtb	r0, r3
 8007b7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b7e:	78ba      	ldrb	r2, [r7, #2]
 8007b80:	78f9      	ldrb	r1, [r7, #3]
 8007b82:	f7ff ff9d 	bl	8007ac0 <led_set_RGB>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d001      	beq.n	8007b90 <led_set_RGB_range+0x54>
            return LED_STRIPE_ERR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e007      	b.n	8007ba0 <led_set_RGB_range+0x64>
    for (uint16_t i = start; i <= end; i++) {
 8007b90:	89fb      	ldrh	r3, [r7, #14]
 8007b92:	3301      	adds	r3, #1
 8007b94:	81fb      	strh	r3, [r7, #14]
 8007b96:	89fa      	ldrh	r2, [r7, #14]
 8007b98:	88bb      	ldrh	r3, [r7, #4]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d9eb      	bls.n	8007b76 <led_set_RGB_range+0x3a>
        }
    }
    return LED_STRIPE_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3714      	adds	r7, #20
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd90      	pop	{r4, r7, pc}

08007ba8 <led_render>:

// Shuttle the data to the LEDs!
led_status_t led_render() {
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0

  if(!g_led_bus.dirty) return LED_STRIPE_OK;
 8007bae:	4b73      	ldr	r3, [pc, #460]	@ (8007d7c <led_render+0x1d4>)
 8007bb0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d101      	bne.n	8007bbe <led_render+0x16>
 8007bba:	2300      	movs	r3, #0
 8007bbc:	e0d9      	b.n	8007d72 <led_render+0x1ca>

  if(g_led_bus.wr_buf_p != 0 || g_led_bus.cfg.hdma->State != HAL_DMA_STATE_READY) {
 8007bbe:	4b6f      	ldr	r3, [pc, #444]	@ (8007d7c <led_render+0x1d4>)
 8007bc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d106      	bne.n	8007bd6 <led_render+0x2e>
 8007bc8:	4b6c      	ldr	r3, [pc, #432]	@ (8007d7c <led_render+0x1d4>)
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007bd0:	b2db      	uxtb	r3, r3
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d01c      	beq.n	8007c10 <led_render+0x68>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	71fb      	strb	r3, [r7, #7]
 8007bda:	e008      	b.n	8007bee <led_render+0x46>
 8007bdc:	79fb      	ldrb	r3, [r7, #7]
 8007bde:	4a67      	ldr	r2, [pc, #412]	@ (8007d7c <led_render+0x1d4>)
 8007be0:	4413      	add	r3, r2
 8007be2:	2200      	movs	r2, #0
 8007be4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007be8:	79fb      	ldrb	r3, [r7, #7]
 8007bea:	3301      	adds	r3, #1
 8007bec:	71fb      	strb	r3, [r7, #7]
 8007bee:	79fb      	ldrb	r3, [r7, #7]
 8007bf0:	2b2f      	cmp	r3, #47	@ 0x2f
 8007bf2:	d9f3      	bls.n	8007bdc <led_render+0x34>
    g_led_bus.wr_buf_p = 0;
 8007bf4:	4b61      	ldr	r3, [pc, #388]	@ (8007d7c <led_render+0x1d4>)
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 8007bfc:	4b5f      	ldr	r3, [pc, #380]	@ (8007d7c <led_render+0x1d4>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a5e      	ldr	r2, [pc, #376]	@ (8007d7c <led_render+0x1d4>)
 8007c02:	6892      	ldr	r2, [r2, #8]
 8007c04:	4611      	mov	r1, r2
 8007c06:	4618      	mov	r0, r3
 8007c08:	f006 fade 	bl	800e1c8 <HAL_TIM_PWM_Stop_DMA>
    return LED_STRIPE_OK;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	e0b0      	b.n	8007d72 <led_render+0x1ca>

  }

  for(uint_fast8_t i = 0; i < 8; ++i) {
 8007c10:	2300      	movs	r3, #0
 8007c12:	603b      	str	r3, [r7, #0]
 8007c14:	e098      	b.n	8007d48 <led_render+0x1a0>
	  g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[0] << i) & 0x80) > 0);
 8007c16:	4b59      	ldr	r3, [pc, #356]	@ (8007d7c <led_render+0x1d4>)
 8007c18:	89db      	ldrh	r3, [r3, #14]
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	4b57      	ldr	r3, [pc, #348]	@ (8007d7c <led_render+0x1d4>)
 8007c1e:	7d1b      	ldrb	r3, [r3, #20]
 8007c20:	4619      	mov	r1, r3
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	fa01 f303 	lsl.w	r3, r1, r3
 8007c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	bfcc      	ite	gt
 8007c30:	2301      	movgt	r3, #1
 8007c32:	2300      	movle	r3, #0
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	fa02 f303 	lsl.w	r3, r2, r3
 8007c3a:	b2d9      	uxtb	r1, r3
 8007c3c:	4a4f      	ldr	r2, [pc, #316]	@ (8007d7c <led_render+0x1d4>)
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	4413      	add	r3, r2
 8007c42:	3353      	adds	r3, #83	@ 0x53
 8007c44:	460a      	mov	r2, r1
 8007c46:	701a      	strb	r2, [r3, #0]
	  g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[1] << i) & 0x80) > 0);
 8007c48:	4b4c      	ldr	r3, [pc, #304]	@ (8007d7c <led_render+0x1d4>)
 8007c4a:	89db      	ldrh	r3, [r3, #14]
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	4b4b      	ldr	r3, [pc, #300]	@ (8007d7c <led_render+0x1d4>)
 8007c50:	7d5b      	ldrb	r3, [r3, #21]
 8007c52:	4619      	mov	r1, r3
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	fa01 f303 	lsl.w	r3, r1, r3
 8007c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	bfcc      	ite	gt
 8007c62:	2301      	movgt	r3, #1
 8007c64:	2300      	movle	r3, #0
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	409a      	lsls	r2, r3
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	3308      	adds	r3, #8
 8007c6e:	b2d1      	uxtb	r1, r2
 8007c70:	4a42      	ldr	r2, [pc, #264]	@ (8007d7c <led_render+0x1d4>)
 8007c72:	4413      	add	r3, r2
 8007c74:	460a      	mov	r2, r1
 8007c76:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[2] << i) & 0x80) > 0);
 8007c7a:	4b40      	ldr	r3, [pc, #256]	@ (8007d7c <led_render+0x1d4>)
 8007c7c:	89db      	ldrh	r3, [r3, #14]
 8007c7e:	461a      	mov	r2, r3
 8007c80:	4b3e      	ldr	r3, [pc, #248]	@ (8007d7c <led_render+0x1d4>)
 8007c82:	7d9b      	ldrb	r3, [r3, #22]
 8007c84:	4619      	mov	r1, r3
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	fa01 f303 	lsl.w	r3, r1, r3
 8007c8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	bfcc      	ite	gt
 8007c94:	2301      	movgt	r3, #1
 8007c96:	2300      	movle	r3, #0
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	409a      	lsls	r2, r3
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	3310      	adds	r3, #16
 8007ca0:	b2d1      	uxtb	r1, r2
 8007ca2:	4a36      	ldr	r2, [pc, #216]	@ (8007d7c <led_render+0x1d4>)
 8007ca4:	4413      	add	r3, r2
 8007ca6:	460a      	mov	r2, r1
 8007ca8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3] << i) & 0x80) > 0);
 8007cac:	4b33      	ldr	r3, [pc, #204]	@ (8007d7c <led_render+0x1d4>)
 8007cae:	89db      	ldrh	r3, [r3, #14]
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	4b32      	ldr	r3, [pc, #200]	@ (8007d7c <led_render+0x1d4>)
 8007cb4:	7ddb      	ldrb	r3, [r3, #23]
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	fa01 f303 	lsl.w	r3, r1, r3
 8007cbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	bfcc      	ite	gt
 8007cc6:	2301      	movgt	r3, #1
 8007cc8:	2300      	movle	r3, #0
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	409a      	lsls	r2, r3
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	3318      	adds	r3, #24
 8007cd2:	b2d1      	uxtb	r1, r2
 8007cd4:	4a29      	ldr	r2, [pc, #164]	@ (8007d7c <led_render+0x1d4>)
 8007cd6:	4413      	add	r3, r2
 8007cd8:	460a      	mov	r2, r1
 8007cda:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[4] << i) & 0x80) > 0);
 8007cde:	4b27      	ldr	r3, [pc, #156]	@ (8007d7c <led_render+0x1d4>)
 8007ce0:	89db      	ldrh	r3, [r3, #14]
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	4b25      	ldr	r3, [pc, #148]	@ (8007d7c <led_render+0x1d4>)
 8007ce6:	7e1b      	ldrb	r3, [r3, #24]
 8007ce8:	4619      	mov	r1, r3
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	fa01 f303 	lsl.w	r3, r1, r3
 8007cf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	bfcc      	ite	gt
 8007cf8:	2301      	movgt	r3, #1
 8007cfa:	2300      	movle	r3, #0
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	409a      	lsls	r2, r3
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	3320      	adds	r3, #32
 8007d04:	b2d1      	uxtb	r1, r2
 8007d06:	4a1d      	ldr	r2, [pc, #116]	@ (8007d7c <led_render+0x1d4>)
 8007d08:	4413      	add	r3, r2
 8007d0a:	460a      	mov	r2, r1
 8007d0c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
	  g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[5] << i) & 0x80) > 0);
 8007d10:	4b1a      	ldr	r3, [pc, #104]	@ (8007d7c <led_render+0x1d4>)
 8007d12:	89db      	ldrh	r3, [r3, #14]
 8007d14:	461a      	mov	r2, r3
 8007d16:	4b19      	ldr	r3, [pc, #100]	@ (8007d7c <led_render+0x1d4>)
 8007d18:	7e5b      	ldrb	r3, [r3, #25]
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	bfcc      	ite	gt
 8007d2a:	2301      	movgt	r3, #1
 8007d2c:	2300      	movle	r3, #0
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	409a      	lsls	r2, r3
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	3328      	adds	r3, #40	@ 0x28
 8007d36:	b2d1      	uxtb	r1, r2
 8007d38:	4a10      	ldr	r2, [pc, #64]	@ (8007d7c <led_render+0x1d4>)
 8007d3a:	4413      	add	r3, r2
 8007d3c:	460a      	mov	r2, r1
 8007d3e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
  for(uint_fast8_t i = 0; i < 8; ++i) {
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	3301      	adds	r3, #1
 8007d46:	603b      	str	r3, [r7, #0]
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	2b07      	cmp	r3, #7
 8007d4c:	f67f af63 	bls.w	8007c16 <led_render+0x6e>
  }

  g_led_bus.dirty = 0;
 8007d50:	4b0a      	ldr	r3, [pc, #40]	@ (8007d7c <led_render+0x1d4>)
 8007d52:	2200      	movs	r2, #0
 8007d54:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
  HAL_TIM_PWM_Start_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel, (uint32_t *)g_led_bus.wr_buf, WR_BUF_LEN);
 8007d58:	4b08      	ldr	r3, [pc, #32]	@ (8007d7c <led_render+0x1d4>)
 8007d5a:	6818      	ldr	r0, [r3, #0]
 8007d5c:	4b07      	ldr	r3, [pc, #28]	@ (8007d7c <led_render+0x1d4>)
 8007d5e:	6899      	ldr	r1, [r3, #8]
 8007d60:	2330      	movs	r3, #48	@ 0x30
 8007d62:	4a07      	ldr	r2, [pc, #28]	@ (8007d80 <led_render+0x1d8>)
 8007d64:	f006 f804 	bl	800dd70 <HAL_TIM_PWM_Start_DMA>
  g_led_bus.wr_buf_p = 2; // Since we're ready for the next buffer
 8007d68:	4b04      	ldr	r3, [pc, #16]	@ (8007d7c <led_render+0x1d4>)
 8007d6a:	2202      	movs	r2, #2
 8007d6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return LED_STRIPE_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3708      	adds	r7, #8
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}
 8007d7a:	bf00      	nop
 8007d7c:	20001e50 	.word	0x20001e50
 8007d80:	20001ea3 	.word	0x20001ea3

08007d84 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:





void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]


	// DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 8007d8c:	4b4d      	ldr	r3, [pc, #308]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d92:	2b14      	cmp	r3, #20
 8007d94:	d874      	bhi.n	8007e80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfc>
    // We're in. Fill the even buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007d96:	2300      	movs	r3, #0
 8007d98:	60fb      	str	r3, [r7, #12]
 8007d9a:	e066      	b.n	8007e6a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe6>
    	g_led_bus.wr_buf[i     ] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 8007d9c:	4b49      	ldr	r3, [pc, #292]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007d9e:	89db      	ldrh	r3, [r3, #14]
 8007da0:	4619      	mov	r1, r3
 8007da2:	4b48      	ldr	r3, [pc, #288]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007da4:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007da8:	4613      	mov	r3, r2
 8007daa:	005b      	lsls	r3, r3, #1
 8007dac:	4413      	add	r3, r2
 8007dae:	4a45      	ldr	r2, [pc, #276]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007db0:	4413      	add	r3, r2
 8007db2:	7d1b      	ldrb	r3, [r3, #20]
 8007db4:	461a      	mov	r2, r3
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	bfcc      	ite	gt
 8007dc4:	2301      	movgt	r3, #1
 8007dc6:	2300      	movle	r3, #0
 8007dc8:	b2db      	uxtb	r3, r3
 8007dca:	fa01 f303 	lsl.w	r3, r1, r3
 8007dce:	b2d9      	uxtb	r1, r3
 8007dd0:	4a3c      	ldr	r2, [pc, #240]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	3353      	adds	r3, #83	@ 0x53
 8007dd8:	460a      	mov	r2, r1
 8007dda:	701a      	strb	r2, [r3, #0]
    	g_led_bus.wr_buf[i +  8] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 8007ddc:	4b39      	ldr	r3, [pc, #228]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007dde:	89db      	ldrh	r3, [r3, #14]
 8007de0:	4619      	mov	r1, r3
 8007de2:	4b38      	ldr	r3, [pc, #224]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007de4:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007de8:	4613      	mov	r3, r2
 8007dea:	005b      	lsls	r3, r3, #1
 8007dec:	4413      	add	r3, r2
 8007dee:	3301      	adds	r3, #1
 8007df0:	4a34      	ldr	r2, [pc, #208]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007df2:	4413      	add	r3, r2
 8007df4:	7d1b      	ldrb	r3, [r3, #20]
 8007df6:	461a      	mov	r2, r3
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8007dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	bfcc      	ite	gt
 8007e06:	2301      	movgt	r3, #1
 8007e08:	2300      	movle	r3, #0
 8007e0a:	b2db      	uxtb	r3, r3
 8007e0c:	fa01 f203 	lsl.w	r2, r1, r3
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	3308      	adds	r3, #8
 8007e14:	b2d1      	uxtb	r1, r2
 8007e16:	4a2b      	ldr	r2, [pc, #172]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e18:	4413      	add	r3, r2
 8007e1a:	460a      	mov	r2, r1
 8007e1c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 16] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 8007e20:	4b28      	ldr	r3, [pc, #160]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e22:	89db      	ldrh	r3, [r3, #14]
 8007e24:	4619      	mov	r1, r3
 8007e26:	4b27      	ldr	r3, [pc, #156]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e28:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007e2c:	4613      	mov	r3, r2
 8007e2e:	005b      	lsls	r3, r3, #1
 8007e30:	4413      	add	r3, r2
 8007e32:	3302      	adds	r3, #2
 8007e34:	4a23      	ldr	r2, [pc, #140]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e36:	4413      	add	r3, r2
 8007e38:	7d1b      	ldrb	r3, [r3, #20]
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	bfcc      	ite	gt
 8007e4a:	2301      	movgt	r3, #1
 8007e4c:	2300      	movle	r3, #0
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	fa01 f203 	lsl.w	r2, r1, r3
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	3310      	adds	r3, #16
 8007e58:	b2d1      	uxtb	r1, r2
 8007e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e5c:	4413      	add	r3, r2
 8007e5e:	460a      	mov	r2, r1
 8007e60:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	3301      	adds	r3, #1
 8007e68:	60fb      	str	r3, [r7, #12]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2b07      	cmp	r3, #7
 8007e6e:	d995      	bls.n	8007d9c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 8007e70:	4b14      	ldr	r3, [pc, #80]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e76:	3301      	adds	r3, #1
 8007e78:	4a12      	ldr	r2, [pc, #72]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e7a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // First half reset zero fill
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
    g_led_bus.wr_buf_p++;
  }

}
 8007e7e:	e01a      	b.n	8007eb6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 8007e80:	4b10      	ldr	r3, [pc, #64]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e86:	2b16      	cmp	r3, #22
 8007e88:	d815      	bhi.n	8007eb6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x132>
    for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) g_led_bus.wr_buf[i] = 0;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	72fb      	strb	r3, [r7, #11]
 8007e8e:	e008      	b.n	8007ea2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x11e>
 8007e90:	7afb      	ldrb	r3, [r7, #11]
 8007e92:	4a0c      	ldr	r2, [pc, #48]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007e94:	4413      	add	r3, r2
 8007e96:	2200      	movs	r2, #0
 8007e98:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007e9c:	7afb      	ldrb	r3, [r7, #11]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	72fb      	strb	r3, [r7, #11]
 8007ea2:	7afb      	ldrb	r3, [r7, #11]
 8007ea4:	2b17      	cmp	r3, #23
 8007ea6:	d9f3      	bls.n	8007e90 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x10c>
    g_led_bus.wr_buf_p++;
 8007ea8:	4b06      	ldr	r3, [pc, #24]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007eae:	3301      	adds	r3, #1
 8007eb0:	4a04      	ldr	r2, [pc, #16]	@ (8007ec4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x140>)
 8007eb2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 8007eb6:	bf00      	nop
 8007eb8:	3714      	adds	r7, #20
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	20001e50 	.word	0x20001e50

08007ec8 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]

  // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
  if(g_led_bus.wr_buf_p < NUM_PIXELS) {
 8007ed0:	4b53      	ldr	r3, [pc, #332]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ed6:	2b14      	cmp	r3, #20
 8007ed8:	d875      	bhi.n	8007fc6 <HAL_TIM_PWM_PulseFinishedCallback+0xfe>
    // We're in. Fill the odd buffer

    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007eda:	2300      	movs	r3, #0
 8007edc:	60fb      	str	r3, [r7, #12]
 8007ede:	e067      	b.n	8007fb0 <HAL_TIM_PWM_PulseFinishedCallback+0xe8>
    	g_led_bus.wr_buf[i + 24] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p    ] << i) & 0x80) > 0);
 8007ee0:	4b4f      	ldr	r3, [pc, #316]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007ee2:	89db      	ldrh	r3, [r3, #14]
 8007ee4:	4619      	mov	r1, r3
 8007ee6:	4b4e      	ldr	r3, [pc, #312]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007ee8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007eec:	4613      	mov	r3, r2
 8007eee:	005b      	lsls	r3, r3, #1
 8007ef0:	4413      	add	r3, r2
 8007ef2:	4a4b      	ldr	r2, [pc, #300]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007ef4:	4413      	add	r3, r2
 8007ef6:	7d1b      	ldrb	r3, [r3, #20]
 8007ef8:	461a      	mov	r2, r3
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	fa02 f303 	lsl.w	r3, r2, r3
 8007f00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	bfcc      	ite	gt
 8007f08:	2301      	movgt	r3, #1
 8007f0a:	2300      	movle	r3, #0
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	fa01 f203 	lsl.w	r2, r1, r3
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	3318      	adds	r3, #24
 8007f16:	b2d1      	uxtb	r1, r2
 8007f18:	4a41      	ldr	r2, [pc, #260]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f1a:	4413      	add	r3, r2
 8007f1c:	460a      	mov	r2, r1
 8007f1e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 32] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 1] << i) & 0x80) > 0);
 8007f22:	4b3f      	ldr	r3, [pc, #252]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f24:	89db      	ldrh	r3, [r3, #14]
 8007f26:	4619      	mov	r1, r3
 8007f28:	4b3d      	ldr	r3, [pc, #244]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f2a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007f2e:	4613      	mov	r3, r2
 8007f30:	005b      	lsls	r3, r3, #1
 8007f32:	4413      	add	r3, r2
 8007f34:	3301      	adds	r3, #1
 8007f36:	4a3a      	ldr	r2, [pc, #232]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f38:	4413      	add	r3, r2
 8007f3a:	7d1b      	ldrb	r3, [r3, #20]
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	fa02 f303 	lsl.w	r3, r2, r3
 8007f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	bfcc      	ite	gt
 8007f4c:	2301      	movgt	r3, #1
 8007f4e:	2300      	movle	r3, #0
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	fa01 f203 	lsl.w	r2, r1, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	3320      	adds	r3, #32
 8007f5a:	b2d1      	uxtb	r1, r2
 8007f5c:	4a30      	ldr	r2, [pc, #192]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f5e:	4413      	add	r3, r2
 8007f60:	460a      	mov	r2, r1
 8007f62:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    	g_led_bus.wr_buf[i + 40] = g_led_bus.cfg.pwm_lo << (((g_led_bus.rgb_arr[3 * g_led_bus.wr_buf_p + 2] << i) & 0x80) > 0);
 8007f66:	4b2e      	ldr	r3, [pc, #184]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f68:	89db      	ldrh	r3, [r3, #14]
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	4b2c      	ldr	r3, [pc, #176]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f6e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007f72:	4613      	mov	r3, r2
 8007f74:	005b      	lsls	r3, r3, #1
 8007f76:	4413      	add	r3, r2
 8007f78:	3302      	adds	r3, #2
 8007f7a:	4a29      	ldr	r2, [pc, #164]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007f7c:	4413      	add	r3, r2
 8007f7e:	7d1b      	ldrb	r3, [r3, #20]
 8007f80:	461a      	mov	r2, r3
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	fa02 f303 	lsl.w	r3, r2, r3
 8007f88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	bfcc      	ite	gt
 8007f90:	2301      	movgt	r3, #1
 8007f92:	2300      	movle	r3, #0
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	fa01 f203 	lsl.w	r2, r1, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	3328      	adds	r3, #40	@ 0x28
 8007f9e:	b2d1      	uxtb	r1, r2
 8007fa0:	4a1f      	ldr	r2, [pc, #124]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007fa2:	4413      	add	r3, r2
 8007fa4:	460a      	mov	r2, r1
 8007fa6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	3301      	adds	r3, #1
 8007fae:	60fb      	str	r3, [r7, #12]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b07      	cmp	r3, #7
 8007fb4:	d994      	bls.n	8007ee0 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
    }
    g_led_bus.wr_buf_p++;
 8007fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	4a18      	ldr	r2, [pc, #96]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007fc0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    // We're done. Lean back and until next time!
	g_led_bus.wr_buf_p = 0;
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);

  }
}
 8007fc4:	e027      	b.n	8008016 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
  } else if (g_led_bus.wr_buf_p < NUM_PIXELS + 2) {
 8007fc6:	4b16      	ldr	r3, [pc, #88]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007fc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fcc:	2b16      	cmp	r3, #22
 8007fce:	d816      	bhi.n	8007ffe <HAL_TIM_PWM_PulseFinishedCallback+0x136>
    for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) g_led_bus.wr_buf[i] = 0;
 8007fd0:	2318      	movs	r3, #24
 8007fd2:	72fb      	strb	r3, [r7, #11]
 8007fd4:	e008      	b.n	8007fe8 <HAL_TIM_PWM_PulseFinishedCallback+0x120>
 8007fd6:	7afb      	ldrb	r3, [r7, #11]
 8007fd8:	4a11      	ldr	r2, [pc, #68]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007fda:	4413      	add	r3, r2
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8007fe2:	7afb      	ldrb	r3, [r7, #11]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	72fb      	strb	r3, [r7, #11]
 8007fe8:	7afb      	ldrb	r3, [r7, #11]
 8007fea:	2b2f      	cmp	r3, #47	@ 0x2f
 8007fec:	d9f3      	bls.n	8007fd6 <HAL_TIM_PWM_PulseFinishedCallback+0x10e>
    ++g_led_bus.wr_buf_p;
 8007fee:	4b0c      	ldr	r3, [pc, #48]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007ff0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8007ff8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
}
 8007ffc:	e00b      	b.n	8008016 <HAL_TIM_PWM_PulseFinishedCallback+0x14e>
	g_led_bus.wr_buf_p = 0;
 8007ffe:	4b08      	ldr	r3, [pc, #32]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008000:	2200      	movs	r2, #0
 8008002:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    HAL_TIM_PWM_Stop_DMA(g_led_bus.cfg.htim, g_led_bus.cfg.tim_channel);
 8008006:	4b06      	ldr	r3, [pc, #24]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a05      	ldr	r2, [pc, #20]	@ (8008020 <HAL_TIM_PWM_PulseFinishedCallback+0x158>)
 800800c:	6892      	ldr	r2, [r2, #8]
 800800e:	4611      	mov	r1, r2
 8008010:	4618      	mov	r0, r3
 8008012:	f006 f8d9 	bl	800e1c8 <HAL_TIM_PWM_Stop_DMA>
}
 8008016:	bf00      	nop
 8008018:	3710      	adds	r7, #16
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	20001e50 	.word	0x20001e50

08008024 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008028:	f001 fc6d 	bl	8009906 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800802c:	f000 f828 	bl	8008080 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008030:	f7fe fd9c 	bl	8006b6c <MX_GPIO_Init>
  MX_DMA_Init();
 8008034:	f7fe fc50 	bl	80068d8 <MX_DMA_Init>
  MX_CRC_Init();
 8008038:	f7fe fba8 	bl	800678c <MX_CRC_Init>
  MX_TIM3_Init();
 800803c:	f000 fea0 	bl	8008d80 <MX_TIM3_Init>
  MX_ADC1_Init();
 8008040:	f7fc ff1a 	bl	8004e78 <MX_ADC1_Init>
  MX_TIM1_Init();
 8008044:	f000 fdf4 	bl	8008c30 <MX_TIM1_Init>
  MX_TIM5_Init();
 8008048:	f000 ff66 	bl	8008f18 <MX_TIM5_Init>
  MX_TIM8_Init();
 800804c:	f000 ffba 	bl	8008fc4 <MX_TIM8_Init>
  MX_TIM20_Init();
 8008050:	f001 f88a 	bl	8009168 <MX_TIM20_Init>
  MX_TIM4_Init();
 8008054:	f000 ff10 	bl	8008e78 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8008058:	f001 fae8 	bl	800962c <MX_USART3_UART_Init>
  MX_TIM17_Init();
 800805c:	f001 f80c 	bl	8009078 <MX_TIM17_Init>
  MX_TIM2_Init();
 8008060:	f000 fe40 	bl	8008ce4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8008064:	4805      	ldr	r0, [pc, #20]	@ (800807c <main+0x58>)
 8008066:	f005 fb3f 	bl	800d6e8 <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800806a:	f009 fc27 	bl	80118bc <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800806e:	f7fd f8c9 	bl	8005204 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8008072:	f009 fc47 	bl	8011904 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008076:	bf00      	nop
 8008078:	e7fd      	b.n	8008076 <main+0x52>
 800807a:	bf00      	nop
 800807c:	20001f98 	.word	0x20001f98

08008080 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b094      	sub	sp, #80	@ 0x50
 8008084:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008086:	f107 0318 	add.w	r3, r7, #24
 800808a:	2238      	movs	r2, #56	@ 0x38
 800808c:	2100      	movs	r1, #0
 800808e:	4618      	mov	r0, r3
 8008090:	f00d fb25 	bl	80156de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008094:	1d3b      	adds	r3, r7, #4
 8008096:	2200      	movs	r2, #0
 8008098:	601a      	str	r2, [r3, #0]
 800809a:	605a      	str	r2, [r3, #4]
 800809c:	609a      	str	r2, [r3, #8]
 800809e:	60da      	str	r2, [r3, #12]
 80080a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80080a2:	2000      	movs	r0, #0
 80080a4:	f004 fa66 	bl	800c574 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80080a8:	2302      	movs	r3, #2
 80080aa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80080ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80080b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80080b2:	2340      	movs	r3, #64	@ 0x40
 80080b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80080b6:	2302      	movs	r3, #2
 80080b8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80080ba:	2302      	movs	r3, #2
 80080bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80080be:	2304      	movs	r3, #4
 80080c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80080c2:	2355      	movs	r3, #85	@ 0x55
 80080c4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80080c6:	2302      	movs	r3, #2
 80080c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80080ca:	2302      	movs	r3, #2
 80080cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80080ce:	2302      	movs	r3, #2
 80080d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80080d2:	f107 0318 	add.w	r3, r7, #24
 80080d6:	4618      	mov	r0, r3
 80080d8:	f004 fb00 	bl	800c6dc <HAL_RCC_OscConfig>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d001      	beq.n	80080e6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80080e2:	f000 f841 	bl	8008168 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80080e6:	230f      	movs	r3, #15
 80080e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80080ea:	2303      	movs	r3, #3
 80080ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80080ee:	2300      	movs	r3, #0
 80080f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80080f2:	2300      	movs	r3, #0
 80080f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80080f6:	2300      	movs	r3, #0
 80080f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80080fa:	1d3b      	adds	r3, r7, #4
 80080fc:	2104      	movs	r1, #4
 80080fe:	4618      	mov	r0, r3
 8008100:	f004 fdfe 	bl	800cd00 <HAL_RCC_ClockConfig>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d001      	beq.n	800810e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800810a:	f000 f82d 	bl	8008168 <Error_Handler>
  }
}
 800810e:	bf00      	nop
 8008110:	3750      	adds	r7, #80	@ 0x50
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}

08008116 <vApplicationStackOverflowHook>:

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8008116:	b480      	push	{r7}
 8008118:	b085      	sub	sp, #20
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
 800811e:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008124:	f383 8811 	msr	BASEPRI, r3
 8008128:	f3bf 8f6f 	isb	sy
 800812c:	f3bf 8f4f 	dsb	sy
 8008130:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008132:	bf00      	nop
    (void)xTask;
    (void)pcTaskName;
    taskDISABLE_INTERRUPTS();
    for (;;);
 8008134:	bf00      	nop
 8008136:	e7fd      	b.n	8008134 <vApplicationStackOverflowHook+0x1e>

08008138 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b082      	sub	sp, #8
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a06      	ldr	r2, [pc, #24]	@ (8008160 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d101      	bne.n	800814e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800814a:	f001 fbf5 	bl	8009938 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  DWD_CheckStatus(&hard_rt_deadline_wd, htim);
 800814e:	6879      	ldr	r1, [r7, #4]
 8008150:	4804      	ldr	r0, [pc, #16]	@ (8008164 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8008152:	f7fe fba5 	bl	80068a0 <DWD_CheckStatus>
  /* USER CODE END Callback 1 */
}
 8008156:	bf00      	nop
 8008158:	3708      	adds	r7, #8
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	40001000 	.word	0x40001000
 8008164:	20000420 	.word	0x20000420

08008168 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008168:	b480      	push	{r7}
 800816a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800816c:	b672      	cpsid	i
}
 800816e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008170:	bf00      	nop
 8008172:	e7fd      	b.n	8008170 <Error_Handler+0x8>

08008174 <clip_duty>:
#include "motor.h"
#include <math.h>

/* -------------------- Helpers -------------------- */

static inline uint8_t clip_duty(uint8_t duty){
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
 800817a:	4603      	mov	r3, r0
 800817c:	71fb      	strb	r3, [r7, #7]
    if (duty > MOTOR_MAX_DUTY){
 800817e:	79fb      	ldrb	r3, [r7, #7]
 8008180:	2b64      	cmp	r3, #100	@ 0x64
 8008182:	d901      	bls.n	8008188 <clip_duty+0x14>
    	return MOTOR_MAX_DUTY;
 8008184:	2364      	movs	r3, #100	@ 0x64
 8008186:	e000      	b.n	800818a <clip_duty+0x16>
    }

    return duty;
 8008188:	79fb      	ldrb	r3, [r7, #7]
}
 800818a:	4618      	mov	r0, r3
 800818c:	370c      	adds	r7, #12
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr
	...

08008198 <compute_pwm>:

static uint16_t compute_pwm(const Motor_t* m, uint8_t duty, Motor_Direction_t dir){
 8008198:	b590      	push	{r4, r7, lr}
 800819a:	b085      	sub	sp, #20
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	460b      	mov	r3, r1
 80081a2:	70fb      	strb	r3, [r7, #3]
 80081a4:	4613      	mov	r3, r2
 80081a6:	70bb      	strb	r3, [r7, #2]
    uint16_t pwm;

    if (duty == MOTOR_MIN_DUTY){
 80081a8:	78fb      	ldrb	r3, [r7, #3]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d103      	bne.n	80081b6 <compute_pwm+0x1e>
        pwm = m->calib.pwm_stop;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	891b      	ldrh	r3, [r3, #8]
 80081b2:	81fb      	strh	r3, [r7, #14]
 80081b4:	e04d      	b.n	8008252 <compute_pwm+0xba>
    }

    else if (dir == CLOCKWISE){
 80081b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d120      	bne.n	8008200 <compute_pwm+0x68>
        pwm = m->calib.pwm_stop + (uint16_t)roundf((float)duty * m->calib.pwm_scale_forward / MOTOR_MAX_DUTY);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	891c      	ldrh	r4, [r3, #8]
 80081c2:	78fb      	ldrb	r3, [r7, #3]
 80081c4:	ee07 3a90 	vmov	s15, r3
 80081c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	895b      	ldrh	r3, [r3, #10]
 80081d0:	ee07 3a90 	vmov	s15, r3
 80081d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80081d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081dc:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800825c <compute_pwm+0xc4>
 80081e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80081e4:	eeb0 0a47 	vmov.f32	s0, s14
 80081e8:	f00f fa7c 	bl	80176e4 <roundf>
 80081ec:	eef0 7a40 	vmov.f32	s15, s0
 80081f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081f4:	ee17 3a90 	vmov	r3, s15
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	4423      	add	r3, r4
 80081fc:	81fb      	strh	r3, [r7, #14]
 80081fe:	e028      	b.n	8008252 <compute_pwm+0xba>
    }

    else if (dir == COUNTERCLOCKWISE){
 8008200:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008208:	d120      	bne.n	800824c <compute_pwm+0xb4>
        pwm = m->calib.pwm_stop - (uint16_t)roundf((float)duty * m->calib.pwm_scale_backward / MOTOR_MAX_DUTY);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	891c      	ldrh	r4, [r3, #8]
 800820e:	78fb      	ldrb	r3, [r7, #3]
 8008210:	ee07 3a90 	vmov	s15, r3
 8008214:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	899b      	ldrh	r3, [r3, #12]
 800821c:	ee07 3a90 	vmov	s15, r3
 8008220:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008228:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800825c <compute_pwm+0xc4>
 800822c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008230:	eeb0 0a47 	vmov.f32	s0, s14
 8008234:	f00f fa56 	bl	80176e4 <roundf>
 8008238:	eef0 7a40 	vmov.f32	s15, s0
 800823c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008240:	ee17 3a90 	vmov	r3, s15
 8008244:	b29b      	uxth	r3, r3
 8008246:	1ae3      	subs	r3, r4, r3
 8008248:	81fb      	strh	r3, [r7, #14]
 800824a:	e002      	b.n	8008252 <compute_pwm+0xba>
    }

    else{
        pwm = m->calib.pwm_stop;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	891b      	ldrh	r3, [r3, #8]
 8008250:	81fb      	strh	r3, [r7, #14]
    }

    return pwm;
 8008252:	89fb      	ldrh	r3, [r7, #14]
}
 8008254:	4618      	mov	r0, r3
 8008256:	3714      	adds	r7, #20
 8008258:	46bd      	mov	sp, r7
 800825a:	bd90      	pop	{r4, r7, pc}
 800825c:	42c80000 	.word	0x42c80000

08008260 <apply_pwm>:

static inline void apply_pwm(const Motor_t* m, uint16_t value){
 8008260:	b480      	push	{r7}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	460b      	mov	r3, r1
 800826a:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d105      	bne.n	8008280 <apply_pwm+0x20>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	887a      	ldrh	r2, [r7, #2]
 800827c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800827e:	e02c      	b.n	80082da <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	2b04      	cmp	r3, #4
 8008286:	d105      	bne.n	8008294 <apply_pwm+0x34>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	887b      	ldrh	r3, [r7, #2]
 8008290:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8008292:	e022      	b.n	80082da <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	2b08      	cmp	r3, #8
 800829a:	d105      	bne.n	80082a8 <apply_pwm+0x48>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	887b      	ldrh	r3, [r7, #2]
 80082a4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80082a6:	e018      	b.n	80082da <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	2b0c      	cmp	r3, #12
 80082ae:	d105      	bne.n	80082bc <apply_pwm+0x5c>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	887b      	ldrh	r3, [r7, #2]
 80082b8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80082ba:	e00e      	b.n	80082da <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	2b10      	cmp	r3, #16
 80082c2:	d105      	bne.n	80082d0 <apply_pwm+0x70>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	887b      	ldrh	r3, [r7, #2]
 80082cc:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80082ce:	e004      	b.n	80082da <apply_pwm+0x7a>
    __HAL_TIM_SET_COMPARE(m->htim, m->channel, value);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	887b      	ldrh	r3, [r7, #2]
 80082d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80082da:	bf00      	nop
 80082dc:	370c      	adds	r7, #12
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr

080082e6 <motor_init>:

/* -------------------- API -------------------- */

Motor_Status_t motor_init(Motor_t* motor, TIM_HandleTypeDef* htim, uint32_t channel, const Motor_Calibration_t* calib){
 80082e6:	b580      	push	{r7, lr}
 80082e8:	b084      	sub	sp, #16
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	60f8      	str	r0, [r7, #12]
 80082ee:	60b9      	str	r1, [r7, #8]
 80082f0:	607a      	str	r2, [r7, #4]
 80082f2:	603b      	str	r3, [r7, #0]
	if ((motor == NULL) || (htim == NULL) || (calib == NULL)){
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d005      	beq.n	8008306 <motor_init+0x20>
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d002      	beq.n	8008306 <motor_init+0x20>
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d102      	bne.n	800830c <motor_init+0x26>
        return MOTOR_ERR;
 8008306:	f04f 33ff 	mov.w	r3, #4294967295
 800830a:	e017      	b.n	800833c <motor_init+0x56>
    }

    motor->htim   = htim;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	68ba      	ldr	r2, [r7, #8]
 8008310:	601a      	str	r2, [r3, #0]
    motor->channel = channel;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	687a      	ldr	r2, [r7, #4]
 8008316:	605a      	str	r2, [r3, #4]
    motor->calib  = *calib;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	683a      	ldr	r2, [r7, #0]
 800831c:	3308      	adds	r3, #8
 800831e:	6810      	ldr	r0, [r2, #0]
 8008320:	6018      	str	r0, [r3, #0]
 8008322:	8892      	ldrh	r2, [r2, #4]
 8008324:	809a      	strh	r2, [r3, #4]

    apply_pwm(motor, calib->pwm_stop);
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	881b      	ldrh	r3, [r3, #0]
 800832a:	4619      	mov	r1, r3
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f7ff ff97 	bl	8008260 <apply_pwm>
    HAL_TIM_PWM_Start(htim, channel);
 8008332:	6879      	ldr	r1, [r7, #4]
 8008334:	68b8      	ldr	r0, [r7, #8]
 8008336:	f005 fb6d 	bl	800da14 <HAL_TIM_PWM_Start>

    return MOTOR_OK;
 800833a:	2300      	movs	r3, #0
}
 800833c:	4618      	mov	r0, r3
 800833e:	3710      	adds	r7, #16
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <motor_set>:

Motor_Status_t motor_set(Motor_t* motor, uint8_t duty, Motor_Direction_t dir){
 8008344:	b580      	push	{r7, lr}
 8008346:	b082      	sub	sp, #8
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	460b      	mov	r3, r1
 800834e:	70fb      	strb	r3, [r7, #3]
 8008350:	4613      	mov	r3, r2
 8008352:	70bb      	strb	r3, [r7, #2]
	if (motor == NULL){
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d102      	bne.n	8008360 <motor_set+0x1c>
        return MOTOR_ERR;
 800835a:	f04f 33ff 	mov.w	r3, #4294967295
 800835e:	e012      	b.n	8008386 <motor_set+0x42>
    }

    duty = clip_duty(duty);
 8008360:	78fb      	ldrb	r3, [r7, #3]
 8008362:	4618      	mov	r0, r3
 8008364:	f7ff ff06 	bl	8008174 <clip_duty>
 8008368:	4603      	mov	r3, r0
 800836a:	70fb      	strb	r3, [r7, #3]
    apply_pwm(motor, compute_pwm(motor, duty, dir));
 800836c:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8008370:	78fb      	ldrb	r3, [r7, #3]
 8008372:	4619      	mov	r1, r3
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f7ff ff0f 	bl	8008198 <compute_pwm>
 800837a:	4603      	mov	r3, r0
 800837c:	4619      	mov	r1, r3
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f7ff ff6e 	bl	8008260 <apply_pwm>

    return MOTOR_OK;
 8008384:	2300      	movs	r3, #0
}
 8008386:	4618      	mov	r0, r3
 8008388:	3708      	adds	r7, #8
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
	...

08008390 <PID_init>:
#include "pid.h"
#include <stddef.h>

pid_status PID_init(PID_t* pid, float kp, float ki, float kd, float period_ms, float tau){
 8008390:	b480      	push	{r7}
 8008392:	b087      	sub	sp, #28
 8008394:	af00      	add	r7, sp, #0
 8008396:	6178      	str	r0, [r7, #20]
 8008398:	ed87 0a04 	vstr	s0, [r7, #16]
 800839c:	edc7 0a03 	vstr	s1, [r7, #12]
 80083a0:	ed87 1a02 	vstr	s2, [r7, #8]
 80083a4:	edc7 1a01 	vstr	s3, [r7, #4]
 80083a8:	ed87 2a00 	vstr	s4, [r7]
    if (pid == NULL){
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d102      	bne.n	80083b8 <PID_init+0x28>
    	return PID_ERR;
 80083b2:	f04f 33ff 	mov.w	r3, #4294967295
 80083b6:	e021      	b.n	80083fc <PID_init+0x6c>
    }

    pid->kp = kp;
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	693a      	ldr	r2, [r7, #16]
 80083bc:	601a      	str	r2, [r3, #0]
    pid->ki = ki;
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	605a      	str	r2, [r3, #4]
    pid->kd = kd;
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	68ba      	ldr	r2, [r7, #8]
 80083c8:	609a      	str	r2, [r3, #8]
    pid->period = period_ms / 1000.0f;
 80083ca:	ed97 7a01 	vldr	s14, [r7, #4]
 80083ce:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8008408 <PID_init+0x78>
 80083d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	edc3 7a03 	vstr	s15, [r3, #12]
    pid->tau = tau;
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	683a      	ldr	r2, [r7, #0]
 80083e0:	611a      	str	r2, [r3, #16]

    pid->prev_feedback = 0.0f;
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	f04f 0200 	mov.w	r2, #0
 80083e8:	615a      	str	r2, [r3, #20]
    pid->I_term = 0.0f;
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	f04f 0200 	mov.w	r2, #0
 80083f0:	619a      	str	r2, [r3, #24]
    pid->d_filt = 0.0f;
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	f04f 0200 	mov.w	r2, #0
 80083f8:	61da      	str	r2, [r3, #28]

    return PID_OK;
 80083fa:	2300      	movs	r3, #0
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	371c      	adds	r7, #28
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr
 8008408:	447a0000 	.word	0x447a0000

0800840c <PID_compute>:

pid_status PID_compute(PID_t* pid, float setpoint, float feedback, float* u_out){
 800840c:	b480      	push	{r7}
 800840e:	b08d      	sub	sp, #52	@ 0x34
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	ed87 0a02 	vstr	s0, [r7, #8]
 8008418:	edc7 0a01 	vstr	s1, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]
    if (pid == NULL || u_out == NULL){
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d002      	beq.n	800842a <PID_compute+0x1e>
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d102      	bne.n	8008430 <PID_compute+0x24>
    	return PID_ERR;
 800842a:	f04f 33ff 	mov.w	r3, #4294967295
 800842e:	e098      	b.n	8008562 <PID_compute+0x156>
    }

    float error = setpoint - feedback;
 8008430:	ed97 7a02 	vldr	s14, [r7, #8]
 8008434:	edd7 7a01 	vldr	s15, [r7, #4]
 8008438:	ee77 7a67 	vsub.f32	s15, s14, s15
 800843c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    float P = pid->kp * error;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	edd3 7a00 	vldr	s15, [r3]
 8008446:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800844a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800844e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    float u_unsat = P + pid->I_term;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	edd3 7a06 	vldr	s15, [r3, #24]
 8008458:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800845c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008460:	edc7 7a08 	vstr	s15, [r7, #32]
    float u_sat = u_unsat;
 8008464:	6a3b      	ldr	r3, [r7, #32]
 8008466:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (u_unsat > U_MAX){
 8008468:	edd7 7a08 	vldr	s15, [r7, #32]
 800846c:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8008470:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008478:	dd02      	ble.n	8008480 <PID_compute+0x74>
    	u_sat = U_MAX;
 800847a:	4b3d      	ldr	r3, [pc, #244]	@ (8008570 <PID_compute+0x164>)
 800847c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800847e:	e00a      	b.n	8008496 <PID_compute+0x8a>
    }
    else if (u_unsat < U_MIN){
 8008480:	edd7 7a08 	vldr	s15, [r7, #32]
 8008484:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8008488:	eef4 7ac7 	vcmpe.f32	s15, s14
 800848c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008490:	d501      	bpl.n	8008496 <PID_compute+0x8a>
    	u_sat = U_MIN;
 8008492:	4b38      	ldr	r3, [pc, #224]	@ (8008574 <PID_compute+0x168>)
 8008494:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    pid->I_term += pid->period * (pid->ki * error + (u_sat - u_unsat));
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	ed93 7a06 	vldr	s14, [r3, #24]
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	edd3 6a03 	vldr	s13, [r3, #12]
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	ed93 6a01 	vldr	s12, [r3, #4]
 80084a8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80084ac:	ee26 6a27 	vmul.f32	s12, s12, s15
 80084b0:	edd7 5a0b 	vldr	s11, [r7, #44]	@ 0x2c
 80084b4:	edd7 7a08 	vldr	s15, [r7, #32]
 80084b8:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80084bc:	ee76 7a27 	vadd.f32	s15, s12, s15
 80084c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80084c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	edc3 7a06 	vstr	s15, [r3, #24]

    float d_raw = (feedback - pid->prev_feedback) / pid->period;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	edd3 7a05 	vldr	s15, [r3, #20]
 80084d4:	ed97 7a01 	vldr	s14, [r7, #4]
 80084d8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	ed93 7a03 	vldr	s14, [r3, #12]
 80084e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084e6:	edc7 7a07 	vstr	s15, [r7, #28]
    float alpha = pid->tau / (pid->tau + pid->period);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	edd3 6a04 	vldr	s13, [r3, #16]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	ed93 7a04 	vldr	s14, [r3, #16]
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80084fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008500:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008504:	edc7 7a06 	vstr	s15, [r7, #24]
    pid->d_filt = alpha * pid->d_filt + (1.0f - alpha) * d_raw;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	ed93 7a07 	vldr	s14, [r3, #28]
 800850e:	edd7 7a06 	vldr	s15, [r7, #24]
 8008512:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800851a:	edd7 7a06 	vldr	s15, [r7, #24]
 800851e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8008522:	edd7 7a07 	vldr	s15, [r7, #28]
 8008526:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800852a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	edc3 7a07 	vstr	s15, [r3, #28]

    float D = pid->kd * pid->d_filt;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	ed93 7a02 	vldr	s14, [r3, #8]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	edd3 7a07 	vldr	s15, [r3, #28]
 8008540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008544:	edc7 7a05 	vstr	s15, [r7, #20]

    *u_out = u_sat - D;
 8008548:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800854c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008550:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	edc3 7a00 	vstr	s15, [r3]

    pid->prev_feedback = feedback;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	615a      	str	r2, [r3, #20]

    return PID_OK;
 8008560:	2300      	movs	r3, #0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3734      	adds	r7, #52	@ 0x34
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop
 8008570:	41400000 	.word	0x41400000
 8008574:	c1400000 	.word	0xc1400000

08008578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b082      	sub	sp, #8
 800857c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800857e:	4b12      	ldr	r3, [pc, #72]	@ (80085c8 <HAL_MspInit+0x50>)
 8008580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008582:	4a11      	ldr	r2, [pc, #68]	@ (80085c8 <HAL_MspInit+0x50>)
 8008584:	f043 0301 	orr.w	r3, r3, #1
 8008588:	6613      	str	r3, [r2, #96]	@ 0x60
 800858a:	4b0f      	ldr	r3, [pc, #60]	@ (80085c8 <HAL_MspInit+0x50>)
 800858c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800858e:	f003 0301 	and.w	r3, r3, #1
 8008592:	607b      	str	r3, [r7, #4]
 8008594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008596:	4b0c      	ldr	r3, [pc, #48]	@ (80085c8 <HAL_MspInit+0x50>)
 8008598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800859a:	4a0b      	ldr	r2, [pc, #44]	@ (80085c8 <HAL_MspInit+0x50>)
 800859c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80085a2:	4b09      	ldr	r3, [pc, #36]	@ (80085c8 <HAL_MspInit+0x50>)
 80085a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085aa:	603b      	str	r3, [r7, #0]
 80085ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80085ae:	2200      	movs	r2, #0
 80085b0:	210f      	movs	r1, #15
 80085b2:	f06f 0001 	mvn.w	r0, #1
 80085b6:	f003 f8a5 	bl	800b704 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80085ba:	f004 f87f 	bl	800c6bc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80085be:	bf00      	nop
 80085c0:	3708      	adds	r7, #8
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	bf00      	nop
 80085c8:	40021000 	.word	0x40021000

080085cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b08c      	sub	sp, #48	@ 0x30
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80085d4:	2300      	movs	r3, #0
 80085d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80085d8:	2300      	movs	r3, #0
 80085da:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80085dc:	4b2c      	ldr	r3, [pc, #176]	@ (8008690 <HAL_InitTick+0xc4>)
 80085de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085e0:	4a2b      	ldr	r2, [pc, #172]	@ (8008690 <HAL_InitTick+0xc4>)
 80085e2:	f043 0310 	orr.w	r3, r3, #16
 80085e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80085e8:	4b29      	ldr	r3, [pc, #164]	@ (8008690 <HAL_InitTick+0xc4>)
 80085ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085ec:	f003 0310 	and.w	r3, r3, #16
 80085f0:	60bb      	str	r3, [r7, #8]
 80085f2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80085f4:	f107 020c 	add.w	r2, r7, #12
 80085f8:	f107 0310 	add.w	r3, r7, #16
 80085fc:	4611      	mov	r1, r2
 80085fe:	4618      	mov	r0, r3
 8008600:	f004 fd54 	bl	800d0ac <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8008604:	f004 fd26 	bl	800d054 <HAL_RCC_GetPCLK1Freq>
 8008608:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800860a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800860c:	4a21      	ldr	r2, [pc, #132]	@ (8008694 <HAL_InitTick+0xc8>)
 800860e:	fba2 2303 	umull	r2, r3, r2, r3
 8008612:	0c9b      	lsrs	r3, r3, #18
 8008614:	3b01      	subs	r3, #1
 8008616:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8008618:	4b1f      	ldr	r3, [pc, #124]	@ (8008698 <HAL_InitTick+0xcc>)
 800861a:	4a20      	ldr	r2, [pc, #128]	@ (800869c <HAL_InitTick+0xd0>)
 800861c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800861e:	4b1e      	ldr	r3, [pc, #120]	@ (8008698 <HAL_InitTick+0xcc>)
 8008620:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8008624:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8008626:	4a1c      	ldr	r2, [pc, #112]	@ (8008698 <HAL_InitTick+0xcc>)
 8008628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800862c:	4b1a      	ldr	r3, [pc, #104]	@ (8008698 <HAL_InitTick+0xcc>)
 800862e:	2200      	movs	r2, #0
 8008630:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008632:	4b19      	ldr	r3, [pc, #100]	@ (8008698 <HAL_InitTick+0xcc>)
 8008634:	2200      	movs	r2, #0
 8008636:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8008638:	4817      	ldr	r0, [pc, #92]	@ (8008698 <HAL_InitTick+0xcc>)
 800863a:	f004 fffd 	bl	800d638 <HAL_TIM_Base_Init>
 800863e:	4603      	mov	r3, r0
 8008640:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8008644:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008648:	2b00      	cmp	r3, #0
 800864a:	d11b      	bne.n	8008684 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800864c:	4812      	ldr	r0, [pc, #72]	@ (8008698 <HAL_InitTick+0xcc>)
 800864e:	f005 f8e3 	bl	800d818 <HAL_TIM_Base_Start_IT>
 8008652:	4603      	mov	r3, r0
 8008654:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8008658:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800865c:	2b00      	cmp	r3, #0
 800865e:	d111      	bne.n	8008684 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008660:	2036      	movs	r0, #54	@ 0x36
 8008662:	f003 f869 	bl	800b738 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2b0f      	cmp	r3, #15
 800866a:	d808      	bhi.n	800867e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800866c:	2200      	movs	r2, #0
 800866e:	6879      	ldr	r1, [r7, #4]
 8008670:	2036      	movs	r0, #54	@ 0x36
 8008672:	f003 f847 	bl	800b704 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008676:	4a0a      	ldr	r2, [pc, #40]	@ (80086a0 <HAL_InitTick+0xd4>)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6013      	str	r3, [r2, #0]
 800867c:	e002      	b.n	8008684 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800867e:	2301      	movs	r3, #1
 8008680:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8008684:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008688:	4618      	mov	r0, r3
 800868a:	3730      	adds	r7, #48	@ 0x30
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	40021000 	.word	0x40021000
 8008694:	431bde83 	.word	0x431bde83
 8008698:	20001ef4 	.word	0x20001ef4
 800869c:	40001000 	.word	0x40001000
 80086a0:	20000054 	.word	0x20000054

080086a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80086a4:	b480      	push	{r7}
 80086a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80086a8:	bf00      	nop
 80086aa:	e7fd      	b.n	80086a8 <NMI_Handler+0x4>

080086ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80086ac:	b480      	push	{r7}
 80086ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80086b0:	bf00      	nop
 80086b2:	e7fd      	b.n	80086b0 <HardFault_Handler+0x4>

080086b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80086b4:	b480      	push	{r7}
 80086b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80086b8:	bf00      	nop
 80086ba:	e7fd      	b.n	80086b8 <MemManage_Handler+0x4>

080086bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80086bc:	b480      	push	{r7}
 80086be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80086c0:	bf00      	nop
 80086c2:	e7fd      	b.n	80086c0 <BusFault_Handler+0x4>

080086c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80086c4:	b480      	push	{r7}
 80086c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80086c8:	bf00      	nop
 80086ca:	e7fd      	b.n	80086c8 <UsageFault_Handler+0x4>

080086cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80086cc:	b480      	push	{r7}
 80086ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80086d0:	bf00      	nop
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
	...

080086dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80086e0:	4802      	ldr	r0, [pc, #8]	@ (80086ec <DMA1_Channel1_IRQHandler+0x10>)
 80086e2:	f003 fc22 	bl	800bf2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80086e6:	bf00      	nop
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	200022a0 	.word	0x200022a0

080086f0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80086f4:	4802      	ldr	r0, [pc, #8]	@ (8008700 <DMA1_Channel2_IRQHandler+0x10>)
 80086f6:	f003 fc18 	bl	800bf2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80086fa:	bf00      	nop
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	20002300 	.word	0x20002300

08008704 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 8008708:	4802      	ldr	r0, [pc, #8]	@ (8008714 <DMA1_Channel3_IRQHandler+0x10>)
 800870a:	f003 fc0e 	bl	800bf2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800870e:	bf00      	nop
 8008710:	bd80      	pop	{r7, pc}
 8008712:	bf00      	nop
 8008714:	200021ac 	.word	0x200021ac

08008718 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800871c:	4802      	ldr	r0, [pc, #8]	@ (8008728 <TIM4_IRQHandler+0x10>)
 800871e:	f005 ff85 	bl	800e62c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8008722:	bf00      	nop
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	20002030 	.word	0x20002030

0800872c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008730:	4802      	ldr	r0, [pc, #8]	@ (800873c <USART3_IRQHandler+0x10>)
 8008732:	f007 fbb9 	bl	800fea8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8008736:	bf00      	nop
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	2000220c 	.word	0x2000220c

08008740 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SESSION_Pin);
 8008744:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8008748:	f003 fefc 	bl	800c544 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800874c:	bf00      	nop
 800874e:	bd80      	pop	{r7, pc}

08008750 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008754:	4802      	ldr	r0, [pc, #8]	@ (8008760 <TIM6_DAC_IRQHandler+0x10>)
 8008756:	f005 ff69 	bl	800e62c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800875a:	bf00      	nop
 800875c:	bd80      	pop	{r7, pc}
 800875e:	bf00      	nop
 8008760:	20001ef4 	.word	0x20001ef4

08008764 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b082      	sub	sp, #8
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a08      	ldr	r2, [pc, #32]	@ (8008794 <HAL_UART_TxCpltCallback+0x30>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d10a      	bne.n	800878c <HAL_UART_TxCpltCallback+0x28>
    {
    	HAL_UART_DMAStop(&huart3);
 8008776:	4808      	ldr	r0, [pc, #32]	@ (8008798 <HAL_UART_TxCpltCallback+0x34>)
 8008778:	f007 fb00 	bl	800fd7c <HAL_UART_DMAStop>
    	transmitted++;
 800877c:	4b07      	ldr	r3, [pc, #28]	@ (800879c <HAL_UART_TxCpltCallback+0x38>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	3301      	adds	r3, #1
 8008782:	4a06      	ldr	r2, [pc, #24]	@ (800879c <HAL_UART_TxCpltCallback+0x38>)
 8008784:	6013      	str	r3, [r2, #0]
        tx_complete = 1;
 8008786:	4b06      	ldr	r3, [pc, #24]	@ (80087a0 <HAL_UART_TxCpltCallback+0x3c>)
 8008788:	2201      	movs	r2, #1
 800878a:	701a      	strb	r2, [r3, #0]
    }
}
 800878c:	bf00      	nop
 800878e:	3708      	adds	r7, #8
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}
 8008794:	40004800 	.word	0x40004800
 8008798:	2000220c 	.word	0x2000220c
 800879c:	20001f44 	.word	0x20001f44
 80087a0:	20001dc0 	.word	0x20001dc0

080087a4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b082      	sub	sp, #8
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a0a      	ldr	r2, [pc, #40]	@ (80087dc <HAL_UART_RxCpltCallback+0x38>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d10d      	bne.n	80087d2 <HAL_UART_RxCpltCallback+0x2e>
    {
    	HAL_UART_DMAStop(&huart3);
 80087b6:	480a      	ldr	r0, [pc, #40]	@ (80087e0 <HAL_UART_RxCpltCallback+0x3c>)
 80087b8:	f007 fae0 	bl	800fd7c <HAL_UART_DMAStop>
    	HAL_HalfDuplex_EnableTransmitter(&huart3);
 80087bc:	4808      	ldr	r0, [pc, #32]	@ (80087e0 <HAL_UART_RxCpltCallback+0x3c>)
 80087be:	f007 fedf 	bl	8010580 <HAL_HalfDuplex_EnableTransmitter>
    	received++;
 80087c2:	4b08      	ldr	r3, [pc, #32]	@ (80087e4 <HAL_UART_RxCpltCallback+0x40>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	3301      	adds	r3, #1
 80087c8:	4a06      	ldr	r2, [pc, #24]	@ (80087e4 <HAL_UART_RxCpltCallback+0x40>)
 80087ca:	6013      	str	r3, [r2, #0]
    	rx_complete = 1;
 80087cc:	4b06      	ldr	r3, [pc, #24]	@ (80087e8 <HAL_UART_RxCpltCallback+0x44>)
 80087ce:	2201      	movs	r2, #1
 80087d0:	701a      	strb	r2, [r3, #0]
    }
}
 80087d2:	bf00      	nop
 80087d4:	3708      	adds	r7, #8
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	40004800 	.word	0x40004800
 80087e0:	2000220c 	.word	0x2000220c
 80087e4:	20001f40 	.word	0x20001f40
 80087e8:	20001dc1 	.word	0x20001dc1

080087ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80087ec:	b480      	push	{r7}
 80087ee:	af00      	add	r7, sp, #0
  return 1;
 80087f0:	2301      	movs	r3, #1
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr

080087fc <_kill>:

int _kill(int pid, int sig)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8008806:	f00d f81b 	bl	8015840 <__errno>
 800880a:	4603      	mov	r3, r0
 800880c:	2216      	movs	r2, #22
 800880e:	601a      	str	r2, [r3, #0]
  return -1;
 8008810:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008814:	4618      	mov	r0, r3
 8008816:	3708      	adds	r7, #8
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <_exit>:

void _exit (int status)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008824:	f04f 31ff 	mov.w	r1, #4294967295
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f7ff ffe7 	bl	80087fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800882e:	bf00      	nop
 8008830:	e7fd      	b.n	800882e <_exit+0x12>

08008832 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b086      	sub	sp, #24
 8008836:	af00      	add	r7, sp, #0
 8008838:	60f8      	str	r0, [r7, #12]
 800883a:	60b9      	str	r1, [r7, #8]
 800883c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800883e:	2300      	movs	r3, #0
 8008840:	617b      	str	r3, [r7, #20]
 8008842:	e00a      	b.n	800885a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008844:	f3af 8000 	nop.w
 8008848:	4601      	mov	r1, r0
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	1c5a      	adds	r2, r3, #1
 800884e:	60ba      	str	r2, [r7, #8]
 8008850:	b2ca      	uxtb	r2, r1
 8008852:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	3301      	adds	r3, #1
 8008858:	617b      	str	r3, [r7, #20]
 800885a:	697a      	ldr	r2, [r7, #20]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	429a      	cmp	r2, r3
 8008860:	dbf0      	blt.n	8008844 <_read+0x12>
  }

  return len;
 8008862:	687b      	ldr	r3, [r7, #4]
}
 8008864:	4618      	mov	r0, r3
 8008866:	3718      	adds	r7, #24
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b086      	sub	sp, #24
 8008870:	af00      	add	r7, sp, #0
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008878:	2300      	movs	r3, #0
 800887a:	617b      	str	r3, [r7, #20]
 800887c:	e009      	b.n	8008892 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	1c5a      	adds	r2, r3, #1
 8008882:	60ba      	str	r2, [r7, #8]
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	4618      	mov	r0, r3
 8008888:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	3301      	adds	r3, #1
 8008890:	617b      	str	r3, [r7, #20]
 8008892:	697a      	ldr	r2, [r7, #20]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	429a      	cmp	r2, r3
 8008898:	dbf1      	blt.n	800887e <_write+0x12>
  }
  return len;
 800889a:	687b      	ldr	r3, [r7, #4]
}
 800889c:	4618      	mov	r0, r3
 800889e:	3718      	adds	r7, #24
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <_close>:

int _close(int file)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80088ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80088cc:	605a      	str	r2, [r3, #4]
  return 0;
 80088ce:	2300      	movs	r3, #0
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	370c      	adds	r7, #12
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr

080088dc <_isatty>:

int _isatty(int file)
{
 80088dc:	b480      	push	{r7}
 80088de:	b083      	sub	sp, #12
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80088e4:	2301      	movs	r3, #1
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	370c      	adds	r7, #12
 80088ea:	46bd      	mov	sp, r7
 80088ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f0:	4770      	bx	lr

080088f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80088f2:	b480      	push	{r7}
 80088f4:	b085      	sub	sp, #20
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	60f8      	str	r0, [r7, #12]
 80088fa:	60b9      	str	r1, [r7, #8]
 80088fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3714      	adds	r7, #20
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b086      	sub	sp, #24
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008914:	4a14      	ldr	r2, [pc, #80]	@ (8008968 <_sbrk+0x5c>)
 8008916:	4b15      	ldr	r3, [pc, #84]	@ (800896c <_sbrk+0x60>)
 8008918:	1ad3      	subs	r3, r2, r3
 800891a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008920:	4b13      	ldr	r3, [pc, #76]	@ (8008970 <_sbrk+0x64>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d102      	bne.n	800892e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008928:	4b11      	ldr	r3, [pc, #68]	@ (8008970 <_sbrk+0x64>)
 800892a:	4a12      	ldr	r2, [pc, #72]	@ (8008974 <_sbrk+0x68>)
 800892c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800892e:	4b10      	ldr	r3, [pc, #64]	@ (8008970 <_sbrk+0x64>)
 8008930:	681a      	ldr	r2, [r3, #0]
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4413      	add	r3, r2
 8008936:	693a      	ldr	r2, [r7, #16]
 8008938:	429a      	cmp	r2, r3
 800893a:	d207      	bcs.n	800894c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800893c:	f00c ff80 	bl	8015840 <__errno>
 8008940:	4603      	mov	r3, r0
 8008942:	220c      	movs	r2, #12
 8008944:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008946:	f04f 33ff 	mov.w	r3, #4294967295
 800894a:	e009      	b.n	8008960 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800894c:	4b08      	ldr	r3, [pc, #32]	@ (8008970 <_sbrk+0x64>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008952:	4b07      	ldr	r3, [pc, #28]	@ (8008970 <_sbrk+0x64>)
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	4413      	add	r3, r2
 800895a:	4a05      	ldr	r2, [pc, #20]	@ (8008970 <_sbrk+0x64>)
 800895c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800895e:	68fb      	ldr	r3, [r7, #12]
}
 8008960:	4618      	mov	r0, r3
 8008962:	3718      	adds	r7, #24
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	20020000 	.word	0x20020000
 800896c:	00000400 	.word	0x00000400
 8008970:	20001f48 	.word	0x20001f48
 8008974:	20006e98 	.word	0x20006e98

08008978 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008978:	b480      	push	{r7}
 800897a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800897c:	4b06      	ldr	r3, [pc, #24]	@ (8008998 <SystemInit+0x20>)
 800897e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008982:	4a05      	ldr	r2, [pc, #20]	@ (8008998 <SystemInit+0x20>)
 8008984:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008988:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800898c:	bf00      	nop
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr
 8008996:	bf00      	nop
 8008998:	e000ed00 	.word	0xe000ed00

0800899c <temp_cfg_channel_>:
#include "temp.h"

/* ================== STATIC SUPPORT FUNCTIONS ================== */

static Temp_Status_t temp_cfg_channel_(temp_t *t)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b082      	sub	sp, #8
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
	//t == NULL ecc anche dopo
    if(t == NULL || t->hadc == NULL)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d003      	beq.n	80089b2 <temp_cfg_channel_+0x16>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d102      	bne.n	80089b8 <temp_cfg_channel_+0x1c>
		return TEMP_ERR;
 80089b2:	f04f 33ff 	mov.w	r3, #4294967295
 80089b6:	e00e      	b.n	80089d6 <temp_cfg_channel_+0x3a>

    return (HAL_ADC_ConfigChannel(t->hadc, &t->channel_cfg) == HAL_OK) ? TEMP_OK : TEMP_ERR;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	3304      	adds	r3, #4
 80089c0:	4619      	mov	r1, r3
 80089c2:	4610      	mov	r0, r2
 80089c4:	f001 fe38 	bl	800a638 <HAL_ADC_ConfigChannel>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d101      	bne.n	80089d2 <temp_cfg_channel_+0x36>
 80089ce:	2300      	movs	r3, #0
 80089d0:	e001      	b.n	80089d6 <temp_cfg_channel_+0x3a>
 80089d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3708      	adds	r7, #8
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}

080089de <temp_read_once_>:

static Temp_Status_t temp_read_once_(temp_t *t, uint32_t *raw)
{
 80089de:	b580      	push	{r7, lr}
 80089e0:	b082      	sub	sp, #8
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
 80089e6:	6039      	str	r1, [r7, #0]
    if (t == NULL || raw == NULL) return TEMP_ERR;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d002      	beq.n	80089f4 <temp_read_once_+0x16>
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d102      	bne.n	80089fa <temp_read_once_+0x1c>
 80089f4:	f04f 33ff 	mov.w	r3, #4294967295
 80089f8:	e02b      	b.n	8008a52 <temp_read_once_+0x74>

    if (HAL_ADC_Start(t->hadc) != HAL_OK)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4618      	mov	r0, r3
 8008a00:	f001 fbee 	bl	800a1e0 <HAL_ADC_Start>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d002      	beq.n	8008a10 <temp_read_once_+0x32>
        return TEMP_ERR;
 8008a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8008a0e:	e020      	b.n	8008a52 <temp_read_once_+0x74>

    if (HAL_ADC_PollForConversion(t->hadc, t->timeout_ms) != HAL_OK) {
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681a      	ldr	r2, [r3, #0]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a18:	4619      	mov	r1, r3
 8008a1a:	4610      	mov	r0, r2
 8008a1c:	f001 fcf8 	bl	800a410 <HAL_ADC_PollForConversion>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d007      	beq.n	8008a36 <temp_read_once_+0x58>
        HAL_ADC_Stop(t->hadc);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f001 fcbc 	bl	800a3a8 <HAL_ADC_Stop>
        return TEMP_ERR;
 8008a30:	f04f 33ff 	mov.w	r3, #4294967295
 8008a34:	e00d      	b.n	8008a52 <temp_read_once_+0x74>
    }

    *raw = HAL_ADC_GetValue(t->hadc);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f001 fdee 	bl	800a61c <HAL_ADC_GetValue>
 8008a40:	4602      	mov	r2, r0
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	601a      	str	r2, [r3, #0]
    HAL_ADC_Stop(t->hadc);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f001 fcac 	bl	800a3a8 <HAL_ADC_Stop>

    return TEMP_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3708      	adds	r7, #8
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd80      	pop	{r7, pc}
	...

08008a5c <temp_raw_to_celsius_>:

static float temp_raw_to_celsius_(uint32_t raw)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
    float v_sense =((float)raw * TEMP_ADC_VREF_MV) / TEMP_ADC_MAX_CNT;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	ee07 3a90 	vmov	s15, r3
 8008a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a6e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8008aac <temp_raw_to_celsius_+0x50>
 8008a72:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008a76:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8008ab0 <temp_raw_to_celsius_+0x54>
 8008a7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008a7e:	edc7 7a03 	vstr	s15, [r7, #12]

    return ((v_sense - TEMP_V25_MV) / TEMP_SLOPE_MV_PER_C) + 25.0f;
 8008a82:	edd7 7a03 	vldr	s15, [r7, #12]
 8008a86:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8008ab4 <temp_raw_to_celsius_+0x58>
 8008a8a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008a8e:	eef0 6a04 	vmov.f32	s13, #4	@ 0x40200000  2.5
 8008a92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008a96:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8008a9a:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8008a9e:	eeb0 0a67 	vmov.f32	s0, s15
 8008aa2:	3714      	adds	r7, #20
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr
 8008aac:	454e4000 	.word	0x454e4000
 8008ab0:	457ff000 	.word	0x457ff000
 8008ab4:	443e0000 	.word	0x443e0000

08008ab8 <temp_read_raw_internal_>:

static Temp_Status_t temp_read_raw_internal_(temp_t *t, uint8_t samples, uint32_t *raw)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b088      	sub	sp, #32
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	607a      	str	r2, [r7, #4]
 8008ac4:	72fb      	strb	r3, [r7, #11]
    if (t == NULL || raw == NULL || samples == 0) return TEMP_ERR;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d005      	beq.n	8008ad8 <temp_read_raw_internal_+0x20>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d002      	beq.n	8008ad8 <temp_read_raw_internal_+0x20>
 8008ad2:	7afb      	ldrb	r3, [r7, #11]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d102      	bne.n	8008ade <temp_read_raw_internal_+0x26>
 8008ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8008adc:	e02f      	b.n	8008b3e <temp_read_raw_internal_+0x86>

    if (temp_cfg_channel_(t) != TEMP_OK)
 8008ade:	68f8      	ldr	r0, [r7, #12]
 8008ae0:	f7ff ff5c 	bl	800899c <temp_cfg_channel_>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d002      	beq.n	8008af0 <temp_read_raw_internal_+0x38>
        return TEMP_ERR;
 8008aea:	f04f 33ff 	mov.w	r3, #4294967295
 8008aee:	e026      	b.n	8008b3e <temp_read_raw_internal_+0x86>

    uint32_t acc = 0U;
 8008af0:	2300      	movs	r3, #0
 8008af2:	61fb      	str	r3, [r7, #28]
    uint32_t sample;

    for (uint8_t i = 0; i < samples; i++) {
 8008af4:	2300      	movs	r3, #0
 8008af6:	76fb      	strb	r3, [r7, #27]
 8008af8:	e012      	b.n	8008b20 <temp_read_raw_internal_+0x68>
        if (temp_read_once_(t, &sample) != TEMP_OK)
 8008afa:	f107 0314 	add.w	r3, r7, #20
 8008afe:	4619      	mov	r1, r3
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f7ff ff6c 	bl	80089de <temp_read_once_>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d002      	beq.n	8008b12 <temp_read_raw_internal_+0x5a>
            return TEMP_ERR;
 8008b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8008b10:	e015      	b.n	8008b3e <temp_read_raw_internal_+0x86>
        acc += sample;
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	69fa      	ldr	r2, [r7, #28]
 8008b16:	4413      	add	r3, r2
 8008b18:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < samples; i++) {
 8008b1a:	7efb      	ldrb	r3, [r7, #27]
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	76fb      	strb	r3, [r7, #27]
 8008b20:	7efa      	ldrb	r2, [r7, #27]
 8008b22:	7afb      	ldrb	r3, [r7, #11]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d3e8      	bcc.n	8008afa <temp_read_raw_internal_+0x42>
    }

    *raw = acc / samples;
 8008b28:	7afb      	ldrb	r3, [r7, #11]
 8008b2a:	69fa      	ldr	r2, [r7, #28]
 8008b2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	601a      	str	r2, [r3, #0]
    t->raw_last = *raw;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	629a      	str	r2, [r3, #40]	@ 0x28

    return TEMP_OK;
 8008b3c:	2300      	movs	r3, #0
}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	3720      	adds	r7, #32
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}

08008b46 <temp_init>:

/* ================== PUBLIC API ================== */

Temp_Status_t temp_init(temp_t *t, ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef* channel_cfg, uint32_t timeout_ms)
{
 8008b46:	b5b0      	push	{r4, r5, r7, lr}
 8008b48:	b084      	sub	sp, #16
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	60f8      	str	r0, [r7, #12]
 8008b4e:	60b9      	str	r1, [r7, #8]
 8008b50:	607a      	str	r2, [r7, #4]
 8008b52:	603b      	str	r3, [r7, #0]
    if (t == NULL || hadc == NULL) return TEMP_ERR;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d002      	beq.n	8008b60 <temp_init+0x1a>
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d102      	bne.n	8008b66 <temp_init+0x20>
 8008b60:	f04f 33ff 	mov.w	r3, #4294967295
 8008b64:	e025      	b.n	8008bb2 <temp_init+0x6c>

    t->hadc          = hadc;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	68ba      	ldr	r2, [r7, #8]
 8008b6a:	601a      	str	r2, [r3, #0]
    t->channel_cfg   = *channel_cfg;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	1d1c      	adds	r4, r3, #4
 8008b72:	4615      	mov	r5, r2
 8008b74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008b76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008b78:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8008b7c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    t->timeout_ms    = timeout_ms;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	683a      	ldr	r2, [r7, #0]
 8008b84:	625a      	str	r2, [r3, #36]	@ 0x24

    t->raw_last      = 0U;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	629a      	str	r2, [r3, #40]	@ 0x28
    t->temp_c_last   = 0.0f;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f04f 0200 	mov.w	r2, #0
 8008b92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* calibrazione ADC (una tantum) */
    if (HAL_ADCEx_Calibration_Start(t->hadc, t->channel_cfg.SingleDiff) != HAL_OK)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	4619      	mov	r1, r3
 8008b9e:	4610      	mov	r0, r2
 8008ba0:	f002 fb8e 	bl	800b2c0 <HAL_ADCEx_Calibration_Start>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d002      	beq.n	8008bb0 <temp_init+0x6a>
        return TEMP_ERR;
 8008baa:	f04f 33ff 	mov.w	r3, #4294967295
 8008bae:	e000      	b.n	8008bb2 <temp_init+0x6c>

    return TEMP_OK;
 8008bb0:	2300      	movs	r3, #0
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	3710      	adds	r7, #16
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bdb0      	pop	{r4, r5, r7, pc}

08008bba <temp_read_raw_once>:

Temp_Status_t temp_read_raw_once(temp_t *t, uint32_t *raw)
{
 8008bba:	b580      	push	{r7, lr}
 8008bbc:	b082      	sub	sp, #8
 8008bbe:	af00      	add	r7, sp, #0
 8008bc0:	6078      	str	r0, [r7, #4]
 8008bc2:	6039      	str	r1, [r7, #0]
    return temp_read_raw_internal_(t, 1, raw);
 8008bc4:	683a      	ldr	r2, [r7, #0]
 8008bc6:	2101      	movs	r1, #1
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f7ff ff75 	bl	8008ab8 <temp_read_raw_internal_>
 8008bce:	4603      	mov	r3, r0
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3708      	adds	r7, #8
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}

08008bd8 <temp_get_celsius_once>:
{
    return temp_read_raw_internal_(t, samples, raw);
}

Temp_Status_t temp_get_celsius_once(temp_t *t, float *temp_c)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
 8008be0:	6039      	str	r1, [r7, #0]
    if (t == NULL || temp_c == NULL) return TEMP_ERR;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d002      	beq.n	8008bee <temp_get_celsius_once+0x16>
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d102      	bne.n	8008bf4 <temp_get_celsius_once+0x1c>
 8008bee:	f04f 33ff 	mov.w	r3, #4294967295
 8008bf2:	e019      	b.n	8008c28 <temp_get_celsius_once+0x50>

    uint32_t raw;

    if (temp_read_raw_once(t, &raw) != TEMP_OK)
 8008bf4:	f107 030c 	add.w	r3, r7, #12
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f7ff ffdd 	bl	8008bba <temp_read_raw_once>
 8008c00:	4603      	mov	r3, r0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d002      	beq.n	8008c0c <temp_get_celsius_once+0x34>
        return TEMP_ERR;
 8008c06:	f04f 33ff 	mov.w	r3, #4294967295
 8008c0a:	e00d      	b.n	8008c28 <temp_get_celsius_once+0x50>

    t->temp_c_last = temp_raw_to_celsius_(raw);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f7ff ff24 	bl	8008a5c <temp_raw_to_celsius_>
 8008c14:	eef0 7a40 	vmov.f32	s15, s0
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    *temp_c = t->temp_c_last;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	601a      	str	r2, [r3, #0]

    return TEMP_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3710      	adds	r7, #16
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <MX_TIM1_Init>:
TIM_HandleTypeDef htim20;
DMA_HandleTypeDef hdma_tim17_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b08c      	sub	sp, #48	@ 0x30
 8008c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008c36:	f107 030c 	add.w	r3, r7, #12
 8008c3a:	2224      	movs	r2, #36	@ 0x24
 8008c3c:	2100      	movs	r1, #0
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f00c fd4d 	bl	80156de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008c44:	463b      	mov	r3, r7
 8008c46:	2200      	movs	r2, #0
 8008c48:	601a      	str	r2, [r3, #0]
 8008c4a:	605a      	str	r2, [r3, #4]
 8008c4c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8008c4e:	4b23      	ldr	r3, [pc, #140]	@ (8008cdc <MX_TIM1_Init+0xac>)
 8008c50:	4a23      	ldr	r2, [pc, #140]	@ (8008ce0 <MX_TIM1_Init+0xb0>)
 8008c52:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8008c54:	4b21      	ldr	r3, [pc, #132]	@ (8008cdc <MX_TIM1_Init+0xac>)
 8008c56:	2200      	movs	r2, #0
 8008c58:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008c5a:	4b20      	ldr	r3, [pc, #128]	@ (8008cdc <MX_TIM1_Init+0xac>)
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8008c60:	4b1e      	ldr	r3, [pc, #120]	@ (8008cdc <MX_TIM1_Init+0xac>)
 8008c62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008c66:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c68:	4b1c      	ldr	r3, [pc, #112]	@ (8008cdc <MX_TIM1_Init+0xac>)
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8008c6e:	4b1b      	ldr	r3, [pc, #108]	@ (8008cdc <MX_TIM1_Init+0xac>)
 8008c70:	2200      	movs	r2, #0
 8008c72:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008c74:	4b19      	ldr	r3, [pc, #100]	@ (8008cdc <MX_TIM1_Init+0xac>)
 8008c76:	2200      	movs	r2, #0
 8008c78:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008c7a:	2303      	movs	r3, #3
 8008c7c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008c82:	2301      	movs	r3, #1
 8008c84:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008c86:	2300      	movs	r3, #0
 8008c88:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8008c8a:	2305      	movs	r3, #5
 8008c8c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008c92:	2301      	movs	r3, #1
 8008c94:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008c96:	2300      	movs	r3, #0
 8008c98:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8008c9a:	2305      	movs	r3, #5
 8008c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8008c9e:	f107 030c 	add.w	r3, r7, #12
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	480d      	ldr	r0, [pc, #52]	@ (8008cdc <MX_TIM1_Init+0xac>)
 8008ca6:	f005 fb8d 	bl	800e3c4 <HAL_TIM_Encoder_Init>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d001      	beq.n	8008cb4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8008cb0:	f7ff fa5a 	bl	8008168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008cc0:	463b      	mov	r3, r7
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	4805      	ldr	r0, [pc, #20]	@ (8008cdc <MX_TIM1_Init+0xac>)
 8008cc6:	f006 fdc5 	bl	800f854 <HAL_TIMEx_MasterConfigSynchronization>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d001      	beq.n	8008cd4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8008cd0:	f7ff fa4a 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8008cd4:	bf00      	nop
 8008cd6:	3730      	adds	r7, #48	@ 0x30
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}
 8008cdc:	20001f4c 	.word	0x20001f4c
 8008ce0:	40012c00 	.word	0x40012c00

08008ce4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b088      	sub	sp, #32
 8008ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008cea:	f107 0310 	add.w	r3, r7, #16
 8008cee:	2200      	movs	r2, #0
 8008cf0:	601a      	str	r2, [r3, #0]
 8008cf2:	605a      	str	r2, [r3, #4]
 8008cf4:	609a      	str	r2, [r3, #8]
 8008cf6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008cf8:	1d3b      	adds	r3, r7, #4
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	601a      	str	r2, [r3, #0]
 8008cfe:	605a      	str	r2, [r3, #4]
 8008d00:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8008d02:	4b1e      	ldr	r3, [pc, #120]	@ (8008d7c <MX_TIM2_Init+0x98>)
 8008d04:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8008d08:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8008d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8008d7c <MX_TIM2_Init+0x98>)
 8008d0c:	22a9      	movs	r2, #169	@ 0xa9
 8008d0e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008d10:	4b1a      	ldr	r3, [pc, #104]	@ (8008d7c <MX_TIM2_Init+0x98>)
 8008d12:	2200      	movs	r2, #0
 8008d14:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8008d16:	4b19      	ldr	r3, [pc, #100]	@ (8008d7c <MX_TIM2_Init+0x98>)
 8008d18:	f04f 32ff 	mov.w	r2, #4294967295
 8008d1c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008d1e:	4b17      	ldr	r3, [pc, #92]	@ (8008d7c <MX_TIM2_Init+0x98>)
 8008d20:	2200      	movs	r2, #0
 8008d22:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008d24:	4b15      	ldr	r3, [pc, #84]	@ (8008d7c <MX_TIM2_Init+0x98>)
 8008d26:	2200      	movs	r2, #0
 8008d28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8008d2a:	4814      	ldr	r0, [pc, #80]	@ (8008d7c <MX_TIM2_Init+0x98>)
 8008d2c:	f004 fc84 	bl	800d638 <HAL_TIM_Base_Init>
 8008d30:	4603      	mov	r3, r0
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d001      	beq.n	8008d3a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8008d36:	f7ff fa17 	bl	8008168 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008d3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008d3e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8008d40:	f107 0310 	add.w	r3, r7, #16
 8008d44:	4619      	mov	r1, r3
 8008d46:	480d      	ldr	r0, [pc, #52]	@ (8008d7c <MX_TIM2_Init+0x98>)
 8008d48:	f005 fed4 	bl	800eaf4 <HAL_TIM_ConfigClockSource>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d001      	beq.n	8008d56 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8008d52:	f7ff fa09 	bl	8008168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008d56:	2300      	movs	r3, #0
 8008d58:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008d5e:	1d3b      	adds	r3, r7, #4
 8008d60:	4619      	mov	r1, r3
 8008d62:	4806      	ldr	r0, [pc, #24]	@ (8008d7c <MX_TIM2_Init+0x98>)
 8008d64:	f006 fd76 	bl	800f854 <HAL_TIMEx_MasterConfigSynchronization>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d001      	beq.n	8008d72 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8008d6e:	f7ff f9fb 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8008d72:	bf00      	nop
 8008d74:	3720      	adds	r7, #32
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	20001f98 	.word	0x20001f98

08008d80 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b08a      	sub	sp, #40	@ 0x28
 8008d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008d86:	f107 031c 	add.w	r3, r7, #28
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	601a      	str	r2, [r3, #0]
 8008d8e:	605a      	str	r2, [r3, #4]
 8008d90:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008d92:	463b      	mov	r3, r7
 8008d94:	2200      	movs	r2, #0
 8008d96:	601a      	str	r2, [r3, #0]
 8008d98:	605a      	str	r2, [r3, #4]
 8008d9a:	609a      	str	r2, [r3, #8]
 8008d9c:	60da      	str	r2, [r3, #12]
 8008d9e:	611a      	str	r2, [r3, #16]
 8008da0:	615a      	str	r2, [r3, #20]
 8008da2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8008da4:	4b32      	ldr	r3, [pc, #200]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008da6:	4a33      	ldr	r2, [pc, #204]	@ (8008e74 <MX_TIM3_Init+0xf4>)
 8008da8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8008daa:	4b31      	ldr	r3, [pc, #196]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008dac:	2201      	movs	r2, #1
 8008dae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008db0:	4b2f      	ldr	r3, [pc, #188]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008db2:	2200      	movs	r2, #0
 8008db4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4249;
 8008db6:	4b2e      	ldr	r3, [pc, #184]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008db8:	f241 0299 	movw	r2, #4249	@ 0x1099
 8008dbc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008dbe:	4b2c      	ldr	r3, [pc, #176]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8008dca:	4829      	ldr	r0, [pc, #164]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008dcc:	f004 fdcb 	bl	800d966 <HAL_TIM_PWM_Init>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d001      	beq.n	8008dda <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8008dd6:	f7ff f9c7 	bl	8008168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008dde:	2300      	movs	r3, #0
 8008de0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008de2:	f107 031c 	add.w	r3, r7, #28
 8008de6:	4619      	mov	r1, r3
 8008de8:	4821      	ldr	r0, [pc, #132]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008dea:	f006 fd33 	bl	800f854 <HAL_TIMEx_MasterConfigSynchronization>
 8008dee:	4603      	mov	r3, r0
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d001      	beq.n	8008df8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8008df4:	f7ff f9b8 	bl	8008168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008df8:	2360      	movs	r3, #96	@ 0x60
 8008dfa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008e00:	2300      	movs	r3, #0
 8008e02:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008e04:	2300      	movs	r3, #0
 8008e06:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008e08:	463b      	mov	r3, r7
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	4818      	ldr	r0, [pc, #96]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008e10:	f005 fd5c 	bl	800e8cc <HAL_TIM_PWM_ConfigChannel>
 8008e14:	4603      	mov	r3, r0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8008e1a:	f7ff f9a5 	bl	8008168 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008e1e:	463b      	mov	r3, r7
 8008e20:	2204      	movs	r2, #4
 8008e22:	4619      	mov	r1, r3
 8008e24:	4812      	ldr	r0, [pc, #72]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008e26:	f005 fd51 	bl	800e8cc <HAL_TIM_PWM_ConfigChannel>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d001      	beq.n	8008e34 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8008e30:	f7ff f99a 	bl	8008168 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8008e34:	463b      	mov	r3, r7
 8008e36:	2208      	movs	r2, #8
 8008e38:	4619      	mov	r1, r3
 8008e3a:	480d      	ldr	r0, [pc, #52]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008e3c:	f005 fd46 	bl	800e8cc <HAL_TIM_PWM_ConfigChannel>
 8008e40:	4603      	mov	r3, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d001      	beq.n	8008e4a <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8008e46:	f7ff f98f 	bl	8008168 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8008e4a:	463b      	mov	r3, r7
 8008e4c:	220c      	movs	r2, #12
 8008e4e:	4619      	mov	r1, r3
 8008e50:	4807      	ldr	r0, [pc, #28]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008e52:	f005 fd3b 	bl	800e8cc <HAL_TIM_PWM_ConfigChannel>
 8008e56:	4603      	mov	r3, r0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d001      	beq.n	8008e60 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8008e5c:	f7ff f984 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8008e60:	4803      	ldr	r0, [pc, #12]	@ (8008e70 <MX_TIM3_Init+0xf0>)
 8008e62:	f000 fb69 	bl	8009538 <HAL_TIM_MspPostInit>

}
 8008e66:	bf00      	nop
 8008e68:	3728      	adds	r7, #40	@ 0x28
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	20001fe4 	.word	0x20001fe4
 8008e74:	40000400 	.word	0x40000400

08008e78 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b088      	sub	sp, #32
 8008e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008e7e:	f107 0310 	add.w	r3, r7, #16
 8008e82:	2200      	movs	r2, #0
 8008e84:	601a      	str	r2, [r3, #0]
 8008e86:	605a      	str	r2, [r3, #4]
 8008e88:	609a      	str	r2, [r3, #8]
 8008e8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008e8c:	1d3b      	adds	r3, r7, #4
 8008e8e:	2200      	movs	r2, #0
 8008e90:	601a      	str	r2, [r3, #0]
 8008e92:	605a      	str	r2, [r3, #4]
 8008e94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8008e96:	4b1e      	ldr	r3, [pc, #120]	@ (8008f10 <MX_TIM4_Init+0x98>)
 8008e98:	4a1e      	ldr	r2, [pc, #120]	@ (8008f14 <MX_TIM4_Init+0x9c>)
 8008e9a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 8008e9c:	4b1c      	ldr	r3, [pc, #112]	@ (8008f10 <MX_TIM4_Init+0x98>)
 8008e9e:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8008ea2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8008f10 <MX_TIM4_Init+0x98>)
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 21999;
 8008eaa:	4b19      	ldr	r3, [pc, #100]	@ (8008f10 <MX_TIM4_Init+0x98>)
 8008eac:	f245 52ef 	movw	r2, #21999	@ 0x55ef
 8008eb0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008eb2:	4b17      	ldr	r3, [pc, #92]	@ (8008f10 <MX_TIM4_Init+0x98>)
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008eb8:	4b15      	ldr	r3, [pc, #84]	@ (8008f10 <MX_TIM4_Init+0x98>)
 8008eba:	2200      	movs	r2, #0
 8008ebc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8008ebe:	4814      	ldr	r0, [pc, #80]	@ (8008f10 <MX_TIM4_Init+0x98>)
 8008ec0:	f004 fbba 	bl	800d638 <HAL_TIM_Base_Init>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d001      	beq.n	8008ece <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8008eca:	f7ff f94d 	bl	8008168 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008ece:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008ed2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8008ed4:	f107 0310 	add.w	r3, r7, #16
 8008ed8:	4619      	mov	r1, r3
 8008eda:	480d      	ldr	r0, [pc, #52]	@ (8008f10 <MX_TIM4_Init+0x98>)
 8008edc:	f005 fe0a 	bl	800eaf4 <HAL_TIM_ConfigClockSource>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d001      	beq.n	8008eea <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8008ee6:	f7ff f93f 	bl	8008168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008eea:	2300      	movs	r3, #0
 8008eec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008ef2:	1d3b      	adds	r3, r7, #4
 8008ef4:	4619      	mov	r1, r3
 8008ef6:	4806      	ldr	r0, [pc, #24]	@ (8008f10 <MX_TIM4_Init+0x98>)
 8008ef8:	f006 fcac 	bl	800f854 <HAL_TIMEx_MasterConfigSynchronization>
 8008efc:	4603      	mov	r3, r0
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d001      	beq.n	8008f06 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8008f02:	f7ff f931 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8008f06:	bf00      	nop
 8008f08:	3720      	adds	r7, #32
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	20002030 	.word	0x20002030
 8008f14:	40000800 	.word	0x40000800

08008f18 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b08c      	sub	sp, #48	@ 0x30
 8008f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008f1e:	f107 030c 	add.w	r3, r7, #12
 8008f22:	2224      	movs	r2, #36	@ 0x24
 8008f24:	2100      	movs	r1, #0
 8008f26:	4618      	mov	r0, r3
 8008f28:	f00c fbd9 	bl	80156de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008f2c:	463b      	mov	r3, r7
 8008f2e:	2200      	movs	r2, #0
 8008f30:	601a      	str	r2, [r3, #0]
 8008f32:	605a      	str	r2, [r3, #4]
 8008f34:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8008f36:	4b21      	ldr	r3, [pc, #132]	@ (8008fbc <MX_TIM5_Init+0xa4>)
 8008f38:	4a21      	ldr	r2, [pc, #132]	@ (8008fc0 <MX_TIM5_Init+0xa8>)
 8008f3a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8008f3c:	4b1f      	ldr	r3, [pc, #124]	@ (8008fbc <MX_TIM5_Init+0xa4>)
 8008f3e:	2200      	movs	r2, #0
 8008f40:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008f42:	4b1e      	ldr	r3, [pc, #120]	@ (8008fbc <MX_TIM5_Init+0xa4>)
 8008f44:	2200      	movs	r2, #0
 8008f46:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8008f48:	4b1c      	ldr	r3, [pc, #112]	@ (8008fbc <MX_TIM5_Init+0xa4>)
 8008f4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008f4e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008f50:	4b1a      	ldr	r3, [pc, #104]	@ (8008fbc <MX_TIM5_Init+0xa4>)
 8008f52:	2200      	movs	r2, #0
 8008f54:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008f56:	4b19      	ldr	r3, [pc, #100]	@ (8008fbc <MX_TIM5_Init+0xa4>)
 8008f58:	2200      	movs	r2, #0
 8008f5a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008f5c:	2303      	movs	r3, #3
 8008f5e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008f60:	2300      	movs	r3, #0
 8008f62:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008f64:	2301      	movs	r3, #1
 8008f66:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8008f6c:	2305      	movs	r3, #5
 8008f6e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008f70:	2300      	movs	r3, #0
 8008f72:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008f74:	2301      	movs	r3, #1
 8008f76:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8008f7c:	2305      	movs	r3, #5
 8008f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8008f80:	f107 030c 	add.w	r3, r7, #12
 8008f84:	4619      	mov	r1, r3
 8008f86:	480d      	ldr	r0, [pc, #52]	@ (8008fbc <MX_TIM5_Init+0xa4>)
 8008f88:	f005 fa1c 	bl	800e3c4 <HAL_TIM_Encoder_Init>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d001      	beq.n	8008f96 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8008f92:	f7ff f8e9 	bl	8008168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008f96:	2300      	movs	r3, #0
 8008f98:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8008f9e:	463b      	mov	r3, r7
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	4806      	ldr	r0, [pc, #24]	@ (8008fbc <MX_TIM5_Init+0xa4>)
 8008fa4:	f006 fc56 	bl	800f854 <HAL_TIMEx_MasterConfigSynchronization>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d001      	beq.n	8008fb2 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8008fae:	f7ff f8db 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8008fb2:	bf00      	nop
 8008fb4:	3730      	adds	r7, #48	@ 0x30
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop
 8008fbc:	2000207c 	.word	0x2000207c
 8008fc0:	40000c00 	.word	0x40000c00

08008fc4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b08c      	sub	sp, #48	@ 0x30
 8008fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8008fca:	f107 030c 	add.w	r3, r7, #12
 8008fce:	2224      	movs	r2, #36	@ 0x24
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f00c fb83 	bl	80156de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008fd8:	463b      	mov	r3, r7
 8008fda:	2200      	movs	r2, #0
 8008fdc:	601a      	str	r2, [r3, #0]
 8008fde:	605a      	str	r2, [r3, #4]
 8008fe0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8008fe2:	4b23      	ldr	r3, [pc, #140]	@ (8009070 <MX_TIM8_Init+0xac>)
 8008fe4:	4a23      	ldr	r2, [pc, #140]	@ (8009074 <MX_TIM8_Init+0xb0>)
 8008fe6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8008fe8:	4b21      	ldr	r3, [pc, #132]	@ (8009070 <MX_TIM8_Init+0xac>)
 8008fea:	2200      	movs	r2, #0
 8008fec:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008fee:	4b20      	ldr	r3, [pc, #128]	@ (8009070 <MX_TIM8_Init+0xac>)
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8008ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8009070 <MX_TIM8_Init+0xac>)
 8008ff6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008ffa:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8009070 <MX_TIM8_Init+0xac>)
 8008ffe:	2200      	movs	r2, #0
 8009000:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009002:	4b1b      	ldr	r3, [pc, #108]	@ (8009070 <MX_TIM8_Init+0xac>)
 8009004:	2200      	movs	r2, #0
 8009006:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009008:	4b19      	ldr	r3, [pc, #100]	@ (8009070 <MX_TIM8_Init+0xac>)
 800900a:	2200      	movs	r2, #0
 800900c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800900e:	2303      	movs	r3, #3
 8009010:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009012:	2300      	movs	r3, #0
 8009014:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009016:	2301      	movs	r3, #1
 8009018:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800901a:	2300      	movs	r3, #0
 800901c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800901e:	2305      	movs	r3, #5
 8009020:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009022:	2300      	movs	r3, #0
 8009024:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009026:	2301      	movs	r3, #1
 8009028:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800902a:	2300      	movs	r3, #0
 800902c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 800902e:	2305      	movs	r3, #5
 8009030:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8009032:	f107 030c 	add.w	r3, r7, #12
 8009036:	4619      	mov	r1, r3
 8009038:	480d      	ldr	r0, [pc, #52]	@ (8009070 <MX_TIM8_Init+0xac>)
 800903a:	f005 f9c3 	bl	800e3c4 <HAL_TIM_Encoder_Init>
 800903e:	4603      	mov	r3, r0
 8009040:	2b00      	cmp	r3, #0
 8009042:	d001      	beq.n	8009048 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8009044:	f7ff f890 	bl	8008168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009048:	2300      	movs	r3, #0
 800904a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800904c:	2300      	movs	r3, #0
 800904e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009050:	2300      	movs	r3, #0
 8009052:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009054:	463b      	mov	r3, r7
 8009056:	4619      	mov	r1, r3
 8009058:	4805      	ldr	r0, [pc, #20]	@ (8009070 <MX_TIM8_Init+0xac>)
 800905a:	f006 fbfb 	bl	800f854 <HAL_TIMEx_MasterConfigSynchronization>
 800905e:	4603      	mov	r3, r0
 8009060:	2b00      	cmp	r3, #0
 8009062:	d001      	beq.n	8009068 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8009064:	f7ff f880 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009068:	bf00      	nop
 800906a:	3730      	adds	r7, #48	@ 0x30
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}
 8009070:	200020c8 	.word	0x200020c8
 8009074:	40013400 	.word	0x40013400

08009078 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b094      	sub	sp, #80	@ 0x50
 800907c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800907e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009082:	2200      	movs	r2, #0
 8009084:	601a      	str	r2, [r3, #0]
 8009086:	605a      	str	r2, [r3, #4]
 8009088:	609a      	str	r2, [r3, #8]
 800908a:	60da      	str	r2, [r3, #12]
 800908c:	611a      	str	r2, [r3, #16]
 800908e:	615a      	str	r2, [r3, #20]
 8009090:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009092:	463b      	mov	r3, r7
 8009094:	2234      	movs	r2, #52	@ 0x34
 8009096:	2100      	movs	r1, #0
 8009098:	4618      	mov	r0, r3
 800909a:	f00c fb20 	bl	80156de <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800909e:	4b30      	ldr	r3, [pc, #192]	@ (8009160 <MX_TIM17_Init+0xe8>)
 80090a0:	4a30      	ldr	r2, [pc, #192]	@ (8009164 <MX_TIM17_Init+0xec>)
 80090a2:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80090a4:	4b2e      	ldr	r3, [pc, #184]	@ (8009160 <MX_TIM17_Init+0xe8>)
 80090a6:	2200      	movs	r2, #0
 80090a8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80090aa:	4b2d      	ldr	r3, [pc, #180]	@ (8009160 <MX_TIM17_Init+0xe8>)
 80090ac:	2200      	movs	r2, #0
 80090ae:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 211;
 80090b0:	4b2b      	ldr	r3, [pc, #172]	@ (8009160 <MX_TIM17_Init+0xe8>)
 80090b2:	22d3      	movs	r2, #211	@ 0xd3
 80090b4:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80090b6:	4b2a      	ldr	r3, [pc, #168]	@ (8009160 <MX_TIM17_Init+0xe8>)
 80090b8:	2200      	movs	r2, #0
 80090ba:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80090bc:	4b28      	ldr	r3, [pc, #160]	@ (8009160 <MX_TIM17_Init+0xe8>)
 80090be:	2200      	movs	r2, #0
 80090c0:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80090c2:	4b27      	ldr	r3, [pc, #156]	@ (8009160 <MX_TIM17_Init+0xe8>)
 80090c4:	2200      	movs	r2, #0
 80090c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80090c8:	4825      	ldr	r0, [pc, #148]	@ (8009160 <MX_TIM17_Init+0xe8>)
 80090ca:	f004 fab5 	bl	800d638 <HAL_TIM_Base_Init>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d001      	beq.n	80090d8 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 80090d4:	f7ff f848 	bl	8008168 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80090d8:	4821      	ldr	r0, [pc, #132]	@ (8009160 <MX_TIM17_Init+0xe8>)
 80090da:	f004 fc44 	bl	800d966 <HAL_TIM_PWM_Init>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d001      	beq.n	80090e8 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 80090e4:	f7ff f840 	bl	8008168 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80090e8:	2360      	movs	r3, #96	@ 0x60
 80090ea:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 80090ec:	2300      	movs	r3, #0
 80090ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80090f0:	2300      	movs	r3, #0
 80090f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80090f4:	2300      	movs	r3, #0
 80090f6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80090f8:	2300      	movs	r3, #0
 80090fa:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80090fc:	2300      	movs	r3, #0
 80090fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009100:	2300      	movs	r3, #0
 8009102:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009104:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009108:	2200      	movs	r2, #0
 800910a:	4619      	mov	r1, r3
 800910c:	4814      	ldr	r0, [pc, #80]	@ (8009160 <MX_TIM17_Init+0xe8>)
 800910e:	f005 fbdd 	bl	800e8cc <HAL_TIM_PWM_ConfigChannel>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d001      	beq.n	800911c <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 8009118:	f7ff f826 	bl	8008168 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800911c:	2300      	movs	r3, #0
 800911e:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009120:	2300      	movs	r3, #0
 8009122:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009124:	2300      	movs	r3, #0
 8009126:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009128:	2300      	movs	r3, #0
 800912a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800912c:	2300      	movs	r3, #0
 800912e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009130:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009134:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8009136:	2300      	movs	r3, #0
 8009138:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800913a:	2300      	movs	r3, #0
 800913c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800913e:	463b      	mov	r3, r7
 8009140:	4619      	mov	r1, r3
 8009142:	4807      	ldr	r0, [pc, #28]	@ (8009160 <MX_TIM17_Init+0xe8>)
 8009144:	f006 fc1c 	bl	800f980 <HAL_TIMEx_ConfigBreakDeadTime>
 8009148:	4603      	mov	r3, r0
 800914a:	2b00      	cmp	r3, #0
 800914c:	d001      	beq.n	8009152 <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 800914e:	f7ff f80b 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8009152:	4803      	ldr	r0, [pc, #12]	@ (8009160 <MX_TIM17_Init+0xe8>)
 8009154:	f000 f9f0 	bl	8009538 <HAL_TIM_MspPostInit>

}
 8009158:	bf00      	nop
 800915a:	3750      	adds	r7, #80	@ 0x50
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}
 8009160:	20002114 	.word	0x20002114
 8009164:	40014800 	.word	0x40014800

08009168 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b08c      	sub	sp, #48	@ 0x30
 800916c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800916e:	f107 030c 	add.w	r3, r7, #12
 8009172:	2224      	movs	r2, #36	@ 0x24
 8009174:	2100      	movs	r1, #0
 8009176:	4618      	mov	r0, r3
 8009178:	f00c fab1 	bl	80156de <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800917c:	463b      	mov	r3, r7
 800917e:	2200      	movs	r2, #0
 8009180:	601a      	str	r2, [r3, #0]
 8009182:	605a      	str	r2, [r3, #4]
 8009184:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8009186:	4b23      	ldr	r3, [pc, #140]	@ (8009214 <MX_TIM20_Init+0xac>)
 8009188:	4a23      	ldr	r2, [pc, #140]	@ (8009218 <MX_TIM20_Init+0xb0>)
 800918a:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 800918c:	4b21      	ldr	r3, [pc, #132]	@ (8009214 <MX_TIM20_Init+0xac>)
 800918e:	2200      	movs	r2, #0
 8009190:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009192:	4b20      	ldr	r3, [pc, #128]	@ (8009214 <MX_TIM20_Init+0xac>)
 8009194:	2200      	movs	r2, #0
 8009196:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 8009198:	4b1e      	ldr	r3, [pc, #120]	@ (8009214 <MX_TIM20_Init+0xac>)
 800919a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800919e:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80091a0:	4b1c      	ldr	r3, [pc, #112]	@ (8009214 <MX_TIM20_Init+0xac>)
 80091a2:	2200      	movs	r2, #0
 80091a4:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 80091a6:	4b1b      	ldr	r3, [pc, #108]	@ (8009214 <MX_TIM20_Init+0xac>)
 80091a8:	2200      	movs	r2, #0
 80091aa:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80091ac:	4b19      	ldr	r3, [pc, #100]	@ (8009214 <MX_TIM20_Init+0xac>)
 80091ae:	2200      	movs	r2, #0
 80091b0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80091b2:	2303      	movs	r3, #3
 80091b4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80091b6:	2300      	movs	r3, #0
 80091b8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80091ba:	2301      	movs	r3, #1
 80091bc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80091be:	2300      	movs	r3, #0
 80091c0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80091c2:	2305      	movs	r3, #5
 80091c4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80091c6:	2300      	movs	r3, #0
 80091c8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80091ca:	2301      	movs	r3, #1
 80091cc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80091ce:	2300      	movs	r3, #0
 80091d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80091d2:	2305      	movs	r3, #5
 80091d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim20, &sConfig) != HAL_OK)
 80091d6:	f107 030c 	add.w	r3, r7, #12
 80091da:	4619      	mov	r1, r3
 80091dc:	480d      	ldr	r0, [pc, #52]	@ (8009214 <MX_TIM20_Init+0xac>)
 80091de:	f005 f8f1 	bl	800e3c4 <HAL_TIM_Encoder_Init>
 80091e2:	4603      	mov	r3, r0
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d001      	beq.n	80091ec <MX_TIM20_Init+0x84>
  {
    Error_Handler();
 80091e8:	f7fe ffbe 	bl	8008168 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80091ec:	2300      	movs	r3, #0
 80091ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80091f0:	2300      	movs	r3, #0
 80091f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80091f4:	2300      	movs	r3, #0
 80091f6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 80091f8:	463b      	mov	r3, r7
 80091fa:	4619      	mov	r1, r3
 80091fc:	4805      	ldr	r0, [pc, #20]	@ (8009214 <MX_TIM20_Init+0xac>)
 80091fe:	f006 fb29 	bl	800f854 <HAL_TIMEx_MasterConfigSynchronization>
 8009202:	4603      	mov	r3, r0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d001      	beq.n	800920c <MX_TIM20_Init+0xa4>
  {
    Error_Handler();
 8009208:	f7fe ffae 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 800920c:	bf00      	nop
 800920e:	3730      	adds	r7, #48	@ 0x30
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}
 8009214:	20002160 	.word	0x20002160
 8009218:	40015000 	.word	0x40015000

0800921c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b090      	sub	sp, #64	@ 0x40
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009224:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009228:	2200      	movs	r2, #0
 800922a:	601a      	str	r2, [r3, #0]
 800922c:	605a      	str	r2, [r3, #4]
 800922e:	609a      	str	r2, [r3, #8]
 8009230:	60da      	str	r2, [r3, #12]
 8009232:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4a6b      	ldr	r2, [pc, #428]	@ (80093e8 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d12a      	bne.n	8009294 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800923e:	4b6b      	ldr	r3, [pc, #428]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009242:	4a6a      	ldr	r2, [pc, #424]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009244:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009248:	6613      	str	r3, [r2, #96]	@ 0x60
 800924a:	4b68      	ldr	r3, [pc, #416]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 800924c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800924e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009252:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009254:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009256:	4b65      	ldr	r3, [pc, #404]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800925a:	4a64      	ldr	r2, [pc, #400]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 800925c:	f043 0301 	orr.w	r3, r3, #1
 8009260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009262:	4b62      	ldr	r3, [pc, #392]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009266:	f003 0301 	and.w	r3, r3, #1
 800926a:	627b      	str	r3, [r7, #36]	@ 0x24
 800926c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_BB_CH1_Pin|ENCODER_BB_CH2_Pin;
 800926e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8009272:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009274:	2302      	movs	r3, #2
 8009276:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009278:	2300      	movs	r3, #0
 800927a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800927c:	2300      	movs	r3, #0
 800927e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8009280:	2306      	movs	r3, #6
 8009282:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009284:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009288:	4619      	mov	r1, r3
 800928a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800928e:	f002 ffa7 	bl	800c1e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8009292:	e0a5      	b.n	80093e0 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM5)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4a55      	ldr	r2, [pc, #340]	@ (80093f0 <HAL_TIM_Encoder_MspInit+0x1d4>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d129      	bne.n	80092f2 <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800929e:	4b53      	ldr	r3, [pc, #332]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092a2:	4a52      	ldr	r2, [pc, #328]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092a4:	f043 0308 	orr.w	r3, r3, #8
 80092a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80092aa:	4b50      	ldr	r3, [pc, #320]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092ae:	f003 0308 	and.w	r3, r3, #8
 80092b2:	623b      	str	r3, [r7, #32]
 80092b4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80092b6:	4b4d      	ldr	r3, [pc, #308]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092ba:	4a4c      	ldr	r2, [pc, #304]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092bc:	f043 0301 	orr.w	r3, r3, #1
 80092c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80092c2:	4b4a      	ldr	r3, [pc, #296]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092c6:	f003 0301 	and.w	r3, r3, #1
 80092ca:	61fb      	str	r3, [r7, #28]
 80092cc:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENCODER_BA_CH1_Pin|ENCODER_BA_CH2_Pin;
 80092ce:	2303      	movs	r3, #3
 80092d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80092d2:	2302      	movs	r3, #2
 80092d4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092d6:	2300      	movs	r3, #0
 80092d8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092da:	2300      	movs	r3, #0
 80092dc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80092de:	2302      	movs	r3, #2
 80092e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80092e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80092e6:	4619      	mov	r1, r3
 80092e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80092ec:	f002 ff78 	bl	800c1e0 <HAL_GPIO_Init>
}
 80092f0:	e076      	b.n	80093e0 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM8)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a3f      	ldr	r2, [pc, #252]	@ (80093f4 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d128      	bne.n	800934e <HAL_TIM_Encoder_MspInit+0x132>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80092fc:	4b3b      	ldr	r3, [pc, #236]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 80092fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009300:	4a3a      	ldr	r2, [pc, #232]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009302:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009306:	6613      	str	r3, [r2, #96]	@ 0x60
 8009308:	4b38      	ldr	r3, [pc, #224]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 800930a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800930c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009310:	61bb      	str	r3, [r7, #24]
 8009312:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009314:	4b35      	ldr	r3, [pc, #212]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009316:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009318:	4a34      	ldr	r2, [pc, #208]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 800931a:	f043 0304 	orr.w	r3, r3, #4
 800931e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009320:	4b32      	ldr	r3, [pc, #200]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009322:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009324:	f003 0304 	and.w	r3, r3, #4
 8009328:	617b      	str	r3, [r7, #20]
 800932a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENCODER_FB_CH1_Pin|ENCODER_FB_CH2_Pin;
 800932c:	23c0      	movs	r3, #192	@ 0xc0
 800932e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009330:	2302      	movs	r3, #2
 8009332:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009334:	2300      	movs	r3, #0
 8009336:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009338:	2300      	movs	r3, #0
 800933a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800933c:	2304      	movs	r3, #4
 800933e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009340:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009344:	4619      	mov	r1, r3
 8009346:	482c      	ldr	r0, [pc, #176]	@ (80093f8 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8009348:	f002 ff4a 	bl	800c1e0 <HAL_GPIO_Init>
}
 800934c:	e048      	b.n	80093e0 <HAL_TIM_Encoder_MspInit+0x1c4>
  else if(tim_encoderHandle->Instance==TIM20)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a2a      	ldr	r2, [pc, #168]	@ (80093fc <HAL_TIM_Encoder_MspInit+0x1e0>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d143      	bne.n	80093e0 <HAL_TIM_Encoder_MspInit+0x1c4>
    __HAL_RCC_TIM20_CLK_ENABLE();
 8009358:	4b24      	ldr	r3, [pc, #144]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 800935a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800935c:	4a23      	ldr	r2, [pc, #140]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 800935e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009362:	6613      	str	r3, [r2, #96]	@ 0x60
 8009364:	4b21      	ldr	r3, [pc, #132]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009368:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800936c:	613b      	str	r3, [r7, #16]
 800936e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009370:	4b1e      	ldr	r3, [pc, #120]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009374:	4a1d      	ldr	r2, [pc, #116]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009376:	f043 0304 	orr.w	r3, r3, #4
 800937a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800937c:	4b1b      	ldr	r3, [pc, #108]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 800937e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009380:	f003 0304 	and.w	r3, r3, #4
 8009384:	60fb      	str	r3, [r7, #12]
 8009386:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009388:	4b18      	ldr	r3, [pc, #96]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 800938a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800938c:	4a17      	ldr	r2, [pc, #92]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 800938e:	f043 0302 	orr.w	r3, r3, #2
 8009392:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009394:	4b15      	ldr	r3, [pc, #84]	@ (80093ec <HAL_TIM_Encoder_MspInit+0x1d0>)
 8009396:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009398:	f003 0302 	and.w	r3, r3, #2
 800939c:	60bb      	str	r3, [r7, #8]
 800939e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_FA_CH2_Pin;
 80093a0:	2304      	movs	r3, #4
 80093a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093a4:	2302      	movs	r3, #2
 80093a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093a8:	2300      	movs	r3, #0
 80093aa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80093ac:	2300      	movs	r3, #0
 80093ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 80093b0:	2306      	movs	r3, #6
 80093b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH2_GPIO_Port, &GPIO_InitStruct);
 80093b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80093b8:	4619      	mov	r1, r3
 80093ba:	480f      	ldr	r0, [pc, #60]	@ (80093f8 <HAL_TIM_Encoder_MspInit+0x1dc>)
 80093bc:	f002 ff10 	bl	800c1e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_FA_CH1_Pin;
 80093c0:	2304      	movs	r3, #4
 80093c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093c4:	2302      	movs	r3, #2
 80093c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093c8:	2300      	movs	r3, #0
 80093ca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80093cc:	2300      	movs	r3, #0
 80093ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 80093d0:	2303      	movs	r3, #3
 80093d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_FA_CH1_GPIO_Port, &GPIO_InitStruct);
 80093d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80093d8:	4619      	mov	r1, r3
 80093da:	4809      	ldr	r0, [pc, #36]	@ (8009400 <HAL_TIM_Encoder_MspInit+0x1e4>)
 80093dc:	f002 ff00 	bl	800c1e0 <HAL_GPIO_Init>
}
 80093e0:	bf00      	nop
 80093e2:	3740      	adds	r7, #64	@ 0x40
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}
 80093e8:	40012c00 	.word	0x40012c00
 80093ec:	40021000 	.word	0x40021000
 80093f0:	40000c00 	.word	0x40000c00
 80093f4:	40013400 	.word	0x40013400
 80093f8:	48000800 	.word	0x48000800
 80093fc:	40015000 	.word	0x40015000
 8009400:	48000400 	.word	0x48000400

08009404 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b086      	sub	sp, #24
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009414:	d10c      	bne.n	8009430 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8009416:	4b33      	ldr	r3, [pc, #204]	@ (80094e4 <HAL_TIM_Base_MspInit+0xe0>)
 8009418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800941a:	4a32      	ldr	r2, [pc, #200]	@ (80094e4 <HAL_TIM_Base_MspInit+0xe0>)
 800941c:	f043 0301 	orr.w	r3, r3, #1
 8009420:	6593      	str	r3, [r2, #88]	@ 0x58
 8009422:	4b30      	ldr	r3, [pc, #192]	@ (80094e4 <HAL_TIM_Base_MspInit+0xe0>)
 8009424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009426:	f003 0301 	and.w	r3, r3, #1
 800942a:	617b      	str	r3, [r7, #20]
 800942c:	697b      	ldr	r3, [r7, #20]

  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800942e:	e054      	b.n	80094da <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a2c      	ldr	r2, [pc, #176]	@ (80094e8 <HAL_TIM_Base_MspInit+0xe4>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d114      	bne.n	8009464 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800943a:	4b2a      	ldr	r3, [pc, #168]	@ (80094e4 <HAL_TIM_Base_MspInit+0xe0>)
 800943c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800943e:	4a29      	ldr	r2, [pc, #164]	@ (80094e4 <HAL_TIM_Base_MspInit+0xe0>)
 8009440:	f043 0304 	orr.w	r3, r3, #4
 8009444:	6593      	str	r3, [r2, #88]	@ 0x58
 8009446:	4b27      	ldr	r3, [pc, #156]	@ (80094e4 <HAL_TIM_Base_MspInit+0xe0>)
 8009448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800944a:	f003 0304 	and.w	r3, r3, #4
 800944e:	613b      	str	r3, [r7, #16]
 8009450:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8009452:	2200      	movs	r2, #0
 8009454:	2105      	movs	r1, #5
 8009456:	201e      	movs	r0, #30
 8009458:	f002 f954 	bl	800b704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800945c:	201e      	movs	r0, #30
 800945e:	f002 f96b 	bl	800b738 <HAL_NVIC_EnableIRQ>
}
 8009462:	e03a      	b.n	80094da <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM17)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a20      	ldr	r2, [pc, #128]	@ (80094ec <HAL_TIM_Base_MspInit+0xe8>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d135      	bne.n	80094da <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800946e:	4b1d      	ldr	r3, [pc, #116]	@ (80094e4 <HAL_TIM_Base_MspInit+0xe0>)
 8009470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009472:	4a1c      	ldr	r2, [pc, #112]	@ (80094e4 <HAL_TIM_Base_MspInit+0xe0>)
 8009474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009478:	6613      	str	r3, [r2, #96]	@ 0x60
 800947a:	4b1a      	ldr	r3, [pc, #104]	@ (80094e4 <HAL_TIM_Base_MspInit+0xe0>)
 800947c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800947e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009482:	60fb      	str	r3, [r7, #12]
 8009484:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Channel3;
 8009486:	4b1a      	ldr	r3, [pc, #104]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 8009488:	4a1a      	ldr	r2, [pc, #104]	@ (80094f4 <HAL_TIM_Base_MspInit+0xf0>)
 800948a:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 800948c:	4b18      	ldr	r3, [pc, #96]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 800948e:	2254      	movs	r2, #84	@ 0x54
 8009490:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009492:	4b17      	ldr	r3, [pc, #92]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 8009494:	2210      	movs	r2, #16
 8009496:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8009498:	4b15      	ldr	r3, [pc, #84]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 800949a:	2200      	movs	r2, #0
 800949c:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800949e:	4b14      	ldr	r3, [pc, #80]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 80094a0:	2280      	movs	r2, #128	@ 0x80
 80094a2:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80094a4:	4b12      	ldr	r3, [pc, #72]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 80094a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80094aa:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80094ac:	4b10      	ldr	r3, [pc, #64]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 80094ae:	2200      	movs	r2, #0
 80094b0:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_CIRCULAR;
 80094b2:	4b0f      	ldr	r3, [pc, #60]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 80094b4:	2220      	movs	r2, #32
 80094b6:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80094b8:	4b0d      	ldr	r3, [pc, #52]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 80094ba:	2200      	movs	r2, #0
 80094bc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 80094be:	480c      	ldr	r0, [pc, #48]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 80094c0:	f002 fb50 	bl	800bb64 <HAL_DMA_Init>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d001      	beq.n	80094ce <HAL_TIM_Base_MspInit+0xca>
      Error_Handler();
 80094ca:	f7fe fe4d 	bl	8008168 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	4a07      	ldr	r2, [pc, #28]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 80094d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80094d4:	4a06      	ldr	r2, [pc, #24]	@ (80094f0 <HAL_TIM_Base_MspInit+0xec>)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80094da:	bf00      	nop
 80094dc:	3718      	adds	r7, #24
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
 80094e2:	bf00      	nop
 80094e4:	40021000 	.word	0x40021000
 80094e8:	40000800 	.word	0x40000800
 80094ec:	40014800 	.word	0x40014800
 80094f0:	200021ac 	.word	0x200021ac
 80094f4:	40020030 	.word	0x40020030

080094f8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b085      	sub	sp, #20
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a0a      	ldr	r2, [pc, #40]	@ (8009530 <HAL_TIM_PWM_MspInit+0x38>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d10b      	bne.n	8009522 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800950a:	4b0a      	ldr	r3, [pc, #40]	@ (8009534 <HAL_TIM_PWM_MspInit+0x3c>)
 800950c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800950e:	4a09      	ldr	r2, [pc, #36]	@ (8009534 <HAL_TIM_PWM_MspInit+0x3c>)
 8009510:	f043 0302 	orr.w	r3, r3, #2
 8009514:	6593      	str	r3, [r2, #88]	@ 0x58
 8009516:	4b07      	ldr	r3, [pc, #28]	@ (8009534 <HAL_TIM_PWM_MspInit+0x3c>)
 8009518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800951a:	f003 0302 	and.w	r3, r3, #2
 800951e:	60fb      	str	r3, [r7, #12]
 8009520:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8009522:	bf00      	nop
 8009524:	3714      	adds	r7, #20
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	40000400 	.word	0x40000400
 8009534:	40021000 	.word	0x40021000

08009538 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b08a      	sub	sp, #40	@ 0x28
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009540:	f107 0314 	add.w	r3, r7, #20
 8009544:	2200      	movs	r2, #0
 8009546:	601a      	str	r2, [r3, #0]
 8009548:	605a      	str	r2, [r3, #4]
 800954a:	609a      	str	r2, [r3, #8]
 800954c:	60da      	str	r2, [r3, #12]
 800954e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a31      	ldr	r2, [pc, #196]	@ (800961c <HAL_TIM_MspPostInit+0xe4>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d139      	bne.n	80095ce <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800955a:	4b31      	ldr	r3, [pc, #196]	@ (8009620 <HAL_TIM_MspPostInit+0xe8>)
 800955c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800955e:	4a30      	ldr	r2, [pc, #192]	@ (8009620 <HAL_TIM_MspPostInit+0xe8>)
 8009560:	f043 0301 	orr.w	r3, r3, #1
 8009564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009566:	4b2e      	ldr	r3, [pc, #184]	@ (8009620 <HAL_TIM_MspPostInit+0xe8>)
 8009568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800956a:	f003 0301 	and.w	r3, r3, #1
 800956e:	613b      	str	r3, [r7, #16]
 8009570:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009572:	4b2b      	ldr	r3, [pc, #172]	@ (8009620 <HAL_TIM_MspPostInit+0xe8>)
 8009574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009576:	4a2a      	ldr	r2, [pc, #168]	@ (8009620 <HAL_TIM_MspPostInit+0xe8>)
 8009578:	f043 0302 	orr.w	r3, r3, #2
 800957c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800957e:	4b28      	ldr	r3, [pc, #160]	@ (8009620 <HAL_TIM_MspPostInit+0xe8>)
 8009580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009582:	f003 0302 	and.w	r3, r3, #2
 8009586:	60fb      	str	r3, [r7, #12]
 8009588:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_FB_Pin|MOTOR_FA_Pin;
 800958a:	2350      	movs	r3, #80	@ 0x50
 800958c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800958e:	2302      	movs	r3, #2
 8009590:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009592:	2300      	movs	r3, #0
 8009594:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009596:	2300      	movs	r3, #0
 8009598:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800959a:	2302      	movs	r3, #2
 800959c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800959e:	f107 0314 	add.w	r3, r7, #20
 80095a2:	4619      	mov	r1, r3
 80095a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80095a8:	f002 fe1a 	bl	800c1e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_BA_Pin|MOTOR_BB_Pin;
 80095ac:	2303      	movs	r3, #3
 80095ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095b0:	2302      	movs	r3, #2
 80095b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095b4:	2300      	movs	r3, #0
 80095b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80095b8:	2300      	movs	r3, #0
 80095ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80095bc:	2302      	movs	r3, #2
 80095be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80095c0:	f107 0314 	add.w	r3, r7, #20
 80095c4:	4619      	mov	r1, r3
 80095c6:	4817      	ldr	r0, [pc, #92]	@ (8009624 <HAL_TIM_MspPostInit+0xec>)
 80095c8:	f002 fe0a 	bl	800c1e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80095cc:	e021      	b.n	8009612 <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM17)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a15      	ldr	r2, [pc, #84]	@ (8009628 <HAL_TIM_MspPostInit+0xf0>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d11c      	bne.n	8009612 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80095d8:	4b11      	ldr	r3, [pc, #68]	@ (8009620 <HAL_TIM_MspPostInit+0xe8>)
 80095da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095dc:	4a10      	ldr	r2, [pc, #64]	@ (8009620 <HAL_TIM_MspPostInit+0xe8>)
 80095de:	f043 0302 	orr.w	r3, r3, #2
 80095e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80095e4:	4b0e      	ldr	r3, [pc, #56]	@ (8009620 <HAL_TIM_MspPostInit+0xe8>)
 80095e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095e8:	f003 0302 	and.w	r3, r3, #2
 80095ec:	60bb      	str	r3, [r7, #8]
 80095ee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = REAR_LED_Pin;
 80095f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80095f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095f6:	2302      	movs	r3, #2
 80095f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095fa:	2300      	movs	r3, #0
 80095fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80095fe:	2300      	movs	r3, #0
 8009600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8009602:	2301      	movs	r3, #1
 8009604:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(REAR_LED_GPIO_Port, &GPIO_InitStruct);
 8009606:	f107 0314 	add.w	r3, r7, #20
 800960a:	4619      	mov	r1, r3
 800960c:	4805      	ldr	r0, [pc, #20]	@ (8009624 <HAL_TIM_MspPostInit+0xec>)
 800960e:	f002 fde7 	bl	800c1e0 <HAL_GPIO_Init>
}
 8009612:	bf00      	nop
 8009614:	3728      	adds	r7, #40	@ 0x28
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}
 800961a:	bf00      	nop
 800961c:	40000400 	.word	0x40000400
 8009620:	40021000 	.word	0x40021000
 8009624:	48000400 	.word	0x48000400
 8009628:	40014800 	.word	0x40014800

0800962c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8009630:	4b22      	ldr	r3, [pc, #136]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009632:	4a23      	ldr	r2, [pc, #140]	@ (80096c0 <MX_USART3_UART_Init+0x94>)
 8009634:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8009636:	4b21      	ldr	r3, [pc, #132]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009638:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800963c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800963e:	4b1f      	ldr	r3, [pc, #124]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009640:	2200      	movs	r2, #0
 8009642:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8009644:	4b1d      	ldr	r3, [pc, #116]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009646:	2200      	movs	r2, #0
 8009648:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800964a:	4b1c      	ldr	r3, [pc, #112]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 800964c:	2200      	movs	r2, #0
 800964e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8009650:	4b1a      	ldr	r3, [pc, #104]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009652:	220c      	movs	r2, #12
 8009654:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009656:	4b19      	ldr	r3, [pc, #100]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009658:	2200      	movs	r2, #0
 800965a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800965c:	4b17      	ldr	r3, [pc, #92]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 800965e:	2200      	movs	r2, #0
 8009660:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009662:	4b16      	ldr	r3, [pc, #88]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009664:	2200      	movs	r2, #0
 8009666:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8009668:	4b14      	ldr	r3, [pc, #80]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 800966a:	2200      	movs	r2, #0
 800966c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800966e:	4b13      	ldr	r3, [pc, #76]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009670:	2200      	movs	r2, #0
 8009672:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8009674:	4811      	ldr	r0, [pc, #68]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009676:	f006 fa5d 	bl	800fb34 <HAL_HalfDuplex_Init>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d001      	beq.n	8009684 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8009680:	f7fe fd72 	bl	8008168 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009684:	2100      	movs	r1, #0
 8009686:	480d      	ldr	r0, [pc, #52]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 8009688:	f008 f809 	bl	801169e <HAL_UARTEx_SetTxFifoThreshold>
 800968c:	4603      	mov	r3, r0
 800968e:	2b00      	cmp	r3, #0
 8009690:	d001      	beq.n	8009696 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8009692:	f7fe fd69 	bl	8008168 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009696:	2100      	movs	r1, #0
 8009698:	4808      	ldr	r0, [pc, #32]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 800969a:	f008 f83e 	bl	801171a <HAL_UARTEx_SetRxFifoThreshold>
 800969e:	4603      	mov	r3, r0
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d001      	beq.n	80096a8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80096a4:	f7fe fd60 	bl	8008168 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80096a8:	4804      	ldr	r0, [pc, #16]	@ (80096bc <MX_USART3_UART_Init+0x90>)
 80096aa:	f007 ffbf 	bl	801162c <HAL_UARTEx_DisableFifoMode>
 80096ae:	4603      	mov	r3, r0
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d001      	beq.n	80096b8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80096b4:	f7fe fd58 	bl	8008168 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80096b8:	bf00      	nop
 80096ba:	bd80      	pop	{r7, pc}
 80096bc:	2000220c 	.word	0x2000220c
 80096c0:	40004800 	.word	0x40004800

080096c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b09e      	sub	sp, #120	@ 0x78
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80096cc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80096d0:	2200      	movs	r2, #0
 80096d2:	601a      	str	r2, [r3, #0]
 80096d4:	605a      	str	r2, [r3, #4]
 80096d6:	609a      	str	r2, [r3, #8]
 80096d8:	60da      	str	r2, [r3, #12]
 80096da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80096dc:	f107 0310 	add.w	r3, r7, #16
 80096e0:	2254      	movs	r2, #84	@ 0x54
 80096e2:	2100      	movs	r1, #0
 80096e4:	4618      	mov	r0, r3
 80096e6:	f00b fffa 	bl	80156de <memset>
  if(uartHandle->Instance==USART3)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a4d      	ldr	r2, [pc, #308]	@ (8009824 <HAL_UART_MspInit+0x160>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	f040 8092 	bne.w	800981a <HAL_UART_MspInit+0x156>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80096f6:	2304      	movs	r3, #4
 80096f8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80096fa:	2300      	movs	r3, #0
 80096fc:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80096fe:	f107 0310 	add.w	r3, r7, #16
 8009702:	4618      	mov	r0, r3
 8009704:	f003 fd4a 	bl	800d19c <HAL_RCCEx_PeriphCLKConfig>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d001      	beq.n	8009712 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800970e:	f7fe fd2b 	bl	8008168 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8009712:	4b45      	ldr	r3, [pc, #276]	@ (8009828 <HAL_UART_MspInit+0x164>)
 8009714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009716:	4a44      	ldr	r2, [pc, #272]	@ (8009828 <HAL_UART_MspInit+0x164>)
 8009718:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800971c:	6593      	str	r3, [r2, #88]	@ 0x58
 800971e:	4b42      	ldr	r3, [pc, #264]	@ (8009828 <HAL_UART_MspInit+0x164>)
 8009720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009722:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009726:	60fb      	str	r3, [r7, #12]
 8009728:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800972a:	4b3f      	ldr	r3, [pc, #252]	@ (8009828 <HAL_UART_MspInit+0x164>)
 800972c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800972e:	4a3e      	ldr	r2, [pc, #248]	@ (8009828 <HAL_UART_MspInit+0x164>)
 8009730:	f043 0304 	orr.w	r3, r3, #4
 8009734:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009736:	4b3c      	ldr	r3, [pc, #240]	@ (8009828 <HAL_UART_MspInit+0x164>)
 8009738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800973a:	f003 0304 	and.w	r3, r3, #4
 800973e:	60bb      	str	r3, [r7, #8]
 8009740:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8009742:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009746:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009748:	2312      	movs	r3, #18
 800974a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800974c:	2300      	movs	r3, #0
 800974e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009750:	2300      	movs	r3, #0
 8009752:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8009754:	2307      	movs	r3, #7
 8009756:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009758:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800975c:	4619      	mov	r1, r3
 800975e:	4833      	ldr	r0, [pc, #204]	@ (800982c <HAL_UART_MspInit+0x168>)
 8009760:	f002 fd3e 	bl	800c1e0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8009764:	4b32      	ldr	r3, [pc, #200]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 8009766:	4a33      	ldr	r2, [pc, #204]	@ (8009834 <HAL_UART_MspInit+0x170>)
 8009768:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800976a:	4b31      	ldr	r3, [pc, #196]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 800976c:	221c      	movs	r2, #28
 800976e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009770:	4b2f      	ldr	r3, [pc, #188]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 8009772:	2200      	movs	r2, #0
 8009774:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009776:	4b2e      	ldr	r3, [pc, #184]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 8009778:	2200      	movs	r2, #0
 800977a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800977c:	4b2c      	ldr	r3, [pc, #176]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 800977e:	2280      	movs	r2, #128	@ 0x80
 8009780:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009782:	4b2b      	ldr	r3, [pc, #172]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 8009784:	2200      	movs	r2, #0
 8009786:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009788:	4b29      	ldr	r3, [pc, #164]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 800978a:	2200      	movs	r2, #0
 800978c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800978e:	4b28      	ldr	r3, [pc, #160]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 8009790:	2200      	movs	r2, #0
 8009792:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009794:	4b26      	ldr	r3, [pc, #152]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 8009796:	2200      	movs	r2, #0
 8009798:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800979a:	4825      	ldr	r0, [pc, #148]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 800979c:	f002 f9e2 	bl	800bb64 <HAL_DMA_Init>
 80097a0:	4603      	mov	r3, r0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d001      	beq.n	80097aa <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80097a6:	f7fe fcdf 	bl	8008168 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	4a20      	ldr	r2, [pc, #128]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 80097ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80097b2:	4a1f      	ldr	r2, [pc, #124]	@ (8009830 <HAL_UART_MspInit+0x16c>)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80097b8:	4b1f      	ldr	r3, [pc, #124]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097ba:	4a20      	ldr	r2, [pc, #128]	@ (800983c <HAL_UART_MspInit+0x178>)
 80097bc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80097be:	4b1e      	ldr	r3, [pc, #120]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097c0:	221d      	movs	r2, #29
 80097c2:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80097c4:	4b1c      	ldr	r3, [pc, #112]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097c6:	2210      	movs	r2, #16
 80097c8:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80097ca:	4b1b      	ldr	r3, [pc, #108]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097cc:	2200      	movs	r2, #0
 80097ce:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80097d0:	4b19      	ldr	r3, [pc, #100]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097d2:	2280      	movs	r2, #128	@ 0x80
 80097d4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80097d6:	4b18      	ldr	r3, [pc, #96]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097d8:	2200      	movs	r2, #0
 80097da:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80097dc:	4b16      	ldr	r3, [pc, #88]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097de:	2200      	movs	r2, #0
 80097e0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80097e2:	4b15      	ldr	r3, [pc, #84]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097e4:	2200      	movs	r2, #0
 80097e6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80097e8:	4b13      	ldr	r3, [pc, #76]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097ea:	2200      	movs	r2, #0
 80097ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80097ee:	4812      	ldr	r0, [pc, #72]	@ (8009838 <HAL_UART_MspInit+0x174>)
 80097f0:	f002 f9b8 	bl	800bb64 <HAL_DMA_Init>
 80097f4:	4603      	mov	r3, r0
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d001      	beq.n	80097fe <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80097fa:	f7fe fcb5 	bl	8008168 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	4a0d      	ldr	r2, [pc, #52]	@ (8009838 <HAL_UART_MspInit+0x174>)
 8009802:	67da      	str	r2, [r3, #124]	@ 0x7c
 8009804:	4a0c      	ldr	r2, [pc, #48]	@ (8009838 <HAL_UART_MspInit+0x174>)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800980a:	2200      	movs	r2, #0
 800980c:	2105      	movs	r1, #5
 800980e:	2027      	movs	r0, #39	@ 0x27
 8009810:	f001 ff78 	bl	800b704 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8009814:	2027      	movs	r0, #39	@ 0x27
 8009816:	f001 ff8f 	bl	800b738 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800981a:	bf00      	nop
 800981c:	3778      	adds	r7, #120	@ 0x78
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
 8009822:	bf00      	nop
 8009824:	40004800 	.word	0x40004800
 8009828:	40021000 	.word	0x40021000
 800982c:	48000800 	.word	0x48000800
 8009830:	200022a0 	.word	0x200022a0
 8009834:	40020008 	.word	0x40020008
 8009838:	20002300 	.word	0x20002300
 800983c:	4002001c 	.word	0x4002001c

08009840 <ramp>:
#include <utils.h>

real32_T ramp(real32_T current, real32_T target, real32_T step)
{
 8009840:	b480      	push	{r7}
 8009842:	b085      	sub	sp, #20
 8009844:	af00      	add	r7, sp, #0
 8009846:	ed87 0a03 	vstr	s0, [r7, #12]
 800984a:	edc7 0a02 	vstr	s1, [r7, #8]
 800984e:	ed87 1a01 	vstr	s2, [r7, #4]
    if (current < target - step){
 8009852:	ed97 7a02 	vldr	s14, [r7, #8]
 8009856:	edd7 7a01 	vldr	s15, [r7, #4]
 800985a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800985e:	ed97 7a03 	vldr	s14, [r7, #12]
 8009862:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800986a:	d506      	bpl.n	800987a <ramp+0x3a>
        return current + step;
 800986c:	ed97 7a03 	vldr	s14, [r7, #12]
 8009870:	edd7 7a01 	vldr	s15, [r7, #4]
 8009874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009878:	e015      	b.n	80098a6 <ramp+0x66>
    }
    else if (current > target + step){
 800987a:	ed97 7a02 	vldr	s14, [r7, #8]
 800987e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009886:	ed97 7a03 	vldr	s14, [r7, #12]
 800988a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800988e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009892:	dd06      	ble.n	80098a2 <ramp+0x62>
        return current - step;
 8009894:	ed97 7a03 	vldr	s14, [r7, #12]
 8009898:	edd7 7a01 	vldr	s15, [r7, #4]
 800989c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098a0:	e001      	b.n	80098a6 <ramp+0x66>
    }
    else{
        return target;
 80098a2:	edd7 7a02 	vldr	s15, [r7, #8]
    }
}
 80098a6:	eeb0 0a67 	vmov.f32	s0, s15
 80098aa:	3714      	adds	r7, #20
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr

080098b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80098b4:	480d      	ldr	r0, [pc, #52]	@ (80098ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80098b6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80098b8:	f7ff f85e 	bl	8008978 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80098bc:	480c      	ldr	r0, [pc, #48]	@ (80098f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80098be:	490d      	ldr	r1, [pc, #52]	@ (80098f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80098c0:	4a0d      	ldr	r2, [pc, #52]	@ (80098f8 <LoopForever+0xe>)
  movs r3, #0
 80098c2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80098c4:	e002      	b.n	80098cc <LoopCopyDataInit>

080098c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80098c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80098c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80098ca:	3304      	adds	r3, #4

080098cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80098cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80098ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80098d0:	d3f9      	bcc.n	80098c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80098d2:	4a0a      	ldr	r2, [pc, #40]	@ (80098fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80098d4:	4c0a      	ldr	r4, [pc, #40]	@ (8009900 <LoopForever+0x16>)
  movs r3, #0
 80098d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80098d8:	e001      	b.n	80098de <LoopFillZerobss>

080098da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80098da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80098dc:	3204      	adds	r2, #4

080098de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80098de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80098e0:	d3fb      	bcc.n	80098da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80098e2:	f00b ffb3 	bl	801584c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80098e6:	f7fe fb9d 	bl	8008024 <main>

080098ea <LoopForever>:

LoopForever:
    b LoopForever
 80098ea:	e7fe      	b.n	80098ea <LoopForever>
  ldr   r0, =_estack
 80098ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80098f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80098f4:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 80098f8:	08017cb4 	.word	0x08017cb4
  ldr r2, =_sbss
 80098fc:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8009900:	20006e98 	.word	0x20006e98

08009904 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009904:	e7fe      	b.n	8009904 <ADC1_2_IRQHandler>

08009906 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009906:	b580      	push	{r7, lr}
 8009908:	b082      	sub	sp, #8
 800990a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800990c:	2300      	movs	r3, #0
 800990e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009910:	2003      	movs	r0, #3
 8009912:	f001 feec 	bl	800b6ee <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009916:	200f      	movs	r0, #15
 8009918:	f7fe fe58 	bl	80085cc <HAL_InitTick>
 800991c:	4603      	mov	r3, r0
 800991e:	2b00      	cmp	r3, #0
 8009920:	d002      	beq.n	8009928 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009922:	2301      	movs	r3, #1
 8009924:	71fb      	strb	r3, [r7, #7]
 8009926:	e001      	b.n	800992c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009928:	f7fe fe26 	bl	8008578 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800992c:	79fb      	ldrb	r3, [r7, #7]

}
 800992e:	4618      	mov	r0, r3
 8009930:	3708      	adds	r7, #8
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
	...

08009938 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009938:	b480      	push	{r7}
 800993a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800993c:	4b05      	ldr	r3, [pc, #20]	@ (8009954 <HAL_IncTick+0x1c>)
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	4b05      	ldr	r3, [pc, #20]	@ (8009958 <HAL_IncTick+0x20>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4413      	add	r3, r2
 8009946:	4a03      	ldr	r2, [pc, #12]	@ (8009954 <HAL_IncTick+0x1c>)
 8009948:	6013      	str	r3, [r2, #0]
}
 800994a:	bf00      	nop
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr
 8009954:	20002360 	.word	0x20002360
 8009958:	20000058 	.word	0x20000058

0800995c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800995c:	b480      	push	{r7}
 800995e:	af00      	add	r7, sp, #0
  return uwTick;
 8009960:	4b03      	ldr	r3, [pc, #12]	@ (8009970 <HAL_GetTick+0x14>)
 8009962:	681b      	ldr	r3, [r3, #0]
}
 8009964:	4618      	mov	r0, r3
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr
 800996e:	bf00      	nop
 8009970:	20002360 	.word	0x20002360

08009974 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8009974:	b480      	push	{r7}
 8009976:	b083      	sub	sp, #12
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	689b      	ldr	r3, [r3, #8]
 8009982:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	431a      	orrs	r2, r3
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	609a      	str	r2, [r3, #8]
}
 800998e:	bf00      	nop
 8009990:	370c      	adds	r7, #12
 8009992:	46bd      	mov	sp, r7
 8009994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009998:	4770      	bx	lr

0800999a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800999a:	b480      	push	{r7}
 800999c:	b083      	sub	sp, #12
 800999e:	af00      	add	r7, sp, #0
 80099a0:	6078      	str	r0, [r7, #4]
 80099a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	431a      	orrs	r2, r3
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	609a      	str	r2, [r3, #8]
}
 80099b4:	bf00      	nop
 80099b6:	370c      	adds	r7, #12
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr

080099c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b083      	sub	sp, #12
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	689b      	ldr	r3, [r3, #8]
 80099cc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	370c      	adds	r7, #12
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80099dc:	b480      	push	{r7}
 80099de:	b087      	sub	sp, #28
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	607a      	str	r2, [r7, #4]
 80099e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	3360      	adds	r3, #96	@ 0x60
 80099ee:	461a      	mov	r2, r3
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	4413      	add	r3, r2
 80099f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	681a      	ldr	r2, [r3, #0]
 80099fc:	4b08      	ldr	r3, [pc, #32]	@ (8009a20 <LL_ADC_SetOffset+0x44>)
 80099fe:	4013      	ands	r3, r2
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8009a06:	683a      	ldr	r2, [r7, #0]
 8009a08:	430a      	orrs	r2, r1
 8009a0a:	4313      	orrs	r3, r2
 8009a0c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8009a14:	bf00      	nop
 8009a16:	371c      	adds	r7, #28
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr
 8009a20:	03fff000 	.word	0x03fff000

08009a24 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b085      	sub	sp, #20
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	3360      	adds	r3, #96	@ 0x60
 8009a32:	461a      	mov	r2, r3
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	009b      	lsls	r3, r3, #2
 8009a38:	4413      	add	r3, r2
 8009a3a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3714      	adds	r7, #20
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4e:	4770      	bx	lr

08009a50 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b087      	sub	sp, #28
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	60f8      	str	r0, [r7, #12]
 8009a58:	60b9      	str	r1, [r7, #8]
 8009a5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	3360      	adds	r3, #96	@ 0x60
 8009a60:	461a      	mov	r2, r3
 8009a62:	68bb      	ldr	r3, [r7, #8]
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	4413      	add	r3, r2
 8009a68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	431a      	orrs	r2, r3
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8009a7a:	bf00      	nop
 8009a7c:	371c      	adds	r7, #28
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a84:	4770      	bx	lr

08009a86 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8009a86:	b480      	push	{r7}
 8009a88:	b087      	sub	sp, #28
 8009a8a:	af00      	add	r7, sp, #0
 8009a8c:	60f8      	str	r0, [r7, #12]
 8009a8e:	60b9      	str	r1, [r7, #8]
 8009a90:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	3360      	adds	r3, #96	@ 0x60
 8009a96:	461a      	mov	r2, r3
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	4413      	add	r3, r2
 8009a9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	431a      	orrs	r2, r3
 8009aac:	697b      	ldr	r3, [r7, #20]
 8009aae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8009ab0:	bf00      	nop
 8009ab2:	371c      	adds	r7, #28
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b087      	sub	sp, #28
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	60f8      	str	r0, [r7, #12]
 8009ac4:	60b9      	str	r1, [r7, #8]
 8009ac6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	3360      	adds	r3, #96	@ 0x60
 8009acc:	461a      	mov	r2, r3
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	4413      	add	r3, r2
 8009ad4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	431a      	orrs	r2, r3
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8009ae6:	bf00      	nop
 8009ae8:	371c      	adds	r7, #28
 8009aea:	46bd      	mov	sp, r7
 8009aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af0:	4770      	bx	lr

08009af2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8009af2:	b480      	push	{r7}
 8009af4:	b083      	sub	sp, #12
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
 8009afa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	695b      	ldr	r3, [r3, #20]
 8009b00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	431a      	orrs	r2, r3
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	615a      	str	r2, [r3, #20]
}
 8009b0c:	bf00      	nop
 8009b0e:	370c      	adds	r7, #12
 8009b10:	46bd      	mov	sp, r7
 8009b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b16:	4770      	bx	lr

08009b18 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8009b18:	b480      	push	{r7}
 8009b1a:	b083      	sub	sp, #12
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	68db      	ldr	r3, [r3, #12]
 8009b24:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d101      	bne.n	8009b30 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	e000      	b.n	8009b32 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009b30:	2300      	movs	r3, #0
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	370c      	adds	r7, #12
 8009b36:	46bd      	mov	sp, r7
 8009b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3c:	4770      	bx	lr

08009b3e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009b3e:	b480      	push	{r7}
 8009b40:	b087      	sub	sp, #28
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	60f8      	str	r0, [r7, #12]
 8009b46:	60b9      	str	r1, [r7, #8]
 8009b48:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	3330      	adds	r3, #48	@ 0x30
 8009b4e:	461a      	mov	r2, r3
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	0a1b      	lsrs	r3, r3, #8
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	f003 030c 	and.w	r3, r3, #12
 8009b5a:	4413      	add	r3, r2
 8009b5c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	f003 031f 	and.w	r3, r3, #31
 8009b68:	211f      	movs	r1, #31
 8009b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8009b6e:	43db      	mvns	r3, r3
 8009b70:	401a      	ands	r2, r3
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	0e9b      	lsrs	r3, r3, #26
 8009b76:	f003 011f 	and.w	r1, r3, #31
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	f003 031f 	and.w	r3, r3, #31
 8009b80:	fa01 f303 	lsl.w	r3, r1, r3
 8009b84:	431a      	orrs	r2, r3
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009b8a:	bf00      	nop
 8009b8c:	371c      	adds	r7, #28
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr

08009b96 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8009b96:	b480      	push	{r7}
 8009b98:	b087      	sub	sp, #28
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	60f8      	str	r0, [r7, #12]
 8009b9e:	60b9      	str	r1, [r7, #8]
 8009ba0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	3314      	adds	r3, #20
 8009ba6:	461a      	mov	r2, r3
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	0e5b      	lsrs	r3, r3, #25
 8009bac:	009b      	lsls	r3, r3, #2
 8009bae:	f003 0304 	and.w	r3, r3, #4
 8009bb2:	4413      	add	r3, r2
 8009bb4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	0d1b      	lsrs	r3, r3, #20
 8009bbe:	f003 031f 	and.w	r3, r3, #31
 8009bc2:	2107      	movs	r1, #7
 8009bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8009bc8:	43db      	mvns	r3, r3
 8009bca:	401a      	ands	r2, r3
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	0d1b      	lsrs	r3, r3, #20
 8009bd0:	f003 031f 	and.w	r3, r3, #31
 8009bd4:	6879      	ldr	r1, [r7, #4]
 8009bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8009bda:	431a      	orrs	r2, r3
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8009be0:	bf00      	nop
 8009be2:	371c      	adds	r7, #28
 8009be4:	46bd      	mov	sp, r7
 8009be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bea:	4770      	bx	lr

08009bec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b085      	sub	sp, #20
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	60f8      	str	r0, [r7, #12]
 8009bf4:	60b9      	str	r1, [r7, #8]
 8009bf6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c04:	43db      	mvns	r3, r3
 8009c06:	401a      	ands	r2, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f003 0318 	and.w	r3, r3, #24
 8009c0e:	4908      	ldr	r1, [pc, #32]	@ (8009c30 <LL_ADC_SetChannelSingleDiff+0x44>)
 8009c10:	40d9      	lsrs	r1, r3
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	400b      	ands	r3, r1
 8009c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c1a:	431a      	orrs	r2, r3
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8009c22:	bf00      	nop
 8009c24:	3714      	adds	r7, #20
 8009c26:	46bd      	mov	sp, r7
 8009c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2c:	4770      	bx	lr
 8009c2e:	bf00      	nop
 8009c30:	0007ffff 	.word	0x0007ffff

08009c34 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b083      	sub	sp, #12
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	689b      	ldr	r3, [r3, #8]
 8009c40:	f003 031f 	and.w	r3, r3, #31
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	370c      	adds	r7, #12
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009c50:	b480      	push	{r7}
 8009c52:	b083      	sub	sp, #12
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	689b      	ldr	r3, [r3, #8]
 8009c5c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	370c      	adds	r7, #12
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr

08009c6c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	b083      	sub	sp, #12
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	689b      	ldr	r3, [r3, #8]
 8009c78:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009c7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009c80:	687a      	ldr	r2, [r7, #4]
 8009c82:	6093      	str	r3, [r2, #8]
}
 8009c84:	bf00      	nop
 8009c86:	370c      	adds	r7, #12
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8e:	4770      	bx	lr

08009c90 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009ca0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ca4:	d101      	bne.n	8009caa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e000      	b.n	8009cac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	370c      	adds	r7, #12
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb6:	4770      	bx	lr

08009cb8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b083      	sub	sp, #12
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8009cc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009ccc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009cd4:	bf00      	nop
 8009cd6:	370c      	adds	r7, #12
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr

08009ce0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b083      	sub	sp, #12
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009cf0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009cf4:	d101      	bne.n	8009cfa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	e000      	b.n	8009cfc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	370c      	adds	r7, #12
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr

08009d08 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	689b      	ldr	r3, [r3, #8]
 8009d14:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d18:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009d1c:	f043 0201 	orr.w	r2, r3, #1
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009d24:	bf00      	nop
 8009d26:	370c      	adds	r7, #12
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr

08009d30 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b083      	sub	sp, #12
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009d44:	f043 0202 	orr.w	r2, r3, #2
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009d4c:	bf00      	nop
 8009d4e:	370c      	adds	r7, #12
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr

08009d58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b083      	sub	sp, #12
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	689b      	ldr	r3, [r3, #8]
 8009d64:	f003 0301 	and.w	r3, r3, #1
 8009d68:	2b01      	cmp	r3, #1
 8009d6a:	d101      	bne.n	8009d70 <LL_ADC_IsEnabled+0x18>
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	e000      	b.n	8009d72 <LL_ADC_IsEnabled+0x1a>
 8009d70:	2300      	movs	r3, #0
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	370c      	adds	r7, #12
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr

08009d7e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8009d7e:	b480      	push	{r7}
 8009d80:	b083      	sub	sp, #12
 8009d82:	af00      	add	r7, sp, #0
 8009d84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	689b      	ldr	r3, [r3, #8]
 8009d8a:	f003 0302 	and.w	r3, r3, #2
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	d101      	bne.n	8009d96 <LL_ADC_IsDisableOngoing+0x18>
 8009d92:	2301      	movs	r3, #1
 8009d94:	e000      	b.n	8009d98 <LL_ADC_IsDisableOngoing+0x1a>
 8009d96:	2300      	movs	r3, #0
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	370c      	adds	r7, #12
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da2:	4770      	bx	lr

08009da4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b083      	sub	sp, #12
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	689b      	ldr	r3, [r3, #8]
 8009db0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009db4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009db8:	f043 0204 	orr.w	r2, r3, #4
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009dc0:	bf00      	nop
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b083      	sub	sp, #12
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ddc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009de0:	f043 0210 	orr.w	r2, r3, #16
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8009de8:	bf00      	nop
 8009dea:	370c      	adds	r7, #12
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr

08009df4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b083      	sub	sp, #12
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	689b      	ldr	r3, [r3, #8]
 8009e00:	f003 0304 	and.w	r3, r3, #4
 8009e04:	2b04      	cmp	r3, #4
 8009e06:	d101      	bne.n	8009e0c <LL_ADC_REG_IsConversionOngoing+0x18>
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e000      	b.n	8009e0e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	370c      	adds	r7, #12
 8009e12:	46bd      	mov	sp, r7
 8009e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e18:	4770      	bx	lr

08009e1a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8009e1a:	b480      	push	{r7}
 8009e1c:	b083      	sub	sp, #12
 8009e1e:	af00      	add	r7, sp, #0
 8009e20:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	689b      	ldr	r3, [r3, #8]
 8009e26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e2a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009e2e:	f043 0220 	orr.w	r2, r3, #32
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8009e36:	bf00      	nop
 8009e38:	370c      	adds	r7, #12
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr

08009e42 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009e42:	b480      	push	{r7}
 8009e44:	b083      	sub	sp, #12
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	689b      	ldr	r3, [r3, #8]
 8009e4e:	f003 0308 	and.w	r3, r3, #8
 8009e52:	2b08      	cmp	r3, #8
 8009e54:	d101      	bne.n	8009e5a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8009e56:	2301      	movs	r3, #1
 8009e58:	e000      	b.n	8009e5c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8009e5a:	2300      	movs	r3, #0
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	370c      	adds	r7, #12
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8009e68:	b590      	push	{r4, r7, lr}
 8009e6a:	b089      	sub	sp, #36	@ 0x24
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009e70:	2300      	movs	r3, #0
 8009e72:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8009e74:	2300      	movs	r3, #0
 8009e76:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d101      	bne.n	8009e82 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	e1a9      	b.n	800a1d6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	695b      	ldr	r3, [r3, #20]
 8009e86:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d109      	bne.n	8009ea4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f7fb f869 	bl	8004f68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f7ff fef1 	bl	8009c90 <LL_ADC_IsDeepPowerDownEnabled>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d004      	beq.n	8009ebe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f7ff fed7 	bl	8009c6c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f7ff ff0c 	bl	8009ce0 <LL_ADC_IsInternalRegulatorEnabled>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d115      	bne.n	8009efa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7ff fef0 	bl	8009cb8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009ed8:	4b9c      	ldr	r3, [pc, #624]	@ (800a14c <HAL_ADC_Init+0x2e4>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	099b      	lsrs	r3, r3, #6
 8009ede:	4a9c      	ldr	r2, [pc, #624]	@ (800a150 <HAL_ADC_Init+0x2e8>)
 8009ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ee4:	099b      	lsrs	r3, r3, #6
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	005b      	lsls	r3, r3, #1
 8009eea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009eec:	e002      	b.n	8009ef4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	3b01      	subs	r3, #1
 8009ef2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d1f9      	bne.n	8009eee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4618      	mov	r0, r3
 8009f00:	f7ff feee 	bl	8009ce0 <LL_ADC_IsInternalRegulatorEnabled>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d10d      	bne.n	8009f26 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f0e:	f043 0210 	orr.w	r2, r3, #16
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f1a:	f043 0201 	orr.w	r2, r3, #1
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8009f22:	2301      	movs	r3, #1
 8009f24:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7ff ff62 	bl	8009df4 <LL_ADC_REG_IsConversionOngoing>
 8009f30:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f36:	f003 0310 	and.w	r3, r3, #16
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f040 8142 	bne.w	800a1c4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	f040 813e 	bne.w	800a1c4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f4c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8009f50:	f043 0202 	orr.w	r2, r3, #2
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	f7ff fefb 	bl	8009d58 <LL_ADC_IsEnabled>
 8009f62:	4603      	mov	r3, r0
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d141      	bne.n	8009fec <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009f70:	d004      	beq.n	8009f7c <HAL_ADC_Init+0x114>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a77      	ldr	r2, [pc, #476]	@ (800a154 <HAL_ADC_Init+0x2ec>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d10f      	bne.n	8009f9c <HAL_ADC_Init+0x134>
 8009f7c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8009f80:	f7ff feea 	bl	8009d58 <LL_ADC_IsEnabled>
 8009f84:	4604      	mov	r4, r0
 8009f86:	4873      	ldr	r0, [pc, #460]	@ (800a154 <HAL_ADC_Init+0x2ec>)
 8009f88:	f7ff fee6 	bl	8009d58 <LL_ADC_IsEnabled>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	4323      	orrs	r3, r4
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	bf0c      	ite	eq
 8009f94:	2301      	moveq	r3, #1
 8009f96:	2300      	movne	r3, #0
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	e012      	b.n	8009fc2 <HAL_ADC_Init+0x15a>
 8009f9c:	486e      	ldr	r0, [pc, #440]	@ (800a158 <HAL_ADC_Init+0x2f0>)
 8009f9e:	f7ff fedb 	bl	8009d58 <LL_ADC_IsEnabled>
 8009fa2:	4604      	mov	r4, r0
 8009fa4:	486d      	ldr	r0, [pc, #436]	@ (800a15c <HAL_ADC_Init+0x2f4>)
 8009fa6:	f7ff fed7 	bl	8009d58 <LL_ADC_IsEnabled>
 8009faa:	4603      	mov	r3, r0
 8009fac:	431c      	orrs	r4, r3
 8009fae:	486c      	ldr	r0, [pc, #432]	@ (800a160 <HAL_ADC_Init+0x2f8>)
 8009fb0:	f7ff fed2 	bl	8009d58 <LL_ADC_IsEnabled>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	4323      	orrs	r3, r4
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	bf0c      	ite	eq
 8009fbc:	2301      	moveq	r3, #1
 8009fbe:	2300      	movne	r3, #0
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d012      	beq.n	8009fec <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009fce:	d004      	beq.n	8009fda <HAL_ADC_Init+0x172>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4a5f      	ldr	r2, [pc, #380]	@ (800a154 <HAL_ADC_Init+0x2ec>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d101      	bne.n	8009fde <HAL_ADC_Init+0x176>
 8009fda:	4a62      	ldr	r2, [pc, #392]	@ (800a164 <HAL_ADC_Init+0x2fc>)
 8009fdc:	e000      	b.n	8009fe0 <HAL_ADC_Init+0x178>
 8009fde:	4a62      	ldr	r2, [pc, #392]	@ (800a168 <HAL_ADC_Init+0x300>)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	685b      	ldr	r3, [r3, #4]
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	4610      	mov	r0, r2
 8009fe8:	f7ff fcc4 	bl	8009974 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	7f5b      	ldrb	r3, [r3, #29]
 8009ff0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009ff6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8009ffc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800a002:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a00a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a00c:	4313      	orrs	r3, r2
 800a00e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a016:	2b01      	cmp	r3, #1
 800a018:	d106      	bne.n	800a028 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a01e:	3b01      	subs	r3, #1
 800a020:	045b      	lsls	r3, r3, #17
 800a022:	69ba      	ldr	r2, [r7, #24]
 800a024:	4313      	orrs	r3, r2
 800a026:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d009      	beq.n	800a044 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a034:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a03c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a03e:	69ba      	ldr	r2, [r7, #24]
 800a040:	4313      	orrs	r3, r2
 800a042:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68da      	ldr	r2, [r3, #12]
 800a04a:	4b48      	ldr	r3, [pc, #288]	@ (800a16c <HAL_ADC_Init+0x304>)
 800a04c:	4013      	ands	r3, r2
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	6812      	ldr	r2, [r2, #0]
 800a052:	69b9      	ldr	r1, [r7, #24]
 800a054:	430b      	orrs	r3, r1
 800a056:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	691b      	ldr	r3, [r3, #16]
 800a05e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	430a      	orrs	r2, r1
 800a06c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4618      	mov	r0, r3
 800a074:	f7ff fee5 	bl	8009e42 <LL_ADC_INJ_IsConversionOngoing>
 800a078:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d17f      	bne.n	800a180 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d17c      	bne.n	800a180 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a08a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a092:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a094:	4313      	orrs	r3, r2
 800a096:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68db      	ldr	r3, [r3, #12]
 800a09e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a0a2:	f023 0302 	bic.w	r3, r3, #2
 800a0a6:	687a      	ldr	r2, [r7, #4]
 800a0a8:	6812      	ldr	r2, [r2, #0]
 800a0aa:	69b9      	ldr	r1, [r7, #24]
 800a0ac:	430b      	orrs	r3, r1
 800a0ae:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	691b      	ldr	r3, [r3, #16]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d017      	beq.n	800a0e8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	691a      	ldr	r2, [r3, #16]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800a0c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a0d0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800a0d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a0d8:	687a      	ldr	r2, [r7, #4]
 800a0da:	6911      	ldr	r1, [r2, #16]
 800a0dc:	687a      	ldr	r2, [r7, #4]
 800a0de:	6812      	ldr	r2, [r2, #0]
 800a0e0:	430b      	orrs	r3, r1
 800a0e2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800a0e6:	e013      	b.n	800a110 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	691a      	ldr	r2, [r3, #16]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a0f6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a100:	687a      	ldr	r2, [r7, #4]
 800a102:	6812      	ldr	r2, [r2, #0]
 800a104:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800a108:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a10c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a116:	2b01      	cmp	r3, #1
 800a118:	d12a      	bne.n	800a170 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	691b      	ldr	r3, [r3, #16]
 800a120:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a124:	f023 0304 	bic.w	r3, r3, #4
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a130:	4311      	orrs	r1, r2
 800a132:	687a      	ldr	r2, [r7, #4]
 800a134:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800a136:	4311      	orrs	r1, r2
 800a138:	687a      	ldr	r2, [r7, #4]
 800a13a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a13c:	430a      	orrs	r2, r1
 800a13e:	431a      	orrs	r2, r3
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f042 0201 	orr.w	r2, r2, #1
 800a148:	611a      	str	r2, [r3, #16]
 800a14a:	e019      	b.n	800a180 <HAL_ADC_Init+0x318>
 800a14c:	20000050 	.word	0x20000050
 800a150:	053e2d63 	.word	0x053e2d63
 800a154:	50000100 	.word	0x50000100
 800a158:	50000400 	.word	0x50000400
 800a15c:	50000500 	.word	0x50000500
 800a160:	50000600 	.word	0x50000600
 800a164:	50000300 	.word	0x50000300
 800a168:	50000700 	.word	0x50000700
 800a16c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	691a      	ldr	r2, [r3, #16]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f022 0201 	bic.w	r2, r2, #1
 800a17e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	695b      	ldr	r3, [r3, #20]
 800a184:	2b01      	cmp	r3, #1
 800a186:	d10c      	bne.n	800a1a2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a18e:	f023 010f 	bic.w	r1, r3, #15
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6a1b      	ldr	r3, [r3, #32]
 800a196:	1e5a      	subs	r2, r3, #1
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	430a      	orrs	r2, r1
 800a19e:	631a      	str	r2, [r3, #48]	@ 0x30
 800a1a0:	e007      	b.n	800a1b2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	f022 020f 	bic.w	r2, r2, #15
 800a1b0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1b6:	f023 0303 	bic.w	r3, r3, #3
 800a1ba:	f043 0201 	orr.w	r2, r3, #1
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a1c2:	e007      	b.n	800a1d4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1c8:	f043 0210 	orr.w	r2, r3, #16
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800a1d4:	7ffb      	ldrb	r3, [r7, #31]
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3724      	adds	r7, #36	@ 0x24
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd90      	pop	{r4, r7, pc}
 800a1de:	bf00      	nop

0800a1e0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800a1e0:	b580      	push	{r7, lr}
 800a1e2:	b086      	sub	sp, #24
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a1f0:	d004      	beq.n	800a1fc <HAL_ADC_Start+0x1c>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	4a67      	ldr	r2, [pc, #412]	@ (800a394 <HAL_ADC_Start+0x1b4>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d101      	bne.n	800a200 <HAL_ADC_Start+0x20>
 800a1fc:	4b66      	ldr	r3, [pc, #408]	@ (800a398 <HAL_ADC_Start+0x1b8>)
 800a1fe:	e000      	b.n	800a202 <HAL_ADC_Start+0x22>
 800a200:	4b66      	ldr	r3, [pc, #408]	@ (800a39c <HAL_ADC_Start+0x1bc>)
 800a202:	4618      	mov	r0, r3
 800a204:	f7ff fd16 	bl	8009c34 <LL_ADC_GetMultimode>
 800a208:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4618      	mov	r0, r3
 800a210:	f7ff fdf0 	bl	8009df4 <LL_ADC_REG_IsConversionOngoing>
 800a214:	4603      	mov	r3, r0
 800a216:	2b00      	cmp	r3, #0
 800a218:	f040 80b4 	bne.w	800a384 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a222:	2b01      	cmp	r3, #1
 800a224:	d101      	bne.n	800a22a <HAL_ADC_Start+0x4a>
 800a226:	2302      	movs	r3, #2
 800a228:	e0af      	b.n	800a38a <HAL_ADC_Start+0x1aa>
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2201      	movs	r2, #1
 800a22e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f000 fefc 	bl	800b030 <ADC_Enable>
 800a238:	4603      	mov	r3, r0
 800a23a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800a23c:	7dfb      	ldrb	r3, [r7, #23]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	f040 809b 	bne.w	800a37a <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a248:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a24c:	f023 0301 	bic.w	r3, r3, #1
 800a250:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a4d      	ldr	r2, [pc, #308]	@ (800a394 <HAL_ADC_Start+0x1b4>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d009      	beq.n	800a276 <HAL_ADC_Start+0x96>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	4a4e      	ldr	r2, [pc, #312]	@ (800a3a0 <HAL_ADC_Start+0x1c0>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d002      	beq.n	800a272 <HAL_ADC_Start+0x92>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	e003      	b.n	800a27a <HAL_ADC_Start+0x9a>
 800a272:	4b4c      	ldr	r3, [pc, #304]	@ (800a3a4 <HAL_ADC_Start+0x1c4>)
 800a274:	e001      	b.n	800a27a <HAL_ADC_Start+0x9a>
 800a276:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	6812      	ldr	r2, [r2, #0]
 800a27e:	4293      	cmp	r3, r2
 800a280:	d002      	beq.n	800a288 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d105      	bne.n	800a294 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a28c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a298:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a29c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2a0:	d106      	bne.n	800a2b0 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a2a6:	f023 0206 	bic.w	r2, r3, #6
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	661a      	str	r2, [r3, #96]	@ 0x60
 800a2ae:	e002      	b.n	800a2b6 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	221c      	movs	r2, #28
 800a2bc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a32      	ldr	r2, [pc, #200]	@ (800a394 <HAL_ADC_Start+0x1b4>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d009      	beq.n	800a2e4 <HAL_ADC_Start+0x104>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4a32      	ldr	r2, [pc, #200]	@ (800a3a0 <HAL_ADC_Start+0x1c0>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d002      	beq.n	800a2e0 <HAL_ADC_Start+0x100>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	e003      	b.n	800a2e8 <HAL_ADC_Start+0x108>
 800a2e0:	4b30      	ldr	r3, [pc, #192]	@ (800a3a4 <HAL_ADC_Start+0x1c4>)
 800a2e2:	e001      	b.n	800a2e8 <HAL_ADC_Start+0x108>
 800a2e4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	6812      	ldr	r2, [r2, #0]
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d008      	beq.n	800a302 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a2f0:	693b      	ldr	r3, [r7, #16]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d005      	beq.n	800a302 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	2b05      	cmp	r3, #5
 800a2fa:	d002      	beq.n	800a302 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	2b09      	cmp	r3, #9
 800a300:	d114      	bne.n	800a32c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	68db      	ldr	r3, [r3, #12]
 800a308:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d007      	beq.n	800a320 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a314:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a318:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	4618      	mov	r0, r3
 800a326:	f7ff fd3d 	bl	8009da4 <LL_ADC_REG_StartConversion>
 800a32a:	e02d      	b.n	800a388 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a330:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4a15      	ldr	r2, [pc, #84]	@ (800a394 <HAL_ADC_Start+0x1b4>)
 800a33e:	4293      	cmp	r3, r2
 800a340:	d009      	beq.n	800a356 <HAL_ADC_Start+0x176>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a16      	ldr	r2, [pc, #88]	@ (800a3a0 <HAL_ADC_Start+0x1c0>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d002      	beq.n	800a352 <HAL_ADC_Start+0x172>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	e003      	b.n	800a35a <HAL_ADC_Start+0x17a>
 800a352:	4b14      	ldr	r3, [pc, #80]	@ (800a3a4 <HAL_ADC_Start+0x1c4>)
 800a354:	e001      	b.n	800a35a <HAL_ADC_Start+0x17a>
 800a356:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a35a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	68db      	ldr	r3, [r3, #12]
 800a360:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a364:	2b00      	cmp	r3, #0
 800a366:	d00f      	beq.n	800a388 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a36c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a370:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a378:	e006      	b.n	800a388 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800a382:	e001      	b.n	800a388 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800a384:	2302      	movs	r3, #2
 800a386:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800a388:	7dfb      	ldrb	r3, [r7, #23]
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3718      	adds	r7, #24
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}
 800a392:	bf00      	nop
 800a394:	50000100 	.word	0x50000100
 800a398:	50000300 	.word	0x50000300
 800a39c:	50000700 	.word	0x50000700
 800a3a0:	50000500 	.word	0x50000500
 800a3a4:	50000400 	.word	0x50000400

0800a3a8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b084      	sub	sp, #16
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a3b6:	2b01      	cmp	r3, #1
 800a3b8:	d101      	bne.n	800a3be <HAL_ADC_Stop+0x16>
 800a3ba:	2302      	movs	r3, #2
 800a3bc:	e023      	b.n	800a406 <HAL_ADC_Stop+0x5e>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2201      	movs	r2, #1
 800a3c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800a3c6:	2103      	movs	r1, #3
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f000 fd75 	bl	800aeb8 <ADC_ConversionStop>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800a3d2:	7bfb      	ldrb	r3, [r7, #15]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d111      	bne.n	800a3fc <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f000 febf 	bl	800b15c <ADC_Disable>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800a3e2:	7bfb      	ldrb	r3, [r7, #15]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d109      	bne.n	800a3fc <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3ec:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a3f0:	f023 0301 	bic.w	r3, r3, #1
 800a3f4:	f043 0201 	orr.w	r2, r3, #1
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2200      	movs	r2, #0
 800a400:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a404:	7bfb      	ldrb	r3, [r7, #15]
}
 800a406:	4618      	mov	r0, r3
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
	...

0800a410 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b088      	sub	sp, #32
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
 800a418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a422:	d004      	beq.n	800a42e <HAL_ADC_PollForConversion+0x1e>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a77      	ldr	r2, [pc, #476]	@ (800a608 <HAL_ADC_PollForConversion+0x1f8>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d101      	bne.n	800a432 <HAL_ADC_PollForConversion+0x22>
 800a42e:	4b77      	ldr	r3, [pc, #476]	@ (800a60c <HAL_ADC_PollForConversion+0x1fc>)
 800a430:	e000      	b.n	800a434 <HAL_ADC_PollForConversion+0x24>
 800a432:	4b77      	ldr	r3, [pc, #476]	@ (800a610 <HAL_ADC_PollForConversion+0x200>)
 800a434:	4618      	mov	r0, r3
 800a436:	f7ff fbfd 	bl	8009c34 <LL_ADC_GetMultimode>
 800a43a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	699b      	ldr	r3, [r3, #24]
 800a440:	2b08      	cmp	r3, #8
 800a442:	d102      	bne.n	800a44a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800a444:	2308      	movs	r3, #8
 800a446:	61fb      	str	r3, [r7, #28]
 800a448:	e037      	b.n	800a4ba <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d005      	beq.n	800a45c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	2b05      	cmp	r3, #5
 800a454:	d002      	beq.n	800a45c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	2b09      	cmp	r3, #9
 800a45a:	d111      	bne.n	800a480 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	68db      	ldr	r3, [r3, #12]
 800a462:	f003 0301 	and.w	r3, r3, #1
 800a466:	2b00      	cmp	r3, #0
 800a468:	d007      	beq.n	800a47a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a46e:	f043 0220 	orr.w	r2, r3, #32
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800a476:	2301      	movs	r3, #1
 800a478:	e0c1      	b.n	800a5fe <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800a47a:	2304      	movs	r3, #4
 800a47c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800a47e:	e01c      	b.n	800a4ba <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a488:	d004      	beq.n	800a494 <HAL_ADC_PollForConversion+0x84>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	4a5e      	ldr	r2, [pc, #376]	@ (800a608 <HAL_ADC_PollForConversion+0x1f8>)
 800a490:	4293      	cmp	r3, r2
 800a492:	d101      	bne.n	800a498 <HAL_ADC_PollForConversion+0x88>
 800a494:	4b5d      	ldr	r3, [pc, #372]	@ (800a60c <HAL_ADC_PollForConversion+0x1fc>)
 800a496:	e000      	b.n	800a49a <HAL_ADC_PollForConversion+0x8a>
 800a498:	4b5d      	ldr	r3, [pc, #372]	@ (800a610 <HAL_ADC_PollForConversion+0x200>)
 800a49a:	4618      	mov	r0, r3
 800a49c:	f7ff fbd8 	bl	8009c50 <LL_ADC_GetMultiDMATransfer>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d007      	beq.n	800a4b6 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4aa:	f043 0220 	orr.w	r2, r3, #32
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	e0a3      	b.n	800a5fe <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800a4b6:	2304      	movs	r3, #4
 800a4b8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800a4ba:	f7ff fa4f 	bl	800995c <HAL_GetTick>
 800a4be:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800a4c0:	e021      	b.n	800a506 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4c8:	d01d      	beq.n	800a506 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800a4ca:	f7ff fa47 	bl	800995c <HAL_GetTick>
 800a4ce:	4602      	mov	r2, r0
 800a4d0:	693b      	ldr	r3, [r7, #16]
 800a4d2:	1ad3      	subs	r3, r2, r3
 800a4d4:	683a      	ldr	r2, [r7, #0]
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d302      	bcc.n	800a4e0 <HAL_ADC_PollForConversion+0xd0>
 800a4da:	683b      	ldr	r3, [r7, #0]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d112      	bne.n	800a506 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	69fb      	ldr	r3, [r7, #28]
 800a4e8:	4013      	ands	r3, r2
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d10b      	bne.n	800a506 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4f2:	f043 0204 	orr.w	r2, r3, #4
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800a502:	2303      	movs	r3, #3
 800a504:	e07b      	b.n	800a5fe <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	681a      	ldr	r2, [r3, #0]
 800a50c:	69fb      	ldr	r3, [r7, #28]
 800a50e:	4013      	ands	r3, r2
 800a510:	2b00      	cmp	r3, #0
 800a512:	d0d6      	beq.n	800a4c2 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a518:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4618      	mov	r0, r3
 800a526:	f7ff faf7 	bl	8009b18 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a52a:	4603      	mov	r3, r0
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d01c      	beq.n	800a56a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	7f5b      	ldrb	r3, [r3, #29]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d118      	bne.n	800a56a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f003 0308 	and.w	r3, r3, #8
 800a542:	2b08      	cmp	r3, #8
 800a544:	d111      	bne.n	800a56a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a54a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a556:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d105      	bne.n	800a56a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a562:	f043 0201 	orr.w	r2, r3, #1
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4a26      	ldr	r2, [pc, #152]	@ (800a608 <HAL_ADC_PollForConversion+0x1f8>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d009      	beq.n	800a588 <HAL_ADC_PollForConversion+0x178>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	4a26      	ldr	r2, [pc, #152]	@ (800a614 <HAL_ADC_PollForConversion+0x204>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	d002      	beq.n	800a584 <HAL_ADC_PollForConversion+0x174>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	e003      	b.n	800a58c <HAL_ADC_PollForConversion+0x17c>
 800a584:	4b24      	ldr	r3, [pc, #144]	@ (800a618 <HAL_ADC_PollForConversion+0x208>)
 800a586:	e001      	b.n	800a58c <HAL_ADC_PollForConversion+0x17c>
 800a588:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	6812      	ldr	r2, [r2, #0]
 800a590:	4293      	cmp	r3, r2
 800a592:	d008      	beq.n	800a5a6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d005      	beq.n	800a5a6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	2b05      	cmp	r3, #5
 800a59e:	d002      	beq.n	800a5a6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	2b09      	cmp	r3, #9
 800a5a4:	d104      	bne.n	800a5b0 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	68db      	ldr	r3, [r3, #12]
 800a5ac:	61bb      	str	r3, [r7, #24]
 800a5ae:	e014      	b.n	800a5da <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	4a14      	ldr	r2, [pc, #80]	@ (800a608 <HAL_ADC_PollForConversion+0x1f8>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d009      	beq.n	800a5ce <HAL_ADC_PollForConversion+0x1be>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4a15      	ldr	r2, [pc, #84]	@ (800a614 <HAL_ADC_PollForConversion+0x204>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d002      	beq.n	800a5ca <HAL_ADC_PollForConversion+0x1ba>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	e003      	b.n	800a5d2 <HAL_ADC_PollForConversion+0x1c2>
 800a5ca:	4b13      	ldr	r3, [pc, #76]	@ (800a618 <HAL_ADC_PollForConversion+0x208>)
 800a5cc:	e001      	b.n	800a5d2 <HAL_ADC_PollForConversion+0x1c2>
 800a5ce:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800a5d2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	68db      	ldr	r3, [r3, #12]
 800a5d8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800a5da:	69fb      	ldr	r3, [r7, #28]
 800a5dc:	2b08      	cmp	r3, #8
 800a5de:	d104      	bne.n	800a5ea <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2208      	movs	r2, #8
 800a5e6:	601a      	str	r2, [r3, #0]
 800a5e8:	e008      	b.n	800a5fc <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800a5ea:	69bb      	ldr	r3, [r7, #24]
 800a5ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d103      	bne.n	800a5fc <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	220c      	movs	r2, #12
 800a5fa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800a5fc:	2300      	movs	r3, #0
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	3720      	adds	r7, #32
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}
 800a606:	bf00      	nop
 800a608:	50000100 	.word	0x50000100
 800a60c:	50000300 	.word	0x50000300
 800a610:	50000700 	.word	0x50000700
 800a614:	50000500 	.word	0x50000500
 800a618:	50000400 	.word	0x50000400

0800a61c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b083      	sub	sp, #12
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	370c      	adds	r7, #12
 800a62e:	46bd      	mov	sp, r7
 800a630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a634:	4770      	bx	lr
	...

0800a638 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b0b6      	sub	sp, #216	@ 0xd8
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
 800a640:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a642:	2300      	movs	r3, #0
 800a644:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800a648:	2300      	movs	r3, #0
 800a64a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800a652:	2b01      	cmp	r3, #1
 800a654:	d102      	bne.n	800a65c <HAL_ADC_ConfigChannel+0x24>
 800a656:	2302      	movs	r3, #2
 800a658:	f000 bc13 	b.w	800ae82 <HAL_ADC_ConfigChannel+0x84a>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2201      	movs	r2, #1
 800a660:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4618      	mov	r0, r3
 800a66a:	f7ff fbc3 	bl	8009df4 <LL_ADC_REG_IsConversionOngoing>
 800a66e:	4603      	mov	r3, r0
 800a670:	2b00      	cmp	r3, #0
 800a672:	f040 83f3 	bne.w	800ae5c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6818      	ldr	r0, [r3, #0]
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	6859      	ldr	r1, [r3, #4]
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	461a      	mov	r2, r3
 800a684:	f7ff fa5b 	bl	8009b3e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4618      	mov	r0, r3
 800a68e:	f7ff fbb1 	bl	8009df4 <LL_ADC_REG_IsConversionOngoing>
 800a692:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4618      	mov	r0, r3
 800a69c:	f7ff fbd1 	bl	8009e42 <LL_ADC_INJ_IsConversionOngoing>
 800a6a0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a6a4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	f040 81d9 	bne.w	800aa60 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a6ae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f040 81d4 	bne.w	800aa60 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	689b      	ldr	r3, [r3, #8]
 800a6bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a6c0:	d10f      	bne.n	800a6e2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6818      	ldr	r0, [r3, #0]
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	4619      	mov	r1, r3
 800a6ce:	f7ff fa62 	bl	8009b96 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800a6da:	4618      	mov	r0, r3
 800a6dc:	f7ff fa09 	bl	8009af2 <LL_ADC_SetSamplingTimeCommonConfig>
 800a6e0:	e00e      	b.n	800a700 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6818      	ldr	r0, [r3, #0]
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	6819      	ldr	r1, [r3, #0]
 800a6ea:	683b      	ldr	r3, [r7, #0]
 800a6ec:	689b      	ldr	r3, [r3, #8]
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	f7ff fa51 	bl	8009b96 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2100      	movs	r1, #0
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f7ff f9f9 	bl	8009af2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	695a      	ldr	r2, [r3, #20]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	68db      	ldr	r3, [r3, #12]
 800a70a:	08db      	lsrs	r3, r3, #3
 800a70c:	f003 0303 	and.w	r3, r3, #3
 800a710:	005b      	lsls	r3, r3, #1
 800a712:	fa02 f303 	lsl.w	r3, r2, r3
 800a716:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	691b      	ldr	r3, [r3, #16]
 800a71e:	2b04      	cmp	r3, #4
 800a720:	d022      	beq.n	800a768 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6818      	ldr	r0, [r3, #0]
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	6919      	ldr	r1, [r3, #16]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	681a      	ldr	r2, [r3, #0]
 800a72e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a732:	f7ff f953 	bl	80099dc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6818      	ldr	r0, [r3, #0]
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	6919      	ldr	r1, [r3, #16]
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	699b      	ldr	r3, [r3, #24]
 800a742:	461a      	mov	r2, r3
 800a744:	f7ff f99f 	bl	8009a86 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6818      	ldr	r0, [r3, #0]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800a754:	2b01      	cmp	r3, #1
 800a756:	d102      	bne.n	800a75e <HAL_ADC_ConfigChannel+0x126>
 800a758:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a75c:	e000      	b.n	800a760 <HAL_ADC_ConfigChannel+0x128>
 800a75e:	2300      	movs	r3, #0
 800a760:	461a      	mov	r2, r3
 800a762:	f7ff f9ab 	bl	8009abc <LL_ADC_SetOffsetSaturation>
 800a766:	e17b      	b.n	800aa60 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	2100      	movs	r1, #0
 800a76e:	4618      	mov	r0, r3
 800a770:	f7ff f958 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a774:	4603      	mov	r3, r0
 800a776:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d10a      	bne.n	800a794 <HAL_ADC_ConfigChannel+0x15c>
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2100      	movs	r1, #0
 800a784:	4618      	mov	r0, r3
 800a786:	f7ff f94d 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a78a:	4603      	mov	r3, r0
 800a78c:	0e9b      	lsrs	r3, r3, #26
 800a78e:	f003 021f 	and.w	r2, r3, #31
 800a792:	e01e      	b.n	800a7d2 <HAL_ADC_ConfigChannel+0x19a>
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	2100      	movs	r1, #0
 800a79a:	4618      	mov	r0, r3
 800a79c:	f7ff f942 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a7a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a7aa:	fa93 f3a3 	rbit	r3, r3
 800a7ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800a7b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a7b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800a7ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d101      	bne.n	800a7c6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800a7c2:	2320      	movs	r3, #32
 800a7c4:	e004      	b.n	800a7d0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800a7c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a7ca:	fab3 f383 	clz	r3, r3
 800a7ce:	b2db      	uxtb	r3, r3
 800a7d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d105      	bne.n	800a7ea <HAL_ADC_ConfigChannel+0x1b2>
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	0e9b      	lsrs	r3, r3, #26
 800a7e4:	f003 031f 	and.w	r3, r3, #31
 800a7e8:	e018      	b.n	800a81c <HAL_ADC_ConfigChannel+0x1e4>
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a7f2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a7f6:	fa93 f3a3 	rbit	r3, r3
 800a7fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800a7fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a802:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800a806:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d101      	bne.n	800a812 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800a80e:	2320      	movs	r3, #32
 800a810:	e004      	b.n	800a81c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800a812:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a816:	fab3 f383 	clz	r3, r3
 800a81a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d106      	bne.n	800a82e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	2200      	movs	r2, #0
 800a826:	2100      	movs	r1, #0
 800a828:	4618      	mov	r0, r3
 800a82a:	f7ff f911 	bl	8009a50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	2101      	movs	r1, #1
 800a834:	4618      	mov	r0, r3
 800a836:	f7ff f8f5 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a83a:	4603      	mov	r3, r0
 800a83c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a840:	2b00      	cmp	r3, #0
 800a842:	d10a      	bne.n	800a85a <HAL_ADC_ConfigChannel+0x222>
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	2101      	movs	r1, #1
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7ff f8ea 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a850:	4603      	mov	r3, r0
 800a852:	0e9b      	lsrs	r3, r3, #26
 800a854:	f003 021f 	and.w	r2, r3, #31
 800a858:	e01e      	b.n	800a898 <HAL_ADC_ConfigChannel+0x260>
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	2101      	movs	r1, #1
 800a860:	4618      	mov	r0, r3
 800a862:	f7ff f8df 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a866:	4603      	mov	r3, r0
 800a868:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a86c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a870:	fa93 f3a3 	rbit	r3, r3
 800a874:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800a878:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a87c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800a880:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a884:	2b00      	cmp	r3, #0
 800a886:	d101      	bne.n	800a88c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800a888:	2320      	movs	r3, #32
 800a88a:	e004      	b.n	800a896 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800a88c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a890:	fab3 f383 	clz	r3, r3
 800a894:	b2db      	uxtb	r3, r3
 800a896:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d105      	bne.n	800a8b0 <HAL_ADC_ConfigChannel+0x278>
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	0e9b      	lsrs	r3, r3, #26
 800a8aa:	f003 031f 	and.w	r3, r3, #31
 800a8ae:	e018      	b.n	800a8e2 <HAL_ADC_ConfigChannel+0x2aa>
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a8b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a8bc:	fa93 f3a3 	rbit	r3, r3
 800a8c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800a8c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a8c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800a8cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d101      	bne.n	800a8d8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800a8d4:	2320      	movs	r3, #32
 800a8d6:	e004      	b.n	800a8e2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800a8d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a8dc:	fab3 f383 	clz	r3, r3
 800a8e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d106      	bne.n	800a8f4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	2101      	movs	r1, #1
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f7ff f8ae 	bl	8009a50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	2102      	movs	r1, #2
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f7ff f892 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a900:	4603      	mov	r3, r0
 800a902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a906:	2b00      	cmp	r3, #0
 800a908:	d10a      	bne.n	800a920 <HAL_ADC_ConfigChannel+0x2e8>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	2102      	movs	r1, #2
 800a910:	4618      	mov	r0, r3
 800a912:	f7ff f887 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a916:	4603      	mov	r3, r0
 800a918:	0e9b      	lsrs	r3, r3, #26
 800a91a:	f003 021f 	and.w	r2, r3, #31
 800a91e:	e01e      	b.n	800a95e <HAL_ADC_ConfigChannel+0x326>
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	2102      	movs	r1, #2
 800a926:	4618      	mov	r0, r3
 800a928:	f7ff f87c 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a92c:	4603      	mov	r3, r0
 800a92e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a932:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a936:	fa93 f3a3 	rbit	r3, r3
 800a93a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800a93e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a942:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800a946:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d101      	bne.n	800a952 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800a94e:	2320      	movs	r3, #32
 800a950:	e004      	b.n	800a95c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800a952:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a956:	fab3 f383 	clz	r3, r3
 800a95a:	b2db      	uxtb	r3, r3
 800a95c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a966:	2b00      	cmp	r3, #0
 800a968:	d105      	bne.n	800a976 <HAL_ADC_ConfigChannel+0x33e>
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	0e9b      	lsrs	r3, r3, #26
 800a970:	f003 031f 	and.w	r3, r3, #31
 800a974:	e016      	b.n	800a9a4 <HAL_ADC_ConfigChannel+0x36c>
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a97e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a982:	fa93 f3a3 	rbit	r3, r3
 800a986:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800a988:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a98a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800a98e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a992:	2b00      	cmp	r3, #0
 800a994:	d101      	bne.n	800a99a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800a996:	2320      	movs	r3, #32
 800a998:	e004      	b.n	800a9a4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800a99a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a99e:	fab3 f383 	clz	r3, r3
 800a9a2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a9a4:	429a      	cmp	r2, r3
 800a9a6:	d106      	bne.n	800a9b6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	2102      	movs	r1, #2
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	f7ff f84d 	bl	8009a50 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	2103      	movs	r1, #3
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f7ff f831 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d10a      	bne.n	800a9e2 <HAL_ADC_ConfigChannel+0x3aa>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	2103      	movs	r1, #3
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f7ff f826 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	0e9b      	lsrs	r3, r3, #26
 800a9dc:	f003 021f 	and.w	r2, r3, #31
 800a9e0:	e017      	b.n	800aa12 <HAL_ADC_ConfigChannel+0x3da>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	2103      	movs	r1, #3
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f7ff f81b 	bl	8009a24 <LL_ADC_GetOffsetChannel>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a9f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a9f4:	fa93 f3a3 	rbit	r3, r3
 800a9f8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800a9fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a9fc:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800a9fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d101      	bne.n	800aa08 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800aa04:	2320      	movs	r3, #32
 800aa06:	e003      	b.n	800aa10 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800aa08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa0a:	fab3 f383 	clz	r3, r3
 800aa0e:	b2db      	uxtb	r3, r3
 800aa10:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d105      	bne.n	800aa2a <HAL_ADC_ConfigChannel+0x3f2>
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	0e9b      	lsrs	r3, r3, #26
 800aa24:	f003 031f 	and.w	r3, r3, #31
 800aa28:	e011      	b.n	800aa4e <HAL_ADC_ConfigChannel+0x416>
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aa30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa32:	fa93 f3a3 	rbit	r3, r3
 800aa36:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800aa38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800aa3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d101      	bne.n	800aa46 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800aa42:	2320      	movs	r3, #32
 800aa44:	e003      	b.n	800aa4e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800aa46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aa48:	fab3 f383 	clz	r3, r3
 800aa4c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d106      	bne.n	800aa60 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	2200      	movs	r2, #0
 800aa58:	2103      	movs	r1, #3
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	f7fe fff8 	bl	8009a50 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4618      	mov	r0, r3
 800aa66:	f7ff f977 	bl	8009d58 <LL_ADC_IsEnabled>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	f040 813d 	bne.w	800acec <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6818      	ldr	r0, [r3, #0]
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	6819      	ldr	r1, [r3, #0]
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	68db      	ldr	r3, [r3, #12]
 800aa7e:	461a      	mov	r2, r3
 800aa80:	f7ff f8b4 	bl	8009bec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	68db      	ldr	r3, [r3, #12]
 800aa88:	4aa2      	ldr	r2, [pc, #648]	@ (800ad14 <HAL_ADC_ConfigChannel+0x6dc>)
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	f040 812e 	bne.w	800acec <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d10b      	bne.n	800aab8 <HAL_ADC_ConfigChannel+0x480>
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	0e9b      	lsrs	r3, r3, #26
 800aaa6:	3301      	adds	r3, #1
 800aaa8:	f003 031f 	and.w	r3, r3, #31
 800aaac:	2b09      	cmp	r3, #9
 800aaae:	bf94      	ite	ls
 800aab0:	2301      	movls	r3, #1
 800aab2:	2300      	movhi	r3, #0
 800aab4:	b2db      	uxtb	r3, r3
 800aab6:	e019      	b.n	800aaec <HAL_ADC_ConfigChannel+0x4b4>
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aabe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aac0:	fa93 f3a3 	rbit	r3, r3
 800aac4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800aac6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aac8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800aaca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d101      	bne.n	800aad4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800aad0:	2320      	movs	r3, #32
 800aad2:	e003      	b.n	800aadc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800aad4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aad6:	fab3 f383 	clz	r3, r3
 800aada:	b2db      	uxtb	r3, r3
 800aadc:	3301      	adds	r3, #1
 800aade:	f003 031f 	and.w	r3, r3, #31
 800aae2:	2b09      	cmp	r3, #9
 800aae4:	bf94      	ite	ls
 800aae6:	2301      	movls	r3, #1
 800aae8:	2300      	movhi	r3, #0
 800aaea:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d079      	beq.n	800abe4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d107      	bne.n	800ab0c <HAL_ADC_ConfigChannel+0x4d4>
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	0e9b      	lsrs	r3, r3, #26
 800ab02:	3301      	adds	r3, #1
 800ab04:	069b      	lsls	r3, r3, #26
 800ab06:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800ab0a:	e015      	b.n	800ab38 <HAL_ADC_ConfigChannel+0x500>
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ab12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab14:	fa93 f3a3 	rbit	r3, r3
 800ab18:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800ab1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab1c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800ab1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d101      	bne.n	800ab28 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800ab24:	2320      	movs	r3, #32
 800ab26:	e003      	b.n	800ab30 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800ab28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab2a:	fab3 f383 	clz	r3, r3
 800ab2e:	b2db      	uxtb	r3, r3
 800ab30:	3301      	adds	r3, #1
 800ab32:	069b      	lsls	r3, r3, #26
 800ab34:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d109      	bne.n	800ab58 <HAL_ADC_ConfigChannel+0x520>
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	0e9b      	lsrs	r3, r3, #26
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	f003 031f 	and.w	r3, r3, #31
 800ab50:	2101      	movs	r1, #1
 800ab52:	fa01 f303 	lsl.w	r3, r1, r3
 800ab56:	e017      	b.n	800ab88 <HAL_ADC_ConfigChannel+0x550>
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ab5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab60:	fa93 f3a3 	rbit	r3, r3
 800ab64:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800ab66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab68:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800ab6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d101      	bne.n	800ab74 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800ab70:	2320      	movs	r3, #32
 800ab72:	e003      	b.n	800ab7c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800ab74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab76:	fab3 f383 	clz	r3, r3
 800ab7a:	b2db      	uxtb	r3, r3
 800ab7c:	3301      	adds	r3, #1
 800ab7e:	f003 031f 	and.w	r3, r3, #31
 800ab82:	2101      	movs	r1, #1
 800ab84:	fa01 f303 	lsl.w	r3, r1, r3
 800ab88:	ea42 0103 	orr.w	r1, r2, r3
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d10a      	bne.n	800abae <HAL_ADC_ConfigChannel+0x576>
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	0e9b      	lsrs	r3, r3, #26
 800ab9e:	3301      	adds	r3, #1
 800aba0:	f003 021f 	and.w	r2, r3, #31
 800aba4:	4613      	mov	r3, r2
 800aba6:	005b      	lsls	r3, r3, #1
 800aba8:	4413      	add	r3, r2
 800abaa:	051b      	lsls	r3, r3, #20
 800abac:	e018      	b.n	800abe0 <HAL_ADC_ConfigChannel+0x5a8>
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800abb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb6:	fa93 f3a3 	rbit	r3, r3
 800abba:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800abbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800abc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d101      	bne.n	800abca <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800abc6:	2320      	movs	r3, #32
 800abc8:	e003      	b.n	800abd2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800abca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abcc:	fab3 f383 	clz	r3, r3
 800abd0:	b2db      	uxtb	r3, r3
 800abd2:	3301      	adds	r3, #1
 800abd4:	f003 021f 	and.w	r2, r3, #31
 800abd8:	4613      	mov	r3, r2
 800abda:	005b      	lsls	r3, r3, #1
 800abdc:	4413      	add	r3, r2
 800abde:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800abe0:	430b      	orrs	r3, r1
 800abe2:	e07e      	b.n	800ace2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abec:	2b00      	cmp	r3, #0
 800abee:	d107      	bne.n	800ac00 <HAL_ADC_ConfigChannel+0x5c8>
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	0e9b      	lsrs	r3, r3, #26
 800abf6:	3301      	adds	r3, #1
 800abf8:	069b      	lsls	r3, r3, #26
 800abfa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800abfe:	e015      	b.n	800ac2c <HAL_ADC_ConfigChannel+0x5f4>
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ac06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac08:	fa93 f3a3 	rbit	r3, r3
 800ac0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800ac0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac10:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800ac12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d101      	bne.n	800ac1c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800ac18:	2320      	movs	r3, #32
 800ac1a:	e003      	b.n	800ac24 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800ac1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1e:	fab3 f383 	clz	r3, r3
 800ac22:	b2db      	uxtb	r3, r3
 800ac24:	3301      	adds	r3, #1
 800ac26:	069b      	lsls	r3, r3, #26
 800ac28:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d109      	bne.n	800ac4c <HAL_ADC_ConfigChannel+0x614>
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	0e9b      	lsrs	r3, r3, #26
 800ac3e:	3301      	adds	r3, #1
 800ac40:	f003 031f 	and.w	r3, r3, #31
 800ac44:	2101      	movs	r1, #1
 800ac46:	fa01 f303 	lsl.w	r3, r1, r3
 800ac4a:	e017      	b.n	800ac7c <HAL_ADC_ConfigChannel+0x644>
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ac52:	6a3b      	ldr	r3, [r7, #32]
 800ac54:	fa93 f3a3 	rbit	r3, r3
 800ac58:	61fb      	str	r3, [r7, #28]
  return result;
 800ac5a:	69fb      	ldr	r3, [r7, #28]
 800ac5c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800ac5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d101      	bne.n	800ac68 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800ac64:	2320      	movs	r3, #32
 800ac66:	e003      	b.n	800ac70 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800ac68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac6a:	fab3 f383 	clz	r3, r3
 800ac6e:	b2db      	uxtb	r3, r3
 800ac70:	3301      	adds	r3, #1
 800ac72:	f003 031f 	and.w	r3, r3, #31
 800ac76:	2101      	movs	r1, #1
 800ac78:	fa01 f303 	lsl.w	r3, r1, r3
 800ac7c:	ea42 0103 	orr.w	r1, r2, r3
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d10d      	bne.n	800aca8 <HAL_ADC_ConfigChannel+0x670>
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	0e9b      	lsrs	r3, r3, #26
 800ac92:	3301      	adds	r3, #1
 800ac94:	f003 021f 	and.w	r2, r3, #31
 800ac98:	4613      	mov	r3, r2
 800ac9a:	005b      	lsls	r3, r3, #1
 800ac9c:	4413      	add	r3, r2
 800ac9e:	3b1e      	subs	r3, #30
 800aca0:	051b      	lsls	r3, r3, #20
 800aca2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800aca6:	e01b      	b.n	800ace0 <HAL_ADC_ConfigChannel+0x6a8>
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	fa93 f3a3 	rbit	r3, r3
 800acb4:	613b      	str	r3, [r7, #16]
  return result;
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800acba:	69bb      	ldr	r3, [r7, #24]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d101      	bne.n	800acc4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800acc0:	2320      	movs	r3, #32
 800acc2:	e003      	b.n	800accc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800acc4:	69bb      	ldr	r3, [r7, #24]
 800acc6:	fab3 f383 	clz	r3, r3
 800acca:	b2db      	uxtb	r3, r3
 800accc:	3301      	adds	r3, #1
 800acce:	f003 021f 	and.w	r2, r3, #31
 800acd2:	4613      	mov	r3, r2
 800acd4:	005b      	lsls	r3, r3, #1
 800acd6:	4413      	add	r3, r2
 800acd8:	3b1e      	subs	r3, #30
 800acda:	051b      	lsls	r3, r3, #20
 800acdc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ace0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800ace2:	683a      	ldr	r2, [r7, #0]
 800ace4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ace6:	4619      	mov	r1, r3
 800ace8:	f7fe ff55 	bl	8009b96 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	681a      	ldr	r2, [r3, #0]
 800acf0:	4b09      	ldr	r3, [pc, #36]	@ (800ad18 <HAL_ADC_ConfigChannel+0x6e0>)
 800acf2:	4013      	ands	r3, r2
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	f000 80be 	beq.w	800ae76 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad02:	d004      	beq.n	800ad0e <HAL_ADC_ConfigChannel+0x6d6>
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	4a04      	ldr	r2, [pc, #16]	@ (800ad1c <HAL_ADC_ConfigChannel+0x6e4>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d10a      	bne.n	800ad24 <HAL_ADC_ConfigChannel+0x6ec>
 800ad0e:	4b04      	ldr	r3, [pc, #16]	@ (800ad20 <HAL_ADC_ConfigChannel+0x6e8>)
 800ad10:	e009      	b.n	800ad26 <HAL_ADC_ConfigChannel+0x6ee>
 800ad12:	bf00      	nop
 800ad14:	407f0000 	.word	0x407f0000
 800ad18:	80080000 	.word	0x80080000
 800ad1c:	50000100 	.word	0x50000100
 800ad20:	50000300 	.word	0x50000300
 800ad24:	4b59      	ldr	r3, [pc, #356]	@ (800ae8c <HAL_ADC_ConfigChannel+0x854>)
 800ad26:	4618      	mov	r0, r3
 800ad28:	f7fe fe4a 	bl	80099c0 <LL_ADC_GetCommonPathInternalCh>
 800ad2c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	4a56      	ldr	r2, [pc, #344]	@ (800ae90 <HAL_ADC_ConfigChannel+0x858>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d004      	beq.n	800ad44 <HAL_ADC_ConfigChannel+0x70c>
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	4a55      	ldr	r2, [pc, #340]	@ (800ae94 <HAL_ADC_ConfigChannel+0x85c>)
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d13a      	bne.n	800adba <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800ad44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ad48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d134      	bne.n	800adba <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad58:	d005      	beq.n	800ad66 <HAL_ADC_ConfigChannel+0x72e>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	4a4e      	ldr	r2, [pc, #312]	@ (800ae98 <HAL_ADC_ConfigChannel+0x860>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	f040 8085 	bne.w	800ae70 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad6e:	d004      	beq.n	800ad7a <HAL_ADC_ConfigChannel+0x742>
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4a49      	ldr	r2, [pc, #292]	@ (800ae9c <HAL_ADC_ConfigChannel+0x864>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d101      	bne.n	800ad7e <HAL_ADC_ConfigChannel+0x746>
 800ad7a:	4a49      	ldr	r2, [pc, #292]	@ (800aea0 <HAL_ADC_ConfigChannel+0x868>)
 800ad7c:	e000      	b.n	800ad80 <HAL_ADC_ConfigChannel+0x748>
 800ad7e:	4a43      	ldr	r2, [pc, #268]	@ (800ae8c <HAL_ADC_ConfigChannel+0x854>)
 800ad80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ad84:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ad88:	4619      	mov	r1, r3
 800ad8a:	4610      	mov	r0, r2
 800ad8c:	f7fe fe05 	bl	800999a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800ad90:	4b44      	ldr	r3, [pc, #272]	@ (800aea4 <HAL_ADC_ConfigChannel+0x86c>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	099b      	lsrs	r3, r3, #6
 800ad96:	4a44      	ldr	r2, [pc, #272]	@ (800aea8 <HAL_ADC_ConfigChannel+0x870>)
 800ad98:	fba2 2303 	umull	r2, r3, r2, r3
 800ad9c:	099b      	lsrs	r3, r3, #6
 800ad9e:	1c5a      	adds	r2, r3, #1
 800ada0:	4613      	mov	r3, r2
 800ada2:	005b      	lsls	r3, r3, #1
 800ada4:	4413      	add	r3, r2
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800adaa:	e002      	b.n	800adb2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	3b01      	subs	r3, #1
 800adb0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d1f9      	bne.n	800adac <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800adb8:	e05a      	b.n	800ae70 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	4a3b      	ldr	r2, [pc, #236]	@ (800aeac <HAL_ADC_ConfigChannel+0x874>)
 800adc0:	4293      	cmp	r3, r2
 800adc2:	d125      	bne.n	800ae10 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800adc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800adc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d11f      	bne.n	800ae10 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	4a31      	ldr	r2, [pc, #196]	@ (800ae9c <HAL_ADC_ConfigChannel+0x864>)
 800add6:	4293      	cmp	r3, r2
 800add8:	d104      	bne.n	800ade4 <HAL_ADC_ConfigChannel+0x7ac>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	4a34      	ldr	r2, [pc, #208]	@ (800aeb0 <HAL_ADC_ConfigChannel+0x878>)
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d047      	beq.n	800ae74 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800adec:	d004      	beq.n	800adf8 <HAL_ADC_ConfigChannel+0x7c0>
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	4a2a      	ldr	r2, [pc, #168]	@ (800ae9c <HAL_ADC_ConfigChannel+0x864>)
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d101      	bne.n	800adfc <HAL_ADC_ConfigChannel+0x7c4>
 800adf8:	4a29      	ldr	r2, [pc, #164]	@ (800aea0 <HAL_ADC_ConfigChannel+0x868>)
 800adfa:	e000      	b.n	800adfe <HAL_ADC_ConfigChannel+0x7c6>
 800adfc:	4a23      	ldr	r2, [pc, #140]	@ (800ae8c <HAL_ADC_ConfigChannel+0x854>)
 800adfe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ae02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ae06:	4619      	mov	r1, r3
 800ae08:	4610      	mov	r0, r2
 800ae0a:	f7fe fdc6 	bl	800999a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800ae0e:	e031      	b.n	800ae74 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	4a27      	ldr	r2, [pc, #156]	@ (800aeb4 <HAL_ADC_ConfigChannel+0x87c>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d12d      	bne.n	800ae76 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800ae1a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ae1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d127      	bne.n	800ae76 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	4a1c      	ldr	r2, [pc, #112]	@ (800ae9c <HAL_ADC_ConfigChannel+0x864>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d022      	beq.n	800ae76 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae38:	d004      	beq.n	800ae44 <HAL_ADC_ConfigChannel+0x80c>
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	4a17      	ldr	r2, [pc, #92]	@ (800ae9c <HAL_ADC_ConfigChannel+0x864>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d101      	bne.n	800ae48 <HAL_ADC_ConfigChannel+0x810>
 800ae44:	4a16      	ldr	r2, [pc, #88]	@ (800aea0 <HAL_ADC_ConfigChannel+0x868>)
 800ae46:	e000      	b.n	800ae4a <HAL_ADC_ConfigChannel+0x812>
 800ae48:	4a10      	ldr	r2, [pc, #64]	@ (800ae8c <HAL_ADC_ConfigChannel+0x854>)
 800ae4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ae4e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ae52:	4619      	mov	r1, r3
 800ae54:	4610      	mov	r0, r2
 800ae56:	f7fe fda0 	bl	800999a <LL_ADC_SetCommonPathInternalCh>
 800ae5a:	e00c      	b.n	800ae76 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae60:	f043 0220 	orr.w	r2, r3, #32
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800ae6e:	e002      	b.n	800ae76 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800ae70:	bf00      	nop
 800ae72:	e000      	b.n	800ae76 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800ae74:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800ae7e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	37d8      	adds	r7, #216	@ 0xd8
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop
 800ae8c:	50000700 	.word	0x50000700
 800ae90:	c3210000 	.word	0xc3210000
 800ae94:	90c00010 	.word	0x90c00010
 800ae98:	50000600 	.word	0x50000600
 800ae9c:	50000100 	.word	0x50000100
 800aea0:	50000300 	.word	0x50000300
 800aea4:	20000050 	.word	0x20000050
 800aea8:	053e2d63 	.word	0x053e2d63
 800aeac:	c7520000 	.word	0xc7520000
 800aeb0:	50000500 	.word	0x50000500
 800aeb4:	cb840000 	.word	0xcb840000

0800aeb8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b088      	sub	sp, #32
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
 800aec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800aec2:	2300      	movs	r3, #0
 800aec4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4618      	mov	r0, r3
 800aed0:	f7fe ff90 	bl	8009df4 <LL_ADC_REG_IsConversionOngoing>
 800aed4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4618      	mov	r0, r3
 800aedc:	f7fe ffb1 	bl	8009e42 <LL_ADC_INJ_IsConversionOngoing>
 800aee0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d103      	bne.n	800aef0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	f000 8098 	beq.w	800b020 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	68db      	ldr	r3, [r3, #12]
 800aef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d02a      	beq.n	800af54 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	7f5b      	ldrb	r3, [r3, #29]
 800af02:	2b01      	cmp	r3, #1
 800af04:	d126      	bne.n	800af54 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	7f1b      	ldrb	r3, [r3, #28]
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d122      	bne.n	800af54 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800af0e:	2301      	movs	r3, #1
 800af10:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800af12:	e014      	b.n	800af3e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800af14:	69fb      	ldr	r3, [r7, #28]
 800af16:	4a45      	ldr	r2, [pc, #276]	@ (800b02c <ADC_ConversionStop+0x174>)
 800af18:	4293      	cmp	r3, r2
 800af1a:	d90d      	bls.n	800af38 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af20:	f043 0210 	orr.w	r2, r3, #16
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af2c:	f043 0201 	orr.w	r2, r3, #1
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800af34:	2301      	movs	r3, #1
 800af36:	e074      	b.n	800b022 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800af38:	69fb      	ldr	r3, [r7, #28]
 800af3a:	3301      	adds	r3, #1
 800af3c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af48:	2b40      	cmp	r3, #64	@ 0x40
 800af4a:	d1e3      	bne.n	800af14 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	2240      	movs	r2, #64	@ 0x40
 800af52:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800af54:	69bb      	ldr	r3, [r7, #24]
 800af56:	2b02      	cmp	r3, #2
 800af58:	d014      	beq.n	800af84 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	4618      	mov	r0, r3
 800af60:	f7fe ff48 	bl	8009df4 <LL_ADC_REG_IsConversionOngoing>
 800af64:	4603      	mov	r3, r0
 800af66:	2b00      	cmp	r3, #0
 800af68:	d00c      	beq.n	800af84 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	4618      	mov	r0, r3
 800af70:	f7fe ff05 	bl	8009d7e <LL_ADC_IsDisableOngoing>
 800af74:	4603      	mov	r3, r0
 800af76:	2b00      	cmp	r3, #0
 800af78:	d104      	bne.n	800af84 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	4618      	mov	r0, r3
 800af80:	f7fe ff24 	bl	8009dcc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	2b01      	cmp	r3, #1
 800af88:	d014      	beq.n	800afb4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	4618      	mov	r0, r3
 800af90:	f7fe ff57 	bl	8009e42 <LL_ADC_INJ_IsConversionOngoing>
 800af94:	4603      	mov	r3, r0
 800af96:	2b00      	cmp	r3, #0
 800af98:	d00c      	beq.n	800afb4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7fe feed 	bl	8009d7e <LL_ADC_IsDisableOngoing>
 800afa4:	4603      	mov	r3, r0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d104      	bne.n	800afb4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	4618      	mov	r0, r3
 800afb0:	f7fe ff33 	bl	8009e1a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800afb4:	69bb      	ldr	r3, [r7, #24]
 800afb6:	2b02      	cmp	r3, #2
 800afb8:	d005      	beq.n	800afc6 <ADC_ConversionStop+0x10e>
 800afba:	69bb      	ldr	r3, [r7, #24]
 800afbc:	2b03      	cmp	r3, #3
 800afbe:	d105      	bne.n	800afcc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800afc0:	230c      	movs	r3, #12
 800afc2:	617b      	str	r3, [r7, #20]
        break;
 800afc4:	e005      	b.n	800afd2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800afc6:	2308      	movs	r3, #8
 800afc8:	617b      	str	r3, [r7, #20]
        break;
 800afca:	e002      	b.n	800afd2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800afcc:	2304      	movs	r3, #4
 800afce:	617b      	str	r3, [r7, #20]
        break;
 800afd0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800afd2:	f7fe fcc3 	bl	800995c <HAL_GetTick>
 800afd6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800afd8:	e01b      	b.n	800b012 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800afda:	f7fe fcbf 	bl	800995c <HAL_GetTick>
 800afde:	4602      	mov	r2, r0
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	1ad3      	subs	r3, r2, r3
 800afe4:	2b05      	cmp	r3, #5
 800afe6:	d914      	bls.n	800b012 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	689a      	ldr	r2, [r3, #8]
 800afee:	697b      	ldr	r3, [r7, #20]
 800aff0:	4013      	ands	r3, r2
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d00d      	beq.n	800b012 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800affa:	f043 0210 	orr.w	r2, r3, #16
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b006:	f043 0201 	orr.w	r2, r3, #1
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	e007      	b.n	800b022 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	689a      	ldr	r2, [r3, #8]
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	4013      	ands	r3, r2
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d1dc      	bne.n	800afda <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800b020:	2300      	movs	r3, #0
}
 800b022:	4618      	mov	r0, r3
 800b024:	3720      	adds	r7, #32
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}
 800b02a:	bf00      	nop
 800b02c:	a33fffff 	.word	0xa33fffff

0800b030 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b084      	sub	sp, #16
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800b038:	2300      	movs	r3, #0
 800b03a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	4618      	mov	r0, r3
 800b042:	f7fe fe89 	bl	8009d58 <LL_ADC_IsEnabled>
 800b046:	4603      	mov	r3, r0
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d176      	bne.n	800b13a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	689a      	ldr	r2, [r3, #8]
 800b052:	4b3c      	ldr	r3, [pc, #240]	@ (800b144 <ADC_Enable+0x114>)
 800b054:	4013      	ands	r3, r2
 800b056:	2b00      	cmp	r3, #0
 800b058:	d00d      	beq.n	800b076 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b05e:	f043 0210 	orr.w	r2, r3, #16
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b06a:	f043 0201 	orr.w	r2, r3, #1
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800b072:	2301      	movs	r3, #1
 800b074:	e062      	b.n	800b13c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7fe fe44 	bl	8009d08 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b088:	d004      	beq.n	800b094 <ADC_Enable+0x64>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	4a2e      	ldr	r2, [pc, #184]	@ (800b148 <ADC_Enable+0x118>)
 800b090:	4293      	cmp	r3, r2
 800b092:	d101      	bne.n	800b098 <ADC_Enable+0x68>
 800b094:	4b2d      	ldr	r3, [pc, #180]	@ (800b14c <ADC_Enable+0x11c>)
 800b096:	e000      	b.n	800b09a <ADC_Enable+0x6a>
 800b098:	4b2d      	ldr	r3, [pc, #180]	@ (800b150 <ADC_Enable+0x120>)
 800b09a:	4618      	mov	r0, r3
 800b09c:	f7fe fc90 	bl	80099c0 <LL_ADC_GetCommonPathInternalCh>
 800b0a0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800b0a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d013      	beq.n	800b0d2 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b0aa:	4b2a      	ldr	r3, [pc, #168]	@ (800b154 <ADC_Enable+0x124>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	099b      	lsrs	r3, r3, #6
 800b0b0:	4a29      	ldr	r2, [pc, #164]	@ (800b158 <ADC_Enable+0x128>)
 800b0b2:	fba2 2303 	umull	r2, r3, r2, r3
 800b0b6:	099b      	lsrs	r3, r3, #6
 800b0b8:	1c5a      	adds	r2, r3, #1
 800b0ba:	4613      	mov	r3, r2
 800b0bc:	005b      	lsls	r3, r3, #1
 800b0be:	4413      	add	r3, r2
 800b0c0:	009b      	lsls	r3, r3, #2
 800b0c2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800b0c4:	e002      	b.n	800b0cc <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	3b01      	subs	r3, #1
 800b0ca:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d1f9      	bne.n	800b0c6 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800b0d2:	f7fe fc43 	bl	800995c <HAL_GetTick>
 800b0d6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b0d8:	e028      	b.n	800b12c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7fe fe3a 	bl	8009d58 <LL_ADC_IsEnabled>
 800b0e4:	4603      	mov	r3, r0
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d104      	bne.n	800b0f4 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f7fe fe0a 	bl	8009d08 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b0f4:	f7fe fc32 	bl	800995c <HAL_GetTick>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	1ad3      	subs	r3, r2, r3
 800b0fe:	2b02      	cmp	r3, #2
 800b100:	d914      	bls.n	800b12c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	f003 0301 	and.w	r3, r3, #1
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d00d      	beq.n	800b12c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b114:	f043 0210 	orr.w	r2, r3, #16
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b120:	f043 0201 	orr.w	r2, r3, #1
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800b128:	2301      	movs	r3, #1
 800b12a:	e007      	b.n	800b13c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f003 0301 	and.w	r3, r3, #1
 800b136:	2b01      	cmp	r3, #1
 800b138:	d1cf      	bne.n	800b0da <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b13a:	2300      	movs	r3, #0
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3710      	adds	r7, #16
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}
 800b144:	8000003f 	.word	0x8000003f
 800b148:	50000100 	.word	0x50000100
 800b14c:	50000300 	.word	0x50000300
 800b150:	50000700 	.word	0x50000700
 800b154:	20000050 	.word	0x20000050
 800b158:	053e2d63 	.word	0x053e2d63

0800b15c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b084      	sub	sp, #16
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	4618      	mov	r0, r3
 800b16a:	f7fe fe08 	bl	8009d7e <LL_ADC_IsDisableOngoing>
 800b16e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	4618      	mov	r0, r3
 800b176:	f7fe fdef 	bl	8009d58 <LL_ADC_IsEnabled>
 800b17a:	4603      	mov	r3, r0
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d047      	beq.n	800b210 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d144      	bne.n	800b210 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	689b      	ldr	r3, [r3, #8]
 800b18c:	f003 030d 	and.w	r3, r3, #13
 800b190:	2b01      	cmp	r3, #1
 800b192:	d10c      	bne.n	800b1ae <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	4618      	mov	r0, r3
 800b19a:	f7fe fdc9 	bl	8009d30 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	2203      	movs	r2, #3
 800b1a4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b1a6:	f7fe fbd9 	bl	800995c <HAL_GetTick>
 800b1aa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b1ac:	e029      	b.n	800b202 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1b2:	f043 0210 	orr.w	r2, r3, #16
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b1be:	f043 0201 	orr.w	r2, r3, #1
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	e023      	b.n	800b212 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800b1ca:	f7fe fbc7 	bl	800995c <HAL_GetTick>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	1ad3      	subs	r3, r2, r3
 800b1d4:	2b02      	cmp	r3, #2
 800b1d6:	d914      	bls.n	800b202 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	689b      	ldr	r3, [r3, #8]
 800b1de:	f003 0301 	and.w	r3, r3, #1
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00d      	beq.n	800b202 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1ea:	f043 0210 	orr.w	r2, r3, #16
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b1f6:	f043 0201 	orr.w	r2, r3, #1
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	e007      	b.n	800b212 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	689b      	ldr	r3, [r3, #8]
 800b208:	f003 0301 	and.w	r3, r3, #1
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d1dc      	bne.n	800b1ca <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b210:	2300      	movs	r3, #0
}
 800b212:	4618      	mov	r0, r3
 800b214:	3710      	adds	r7, #16
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <LL_ADC_IsEnabled>:
{
 800b21a:	b480      	push	{r7}
 800b21c:	b083      	sub	sp, #12
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	689b      	ldr	r3, [r3, #8]
 800b226:	f003 0301 	and.w	r3, r3, #1
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d101      	bne.n	800b232 <LL_ADC_IsEnabled+0x18>
 800b22e:	2301      	movs	r3, #1
 800b230:	e000      	b.n	800b234 <LL_ADC_IsEnabled+0x1a>
 800b232:	2300      	movs	r3, #0
}
 800b234:	4618      	mov	r0, r3
 800b236:	370c      	adds	r7, #12
 800b238:	46bd      	mov	sp, r7
 800b23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23e:	4770      	bx	lr

0800b240 <LL_ADC_StartCalibration>:
{
 800b240:	b480      	push	{r7}
 800b242:	b083      	sub	sp, #12
 800b244:	af00      	add	r7, sp, #0
 800b246:	6078      	str	r0, [r7, #4]
 800b248:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	689b      	ldr	r3, [r3, #8]
 800b24e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800b252:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b256:	683a      	ldr	r2, [r7, #0]
 800b258:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800b25c:	4313      	orrs	r3, r2
 800b25e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	609a      	str	r2, [r3, #8]
}
 800b266:	bf00      	nop
 800b268:	370c      	adds	r7, #12
 800b26a:	46bd      	mov	sp, r7
 800b26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b270:	4770      	bx	lr

0800b272 <LL_ADC_IsCalibrationOnGoing>:
{
 800b272:	b480      	push	{r7}
 800b274:	b083      	sub	sp, #12
 800b276:	af00      	add	r7, sp, #0
 800b278:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	689b      	ldr	r3, [r3, #8]
 800b27e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b282:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b286:	d101      	bne.n	800b28c <LL_ADC_IsCalibrationOnGoing+0x1a>
 800b288:	2301      	movs	r3, #1
 800b28a:	e000      	b.n	800b28e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800b28c:	2300      	movs	r3, #0
}
 800b28e:	4618      	mov	r0, r3
 800b290:	370c      	adds	r7, #12
 800b292:	46bd      	mov	sp, r7
 800b294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b298:	4770      	bx	lr

0800b29a <LL_ADC_REG_IsConversionOngoing>:
{
 800b29a:	b480      	push	{r7}
 800b29c:	b083      	sub	sp, #12
 800b29e:	af00      	add	r7, sp, #0
 800b2a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	689b      	ldr	r3, [r3, #8]
 800b2a6:	f003 0304 	and.w	r3, r3, #4
 800b2aa:	2b04      	cmp	r3, #4
 800b2ac:	d101      	bne.n	800b2b2 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	e000      	b.n	800b2b4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b2b2:	2300      	movs	r3, #0
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	370c      	adds	r7, #12
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr

0800b2c0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b084      	sub	sp, #16
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
 800b2c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d101      	bne.n	800b2dc <HAL_ADCEx_Calibration_Start+0x1c>
 800b2d8:	2302      	movs	r3, #2
 800b2da:	e04d      	b.n	800b378 <HAL_ADCEx_Calibration_Start+0xb8>
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2201      	movs	r2, #1
 800b2e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f7ff ff39 	bl	800b15c <ADC_Disable>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800b2ee:	7bfb      	ldrb	r3, [r7, #15]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d136      	bne.n	800b362 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b2f8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800b2fc:	f023 0302 	bic.w	r3, r3, #2
 800b300:	f043 0202 	orr.w	r2, r3, #2
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	6839      	ldr	r1, [r7, #0]
 800b30e:	4618      	mov	r0, r3
 800b310:	f7ff ff96 	bl	800b240 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b314:	e014      	b.n	800b340 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	3301      	adds	r3, #1
 800b31a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800b31c:	68bb      	ldr	r3, [r7, #8]
 800b31e:	4a18      	ldr	r2, [pc, #96]	@ (800b380 <HAL_ADCEx_Calibration_Start+0xc0>)
 800b320:	4293      	cmp	r3, r2
 800b322:	d90d      	bls.n	800b340 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b328:	f023 0312 	bic.w	r3, r3, #18
 800b32c:	f043 0210 	orr.w	r2, r3, #16
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2200      	movs	r2, #0
 800b338:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800b33c:	2301      	movs	r3, #1
 800b33e:	e01b      	b.n	800b378 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	4618      	mov	r0, r3
 800b346:	f7ff ff94 	bl	800b272 <LL_ADC_IsCalibrationOnGoing>
 800b34a:	4603      	mov	r3, r0
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d1e2      	bne.n	800b316 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b354:	f023 0303 	bic.w	r3, r3, #3
 800b358:	f043 0201 	orr.w	r2, r3, #1
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b360:	e005      	b.n	800b36e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b366:	f043 0210 	orr.w	r2, r3, #16
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	2200      	movs	r2, #0
 800b372:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800b376:	7bfb      	ldrb	r3, [r7, #15]
}
 800b378:	4618      	mov	r0, r3
 800b37a:	3710      	adds	r7, #16
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}
 800b380:	0004de01 	.word	0x0004de01

0800b384 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800b384:	b590      	push	{r4, r7, lr}
 800b386:	b0a1      	sub	sp, #132	@ 0x84
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
 800b38c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b38e:	2300      	movs	r3, #0
 800b390:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d101      	bne.n	800b3a2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800b39e:	2302      	movs	r3, #2
 800b3a0:	e0e7      	b.n	800b572 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b3ba:	d102      	bne.n	800b3c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800b3bc:	4b6f      	ldr	r3, [pc, #444]	@ (800b57c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b3be:	60bb      	str	r3, [r7, #8]
 800b3c0:	e009      	b.n	800b3d6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	4a6e      	ldr	r2, [pc, #440]	@ (800b580 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d102      	bne.n	800b3d2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800b3cc:	4b6d      	ldr	r3, [pc, #436]	@ (800b584 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800b3ce:	60bb      	str	r3, [r7, #8]
 800b3d0:	e001      	b.n	800b3d6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d10b      	bne.n	800b3f4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b3e0:	f043 0220 	orr.w	r2, r3, #32
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	e0be      	b.n	800b572 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7ff ff4f 	bl	800b29a <LL_ADC_REG_IsConversionOngoing>
 800b3fc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	4618      	mov	r0, r3
 800b404:	f7ff ff49 	bl	800b29a <LL_ADC_REG_IsConversionOngoing>
 800b408:	4603      	mov	r3, r0
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	f040 80a0 	bne.w	800b550 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800b410:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b412:	2b00      	cmp	r3, #0
 800b414:	f040 809c 	bne.w	800b550 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b420:	d004      	beq.n	800b42c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	4a55      	ldr	r2, [pc, #340]	@ (800b57c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b428:	4293      	cmp	r3, r2
 800b42a:	d101      	bne.n	800b430 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800b42c:	4b56      	ldr	r3, [pc, #344]	@ (800b588 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800b42e:	e000      	b.n	800b432 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800b430:	4b56      	ldr	r3, [pc, #344]	@ (800b58c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800b432:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d04b      	beq.n	800b4d4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800b43c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b43e:	689b      	ldr	r3, [r3, #8]
 800b440:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	6859      	ldr	r1, [r3, #4]
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b44e:	035b      	lsls	r3, r3, #13
 800b450:	430b      	orrs	r3, r1
 800b452:	431a      	orrs	r2, r3
 800b454:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b456:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b460:	d004      	beq.n	800b46c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	4a45      	ldr	r2, [pc, #276]	@ (800b57c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b468:	4293      	cmp	r3, r2
 800b46a:	d10f      	bne.n	800b48c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800b46c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800b470:	f7ff fed3 	bl	800b21a <LL_ADC_IsEnabled>
 800b474:	4604      	mov	r4, r0
 800b476:	4841      	ldr	r0, [pc, #260]	@ (800b57c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b478:	f7ff fecf 	bl	800b21a <LL_ADC_IsEnabled>
 800b47c:	4603      	mov	r3, r0
 800b47e:	4323      	orrs	r3, r4
 800b480:	2b00      	cmp	r3, #0
 800b482:	bf0c      	ite	eq
 800b484:	2301      	moveq	r3, #1
 800b486:	2300      	movne	r3, #0
 800b488:	b2db      	uxtb	r3, r3
 800b48a:	e012      	b.n	800b4b2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800b48c:	483c      	ldr	r0, [pc, #240]	@ (800b580 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800b48e:	f7ff fec4 	bl	800b21a <LL_ADC_IsEnabled>
 800b492:	4604      	mov	r4, r0
 800b494:	483b      	ldr	r0, [pc, #236]	@ (800b584 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800b496:	f7ff fec0 	bl	800b21a <LL_ADC_IsEnabled>
 800b49a:	4603      	mov	r3, r0
 800b49c:	431c      	orrs	r4, r3
 800b49e:	483c      	ldr	r0, [pc, #240]	@ (800b590 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800b4a0:	f7ff febb 	bl	800b21a <LL_ADC_IsEnabled>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	4323      	orrs	r3, r4
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	bf0c      	ite	eq
 800b4ac:	2301      	moveq	r3, #1
 800b4ae:	2300      	movne	r3, #0
 800b4b0:	b2db      	uxtb	r3, r3
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d056      	beq.n	800b564 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800b4b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4b8:	689b      	ldr	r3, [r3, #8]
 800b4ba:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800b4be:	f023 030f 	bic.w	r3, r3, #15
 800b4c2:	683a      	ldr	r2, [r7, #0]
 800b4c4:	6811      	ldr	r1, [r2, #0]
 800b4c6:	683a      	ldr	r2, [r7, #0]
 800b4c8:	6892      	ldr	r2, [r2, #8]
 800b4ca:	430a      	orrs	r2, r1
 800b4cc:	431a      	orrs	r2, r3
 800b4ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4d0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800b4d2:	e047      	b.n	800b564 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800b4d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4d6:	689b      	ldr	r3, [r3, #8]
 800b4d8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b4dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4de:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b4e8:	d004      	beq.n	800b4f4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	4a23      	ldr	r2, [pc, #140]	@ (800b57c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b4f0:	4293      	cmp	r3, r2
 800b4f2:	d10f      	bne.n	800b514 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800b4f4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800b4f8:	f7ff fe8f 	bl	800b21a <LL_ADC_IsEnabled>
 800b4fc:	4604      	mov	r4, r0
 800b4fe:	481f      	ldr	r0, [pc, #124]	@ (800b57c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b500:	f7ff fe8b 	bl	800b21a <LL_ADC_IsEnabled>
 800b504:	4603      	mov	r3, r0
 800b506:	4323      	orrs	r3, r4
 800b508:	2b00      	cmp	r3, #0
 800b50a:	bf0c      	ite	eq
 800b50c:	2301      	moveq	r3, #1
 800b50e:	2300      	movne	r3, #0
 800b510:	b2db      	uxtb	r3, r3
 800b512:	e012      	b.n	800b53a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800b514:	481a      	ldr	r0, [pc, #104]	@ (800b580 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800b516:	f7ff fe80 	bl	800b21a <LL_ADC_IsEnabled>
 800b51a:	4604      	mov	r4, r0
 800b51c:	4819      	ldr	r0, [pc, #100]	@ (800b584 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800b51e:	f7ff fe7c 	bl	800b21a <LL_ADC_IsEnabled>
 800b522:	4603      	mov	r3, r0
 800b524:	431c      	orrs	r4, r3
 800b526:	481a      	ldr	r0, [pc, #104]	@ (800b590 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800b528:	f7ff fe77 	bl	800b21a <LL_ADC_IsEnabled>
 800b52c:	4603      	mov	r3, r0
 800b52e:	4323      	orrs	r3, r4
 800b530:	2b00      	cmp	r3, #0
 800b532:	bf0c      	ite	eq
 800b534:	2301      	moveq	r3, #1
 800b536:	2300      	movne	r3, #0
 800b538:	b2db      	uxtb	r3, r3
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d012      	beq.n	800b564 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800b53e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b540:	689b      	ldr	r3, [r3, #8]
 800b542:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800b546:	f023 030f 	bic.w	r3, r3, #15
 800b54a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800b54c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800b54e:	e009      	b.n	800b564 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b554:	f043 0220 	orr.w	r2, r3, #32
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b55c:	2301      	movs	r3, #1
 800b55e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800b562:	e000      	b.n	800b566 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800b564:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2200      	movs	r2, #0
 800b56a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800b56e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800b572:	4618      	mov	r0, r3
 800b574:	3784      	adds	r7, #132	@ 0x84
 800b576:	46bd      	mov	sp, r7
 800b578:	bd90      	pop	{r4, r7, pc}
 800b57a:	bf00      	nop
 800b57c:	50000100 	.word	0x50000100
 800b580:	50000400 	.word	0x50000400
 800b584:	50000500 	.word	0x50000500
 800b588:	50000300 	.word	0x50000300
 800b58c:	50000700 	.word	0x50000700
 800b590:	50000600 	.word	0x50000600

0800b594 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b594:	b480      	push	{r7}
 800b596:	b085      	sub	sp, #20
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f003 0307 	and.w	r3, r3, #7
 800b5a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b5a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b5d8 <__NVIC_SetPriorityGrouping+0x44>)
 800b5a6:	68db      	ldr	r3, [r3, #12]
 800b5a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b5aa:	68ba      	ldr	r2, [r7, #8]
 800b5ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800b5b0:	4013      	ands	r3, r2
 800b5b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b5bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800b5c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b5c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b5c6:	4a04      	ldr	r2, [pc, #16]	@ (800b5d8 <__NVIC_SetPriorityGrouping+0x44>)
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	60d3      	str	r3, [r2, #12]
}
 800b5cc:	bf00      	nop
 800b5ce:	3714      	adds	r7, #20
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr
 800b5d8:	e000ed00 	.word	0xe000ed00

0800b5dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b5e0:	4b04      	ldr	r3, [pc, #16]	@ (800b5f4 <__NVIC_GetPriorityGrouping+0x18>)
 800b5e2:	68db      	ldr	r3, [r3, #12]
 800b5e4:	0a1b      	lsrs	r3, r3, #8
 800b5e6:	f003 0307 	and.w	r3, r3, #7
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr
 800b5f4:	e000ed00 	.word	0xe000ed00

0800b5f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b5f8:	b480      	push	{r7}
 800b5fa:	b083      	sub	sp, #12
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	4603      	mov	r3, r0
 800b600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b606:	2b00      	cmp	r3, #0
 800b608:	db0b      	blt.n	800b622 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b60a:	79fb      	ldrb	r3, [r7, #7]
 800b60c:	f003 021f 	and.w	r2, r3, #31
 800b610:	4907      	ldr	r1, [pc, #28]	@ (800b630 <__NVIC_EnableIRQ+0x38>)
 800b612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b616:	095b      	lsrs	r3, r3, #5
 800b618:	2001      	movs	r0, #1
 800b61a:	fa00 f202 	lsl.w	r2, r0, r2
 800b61e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800b622:	bf00      	nop
 800b624:	370c      	adds	r7, #12
 800b626:	46bd      	mov	sp, r7
 800b628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62c:	4770      	bx	lr
 800b62e:	bf00      	nop
 800b630:	e000e100 	.word	0xe000e100

0800b634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b634:	b480      	push	{r7}
 800b636:	b083      	sub	sp, #12
 800b638:	af00      	add	r7, sp, #0
 800b63a:	4603      	mov	r3, r0
 800b63c:	6039      	str	r1, [r7, #0]
 800b63e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b644:	2b00      	cmp	r3, #0
 800b646:	db0a      	blt.n	800b65e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	b2da      	uxtb	r2, r3
 800b64c:	490c      	ldr	r1, [pc, #48]	@ (800b680 <__NVIC_SetPriority+0x4c>)
 800b64e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b652:	0112      	lsls	r2, r2, #4
 800b654:	b2d2      	uxtb	r2, r2
 800b656:	440b      	add	r3, r1
 800b658:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b65c:	e00a      	b.n	800b674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	b2da      	uxtb	r2, r3
 800b662:	4908      	ldr	r1, [pc, #32]	@ (800b684 <__NVIC_SetPriority+0x50>)
 800b664:	79fb      	ldrb	r3, [r7, #7]
 800b666:	f003 030f 	and.w	r3, r3, #15
 800b66a:	3b04      	subs	r3, #4
 800b66c:	0112      	lsls	r2, r2, #4
 800b66e:	b2d2      	uxtb	r2, r2
 800b670:	440b      	add	r3, r1
 800b672:	761a      	strb	r2, [r3, #24]
}
 800b674:	bf00      	nop
 800b676:	370c      	adds	r7, #12
 800b678:	46bd      	mov	sp, r7
 800b67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67e:	4770      	bx	lr
 800b680:	e000e100 	.word	0xe000e100
 800b684:	e000ed00 	.word	0xe000ed00

0800b688 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b688:	b480      	push	{r7}
 800b68a:	b089      	sub	sp, #36	@ 0x24
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	60f8      	str	r0, [r7, #12]
 800b690:	60b9      	str	r1, [r7, #8]
 800b692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f003 0307 	and.w	r3, r3, #7
 800b69a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b69c:	69fb      	ldr	r3, [r7, #28]
 800b69e:	f1c3 0307 	rsb	r3, r3, #7
 800b6a2:	2b04      	cmp	r3, #4
 800b6a4:	bf28      	it	cs
 800b6a6:	2304      	movcs	r3, #4
 800b6a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b6aa:	69fb      	ldr	r3, [r7, #28]
 800b6ac:	3304      	adds	r3, #4
 800b6ae:	2b06      	cmp	r3, #6
 800b6b0:	d902      	bls.n	800b6b8 <NVIC_EncodePriority+0x30>
 800b6b2:	69fb      	ldr	r3, [r7, #28]
 800b6b4:	3b03      	subs	r3, #3
 800b6b6:	e000      	b.n	800b6ba <NVIC_EncodePriority+0x32>
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b6bc:	f04f 32ff 	mov.w	r2, #4294967295
 800b6c0:	69bb      	ldr	r3, [r7, #24]
 800b6c2:	fa02 f303 	lsl.w	r3, r2, r3
 800b6c6:	43da      	mvns	r2, r3
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	401a      	ands	r2, r3
 800b6cc:	697b      	ldr	r3, [r7, #20]
 800b6ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b6d0:	f04f 31ff 	mov.w	r1, #4294967295
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	fa01 f303 	lsl.w	r3, r1, r3
 800b6da:	43d9      	mvns	r1, r3
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b6e0:	4313      	orrs	r3, r2
         );
}
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	3724      	adds	r7, #36	@ 0x24
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ec:	4770      	bx	lr

0800b6ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b6ee:	b580      	push	{r7, lr}
 800b6f0:	b082      	sub	sp, #8
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f7ff ff4c 	bl	800b594 <__NVIC_SetPriorityGrouping>
}
 800b6fc:	bf00      	nop
 800b6fe:	3708      	adds	r7, #8
 800b700:	46bd      	mov	sp, r7
 800b702:	bd80      	pop	{r7, pc}

0800b704 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b086      	sub	sp, #24
 800b708:	af00      	add	r7, sp, #0
 800b70a:	4603      	mov	r3, r0
 800b70c:	60b9      	str	r1, [r7, #8]
 800b70e:	607a      	str	r2, [r7, #4]
 800b710:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b712:	f7ff ff63 	bl	800b5dc <__NVIC_GetPriorityGrouping>
 800b716:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b718:	687a      	ldr	r2, [r7, #4]
 800b71a:	68b9      	ldr	r1, [r7, #8]
 800b71c:	6978      	ldr	r0, [r7, #20]
 800b71e:	f7ff ffb3 	bl	800b688 <NVIC_EncodePriority>
 800b722:	4602      	mov	r2, r0
 800b724:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b728:	4611      	mov	r1, r2
 800b72a:	4618      	mov	r0, r3
 800b72c:	f7ff ff82 	bl	800b634 <__NVIC_SetPriority>
}
 800b730:	bf00      	nop
 800b732:	3718      	adds	r7, #24
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	4603      	mov	r3, r0
 800b740:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b746:	4618      	mov	r0, r3
 800b748:	f7ff ff56 	bl	800b5f8 <__NVIC_EnableIRQ>
}
 800b74c:	bf00      	nop
 800b74e:	3708      	adds	r7, #8
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}

0800b754 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b082      	sub	sp, #8
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d101      	bne.n	800b766 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800b762:	2301      	movs	r3, #1
 800b764:	e054      	b.n	800b810 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	7f5b      	ldrb	r3, [r3, #29]
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d105      	bne.n	800b77c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2200      	movs	r2, #0
 800b774:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	f7fb f82a 	bl	80067d0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2202      	movs	r2, #2
 800b780:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	791b      	ldrb	r3, [r3, #4]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d10c      	bne.n	800b7a4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	4a22      	ldr	r2, [pc, #136]	@ (800b818 <HAL_CRC_Init+0xc4>)
 800b790:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	689a      	ldr	r2, [r3, #8]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f022 0218 	bic.w	r2, r2, #24
 800b7a0:	609a      	str	r2, [r3, #8]
 800b7a2:	e00c      	b.n	800b7be <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6899      	ldr	r1, [r3, #8]
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	68db      	ldr	r3, [r3, #12]
 800b7ac:	461a      	mov	r2, r3
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	f000 f94a 	bl	800ba48 <HAL_CRCEx_Polynomial_Set>
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d001      	beq.n	800b7be <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	e028      	b.n	800b810 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	795b      	ldrb	r3, [r3, #5]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d105      	bne.n	800b7d2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	f04f 32ff 	mov.w	r2, #4294967295
 800b7ce:	611a      	str	r2, [r3, #16]
 800b7d0:	e004      	b.n	800b7dc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	687a      	ldr	r2, [r7, #4]
 800b7d8:	6912      	ldr	r2, [r2, #16]
 800b7da:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	689b      	ldr	r3, [r3, #8]
 800b7e2:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	695a      	ldr	r2, [r3, #20]
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	430a      	orrs	r2, r1
 800b7f0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	689b      	ldr	r3, [r3, #8]
 800b7f8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	699a      	ldr	r2, [r3, #24]
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	430a      	orrs	r2, r1
 800b806:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2201      	movs	r2, #1
 800b80c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800b80e:	2300      	movs	r3, #0
}
 800b810:	4618      	mov	r0, r3
 800b812:	3708      	adds	r7, #8
 800b814:	46bd      	mov	sp, r7
 800b816:	bd80      	pop	{r7, pc}
 800b818:	04c11db7 	.word	0x04c11db7

0800b81c <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b086      	sub	sp, #24
 800b820:	af00      	add	r7, sp, #0
 800b822:	60f8      	str	r0, [r7, #12]
 800b824:	60b9      	str	r1, [r7, #8]
 800b826:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800b828:	2300      	movs	r3, #0
 800b82a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	2202      	movs	r2, #2
 800b830:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	689a      	ldr	r2, [r3, #8]
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f042 0201 	orr.w	r2, r2, #1
 800b840:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	6a1b      	ldr	r3, [r3, #32]
 800b846:	2b03      	cmp	r3, #3
 800b848:	d006      	beq.n	800b858 <HAL_CRC_Calculate+0x3c>
 800b84a:	2b03      	cmp	r3, #3
 800b84c:	d829      	bhi.n	800b8a2 <HAL_CRC_Calculate+0x86>
 800b84e:	2b01      	cmp	r3, #1
 800b850:	d019      	beq.n	800b886 <HAL_CRC_Calculate+0x6a>
 800b852:	2b02      	cmp	r3, #2
 800b854:	d01e      	beq.n	800b894 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800b856:	e024      	b.n	800b8a2 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800b858:	2300      	movs	r3, #0
 800b85a:	617b      	str	r3, [r7, #20]
 800b85c:	e00a      	b.n	800b874 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	009b      	lsls	r3, r3, #2
 800b862:	68ba      	ldr	r2, [r7, #8]
 800b864:	441a      	add	r2, r3
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	6812      	ldr	r2, [r2, #0]
 800b86c:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	3301      	adds	r3, #1
 800b872:	617b      	str	r3, [r7, #20]
 800b874:	697a      	ldr	r2, [r7, #20]
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	429a      	cmp	r2, r3
 800b87a:	d3f0      	bcc.n	800b85e <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	613b      	str	r3, [r7, #16]
      break;
 800b884:	e00e      	b.n	800b8a4 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800b886:	687a      	ldr	r2, [r7, #4]
 800b888:	68b9      	ldr	r1, [r7, #8]
 800b88a:	68f8      	ldr	r0, [r7, #12]
 800b88c:	f000 f812 	bl	800b8b4 <CRC_Handle_8>
 800b890:	6138      	str	r0, [r7, #16]
      break;
 800b892:	e007      	b.n	800b8a4 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800b894:	687a      	ldr	r2, [r7, #4]
 800b896:	68b9      	ldr	r1, [r7, #8]
 800b898:	68f8      	ldr	r0, [r7, #12]
 800b89a:	f000 f89b 	bl	800b9d4 <CRC_Handle_16>
 800b89e:	6138      	str	r0, [r7, #16]
      break;
 800b8a0:	e000      	b.n	800b8a4 <HAL_CRC_Calculate+0x88>
      break;
 800b8a2:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800b8aa:	693b      	ldr	r3, [r7, #16]
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3718      	adds	r7, #24
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}

0800b8b4 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	b089      	sub	sp, #36	@ 0x24
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	60f8      	str	r0, [r7, #12]
 800b8bc:	60b9      	str	r1, [r7, #8]
 800b8be:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	61fb      	str	r3, [r7, #28]
 800b8c4:	e023      	b.n	800b90e <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800b8c6:	69fb      	ldr	r3, [r7, #28]
 800b8c8:	009b      	lsls	r3, r3, #2
 800b8ca:	68ba      	ldr	r2, [r7, #8]
 800b8cc:	4413      	add	r3, r2
 800b8ce:	781b      	ldrb	r3, [r3, #0]
 800b8d0:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800b8d2:	69fb      	ldr	r3, [r7, #28]
 800b8d4:	009b      	lsls	r3, r3, #2
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	68b9      	ldr	r1, [r7, #8]
 800b8da:	440b      	add	r3, r1
 800b8dc:	781b      	ldrb	r3, [r3, #0]
 800b8de:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800b8e0:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800b8e2:	69fb      	ldr	r3, [r7, #28]
 800b8e4:	009b      	lsls	r3, r3, #2
 800b8e6:	3302      	adds	r3, #2
 800b8e8:	68b9      	ldr	r1, [r7, #8]
 800b8ea:	440b      	add	r3, r1
 800b8ec:	781b      	ldrb	r3, [r3, #0]
 800b8ee:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800b8f0:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800b8f2:	69fb      	ldr	r3, [r7, #28]
 800b8f4:	009b      	lsls	r3, r3, #2
 800b8f6:	3303      	adds	r3, #3
 800b8f8:	68b9      	ldr	r1, [r7, #8]
 800b8fa:	440b      	add	r3, r1
 800b8fc:	781b      	ldrb	r3, [r3, #0]
 800b8fe:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800b904:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800b906:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800b908:	69fb      	ldr	r3, [r7, #28]
 800b90a:	3301      	adds	r3, #1
 800b90c:	61fb      	str	r3, [r7, #28]
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	089b      	lsrs	r3, r3, #2
 800b912:	69fa      	ldr	r2, [r7, #28]
 800b914:	429a      	cmp	r2, r3
 800b916:	d3d6      	bcc.n	800b8c6 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f003 0303 	and.w	r3, r3, #3
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d04f      	beq.n	800b9c2 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	f003 0303 	and.w	r3, r3, #3
 800b928:	2b01      	cmp	r3, #1
 800b92a:	d107      	bne.n	800b93c <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	009b      	lsls	r3, r3, #2
 800b930:	68ba      	ldr	r2, [r7, #8]
 800b932:	4413      	add	r3, r2
 800b934:	68fa      	ldr	r2, [r7, #12]
 800b936:	6812      	ldr	r2, [r2, #0]
 800b938:	781b      	ldrb	r3, [r3, #0]
 800b93a:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f003 0303 	and.w	r3, r3, #3
 800b942:	2b02      	cmp	r3, #2
 800b944:	d117      	bne.n	800b976 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800b946:	69fb      	ldr	r3, [r7, #28]
 800b948:	009b      	lsls	r3, r3, #2
 800b94a:	68ba      	ldr	r2, [r7, #8]
 800b94c:	4413      	add	r3, r2
 800b94e:	781b      	ldrb	r3, [r3, #0]
 800b950:	b21b      	sxth	r3, r3
 800b952:	021b      	lsls	r3, r3, #8
 800b954:	b21a      	sxth	r2, r3
 800b956:	69fb      	ldr	r3, [r7, #28]
 800b958:	009b      	lsls	r3, r3, #2
 800b95a:	3301      	adds	r3, #1
 800b95c:	68b9      	ldr	r1, [r7, #8]
 800b95e:	440b      	add	r3, r1
 800b960:	781b      	ldrb	r3, [r3, #0]
 800b962:	b21b      	sxth	r3, r3
 800b964:	4313      	orrs	r3, r2
 800b966:	b21b      	sxth	r3, r3
 800b968:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	8b7a      	ldrh	r2, [r7, #26]
 800b974:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f003 0303 	and.w	r3, r3, #3
 800b97c:	2b03      	cmp	r3, #3
 800b97e:	d120      	bne.n	800b9c2 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800b980:	69fb      	ldr	r3, [r7, #28]
 800b982:	009b      	lsls	r3, r3, #2
 800b984:	68ba      	ldr	r2, [r7, #8]
 800b986:	4413      	add	r3, r2
 800b988:	781b      	ldrb	r3, [r3, #0]
 800b98a:	b21b      	sxth	r3, r3
 800b98c:	021b      	lsls	r3, r3, #8
 800b98e:	b21a      	sxth	r2, r3
 800b990:	69fb      	ldr	r3, [r7, #28]
 800b992:	009b      	lsls	r3, r3, #2
 800b994:	3301      	adds	r3, #1
 800b996:	68b9      	ldr	r1, [r7, #8]
 800b998:	440b      	add	r3, r1
 800b99a:	781b      	ldrb	r3, [r3, #0]
 800b99c:	b21b      	sxth	r3, r3
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	b21b      	sxth	r3, r3
 800b9a2:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800b9aa:	697b      	ldr	r3, [r7, #20]
 800b9ac:	8b7a      	ldrh	r2, [r7, #26]
 800b9ae:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800b9b0:	69fb      	ldr	r3, [r7, #28]
 800b9b2:	009b      	lsls	r3, r3, #2
 800b9b4:	3302      	adds	r3, #2
 800b9b6:	68ba      	ldr	r2, [r7, #8]
 800b9b8:	4413      	add	r3, r2
 800b9ba:	68fa      	ldr	r2, [r7, #12]
 800b9bc:	6812      	ldr	r2, [r2, #0]
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	681b      	ldr	r3, [r3, #0]
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	3724      	adds	r7, #36	@ 0x24
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d2:	4770      	bx	lr

0800b9d4 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b087      	sub	sp, #28
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	60b9      	str	r1, [r7, #8]
 800b9de:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	617b      	str	r3, [r7, #20]
 800b9e4:	e013      	b.n	800ba0e <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	009b      	lsls	r3, r3, #2
 800b9ea:	68ba      	ldr	r2, [r7, #8]
 800b9ec:	4413      	add	r3, r2
 800b9ee:	881b      	ldrh	r3, [r3, #0]
 800b9f0:	041a      	lsls	r2, r3, #16
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	009b      	lsls	r3, r3, #2
 800b9f6:	3302      	adds	r3, #2
 800b9f8:	68b9      	ldr	r1, [r7, #8]
 800b9fa:	440b      	add	r3, r1
 800b9fc:	881b      	ldrh	r3, [r3, #0]
 800b9fe:	4619      	mov	r1, r3
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	430a      	orrs	r2, r1
 800ba06:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	3301      	adds	r3, #1
 800ba0c:	617b      	str	r3, [r7, #20]
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	085b      	lsrs	r3, r3, #1
 800ba12:	697a      	ldr	r2, [r7, #20]
 800ba14:	429a      	cmp	r2, r3
 800ba16:	d3e6      	bcc.n	800b9e6 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f003 0301 	and.w	r3, r3, #1
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d009      	beq.n	800ba36 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	009b      	lsls	r3, r3, #2
 800ba2c:	68ba      	ldr	r2, [r7, #8]
 800ba2e:	4413      	add	r3, r2
 800ba30:	881a      	ldrh	r2, [r3, #0]
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	681b      	ldr	r3, [r3, #0]
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	371c      	adds	r7, #28
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b087      	sub	sp, #28
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	60f8      	str	r0, [r7, #12]
 800ba50:	60b9      	str	r1, [r7, #8]
 800ba52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ba54:	2300      	movs	r3, #0
 800ba56:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800ba58:	231f      	movs	r3, #31
 800ba5a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	f003 0301 	and.w	r3, r3, #1
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d102      	bne.n	800ba6c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800ba66:	2301      	movs	r3, #1
 800ba68:	75fb      	strb	r3, [r7, #23]
 800ba6a:	e063      	b.n	800bb34 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800ba6c:	bf00      	nop
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	1e5a      	subs	r2, r3, #1
 800ba72:	613a      	str	r2, [r7, #16]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d009      	beq.n	800ba8c <HAL_CRCEx_Polynomial_Set+0x44>
 800ba78:	693b      	ldr	r3, [r7, #16]
 800ba7a:	f003 031f 	and.w	r3, r3, #31
 800ba7e:	68ba      	ldr	r2, [r7, #8]
 800ba80:	fa22 f303 	lsr.w	r3, r2, r3
 800ba84:	f003 0301 	and.w	r3, r3, #1
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d0f0      	beq.n	800ba6e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2b18      	cmp	r3, #24
 800ba90:	d846      	bhi.n	800bb20 <HAL_CRCEx_Polynomial_Set+0xd8>
 800ba92:	a201      	add	r2, pc, #4	@ (adr r2, 800ba98 <HAL_CRCEx_Polynomial_Set+0x50>)
 800ba94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba98:	0800bb27 	.word	0x0800bb27
 800ba9c:	0800bb21 	.word	0x0800bb21
 800baa0:	0800bb21 	.word	0x0800bb21
 800baa4:	0800bb21 	.word	0x0800bb21
 800baa8:	0800bb21 	.word	0x0800bb21
 800baac:	0800bb21 	.word	0x0800bb21
 800bab0:	0800bb21 	.word	0x0800bb21
 800bab4:	0800bb21 	.word	0x0800bb21
 800bab8:	0800bb15 	.word	0x0800bb15
 800babc:	0800bb21 	.word	0x0800bb21
 800bac0:	0800bb21 	.word	0x0800bb21
 800bac4:	0800bb21 	.word	0x0800bb21
 800bac8:	0800bb21 	.word	0x0800bb21
 800bacc:	0800bb21 	.word	0x0800bb21
 800bad0:	0800bb21 	.word	0x0800bb21
 800bad4:	0800bb21 	.word	0x0800bb21
 800bad8:	0800bb09 	.word	0x0800bb09
 800badc:	0800bb21 	.word	0x0800bb21
 800bae0:	0800bb21 	.word	0x0800bb21
 800bae4:	0800bb21 	.word	0x0800bb21
 800bae8:	0800bb21 	.word	0x0800bb21
 800baec:	0800bb21 	.word	0x0800bb21
 800baf0:	0800bb21 	.word	0x0800bb21
 800baf4:	0800bb21 	.word	0x0800bb21
 800baf8:	0800bafd 	.word	0x0800bafd
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800bafc:	693b      	ldr	r3, [r7, #16]
 800bafe:	2b06      	cmp	r3, #6
 800bb00:	d913      	bls.n	800bb2a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800bb02:	2301      	movs	r3, #1
 800bb04:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800bb06:	e010      	b.n	800bb2a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 800bb08:	693b      	ldr	r3, [r7, #16]
 800bb0a:	2b07      	cmp	r3, #7
 800bb0c:	d90f      	bls.n	800bb2e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 800bb0e:	2301      	movs	r3, #1
 800bb10:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800bb12:	e00c      	b.n	800bb2e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	2b0f      	cmp	r3, #15
 800bb18:	d90b      	bls.n	800bb32 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800bb1e:	e008      	b.n	800bb32 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 800bb20:	2301      	movs	r3, #1
 800bb22:	75fb      	strb	r3, [r7, #23]
        break;
 800bb24:	e006      	b.n	800bb34 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bb26:	bf00      	nop
 800bb28:	e004      	b.n	800bb34 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bb2a:	bf00      	nop
 800bb2c:	e002      	b.n	800bb34 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bb2e:	bf00      	nop
 800bb30:	e000      	b.n	800bb34 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800bb32:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800bb34:	7dfb      	ldrb	r3, [r7, #23]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d10d      	bne.n	800bb56 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	68ba      	ldr	r2, [r7, #8]
 800bb40:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	689b      	ldr	r3, [r3, #8]
 800bb48:	f023 0118 	bic.w	r1, r3, #24
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	687a      	ldr	r2, [r7, #4]
 800bb52:	430a      	orrs	r2, r1
 800bb54:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800bb56:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb58:	4618      	mov	r0, r3
 800bb5a:	371c      	adds	r7, #28
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb62:	4770      	bx	lr

0800bb64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b084      	sub	sp, #16
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d101      	bne.n	800bb76 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800bb72:	2301      	movs	r3, #1
 800bb74:	e08d      	b.n	800bc92 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	461a      	mov	r2, r3
 800bb7c:	4b47      	ldr	r3, [pc, #284]	@ (800bc9c <HAL_DMA_Init+0x138>)
 800bb7e:	429a      	cmp	r2, r3
 800bb80:	d80f      	bhi.n	800bba2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	461a      	mov	r2, r3
 800bb88:	4b45      	ldr	r3, [pc, #276]	@ (800bca0 <HAL_DMA_Init+0x13c>)
 800bb8a:	4413      	add	r3, r2
 800bb8c:	4a45      	ldr	r2, [pc, #276]	@ (800bca4 <HAL_DMA_Init+0x140>)
 800bb8e:	fba2 2303 	umull	r2, r3, r2, r3
 800bb92:	091b      	lsrs	r3, r3, #4
 800bb94:	009a      	lsls	r2, r3, #2
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	4a42      	ldr	r2, [pc, #264]	@ (800bca8 <HAL_DMA_Init+0x144>)
 800bb9e:	641a      	str	r2, [r3, #64]	@ 0x40
 800bba0:	e00e      	b.n	800bbc0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	461a      	mov	r2, r3
 800bba8:	4b40      	ldr	r3, [pc, #256]	@ (800bcac <HAL_DMA_Init+0x148>)
 800bbaa:	4413      	add	r3, r2
 800bbac:	4a3d      	ldr	r2, [pc, #244]	@ (800bca4 <HAL_DMA_Init+0x140>)
 800bbae:	fba2 2303 	umull	r2, r3, r2, r3
 800bbb2:	091b      	lsrs	r3, r3, #4
 800bbb4:	009a      	lsls	r2, r3, #2
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	4a3c      	ldr	r2, [pc, #240]	@ (800bcb0 <HAL_DMA_Init+0x14c>)
 800bbbe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2202      	movs	r2, #2
 800bbc4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800bbd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbda:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800bbe4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	691b      	ldr	r3, [r3, #16]
 800bbea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bbf0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	699b      	ldr	r3, [r3, #24]
 800bbf6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bbfc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6a1b      	ldr	r3, [r3, #32]
 800bc02:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800bc04:	68fa      	ldr	r2, [r7, #12]
 800bc06:	4313      	orrs	r3, r2
 800bc08:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	68fa      	ldr	r2, [r7, #12]
 800bc10:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f000 fa82 	bl	800c11c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	689b      	ldr	r3, [r3, #8]
 800bc1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bc20:	d102      	bne.n	800bc28 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2200      	movs	r2, #0
 800bc26:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	685a      	ldr	r2, [r3, #4]
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc30:	b2d2      	uxtb	r2, r2
 800bc32:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc38:	687a      	ldr	r2, [r7, #4]
 800bc3a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800bc3c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	685b      	ldr	r3, [r3, #4]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d010      	beq.n	800bc68 <HAL_DMA_Init+0x104>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	685b      	ldr	r3, [r3, #4]
 800bc4a:	2b04      	cmp	r3, #4
 800bc4c:	d80c      	bhi.n	800bc68 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f000 faa2 	bl	800c198 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc58:	2200      	movs	r2, #0
 800bc5a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc60:	687a      	ldr	r2, [r7, #4]
 800bc62:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800bc64:	605a      	str	r2, [r3, #4]
 800bc66:	e008      	b.n	800bc7a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2200      	movs	r2, #0
 800bc72:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2200      	movs	r2, #0
 800bc78:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2201      	movs	r2, #1
 800bc84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800bc90:	2300      	movs	r3, #0
}
 800bc92:	4618      	mov	r0, r3
 800bc94:	3710      	adds	r7, #16
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
 800bc9a:	bf00      	nop
 800bc9c:	40020407 	.word	0x40020407
 800bca0:	bffdfff8 	.word	0xbffdfff8
 800bca4:	cccccccd 	.word	0xcccccccd
 800bca8:	40020000 	.word	0x40020000
 800bcac:	bffdfbf8 	.word	0xbffdfbf8
 800bcb0:	40020400 	.word	0x40020400

0800bcb4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b086      	sub	sp, #24
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	60f8      	str	r0, [r7, #12]
 800bcbc:	60b9      	str	r1, [r7, #8]
 800bcbe:	607a      	str	r2, [r7, #4]
 800bcc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800bccc:	2b01      	cmp	r3, #1
 800bcce:	d101      	bne.n	800bcd4 <HAL_DMA_Start_IT+0x20>
 800bcd0:	2302      	movs	r3, #2
 800bcd2:	e066      	b.n	800bda2 <HAL_DMA_Start_IT+0xee>
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	2201      	movs	r2, #1
 800bcd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bce2:	b2db      	uxtb	r3, r3
 800bce4:	2b01      	cmp	r3, #1
 800bce6:	d155      	bne.n	800bd94 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	2202      	movs	r2, #2
 800bcec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	681a      	ldr	r2, [r3, #0]
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f022 0201 	bic.w	r2, r2, #1
 800bd04:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	687a      	ldr	r2, [r7, #4]
 800bd0a:	68b9      	ldr	r1, [r7, #8]
 800bd0c:	68f8      	ldr	r0, [r7, #12]
 800bd0e:	f000 f9c7 	bl	800c0a0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d008      	beq.n	800bd2c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	681a      	ldr	r2, [r3, #0]
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	f042 020e 	orr.w	r2, r2, #14
 800bd28:	601a      	str	r2, [r3, #0]
 800bd2a:	e00f      	b.n	800bd4c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	681a      	ldr	r2, [r3, #0]
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f022 0204 	bic.w	r2, r2, #4
 800bd3a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	681a      	ldr	r2, [r3, #0]
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	f042 020a 	orr.w	r2, r2, #10
 800bd4a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d007      	beq.n	800bd6a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd5e:	681a      	ldr	r2, [r3, #0]
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bd68:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d007      	beq.n	800bd82 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd76:	681a      	ldr	r2, [r3, #0]
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bd80:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	681a      	ldr	r2, [r3, #0]
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f042 0201 	orr.w	r2, r2, #1
 800bd90:	601a      	str	r2, [r3, #0]
 800bd92:	e005      	b.n	800bda0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	2200      	movs	r2, #0
 800bd98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800bd9c:	2302      	movs	r3, #2
 800bd9e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800bda0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	3718      	adds	r7, #24
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}

0800bdaa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bdaa:	b480      	push	{r7}
 800bdac:	b085      	sub	sp, #20
 800bdae:	af00      	add	r7, sp, #0
 800bdb0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	2b02      	cmp	r3, #2
 800bdc0:	d005      	beq.n	800bdce <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	2204      	movs	r2, #4
 800bdc6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800bdc8:	2301      	movs	r3, #1
 800bdca:	73fb      	strb	r3, [r7, #15]
 800bdcc:	e037      	b.n	800be3e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	681a      	ldr	r2, [r3, #0]
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	f022 020e 	bic.w	r2, r2, #14
 800bddc:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bde2:	681a      	ldr	r2, [r3, #0]
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bde8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bdec:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	681a      	ldr	r2, [r3, #0]
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	f022 0201 	bic.w	r2, r2, #1
 800bdfc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be02:	f003 021f 	and.w	r2, r3, #31
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be0a:	2101      	movs	r1, #1
 800be0c:	fa01 f202 	lsl.w	r2, r1, r2
 800be10:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be16:	687a      	ldr	r2, [r7, #4]
 800be18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800be1a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be20:	2b00      	cmp	r3, #0
 800be22:	d00c      	beq.n	800be3e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be28:	681a      	ldr	r2, [r3, #0]
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be2e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800be32:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be38:	687a      	ldr	r2, [r7, #4]
 800be3a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800be3c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	2201      	movs	r2, #1
 800be42:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2200      	movs	r2, #0
 800be4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800be4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be50:	4618      	mov	r0, r3
 800be52:	3714      	adds	r7, #20
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr

0800be5c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b084      	sub	sp, #16
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800be64:	2300      	movs	r3, #0
 800be66:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800be6e:	b2db      	uxtb	r3, r3
 800be70:	2b02      	cmp	r3, #2
 800be72:	d00d      	beq.n	800be90 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2204      	movs	r2, #4
 800be78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2201      	movs	r2, #1
 800be7e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2200      	movs	r2, #0
 800be86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800be8a:	2301      	movs	r3, #1
 800be8c:	73fb      	strb	r3, [r7, #15]
 800be8e:	e047      	b.n	800bf20 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	681a      	ldr	r2, [r3, #0]
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f022 020e 	bic.w	r2, r2, #14
 800be9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	681a      	ldr	r2, [r3, #0]
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f022 0201 	bic.w	r2, r2, #1
 800beae:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800beb4:	681a      	ldr	r2, [r3, #0]
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800beba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bebe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bec4:	f003 021f 	and.w	r2, r3, #31
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800becc:	2101      	movs	r1, #1
 800bece:	fa01 f202 	lsl.w	r2, r1, r2
 800bed2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bed8:	687a      	ldr	r2, [r7, #4]
 800beda:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800bedc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d00c      	beq.n	800bf00 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800beea:	681a      	ldr	r2, [r3, #0]
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bef0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bef4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800befa:	687a      	ldr	r2, [r7, #4]
 800befc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800befe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2201      	movs	r2, #1
 800bf04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d003      	beq.n	800bf20 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf1c:	6878      	ldr	r0, [r7, #4]
 800bf1e:	4798      	blx	r3
    }
  }
  return status;
 800bf20:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3710      	adds	r7, #16
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bd80      	pop	{r7, pc}

0800bf2a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800bf2a:	b580      	push	{r7, lr}
 800bf2c:	b084      	sub	sp, #16
 800bf2e:	af00      	add	r7, sp, #0
 800bf30:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf46:	f003 031f 	and.w	r3, r3, #31
 800bf4a:	2204      	movs	r2, #4
 800bf4c:	409a      	lsls	r2, r3
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	4013      	ands	r3, r2
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d026      	beq.n	800bfa4 <HAL_DMA_IRQHandler+0x7a>
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	f003 0304 	and.w	r3, r3, #4
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d021      	beq.n	800bfa4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f003 0320 	and.w	r3, r3, #32
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d107      	bne.n	800bf7e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	681a      	ldr	r2, [r3, #0]
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f022 0204 	bic.w	r2, r2, #4
 800bf7c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf82:	f003 021f 	and.w	r2, r3, #31
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf8a:	2104      	movs	r1, #4
 800bf8c:	fa01 f202 	lsl.w	r2, r1, r2
 800bf90:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d071      	beq.n	800c07e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800bfa2:	e06c      	b.n	800c07e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfa8:	f003 031f 	and.w	r3, r3, #31
 800bfac:	2202      	movs	r2, #2
 800bfae:	409a      	lsls	r2, r3
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	4013      	ands	r3, r2
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d02e      	beq.n	800c016 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	f003 0302 	and.w	r3, r3, #2
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d029      	beq.n	800c016 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	f003 0320 	and.w	r3, r3, #32
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d10b      	bne.n	800bfe8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	681a      	ldr	r2, [r3, #0]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f022 020a 	bic.w	r2, r2, #10
 800bfde:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfec:	f003 021f 	and.w	r2, r3, #31
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bff4:	2102      	movs	r1, #2
 800bff6:	fa01 f202 	lsl.w	r2, r1, r2
 800bffa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2200      	movs	r2, #0
 800c000:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d038      	beq.n	800c07e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800c014:	e033      	b.n	800c07e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c01a:	f003 031f 	and.w	r3, r3, #31
 800c01e:	2208      	movs	r2, #8
 800c020:	409a      	lsls	r2, r3
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	4013      	ands	r3, r2
 800c026:	2b00      	cmp	r3, #0
 800c028:	d02a      	beq.n	800c080 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800c02a:	68bb      	ldr	r3, [r7, #8]
 800c02c:	f003 0308 	and.w	r3, r3, #8
 800c030:	2b00      	cmp	r3, #0
 800c032:	d025      	beq.n	800c080 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	681a      	ldr	r2, [r3, #0]
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f022 020e 	bic.w	r2, r2, #14
 800c042:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c048:	f003 021f 	and.w	r2, r3, #31
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c050:	2101      	movs	r1, #1
 800c052:	fa01 f202 	lsl.w	r2, r1, r2
 800c056:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2201      	movs	r2, #1
 800c05c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2201      	movs	r2, #1
 800c062:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	2200      	movs	r2, #0
 800c06a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c072:	2b00      	cmp	r3, #0
 800c074:	d004      	beq.n	800c080 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c07a:	6878      	ldr	r0, [r7, #4]
 800c07c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800c07e:	bf00      	nop
 800c080:	bf00      	nop
}
 800c082:	3710      	adds	r7, #16
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}

0800c088 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800c088:	b480      	push	{r7}
 800c08a:	b083      	sub	sp, #12
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800c094:	4618      	mov	r0, r3
 800c096:	370c      	adds	r7, #12
 800c098:	46bd      	mov	sp, r7
 800c09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09e:	4770      	bx	lr

0800c0a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c0a0:	b480      	push	{r7}
 800c0a2:	b085      	sub	sp, #20
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	60f8      	str	r0, [r7, #12]
 800c0a8:	60b9      	str	r1, [r7, #8]
 800c0aa:	607a      	str	r2, [r7, #4]
 800c0ac:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0b2:	68fa      	ldr	r2, [r7, #12]
 800c0b4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800c0b6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d004      	beq.n	800c0ca <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0c4:	68fa      	ldr	r2, [r7, #12]
 800c0c6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800c0c8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0ce:	f003 021f 	and.w	r2, r3, #31
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c0d6:	2101      	movs	r1, #1
 800c0d8:	fa01 f202 	lsl.w	r2, r1, r2
 800c0dc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	683a      	ldr	r2, [r7, #0]
 800c0e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	689b      	ldr	r3, [r3, #8]
 800c0ea:	2b10      	cmp	r3, #16
 800c0ec:	d108      	bne.n	800c100 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	687a      	ldr	r2, [r7, #4]
 800c0f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	68ba      	ldr	r2, [r7, #8]
 800c0fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800c0fe:	e007      	b.n	800c110 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	68ba      	ldr	r2, [r7, #8]
 800c106:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	687a      	ldr	r2, [r7, #4]
 800c10e:	60da      	str	r2, [r3, #12]
}
 800c110:	bf00      	nop
 800c112:	3714      	adds	r7, #20
 800c114:	46bd      	mov	sp, r7
 800c116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11a:	4770      	bx	lr

0800c11c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b087      	sub	sp, #28
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	461a      	mov	r2, r3
 800c12a:	4b16      	ldr	r3, [pc, #88]	@ (800c184 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800c12c:	429a      	cmp	r2, r3
 800c12e:	d802      	bhi.n	800c136 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800c130:	4b15      	ldr	r3, [pc, #84]	@ (800c188 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800c132:	617b      	str	r3, [r7, #20]
 800c134:	e001      	b.n	800c13a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800c136:	4b15      	ldr	r3, [pc, #84]	@ (800c18c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800c138:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800c13a:	697b      	ldr	r3, [r7, #20]
 800c13c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	b2db      	uxtb	r3, r3
 800c144:	3b08      	subs	r3, #8
 800c146:	4a12      	ldr	r2, [pc, #72]	@ (800c190 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800c148:	fba2 2303 	umull	r2, r3, r2, r3
 800c14c:	091b      	lsrs	r3, r3, #4
 800c14e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c154:	089b      	lsrs	r3, r3, #2
 800c156:	009a      	lsls	r2, r3, #2
 800c158:	693b      	ldr	r3, [r7, #16]
 800c15a:	4413      	add	r3, r2
 800c15c:	461a      	mov	r2, r3
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	4a0b      	ldr	r2, [pc, #44]	@ (800c194 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800c166:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	f003 031f 	and.w	r3, r3, #31
 800c16e:	2201      	movs	r2, #1
 800c170:	409a      	lsls	r2, r3
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800c176:	bf00      	nop
 800c178:	371c      	adds	r7, #28
 800c17a:	46bd      	mov	sp, r7
 800c17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c180:	4770      	bx	lr
 800c182:	bf00      	nop
 800c184:	40020407 	.word	0x40020407
 800c188:	40020800 	.word	0x40020800
 800c18c:	40020820 	.word	0x40020820
 800c190:	cccccccd 	.word	0xcccccccd
 800c194:	40020880 	.word	0x40020880

0800c198 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800c198:	b480      	push	{r7}
 800c19a:	b085      	sub	sp, #20
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	b2db      	uxtb	r3, r3
 800c1a6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800c1a8:	68fa      	ldr	r2, [r7, #12]
 800c1aa:	4b0b      	ldr	r3, [pc, #44]	@ (800c1d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800c1ac:	4413      	add	r3, r2
 800c1ae:	009b      	lsls	r3, r3, #2
 800c1b0:	461a      	mov	r2, r3
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	4a08      	ldr	r2, [pc, #32]	@ (800c1dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800c1ba:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	3b01      	subs	r3, #1
 800c1c0:	f003 031f 	and.w	r3, r3, #31
 800c1c4:	2201      	movs	r2, #1
 800c1c6:	409a      	lsls	r2, r3
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800c1cc:	bf00      	nop
 800c1ce:	3714      	adds	r7, #20
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr
 800c1d8:	1000823f 	.word	0x1000823f
 800c1dc:	40020940 	.word	0x40020940

0800c1e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c1e0:	b480      	push	{r7}
 800c1e2:	b087      	sub	sp, #28
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
 800c1e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c1ee:	e15a      	b.n	800c4a6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	681a      	ldr	r2, [r3, #0]
 800c1f4:	2101      	movs	r1, #1
 800c1f6:	697b      	ldr	r3, [r7, #20]
 800c1f8:	fa01 f303 	lsl.w	r3, r1, r3
 800c1fc:	4013      	ands	r3, r2
 800c1fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2b00      	cmp	r3, #0
 800c204:	f000 814c 	beq.w	800c4a0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	685b      	ldr	r3, [r3, #4]
 800c20c:	f003 0303 	and.w	r3, r3, #3
 800c210:	2b01      	cmp	r3, #1
 800c212:	d005      	beq.n	800c220 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	685b      	ldr	r3, [r3, #4]
 800c218:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800c21c:	2b02      	cmp	r3, #2
 800c21e:	d130      	bne.n	800c282 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	689b      	ldr	r3, [r3, #8]
 800c224:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	005b      	lsls	r3, r3, #1
 800c22a:	2203      	movs	r2, #3
 800c22c:	fa02 f303 	lsl.w	r3, r2, r3
 800c230:	43db      	mvns	r3, r3
 800c232:	693a      	ldr	r2, [r7, #16]
 800c234:	4013      	ands	r3, r2
 800c236:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	68da      	ldr	r2, [r3, #12]
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	005b      	lsls	r3, r3, #1
 800c240:	fa02 f303 	lsl.w	r3, r2, r3
 800c244:	693a      	ldr	r2, [r7, #16]
 800c246:	4313      	orrs	r3, r2
 800c248:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	693a      	ldr	r2, [r7, #16]
 800c24e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	685b      	ldr	r3, [r3, #4]
 800c254:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c256:	2201      	movs	r2, #1
 800c258:	697b      	ldr	r3, [r7, #20]
 800c25a:	fa02 f303 	lsl.w	r3, r2, r3
 800c25e:	43db      	mvns	r3, r3
 800c260:	693a      	ldr	r2, [r7, #16]
 800c262:	4013      	ands	r3, r2
 800c264:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	685b      	ldr	r3, [r3, #4]
 800c26a:	091b      	lsrs	r3, r3, #4
 800c26c:	f003 0201 	and.w	r2, r3, #1
 800c270:	697b      	ldr	r3, [r7, #20]
 800c272:	fa02 f303 	lsl.w	r3, r2, r3
 800c276:	693a      	ldr	r2, [r7, #16]
 800c278:	4313      	orrs	r3, r2
 800c27a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	693a      	ldr	r2, [r7, #16]
 800c280:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	685b      	ldr	r3, [r3, #4]
 800c286:	f003 0303 	and.w	r3, r3, #3
 800c28a:	2b03      	cmp	r3, #3
 800c28c:	d017      	beq.n	800c2be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	68db      	ldr	r3, [r3, #12]
 800c292:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c294:	697b      	ldr	r3, [r7, #20]
 800c296:	005b      	lsls	r3, r3, #1
 800c298:	2203      	movs	r2, #3
 800c29a:	fa02 f303 	lsl.w	r3, r2, r3
 800c29e:	43db      	mvns	r3, r3
 800c2a0:	693a      	ldr	r2, [r7, #16]
 800c2a2:	4013      	ands	r3, r2
 800c2a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	689a      	ldr	r2, [r3, #8]
 800c2aa:	697b      	ldr	r3, [r7, #20]
 800c2ac:	005b      	lsls	r3, r3, #1
 800c2ae:	fa02 f303 	lsl.w	r3, r2, r3
 800c2b2:	693a      	ldr	r2, [r7, #16]
 800c2b4:	4313      	orrs	r3, r2
 800c2b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	693a      	ldr	r2, [r7, #16]
 800c2bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	685b      	ldr	r3, [r3, #4]
 800c2c2:	f003 0303 	and.w	r3, r3, #3
 800c2c6:	2b02      	cmp	r3, #2
 800c2c8:	d123      	bne.n	800c312 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	08da      	lsrs	r2, r3, #3
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	3208      	adds	r2, #8
 800c2d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c2d8:	697b      	ldr	r3, [r7, #20]
 800c2da:	f003 0307 	and.w	r3, r3, #7
 800c2de:	009b      	lsls	r3, r3, #2
 800c2e0:	220f      	movs	r2, #15
 800c2e2:	fa02 f303 	lsl.w	r3, r2, r3
 800c2e6:	43db      	mvns	r3, r3
 800c2e8:	693a      	ldr	r2, [r7, #16]
 800c2ea:	4013      	ands	r3, r2
 800c2ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	691a      	ldr	r2, [r3, #16]
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	f003 0307 	and.w	r3, r3, #7
 800c2f8:	009b      	lsls	r3, r3, #2
 800c2fa:	fa02 f303 	lsl.w	r3, r2, r3
 800c2fe:	693a      	ldr	r2, [r7, #16]
 800c300:	4313      	orrs	r3, r2
 800c302:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800c304:	697b      	ldr	r3, [r7, #20]
 800c306:	08da      	lsrs	r2, r3, #3
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	3208      	adds	r2, #8
 800c30c:	6939      	ldr	r1, [r7, #16]
 800c30e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c318:	697b      	ldr	r3, [r7, #20]
 800c31a:	005b      	lsls	r3, r3, #1
 800c31c:	2203      	movs	r2, #3
 800c31e:	fa02 f303 	lsl.w	r3, r2, r3
 800c322:	43db      	mvns	r3, r3
 800c324:	693a      	ldr	r2, [r7, #16]
 800c326:	4013      	ands	r3, r2
 800c328:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	685b      	ldr	r3, [r3, #4]
 800c32e:	f003 0203 	and.w	r2, r3, #3
 800c332:	697b      	ldr	r3, [r7, #20]
 800c334:	005b      	lsls	r3, r3, #1
 800c336:	fa02 f303 	lsl.w	r3, r2, r3
 800c33a:	693a      	ldr	r2, [r7, #16]
 800c33c:	4313      	orrs	r3, r2
 800c33e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	693a      	ldr	r2, [r7, #16]
 800c344:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	685b      	ldr	r3, [r3, #4]
 800c34a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c34e:	2b00      	cmp	r3, #0
 800c350:	f000 80a6 	beq.w	800c4a0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c354:	4b5b      	ldr	r3, [pc, #364]	@ (800c4c4 <HAL_GPIO_Init+0x2e4>)
 800c356:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c358:	4a5a      	ldr	r2, [pc, #360]	@ (800c4c4 <HAL_GPIO_Init+0x2e4>)
 800c35a:	f043 0301 	orr.w	r3, r3, #1
 800c35e:	6613      	str	r3, [r2, #96]	@ 0x60
 800c360:	4b58      	ldr	r3, [pc, #352]	@ (800c4c4 <HAL_GPIO_Init+0x2e4>)
 800c362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c364:	f003 0301 	and.w	r3, r3, #1
 800c368:	60bb      	str	r3, [r7, #8]
 800c36a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c36c:	4a56      	ldr	r2, [pc, #344]	@ (800c4c8 <HAL_GPIO_Init+0x2e8>)
 800c36e:	697b      	ldr	r3, [r7, #20]
 800c370:	089b      	lsrs	r3, r3, #2
 800c372:	3302      	adds	r3, #2
 800c374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c378:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c37a:	697b      	ldr	r3, [r7, #20]
 800c37c:	f003 0303 	and.w	r3, r3, #3
 800c380:	009b      	lsls	r3, r3, #2
 800c382:	220f      	movs	r2, #15
 800c384:	fa02 f303 	lsl.w	r3, r2, r3
 800c388:	43db      	mvns	r3, r3
 800c38a:	693a      	ldr	r2, [r7, #16]
 800c38c:	4013      	ands	r3, r2
 800c38e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800c396:	d01f      	beq.n	800c3d8 <HAL_GPIO_Init+0x1f8>
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	4a4c      	ldr	r2, [pc, #304]	@ (800c4cc <HAL_GPIO_Init+0x2ec>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d019      	beq.n	800c3d4 <HAL_GPIO_Init+0x1f4>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	4a4b      	ldr	r2, [pc, #300]	@ (800c4d0 <HAL_GPIO_Init+0x2f0>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d013      	beq.n	800c3d0 <HAL_GPIO_Init+0x1f0>
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	4a4a      	ldr	r2, [pc, #296]	@ (800c4d4 <HAL_GPIO_Init+0x2f4>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	d00d      	beq.n	800c3cc <HAL_GPIO_Init+0x1ec>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	4a49      	ldr	r2, [pc, #292]	@ (800c4d8 <HAL_GPIO_Init+0x2f8>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d007      	beq.n	800c3c8 <HAL_GPIO_Init+0x1e8>
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	4a48      	ldr	r2, [pc, #288]	@ (800c4dc <HAL_GPIO_Init+0x2fc>)
 800c3bc:	4293      	cmp	r3, r2
 800c3be:	d101      	bne.n	800c3c4 <HAL_GPIO_Init+0x1e4>
 800c3c0:	2305      	movs	r3, #5
 800c3c2:	e00a      	b.n	800c3da <HAL_GPIO_Init+0x1fa>
 800c3c4:	2306      	movs	r3, #6
 800c3c6:	e008      	b.n	800c3da <HAL_GPIO_Init+0x1fa>
 800c3c8:	2304      	movs	r3, #4
 800c3ca:	e006      	b.n	800c3da <HAL_GPIO_Init+0x1fa>
 800c3cc:	2303      	movs	r3, #3
 800c3ce:	e004      	b.n	800c3da <HAL_GPIO_Init+0x1fa>
 800c3d0:	2302      	movs	r3, #2
 800c3d2:	e002      	b.n	800c3da <HAL_GPIO_Init+0x1fa>
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	e000      	b.n	800c3da <HAL_GPIO_Init+0x1fa>
 800c3d8:	2300      	movs	r3, #0
 800c3da:	697a      	ldr	r2, [r7, #20]
 800c3dc:	f002 0203 	and.w	r2, r2, #3
 800c3e0:	0092      	lsls	r2, r2, #2
 800c3e2:	4093      	lsls	r3, r2
 800c3e4:	693a      	ldr	r2, [r7, #16]
 800c3e6:	4313      	orrs	r3, r2
 800c3e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c3ea:	4937      	ldr	r1, [pc, #220]	@ (800c4c8 <HAL_GPIO_Init+0x2e8>)
 800c3ec:	697b      	ldr	r3, [r7, #20]
 800c3ee:	089b      	lsrs	r3, r3, #2
 800c3f0:	3302      	adds	r3, #2
 800c3f2:	693a      	ldr	r2, [r7, #16]
 800c3f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c3f8:	4b39      	ldr	r3, [pc, #228]	@ (800c4e0 <HAL_GPIO_Init+0x300>)
 800c3fa:	689b      	ldr	r3, [r3, #8]
 800c3fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	43db      	mvns	r3, r3
 800c402:	693a      	ldr	r2, [r7, #16]
 800c404:	4013      	ands	r3, r2
 800c406:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	685b      	ldr	r3, [r3, #4]
 800c40c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c410:	2b00      	cmp	r3, #0
 800c412:	d003      	beq.n	800c41c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800c414:	693a      	ldr	r2, [r7, #16]
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	4313      	orrs	r3, r2
 800c41a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c41c:	4a30      	ldr	r2, [pc, #192]	@ (800c4e0 <HAL_GPIO_Init+0x300>)
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800c422:	4b2f      	ldr	r3, [pc, #188]	@ (800c4e0 <HAL_GPIO_Init+0x300>)
 800c424:	68db      	ldr	r3, [r3, #12]
 800c426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	43db      	mvns	r3, r3
 800c42c:	693a      	ldr	r2, [r7, #16]
 800c42e:	4013      	ands	r3, r2
 800c430:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d003      	beq.n	800c446 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800c43e:	693a      	ldr	r2, [r7, #16]
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	4313      	orrs	r3, r2
 800c444:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c446:	4a26      	ldr	r2, [pc, #152]	@ (800c4e0 <HAL_GPIO_Init+0x300>)
 800c448:	693b      	ldr	r3, [r7, #16]
 800c44a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800c44c:	4b24      	ldr	r3, [pc, #144]	@ (800c4e0 <HAL_GPIO_Init+0x300>)
 800c44e:	685b      	ldr	r3, [r3, #4]
 800c450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	43db      	mvns	r3, r3
 800c456:	693a      	ldr	r2, [r7, #16]
 800c458:	4013      	ands	r3, r2
 800c45a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	685b      	ldr	r3, [r3, #4]
 800c460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c464:	2b00      	cmp	r3, #0
 800c466:	d003      	beq.n	800c470 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800c468:	693a      	ldr	r2, [r7, #16]
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	4313      	orrs	r3, r2
 800c46e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800c470:	4a1b      	ldr	r2, [pc, #108]	@ (800c4e0 <HAL_GPIO_Init+0x300>)
 800c472:	693b      	ldr	r3, [r7, #16]
 800c474:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800c476:	4b1a      	ldr	r3, [pc, #104]	@ (800c4e0 <HAL_GPIO_Init+0x300>)
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	43db      	mvns	r3, r3
 800c480:	693a      	ldr	r2, [r7, #16]
 800c482:	4013      	ands	r3, r2
 800c484:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c486:	683b      	ldr	r3, [r7, #0]
 800c488:	685b      	ldr	r3, [r3, #4]
 800c48a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d003      	beq.n	800c49a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800c492:	693a      	ldr	r2, [r7, #16]
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	4313      	orrs	r3, r2
 800c498:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c49a:	4a11      	ldr	r2, [pc, #68]	@ (800c4e0 <HAL_GPIO_Init+0x300>)
 800c49c:	693b      	ldr	r3, [r7, #16]
 800c49e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800c4a0:	697b      	ldr	r3, [r7, #20]
 800c4a2:	3301      	adds	r3, #1
 800c4a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	681a      	ldr	r2, [r3, #0]
 800c4aa:	697b      	ldr	r3, [r7, #20]
 800c4ac:	fa22 f303 	lsr.w	r3, r2, r3
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	f47f ae9d 	bne.w	800c1f0 <HAL_GPIO_Init+0x10>
  }
}
 800c4b6:	bf00      	nop
 800c4b8:	bf00      	nop
 800c4ba:	371c      	adds	r7, #28
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c2:	4770      	bx	lr
 800c4c4:	40021000 	.word	0x40021000
 800c4c8:	40010000 	.word	0x40010000
 800c4cc:	48000400 	.word	0x48000400
 800c4d0:	48000800 	.word	0x48000800
 800c4d4:	48000c00 	.word	0x48000c00
 800c4d8:	48001000 	.word	0x48001000
 800c4dc:	48001400 	.word	0x48001400
 800c4e0:	40010400 	.word	0x40010400

0800c4e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b085      	sub	sp, #20
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
 800c4ec:	460b      	mov	r3, r1
 800c4ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	691a      	ldr	r2, [r3, #16]
 800c4f4:	887b      	ldrh	r3, [r7, #2]
 800c4f6:	4013      	ands	r3, r2
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d002      	beq.n	800c502 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800c4fc:	2301      	movs	r3, #1
 800c4fe:	73fb      	strb	r3, [r7, #15]
 800c500:	e001      	b.n	800c506 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800c502:	2300      	movs	r3, #0
 800c504:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800c506:	7bfb      	ldrb	r3, [r7, #15]
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3714      	adds	r7, #20
 800c50c:	46bd      	mov	sp, r7
 800c50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c512:	4770      	bx	lr

0800c514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c514:	b480      	push	{r7}
 800c516:	b083      	sub	sp, #12
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
 800c51c:	460b      	mov	r3, r1
 800c51e:	807b      	strh	r3, [r7, #2]
 800c520:	4613      	mov	r3, r2
 800c522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c524:	787b      	ldrb	r3, [r7, #1]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d003      	beq.n	800c532 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800c52a:	887a      	ldrh	r2, [r7, #2]
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800c530:	e002      	b.n	800c538 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800c532:	887a      	ldrh	r2, [r7, #2]
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800c538:	bf00      	nop
 800c53a:	370c      	adds	r7, #12
 800c53c:	46bd      	mov	sp, r7
 800c53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c542:	4770      	bx	lr

0800c544 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b082      	sub	sp, #8
 800c548:	af00      	add	r7, sp, #0
 800c54a:	4603      	mov	r3, r0
 800c54c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800c54e:	4b08      	ldr	r3, [pc, #32]	@ (800c570 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c550:	695a      	ldr	r2, [r3, #20]
 800c552:	88fb      	ldrh	r3, [r7, #6]
 800c554:	4013      	ands	r3, r2
 800c556:	2b00      	cmp	r3, #0
 800c558:	d006      	beq.n	800c568 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800c55a:	4a05      	ldr	r2, [pc, #20]	@ (800c570 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800c55c:	88fb      	ldrh	r3, [r7, #6]
 800c55e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800c560:	88fb      	ldrh	r3, [r7, #6]
 800c562:	4618      	mov	r0, r3
 800c564:	f7f9 fc8a 	bl	8005e7c <HAL_GPIO_EXTI_Callback>
  }
}
 800c568:	bf00      	nop
 800c56a:	3708      	adds	r7, #8
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}
 800c570:	40010400 	.word	0x40010400

0800c574 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c574:	b480      	push	{r7}
 800c576:	b085      	sub	sp, #20
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d141      	bne.n	800c606 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c582:	4b4b      	ldr	r3, [pc, #300]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c58a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c58e:	d131      	bne.n	800c5f4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c590:	4b47      	ldr	r3, [pc, #284]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c596:	4a46      	ldr	r2, [pc, #280]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c59c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c5a0:	4b43      	ldr	r3, [pc, #268]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c5a8:	4a41      	ldr	r2, [pc, #260]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c5ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c5b0:	4b40      	ldr	r3, [pc, #256]	@ (800c6b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	2232      	movs	r2, #50	@ 0x32
 800c5b6:	fb02 f303 	mul.w	r3, r2, r3
 800c5ba:	4a3f      	ldr	r2, [pc, #252]	@ (800c6b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c5bc:	fba2 2303 	umull	r2, r3, r2, r3
 800c5c0:	0c9b      	lsrs	r3, r3, #18
 800c5c2:	3301      	adds	r3, #1
 800c5c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c5c6:	e002      	b.n	800c5ce <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	3b01      	subs	r3, #1
 800c5cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c5ce:	4b38      	ldr	r3, [pc, #224]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5d0:	695b      	ldr	r3, [r3, #20]
 800c5d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c5d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c5da:	d102      	bne.n	800c5e2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d1f2      	bne.n	800c5c8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c5e2:	4b33      	ldr	r3, [pc, #204]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5e4:	695b      	ldr	r3, [r3, #20]
 800c5e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c5ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c5ee:	d158      	bne.n	800c6a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c5f0:	2303      	movs	r3, #3
 800c5f2:	e057      	b.n	800c6a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c5f4:	4b2e      	ldr	r3, [pc, #184]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c5fa:	4a2d      	ldr	r2, [pc, #180]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c5fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c600:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800c604:	e04d      	b.n	800c6a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c60c:	d141      	bne.n	800c692 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800c60e:	4b28      	ldr	r3, [pc, #160]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c616:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c61a:	d131      	bne.n	800c680 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c61c:	4b24      	ldr	r3, [pc, #144]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c61e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c622:	4a23      	ldr	r2, [pc, #140]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c624:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c628:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c62c:	4b20      	ldr	r3, [pc, #128]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c634:	4a1e      	ldr	r2, [pc, #120]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c636:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c63a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c63c:	4b1d      	ldr	r3, [pc, #116]	@ (800c6b4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	2232      	movs	r2, #50	@ 0x32
 800c642:	fb02 f303 	mul.w	r3, r2, r3
 800c646:	4a1c      	ldr	r2, [pc, #112]	@ (800c6b8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800c648:	fba2 2303 	umull	r2, r3, r2, r3
 800c64c:	0c9b      	lsrs	r3, r3, #18
 800c64e:	3301      	adds	r3, #1
 800c650:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c652:	e002      	b.n	800c65a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	3b01      	subs	r3, #1
 800c658:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c65a:	4b15      	ldr	r3, [pc, #84]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c65c:	695b      	ldr	r3, [r3, #20]
 800c65e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c662:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c666:	d102      	bne.n	800c66e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d1f2      	bne.n	800c654 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c66e:	4b10      	ldr	r3, [pc, #64]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c670:	695b      	ldr	r3, [r3, #20]
 800c672:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c67a:	d112      	bne.n	800c6a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800c67c:	2303      	movs	r3, #3
 800c67e:	e011      	b.n	800c6a4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800c680:	4b0b      	ldr	r3, [pc, #44]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c686:	4a0a      	ldr	r2, [pc, #40]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c68c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800c690:	e007      	b.n	800c6a2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c692:	4b07      	ldr	r3, [pc, #28]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800c69a:	4a05      	ldr	r2, [pc, #20]	@ (800c6b0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800c69c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c6a0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800c6a2:	2300      	movs	r3, #0
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	3714      	adds	r7, #20
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ae:	4770      	bx	lr
 800c6b0:	40007000 	.word	0x40007000
 800c6b4:	20000050 	.word	0x20000050
 800c6b8:	431bde83 	.word	0x431bde83

0800c6bc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800c6c0:	4b05      	ldr	r3, [pc, #20]	@ (800c6d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800c6c2:	689b      	ldr	r3, [r3, #8]
 800c6c4:	4a04      	ldr	r2, [pc, #16]	@ (800c6d8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800c6c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c6ca:	6093      	str	r3, [r2, #8]
}
 800c6cc:	bf00      	nop
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d4:	4770      	bx	lr
 800c6d6:	bf00      	nop
 800c6d8:	40007000 	.word	0x40007000

0800c6dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b088      	sub	sp, #32
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d101      	bne.n	800c6ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	e2fe      	b.n	800ccec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	f003 0301 	and.w	r3, r3, #1
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d075      	beq.n	800c7e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c6fa:	4b97      	ldr	r3, [pc, #604]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c6fc:	689b      	ldr	r3, [r3, #8]
 800c6fe:	f003 030c 	and.w	r3, r3, #12
 800c702:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c704:	4b94      	ldr	r3, [pc, #592]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c706:	68db      	ldr	r3, [r3, #12]
 800c708:	f003 0303 	and.w	r3, r3, #3
 800c70c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800c70e:	69bb      	ldr	r3, [r7, #24]
 800c710:	2b0c      	cmp	r3, #12
 800c712:	d102      	bne.n	800c71a <HAL_RCC_OscConfig+0x3e>
 800c714:	697b      	ldr	r3, [r7, #20]
 800c716:	2b03      	cmp	r3, #3
 800c718:	d002      	beq.n	800c720 <HAL_RCC_OscConfig+0x44>
 800c71a:	69bb      	ldr	r3, [r7, #24]
 800c71c:	2b08      	cmp	r3, #8
 800c71e:	d10b      	bne.n	800c738 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c720:	4b8d      	ldr	r3, [pc, #564]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d05b      	beq.n	800c7e4 <HAL_RCC_OscConfig+0x108>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	685b      	ldr	r3, [r3, #4]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d157      	bne.n	800c7e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800c734:	2301      	movs	r3, #1
 800c736:	e2d9      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	685b      	ldr	r3, [r3, #4]
 800c73c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c740:	d106      	bne.n	800c750 <HAL_RCC_OscConfig+0x74>
 800c742:	4b85      	ldr	r3, [pc, #532]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	4a84      	ldr	r2, [pc, #528]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c748:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c74c:	6013      	str	r3, [r2, #0]
 800c74e:	e01d      	b.n	800c78c <HAL_RCC_OscConfig+0xb0>
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c758:	d10c      	bne.n	800c774 <HAL_RCC_OscConfig+0x98>
 800c75a:	4b7f      	ldr	r3, [pc, #508]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	4a7e      	ldr	r2, [pc, #504]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c760:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c764:	6013      	str	r3, [r2, #0]
 800c766:	4b7c      	ldr	r3, [pc, #496]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	4a7b      	ldr	r2, [pc, #492]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c76c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c770:	6013      	str	r3, [r2, #0]
 800c772:	e00b      	b.n	800c78c <HAL_RCC_OscConfig+0xb0>
 800c774:	4b78      	ldr	r3, [pc, #480]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	4a77      	ldr	r2, [pc, #476]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c77a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c77e:	6013      	str	r3, [r2, #0]
 800c780:	4b75      	ldr	r3, [pc, #468]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	4a74      	ldr	r2, [pc, #464]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c786:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c78a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	685b      	ldr	r3, [r3, #4]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d013      	beq.n	800c7bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c794:	f7fd f8e2 	bl	800995c <HAL_GetTick>
 800c798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c79a:	e008      	b.n	800c7ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c79c:	f7fd f8de 	bl	800995c <HAL_GetTick>
 800c7a0:	4602      	mov	r2, r0
 800c7a2:	693b      	ldr	r3, [r7, #16]
 800c7a4:	1ad3      	subs	r3, r2, r3
 800c7a6:	2b64      	cmp	r3, #100	@ 0x64
 800c7a8:	d901      	bls.n	800c7ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800c7aa:	2303      	movs	r3, #3
 800c7ac:	e29e      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c7ae:	4b6a      	ldr	r3, [pc, #424]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d0f0      	beq.n	800c79c <HAL_RCC_OscConfig+0xc0>
 800c7ba:	e014      	b.n	800c7e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c7bc:	f7fd f8ce 	bl	800995c <HAL_GetTick>
 800c7c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c7c2:	e008      	b.n	800c7d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c7c4:	f7fd f8ca 	bl	800995c <HAL_GetTick>
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	693b      	ldr	r3, [r7, #16]
 800c7cc:	1ad3      	subs	r3, r2, r3
 800c7ce:	2b64      	cmp	r3, #100	@ 0x64
 800c7d0:	d901      	bls.n	800c7d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800c7d2:	2303      	movs	r3, #3
 800c7d4:	e28a      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c7d6:	4b60      	ldr	r3, [pc, #384]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d1f0      	bne.n	800c7c4 <HAL_RCC_OscConfig+0xe8>
 800c7e2:	e000      	b.n	800c7e6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c7e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	f003 0302 	and.w	r3, r3, #2
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d075      	beq.n	800c8de <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c7f2:	4b59      	ldr	r3, [pc, #356]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c7f4:	689b      	ldr	r3, [r3, #8]
 800c7f6:	f003 030c 	and.w	r3, r3, #12
 800c7fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c7fc:	4b56      	ldr	r3, [pc, #344]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c7fe:	68db      	ldr	r3, [r3, #12]
 800c800:	f003 0303 	and.w	r3, r3, #3
 800c804:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800c806:	69bb      	ldr	r3, [r7, #24]
 800c808:	2b0c      	cmp	r3, #12
 800c80a:	d102      	bne.n	800c812 <HAL_RCC_OscConfig+0x136>
 800c80c:	697b      	ldr	r3, [r7, #20]
 800c80e:	2b02      	cmp	r3, #2
 800c810:	d002      	beq.n	800c818 <HAL_RCC_OscConfig+0x13c>
 800c812:	69bb      	ldr	r3, [r7, #24]
 800c814:	2b04      	cmp	r3, #4
 800c816:	d11f      	bne.n	800c858 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c818:	4b4f      	ldr	r3, [pc, #316]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c820:	2b00      	cmp	r3, #0
 800c822:	d005      	beq.n	800c830 <HAL_RCC_OscConfig+0x154>
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	68db      	ldr	r3, [r3, #12]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d101      	bne.n	800c830 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800c82c:	2301      	movs	r3, #1
 800c82e:	e25d      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c830:	4b49      	ldr	r3, [pc, #292]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c832:	685b      	ldr	r3, [r3, #4]
 800c834:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	691b      	ldr	r3, [r3, #16]
 800c83c:	061b      	lsls	r3, r3, #24
 800c83e:	4946      	ldr	r1, [pc, #280]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c840:	4313      	orrs	r3, r2
 800c842:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c844:	4b45      	ldr	r3, [pc, #276]	@ (800c95c <HAL_RCC_OscConfig+0x280>)
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	4618      	mov	r0, r3
 800c84a:	f7fb febf 	bl	80085cc <HAL_InitTick>
 800c84e:	4603      	mov	r3, r0
 800c850:	2b00      	cmp	r3, #0
 800c852:	d043      	beq.n	800c8dc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800c854:	2301      	movs	r3, #1
 800c856:	e249      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	68db      	ldr	r3, [r3, #12]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d023      	beq.n	800c8a8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c860:	4b3d      	ldr	r3, [pc, #244]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	4a3c      	ldr	r2, [pc, #240]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c86a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c86c:	f7fd f876 	bl	800995c <HAL_GetTick>
 800c870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c872:	e008      	b.n	800c886 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c874:	f7fd f872 	bl	800995c <HAL_GetTick>
 800c878:	4602      	mov	r2, r0
 800c87a:	693b      	ldr	r3, [r7, #16]
 800c87c:	1ad3      	subs	r3, r2, r3
 800c87e:	2b02      	cmp	r3, #2
 800c880:	d901      	bls.n	800c886 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800c882:	2303      	movs	r3, #3
 800c884:	e232      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c886:	4b34      	ldr	r3, [pc, #208]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d0f0      	beq.n	800c874 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c892:	4b31      	ldr	r3, [pc, #196]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c894:	685b      	ldr	r3, [r3, #4]
 800c896:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	691b      	ldr	r3, [r3, #16]
 800c89e:	061b      	lsls	r3, r3, #24
 800c8a0:	492d      	ldr	r1, [pc, #180]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c8a2:	4313      	orrs	r3, r2
 800c8a4:	604b      	str	r3, [r1, #4]
 800c8a6:	e01a      	b.n	800c8de <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c8a8:	4b2b      	ldr	r3, [pc, #172]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	4a2a      	ldr	r2, [pc, #168]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c8ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c8b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8b4:	f7fd f852 	bl	800995c <HAL_GetTick>
 800c8b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c8ba:	e008      	b.n	800c8ce <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c8bc:	f7fd f84e 	bl	800995c <HAL_GetTick>
 800c8c0:	4602      	mov	r2, r0
 800c8c2:	693b      	ldr	r3, [r7, #16]
 800c8c4:	1ad3      	subs	r3, r2, r3
 800c8c6:	2b02      	cmp	r3, #2
 800c8c8:	d901      	bls.n	800c8ce <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800c8ca:	2303      	movs	r3, #3
 800c8cc:	e20e      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c8ce:	4b22      	ldr	r3, [pc, #136]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d1f0      	bne.n	800c8bc <HAL_RCC_OscConfig+0x1e0>
 800c8da:	e000      	b.n	800c8de <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c8dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	f003 0308 	and.w	r3, r3, #8
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d041      	beq.n	800c96e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	695b      	ldr	r3, [r3, #20]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d01c      	beq.n	800c92c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c8f2:	4b19      	ldr	r3, [pc, #100]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c8f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c8f8:	4a17      	ldr	r2, [pc, #92]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c8fa:	f043 0301 	orr.w	r3, r3, #1
 800c8fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c902:	f7fd f82b 	bl	800995c <HAL_GetTick>
 800c906:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c908:	e008      	b.n	800c91c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c90a:	f7fd f827 	bl	800995c <HAL_GetTick>
 800c90e:	4602      	mov	r2, r0
 800c910:	693b      	ldr	r3, [r7, #16]
 800c912:	1ad3      	subs	r3, r2, r3
 800c914:	2b02      	cmp	r3, #2
 800c916:	d901      	bls.n	800c91c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800c918:	2303      	movs	r3, #3
 800c91a:	e1e7      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c91c:	4b0e      	ldr	r3, [pc, #56]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c91e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c922:	f003 0302 	and.w	r3, r3, #2
 800c926:	2b00      	cmp	r3, #0
 800c928:	d0ef      	beq.n	800c90a <HAL_RCC_OscConfig+0x22e>
 800c92a:	e020      	b.n	800c96e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c92c:	4b0a      	ldr	r3, [pc, #40]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c92e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c932:	4a09      	ldr	r2, [pc, #36]	@ (800c958 <HAL_RCC_OscConfig+0x27c>)
 800c934:	f023 0301 	bic.w	r3, r3, #1
 800c938:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c93c:	f7fd f80e 	bl	800995c <HAL_GetTick>
 800c940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c942:	e00d      	b.n	800c960 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c944:	f7fd f80a 	bl	800995c <HAL_GetTick>
 800c948:	4602      	mov	r2, r0
 800c94a:	693b      	ldr	r3, [r7, #16]
 800c94c:	1ad3      	subs	r3, r2, r3
 800c94e:	2b02      	cmp	r3, #2
 800c950:	d906      	bls.n	800c960 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800c952:	2303      	movs	r3, #3
 800c954:	e1ca      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
 800c956:	bf00      	nop
 800c958:	40021000 	.word	0x40021000
 800c95c:	20000054 	.word	0x20000054
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c960:	4b8c      	ldr	r3, [pc, #560]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800c962:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c966:	f003 0302 	and.w	r3, r3, #2
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d1ea      	bne.n	800c944 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	f003 0304 	and.w	r3, r3, #4
 800c976:	2b00      	cmp	r3, #0
 800c978:	f000 80a6 	beq.w	800cac8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c97c:	2300      	movs	r3, #0
 800c97e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c980:	4b84      	ldr	r3, [pc, #528]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800c982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c984:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d101      	bne.n	800c990 <HAL_RCC_OscConfig+0x2b4>
 800c98c:	2301      	movs	r3, #1
 800c98e:	e000      	b.n	800c992 <HAL_RCC_OscConfig+0x2b6>
 800c990:	2300      	movs	r3, #0
 800c992:	2b00      	cmp	r3, #0
 800c994:	d00d      	beq.n	800c9b2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c996:	4b7f      	ldr	r3, [pc, #508]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800c998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c99a:	4a7e      	ldr	r2, [pc, #504]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800c99c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c9a0:	6593      	str	r3, [r2, #88]	@ 0x58
 800c9a2:	4b7c      	ldr	r3, [pc, #496]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800c9a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c9a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c9aa:	60fb      	str	r3, [r7, #12]
 800c9ac:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c9b2:	4b79      	ldr	r3, [pc, #484]	@ (800cb98 <HAL_RCC_OscConfig+0x4bc>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d118      	bne.n	800c9f0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c9be:	4b76      	ldr	r3, [pc, #472]	@ (800cb98 <HAL_RCC_OscConfig+0x4bc>)
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	4a75      	ldr	r2, [pc, #468]	@ (800cb98 <HAL_RCC_OscConfig+0x4bc>)
 800c9c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c9c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c9ca:	f7fc ffc7 	bl	800995c <HAL_GetTick>
 800c9ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c9d0:	e008      	b.n	800c9e4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c9d2:	f7fc ffc3 	bl	800995c <HAL_GetTick>
 800c9d6:	4602      	mov	r2, r0
 800c9d8:	693b      	ldr	r3, [r7, #16]
 800c9da:	1ad3      	subs	r3, r2, r3
 800c9dc:	2b02      	cmp	r3, #2
 800c9de:	d901      	bls.n	800c9e4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800c9e0:	2303      	movs	r3, #3
 800c9e2:	e183      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c9e4:	4b6c      	ldr	r3, [pc, #432]	@ (800cb98 <HAL_RCC_OscConfig+0x4bc>)
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d0f0      	beq.n	800c9d2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	689b      	ldr	r3, [r3, #8]
 800c9f4:	2b01      	cmp	r3, #1
 800c9f6:	d108      	bne.n	800ca0a <HAL_RCC_OscConfig+0x32e>
 800c9f8:	4b66      	ldr	r3, [pc, #408]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800c9fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9fe:	4a65      	ldr	r2, [pc, #404]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca00:	f043 0301 	orr.w	r3, r3, #1
 800ca04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ca08:	e024      	b.n	800ca54 <HAL_RCC_OscConfig+0x378>
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	689b      	ldr	r3, [r3, #8]
 800ca0e:	2b05      	cmp	r3, #5
 800ca10:	d110      	bne.n	800ca34 <HAL_RCC_OscConfig+0x358>
 800ca12:	4b60      	ldr	r3, [pc, #384]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca18:	4a5e      	ldr	r2, [pc, #376]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca1a:	f043 0304 	orr.w	r3, r3, #4
 800ca1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ca22:	4b5c      	ldr	r3, [pc, #368]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca28:	4a5a      	ldr	r2, [pc, #360]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca2a:	f043 0301 	orr.w	r3, r3, #1
 800ca2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ca32:	e00f      	b.n	800ca54 <HAL_RCC_OscConfig+0x378>
 800ca34:	4b57      	ldr	r3, [pc, #348]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca3a:	4a56      	ldr	r2, [pc, #344]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca3c:	f023 0301 	bic.w	r3, r3, #1
 800ca40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800ca44:	4b53      	ldr	r3, [pc, #332]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca4a:	4a52      	ldr	r2, [pc, #328]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca4c:	f023 0304 	bic.w	r3, r3, #4
 800ca50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	689b      	ldr	r3, [r3, #8]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d016      	beq.n	800ca8a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca5c:	f7fc ff7e 	bl	800995c <HAL_GetTick>
 800ca60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ca62:	e00a      	b.n	800ca7a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ca64:	f7fc ff7a 	bl	800995c <HAL_GetTick>
 800ca68:	4602      	mov	r2, r0
 800ca6a:	693b      	ldr	r3, [r7, #16]
 800ca6c:	1ad3      	subs	r3, r2, r3
 800ca6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ca72:	4293      	cmp	r3, r2
 800ca74:	d901      	bls.n	800ca7a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800ca76:	2303      	movs	r3, #3
 800ca78:	e138      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ca7a:	4b46      	ldr	r3, [pc, #280]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800ca7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca80:	f003 0302 	and.w	r3, r3, #2
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d0ed      	beq.n	800ca64 <HAL_RCC_OscConfig+0x388>
 800ca88:	e015      	b.n	800cab6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca8a:	f7fc ff67 	bl	800995c <HAL_GetTick>
 800ca8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ca90:	e00a      	b.n	800caa8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ca92:	f7fc ff63 	bl	800995c <HAL_GetTick>
 800ca96:	4602      	mov	r2, r0
 800ca98:	693b      	ldr	r3, [r7, #16]
 800ca9a:	1ad3      	subs	r3, r2, r3
 800ca9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800caa0:	4293      	cmp	r3, r2
 800caa2:	d901      	bls.n	800caa8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800caa4:	2303      	movs	r3, #3
 800caa6:	e121      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800caa8:	4b3a      	ldr	r3, [pc, #232]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800caaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800caae:	f003 0302 	and.w	r3, r3, #2
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d1ed      	bne.n	800ca92 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800cab6:	7ffb      	ldrb	r3, [r7, #31]
 800cab8:	2b01      	cmp	r3, #1
 800caba:	d105      	bne.n	800cac8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cabc:	4b35      	ldr	r3, [pc, #212]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cabe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cac0:	4a34      	ldr	r2, [pc, #208]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cac2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cac6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	f003 0320 	and.w	r3, r3, #32
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d03c      	beq.n	800cb4e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	699b      	ldr	r3, [r3, #24]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d01c      	beq.n	800cb16 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800cadc:	4b2d      	ldr	r3, [pc, #180]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cade:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cae2:	4a2c      	ldr	r2, [pc, #176]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cae4:	f043 0301 	orr.w	r3, r3, #1
 800cae8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800caec:	f7fc ff36 	bl	800995c <HAL_GetTick>
 800caf0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800caf2:	e008      	b.n	800cb06 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800caf4:	f7fc ff32 	bl	800995c <HAL_GetTick>
 800caf8:	4602      	mov	r2, r0
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	1ad3      	subs	r3, r2, r3
 800cafe:	2b02      	cmp	r3, #2
 800cb00:	d901      	bls.n	800cb06 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800cb02:	2303      	movs	r3, #3
 800cb04:	e0f2      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800cb06:	4b23      	ldr	r3, [pc, #140]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cb08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cb0c:	f003 0302 	and.w	r3, r3, #2
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d0ef      	beq.n	800caf4 <HAL_RCC_OscConfig+0x418>
 800cb14:	e01b      	b.n	800cb4e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800cb16:	4b1f      	ldr	r3, [pc, #124]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cb18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cb1c:	4a1d      	ldr	r2, [pc, #116]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cb1e:	f023 0301 	bic.w	r3, r3, #1
 800cb22:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb26:	f7fc ff19 	bl	800995c <HAL_GetTick>
 800cb2a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cb2c:	e008      	b.n	800cb40 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cb2e:	f7fc ff15 	bl	800995c <HAL_GetTick>
 800cb32:	4602      	mov	r2, r0
 800cb34:	693b      	ldr	r3, [r7, #16]
 800cb36:	1ad3      	subs	r3, r2, r3
 800cb38:	2b02      	cmp	r3, #2
 800cb3a:	d901      	bls.n	800cb40 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800cb3c:	2303      	movs	r3, #3
 800cb3e:	e0d5      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cb40:	4b14      	ldr	r3, [pc, #80]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cb42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800cb46:	f003 0302 	and.w	r3, r3, #2
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d1ef      	bne.n	800cb2e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	69db      	ldr	r3, [r3, #28]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	f000 80c9 	beq.w	800ccea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cb58:	4b0e      	ldr	r3, [pc, #56]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cb5a:	689b      	ldr	r3, [r3, #8]
 800cb5c:	f003 030c 	and.w	r3, r3, #12
 800cb60:	2b0c      	cmp	r3, #12
 800cb62:	f000 8083 	beq.w	800cc6c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	69db      	ldr	r3, [r3, #28]
 800cb6a:	2b02      	cmp	r3, #2
 800cb6c:	d15e      	bne.n	800cc2c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cb6e:	4b09      	ldr	r3, [pc, #36]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	4a08      	ldr	r2, [pc, #32]	@ (800cb94 <HAL_RCC_OscConfig+0x4b8>)
 800cb74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cb78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb7a:	f7fc feef 	bl	800995c <HAL_GetTick>
 800cb7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cb80:	e00c      	b.n	800cb9c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cb82:	f7fc feeb 	bl	800995c <HAL_GetTick>
 800cb86:	4602      	mov	r2, r0
 800cb88:	693b      	ldr	r3, [r7, #16]
 800cb8a:	1ad3      	subs	r3, r2, r3
 800cb8c:	2b02      	cmp	r3, #2
 800cb8e:	d905      	bls.n	800cb9c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800cb90:	2303      	movs	r3, #3
 800cb92:	e0ab      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
 800cb94:	40021000 	.word	0x40021000
 800cb98:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cb9c:	4b55      	ldr	r3, [pc, #340]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cba4:	2b00      	cmp	r3, #0
 800cba6:	d1ec      	bne.n	800cb82 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cba8:	4b52      	ldr	r3, [pc, #328]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cbaa:	68da      	ldr	r2, [r3, #12]
 800cbac:	4b52      	ldr	r3, [pc, #328]	@ (800ccf8 <HAL_RCC_OscConfig+0x61c>)
 800cbae:	4013      	ands	r3, r2
 800cbb0:	687a      	ldr	r2, [r7, #4]
 800cbb2:	6a11      	ldr	r1, [r2, #32]
 800cbb4:	687a      	ldr	r2, [r7, #4]
 800cbb6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800cbb8:	3a01      	subs	r2, #1
 800cbba:	0112      	lsls	r2, r2, #4
 800cbbc:	4311      	orrs	r1, r2
 800cbbe:	687a      	ldr	r2, [r7, #4]
 800cbc0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800cbc2:	0212      	lsls	r2, r2, #8
 800cbc4:	4311      	orrs	r1, r2
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800cbca:	0852      	lsrs	r2, r2, #1
 800cbcc:	3a01      	subs	r2, #1
 800cbce:	0552      	lsls	r2, r2, #21
 800cbd0:	4311      	orrs	r1, r2
 800cbd2:	687a      	ldr	r2, [r7, #4]
 800cbd4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800cbd6:	0852      	lsrs	r2, r2, #1
 800cbd8:	3a01      	subs	r2, #1
 800cbda:	0652      	lsls	r2, r2, #25
 800cbdc:	4311      	orrs	r1, r2
 800cbde:	687a      	ldr	r2, [r7, #4]
 800cbe0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800cbe2:	06d2      	lsls	r2, r2, #27
 800cbe4:	430a      	orrs	r2, r1
 800cbe6:	4943      	ldr	r1, [pc, #268]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cbe8:	4313      	orrs	r3, r2
 800cbea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cbec:	4b41      	ldr	r3, [pc, #260]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	4a40      	ldr	r2, [pc, #256]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cbf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cbf6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cbf8:	4b3e      	ldr	r3, [pc, #248]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cbfa:	68db      	ldr	r3, [r3, #12]
 800cbfc:	4a3d      	ldr	r2, [pc, #244]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cbfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cc02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc04:	f7fc feaa 	bl	800995c <HAL_GetTick>
 800cc08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cc0a:	e008      	b.n	800cc1e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cc0c:	f7fc fea6 	bl	800995c <HAL_GetTick>
 800cc10:	4602      	mov	r2, r0
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	1ad3      	subs	r3, r2, r3
 800cc16:	2b02      	cmp	r3, #2
 800cc18:	d901      	bls.n	800cc1e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800cc1a:	2303      	movs	r3, #3
 800cc1c:	e066      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cc1e:	4b35      	ldr	r3, [pc, #212]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d0f0      	beq.n	800cc0c <HAL_RCC_OscConfig+0x530>
 800cc2a:	e05e      	b.n	800ccea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cc2c:	4b31      	ldr	r3, [pc, #196]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	4a30      	ldr	r2, [pc, #192]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cc32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800cc36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc38:	f7fc fe90 	bl	800995c <HAL_GetTick>
 800cc3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cc3e:	e008      	b.n	800cc52 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cc40:	f7fc fe8c 	bl	800995c <HAL_GetTick>
 800cc44:	4602      	mov	r2, r0
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	1ad3      	subs	r3, r2, r3
 800cc4a:	2b02      	cmp	r3, #2
 800cc4c:	d901      	bls.n	800cc52 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800cc4e:	2303      	movs	r3, #3
 800cc50:	e04c      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cc52:	4b28      	ldr	r3, [pc, #160]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d1f0      	bne.n	800cc40 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800cc5e:	4b25      	ldr	r3, [pc, #148]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cc60:	68da      	ldr	r2, [r3, #12]
 800cc62:	4924      	ldr	r1, [pc, #144]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cc64:	4b25      	ldr	r3, [pc, #148]	@ (800ccfc <HAL_RCC_OscConfig+0x620>)
 800cc66:	4013      	ands	r3, r2
 800cc68:	60cb      	str	r3, [r1, #12]
 800cc6a:	e03e      	b.n	800ccea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	69db      	ldr	r3, [r3, #28]
 800cc70:	2b01      	cmp	r3, #1
 800cc72:	d101      	bne.n	800cc78 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800cc74:	2301      	movs	r3, #1
 800cc76:	e039      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800cc78:	4b1e      	ldr	r3, [pc, #120]	@ (800ccf4 <HAL_RCC_OscConfig+0x618>)
 800cc7a:	68db      	ldr	r3, [r3, #12]
 800cc7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cc7e:	697b      	ldr	r3, [r7, #20]
 800cc80:	f003 0203 	and.w	r2, r3, #3
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	6a1b      	ldr	r3, [r3, #32]
 800cc88:	429a      	cmp	r2, r3
 800cc8a:	d12c      	bne.n	800cce6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cc8c:	697b      	ldr	r3, [r7, #20]
 800cc8e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc96:	3b01      	subs	r3, #1
 800cc98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cc9a:	429a      	cmp	r2, r3
 800cc9c:	d123      	bne.n	800cce6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800cc9e:	697b      	ldr	r3, [r7, #20]
 800cca0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cca8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ccaa:	429a      	cmp	r2, r3
 800ccac:	d11b      	bne.n	800cce6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ccae:	697b      	ldr	r3, [r7, #20]
 800ccb0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccb8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d113      	bne.n	800cce6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ccbe:	697b      	ldr	r3, [r7, #20]
 800ccc0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ccc8:	085b      	lsrs	r3, r3, #1
 800ccca:	3b01      	subs	r3, #1
 800cccc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ccce:	429a      	cmp	r2, r3
 800ccd0:	d109      	bne.n	800cce6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ccd2:	697b      	ldr	r3, [r7, #20]
 800ccd4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccdc:	085b      	lsrs	r3, r3, #1
 800ccde:	3b01      	subs	r3, #1
 800cce0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cce2:	429a      	cmp	r2, r3
 800cce4:	d001      	beq.n	800ccea <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800cce6:	2301      	movs	r3, #1
 800cce8:	e000      	b.n	800ccec <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800ccea:	2300      	movs	r3, #0
}
 800ccec:	4618      	mov	r0, r3
 800ccee:	3720      	adds	r7, #32
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}
 800ccf4:	40021000 	.word	0x40021000
 800ccf8:	019f800c 	.word	0x019f800c
 800ccfc:	feeefffc 	.word	0xfeeefffc

0800cd00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b086      	sub	sp, #24
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
 800cd08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d101      	bne.n	800cd18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800cd14:	2301      	movs	r3, #1
 800cd16:	e11e      	b.n	800cf56 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800cd18:	4b91      	ldr	r3, [pc, #580]	@ (800cf60 <HAL_RCC_ClockConfig+0x260>)
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	f003 030f 	and.w	r3, r3, #15
 800cd20:	683a      	ldr	r2, [r7, #0]
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d910      	bls.n	800cd48 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cd26:	4b8e      	ldr	r3, [pc, #568]	@ (800cf60 <HAL_RCC_ClockConfig+0x260>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	f023 020f 	bic.w	r2, r3, #15
 800cd2e:	498c      	ldr	r1, [pc, #560]	@ (800cf60 <HAL_RCC_ClockConfig+0x260>)
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	4313      	orrs	r3, r2
 800cd34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cd36:	4b8a      	ldr	r3, [pc, #552]	@ (800cf60 <HAL_RCC_ClockConfig+0x260>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	f003 030f 	and.w	r3, r3, #15
 800cd3e:	683a      	ldr	r2, [r7, #0]
 800cd40:	429a      	cmp	r2, r3
 800cd42:	d001      	beq.n	800cd48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800cd44:	2301      	movs	r3, #1
 800cd46:	e106      	b.n	800cf56 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	f003 0301 	and.w	r3, r3, #1
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d073      	beq.n	800ce3c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	685b      	ldr	r3, [r3, #4]
 800cd58:	2b03      	cmp	r3, #3
 800cd5a:	d129      	bne.n	800cdb0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cd5c:	4b81      	ldr	r3, [pc, #516]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d101      	bne.n	800cd6c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800cd68:	2301      	movs	r3, #1
 800cd6a:	e0f4      	b.n	800cf56 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800cd6c:	f000 f9d0 	bl	800d110 <RCC_GetSysClockFreqFromPLLSource>
 800cd70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800cd72:	693b      	ldr	r3, [r7, #16]
 800cd74:	4a7c      	ldr	r2, [pc, #496]	@ (800cf68 <HAL_RCC_ClockConfig+0x268>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d93f      	bls.n	800cdfa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cd7a:	4b7a      	ldr	r3, [pc, #488]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cd7c:	689b      	ldr	r3, [r3, #8]
 800cd7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d009      	beq.n	800cd9a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d033      	beq.n	800cdfa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d12f      	bne.n	800cdfa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800cd9a:	4b72      	ldr	r3, [pc, #456]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cd9c:	689b      	ldr	r3, [r3, #8]
 800cd9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cda2:	4a70      	ldr	r2, [pc, #448]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cda4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cda8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800cdaa:	2380      	movs	r3, #128	@ 0x80
 800cdac:	617b      	str	r3, [r7, #20]
 800cdae:	e024      	b.n	800cdfa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	685b      	ldr	r3, [r3, #4]
 800cdb4:	2b02      	cmp	r3, #2
 800cdb6:	d107      	bne.n	800cdc8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cdb8:	4b6a      	ldr	r3, [pc, #424]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d109      	bne.n	800cdd8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800cdc4:	2301      	movs	r3, #1
 800cdc6:	e0c6      	b.n	800cf56 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cdc8:	4b66      	ldr	r3, [pc, #408]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d101      	bne.n	800cdd8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	e0be      	b.n	800cf56 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800cdd8:	f000 f8ce 	bl	800cf78 <HAL_RCC_GetSysClockFreq>
 800cddc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800cdde:	693b      	ldr	r3, [r7, #16]
 800cde0:	4a61      	ldr	r2, [pc, #388]	@ (800cf68 <HAL_RCC_ClockConfig+0x268>)
 800cde2:	4293      	cmp	r3, r2
 800cde4:	d909      	bls.n	800cdfa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800cde6:	4b5f      	ldr	r3, [pc, #380]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cde8:	689b      	ldr	r3, [r3, #8]
 800cdea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cdee:	4a5d      	ldr	r2, [pc, #372]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cdf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdf4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800cdf6:	2380      	movs	r3, #128	@ 0x80
 800cdf8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cdfa:	4b5a      	ldr	r3, [pc, #360]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cdfc:	689b      	ldr	r3, [r3, #8]
 800cdfe:	f023 0203 	bic.w	r2, r3, #3
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	685b      	ldr	r3, [r3, #4]
 800ce06:	4957      	ldr	r1, [pc, #348]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce08:	4313      	orrs	r3, r2
 800ce0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ce0c:	f7fc fda6 	bl	800995c <HAL_GetTick>
 800ce10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ce12:	e00a      	b.n	800ce2a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ce14:	f7fc fda2 	bl	800995c <HAL_GetTick>
 800ce18:	4602      	mov	r2, r0
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	1ad3      	subs	r3, r2, r3
 800ce1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ce22:	4293      	cmp	r3, r2
 800ce24:	d901      	bls.n	800ce2a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800ce26:	2303      	movs	r3, #3
 800ce28:	e095      	b.n	800cf56 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ce2a:	4b4e      	ldr	r3, [pc, #312]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce2c:	689b      	ldr	r3, [r3, #8]
 800ce2e:	f003 020c 	and.w	r2, r3, #12
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	685b      	ldr	r3, [r3, #4]
 800ce36:	009b      	lsls	r3, r3, #2
 800ce38:	429a      	cmp	r2, r3
 800ce3a:	d1eb      	bne.n	800ce14 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	f003 0302 	and.w	r3, r3, #2
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d023      	beq.n	800ce90 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	f003 0304 	and.w	r3, r3, #4
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d005      	beq.n	800ce60 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ce54:	4b43      	ldr	r3, [pc, #268]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce56:	689b      	ldr	r3, [r3, #8]
 800ce58:	4a42      	ldr	r2, [pc, #264]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ce5e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	f003 0308 	and.w	r3, r3, #8
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d007      	beq.n	800ce7c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800ce6c:	4b3d      	ldr	r3, [pc, #244]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce6e:	689b      	ldr	r3, [r3, #8]
 800ce70:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ce74:	4a3b      	ldr	r2, [pc, #236]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800ce7a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ce7c:	4b39      	ldr	r3, [pc, #228]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce7e:	689b      	ldr	r3, [r3, #8]
 800ce80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	689b      	ldr	r3, [r3, #8]
 800ce88:	4936      	ldr	r1, [pc, #216]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce8a:	4313      	orrs	r3, r2
 800ce8c:	608b      	str	r3, [r1, #8]
 800ce8e:	e008      	b.n	800cea2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	2b80      	cmp	r3, #128	@ 0x80
 800ce94:	d105      	bne.n	800cea2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800ce96:	4b33      	ldr	r3, [pc, #204]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce98:	689b      	ldr	r3, [r3, #8]
 800ce9a:	4a32      	ldr	r2, [pc, #200]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800ce9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cea0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800cea2:	4b2f      	ldr	r3, [pc, #188]	@ (800cf60 <HAL_RCC_ClockConfig+0x260>)
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	f003 030f 	and.w	r3, r3, #15
 800ceaa:	683a      	ldr	r2, [r7, #0]
 800ceac:	429a      	cmp	r2, r3
 800ceae:	d21d      	bcs.n	800ceec <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ceb0:	4b2b      	ldr	r3, [pc, #172]	@ (800cf60 <HAL_RCC_ClockConfig+0x260>)
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f023 020f 	bic.w	r2, r3, #15
 800ceb8:	4929      	ldr	r1, [pc, #164]	@ (800cf60 <HAL_RCC_ClockConfig+0x260>)
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	4313      	orrs	r3, r2
 800cebe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800cec0:	f7fc fd4c 	bl	800995c <HAL_GetTick>
 800cec4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cec6:	e00a      	b.n	800cede <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cec8:	f7fc fd48 	bl	800995c <HAL_GetTick>
 800cecc:	4602      	mov	r2, r0
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	1ad3      	subs	r3, r2, r3
 800ced2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ced6:	4293      	cmp	r3, r2
 800ced8:	d901      	bls.n	800cede <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800ceda:	2303      	movs	r3, #3
 800cedc:	e03b      	b.n	800cf56 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cede:	4b20      	ldr	r3, [pc, #128]	@ (800cf60 <HAL_RCC_ClockConfig+0x260>)
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f003 030f 	and.w	r3, r3, #15
 800cee6:	683a      	ldr	r2, [r7, #0]
 800cee8:	429a      	cmp	r2, r3
 800ceea:	d1ed      	bne.n	800cec8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	f003 0304 	and.w	r3, r3, #4
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d008      	beq.n	800cf0a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800cef8:	4b1a      	ldr	r3, [pc, #104]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cefa:	689b      	ldr	r3, [r3, #8]
 800cefc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	68db      	ldr	r3, [r3, #12]
 800cf04:	4917      	ldr	r1, [pc, #92]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cf06:	4313      	orrs	r3, r2
 800cf08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	f003 0308 	and.w	r3, r3, #8
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d009      	beq.n	800cf2a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800cf16:	4b13      	ldr	r3, [pc, #76]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cf18:	689b      	ldr	r3, [r3, #8]
 800cf1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	691b      	ldr	r3, [r3, #16]
 800cf22:	00db      	lsls	r3, r3, #3
 800cf24:	490f      	ldr	r1, [pc, #60]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cf26:	4313      	orrs	r3, r2
 800cf28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800cf2a:	f000 f825 	bl	800cf78 <HAL_RCC_GetSysClockFreq>
 800cf2e:	4602      	mov	r2, r0
 800cf30:	4b0c      	ldr	r3, [pc, #48]	@ (800cf64 <HAL_RCC_ClockConfig+0x264>)
 800cf32:	689b      	ldr	r3, [r3, #8]
 800cf34:	091b      	lsrs	r3, r3, #4
 800cf36:	f003 030f 	and.w	r3, r3, #15
 800cf3a:	490c      	ldr	r1, [pc, #48]	@ (800cf6c <HAL_RCC_ClockConfig+0x26c>)
 800cf3c:	5ccb      	ldrb	r3, [r1, r3]
 800cf3e:	f003 031f 	and.w	r3, r3, #31
 800cf42:	fa22 f303 	lsr.w	r3, r2, r3
 800cf46:	4a0a      	ldr	r2, [pc, #40]	@ (800cf70 <HAL_RCC_ClockConfig+0x270>)
 800cf48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800cf4a:	4b0a      	ldr	r3, [pc, #40]	@ (800cf74 <HAL_RCC_ClockConfig+0x274>)
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f7fb fb3c 	bl	80085cc <HAL_InitTick>
 800cf54:	4603      	mov	r3, r0
}
 800cf56:	4618      	mov	r0, r3
 800cf58:	3718      	adds	r7, #24
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	bf00      	nop
 800cf60:	40022000 	.word	0x40022000
 800cf64:	40021000 	.word	0x40021000
 800cf68:	04c4b400 	.word	0x04c4b400
 800cf6c:	080178ec 	.word	0x080178ec
 800cf70:	20000050 	.word	0x20000050
 800cf74:	20000054 	.word	0x20000054

0800cf78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800cf78:	b480      	push	{r7}
 800cf7a:	b087      	sub	sp, #28
 800cf7c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800cf7e:	4b2c      	ldr	r3, [pc, #176]	@ (800d030 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cf80:	689b      	ldr	r3, [r3, #8]
 800cf82:	f003 030c 	and.w	r3, r3, #12
 800cf86:	2b04      	cmp	r3, #4
 800cf88:	d102      	bne.n	800cf90 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800cf8a:	4b2a      	ldr	r3, [pc, #168]	@ (800d034 <HAL_RCC_GetSysClockFreq+0xbc>)
 800cf8c:	613b      	str	r3, [r7, #16]
 800cf8e:	e047      	b.n	800d020 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800cf90:	4b27      	ldr	r3, [pc, #156]	@ (800d030 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cf92:	689b      	ldr	r3, [r3, #8]
 800cf94:	f003 030c 	and.w	r3, r3, #12
 800cf98:	2b08      	cmp	r3, #8
 800cf9a:	d102      	bne.n	800cfa2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800cf9c:	4b26      	ldr	r3, [pc, #152]	@ (800d038 <HAL_RCC_GetSysClockFreq+0xc0>)
 800cf9e:	613b      	str	r3, [r7, #16]
 800cfa0:	e03e      	b.n	800d020 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800cfa2:	4b23      	ldr	r3, [pc, #140]	@ (800d030 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cfa4:	689b      	ldr	r3, [r3, #8]
 800cfa6:	f003 030c 	and.w	r3, r3, #12
 800cfaa:	2b0c      	cmp	r3, #12
 800cfac:	d136      	bne.n	800d01c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800cfae:	4b20      	ldr	r3, [pc, #128]	@ (800d030 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cfb0:	68db      	ldr	r3, [r3, #12]
 800cfb2:	f003 0303 	and.w	r3, r3, #3
 800cfb6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800cfb8:	4b1d      	ldr	r3, [pc, #116]	@ (800d030 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cfba:	68db      	ldr	r3, [r3, #12]
 800cfbc:	091b      	lsrs	r3, r3, #4
 800cfbe:	f003 030f 	and.w	r3, r3, #15
 800cfc2:	3301      	adds	r3, #1
 800cfc4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	2b03      	cmp	r3, #3
 800cfca:	d10c      	bne.n	800cfe6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cfcc:	4a1a      	ldr	r2, [pc, #104]	@ (800d038 <HAL_RCC_GetSysClockFreq+0xc0>)
 800cfce:	68bb      	ldr	r3, [r7, #8]
 800cfd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfd4:	4a16      	ldr	r2, [pc, #88]	@ (800d030 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cfd6:	68d2      	ldr	r2, [r2, #12]
 800cfd8:	0a12      	lsrs	r2, r2, #8
 800cfda:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cfde:	fb02 f303 	mul.w	r3, r2, r3
 800cfe2:	617b      	str	r3, [r7, #20]
      break;
 800cfe4:	e00c      	b.n	800d000 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800cfe6:	4a13      	ldr	r2, [pc, #76]	@ (800d034 <HAL_RCC_GetSysClockFreq+0xbc>)
 800cfe8:	68bb      	ldr	r3, [r7, #8]
 800cfea:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfee:	4a10      	ldr	r2, [pc, #64]	@ (800d030 <HAL_RCC_GetSysClockFreq+0xb8>)
 800cff0:	68d2      	ldr	r2, [r2, #12]
 800cff2:	0a12      	lsrs	r2, r2, #8
 800cff4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800cff8:	fb02 f303 	mul.w	r3, r2, r3
 800cffc:	617b      	str	r3, [r7, #20]
      break;
 800cffe:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d000:	4b0b      	ldr	r3, [pc, #44]	@ (800d030 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d002:	68db      	ldr	r3, [r3, #12]
 800d004:	0e5b      	lsrs	r3, r3, #25
 800d006:	f003 0303 	and.w	r3, r3, #3
 800d00a:	3301      	adds	r3, #1
 800d00c:	005b      	lsls	r3, r3, #1
 800d00e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d010:	697a      	ldr	r2, [r7, #20]
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	fbb2 f3f3 	udiv	r3, r2, r3
 800d018:	613b      	str	r3, [r7, #16]
 800d01a:	e001      	b.n	800d020 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d01c:	2300      	movs	r3, #0
 800d01e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d020:	693b      	ldr	r3, [r7, #16]
}
 800d022:	4618      	mov	r0, r3
 800d024:	371c      	adds	r7, #28
 800d026:	46bd      	mov	sp, r7
 800d028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02c:	4770      	bx	lr
 800d02e:	bf00      	nop
 800d030:	40021000 	.word	0x40021000
 800d034:	00f42400 	.word	0x00f42400
 800d038:	007a1200 	.word	0x007a1200

0800d03c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d03c:	b480      	push	{r7}
 800d03e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d040:	4b03      	ldr	r3, [pc, #12]	@ (800d050 <HAL_RCC_GetHCLKFreq+0x14>)
 800d042:	681b      	ldr	r3, [r3, #0]
}
 800d044:	4618      	mov	r0, r3
 800d046:	46bd      	mov	sp, r7
 800d048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04c:	4770      	bx	lr
 800d04e:	bf00      	nop
 800d050:	20000050 	.word	0x20000050

0800d054 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d054:	b580      	push	{r7, lr}
 800d056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d058:	f7ff fff0 	bl	800d03c <HAL_RCC_GetHCLKFreq>
 800d05c:	4602      	mov	r2, r0
 800d05e:	4b06      	ldr	r3, [pc, #24]	@ (800d078 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d060:	689b      	ldr	r3, [r3, #8]
 800d062:	0a1b      	lsrs	r3, r3, #8
 800d064:	f003 0307 	and.w	r3, r3, #7
 800d068:	4904      	ldr	r1, [pc, #16]	@ (800d07c <HAL_RCC_GetPCLK1Freq+0x28>)
 800d06a:	5ccb      	ldrb	r3, [r1, r3]
 800d06c:	f003 031f 	and.w	r3, r3, #31
 800d070:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d074:	4618      	mov	r0, r3
 800d076:	bd80      	pop	{r7, pc}
 800d078:	40021000 	.word	0x40021000
 800d07c:	080178fc 	.word	0x080178fc

0800d080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d080:	b580      	push	{r7, lr}
 800d082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d084:	f7ff ffda 	bl	800d03c <HAL_RCC_GetHCLKFreq>
 800d088:	4602      	mov	r2, r0
 800d08a:	4b06      	ldr	r3, [pc, #24]	@ (800d0a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d08c:	689b      	ldr	r3, [r3, #8]
 800d08e:	0adb      	lsrs	r3, r3, #11
 800d090:	f003 0307 	and.w	r3, r3, #7
 800d094:	4904      	ldr	r1, [pc, #16]	@ (800d0a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d096:	5ccb      	ldrb	r3, [r1, r3]
 800d098:	f003 031f 	and.w	r3, r3, #31
 800d09c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	bd80      	pop	{r7, pc}
 800d0a4:	40021000 	.word	0x40021000
 800d0a8:	080178fc 	.word	0x080178fc

0800d0ac <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d0ac:	b480      	push	{r7}
 800d0ae:	b083      	sub	sp, #12
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6078      	str	r0, [r7, #4]
 800d0b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	220f      	movs	r2, #15
 800d0ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800d0bc:	4b12      	ldr	r3, [pc, #72]	@ (800d108 <HAL_RCC_GetClockConfig+0x5c>)
 800d0be:	689b      	ldr	r3, [r3, #8]
 800d0c0:	f003 0203 	and.w	r2, r3, #3
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800d0c8:	4b0f      	ldr	r3, [pc, #60]	@ (800d108 <HAL_RCC_GetClockConfig+0x5c>)
 800d0ca:	689b      	ldr	r3, [r3, #8]
 800d0cc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800d0d4:	4b0c      	ldr	r3, [pc, #48]	@ (800d108 <HAL_RCC_GetClockConfig+0x5c>)
 800d0d6:	689b      	ldr	r3, [r3, #8]
 800d0d8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800d0e0:	4b09      	ldr	r3, [pc, #36]	@ (800d108 <HAL_RCC_GetClockConfig+0x5c>)
 800d0e2:	689b      	ldr	r3, [r3, #8]
 800d0e4:	08db      	lsrs	r3, r3, #3
 800d0e6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800d0ee:	4b07      	ldr	r3, [pc, #28]	@ (800d10c <HAL_RCC_GetClockConfig+0x60>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	f003 020f 	and.w	r2, r3, #15
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	601a      	str	r2, [r3, #0]
}
 800d0fa:	bf00      	nop
 800d0fc:	370c      	adds	r7, #12
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr
 800d106:	bf00      	nop
 800d108:	40021000 	.word	0x40021000
 800d10c:	40022000 	.word	0x40022000

0800d110 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800d110:	b480      	push	{r7}
 800d112:	b087      	sub	sp, #28
 800d114:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d116:	4b1e      	ldr	r3, [pc, #120]	@ (800d190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d118:	68db      	ldr	r3, [r3, #12]
 800d11a:	f003 0303 	and.w	r3, r3, #3
 800d11e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d120:	4b1b      	ldr	r3, [pc, #108]	@ (800d190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d122:	68db      	ldr	r3, [r3, #12]
 800d124:	091b      	lsrs	r3, r3, #4
 800d126:	f003 030f 	and.w	r3, r3, #15
 800d12a:	3301      	adds	r3, #1
 800d12c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800d12e:	693b      	ldr	r3, [r7, #16]
 800d130:	2b03      	cmp	r3, #3
 800d132:	d10c      	bne.n	800d14e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d134:	4a17      	ldr	r2, [pc, #92]	@ (800d194 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	fbb2 f3f3 	udiv	r3, r2, r3
 800d13c:	4a14      	ldr	r2, [pc, #80]	@ (800d190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d13e:	68d2      	ldr	r2, [r2, #12]
 800d140:	0a12      	lsrs	r2, r2, #8
 800d142:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d146:	fb02 f303 	mul.w	r3, r2, r3
 800d14a:	617b      	str	r3, [r7, #20]
    break;
 800d14c:	e00c      	b.n	800d168 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d14e:	4a12      	ldr	r2, [pc, #72]	@ (800d198 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	fbb2 f3f3 	udiv	r3, r2, r3
 800d156:	4a0e      	ldr	r2, [pc, #56]	@ (800d190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d158:	68d2      	ldr	r2, [r2, #12]
 800d15a:	0a12      	lsrs	r2, r2, #8
 800d15c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d160:	fb02 f303 	mul.w	r3, r2, r3
 800d164:	617b      	str	r3, [r7, #20]
    break;
 800d166:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d168:	4b09      	ldr	r3, [pc, #36]	@ (800d190 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d16a:	68db      	ldr	r3, [r3, #12]
 800d16c:	0e5b      	lsrs	r3, r3, #25
 800d16e:	f003 0303 	and.w	r3, r3, #3
 800d172:	3301      	adds	r3, #1
 800d174:	005b      	lsls	r3, r3, #1
 800d176:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800d178:	697a      	ldr	r2, [r7, #20]
 800d17a:	68bb      	ldr	r3, [r7, #8]
 800d17c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d180:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800d182:	687b      	ldr	r3, [r7, #4]
}
 800d184:	4618      	mov	r0, r3
 800d186:	371c      	adds	r7, #28
 800d188:	46bd      	mov	sp, r7
 800d18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18e:	4770      	bx	lr
 800d190:	40021000 	.word	0x40021000
 800d194:	007a1200 	.word	0x007a1200
 800d198:	00f42400 	.word	0x00f42400

0800d19c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b086      	sub	sp, #24
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	f000 8098 	beq.w	800d2ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d1be:	4b43      	ldr	r3, [pc, #268]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d10d      	bne.n	800d1e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d1ca:	4b40      	ldr	r3, [pc, #256]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1ce:	4a3f      	ldr	r2, [pc, #252]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d1d4:	6593      	str	r3, [r2, #88]	@ 0x58
 800d1d6:	4b3d      	ldr	r3, [pc, #244]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d1d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d1de:	60bb      	str	r3, [r7, #8]
 800d1e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d1e6:	4b3a      	ldr	r3, [pc, #232]	@ (800d2d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	4a39      	ldr	r2, [pc, #228]	@ (800d2d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d1ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d1f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d1f2:	f7fc fbb3 	bl	800995c <HAL_GetTick>
 800d1f6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d1f8:	e009      	b.n	800d20e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d1fa:	f7fc fbaf 	bl	800995c <HAL_GetTick>
 800d1fe:	4602      	mov	r2, r0
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	1ad3      	subs	r3, r2, r3
 800d204:	2b02      	cmp	r3, #2
 800d206:	d902      	bls.n	800d20e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800d208:	2303      	movs	r3, #3
 800d20a:	74fb      	strb	r3, [r7, #19]
        break;
 800d20c:	e005      	b.n	800d21a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d20e:	4b30      	ldr	r3, [pc, #192]	@ (800d2d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d216:	2b00      	cmp	r3, #0
 800d218:	d0ef      	beq.n	800d1fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800d21a:	7cfb      	ldrb	r3, [r7, #19]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d159      	bne.n	800d2d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d220:	4b2a      	ldr	r3, [pc, #168]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d226:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d22a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d22c:	697b      	ldr	r3, [r7, #20]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d01e      	beq.n	800d270 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d236:	697a      	ldr	r2, [r7, #20]
 800d238:	429a      	cmp	r2, r3
 800d23a:	d019      	beq.n	800d270 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d23c:	4b23      	ldr	r3, [pc, #140]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d23e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d246:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d248:	4b20      	ldr	r3, [pc, #128]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d24a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d24e:	4a1f      	ldr	r2, [pc, #124]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d258:	4b1c      	ldr	r3, [pc, #112]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d25a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d25e:	4a1b      	ldr	r2, [pc, #108]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d260:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d264:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d268:	4a18      	ldr	r2, [pc, #96]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d26a:	697b      	ldr	r3, [r7, #20]
 800d26c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d270:	697b      	ldr	r3, [r7, #20]
 800d272:	f003 0301 	and.w	r3, r3, #1
 800d276:	2b00      	cmp	r3, #0
 800d278:	d016      	beq.n	800d2a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d27a:	f7fc fb6f 	bl	800995c <HAL_GetTick>
 800d27e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d280:	e00b      	b.n	800d29a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d282:	f7fc fb6b 	bl	800995c <HAL_GetTick>
 800d286:	4602      	mov	r2, r0
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	1ad3      	subs	r3, r2, r3
 800d28c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d290:	4293      	cmp	r3, r2
 800d292:	d902      	bls.n	800d29a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800d294:	2303      	movs	r3, #3
 800d296:	74fb      	strb	r3, [r7, #19]
            break;
 800d298:	e006      	b.n	800d2a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d29a:	4b0c      	ldr	r3, [pc, #48]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d29c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2a0:	f003 0302 	and.w	r3, r3, #2
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d0ec      	beq.n	800d282 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800d2a8:	7cfb      	ldrb	r3, [r7, #19]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d10b      	bne.n	800d2c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d2ae:	4b07      	ldr	r3, [pc, #28]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d2b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2bc:	4903      	ldr	r1, [pc, #12]	@ (800d2cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d2be:	4313      	orrs	r3, r2
 800d2c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800d2c4:	e008      	b.n	800d2d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d2c6:	7cfb      	ldrb	r3, [r7, #19]
 800d2c8:	74bb      	strb	r3, [r7, #18]
 800d2ca:	e005      	b.n	800d2d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800d2cc:	40021000 	.word	0x40021000
 800d2d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2d4:	7cfb      	ldrb	r3, [r7, #19]
 800d2d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d2d8:	7c7b      	ldrb	r3, [r7, #17]
 800d2da:	2b01      	cmp	r3, #1
 800d2dc:	d105      	bne.n	800d2ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d2de:	4ba7      	ldr	r3, [pc, #668]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d2e2:	4aa6      	ldr	r2, [pc, #664]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d2e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	f003 0301 	and.w	r3, r3, #1
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d00a      	beq.n	800d30c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d2f6:	4ba1      	ldr	r3, [pc, #644]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d2f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2fc:	f023 0203 	bic.w	r2, r3, #3
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	685b      	ldr	r3, [r3, #4]
 800d304:	499d      	ldr	r1, [pc, #628]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d306:	4313      	orrs	r3, r2
 800d308:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	f003 0302 	and.w	r3, r3, #2
 800d314:	2b00      	cmp	r3, #0
 800d316:	d00a      	beq.n	800d32e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d318:	4b98      	ldr	r3, [pc, #608]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d31a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d31e:	f023 020c 	bic.w	r2, r3, #12
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	689b      	ldr	r3, [r3, #8]
 800d326:	4995      	ldr	r1, [pc, #596]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d328:	4313      	orrs	r3, r2
 800d32a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	f003 0304 	and.w	r3, r3, #4
 800d336:	2b00      	cmp	r3, #0
 800d338:	d00a      	beq.n	800d350 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d33a:	4b90      	ldr	r3, [pc, #576]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d33c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d340:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	68db      	ldr	r3, [r3, #12]
 800d348:	498c      	ldr	r1, [pc, #560]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d34a:	4313      	orrs	r3, r2
 800d34c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	f003 0308 	and.w	r3, r3, #8
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d00a      	beq.n	800d372 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d35c:	4b87      	ldr	r3, [pc, #540]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d35e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d362:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	691b      	ldr	r3, [r3, #16]
 800d36a:	4984      	ldr	r1, [pc, #528]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d36c:	4313      	orrs	r3, r2
 800d36e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	f003 0310 	and.w	r3, r3, #16
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d00a      	beq.n	800d394 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d37e:	4b7f      	ldr	r3, [pc, #508]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d384:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	695b      	ldr	r3, [r3, #20]
 800d38c:	497b      	ldr	r1, [pc, #492]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d38e:	4313      	orrs	r3, r2
 800d390:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	f003 0320 	and.w	r3, r3, #32
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d00a      	beq.n	800d3b6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d3a0:	4b76      	ldr	r3, [pc, #472]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	699b      	ldr	r3, [r3, #24]
 800d3ae:	4973      	ldr	r1, [pc, #460]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3b0:	4313      	orrs	r3, r2
 800d3b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d00a      	beq.n	800d3d8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d3c2:	4b6e      	ldr	r3, [pc, #440]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3c8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	69db      	ldr	r3, [r3, #28]
 800d3d0:	496a      	ldr	r1, [pc, #424]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3d2:	4313      	orrs	r3, r2
 800d3d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d00a      	beq.n	800d3fa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d3e4:	4b65      	ldr	r3, [pc, #404]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3ea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	6a1b      	ldr	r3, [r3, #32]
 800d3f2:	4962      	ldr	r1, [pc, #392]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d3f4:	4313      	orrs	r3, r2
 800d3f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d402:	2b00      	cmp	r3, #0
 800d404:	d00a      	beq.n	800d41c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d406:	4b5d      	ldr	r3, [pc, #372]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d40c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d414:	4959      	ldr	r1, [pc, #356]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d416:	4313      	orrs	r3, r2
 800d418:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d424:	2b00      	cmp	r3, #0
 800d426:	d00a      	beq.n	800d43e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d428:	4b54      	ldr	r3, [pc, #336]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d42a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d42e:	f023 0203 	bic.w	r2, r3, #3
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d436:	4951      	ldr	r1, [pc, #324]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d438:	4313      	orrs	r3, r2
 800d43a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d446:	2b00      	cmp	r3, #0
 800d448:	d00a      	beq.n	800d460 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d44a:	4b4c      	ldr	r3, [pc, #304]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d44c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d450:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d458:	4948      	ldr	r1, [pc, #288]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d45a:	4313      	orrs	r3, r2
 800d45c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d015      	beq.n	800d498 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d46c:	4b43      	ldr	r3, [pc, #268]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d46e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d472:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d47a:	4940      	ldr	r1, [pc, #256]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d47c:	4313      	orrs	r3, r2
 800d47e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d486:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d48a:	d105      	bne.n	800d498 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d48c:	4b3b      	ldr	r3, [pc, #236]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d48e:	68db      	ldr	r3, [r3, #12]
 800d490:	4a3a      	ldr	r2, [pc, #232]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d492:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d496:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d015      	beq.n	800d4d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800d4a4:	4b35      	ldr	r3, [pc, #212]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d4aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4b2:	4932      	ldr	r1, [pc, #200]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4b4:	4313      	orrs	r3, r2
 800d4b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d4c2:	d105      	bne.n	800d4d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d4c4:	4b2d      	ldr	r3, [pc, #180]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4c6:	68db      	ldr	r3, [r3, #12]
 800d4c8:	4a2c      	ldr	r2, [pc, #176]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4ce:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d015      	beq.n	800d508 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d4dc:	4b27      	ldr	r3, [pc, #156]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d4e2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4ea:	4924      	ldr	r1, [pc, #144]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4ec:	4313      	orrs	r3, r2
 800d4ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d4fa:	d105      	bne.n	800d508 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d4fc:	4b1f      	ldr	r3, [pc, #124]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d4fe:	68db      	ldr	r3, [r3, #12]
 800d500:	4a1e      	ldr	r2, [pc, #120]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d502:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d506:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d510:	2b00      	cmp	r3, #0
 800d512:	d015      	beq.n	800d540 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d514:	4b19      	ldr	r3, [pc, #100]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d51a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d522:	4916      	ldr	r1, [pc, #88]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d524:	4313      	orrs	r3, r2
 800d526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d52e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d532:	d105      	bne.n	800d540 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d534:	4b11      	ldr	r3, [pc, #68]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d536:	68db      	ldr	r3, [r3, #12]
 800d538:	4a10      	ldr	r2, [pc, #64]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d53a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d53e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d019      	beq.n	800d580 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d54c:	4b0b      	ldr	r3, [pc, #44]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d54e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d552:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d55a:	4908      	ldr	r1, [pc, #32]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d55c:	4313      	orrs	r3, r2
 800d55e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d566:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d56a:	d109      	bne.n	800d580 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d56c:	4b03      	ldr	r3, [pc, #12]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d56e:	68db      	ldr	r3, [r3, #12]
 800d570:	4a02      	ldr	r2, [pc, #8]	@ (800d57c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800d572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d576:	60d3      	str	r3, [r2, #12]
 800d578:	e002      	b.n	800d580 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800d57a:	bf00      	nop
 800d57c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d015      	beq.n	800d5b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800d58c:	4b29      	ldr	r3, [pc, #164]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d58e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d592:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d59a:	4926      	ldr	r1, [pc, #152]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d59c:	4313      	orrs	r3, r2
 800d59e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d5aa:	d105      	bne.n	800d5b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d5ac:	4b21      	ldr	r3, [pc, #132]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5ae:	68db      	ldr	r3, [r3, #12]
 800d5b0:	4a20      	ldr	r2, [pc, #128]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d5b6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d015      	beq.n	800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800d5c4:	4b1b      	ldr	r3, [pc, #108]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d5ca:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d5d2:	4918      	ldr	r1, [pc, #96]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5d4:	4313      	orrs	r3, r2
 800d5d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d5de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d5e2:	d105      	bne.n	800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d5e4:	4b13      	ldr	r3, [pc, #76]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5e6:	68db      	ldr	r3, [r3, #12]
 800d5e8:	4a12      	ldr	r2, [pc, #72]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d5ee:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d015      	beq.n	800d628 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800d5fc:	4b0d      	ldr	r3, [pc, #52]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d5fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d602:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d60a:	490a      	ldr	r1, [pc, #40]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d60c:	4313      	orrs	r3, r2
 800d60e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d616:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d61a:	d105      	bne.n	800d628 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d61c:	4b05      	ldr	r3, [pc, #20]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d61e:	68db      	ldr	r3, [r3, #12]
 800d620:	4a04      	ldr	r2, [pc, #16]	@ (800d634 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800d622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d626:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800d628:	7cbb      	ldrb	r3, [r7, #18]
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3718      	adds	r7, #24
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}
 800d632:	bf00      	nop
 800d634:	40021000 	.word	0x40021000

0800d638 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b082      	sub	sp, #8
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d101      	bne.n	800d64a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d646:	2301      	movs	r3, #1
 800d648:	e049      	b.n	800d6de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d650:	b2db      	uxtb	r3, r3
 800d652:	2b00      	cmp	r3, #0
 800d654:	d106      	bne.n	800d664 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	2200      	movs	r2, #0
 800d65a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d65e:	6878      	ldr	r0, [r7, #4]
 800d660:	f7fb fed0 	bl	8009404 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2202      	movs	r2, #2
 800d668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681a      	ldr	r2, [r3, #0]
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	3304      	adds	r3, #4
 800d674:	4619      	mov	r1, r3
 800d676:	4610      	mov	r0, r2
 800d678:	f001 fc4c 	bl	800ef14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	2201      	movs	r2, #1
 800d680:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	2201      	movs	r2, #1
 800d688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2201      	movs	r2, #1
 800d690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2201      	movs	r2, #1
 800d698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	2201      	movs	r2, #1
 800d6a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2201      	movs	r2, #1
 800d6a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	2201      	movs	r2, #1
 800d6b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	2201      	movs	r2, #1
 800d6b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2201      	movs	r2, #1
 800d6c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	2201      	movs	r2, #1
 800d6c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2201      	movs	r2, #1
 800d6d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d6dc:	2300      	movs	r3, #0
}
 800d6de:	4618      	mov	r0, r3
 800d6e0:	3708      	adds	r7, #8
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	bd80      	pop	{r7, pc}
	...

0800d6e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d6e8:	b480      	push	{r7}
 800d6ea:	b085      	sub	sp, #20
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d6f6:	b2db      	uxtb	r3, r3
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d001      	beq.n	800d700 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d6fc:	2301      	movs	r3, #1
 800d6fe:	e04c      	b.n	800d79a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	2202      	movs	r2, #2
 800d704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	4a26      	ldr	r2, [pc, #152]	@ (800d7a8 <HAL_TIM_Base_Start+0xc0>)
 800d70e:	4293      	cmp	r3, r2
 800d710:	d022      	beq.n	800d758 <HAL_TIM_Base_Start+0x70>
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d71a:	d01d      	beq.n	800d758 <HAL_TIM_Base_Start+0x70>
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	4a22      	ldr	r2, [pc, #136]	@ (800d7ac <HAL_TIM_Base_Start+0xc4>)
 800d722:	4293      	cmp	r3, r2
 800d724:	d018      	beq.n	800d758 <HAL_TIM_Base_Start+0x70>
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	4a21      	ldr	r2, [pc, #132]	@ (800d7b0 <HAL_TIM_Base_Start+0xc8>)
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d013      	beq.n	800d758 <HAL_TIM_Base_Start+0x70>
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	4a1f      	ldr	r2, [pc, #124]	@ (800d7b4 <HAL_TIM_Base_Start+0xcc>)
 800d736:	4293      	cmp	r3, r2
 800d738:	d00e      	beq.n	800d758 <HAL_TIM_Base_Start+0x70>
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	4a1e      	ldr	r2, [pc, #120]	@ (800d7b8 <HAL_TIM_Base_Start+0xd0>)
 800d740:	4293      	cmp	r3, r2
 800d742:	d009      	beq.n	800d758 <HAL_TIM_Base_Start+0x70>
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	4a1c      	ldr	r2, [pc, #112]	@ (800d7bc <HAL_TIM_Base_Start+0xd4>)
 800d74a:	4293      	cmp	r3, r2
 800d74c:	d004      	beq.n	800d758 <HAL_TIM_Base_Start+0x70>
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	4a1b      	ldr	r2, [pc, #108]	@ (800d7c0 <HAL_TIM_Base_Start+0xd8>)
 800d754:	4293      	cmp	r3, r2
 800d756:	d115      	bne.n	800d784 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	689a      	ldr	r2, [r3, #8]
 800d75e:	4b19      	ldr	r3, [pc, #100]	@ (800d7c4 <HAL_TIM_Base_Start+0xdc>)
 800d760:	4013      	ands	r3, r2
 800d762:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	2b06      	cmp	r3, #6
 800d768:	d015      	beq.n	800d796 <HAL_TIM_Base_Start+0xae>
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d770:	d011      	beq.n	800d796 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	681a      	ldr	r2, [r3, #0]
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	f042 0201 	orr.w	r2, r2, #1
 800d780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d782:	e008      	b.n	800d796 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	681a      	ldr	r2, [r3, #0]
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	f042 0201 	orr.w	r2, r2, #1
 800d792:	601a      	str	r2, [r3, #0]
 800d794:	e000      	b.n	800d798 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d796:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d798:	2300      	movs	r3, #0
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	3714      	adds	r7, #20
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a4:	4770      	bx	lr
 800d7a6:	bf00      	nop
 800d7a8:	40012c00 	.word	0x40012c00
 800d7ac:	40000400 	.word	0x40000400
 800d7b0:	40000800 	.word	0x40000800
 800d7b4:	40000c00 	.word	0x40000c00
 800d7b8:	40013400 	.word	0x40013400
 800d7bc:	40014000 	.word	0x40014000
 800d7c0:	40015000 	.word	0x40015000
 800d7c4:	00010007 	.word	0x00010007

0800d7c8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800d7c8:	b480      	push	{r7}
 800d7ca:	b083      	sub	sp, #12
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	6a1a      	ldr	r2, [r3, #32]
 800d7d6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d7da:	4013      	ands	r3, r2
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d10f      	bne.n	800d800 <HAL_TIM_Base_Stop+0x38>
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	6a1a      	ldr	r2, [r3, #32]
 800d7e6:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d7ea:	4013      	ands	r3, r2
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d107      	bne.n	800d800 <HAL_TIM_Base_Stop+0x38>
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	681a      	ldr	r2, [r3, #0]
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	f022 0201 	bic.w	r2, r2, #1
 800d7fe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2201      	movs	r2, #1
 800d804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800d808:	2300      	movs	r3, #0
}
 800d80a:	4618      	mov	r0, r3
 800d80c:	370c      	adds	r7, #12
 800d80e:	46bd      	mov	sp, r7
 800d810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d814:	4770      	bx	lr
	...

0800d818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d818:	b480      	push	{r7}
 800d81a:	b085      	sub	sp, #20
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d826:	b2db      	uxtb	r3, r3
 800d828:	2b01      	cmp	r3, #1
 800d82a:	d001      	beq.n	800d830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d82c:	2301      	movs	r3, #1
 800d82e:	e054      	b.n	800d8da <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	2202      	movs	r2, #2
 800d834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	68da      	ldr	r2, [r3, #12]
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	f042 0201 	orr.w	r2, r2, #1
 800d846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4a26      	ldr	r2, [pc, #152]	@ (800d8e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800d84e:	4293      	cmp	r3, r2
 800d850:	d022      	beq.n	800d898 <HAL_TIM_Base_Start_IT+0x80>
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d85a:	d01d      	beq.n	800d898 <HAL_TIM_Base_Start_IT+0x80>
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	4a22      	ldr	r2, [pc, #136]	@ (800d8ec <HAL_TIM_Base_Start_IT+0xd4>)
 800d862:	4293      	cmp	r3, r2
 800d864:	d018      	beq.n	800d898 <HAL_TIM_Base_Start_IT+0x80>
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	4a21      	ldr	r2, [pc, #132]	@ (800d8f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800d86c:	4293      	cmp	r3, r2
 800d86e:	d013      	beq.n	800d898 <HAL_TIM_Base_Start_IT+0x80>
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	4a1f      	ldr	r2, [pc, #124]	@ (800d8f4 <HAL_TIM_Base_Start_IT+0xdc>)
 800d876:	4293      	cmp	r3, r2
 800d878:	d00e      	beq.n	800d898 <HAL_TIM_Base_Start_IT+0x80>
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	4a1e      	ldr	r2, [pc, #120]	@ (800d8f8 <HAL_TIM_Base_Start_IT+0xe0>)
 800d880:	4293      	cmp	r3, r2
 800d882:	d009      	beq.n	800d898 <HAL_TIM_Base_Start_IT+0x80>
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	4a1c      	ldr	r2, [pc, #112]	@ (800d8fc <HAL_TIM_Base_Start_IT+0xe4>)
 800d88a:	4293      	cmp	r3, r2
 800d88c:	d004      	beq.n	800d898 <HAL_TIM_Base_Start_IT+0x80>
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	4a1b      	ldr	r2, [pc, #108]	@ (800d900 <HAL_TIM_Base_Start_IT+0xe8>)
 800d894:	4293      	cmp	r3, r2
 800d896:	d115      	bne.n	800d8c4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	689a      	ldr	r2, [r3, #8]
 800d89e:	4b19      	ldr	r3, [pc, #100]	@ (800d904 <HAL_TIM_Base_Start_IT+0xec>)
 800d8a0:	4013      	ands	r3, r2
 800d8a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	2b06      	cmp	r3, #6
 800d8a8:	d015      	beq.n	800d8d6 <HAL_TIM_Base_Start_IT+0xbe>
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8b0:	d011      	beq.n	800d8d6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	681a      	ldr	r2, [r3, #0]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	f042 0201 	orr.w	r2, r2, #1
 800d8c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d8c2:	e008      	b.n	800d8d6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	681a      	ldr	r2, [r3, #0]
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	f042 0201 	orr.w	r2, r2, #1
 800d8d2:	601a      	str	r2, [r3, #0]
 800d8d4:	e000      	b.n	800d8d8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d8d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d8d8:	2300      	movs	r3, #0
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	3714      	adds	r7, #20
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e4:	4770      	bx	lr
 800d8e6:	bf00      	nop
 800d8e8:	40012c00 	.word	0x40012c00
 800d8ec:	40000400 	.word	0x40000400
 800d8f0:	40000800 	.word	0x40000800
 800d8f4:	40000c00 	.word	0x40000c00
 800d8f8:	40013400 	.word	0x40013400
 800d8fc:	40014000 	.word	0x40014000
 800d900:	40015000 	.word	0x40015000
 800d904:	00010007 	.word	0x00010007

0800d908 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d908:	b480      	push	{r7}
 800d90a:	b083      	sub	sp, #12
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	68da      	ldr	r2, [r3, #12]
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	f022 0201 	bic.w	r2, r2, #1
 800d91e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	6a1a      	ldr	r2, [r3, #32]
 800d926:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d92a:	4013      	ands	r3, r2
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d10f      	bne.n	800d950 <HAL_TIM_Base_Stop_IT+0x48>
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	6a1a      	ldr	r2, [r3, #32]
 800d936:	f244 4344 	movw	r3, #17476	@ 0x4444
 800d93a:	4013      	ands	r3, r2
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d107      	bne.n	800d950 <HAL_TIM_Base_Stop_IT+0x48>
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	681a      	ldr	r2, [r3, #0]
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	f022 0201 	bic.w	r2, r2, #1
 800d94e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	2201      	movs	r2, #1
 800d954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800d958:	2300      	movs	r3, #0
}
 800d95a:	4618      	mov	r0, r3
 800d95c:	370c      	adds	r7, #12
 800d95e:	46bd      	mov	sp, r7
 800d960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d964:	4770      	bx	lr

0800d966 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d966:	b580      	push	{r7, lr}
 800d968:	b082      	sub	sp, #8
 800d96a:	af00      	add	r7, sp, #0
 800d96c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d101      	bne.n	800d978 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d974:	2301      	movs	r3, #1
 800d976:	e049      	b.n	800da0c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d97e:	b2db      	uxtb	r3, r3
 800d980:	2b00      	cmp	r3, #0
 800d982:	d106      	bne.n	800d992 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2200      	movs	r2, #0
 800d988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d98c:	6878      	ldr	r0, [r7, #4]
 800d98e:	f7fb fdb3 	bl	80094f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2202      	movs	r2, #2
 800d996:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681a      	ldr	r2, [r3, #0]
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	3304      	adds	r3, #4
 800d9a2:	4619      	mov	r1, r3
 800d9a4:	4610      	mov	r0, r2
 800d9a6:	f001 fab5 	bl	800ef14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	2201      	movs	r2, #1
 800d9ae:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	2201      	movs	r2, #1
 800d9b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	2201      	movs	r2, #1
 800d9be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	2201      	movs	r2, #1
 800d9c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2201      	movs	r2, #1
 800d9ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	2201      	movs	r2, #1
 800d9d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	2201      	movs	r2, #1
 800d9de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2201      	movs	r2, #1
 800d9e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2201      	movs	r2, #1
 800d9ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	2201      	movs	r2, #1
 800d9f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2201      	movs	r2, #1
 800d9fe:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	2201      	movs	r2, #1
 800da06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800da0a:	2300      	movs	r3, #0
}
 800da0c:	4618      	mov	r0, r3
 800da0e:	3708      	adds	r7, #8
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b084      	sub	sp, #16
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
 800da1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d109      	bne.n	800da38 <HAL_TIM_PWM_Start+0x24>
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800da2a:	b2db      	uxtb	r3, r3
 800da2c:	2b01      	cmp	r3, #1
 800da2e:	bf14      	ite	ne
 800da30:	2301      	movne	r3, #1
 800da32:	2300      	moveq	r3, #0
 800da34:	b2db      	uxtb	r3, r3
 800da36:	e03c      	b.n	800dab2 <HAL_TIM_PWM_Start+0x9e>
 800da38:	683b      	ldr	r3, [r7, #0]
 800da3a:	2b04      	cmp	r3, #4
 800da3c:	d109      	bne.n	800da52 <HAL_TIM_PWM_Start+0x3e>
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800da44:	b2db      	uxtb	r3, r3
 800da46:	2b01      	cmp	r3, #1
 800da48:	bf14      	ite	ne
 800da4a:	2301      	movne	r3, #1
 800da4c:	2300      	moveq	r3, #0
 800da4e:	b2db      	uxtb	r3, r3
 800da50:	e02f      	b.n	800dab2 <HAL_TIM_PWM_Start+0x9e>
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	2b08      	cmp	r3, #8
 800da56:	d109      	bne.n	800da6c <HAL_TIM_PWM_Start+0x58>
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800da5e:	b2db      	uxtb	r3, r3
 800da60:	2b01      	cmp	r3, #1
 800da62:	bf14      	ite	ne
 800da64:	2301      	movne	r3, #1
 800da66:	2300      	moveq	r3, #0
 800da68:	b2db      	uxtb	r3, r3
 800da6a:	e022      	b.n	800dab2 <HAL_TIM_PWM_Start+0x9e>
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	2b0c      	cmp	r3, #12
 800da70:	d109      	bne.n	800da86 <HAL_TIM_PWM_Start+0x72>
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800da78:	b2db      	uxtb	r3, r3
 800da7a:	2b01      	cmp	r3, #1
 800da7c:	bf14      	ite	ne
 800da7e:	2301      	movne	r3, #1
 800da80:	2300      	moveq	r3, #0
 800da82:	b2db      	uxtb	r3, r3
 800da84:	e015      	b.n	800dab2 <HAL_TIM_PWM_Start+0x9e>
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	2b10      	cmp	r3, #16
 800da8a:	d109      	bne.n	800daa0 <HAL_TIM_PWM_Start+0x8c>
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800da92:	b2db      	uxtb	r3, r3
 800da94:	2b01      	cmp	r3, #1
 800da96:	bf14      	ite	ne
 800da98:	2301      	movne	r3, #1
 800da9a:	2300      	moveq	r3, #0
 800da9c:	b2db      	uxtb	r3, r3
 800da9e:	e008      	b.n	800dab2 <HAL_TIM_PWM_Start+0x9e>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800daa6:	b2db      	uxtb	r3, r3
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	bf14      	ite	ne
 800daac:	2301      	movne	r3, #1
 800daae:	2300      	moveq	r3, #0
 800dab0:	b2db      	uxtb	r3, r3
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d001      	beq.n	800daba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800dab6:	2301      	movs	r3, #1
 800dab8:	e0a6      	b.n	800dc08 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d104      	bne.n	800daca <HAL_TIM_PWM_Start+0xb6>
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2202      	movs	r2, #2
 800dac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dac8:	e023      	b.n	800db12 <HAL_TIM_PWM_Start+0xfe>
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	2b04      	cmp	r3, #4
 800dace:	d104      	bne.n	800dada <HAL_TIM_PWM_Start+0xc6>
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	2202      	movs	r2, #2
 800dad4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dad8:	e01b      	b.n	800db12 <HAL_TIM_PWM_Start+0xfe>
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	2b08      	cmp	r3, #8
 800dade:	d104      	bne.n	800daea <HAL_TIM_PWM_Start+0xd6>
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2202      	movs	r2, #2
 800dae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dae8:	e013      	b.n	800db12 <HAL_TIM_PWM_Start+0xfe>
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	2b0c      	cmp	r3, #12
 800daee:	d104      	bne.n	800dafa <HAL_TIM_PWM_Start+0xe6>
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2202      	movs	r2, #2
 800daf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800daf8:	e00b      	b.n	800db12 <HAL_TIM_PWM_Start+0xfe>
 800dafa:	683b      	ldr	r3, [r7, #0]
 800dafc:	2b10      	cmp	r3, #16
 800dafe:	d104      	bne.n	800db0a <HAL_TIM_PWM_Start+0xf6>
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	2202      	movs	r2, #2
 800db04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800db08:	e003      	b.n	800db12 <HAL_TIM_PWM_Start+0xfe>
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	2202      	movs	r2, #2
 800db0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	2201      	movs	r2, #1
 800db18:	6839      	ldr	r1, [r7, #0]
 800db1a:	4618      	mov	r0, r3
 800db1c:	f001 fe74 	bl	800f808 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	4a3a      	ldr	r2, [pc, #232]	@ (800dc10 <HAL_TIM_PWM_Start+0x1fc>)
 800db26:	4293      	cmp	r3, r2
 800db28:	d018      	beq.n	800db5c <HAL_TIM_PWM_Start+0x148>
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	4a39      	ldr	r2, [pc, #228]	@ (800dc14 <HAL_TIM_PWM_Start+0x200>)
 800db30:	4293      	cmp	r3, r2
 800db32:	d013      	beq.n	800db5c <HAL_TIM_PWM_Start+0x148>
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	4a37      	ldr	r2, [pc, #220]	@ (800dc18 <HAL_TIM_PWM_Start+0x204>)
 800db3a:	4293      	cmp	r3, r2
 800db3c:	d00e      	beq.n	800db5c <HAL_TIM_PWM_Start+0x148>
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	4a36      	ldr	r2, [pc, #216]	@ (800dc1c <HAL_TIM_PWM_Start+0x208>)
 800db44:	4293      	cmp	r3, r2
 800db46:	d009      	beq.n	800db5c <HAL_TIM_PWM_Start+0x148>
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	4a34      	ldr	r2, [pc, #208]	@ (800dc20 <HAL_TIM_PWM_Start+0x20c>)
 800db4e:	4293      	cmp	r3, r2
 800db50:	d004      	beq.n	800db5c <HAL_TIM_PWM_Start+0x148>
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	4a33      	ldr	r2, [pc, #204]	@ (800dc24 <HAL_TIM_PWM_Start+0x210>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d101      	bne.n	800db60 <HAL_TIM_PWM_Start+0x14c>
 800db5c:	2301      	movs	r3, #1
 800db5e:	e000      	b.n	800db62 <HAL_TIM_PWM_Start+0x14e>
 800db60:	2300      	movs	r3, #0
 800db62:	2b00      	cmp	r3, #0
 800db64:	d007      	beq.n	800db76 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800db74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	4a25      	ldr	r2, [pc, #148]	@ (800dc10 <HAL_TIM_PWM_Start+0x1fc>)
 800db7c:	4293      	cmp	r3, r2
 800db7e:	d022      	beq.n	800dbc6 <HAL_TIM_PWM_Start+0x1b2>
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db88:	d01d      	beq.n	800dbc6 <HAL_TIM_PWM_Start+0x1b2>
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	4a26      	ldr	r2, [pc, #152]	@ (800dc28 <HAL_TIM_PWM_Start+0x214>)
 800db90:	4293      	cmp	r3, r2
 800db92:	d018      	beq.n	800dbc6 <HAL_TIM_PWM_Start+0x1b2>
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	4a24      	ldr	r2, [pc, #144]	@ (800dc2c <HAL_TIM_PWM_Start+0x218>)
 800db9a:	4293      	cmp	r3, r2
 800db9c:	d013      	beq.n	800dbc6 <HAL_TIM_PWM_Start+0x1b2>
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	4a23      	ldr	r2, [pc, #140]	@ (800dc30 <HAL_TIM_PWM_Start+0x21c>)
 800dba4:	4293      	cmp	r3, r2
 800dba6:	d00e      	beq.n	800dbc6 <HAL_TIM_PWM_Start+0x1b2>
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	4a19      	ldr	r2, [pc, #100]	@ (800dc14 <HAL_TIM_PWM_Start+0x200>)
 800dbae:	4293      	cmp	r3, r2
 800dbb0:	d009      	beq.n	800dbc6 <HAL_TIM_PWM_Start+0x1b2>
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	4a18      	ldr	r2, [pc, #96]	@ (800dc18 <HAL_TIM_PWM_Start+0x204>)
 800dbb8:	4293      	cmp	r3, r2
 800dbba:	d004      	beq.n	800dbc6 <HAL_TIM_PWM_Start+0x1b2>
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	4a18      	ldr	r2, [pc, #96]	@ (800dc24 <HAL_TIM_PWM_Start+0x210>)
 800dbc2:	4293      	cmp	r3, r2
 800dbc4:	d115      	bne.n	800dbf2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	689a      	ldr	r2, [r3, #8]
 800dbcc:	4b19      	ldr	r3, [pc, #100]	@ (800dc34 <HAL_TIM_PWM_Start+0x220>)
 800dbce:	4013      	ands	r3, r2
 800dbd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	2b06      	cmp	r3, #6
 800dbd6:	d015      	beq.n	800dc04 <HAL_TIM_PWM_Start+0x1f0>
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dbde:	d011      	beq.n	800dc04 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	681a      	ldr	r2, [r3, #0]
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	f042 0201 	orr.w	r2, r2, #1
 800dbee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbf0:	e008      	b.n	800dc04 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	681a      	ldr	r2, [r3, #0]
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	f042 0201 	orr.w	r2, r2, #1
 800dc00:	601a      	str	r2, [r3, #0]
 800dc02:	e000      	b.n	800dc06 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dc04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dc06:	2300      	movs	r3, #0
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3710      	adds	r7, #16
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}
 800dc10:	40012c00 	.word	0x40012c00
 800dc14:	40013400 	.word	0x40013400
 800dc18:	40014000 	.word	0x40014000
 800dc1c:	40014400 	.word	0x40014400
 800dc20:	40014800 	.word	0x40014800
 800dc24:	40015000 	.word	0x40015000
 800dc28:	40000400 	.word	0x40000400
 800dc2c:	40000800 	.word	0x40000800
 800dc30:	40000c00 	.word	0x40000c00
 800dc34:	00010007 	.word	0x00010007

0800dc38 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dc38:	b580      	push	{r7, lr}
 800dc3a:	b082      	sub	sp, #8
 800dc3c:	af00      	add	r7, sp, #0
 800dc3e:	6078      	str	r0, [r7, #4]
 800dc40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	2200      	movs	r2, #0
 800dc48:	6839      	ldr	r1, [r7, #0]
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	f001 fddc 	bl	800f808 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	4a40      	ldr	r2, [pc, #256]	@ (800dd58 <HAL_TIM_PWM_Stop+0x120>)
 800dc56:	4293      	cmp	r3, r2
 800dc58:	d018      	beq.n	800dc8c <HAL_TIM_PWM_Stop+0x54>
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	4a3f      	ldr	r2, [pc, #252]	@ (800dd5c <HAL_TIM_PWM_Stop+0x124>)
 800dc60:	4293      	cmp	r3, r2
 800dc62:	d013      	beq.n	800dc8c <HAL_TIM_PWM_Stop+0x54>
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4a3d      	ldr	r2, [pc, #244]	@ (800dd60 <HAL_TIM_PWM_Stop+0x128>)
 800dc6a:	4293      	cmp	r3, r2
 800dc6c:	d00e      	beq.n	800dc8c <HAL_TIM_PWM_Stop+0x54>
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	4a3c      	ldr	r2, [pc, #240]	@ (800dd64 <HAL_TIM_PWM_Stop+0x12c>)
 800dc74:	4293      	cmp	r3, r2
 800dc76:	d009      	beq.n	800dc8c <HAL_TIM_PWM_Stop+0x54>
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	4a3a      	ldr	r2, [pc, #232]	@ (800dd68 <HAL_TIM_PWM_Stop+0x130>)
 800dc7e:	4293      	cmp	r3, r2
 800dc80:	d004      	beq.n	800dc8c <HAL_TIM_PWM_Stop+0x54>
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	4a39      	ldr	r2, [pc, #228]	@ (800dd6c <HAL_TIM_PWM_Stop+0x134>)
 800dc88:	4293      	cmp	r3, r2
 800dc8a:	d101      	bne.n	800dc90 <HAL_TIM_PWM_Stop+0x58>
 800dc8c:	2301      	movs	r3, #1
 800dc8e:	e000      	b.n	800dc92 <HAL_TIM_PWM_Stop+0x5a>
 800dc90:	2300      	movs	r3, #0
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d017      	beq.n	800dcc6 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	6a1a      	ldr	r2, [r3, #32]
 800dc9c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dca0:	4013      	ands	r3, r2
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d10f      	bne.n	800dcc6 <HAL_TIM_PWM_Stop+0x8e>
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	6a1a      	ldr	r2, [r3, #32]
 800dcac:	f244 4344 	movw	r3, #17476	@ 0x4444
 800dcb0:	4013      	ands	r3, r2
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d107      	bne.n	800dcc6 <HAL_TIM_PWM_Stop+0x8e>
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800dcc4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	6a1a      	ldr	r2, [r3, #32]
 800dccc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dcd0:	4013      	ands	r3, r2
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d10f      	bne.n	800dcf6 <HAL_TIM_PWM_Stop+0xbe>
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	6a1a      	ldr	r2, [r3, #32]
 800dcdc:	f244 4344 	movw	r3, #17476	@ 0x4444
 800dce0:	4013      	ands	r3, r2
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d107      	bne.n	800dcf6 <HAL_TIM_PWM_Stop+0xbe>
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	681a      	ldr	r2, [r3, #0]
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	f022 0201 	bic.w	r2, r2, #1
 800dcf4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d104      	bne.n	800dd06 <HAL_TIM_PWM_Stop+0xce>
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	2201      	movs	r2, #1
 800dd00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dd04:	e023      	b.n	800dd4e <HAL_TIM_PWM_Stop+0x116>
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	2b04      	cmp	r3, #4
 800dd0a:	d104      	bne.n	800dd16 <HAL_TIM_PWM_Stop+0xde>
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2201      	movs	r2, #1
 800dd10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dd14:	e01b      	b.n	800dd4e <HAL_TIM_PWM_Stop+0x116>
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	2b08      	cmp	r3, #8
 800dd1a:	d104      	bne.n	800dd26 <HAL_TIM_PWM_Stop+0xee>
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2201      	movs	r2, #1
 800dd20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dd24:	e013      	b.n	800dd4e <HAL_TIM_PWM_Stop+0x116>
 800dd26:	683b      	ldr	r3, [r7, #0]
 800dd28:	2b0c      	cmp	r3, #12
 800dd2a:	d104      	bne.n	800dd36 <HAL_TIM_PWM_Stop+0xfe>
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2201      	movs	r2, #1
 800dd30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dd34:	e00b      	b.n	800dd4e <HAL_TIM_PWM_Stop+0x116>
 800dd36:	683b      	ldr	r3, [r7, #0]
 800dd38:	2b10      	cmp	r3, #16
 800dd3a:	d104      	bne.n	800dd46 <HAL_TIM_PWM_Stop+0x10e>
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	2201      	movs	r2, #1
 800dd40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dd44:	e003      	b.n	800dd4e <HAL_TIM_PWM_Stop+0x116>
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	2201      	movs	r2, #1
 800dd4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800dd4e:	2300      	movs	r3, #0
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3708      	adds	r7, #8
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}
 800dd58:	40012c00 	.word	0x40012c00
 800dd5c:	40013400 	.word	0x40013400
 800dd60:	40014000 	.word	0x40014000
 800dd64:	40014400 	.word	0x40014400
 800dd68:	40014800 	.word	0x40014800
 800dd6c:	40015000 	.word	0x40015000

0800dd70 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	b086      	sub	sp, #24
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	60f8      	str	r0, [r7, #12]
 800dd78:	60b9      	str	r1, [r7, #8]
 800dd7a:	607a      	str	r2, [r7, #4]
 800dd7c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800dd82:	68bb      	ldr	r3, [r7, #8]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d109      	bne.n	800dd9c <HAL_TIM_PWM_Start_DMA+0x2c>
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800dd8e:	b2db      	uxtb	r3, r3
 800dd90:	2b02      	cmp	r3, #2
 800dd92:	bf0c      	ite	eq
 800dd94:	2301      	moveq	r3, #1
 800dd96:	2300      	movne	r3, #0
 800dd98:	b2db      	uxtb	r3, r3
 800dd9a:	e03c      	b.n	800de16 <HAL_TIM_PWM_Start_DMA+0xa6>
 800dd9c:	68bb      	ldr	r3, [r7, #8]
 800dd9e:	2b04      	cmp	r3, #4
 800dda0:	d109      	bne.n	800ddb6 <HAL_TIM_PWM_Start_DMA+0x46>
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800dda8:	b2db      	uxtb	r3, r3
 800ddaa:	2b02      	cmp	r3, #2
 800ddac:	bf0c      	ite	eq
 800ddae:	2301      	moveq	r3, #1
 800ddb0:	2300      	movne	r3, #0
 800ddb2:	b2db      	uxtb	r3, r3
 800ddb4:	e02f      	b.n	800de16 <HAL_TIM_PWM_Start_DMA+0xa6>
 800ddb6:	68bb      	ldr	r3, [r7, #8]
 800ddb8:	2b08      	cmp	r3, #8
 800ddba:	d109      	bne.n	800ddd0 <HAL_TIM_PWM_Start_DMA+0x60>
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ddc2:	b2db      	uxtb	r3, r3
 800ddc4:	2b02      	cmp	r3, #2
 800ddc6:	bf0c      	ite	eq
 800ddc8:	2301      	moveq	r3, #1
 800ddca:	2300      	movne	r3, #0
 800ddcc:	b2db      	uxtb	r3, r3
 800ddce:	e022      	b.n	800de16 <HAL_TIM_PWM_Start_DMA+0xa6>
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	2b0c      	cmp	r3, #12
 800ddd4:	d109      	bne.n	800ddea <HAL_TIM_PWM_Start_DMA+0x7a>
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dddc:	b2db      	uxtb	r3, r3
 800ddde:	2b02      	cmp	r3, #2
 800dde0:	bf0c      	ite	eq
 800dde2:	2301      	moveq	r3, #1
 800dde4:	2300      	movne	r3, #0
 800dde6:	b2db      	uxtb	r3, r3
 800dde8:	e015      	b.n	800de16 <HAL_TIM_PWM_Start_DMA+0xa6>
 800ddea:	68bb      	ldr	r3, [r7, #8]
 800ddec:	2b10      	cmp	r3, #16
 800ddee:	d109      	bne.n	800de04 <HAL_TIM_PWM_Start_DMA+0x94>
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ddf6:	b2db      	uxtb	r3, r3
 800ddf8:	2b02      	cmp	r3, #2
 800ddfa:	bf0c      	ite	eq
 800ddfc:	2301      	moveq	r3, #1
 800ddfe:	2300      	movne	r3, #0
 800de00:	b2db      	uxtb	r3, r3
 800de02:	e008      	b.n	800de16 <HAL_TIM_PWM_Start_DMA+0xa6>
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800de0a:	b2db      	uxtb	r3, r3
 800de0c:	2b02      	cmp	r3, #2
 800de0e:	bf0c      	ite	eq
 800de10:	2301      	moveq	r3, #1
 800de12:	2300      	movne	r3, #0
 800de14:	b2db      	uxtb	r3, r3
 800de16:	2b00      	cmp	r3, #0
 800de18:	d001      	beq.n	800de1e <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800de1a:	2302      	movs	r3, #2
 800de1c:	e1b5      	b.n	800e18a <HAL_TIM_PWM_Start_DMA+0x41a>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800de1e:	68bb      	ldr	r3, [r7, #8]
 800de20:	2b00      	cmp	r3, #0
 800de22:	d109      	bne.n	800de38 <HAL_TIM_PWM_Start_DMA+0xc8>
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800de2a:	b2db      	uxtb	r3, r3
 800de2c:	2b01      	cmp	r3, #1
 800de2e:	bf0c      	ite	eq
 800de30:	2301      	moveq	r3, #1
 800de32:	2300      	movne	r3, #0
 800de34:	b2db      	uxtb	r3, r3
 800de36:	e03c      	b.n	800deb2 <HAL_TIM_PWM_Start_DMA+0x142>
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	2b04      	cmp	r3, #4
 800de3c:	d109      	bne.n	800de52 <HAL_TIM_PWM_Start_DMA+0xe2>
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800de44:	b2db      	uxtb	r3, r3
 800de46:	2b01      	cmp	r3, #1
 800de48:	bf0c      	ite	eq
 800de4a:	2301      	moveq	r3, #1
 800de4c:	2300      	movne	r3, #0
 800de4e:	b2db      	uxtb	r3, r3
 800de50:	e02f      	b.n	800deb2 <HAL_TIM_PWM_Start_DMA+0x142>
 800de52:	68bb      	ldr	r3, [r7, #8]
 800de54:	2b08      	cmp	r3, #8
 800de56:	d109      	bne.n	800de6c <HAL_TIM_PWM_Start_DMA+0xfc>
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800de5e:	b2db      	uxtb	r3, r3
 800de60:	2b01      	cmp	r3, #1
 800de62:	bf0c      	ite	eq
 800de64:	2301      	moveq	r3, #1
 800de66:	2300      	movne	r3, #0
 800de68:	b2db      	uxtb	r3, r3
 800de6a:	e022      	b.n	800deb2 <HAL_TIM_PWM_Start_DMA+0x142>
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	2b0c      	cmp	r3, #12
 800de70:	d109      	bne.n	800de86 <HAL_TIM_PWM_Start_DMA+0x116>
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800de78:	b2db      	uxtb	r3, r3
 800de7a:	2b01      	cmp	r3, #1
 800de7c:	bf0c      	ite	eq
 800de7e:	2301      	moveq	r3, #1
 800de80:	2300      	movne	r3, #0
 800de82:	b2db      	uxtb	r3, r3
 800de84:	e015      	b.n	800deb2 <HAL_TIM_PWM_Start_DMA+0x142>
 800de86:	68bb      	ldr	r3, [r7, #8]
 800de88:	2b10      	cmp	r3, #16
 800de8a:	d109      	bne.n	800dea0 <HAL_TIM_PWM_Start_DMA+0x130>
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800de92:	b2db      	uxtb	r3, r3
 800de94:	2b01      	cmp	r3, #1
 800de96:	bf0c      	ite	eq
 800de98:	2301      	moveq	r3, #1
 800de9a:	2300      	movne	r3, #0
 800de9c:	b2db      	uxtb	r3, r3
 800de9e:	e008      	b.n	800deb2 <HAL_TIM_PWM_Start_DMA+0x142>
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800dea6:	b2db      	uxtb	r3, r3
 800dea8:	2b01      	cmp	r3, #1
 800deaa:	bf0c      	ite	eq
 800deac:	2301      	moveq	r3, #1
 800deae:	2300      	movne	r3, #0
 800deb0:	b2db      	uxtb	r3, r3
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d034      	beq.n	800df20 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d002      	beq.n	800dec2 <HAL_TIM_PWM_Start_DMA+0x152>
 800debc:	887b      	ldrh	r3, [r7, #2]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d101      	bne.n	800dec6 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800dec2:	2301      	movs	r3, #1
 800dec4:	e161      	b.n	800e18a <HAL_TIM_PWM_Start_DMA+0x41a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d104      	bne.n	800ded6 <HAL_TIM_PWM_Start_DMA+0x166>
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	2202      	movs	r2, #2
 800ded0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ded4:	e026      	b.n	800df24 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800ded6:	68bb      	ldr	r3, [r7, #8]
 800ded8:	2b04      	cmp	r3, #4
 800deda:	d104      	bne.n	800dee6 <HAL_TIM_PWM_Start_DMA+0x176>
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	2202      	movs	r2, #2
 800dee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dee4:	e01e      	b.n	800df24 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800dee6:	68bb      	ldr	r3, [r7, #8]
 800dee8:	2b08      	cmp	r3, #8
 800deea:	d104      	bne.n	800def6 <HAL_TIM_PWM_Start_DMA+0x186>
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	2202      	movs	r2, #2
 800def0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800def4:	e016      	b.n	800df24 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800def6:	68bb      	ldr	r3, [r7, #8]
 800def8:	2b0c      	cmp	r3, #12
 800defa:	d104      	bne.n	800df06 <HAL_TIM_PWM_Start_DMA+0x196>
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	2202      	movs	r2, #2
 800df00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800df04:	e00e      	b.n	800df24 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800df06:	68bb      	ldr	r3, [r7, #8]
 800df08:	2b10      	cmp	r3, #16
 800df0a:	d104      	bne.n	800df16 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	2202      	movs	r2, #2
 800df10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800df14:	e006      	b.n	800df24 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	2202      	movs	r2, #2
 800df1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800df1e:	e001      	b.n	800df24 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800df20:	2301      	movs	r3, #1
 800df22:	e132      	b.n	800e18a <HAL_TIM_PWM_Start_DMA+0x41a>
  }

  switch (Channel)
 800df24:	68bb      	ldr	r3, [r7, #8]
 800df26:	2b0c      	cmp	r3, #12
 800df28:	f200 80ae 	bhi.w	800e088 <HAL_TIM_PWM_Start_DMA+0x318>
 800df2c:	a201      	add	r2, pc, #4	@ (adr r2, 800df34 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800df2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df32:	bf00      	nop
 800df34:	0800df69 	.word	0x0800df69
 800df38:	0800e089 	.word	0x0800e089
 800df3c:	0800e089 	.word	0x0800e089
 800df40:	0800e089 	.word	0x0800e089
 800df44:	0800dfb1 	.word	0x0800dfb1
 800df48:	0800e089 	.word	0x0800e089
 800df4c:	0800e089 	.word	0x0800e089
 800df50:	0800e089 	.word	0x0800e089
 800df54:	0800dff9 	.word	0x0800dff9
 800df58:	0800e089 	.word	0x0800e089
 800df5c:	0800e089 	.word	0x0800e089
 800df60:	0800e089 	.word	0x0800e089
 800df64:	0800e041 	.word	0x0800e041
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df6c:	4a89      	ldr	r2, [pc, #548]	@ (800e194 <HAL_TIM_PWM_Start_DMA+0x424>)
 800df6e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df74:	4a88      	ldr	r2, [pc, #544]	@ (800e198 <HAL_TIM_PWM_Start_DMA+0x428>)
 800df76:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df7c:	4a87      	ldr	r2, [pc, #540]	@ (800e19c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800df7e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800df84:	6879      	ldr	r1, [r7, #4]
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	3334      	adds	r3, #52	@ 0x34
 800df8c:	461a      	mov	r2, r3
 800df8e:	887b      	ldrh	r3, [r7, #2]
 800df90:	f7fd fe90 	bl	800bcb4 <HAL_DMA_Start_IT>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d001      	beq.n	800df9e <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800df9a:	2301      	movs	r3, #1
 800df9c:	e0f5      	b.n	800e18a <HAL_TIM_PWM_Start_DMA+0x41a>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	68da      	ldr	r2, [r3, #12]
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dfac:	60da      	str	r2, [r3, #12]
      break;
 800dfae:	e06e      	b.n	800e08e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfb4:	4a77      	ldr	r2, [pc, #476]	@ (800e194 <HAL_TIM_PWM_Start_DMA+0x424>)
 800dfb6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfbc:	4a76      	ldr	r2, [pc, #472]	@ (800e198 <HAL_TIM_PWM_Start_DMA+0x428>)
 800dfbe:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfc4:	4a75      	ldr	r2, [pc, #468]	@ (800e19c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800dfc6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800dfcc:	6879      	ldr	r1, [r7, #4]
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	3338      	adds	r3, #56	@ 0x38
 800dfd4:	461a      	mov	r2, r3
 800dfd6:	887b      	ldrh	r3, [r7, #2]
 800dfd8:	f7fd fe6c 	bl	800bcb4 <HAL_DMA_Start_IT>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d001      	beq.n	800dfe6 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800dfe2:	2301      	movs	r3, #1
 800dfe4:	e0d1      	b.n	800e18a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	68da      	ldr	r2, [r3, #12]
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800dff4:	60da      	str	r2, [r3, #12]
      break;
 800dff6:	e04a      	b.n	800e08e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dffc:	4a65      	ldr	r2, [pc, #404]	@ (800e194 <HAL_TIM_PWM_Start_DMA+0x424>)
 800dffe:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e004:	4a64      	ldr	r2, [pc, #400]	@ (800e198 <HAL_TIM_PWM_Start_DMA+0x428>)
 800e006:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e00c:	4a63      	ldr	r2, [pc, #396]	@ (800e19c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800e00e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800e014:	6879      	ldr	r1, [r7, #4]
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	333c      	adds	r3, #60	@ 0x3c
 800e01c:	461a      	mov	r2, r3
 800e01e:	887b      	ldrh	r3, [r7, #2]
 800e020:	f7fd fe48 	bl	800bcb4 <HAL_DMA_Start_IT>
 800e024:	4603      	mov	r3, r0
 800e026:	2b00      	cmp	r3, #0
 800e028:	d001      	beq.n	800e02e <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800e02a:	2301      	movs	r3, #1
 800e02c:	e0ad      	b.n	800e18a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	68da      	ldr	r2, [r3, #12]
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e03c:	60da      	str	r2, [r3, #12]
      break;
 800e03e:	e026      	b.n	800e08e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e044:	4a53      	ldr	r2, [pc, #332]	@ (800e194 <HAL_TIM_PWM_Start_DMA+0x424>)
 800e046:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e04c:	4a52      	ldr	r2, [pc, #328]	@ (800e198 <HAL_TIM_PWM_Start_DMA+0x428>)
 800e04e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e054:	4a51      	ldr	r2, [pc, #324]	@ (800e19c <HAL_TIM_PWM_Start_DMA+0x42c>)
 800e056:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e05c:	6879      	ldr	r1, [r7, #4]
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	3340      	adds	r3, #64	@ 0x40
 800e064:	461a      	mov	r2, r3
 800e066:	887b      	ldrh	r3, [r7, #2]
 800e068:	f7fd fe24 	bl	800bcb4 <HAL_DMA_Start_IT>
 800e06c:	4603      	mov	r3, r0
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d001      	beq.n	800e076 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800e072:	2301      	movs	r3, #1
 800e074:	e089      	b.n	800e18a <HAL_TIM_PWM_Start_DMA+0x41a>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	68da      	ldr	r2, [r3, #12]
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e084:	60da      	str	r2, [r3, #12]
      break;
 800e086:	e002      	b.n	800e08e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800e088:	2301      	movs	r3, #1
 800e08a:	75fb      	strb	r3, [r7, #23]
      break;
 800e08c:	bf00      	nop
  }

  if (status == HAL_OK)
 800e08e:	7dfb      	ldrb	r3, [r7, #23]
 800e090:	2b00      	cmp	r3, #0
 800e092:	d179      	bne.n	800e188 <HAL_TIM_PWM_Start_DMA+0x418>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	2201      	movs	r2, #1
 800e09a:	68b9      	ldr	r1, [r7, #8]
 800e09c:	4618      	mov	r0, r3
 800e09e:	f001 fbb3 	bl	800f808 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	4a3e      	ldr	r2, [pc, #248]	@ (800e1a0 <HAL_TIM_PWM_Start_DMA+0x430>)
 800e0a8:	4293      	cmp	r3, r2
 800e0aa:	d018      	beq.n	800e0de <HAL_TIM_PWM_Start_DMA+0x36e>
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	4a3c      	ldr	r2, [pc, #240]	@ (800e1a4 <HAL_TIM_PWM_Start_DMA+0x434>)
 800e0b2:	4293      	cmp	r3, r2
 800e0b4:	d013      	beq.n	800e0de <HAL_TIM_PWM_Start_DMA+0x36e>
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	4a3b      	ldr	r2, [pc, #236]	@ (800e1a8 <HAL_TIM_PWM_Start_DMA+0x438>)
 800e0bc:	4293      	cmp	r3, r2
 800e0be:	d00e      	beq.n	800e0de <HAL_TIM_PWM_Start_DMA+0x36e>
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	4a39      	ldr	r2, [pc, #228]	@ (800e1ac <HAL_TIM_PWM_Start_DMA+0x43c>)
 800e0c6:	4293      	cmp	r3, r2
 800e0c8:	d009      	beq.n	800e0de <HAL_TIM_PWM_Start_DMA+0x36e>
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	4a38      	ldr	r2, [pc, #224]	@ (800e1b0 <HAL_TIM_PWM_Start_DMA+0x440>)
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d004      	beq.n	800e0de <HAL_TIM_PWM_Start_DMA+0x36e>
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	4a36      	ldr	r2, [pc, #216]	@ (800e1b4 <HAL_TIM_PWM_Start_DMA+0x444>)
 800e0da:	4293      	cmp	r3, r2
 800e0dc:	d101      	bne.n	800e0e2 <HAL_TIM_PWM_Start_DMA+0x372>
 800e0de:	2301      	movs	r3, #1
 800e0e0:	e000      	b.n	800e0e4 <HAL_TIM_PWM_Start_DMA+0x374>
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d007      	beq.n	800e0f8 <HAL_TIM_PWM_Start_DMA+0x388>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e0f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	4a28      	ldr	r2, [pc, #160]	@ (800e1a0 <HAL_TIM_PWM_Start_DMA+0x430>)
 800e0fe:	4293      	cmp	r3, r2
 800e100:	d022      	beq.n	800e148 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e10a:	d01d      	beq.n	800e148 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	4a29      	ldr	r2, [pc, #164]	@ (800e1b8 <HAL_TIM_PWM_Start_DMA+0x448>)
 800e112:	4293      	cmp	r3, r2
 800e114:	d018      	beq.n	800e148 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	4a28      	ldr	r2, [pc, #160]	@ (800e1bc <HAL_TIM_PWM_Start_DMA+0x44c>)
 800e11c:	4293      	cmp	r3, r2
 800e11e:	d013      	beq.n	800e148 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	4a26      	ldr	r2, [pc, #152]	@ (800e1c0 <HAL_TIM_PWM_Start_DMA+0x450>)
 800e126:	4293      	cmp	r3, r2
 800e128:	d00e      	beq.n	800e148 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	4a1d      	ldr	r2, [pc, #116]	@ (800e1a4 <HAL_TIM_PWM_Start_DMA+0x434>)
 800e130:	4293      	cmp	r3, r2
 800e132:	d009      	beq.n	800e148 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	4a1b      	ldr	r2, [pc, #108]	@ (800e1a8 <HAL_TIM_PWM_Start_DMA+0x438>)
 800e13a:	4293      	cmp	r3, r2
 800e13c:	d004      	beq.n	800e148 <HAL_TIM_PWM_Start_DMA+0x3d8>
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	4a1c      	ldr	r2, [pc, #112]	@ (800e1b4 <HAL_TIM_PWM_Start_DMA+0x444>)
 800e144:	4293      	cmp	r3, r2
 800e146:	d115      	bne.n	800e174 <HAL_TIM_PWM_Start_DMA+0x404>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	689a      	ldr	r2, [r3, #8]
 800e14e:	4b1d      	ldr	r3, [pc, #116]	@ (800e1c4 <HAL_TIM_PWM_Start_DMA+0x454>)
 800e150:	4013      	ands	r3, r2
 800e152:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e154:	693b      	ldr	r3, [r7, #16]
 800e156:	2b06      	cmp	r3, #6
 800e158:	d015      	beq.n	800e186 <HAL_TIM_PWM_Start_DMA+0x416>
 800e15a:	693b      	ldr	r3, [r7, #16]
 800e15c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e160:	d011      	beq.n	800e186 <HAL_TIM_PWM_Start_DMA+0x416>
      {
        __HAL_TIM_ENABLE(htim);
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	681a      	ldr	r2, [r3, #0]
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f042 0201 	orr.w	r2, r2, #1
 800e170:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e172:	e008      	b.n	800e186 <HAL_TIM_PWM_Start_DMA+0x416>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	681a      	ldr	r2, [r3, #0]
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	f042 0201 	orr.w	r2, r2, #1
 800e182:	601a      	str	r2, [r3, #0]
 800e184:	e000      	b.n	800e188 <HAL_TIM_PWM_Start_DMA+0x418>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e186:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800e188:	7dfb      	ldrb	r3, [r7, #23]
}
 800e18a:	4618      	mov	r0, r3
 800e18c:	3718      	adds	r7, #24
 800e18e:	46bd      	mov	sp, r7
 800e190:	bd80      	pop	{r7, pc}
 800e192:	bf00      	nop
 800e194:	0800ee03 	.word	0x0800ee03
 800e198:	0800eeab 	.word	0x0800eeab
 800e19c:	0800ed71 	.word	0x0800ed71
 800e1a0:	40012c00 	.word	0x40012c00
 800e1a4:	40013400 	.word	0x40013400
 800e1a8:	40014000 	.word	0x40014000
 800e1ac:	40014400 	.word	0x40014400
 800e1b0:	40014800 	.word	0x40014800
 800e1b4:	40015000 	.word	0x40015000
 800e1b8:	40000400 	.word	0x40000400
 800e1bc:	40000800 	.word	0x40000800
 800e1c0:	40000c00 	.word	0x40000c00
 800e1c4:	00010007 	.word	0x00010007

0800e1c8 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e1c8:	b580      	push	{r7, lr}
 800e1ca:	b084      	sub	sp, #16
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
 800e1d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	2b0c      	cmp	r3, #12
 800e1da:	d855      	bhi.n	800e288 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800e1dc:	a201      	add	r2, pc, #4	@ (adr r2, 800e1e4 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800e1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1e2:	bf00      	nop
 800e1e4:	0800e219 	.word	0x0800e219
 800e1e8:	0800e289 	.word	0x0800e289
 800e1ec:	0800e289 	.word	0x0800e289
 800e1f0:	0800e289 	.word	0x0800e289
 800e1f4:	0800e235 	.word	0x0800e235
 800e1f8:	0800e289 	.word	0x0800e289
 800e1fc:	0800e289 	.word	0x0800e289
 800e200:	0800e289 	.word	0x0800e289
 800e204:	0800e251 	.word	0x0800e251
 800e208:	0800e289 	.word	0x0800e289
 800e20c:	0800e289 	.word	0x0800e289
 800e210:	0800e289 	.word	0x0800e289
 800e214:	0800e26d 	.word	0x0800e26d
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	68da      	ldr	r2, [r3, #12]
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800e226:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e22c:	4618      	mov	r0, r3
 800e22e:	f7fd fe15 	bl	800be5c <HAL_DMA_Abort_IT>
      break;
 800e232:	e02c      	b.n	800e28e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	68da      	ldr	r2, [r3, #12]
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e242:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e248:	4618      	mov	r0, r3
 800e24a:	f7fd fe07 	bl	800be5c <HAL_DMA_Abort_IT>
      break;
 800e24e:	e01e      	b.n	800e28e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	68da      	ldr	r2, [r3, #12]
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e25e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e264:	4618      	mov	r0, r3
 800e266:	f7fd fdf9 	bl	800be5c <HAL_DMA_Abort_IT>
      break;
 800e26a:	e010      	b.n	800e28e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	68da      	ldr	r2, [r3, #12]
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e27a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e280:	4618      	mov	r0, r3
 800e282:	f7fd fdeb 	bl	800be5c <HAL_DMA_Abort_IT>
      break;
 800e286:	e002      	b.n	800e28e <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800e288:	2301      	movs	r3, #1
 800e28a:	73fb      	strb	r3, [r7, #15]
      break;
 800e28c:	bf00      	nop
  }

  if (status == HAL_OK)
 800e28e:	7bfb      	ldrb	r3, [r7, #15]
 800e290:	2b00      	cmp	r3, #0
 800e292:	f040 8086 	bne.w	800e3a2 <HAL_TIM_PWM_Stop_DMA+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	2200      	movs	r2, #0
 800e29c:	6839      	ldr	r1, [r7, #0]
 800e29e:	4618      	mov	r0, r3
 800e2a0:	f001 fab2 	bl	800f808 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	4a40      	ldr	r2, [pc, #256]	@ (800e3ac <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800e2aa:	4293      	cmp	r3, r2
 800e2ac:	d018      	beq.n	800e2e0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	4a3f      	ldr	r2, [pc, #252]	@ (800e3b0 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800e2b4:	4293      	cmp	r3, r2
 800e2b6:	d013      	beq.n	800e2e0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	4a3d      	ldr	r2, [pc, #244]	@ (800e3b4 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800e2be:	4293      	cmp	r3, r2
 800e2c0:	d00e      	beq.n	800e2e0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	4a3c      	ldr	r2, [pc, #240]	@ (800e3b8 <HAL_TIM_PWM_Stop_DMA+0x1f0>)
 800e2c8:	4293      	cmp	r3, r2
 800e2ca:	d009      	beq.n	800e2e0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	4a3a      	ldr	r2, [pc, #232]	@ (800e3bc <HAL_TIM_PWM_Stop_DMA+0x1f4>)
 800e2d2:	4293      	cmp	r3, r2
 800e2d4:	d004      	beq.n	800e2e0 <HAL_TIM_PWM_Stop_DMA+0x118>
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	4a39      	ldr	r2, [pc, #228]	@ (800e3c0 <HAL_TIM_PWM_Stop_DMA+0x1f8>)
 800e2dc:	4293      	cmp	r3, r2
 800e2de:	d101      	bne.n	800e2e4 <HAL_TIM_PWM_Stop_DMA+0x11c>
 800e2e0:	2301      	movs	r3, #1
 800e2e2:	e000      	b.n	800e2e6 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d017      	beq.n	800e31a <HAL_TIM_PWM_Stop_DMA+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	6a1a      	ldr	r2, [r3, #32]
 800e2f0:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e2f4:	4013      	ands	r3, r2
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d10f      	bne.n	800e31a <HAL_TIM_PWM_Stop_DMA+0x152>
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	6a1a      	ldr	r2, [r3, #32]
 800e300:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e304:	4013      	ands	r3, r2
 800e306:	2b00      	cmp	r3, #0
 800e308:	d107      	bne.n	800e31a <HAL_TIM_PWM_Stop_DMA+0x152>
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e318:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	6a1a      	ldr	r2, [r3, #32]
 800e320:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e324:	4013      	ands	r3, r2
 800e326:	2b00      	cmp	r3, #0
 800e328:	d10f      	bne.n	800e34a <HAL_TIM_PWM_Stop_DMA+0x182>
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	6a1a      	ldr	r2, [r3, #32]
 800e330:	f244 4344 	movw	r3, #17476	@ 0x4444
 800e334:	4013      	ands	r3, r2
 800e336:	2b00      	cmp	r3, #0
 800e338:	d107      	bne.n	800e34a <HAL_TIM_PWM_Stop_DMA+0x182>
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	681a      	ldr	r2, [r3, #0]
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	f022 0201 	bic.w	r2, r2, #1
 800e348:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d104      	bne.n	800e35a <HAL_TIM_PWM_Stop_DMA+0x192>
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	2201      	movs	r2, #1
 800e354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e358:	e023      	b.n	800e3a2 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	2b04      	cmp	r3, #4
 800e35e:	d104      	bne.n	800e36a <HAL_TIM_PWM_Stop_DMA+0x1a2>
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	2201      	movs	r2, #1
 800e364:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e368:	e01b      	b.n	800e3a2 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	2b08      	cmp	r3, #8
 800e36e:	d104      	bne.n	800e37a <HAL_TIM_PWM_Stop_DMA+0x1b2>
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2201      	movs	r2, #1
 800e374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e378:	e013      	b.n	800e3a2 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e37a:	683b      	ldr	r3, [r7, #0]
 800e37c:	2b0c      	cmp	r3, #12
 800e37e:	d104      	bne.n	800e38a <HAL_TIM_PWM_Stop_DMA+0x1c2>
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	2201      	movs	r2, #1
 800e384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e388:	e00b      	b.n	800e3a2 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e38a:	683b      	ldr	r3, [r7, #0]
 800e38c:	2b10      	cmp	r3, #16
 800e38e:	d104      	bne.n	800e39a <HAL_TIM_PWM_Stop_DMA+0x1d2>
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2201      	movs	r2, #1
 800e394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e398:	e003      	b.n	800e3a2 <HAL_TIM_PWM_Stop_DMA+0x1da>
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	2201      	movs	r2, #1
 800e39e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800e3a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3710      	adds	r7, #16
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}
 800e3ac:	40012c00 	.word	0x40012c00
 800e3b0:	40013400 	.word	0x40013400
 800e3b4:	40014000 	.word	0x40014000
 800e3b8:	40014400 	.word	0x40014400
 800e3bc:	40014800 	.word	0x40014800
 800e3c0:	40015000 	.word	0x40015000

0800e3c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800e3c4:	b580      	push	{r7, lr}
 800e3c6:	b086      	sub	sp, #24
 800e3c8:	af00      	add	r7, sp, #0
 800e3ca:	6078      	str	r0, [r7, #4]
 800e3cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d101      	bne.n	800e3d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800e3d4:	2301      	movs	r3, #1
 800e3d6:	e097      	b.n	800e508 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e3de:	b2db      	uxtb	r3, r3
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d106      	bne.n	800e3f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800e3ec:	6878      	ldr	r0, [r7, #4]
 800e3ee:	f7fa ff15 	bl	800921c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	2202      	movs	r2, #2
 800e3f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	689b      	ldr	r3, [r3, #8]
 800e400:	687a      	ldr	r2, [r7, #4]
 800e402:	6812      	ldr	r2, [r2, #0]
 800e404:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800e408:	f023 0307 	bic.w	r3, r3, #7
 800e40c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681a      	ldr	r2, [r3, #0]
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	3304      	adds	r3, #4
 800e416:	4619      	mov	r1, r3
 800e418:	4610      	mov	r0, r2
 800e41a:	f000 fd7b 	bl	800ef14 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	689b      	ldr	r3, [r3, #8]
 800e424:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	699b      	ldr	r3, [r3, #24]
 800e42c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	6a1b      	ldr	r3, [r3, #32]
 800e434:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	697a      	ldr	r2, [r7, #20]
 800e43c:	4313      	orrs	r3, r2
 800e43e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800e440:	693b      	ldr	r3, [r7, #16]
 800e442:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e446:	f023 0303 	bic.w	r3, r3, #3
 800e44a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800e44c:	683b      	ldr	r3, [r7, #0]
 800e44e:	689a      	ldr	r2, [r3, #8]
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	699b      	ldr	r3, [r3, #24]
 800e454:	021b      	lsls	r3, r3, #8
 800e456:	4313      	orrs	r3, r2
 800e458:	693a      	ldr	r2, [r7, #16]
 800e45a:	4313      	orrs	r3, r2
 800e45c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800e45e:	693b      	ldr	r3, [r7, #16]
 800e460:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800e464:	f023 030c 	bic.w	r3, r3, #12
 800e468:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800e46a:	693b      	ldr	r3, [r7, #16]
 800e46c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e470:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e474:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800e476:	683b      	ldr	r3, [r7, #0]
 800e478:	68da      	ldr	r2, [r3, #12]
 800e47a:	683b      	ldr	r3, [r7, #0]
 800e47c:	69db      	ldr	r3, [r3, #28]
 800e47e:	021b      	lsls	r3, r3, #8
 800e480:	4313      	orrs	r3, r2
 800e482:	693a      	ldr	r2, [r7, #16]
 800e484:	4313      	orrs	r3, r2
 800e486:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800e488:	683b      	ldr	r3, [r7, #0]
 800e48a:	691b      	ldr	r3, [r3, #16]
 800e48c:	011a      	lsls	r2, r3, #4
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	6a1b      	ldr	r3, [r3, #32]
 800e492:	031b      	lsls	r3, r3, #12
 800e494:	4313      	orrs	r3, r2
 800e496:	693a      	ldr	r2, [r7, #16]
 800e498:	4313      	orrs	r3, r2
 800e49a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800e4a2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800e4aa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	685a      	ldr	r2, [r3, #4]
 800e4b0:	683b      	ldr	r3, [r7, #0]
 800e4b2:	695b      	ldr	r3, [r3, #20]
 800e4b4:	011b      	lsls	r3, r3, #4
 800e4b6:	4313      	orrs	r3, r2
 800e4b8:	68fa      	ldr	r2, [r7, #12]
 800e4ba:	4313      	orrs	r3, r2
 800e4bc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	697a      	ldr	r2, [r7, #20]
 800e4c4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	693a      	ldr	r2, [r7, #16]
 800e4cc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	68fa      	ldr	r2, [r7, #12]
 800e4d4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	2201      	movs	r2, #1
 800e4da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	2201      	movs	r2, #1
 800e4e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	2201      	movs	r2, #1
 800e4ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2201      	movs	r2, #1
 800e4f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	2201      	movs	r2, #1
 800e4fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	2201      	movs	r2, #1
 800e502:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e506:	2300      	movs	r3, #0
}
 800e508:	4618      	mov	r0, r3
 800e50a:	3718      	adds	r7, #24
 800e50c:	46bd      	mov	sp, r7
 800e50e:	bd80      	pop	{r7, pc}

0800e510 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e510:	b580      	push	{r7, lr}
 800e512:	b084      	sub	sp, #16
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
 800e518:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e520:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e528:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e530:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e538:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800e53a:	683b      	ldr	r3, [r7, #0]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d110      	bne.n	800e562 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800e540:	7bfb      	ldrb	r3, [r7, #15]
 800e542:	2b01      	cmp	r3, #1
 800e544:	d102      	bne.n	800e54c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800e546:	7b7b      	ldrb	r3, [r7, #13]
 800e548:	2b01      	cmp	r3, #1
 800e54a:	d001      	beq.n	800e550 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800e54c:	2301      	movs	r3, #1
 800e54e:	e069      	b.n	800e624 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2202      	movs	r2, #2
 800e554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2202      	movs	r2, #2
 800e55c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e560:	e031      	b.n	800e5c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	2b04      	cmp	r3, #4
 800e566:	d110      	bne.n	800e58a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800e568:	7bbb      	ldrb	r3, [r7, #14]
 800e56a:	2b01      	cmp	r3, #1
 800e56c:	d102      	bne.n	800e574 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800e56e:	7b3b      	ldrb	r3, [r7, #12]
 800e570:	2b01      	cmp	r3, #1
 800e572:	d001      	beq.n	800e578 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800e574:	2301      	movs	r3, #1
 800e576:	e055      	b.n	800e624 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	2202      	movs	r2, #2
 800e57c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	2202      	movs	r2, #2
 800e584:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e588:	e01d      	b.n	800e5c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800e58a:	7bfb      	ldrb	r3, [r7, #15]
 800e58c:	2b01      	cmp	r3, #1
 800e58e:	d108      	bne.n	800e5a2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800e590:	7bbb      	ldrb	r3, [r7, #14]
 800e592:	2b01      	cmp	r3, #1
 800e594:	d105      	bne.n	800e5a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800e596:	7b7b      	ldrb	r3, [r7, #13]
 800e598:	2b01      	cmp	r3, #1
 800e59a:	d102      	bne.n	800e5a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800e59c:	7b3b      	ldrb	r3, [r7, #12]
 800e59e:	2b01      	cmp	r3, #1
 800e5a0:	d001      	beq.n	800e5a6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800e5a2:	2301      	movs	r3, #1
 800e5a4:	e03e      	b.n	800e624 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	2202      	movs	r2, #2
 800e5aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2202      	movs	r2, #2
 800e5b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	2202      	movs	r2, #2
 800e5ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	2202      	movs	r2, #2
 800e5c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d003      	beq.n	800e5d4 <HAL_TIM_Encoder_Start+0xc4>
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	2b04      	cmp	r3, #4
 800e5d0:	d008      	beq.n	800e5e4 <HAL_TIM_Encoder_Start+0xd4>
 800e5d2:	e00f      	b.n	800e5f4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	2201      	movs	r2, #1
 800e5da:	2100      	movs	r1, #0
 800e5dc:	4618      	mov	r0, r3
 800e5de:	f001 f913 	bl	800f808 <TIM_CCxChannelCmd>
      break;
 800e5e2:	e016      	b.n	800e612 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	2201      	movs	r2, #1
 800e5ea:	2104      	movs	r1, #4
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	f001 f90b 	bl	800f808 <TIM_CCxChannelCmd>
      break;
 800e5f2:	e00e      	b.n	800e612 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	2201      	movs	r2, #1
 800e5fa:	2100      	movs	r1, #0
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	f001 f903 	bl	800f808 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	2201      	movs	r2, #1
 800e608:	2104      	movs	r1, #4
 800e60a:	4618      	mov	r0, r3
 800e60c:	f001 f8fc 	bl	800f808 <TIM_CCxChannelCmd>
      break;
 800e610:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	681a      	ldr	r2, [r3, #0]
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	f042 0201 	orr.w	r2, r2, #1
 800e620:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800e622:	2300      	movs	r3, #0
}
 800e624:	4618      	mov	r0, r3
 800e626:	3710      	adds	r7, #16
 800e628:	46bd      	mov	sp, r7
 800e62a:	bd80      	pop	{r7, pc}

0800e62c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b084      	sub	sp, #16
 800e630:	af00      	add	r7, sp, #0
 800e632:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	68db      	ldr	r3, [r3, #12]
 800e63a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	691b      	ldr	r3, [r3, #16]
 800e642:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e644:	68bb      	ldr	r3, [r7, #8]
 800e646:	f003 0302 	and.w	r3, r3, #2
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d020      	beq.n	800e690 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	f003 0302 	and.w	r3, r3, #2
 800e654:	2b00      	cmp	r3, #0
 800e656:	d01b      	beq.n	800e690 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	f06f 0202 	mvn.w	r2, #2
 800e660:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	2201      	movs	r2, #1
 800e666:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	699b      	ldr	r3, [r3, #24]
 800e66e:	f003 0303 	and.w	r3, r3, #3
 800e672:	2b00      	cmp	r3, #0
 800e674:	d003      	beq.n	800e67e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e676:	6878      	ldr	r0, [r7, #4]
 800e678:	f000 fb5c 	bl	800ed34 <HAL_TIM_IC_CaptureCallback>
 800e67c:	e005      	b.n	800e68a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e67e:	6878      	ldr	r0, [r7, #4]
 800e680:	f000 fb4e 	bl	800ed20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e684:	6878      	ldr	r0, [r7, #4]
 800e686:	f7f9 fc1f 	bl	8007ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	2200      	movs	r2, #0
 800e68e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e690:	68bb      	ldr	r3, [r7, #8]
 800e692:	f003 0304 	and.w	r3, r3, #4
 800e696:	2b00      	cmp	r3, #0
 800e698:	d020      	beq.n	800e6dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	f003 0304 	and.w	r3, r3, #4
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d01b      	beq.n	800e6dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	f06f 0204 	mvn.w	r2, #4
 800e6ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	2202      	movs	r2, #2
 800e6b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	699b      	ldr	r3, [r3, #24]
 800e6ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d003      	beq.n	800e6ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f000 fb36 	bl	800ed34 <HAL_TIM_IC_CaptureCallback>
 800e6c8:	e005      	b.n	800e6d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e6ca:	6878      	ldr	r0, [r7, #4]
 800e6cc:	f000 fb28 	bl	800ed20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e6d0:	6878      	ldr	r0, [r7, #4]
 800e6d2:	f7f9 fbf9 	bl	8007ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2200      	movs	r2, #0
 800e6da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e6dc:	68bb      	ldr	r3, [r7, #8]
 800e6de:	f003 0308 	and.w	r3, r3, #8
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d020      	beq.n	800e728 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	f003 0308 	and.w	r3, r3, #8
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d01b      	beq.n	800e728 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	f06f 0208 	mvn.w	r2, #8
 800e6f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	2204      	movs	r2, #4
 800e6fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	69db      	ldr	r3, [r3, #28]
 800e706:	f003 0303 	and.w	r3, r3, #3
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d003      	beq.n	800e716 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e70e:	6878      	ldr	r0, [r7, #4]
 800e710:	f000 fb10 	bl	800ed34 <HAL_TIM_IC_CaptureCallback>
 800e714:	e005      	b.n	800e722 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e716:	6878      	ldr	r0, [r7, #4]
 800e718:	f000 fb02 	bl	800ed20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e71c:	6878      	ldr	r0, [r7, #4]
 800e71e:	f7f9 fbd3 	bl	8007ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2200      	movs	r2, #0
 800e726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	f003 0310 	and.w	r3, r3, #16
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d020      	beq.n	800e774 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	f003 0310 	and.w	r3, r3, #16
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d01b      	beq.n	800e774 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	f06f 0210 	mvn.w	r2, #16
 800e744:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	2208      	movs	r2, #8
 800e74a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	69db      	ldr	r3, [r3, #28]
 800e752:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e756:	2b00      	cmp	r3, #0
 800e758:	d003      	beq.n	800e762 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e75a:	6878      	ldr	r0, [r7, #4]
 800e75c:	f000 faea 	bl	800ed34 <HAL_TIM_IC_CaptureCallback>
 800e760:	e005      	b.n	800e76e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f000 fadc 	bl	800ed20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e768:	6878      	ldr	r0, [r7, #4]
 800e76a:	f7f9 fbad 	bl	8007ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2200      	movs	r2, #0
 800e772:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e774:	68bb      	ldr	r3, [r7, #8]
 800e776:	f003 0301 	and.w	r3, r3, #1
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d00c      	beq.n	800e798 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	f003 0301 	and.w	r3, r3, #1
 800e784:	2b00      	cmp	r3, #0
 800e786:	d007      	beq.n	800e798 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	f06f 0201 	mvn.w	r2, #1
 800e790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e792:	6878      	ldr	r0, [r7, #4]
 800e794:	f7f9 fcd0 	bl	8008138 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e798:	68bb      	ldr	r3, [r7, #8]
 800e79a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d104      	bne.n	800e7ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e7a2:	68bb      	ldr	r3, [r7, #8]
 800e7a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d00c      	beq.n	800e7c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d007      	beq.n	800e7c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e7be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e7c0:	6878      	ldr	r0, [r7, #4]
 800e7c2:	f001 f97b 	bl	800fabc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e7c6:	68bb      	ldr	r3, [r7, #8]
 800e7c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d00c      	beq.n	800e7ea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d007      	beq.n	800e7ea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e7e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e7e4:	6878      	ldr	r0, [r7, #4]
 800e7e6:	f001 f973 	bl	800fad0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e7ea:	68bb      	ldr	r3, [r7, #8]
 800e7ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d00c      	beq.n	800e80e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d007      	beq.n	800e80e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e806:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e808:	6878      	ldr	r0, [r7, #4]
 800e80a:	f000 fa9d 	bl	800ed48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e80e:	68bb      	ldr	r3, [r7, #8]
 800e810:	f003 0320 	and.w	r3, r3, #32
 800e814:	2b00      	cmp	r3, #0
 800e816:	d00c      	beq.n	800e832 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	f003 0320 	and.w	r3, r3, #32
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d007      	beq.n	800e832 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	f06f 0220 	mvn.w	r2, #32
 800e82a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e82c:	6878      	ldr	r0, [r7, #4]
 800e82e:	f001 f93b 	bl	800faa8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800e832:	68bb      	ldr	r3, [r7, #8]
 800e834:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d00c      	beq.n	800e856 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e842:	2b00      	cmp	r3, #0
 800e844:	d007      	beq.n	800e856 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800e84e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800e850:	6878      	ldr	r0, [r7, #4]
 800e852:	f001 f947 	bl	800fae4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800e856:	68bb      	ldr	r3, [r7, #8]
 800e858:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d00c      	beq.n	800e87a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e866:	2b00      	cmp	r3, #0
 800e868:	d007      	beq.n	800e87a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800e872:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f001 f93f 	bl	800faf8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e880:	2b00      	cmp	r3, #0
 800e882:	d00c      	beq.n	800e89e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d007      	beq.n	800e89e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800e896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800e898:	6878      	ldr	r0, [r7, #4]
 800e89a:	f001 f937 	bl	800fb0c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d00c      	beq.n	800e8c2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d007      	beq.n	800e8c2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800e8ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800e8bc:	6878      	ldr	r0, [r7, #4]
 800e8be:	f001 f92f 	bl	800fb20 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e8c2:	bf00      	nop
 800e8c4:	3710      	adds	r7, #16
 800e8c6:	46bd      	mov	sp, r7
 800e8c8:	bd80      	pop	{r7, pc}
	...

0800e8cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e8cc:	b580      	push	{r7, lr}
 800e8ce:	b086      	sub	sp, #24
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	60f8      	str	r0, [r7, #12]
 800e8d4:	60b9      	str	r1, [r7, #8]
 800e8d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e8e2:	2b01      	cmp	r3, #1
 800e8e4:	d101      	bne.n	800e8ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e8e6:	2302      	movs	r3, #2
 800e8e8:	e0ff      	b.n	800eaea <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	2201      	movs	r2, #1
 800e8ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	2b14      	cmp	r3, #20
 800e8f6:	f200 80f0 	bhi.w	800eada <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e8fa:	a201      	add	r2, pc, #4	@ (adr r2, 800e900 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e8fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e900:	0800e955 	.word	0x0800e955
 800e904:	0800eadb 	.word	0x0800eadb
 800e908:	0800eadb 	.word	0x0800eadb
 800e90c:	0800eadb 	.word	0x0800eadb
 800e910:	0800e995 	.word	0x0800e995
 800e914:	0800eadb 	.word	0x0800eadb
 800e918:	0800eadb 	.word	0x0800eadb
 800e91c:	0800eadb 	.word	0x0800eadb
 800e920:	0800e9d7 	.word	0x0800e9d7
 800e924:	0800eadb 	.word	0x0800eadb
 800e928:	0800eadb 	.word	0x0800eadb
 800e92c:	0800eadb 	.word	0x0800eadb
 800e930:	0800ea17 	.word	0x0800ea17
 800e934:	0800eadb 	.word	0x0800eadb
 800e938:	0800eadb 	.word	0x0800eadb
 800e93c:	0800eadb 	.word	0x0800eadb
 800e940:	0800ea59 	.word	0x0800ea59
 800e944:	0800eadb 	.word	0x0800eadb
 800e948:	0800eadb 	.word	0x0800eadb
 800e94c:	0800eadb 	.word	0x0800eadb
 800e950:	0800ea99 	.word	0x0800ea99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	68b9      	ldr	r1, [r7, #8]
 800e95a:	4618      	mov	r0, r3
 800e95c:	f000 fb8e 	bl	800f07c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	699a      	ldr	r2, [r3, #24]
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	f042 0208 	orr.w	r2, r2, #8
 800e96e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	699a      	ldr	r2, [r3, #24]
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	f022 0204 	bic.w	r2, r2, #4
 800e97e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	6999      	ldr	r1, [r3, #24]
 800e986:	68bb      	ldr	r3, [r7, #8]
 800e988:	691a      	ldr	r2, [r3, #16]
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	430a      	orrs	r2, r1
 800e990:	619a      	str	r2, [r3, #24]
      break;
 800e992:	e0a5      	b.n	800eae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	68b9      	ldr	r1, [r7, #8]
 800e99a:	4618      	mov	r0, r3
 800e99c:	f000 fc08 	bl	800f1b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	699a      	ldr	r2, [r3, #24]
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e9ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	699a      	ldr	r2, [r3, #24]
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e9be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	6999      	ldr	r1, [r3, #24]
 800e9c6:	68bb      	ldr	r3, [r7, #8]
 800e9c8:	691b      	ldr	r3, [r3, #16]
 800e9ca:	021a      	lsls	r2, r3, #8
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	430a      	orrs	r2, r1
 800e9d2:	619a      	str	r2, [r3, #24]
      break;
 800e9d4:	e084      	b.n	800eae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	68b9      	ldr	r1, [r7, #8]
 800e9dc:	4618      	mov	r0, r3
 800e9de:	f000 fc7b 	bl	800f2d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	69da      	ldr	r2, [r3, #28]
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	f042 0208 	orr.w	r2, r2, #8
 800e9f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	69da      	ldr	r2, [r3, #28]
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	681b      	ldr	r3, [r3, #0]
 800e9fc:	f022 0204 	bic.w	r2, r2, #4
 800ea00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	69d9      	ldr	r1, [r3, #28]
 800ea08:	68bb      	ldr	r3, [r7, #8]
 800ea0a:	691a      	ldr	r2, [r3, #16]
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	430a      	orrs	r2, r1
 800ea12:	61da      	str	r2, [r3, #28]
      break;
 800ea14:	e064      	b.n	800eae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	68b9      	ldr	r1, [r7, #8]
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	f000 fced 	bl	800f3fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	69da      	ldr	r2, [r3, #28]
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ea30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	69da      	ldr	r2, [r3, #28]
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ea40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	69d9      	ldr	r1, [r3, #28]
 800ea48:	68bb      	ldr	r3, [r7, #8]
 800ea4a:	691b      	ldr	r3, [r3, #16]
 800ea4c:	021a      	lsls	r2, r3, #8
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	430a      	orrs	r2, r1
 800ea54:	61da      	str	r2, [r3, #28]
      break;
 800ea56:	e043      	b.n	800eae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	68b9      	ldr	r1, [r7, #8]
 800ea5e:	4618      	mov	r0, r3
 800ea60:	f000 fd60 	bl	800f524 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	f042 0208 	orr.w	r2, r2, #8
 800ea72:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	f022 0204 	bic.w	r2, r2, #4
 800ea82:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800ea8a:	68bb      	ldr	r3, [r7, #8]
 800ea8c:	691a      	ldr	r2, [r3, #16]
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	430a      	orrs	r2, r1
 800ea94:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ea96:	e023      	b.n	800eae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	68b9      	ldr	r1, [r7, #8]
 800ea9e:	4618      	mov	r0, r3
 800eaa0:	f000 fdaa 	bl	800f5f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800eab2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800eac2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800eaca:	68bb      	ldr	r3, [r7, #8]
 800eacc:	691b      	ldr	r3, [r3, #16]
 800eace:	021a      	lsls	r2, r3, #8
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	430a      	orrs	r2, r1
 800ead6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800ead8:	e002      	b.n	800eae0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800eada:	2301      	movs	r3, #1
 800eadc:	75fb      	strb	r3, [r7, #23]
      break;
 800eade:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	2200      	movs	r2, #0
 800eae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800eae8:	7dfb      	ldrb	r3, [r7, #23]
}
 800eaea:	4618      	mov	r0, r3
 800eaec:	3718      	adds	r7, #24
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	bd80      	pop	{r7, pc}
 800eaf2:	bf00      	nop

0800eaf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b084      	sub	sp, #16
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
 800eafc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800eafe:	2300      	movs	r3, #0
 800eb00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eb08:	2b01      	cmp	r3, #1
 800eb0a:	d101      	bne.n	800eb10 <HAL_TIM_ConfigClockSource+0x1c>
 800eb0c:	2302      	movs	r3, #2
 800eb0e:	e0f6      	b.n	800ecfe <HAL_TIM_ConfigClockSource+0x20a>
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2201      	movs	r2, #1
 800eb14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2202      	movs	r2, #2
 800eb1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	689b      	ldr	r3, [r3, #8]
 800eb26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800eb28:	68bb      	ldr	r3, [r7, #8]
 800eb2a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800eb2e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800eb32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800eb34:	68bb      	ldr	r3, [r7, #8]
 800eb36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800eb3a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	68ba      	ldr	r2, [r7, #8]
 800eb42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800eb44:	683b      	ldr	r3, [r7, #0]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	4a6f      	ldr	r2, [pc, #444]	@ (800ed08 <HAL_TIM_ConfigClockSource+0x214>)
 800eb4a:	4293      	cmp	r3, r2
 800eb4c:	f000 80c1 	beq.w	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800eb50:	4a6d      	ldr	r2, [pc, #436]	@ (800ed08 <HAL_TIM_ConfigClockSource+0x214>)
 800eb52:	4293      	cmp	r3, r2
 800eb54:	f200 80c6 	bhi.w	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb58:	4a6c      	ldr	r2, [pc, #432]	@ (800ed0c <HAL_TIM_ConfigClockSource+0x218>)
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	f000 80b9 	beq.w	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800eb60:	4a6a      	ldr	r2, [pc, #424]	@ (800ed0c <HAL_TIM_ConfigClockSource+0x218>)
 800eb62:	4293      	cmp	r3, r2
 800eb64:	f200 80be 	bhi.w	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb68:	4a69      	ldr	r2, [pc, #420]	@ (800ed10 <HAL_TIM_ConfigClockSource+0x21c>)
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	f000 80b1 	beq.w	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800eb70:	4a67      	ldr	r2, [pc, #412]	@ (800ed10 <HAL_TIM_ConfigClockSource+0x21c>)
 800eb72:	4293      	cmp	r3, r2
 800eb74:	f200 80b6 	bhi.w	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb78:	4a66      	ldr	r2, [pc, #408]	@ (800ed14 <HAL_TIM_ConfigClockSource+0x220>)
 800eb7a:	4293      	cmp	r3, r2
 800eb7c:	f000 80a9 	beq.w	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800eb80:	4a64      	ldr	r2, [pc, #400]	@ (800ed14 <HAL_TIM_ConfigClockSource+0x220>)
 800eb82:	4293      	cmp	r3, r2
 800eb84:	f200 80ae 	bhi.w	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb88:	4a63      	ldr	r2, [pc, #396]	@ (800ed18 <HAL_TIM_ConfigClockSource+0x224>)
 800eb8a:	4293      	cmp	r3, r2
 800eb8c:	f000 80a1 	beq.w	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800eb90:	4a61      	ldr	r2, [pc, #388]	@ (800ed18 <HAL_TIM_ConfigClockSource+0x224>)
 800eb92:	4293      	cmp	r3, r2
 800eb94:	f200 80a6 	bhi.w	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800eb98:	4a60      	ldr	r2, [pc, #384]	@ (800ed1c <HAL_TIM_ConfigClockSource+0x228>)
 800eb9a:	4293      	cmp	r3, r2
 800eb9c:	f000 8099 	beq.w	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800eba0:	4a5e      	ldr	r2, [pc, #376]	@ (800ed1c <HAL_TIM_ConfigClockSource+0x228>)
 800eba2:	4293      	cmp	r3, r2
 800eba4:	f200 809e 	bhi.w	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800eba8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ebac:	f000 8091 	beq.w	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800ebb0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ebb4:	f200 8096 	bhi.w	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ebb8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ebbc:	f000 8089 	beq.w	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800ebc0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ebc4:	f200 808e 	bhi.w	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ebc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ebcc:	d03e      	beq.n	800ec4c <HAL_TIM_ConfigClockSource+0x158>
 800ebce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ebd2:	f200 8087 	bhi.w	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ebd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebda:	f000 8086 	beq.w	800ecea <HAL_TIM_ConfigClockSource+0x1f6>
 800ebde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebe2:	d87f      	bhi.n	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ebe4:	2b70      	cmp	r3, #112	@ 0x70
 800ebe6:	d01a      	beq.n	800ec1e <HAL_TIM_ConfigClockSource+0x12a>
 800ebe8:	2b70      	cmp	r3, #112	@ 0x70
 800ebea:	d87b      	bhi.n	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ebec:	2b60      	cmp	r3, #96	@ 0x60
 800ebee:	d050      	beq.n	800ec92 <HAL_TIM_ConfigClockSource+0x19e>
 800ebf0:	2b60      	cmp	r3, #96	@ 0x60
 800ebf2:	d877      	bhi.n	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ebf4:	2b50      	cmp	r3, #80	@ 0x50
 800ebf6:	d03c      	beq.n	800ec72 <HAL_TIM_ConfigClockSource+0x17e>
 800ebf8:	2b50      	cmp	r3, #80	@ 0x50
 800ebfa:	d873      	bhi.n	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ebfc:	2b40      	cmp	r3, #64	@ 0x40
 800ebfe:	d058      	beq.n	800ecb2 <HAL_TIM_ConfigClockSource+0x1be>
 800ec00:	2b40      	cmp	r3, #64	@ 0x40
 800ec02:	d86f      	bhi.n	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ec04:	2b30      	cmp	r3, #48	@ 0x30
 800ec06:	d064      	beq.n	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800ec08:	2b30      	cmp	r3, #48	@ 0x30
 800ec0a:	d86b      	bhi.n	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ec0c:	2b20      	cmp	r3, #32
 800ec0e:	d060      	beq.n	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800ec10:	2b20      	cmp	r3, #32
 800ec12:	d867      	bhi.n	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d05c      	beq.n	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800ec18:	2b10      	cmp	r3, #16
 800ec1a:	d05a      	beq.n	800ecd2 <HAL_TIM_ConfigClockSource+0x1de>
 800ec1c:	e062      	b.n	800ece4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ec26:	683b      	ldr	r3, [r7, #0]
 800ec28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ec2a:	683b      	ldr	r3, [r7, #0]
 800ec2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ec2e:	f000 fdcb 	bl	800f7c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	689b      	ldr	r3, [r3, #8]
 800ec38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ec3a:	68bb      	ldr	r3, [r7, #8]
 800ec3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ec40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	68ba      	ldr	r2, [r7, #8]
 800ec48:	609a      	str	r2, [r3, #8]
      break;
 800ec4a:	e04f      	b.n	800ecec <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ec50:	683b      	ldr	r3, [r7, #0]
 800ec52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ec58:	683b      	ldr	r3, [r7, #0]
 800ec5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ec5c:	f000 fdb4 	bl	800f7c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	689a      	ldr	r2, [r3, #8]
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ec6e:	609a      	str	r2, [r3, #8]
      break;
 800ec70:	e03c      	b.n	800ecec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ec7a:	683b      	ldr	r3, [r7, #0]
 800ec7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ec7e:	461a      	mov	r2, r3
 800ec80:	f000 fd26 	bl	800f6d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	2150      	movs	r1, #80	@ 0x50
 800ec8a:	4618      	mov	r0, r3
 800ec8c:	f000 fd7f 	bl	800f78e <TIM_ITRx_SetConfig>
      break;
 800ec90:	e02c      	b.n	800ecec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ec9a:	683b      	ldr	r3, [r7, #0]
 800ec9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ec9e:	461a      	mov	r2, r3
 800eca0:	f000 fd45 	bl	800f72e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	2160      	movs	r1, #96	@ 0x60
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f000 fd6f 	bl	800f78e <TIM_ITRx_SetConfig>
      break;
 800ecb0:	e01c      	b.n	800ecec <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ecb6:	683b      	ldr	r3, [r7, #0]
 800ecb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ecbe:	461a      	mov	r2, r3
 800ecc0:	f000 fd06 	bl	800f6d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	2140      	movs	r1, #64	@ 0x40
 800ecca:	4618      	mov	r0, r3
 800eccc:	f000 fd5f 	bl	800f78e <TIM_ITRx_SetConfig>
      break;
 800ecd0:	e00c      	b.n	800ecec <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681a      	ldr	r2, [r3, #0]
 800ecd6:	683b      	ldr	r3, [r7, #0]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	4619      	mov	r1, r3
 800ecdc:	4610      	mov	r0, r2
 800ecde:	f000 fd56 	bl	800f78e <TIM_ITRx_SetConfig>
      break;
 800ece2:	e003      	b.n	800ecec <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800ece4:	2301      	movs	r3, #1
 800ece6:	73fb      	strb	r3, [r7, #15]
      break;
 800ece8:	e000      	b.n	800ecec <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800ecea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	2201      	movs	r2, #1
 800ecf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	2200      	movs	r2, #0
 800ecf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ecfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecfe:	4618      	mov	r0, r3
 800ed00:	3710      	adds	r7, #16
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bd80      	pop	{r7, pc}
 800ed06:	bf00      	nop
 800ed08:	00100070 	.word	0x00100070
 800ed0c:	00100060 	.word	0x00100060
 800ed10:	00100050 	.word	0x00100050
 800ed14:	00100040 	.word	0x00100040
 800ed18:	00100030 	.word	0x00100030
 800ed1c:	00100020 	.word	0x00100020

0800ed20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ed20:	b480      	push	{r7}
 800ed22:	b083      	sub	sp, #12
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ed28:	bf00      	nop
 800ed2a:	370c      	adds	r7, #12
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed32:	4770      	bx	lr

0800ed34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ed34:	b480      	push	{r7}
 800ed36:	b083      	sub	sp, #12
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ed3c:	bf00      	nop
 800ed3e:	370c      	adds	r7, #12
 800ed40:	46bd      	mov	sp, r7
 800ed42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed46:	4770      	bx	lr

0800ed48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ed48:	b480      	push	{r7}
 800ed4a:	b083      	sub	sp, #12
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ed50:	bf00      	nop
 800ed52:	370c      	adds	r7, #12
 800ed54:	46bd      	mov	sp, r7
 800ed56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed5a:	4770      	bx	lr

0800ed5c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800ed5c:	b480      	push	{r7}
 800ed5e:	b083      	sub	sp, #12
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800ed64:	bf00      	nop
 800ed66:	370c      	adds	r7, #12
 800ed68:	46bd      	mov	sp, r7
 800ed6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6e:	4770      	bx	lr

0800ed70 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b084      	sub	sp, #16
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed7c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed82:	687a      	ldr	r2, [r7, #4]
 800ed84:	429a      	cmp	r2, r3
 800ed86:	d107      	bne.n	800ed98 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	2201      	movs	r2, #1
 800ed8c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	2201      	movs	r2, #1
 800ed92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ed96:	e02a      	b.n	800edee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed9c:	687a      	ldr	r2, [r7, #4]
 800ed9e:	429a      	cmp	r2, r3
 800eda0:	d107      	bne.n	800edb2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	2202      	movs	r2, #2
 800eda6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	2201      	movs	r2, #1
 800edac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800edb0:	e01d      	b.n	800edee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edb6:	687a      	ldr	r2, [r7, #4]
 800edb8:	429a      	cmp	r2, r3
 800edba:	d107      	bne.n	800edcc <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	2204      	movs	r2, #4
 800edc0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	2201      	movs	r2, #1
 800edc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800edca:	e010      	b.n	800edee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800edd0:	687a      	ldr	r2, [r7, #4]
 800edd2:	429a      	cmp	r2, r3
 800edd4:	d107      	bne.n	800ede6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	2208      	movs	r2, #8
 800edda:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	2201      	movs	r2, #1
 800ede0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ede4:	e003      	b.n	800edee <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	2201      	movs	r2, #1
 800edea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800edee:	68f8      	ldr	r0, [r7, #12]
 800edf0:	f7ff ffb4 	bl	800ed5c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	2200      	movs	r2, #0
 800edf8:	771a      	strb	r2, [r3, #28]
}
 800edfa:	bf00      	nop
 800edfc:	3710      	adds	r7, #16
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800ee02:	b580      	push	{r7, lr}
 800ee04:	b084      	sub	sp, #16
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee0e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee14:	687a      	ldr	r2, [r7, #4]
 800ee16:	429a      	cmp	r2, r3
 800ee18:	d10b      	bne.n	800ee32 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	2201      	movs	r2, #1
 800ee1e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	69db      	ldr	r3, [r3, #28]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d136      	bne.n	800ee96 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	2201      	movs	r2, #1
 800ee2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ee30:	e031      	b.n	800ee96 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee36:	687a      	ldr	r2, [r7, #4]
 800ee38:	429a      	cmp	r2, r3
 800ee3a:	d10b      	bne.n	800ee54 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	2202      	movs	r2, #2
 800ee40:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	69db      	ldr	r3, [r3, #28]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d125      	bne.n	800ee96 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	2201      	movs	r2, #1
 800ee4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ee52:	e020      	b.n	800ee96 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee58:	687a      	ldr	r2, [r7, #4]
 800ee5a:	429a      	cmp	r2, r3
 800ee5c:	d10b      	bne.n	800ee76 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	2204      	movs	r2, #4
 800ee62:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	69db      	ldr	r3, [r3, #28]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d114      	bne.n	800ee96 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	2201      	movs	r2, #1
 800ee70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee74:	e00f      	b.n	800ee96 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee7a:	687a      	ldr	r2, [r7, #4]
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	d10a      	bne.n	800ee96 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	2208      	movs	r2, #8
 800ee84:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	69db      	ldr	r3, [r3, #28]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d103      	bne.n	800ee96 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	2201      	movs	r2, #1
 800ee92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ee96:	68f8      	ldr	r0, [r7, #12]
 800ee98:	f7f9 f816 	bl	8007ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	2200      	movs	r2, #0
 800eea0:	771a      	strb	r2, [r3, #28]
}
 800eea2:	bf00      	nop
 800eea4:	3710      	adds	r7, #16
 800eea6:	46bd      	mov	sp, r7
 800eea8:	bd80      	pop	{r7, pc}

0800eeaa <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800eeaa:	b580      	push	{r7, lr}
 800eeac:	b084      	sub	sp, #16
 800eeae:	af00      	add	r7, sp, #0
 800eeb0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eeb6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eebc:	687a      	ldr	r2, [r7, #4]
 800eebe:	429a      	cmp	r2, r3
 800eec0:	d103      	bne.n	800eeca <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	2201      	movs	r2, #1
 800eec6:	771a      	strb	r2, [r3, #28]
 800eec8:	e019      	b.n	800eefe <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eece:	687a      	ldr	r2, [r7, #4]
 800eed0:	429a      	cmp	r2, r3
 800eed2:	d103      	bne.n	800eedc <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	2202      	movs	r2, #2
 800eed8:	771a      	strb	r2, [r3, #28]
 800eeda:	e010      	b.n	800eefe <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eee0:	687a      	ldr	r2, [r7, #4]
 800eee2:	429a      	cmp	r2, r3
 800eee4:	d103      	bne.n	800eeee <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	2204      	movs	r2, #4
 800eeea:	771a      	strb	r2, [r3, #28]
 800eeec:	e007      	b.n	800eefe <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eef2:	687a      	ldr	r2, [r7, #4]
 800eef4:	429a      	cmp	r2, r3
 800eef6:	d102      	bne.n	800eefe <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	2208      	movs	r2, #8
 800eefc:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800eefe:	68f8      	ldr	r0, [r7, #12]
 800ef00:	f7f8 ff40 	bl	8007d84 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	2200      	movs	r2, #0
 800ef08:	771a      	strb	r2, [r3, #28]
}
 800ef0a:	bf00      	nop
 800ef0c:	3710      	adds	r7, #16
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bd80      	pop	{r7, pc}
	...

0800ef14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ef14:	b480      	push	{r7}
 800ef16:	b085      	sub	sp, #20
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
 800ef1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	4a4c      	ldr	r2, [pc, #304]	@ (800f058 <TIM_Base_SetConfig+0x144>)
 800ef28:	4293      	cmp	r3, r2
 800ef2a:	d017      	beq.n	800ef5c <TIM_Base_SetConfig+0x48>
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef32:	d013      	beq.n	800ef5c <TIM_Base_SetConfig+0x48>
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	4a49      	ldr	r2, [pc, #292]	@ (800f05c <TIM_Base_SetConfig+0x148>)
 800ef38:	4293      	cmp	r3, r2
 800ef3a:	d00f      	beq.n	800ef5c <TIM_Base_SetConfig+0x48>
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	4a48      	ldr	r2, [pc, #288]	@ (800f060 <TIM_Base_SetConfig+0x14c>)
 800ef40:	4293      	cmp	r3, r2
 800ef42:	d00b      	beq.n	800ef5c <TIM_Base_SetConfig+0x48>
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	4a47      	ldr	r2, [pc, #284]	@ (800f064 <TIM_Base_SetConfig+0x150>)
 800ef48:	4293      	cmp	r3, r2
 800ef4a:	d007      	beq.n	800ef5c <TIM_Base_SetConfig+0x48>
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	4a46      	ldr	r2, [pc, #280]	@ (800f068 <TIM_Base_SetConfig+0x154>)
 800ef50:	4293      	cmp	r3, r2
 800ef52:	d003      	beq.n	800ef5c <TIM_Base_SetConfig+0x48>
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	4a45      	ldr	r2, [pc, #276]	@ (800f06c <TIM_Base_SetConfig+0x158>)
 800ef58:	4293      	cmp	r3, r2
 800ef5a:	d108      	bne.n	800ef6e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ef64:	683b      	ldr	r3, [r7, #0]
 800ef66:	685b      	ldr	r3, [r3, #4]
 800ef68:	68fa      	ldr	r2, [r7, #12]
 800ef6a:	4313      	orrs	r3, r2
 800ef6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	4a39      	ldr	r2, [pc, #228]	@ (800f058 <TIM_Base_SetConfig+0x144>)
 800ef72:	4293      	cmp	r3, r2
 800ef74:	d023      	beq.n	800efbe <TIM_Base_SetConfig+0xaa>
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef7c:	d01f      	beq.n	800efbe <TIM_Base_SetConfig+0xaa>
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	4a36      	ldr	r2, [pc, #216]	@ (800f05c <TIM_Base_SetConfig+0x148>)
 800ef82:	4293      	cmp	r3, r2
 800ef84:	d01b      	beq.n	800efbe <TIM_Base_SetConfig+0xaa>
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	4a35      	ldr	r2, [pc, #212]	@ (800f060 <TIM_Base_SetConfig+0x14c>)
 800ef8a:	4293      	cmp	r3, r2
 800ef8c:	d017      	beq.n	800efbe <TIM_Base_SetConfig+0xaa>
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	4a34      	ldr	r2, [pc, #208]	@ (800f064 <TIM_Base_SetConfig+0x150>)
 800ef92:	4293      	cmp	r3, r2
 800ef94:	d013      	beq.n	800efbe <TIM_Base_SetConfig+0xaa>
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	4a33      	ldr	r2, [pc, #204]	@ (800f068 <TIM_Base_SetConfig+0x154>)
 800ef9a:	4293      	cmp	r3, r2
 800ef9c:	d00f      	beq.n	800efbe <TIM_Base_SetConfig+0xaa>
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	4a33      	ldr	r2, [pc, #204]	@ (800f070 <TIM_Base_SetConfig+0x15c>)
 800efa2:	4293      	cmp	r3, r2
 800efa4:	d00b      	beq.n	800efbe <TIM_Base_SetConfig+0xaa>
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	4a32      	ldr	r2, [pc, #200]	@ (800f074 <TIM_Base_SetConfig+0x160>)
 800efaa:	4293      	cmp	r3, r2
 800efac:	d007      	beq.n	800efbe <TIM_Base_SetConfig+0xaa>
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	4a31      	ldr	r2, [pc, #196]	@ (800f078 <TIM_Base_SetConfig+0x164>)
 800efb2:	4293      	cmp	r3, r2
 800efb4:	d003      	beq.n	800efbe <TIM_Base_SetConfig+0xaa>
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	4a2c      	ldr	r2, [pc, #176]	@ (800f06c <TIM_Base_SetConfig+0x158>)
 800efba:	4293      	cmp	r3, r2
 800efbc:	d108      	bne.n	800efd0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800efc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800efc6:	683b      	ldr	r3, [r7, #0]
 800efc8:	68db      	ldr	r3, [r3, #12]
 800efca:	68fa      	ldr	r2, [r7, #12]
 800efcc:	4313      	orrs	r3, r2
 800efce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800efd6:	683b      	ldr	r3, [r7, #0]
 800efd8:	695b      	ldr	r3, [r3, #20]
 800efda:	4313      	orrs	r3, r2
 800efdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	68fa      	ldr	r2, [r7, #12]
 800efe2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800efe4:	683b      	ldr	r3, [r7, #0]
 800efe6:	689a      	ldr	r2, [r3, #8]
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800efec:	683b      	ldr	r3, [r7, #0]
 800efee:	681a      	ldr	r2, [r3, #0]
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	4a18      	ldr	r2, [pc, #96]	@ (800f058 <TIM_Base_SetConfig+0x144>)
 800eff8:	4293      	cmp	r3, r2
 800effa:	d013      	beq.n	800f024 <TIM_Base_SetConfig+0x110>
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	4a1a      	ldr	r2, [pc, #104]	@ (800f068 <TIM_Base_SetConfig+0x154>)
 800f000:	4293      	cmp	r3, r2
 800f002:	d00f      	beq.n	800f024 <TIM_Base_SetConfig+0x110>
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	4a1a      	ldr	r2, [pc, #104]	@ (800f070 <TIM_Base_SetConfig+0x15c>)
 800f008:	4293      	cmp	r3, r2
 800f00a:	d00b      	beq.n	800f024 <TIM_Base_SetConfig+0x110>
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	4a19      	ldr	r2, [pc, #100]	@ (800f074 <TIM_Base_SetConfig+0x160>)
 800f010:	4293      	cmp	r3, r2
 800f012:	d007      	beq.n	800f024 <TIM_Base_SetConfig+0x110>
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	4a18      	ldr	r2, [pc, #96]	@ (800f078 <TIM_Base_SetConfig+0x164>)
 800f018:	4293      	cmp	r3, r2
 800f01a:	d003      	beq.n	800f024 <TIM_Base_SetConfig+0x110>
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	4a13      	ldr	r2, [pc, #76]	@ (800f06c <TIM_Base_SetConfig+0x158>)
 800f020:	4293      	cmp	r3, r2
 800f022:	d103      	bne.n	800f02c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	691a      	ldr	r2, [r3, #16]
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2201      	movs	r2, #1
 800f030:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	691b      	ldr	r3, [r3, #16]
 800f036:	f003 0301 	and.w	r3, r3, #1
 800f03a:	2b01      	cmp	r3, #1
 800f03c:	d105      	bne.n	800f04a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	691b      	ldr	r3, [r3, #16]
 800f042:	f023 0201 	bic.w	r2, r3, #1
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	611a      	str	r2, [r3, #16]
  }
}
 800f04a:	bf00      	nop
 800f04c:	3714      	adds	r7, #20
 800f04e:	46bd      	mov	sp, r7
 800f050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f054:	4770      	bx	lr
 800f056:	bf00      	nop
 800f058:	40012c00 	.word	0x40012c00
 800f05c:	40000400 	.word	0x40000400
 800f060:	40000800 	.word	0x40000800
 800f064:	40000c00 	.word	0x40000c00
 800f068:	40013400 	.word	0x40013400
 800f06c:	40015000 	.word	0x40015000
 800f070:	40014000 	.word	0x40014000
 800f074:	40014400 	.word	0x40014400
 800f078:	40014800 	.word	0x40014800

0800f07c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f07c:	b480      	push	{r7}
 800f07e:	b087      	sub	sp, #28
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
 800f084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	6a1b      	ldr	r3, [r3, #32]
 800f08a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	6a1b      	ldr	r3, [r3, #32]
 800f090:	f023 0201 	bic.w	r2, r3, #1
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	685b      	ldr	r3, [r3, #4]
 800f09c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	699b      	ldr	r3, [r3, #24]
 800f0a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f0aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f0ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	f023 0303 	bic.w	r3, r3, #3
 800f0b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f0b8:	683b      	ldr	r3, [r7, #0]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	68fa      	ldr	r2, [r7, #12]
 800f0be:	4313      	orrs	r3, r2
 800f0c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f0c2:	697b      	ldr	r3, [r7, #20]
 800f0c4:	f023 0302 	bic.w	r3, r3, #2
 800f0c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	689b      	ldr	r3, [r3, #8]
 800f0ce:	697a      	ldr	r2, [r7, #20]
 800f0d0:	4313      	orrs	r3, r2
 800f0d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	4a30      	ldr	r2, [pc, #192]	@ (800f198 <TIM_OC1_SetConfig+0x11c>)
 800f0d8:	4293      	cmp	r3, r2
 800f0da:	d013      	beq.n	800f104 <TIM_OC1_SetConfig+0x88>
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	4a2f      	ldr	r2, [pc, #188]	@ (800f19c <TIM_OC1_SetConfig+0x120>)
 800f0e0:	4293      	cmp	r3, r2
 800f0e2:	d00f      	beq.n	800f104 <TIM_OC1_SetConfig+0x88>
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	4a2e      	ldr	r2, [pc, #184]	@ (800f1a0 <TIM_OC1_SetConfig+0x124>)
 800f0e8:	4293      	cmp	r3, r2
 800f0ea:	d00b      	beq.n	800f104 <TIM_OC1_SetConfig+0x88>
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	4a2d      	ldr	r2, [pc, #180]	@ (800f1a4 <TIM_OC1_SetConfig+0x128>)
 800f0f0:	4293      	cmp	r3, r2
 800f0f2:	d007      	beq.n	800f104 <TIM_OC1_SetConfig+0x88>
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	4a2c      	ldr	r2, [pc, #176]	@ (800f1a8 <TIM_OC1_SetConfig+0x12c>)
 800f0f8:	4293      	cmp	r3, r2
 800f0fa:	d003      	beq.n	800f104 <TIM_OC1_SetConfig+0x88>
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	4a2b      	ldr	r2, [pc, #172]	@ (800f1ac <TIM_OC1_SetConfig+0x130>)
 800f100:	4293      	cmp	r3, r2
 800f102:	d10c      	bne.n	800f11e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	f023 0308 	bic.w	r3, r3, #8
 800f10a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	68db      	ldr	r3, [r3, #12]
 800f110:	697a      	ldr	r2, [r7, #20]
 800f112:	4313      	orrs	r3, r2
 800f114:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f116:	697b      	ldr	r3, [r7, #20]
 800f118:	f023 0304 	bic.w	r3, r3, #4
 800f11c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	4a1d      	ldr	r2, [pc, #116]	@ (800f198 <TIM_OC1_SetConfig+0x11c>)
 800f122:	4293      	cmp	r3, r2
 800f124:	d013      	beq.n	800f14e <TIM_OC1_SetConfig+0xd2>
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	4a1c      	ldr	r2, [pc, #112]	@ (800f19c <TIM_OC1_SetConfig+0x120>)
 800f12a:	4293      	cmp	r3, r2
 800f12c:	d00f      	beq.n	800f14e <TIM_OC1_SetConfig+0xd2>
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	4a1b      	ldr	r2, [pc, #108]	@ (800f1a0 <TIM_OC1_SetConfig+0x124>)
 800f132:	4293      	cmp	r3, r2
 800f134:	d00b      	beq.n	800f14e <TIM_OC1_SetConfig+0xd2>
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	4a1a      	ldr	r2, [pc, #104]	@ (800f1a4 <TIM_OC1_SetConfig+0x128>)
 800f13a:	4293      	cmp	r3, r2
 800f13c:	d007      	beq.n	800f14e <TIM_OC1_SetConfig+0xd2>
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	4a19      	ldr	r2, [pc, #100]	@ (800f1a8 <TIM_OC1_SetConfig+0x12c>)
 800f142:	4293      	cmp	r3, r2
 800f144:	d003      	beq.n	800f14e <TIM_OC1_SetConfig+0xd2>
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	4a18      	ldr	r2, [pc, #96]	@ (800f1ac <TIM_OC1_SetConfig+0x130>)
 800f14a:	4293      	cmp	r3, r2
 800f14c:	d111      	bne.n	800f172 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f14e:	693b      	ldr	r3, [r7, #16]
 800f150:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f156:	693b      	ldr	r3, [r7, #16]
 800f158:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f15c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f15e:	683b      	ldr	r3, [r7, #0]
 800f160:	695b      	ldr	r3, [r3, #20]
 800f162:	693a      	ldr	r2, [r7, #16]
 800f164:	4313      	orrs	r3, r2
 800f166:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f168:	683b      	ldr	r3, [r7, #0]
 800f16a:	699b      	ldr	r3, [r3, #24]
 800f16c:	693a      	ldr	r2, [r7, #16]
 800f16e:	4313      	orrs	r3, r2
 800f170:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	693a      	ldr	r2, [r7, #16]
 800f176:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	68fa      	ldr	r2, [r7, #12]
 800f17c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f17e:	683b      	ldr	r3, [r7, #0]
 800f180:	685a      	ldr	r2, [r3, #4]
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	697a      	ldr	r2, [r7, #20]
 800f18a:	621a      	str	r2, [r3, #32]
}
 800f18c:	bf00      	nop
 800f18e:	371c      	adds	r7, #28
 800f190:	46bd      	mov	sp, r7
 800f192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f196:	4770      	bx	lr
 800f198:	40012c00 	.word	0x40012c00
 800f19c:	40013400 	.word	0x40013400
 800f1a0:	40014000 	.word	0x40014000
 800f1a4:	40014400 	.word	0x40014400
 800f1a8:	40014800 	.word	0x40014800
 800f1ac:	40015000 	.word	0x40015000

0800f1b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f1b0:	b480      	push	{r7}
 800f1b2:	b087      	sub	sp, #28
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	6078      	str	r0, [r7, #4]
 800f1b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6a1b      	ldr	r3, [r3, #32]
 800f1be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	6a1b      	ldr	r3, [r3, #32]
 800f1c4:	f023 0210 	bic.w	r2, r3, #16
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	685b      	ldr	r3, [r3, #4]
 800f1d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	699b      	ldr	r3, [r3, #24]
 800f1d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f1de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f1e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f1ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f1ec:	683b      	ldr	r3, [r7, #0]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	021b      	lsls	r3, r3, #8
 800f1f2:	68fa      	ldr	r2, [r7, #12]
 800f1f4:	4313      	orrs	r3, r2
 800f1f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f1f8:	697b      	ldr	r3, [r7, #20]
 800f1fa:	f023 0320 	bic.w	r3, r3, #32
 800f1fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f200:	683b      	ldr	r3, [r7, #0]
 800f202:	689b      	ldr	r3, [r3, #8]
 800f204:	011b      	lsls	r3, r3, #4
 800f206:	697a      	ldr	r2, [r7, #20]
 800f208:	4313      	orrs	r3, r2
 800f20a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	4a2c      	ldr	r2, [pc, #176]	@ (800f2c0 <TIM_OC2_SetConfig+0x110>)
 800f210:	4293      	cmp	r3, r2
 800f212:	d007      	beq.n	800f224 <TIM_OC2_SetConfig+0x74>
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	4a2b      	ldr	r2, [pc, #172]	@ (800f2c4 <TIM_OC2_SetConfig+0x114>)
 800f218:	4293      	cmp	r3, r2
 800f21a:	d003      	beq.n	800f224 <TIM_OC2_SetConfig+0x74>
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	4a2a      	ldr	r2, [pc, #168]	@ (800f2c8 <TIM_OC2_SetConfig+0x118>)
 800f220:	4293      	cmp	r3, r2
 800f222:	d10d      	bne.n	800f240 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f224:	697b      	ldr	r3, [r7, #20]
 800f226:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f22a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	68db      	ldr	r3, [r3, #12]
 800f230:	011b      	lsls	r3, r3, #4
 800f232:	697a      	ldr	r2, [r7, #20]
 800f234:	4313      	orrs	r3, r2
 800f236:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f238:	697b      	ldr	r3, [r7, #20]
 800f23a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f23e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	4a1f      	ldr	r2, [pc, #124]	@ (800f2c0 <TIM_OC2_SetConfig+0x110>)
 800f244:	4293      	cmp	r3, r2
 800f246:	d013      	beq.n	800f270 <TIM_OC2_SetConfig+0xc0>
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	4a1e      	ldr	r2, [pc, #120]	@ (800f2c4 <TIM_OC2_SetConfig+0x114>)
 800f24c:	4293      	cmp	r3, r2
 800f24e:	d00f      	beq.n	800f270 <TIM_OC2_SetConfig+0xc0>
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	4a1e      	ldr	r2, [pc, #120]	@ (800f2cc <TIM_OC2_SetConfig+0x11c>)
 800f254:	4293      	cmp	r3, r2
 800f256:	d00b      	beq.n	800f270 <TIM_OC2_SetConfig+0xc0>
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	4a1d      	ldr	r2, [pc, #116]	@ (800f2d0 <TIM_OC2_SetConfig+0x120>)
 800f25c:	4293      	cmp	r3, r2
 800f25e:	d007      	beq.n	800f270 <TIM_OC2_SetConfig+0xc0>
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	4a1c      	ldr	r2, [pc, #112]	@ (800f2d4 <TIM_OC2_SetConfig+0x124>)
 800f264:	4293      	cmp	r3, r2
 800f266:	d003      	beq.n	800f270 <TIM_OC2_SetConfig+0xc0>
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	4a17      	ldr	r2, [pc, #92]	@ (800f2c8 <TIM_OC2_SetConfig+0x118>)
 800f26c:	4293      	cmp	r3, r2
 800f26e:	d113      	bne.n	800f298 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f270:	693b      	ldr	r3, [r7, #16]
 800f272:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f276:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f278:	693b      	ldr	r3, [r7, #16]
 800f27a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f27e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f280:	683b      	ldr	r3, [r7, #0]
 800f282:	695b      	ldr	r3, [r3, #20]
 800f284:	009b      	lsls	r3, r3, #2
 800f286:	693a      	ldr	r2, [r7, #16]
 800f288:	4313      	orrs	r3, r2
 800f28a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	699b      	ldr	r3, [r3, #24]
 800f290:	009b      	lsls	r3, r3, #2
 800f292:	693a      	ldr	r2, [r7, #16]
 800f294:	4313      	orrs	r3, r2
 800f296:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	693a      	ldr	r2, [r7, #16]
 800f29c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	68fa      	ldr	r2, [r7, #12]
 800f2a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f2a4:	683b      	ldr	r3, [r7, #0]
 800f2a6:	685a      	ldr	r2, [r3, #4]
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	697a      	ldr	r2, [r7, #20]
 800f2b0:	621a      	str	r2, [r3, #32]
}
 800f2b2:	bf00      	nop
 800f2b4:	371c      	adds	r7, #28
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2bc:	4770      	bx	lr
 800f2be:	bf00      	nop
 800f2c0:	40012c00 	.word	0x40012c00
 800f2c4:	40013400 	.word	0x40013400
 800f2c8:	40015000 	.word	0x40015000
 800f2cc:	40014000 	.word	0x40014000
 800f2d0:	40014400 	.word	0x40014400
 800f2d4:	40014800 	.word	0x40014800

0800f2d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f2d8:	b480      	push	{r7}
 800f2da:	b087      	sub	sp, #28
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
 800f2e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	6a1b      	ldr	r3, [r3, #32]
 800f2e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	6a1b      	ldr	r3, [r3, #32]
 800f2ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	685b      	ldr	r3, [r3, #4]
 800f2f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	69db      	ldr	r3, [r3, #28]
 800f2fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f30a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	f023 0303 	bic.w	r3, r3, #3
 800f312:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	68fa      	ldr	r2, [r7, #12]
 800f31a:	4313      	orrs	r3, r2
 800f31c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f31e:	697b      	ldr	r3, [r7, #20]
 800f320:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f324:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f326:	683b      	ldr	r3, [r7, #0]
 800f328:	689b      	ldr	r3, [r3, #8]
 800f32a:	021b      	lsls	r3, r3, #8
 800f32c:	697a      	ldr	r2, [r7, #20]
 800f32e:	4313      	orrs	r3, r2
 800f330:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	4a2b      	ldr	r2, [pc, #172]	@ (800f3e4 <TIM_OC3_SetConfig+0x10c>)
 800f336:	4293      	cmp	r3, r2
 800f338:	d007      	beq.n	800f34a <TIM_OC3_SetConfig+0x72>
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	4a2a      	ldr	r2, [pc, #168]	@ (800f3e8 <TIM_OC3_SetConfig+0x110>)
 800f33e:	4293      	cmp	r3, r2
 800f340:	d003      	beq.n	800f34a <TIM_OC3_SetConfig+0x72>
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	4a29      	ldr	r2, [pc, #164]	@ (800f3ec <TIM_OC3_SetConfig+0x114>)
 800f346:	4293      	cmp	r3, r2
 800f348:	d10d      	bne.n	800f366 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f34a:	697b      	ldr	r3, [r7, #20]
 800f34c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f350:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f352:	683b      	ldr	r3, [r7, #0]
 800f354:	68db      	ldr	r3, [r3, #12]
 800f356:	021b      	lsls	r3, r3, #8
 800f358:	697a      	ldr	r2, [r7, #20]
 800f35a:	4313      	orrs	r3, r2
 800f35c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f35e:	697b      	ldr	r3, [r7, #20]
 800f360:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f364:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	4a1e      	ldr	r2, [pc, #120]	@ (800f3e4 <TIM_OC3_SetConfig+0x10c>)
 800f36a:	4293      	cmp	r3, r2
 800f36c:	d013      	beq.n	800f396 <TIM_OC3_SetConfig+0xbe>
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	4a1d      	ldr	r2, [pc, #116]	@ (800f3e8 <TIM_OC3_SetConfig+0x110>)
 800f372:	4293      	cmp	r3, r2
 800f374:	d00f      	beq.n	800f396 <TIM_OC3_SetConfig+0xbe>
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	4a1d      	ldr	r2, [pc, #116]	@ (800f3f0 <TIM_OC3_SetConfig+0x118>)
 800f37a:	4293      	cmp	r3, r2
 800f37c:	d00b      	beq.n	800f396 <TIM_OC3_SetConfig+0xbe>
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	4a1c      	ldr	r2, [pc, #112]	@ (800f3f4 <TIM_OC3_SetConfig+0x11c>)
 800f382:	4293      	cmp	r3, r2
 800f384:	d007      	beq.n	800f396 <TIM_OC3_SetConfig+0xbe>
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	4a1b      	ldr	r2, [pc, #108]	@ (800f3f8 <TIM_OC3_SetConfig+0x120>)
 800f38a:	4293      	cmp	r3, r2
 800f38c:	d003      	beq.n	800f396 <TIM_OC3_SetConfig+0xbe>
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	4a16      	ldr	r2, [pc, #88]	@ (800f3ec <TIM_OC3_SetConfig+0x114>)
 800f392:	4293      	cmp	r3, r2
 800f394:	d113      	bne.n	800f3be <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f396:	693b      	ldr	r3, [r7, #16]
 800f398:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f39c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f39e:	693b      	ldr	r3, [r7, #16]
 800f3a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f3a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f3a6:	683b      	ldr	r3, [r7, #0]
 800f3a8:	695b      	ldr	r3, [r3, #20]
 800f3aa:	011b      	lsls	r3, r3, #4
 800f3ac:	693a      	ldr	r2, [r7, #16]
 800f3ae:	4313      	orrs	r3, r2
 800f3b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	699b      	ldr	r3, [r3, #24]
 800f3b6:	011b      	lsls	r3, r3, #4
 800f3b8:	693a      	ldr	r2, [r7, #16]
 800f3ba:	4313      	orrs	r3, r2
 800f3bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	693a      	ldr	r2, [r7, #16]
 800f3c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	68fa      	ldr	r2, [r7, #12]
 800f3c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	685a      	ldr	r2, [r3, #4]
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	697a      	ldr	r2, [r7, #20]
 800f3d6:	621a      	str	r2, [r3, #32]
}
 800f3d8:	bf00      	nop
 800f3da:	371c      	adds	r7, #28
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e2:	4770      	bx	lr
 800f3e4:	40012c00 	.word	0x40012c00
 800f3e8:	40013400 	.word	0x40013400
 800f3ec:	40015000 	.word	0x40015000
 800f3f0:	40014000 	.word	0x40014000
 800f3f4:	40014400 	.word	0x40014400
 800f3f8:	40014800 	.word	0x40014800

0800f3fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f3fc:	b480      	push	{r7}
 800f3fe:	b087      	sub	sp, #28
 800f400:	af00      	add	r7, sp, #0
 800f402:	6078      	str	r0, [r7, #4]
 800f404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	6a1b      	ldr	r3, [r3, #32]
 800f40a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	6a1b      	ldr	r3, [r3, #32]
 800f410:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	685b      	ldr	r3, [r3, #4]
 800f41c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	69db      	ldr	r3, [r3, #28]
 800f422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f42a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f42e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f436:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	021b      	lsls	r3, r3, #8
 800f43e:	68fa      	ldr	r2, [r7, #12]
 800f440:	4313      	orrs	r3, r2
 800f442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f444:	697b      	ldr	r3, [r7, #20]
 800f446:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f44a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	689b      	ldr	r3, [r3, #8]
 800f450:	031b      	lsls	r3, r3, #12
 800f452:	697a      	ldr	r2, [r7, #20]
 800f454:	4313      	orrs	r3, r2
 800f456:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	4a2c      	ldr	r2, [pc, #176]	@ (800f50c <TIM_OC4_SetConfig+0x110>)
 800f45c:	4293      	cmp	r3, r2
 800f45e:	d007      	beq.n	800f470 <TIM_OC4_SetConfig+0x74>
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	4a2b      	ldr	r2, [pc, #172]	@ (800f510 <TIM_OC4_SetConfig+0x114>)
 800f464:	4293      	cmp	r3, r2
 800f466:	d003      	beq.n	800f470 <TIM_OC4_SetConfig+0x74>
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	4a2a      	ldr	r2, [pc, #168]	@ (800f514 <TIM_OC4_SetConfig+0x118>)
 800f46c:	4293      	cmp	r3, r2
 800f46e:	d10d      	bne.n	800f48c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800f470:	697b      	ldr	r3, [r7, #20]
 800f472:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800f478:	683b      	ldr	r3, [r7, #0]
 800f47a:	68db      	ldr	r3, [r3, #12]
 800f47c:	031b      	lsls	r3, r3, #12
 800f47e:	697a      	ldr	r2, [r7, #20]
 800f480:	4313      	orrs	r3, r2
 800f482:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800f484:	697b      	ldr	r3, [r7, #20]
 800f486:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f48a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	4a1f      	ldr	r2, [pc, #124]	@ (800f50c <TIM_OC4_SetConfig+0x110>)
 800f490:	4293      	cmp	r3, r2
 800f492:	d013      	beq.n	800f4bc <TIM_OC4_SetConfig+0xc0>
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	4a1e      	ldr	r2, [pc, #120]	@ (800f510 <TIM_OC4_SetConfig+0x114>)
 800f498:	4293      	cmp	r3, r2
 800f49a:	d00f      	beq.n	800f4bc <TIM_OC4_SetConfig+0xc0>
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	4a1e      	ldr	r2, [pc, #120]	@ (800f518 <TIM_OC4_SetConfig+0x11c>)
 800f4a0:	4293      	cmp	r3, r2
 800f4a2:	d00b      	beq.n	800f4bc <TIM_OC4_SetConfig+0xc0>
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	4a1d      	ldr	r2, [pc, #116]	@ (800f51c <TIM_OC4_SetConfig+0x120>)
 800f4a8:	4293      	cmp	r3, r2
 800f4aa:	d007      	beq.n	800f4bc <TIM_OC4_SetConfig+0xc0>
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	4a1c      	ldr	r2, [pc, #112]	@ (800f520 <TIM_OC4_SetConfig+0x124>)
 800f4b0:	4293      	cmp	r3, r2
 800f4b2:	d003      	beq.n	800f4bc <TIM_OC4_SetConfig+0xc0>
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	4a17      	ldr	r2, [pc, #92]	@ (800f514 <TIM_OC4_SetConfig+0x118>)
 800f4b8:	4293      	cmp	r3, r2
 800f4ba:	d113      	bne.n	800f4e4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f4bc:	693b      	ldr	r3, [r7, #16]
 800f4be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f4c2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800f4c4:	693b      	ldr	r3, [r7, #16]
 800f4c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f4ca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f4cc:	683b      	ldr	r3, [r7, #0]
 800f4ce:	695b      	ldr	r3, [r3, #20]
 800f4d0:	019b      	lsls	r3, r3, #6
 800f4d2:	693a      	ldr	r2, [r7, #16]
 800f4d4:	4313      	orrs	r3, r2
 800f4d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800f4d8:	683b      	ldr	r3, [r7, #0]
 800f4da:	699b      	ldr	r3, [r3, #24]
 800f4dc:	019b      	lsls	r3, r3, #6
 800f4de:	693a      	ldr	r2, [r7, #16]
 800f4e0:	4313      	orrs	r3, r2
 800f4e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	693a      	ldr	r2, [r7, #16]
 800f4e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	68fa      	ldr	r2, [r7, #12]
 800f4ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f4f0:	683b      	ldr	r3, [r7, #0]
 800f4f2:	685a      	ldr	r2, [r3, #4]
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	697a      	ldr	r2, [r7, #20]
 800f4fc:	621a      	str	r2, [r3, #32]
}
 800f4fe:	bf00      	nop
 800f500:	371c      	adds	r7, #28
 800f502:	46bd      	mov	sp, r7
 800f504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f508:	4770      	bx	lr
 800f50a:	bf00      	nop
 800f50c:	40012c00 	.word	0x40012c00
 800f510:	40013400 	.word	0x40013400
 800f514:	40015000 	.word	0x40015000
 800f518:	40014000 	.word	0x40014000
 800f51c:	40014400 	.word	0x40014400
 800f520:	40014800 	.word	0x40014800

0800f524 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f524:	b480      	push	{r7}
 800f526:	b087      	sub	sp, #28
 800f528:	af00      	add	r7, sp, #0
 800f52a:	6078      	str	r0, [r7, #4]
 800f52c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	6a1b      	ldr	r3, [r3, #32]
 800f532:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	6a1b      	ldr	r3, [r3, #32]
 800f538:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	685b      	ldr	r3, [r3, #4]
 800f544:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f54a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f552:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f556:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	68fa      	ldr	r2, [r7, #12]
 800f55e:	4313      	orrs	r3, r2
 800f560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f562:	693b      	ldr	r3, [r7, #16]
 800f564:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f568:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f56a:	683b      	ldr	r3, [r7, #0]
 800f56c:	689b      	ldr	r3, [r3, #8]
 800f56e:	041b      	lsls	r3, r3, #16
 800f570:	693a      	ldr	r2, [r7, #16]
 800f572:	4313      	orrs	r3, r2
 800f574:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	4a19      	ldr	r2, [pc, #100]	@ (800f5e0 <TIM_OC5_SetConfig+0xbc>)
 800f57a:	4293      	cmp	r3, r2
 800f57c:	d013      	beq.n	800f5a6 <TIM_OC5_SetConfig+0x82>
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	4a18      	ldr	r2, [pc, #96]	@ (800f5e4 <TIM_OC5_SetConfig+0xc0>)
 800f582:	4293      	cmp	r3, r2
 800f584:	d00f      	beq.n	800f5a6 <TIM_OC5_SetConfig+0x82>
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	4a17      	ldr	r2, [pc, #92]	@ (800f5e8 <TIM_OC5_SetConfig+0xc4>)
 800f58a:	4293      	cmp	r3, r2
 800f58c:	d00b      	beq.n	800f5a6 <TIM_OC5_SetConfig+0x82>
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	4a16      	ldr	r2, [pc, #88]	@ (800f5ec <TIM_OC5_SetConfig+0xc8>)
 800f592:	4293      	cmp	r3, r2
 800f594:	d007      	beq.n	800f5a6 <TIM_OC5_SetConfig+0x82>
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	4a15      	ldr	r2, [pc, #84]	@ (800f5f0 <TIM_OC5_SetConfig+0xcc>)
 800f59a:	4293      	cmp	r3, r2
 800f59c:	d003      	beq.n	800f5a6 <TIM_OC5_SetConfig+0x82>
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	4a14      	ldr	r2, [pc, #80]	@ (800f5f4 <TIM_OC5_SetConfig+0xd0>)
 800f5a2:	4293      	cmp	r3, r2
 800f5a4:	d109      	bne.n	800f5ba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f5a6:	697b      	ldr	r3, [r7, #20]
 800f5a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f5ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f5ae:	683b      	ldr	r3, [r7, #0]
 800f5b0:	695b      	ldr	r3, [r3, #20]
 800f5b2:	021b      	lsls	r3, r3, #8
 800f5b4:	697a      	ldr	r2, [r7, #20]
 800f5b6:	4313      	orrs	r3, r2
 800f5b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	697a      	ldr	r2, [r7, #20]
 800f5be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	68fa      	ldr	r2, [r7, #12]
 800f5c4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f5c6:	683b      	ldr	r3, [r7, #0]
 800f5c8:	685a      	ldr	r2, [r3, #4]
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	693a      	ldr	r2, [r7, #16]
 800f5d2:	621a      	str	r2, [r3, #32]
}
 800f5d4:	bf00      	nop
 800f5d6:	371c      	adds	r7, #28
 800f5d8:	46bd      	mov	sp, r7
 800f5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5de:	4770      	bx	lr
 800f5e0:	40012c00 	.word	0x40012c00
 800f5e4:	40013400 	.word	0x40013400
 800f5e8:	40014000 	.word	0x40014000
 800f5ec:	40014400 	.word	0x40014400
 800f5f0:	40014800 	.word	0x40014800
 800f5f4:	40015000 	.word	0x40015000

0800f5f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f5f8:	b480      	push	{r7}
 800f5fa:	b087      	sub	sp, #28
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	6078      	str	r0, [r7, #4]
 800f600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	6a1b      	ldr	r3, [r3, #32]
 800f606:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	6a1b      	ldr	r3, [r3, #32]
 800f60c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	685b      	ldr	r3, [r3, #4]
 800f618:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f61e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f62a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	021b      	lsls	r3, r3, #8
 800f632:	68fa      	ldr	r2, [r7, #12]
 800f634:	4313      	orrs	r3, r2
 800f636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f638:	693b      	ldr	r3, [r7, #16]
 800f63a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f63e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f640:	683b      	ldr	r3, [r7, #0]
 800f642:	689b      	ldr	r3, [r3, #8]
 800f644:	051b      	lsls	r3, r3, #20
 800f646:	693a      	ldr	r2, [r7, #16]
 800f648:	4313      	orrs	r3, r2
 800f64a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	4a1a      	ldr	r2, [pc, #104]	@ (800f6b8 <TIM_OC6_SetConfig+0xc0>)
 800f650:	4293      	cmp	r3, r2
 800f652:	d013      	beq.n	800f67c <TIM_OC6_SetConfig+0x84>
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	4a19      	ldr	r2, [pc, #100]	@ (800f6bc <TIM_OC6_SetConfig+0xc4>)
 800f658:	4293      	cmp	r3, r2
 800f65a:	d00f      	beq.n	800f67c <TIM_OC6_SetConfig+0x84>
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	4a18      	ldr	r2, [pc, #96]	@ (800f6c0 <TIM_OC6_SetConfig+0xc8>)
 800f660:	4293      	cmp	r3, r2
 800f662:	d00b      	beq.n	800f67c <TIM_OC6_SetConfig+0x84>
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	4a17      	ldr	r2, [pc, #92]	@ (800f6c4 <TIM_OC6_SetConfig+0xcc>)
 800f668:	4293      	cmp	r3, r2
 800f66a:	d007      	beq.n	800f67c <TIM_OC6_SetConfig+0x84>
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	4a16      	ldr	r2, [pc, #88]	@ (800f6c8 <TIM_OC6_SetConfig+0xd0>)
 800f670:	4293      	cmp	r3, r2
 800f672:	d003      	beq.n	800f67c <TIM_OC6_SetConfig+0x84>
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	4a15      	ldr	r2, [pc, #84]	@ (800f6cc <TIM_OC6_SetConfig+0xd4>)
 800f678:	4293      	cmp	r3, r2
 800f67a:	d109      	bne.n	800f690 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f67c:	697b      	ldr	r3, [r7, #20]
 800f67e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f682:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f684:	683b      	ldr	r3, [r7, #0]
 800f686:	695b      	ldr	r3, [r3, #20]
 800f688:	029b      	lsls	r3, r3, #10
 800f68a:	697a      	ldr	r2, [r7, #20]
 800f68c:	4313      	orrs	r3, r2
 800f68e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	697a      	ldr	r2, [r7, #20]
 800f694:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	68fa      	ldr	r2, [r7, #12]
 800f69a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f69c:	683b      	ldr	r3, [r7, #0]
 800f69e:	685a      	ldr	r2, [r3, #4]
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	693a      	ldr	r2, [r7, #16]
 800f6a8:	621a      	str	r2, [r3, #32]
}
 800f6aa:	bf00      	nop
 800f6ac:	371c      	adds	r7, #28
 800f6ae:	46bd      	mov	sp, r7
 800f6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b4:	4770      	bx	lr
 800f6b6:	bf00      	nop
 800f6b8:	40012c00 	.word	0x40012c00
 800f6bc:	40013400 	.word	0x40013400
 800f6c0:	40014000 	.word	0x40014000
 800f6c4:	40014400 	.word	0x40014400
 800f6c8:	40014800 	.word	0x40014800
 800f6cc:	40015000 	.word	0x40015000

0800f6d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f6d0:	b480      	push	{r7}
 800f6d2:	b087      	sub	sp, #28
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	60f8      	str	r0, [r7, #12]
 800f6d8:	60b9      	str	r1, [r7, #8]
 800f6da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	6a1b      	ldr	r3, [r3, #32]
 800f6e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	6a1b      	ldr	r3, [r3, #32]
 800f6e6:	f023 0201 	bic.w	r2, r3, #1
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	699b      	ldr	r3, [r3, #24]
 800f6f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f6f4:	693b      	ldr	r3, [r7, #16]
 800f6f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f6fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	011b      	lsls	r3, r3, #4
 800f700:	693a      	ldr	r2, [r7, #16]
 800f702:	4313      	orrs	r3, r2
 800f704:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f706:	697b      	ldr	r3, [r7, #20]
 800f708:	f023 030a 	bic.w	r3, r3, #10
 800f70c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f70e:	697a      	ldr	r2, [r7, #20]
 800f710:	68bb      	ldr	r3, [r7, #8]
 800f712:	4313      	orrs	r3, r2
 800f714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	693a      	ldr	r2, [r7, #16]
 800f71a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	697a      	ldr	r2, [r7, #20]
 800f720:	621a      	str	r2, [r3, #32]
}
 800f722:	bf00      	nop
 800f724:	371c      	adds	r7, #28
 800f726:	46bd      	mov	sp, r7
 800f728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f72c:	4770      	bx	lr

0800f72e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f72e:	b480      	push	{r7}
 800f730:	b087      	sub	sp, #28
 800f732:	af00      	add	r7, sp, #0
 800f734:	60f8      	str	r0, [r7, #12]
 800f736:	60b9      	str	r1, [r7, #8]
 800f738:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	6a1b      	ldr	r3, [r3, #32]
 800f73e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	6a1b      	ldr	r3, [r3, #32]
 800f744:	f023 0210 	bic.w	r2, r3, #16
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	699b      	ldr	r3, [r3, #24]
 800f750:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f752:	693b      	ldr	r3, [r7, #16]
 800f754:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f758:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	031b      	lsls	r3, r3, #12
 800f75e:	693a      	ldr	r2, [r7, #16]
 800f760:	4313      	orrs	r3, r2
 800f762:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f764:	697b      	ldr	r3, [r7, #20]
 800f766:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f76a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f76c:	68bb      	ldr	r3, [r7, #8]
 800f76e:	011b      	lsls	r3, r3, #4
 800f770:	697a      	ldr	r2, [r7, #20]
 800f772:	4313      	orrs	r3, r2
 800f774:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	693a      	ldr	r2, [r7, #16]
 800f77a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	697a      	ldr	r2, [r7, #20]
 800f780:	621a      	str	r2, [r3, #32]
}
 800f782:	bf00      	nop
 800f784:	371c      	adds	r7, #28
 800f786:	46bd      	mov	sp, r7
 800f788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f78c:	4770      	bx	lr

0800f78e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f78e:	b480      	push	{r7}
 800f790:	b085      	sub	sp, #20
 800f792:	af00      	add	r7, sp, #0
 800f794:	6078      	str	r0, [r7, #4]
 800f796:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	689b      	ldr	r3, [r3, #8]
 800f79c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f7a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f7aa:	683a      	ldr	r2, [r7, #0]
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	4313      	orrs	r3, r2
 800f7b0:	f043 0307 	orr.w	r3, r3, #7
 800f7b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	68fa      	ldr	r2, [r7, #12]
 800f7ba:	609a      	str	r2, [r3, #8]
}
 800f7bc:	bf00      	nop
 800f7be:	3714      	adds	r7, #20
 800f7c0:	46bd      	mov	sp, r7
 800f7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c6:	4770      	bx	lr

0800f7c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f7c8:	b480      	push	{r7}
 800f7ca:	b087      	sub	sp, #28
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	60f8      	str	r0, [r7, #12]
 800f7d0:	60b9      	str	r1, [r7, #8]
 800f7d2:	607a      	str	r2, [r7, #4]
 800f7d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	689b      	ldr	r3, [r3, #8]
 800f7da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f7dc:	697b      	ldr	r3, [r7, #20]
 800f7de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f7e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f7e4:	683b      	ldr	r3, [r7, #0]
 800f7e6:	021a      	lsls	r2, r3, #8
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	431a      	orrs	r2, r3
 800f7ec:	68bb      	ldr	r3, [r7, #8]
 800f7ee:	4313      	orrs	r3, r2
 800f7f0:	697a      	ldr	r2, [r7, #20]
 800f7f2:	4313      	orrs	r3, r2
 800f7f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	697a      	ldr	r2, [r7, #20]
 800f7fa:	609a      	str	r2, [r3, #8]
}
 800f7fc:	bf00      	nop
 800f7fe:	371c      	adds	r7, #28
 800f800:	46bd      	mov	sp, r7
 800f802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f806:	4770      	bx	lr

0800f808 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f808:	b480      	push	{r7}
 800f80a:	b087      	sub	sp, #28
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	60f8      	str	r0, [r7, #12]
 800f810:	60b9      	str	r1, [r7, #8]
 800f812:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f814:	68bb      	ldr	r3, [r7, #8]
 800f816:	f003 031f 	and.w	r3, r3, #31
 800f81a:	2201      	movs	r2, #1
 800f81c:	fa02 f303 	lsl.w	r3, r2, r3
 800f820:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	6a1a      	ldr	r2, [r3, #32]
 800f826:	697b      	ldr	r3, [r7, #20]
 800f828:	43db      	mvns	r3, r3
 800f82a:	401a      	ands	r2, r3
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	6a1a      	ldr	r2, [r3, #32]
 800f834:	68bb      	ldr	r3, [r7, #8]
 800f836:	f003 031f 	and.w	r3, r3, #31
 800f83a:	6879      	ldr	r1, [r7, #4]
 800f83c:	fa01 f303 	lsl.w	r3, r1, r3
 800f840:	431a      	orrs	r2, r3
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	621a      	str	r2, [r3, #32]
}
 800f846:	bf00      	nop
 800f848:	371c      	adds	r7, #28
 800f84a:	46bd      	mov	sp, r7
 800f84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f850:	4770      	bx	lr
	...

0800f854 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f854:	b480      	push	{r7}
 800f856:	b085      	sub	sp, #20
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
 800f85c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f864:	2b01      	cmp	r3, #1
 800f866:	d101      	bne.n	800f86c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f868:	2302      	movs	r3, #2
 800f86a:	e074      	b.n	800f956 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2201      	movs	r2, #1
 800f870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	2202      	movs	r2, #2
 800f878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	685b      	ldr	r3, [r3, #4]
 800f882:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	689b      	ldr	r3, [r3, #8]
 800f88a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	4a34      	ldr	r2, [pc, #208]	@ (800f964 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f892:	4293      	cmp	r3, r2
 800f894:	d009      	beq.n	800f8aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	4a33      	ldr	r2, [pc, #204]	@ (800f968 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f89c:	4293      	cmp	r3, r2
 800f89e:	d004      	beq.n	800f8aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	4a31      	ldr	r2, [pc, #196]	@ (800f96c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f8a6:	4293      	cmp	r3, r2
 800f8a8:	d108      	bne.n	800f8bc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f8b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	685b      	ldr	r3, [r3, #4]
 800f8b6:	68fa      	ldr	r2, [r7, #12]
 800f8b8:	4313      	orrs	r3, r2
 800f8ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800f8c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f8c8:	683b      	ldr	r3, [r7, #0]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	68fa      	ldr	r2, [r7, #12]
 800f8ce:	4313      	orrs	r3, r2
 800f8d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	68fa      	ldr	r2, [r7, #12]
 800f8d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	4a21      	ldr	r2, [pc, #132]	@ (800f964 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f8e0:	4293      	cmp	r3, r2
 800f8e2:	d022      	beq.n	800f92a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f8ec:	d01d      	beq.n	800f92a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	4a1f      	ldr	r2, [pc, #124]	@ (800f970 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800f8f4:	4293      	cmp	r3, r2
 800f8f6:	d018      	beq.n	800f92a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	4a1d      	ldr	r2, [pc, #116]	@ (800f974 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800f8fe:	4293      	cmp	r3, r2
 800f900:	d013      	beq.n	800f92a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	681b      	ldr	r3, [r3, #0]
 800f906:	4a1c      	ldr	r2, [pc, #112]	@ (800f978 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800f908:	4293      	cmp	r3, r2
 800f90a:	d00e      	beq.n	800f92a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	4a15      	ldr	r2, [pc, #84]	@ (800f968 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f912:	4293      	cmp	r3, r2
 800f914:	d009      	beq.n	800f92a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	4a18      	ldr	r2, [pc, #96]	@ (800f97c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800f91c:	4293      	cmp	r3, r2
 800f91e:	d004      	beq.n	800f92a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	4a11      	ldr	r2, [pc, #68]	@ (800f96c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f926:	4293      	cmp	r3, r2
 800f928:	d10c      	bne.n	800f944 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f92a:	68bb      	ldr	r3, [r7, #8]
 800f92c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f930:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f932:	683b      	ldr	r3, [r7, #0]
 800f934:	689b      	ldr	r3, [r3, #8]
 800f936:	68ba      	ldr	r2, [r7, #8]
 800f938:	4313      	orrs	r3, r2
 800f93a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	68ba      	ldr	r2, [r7, #8]
 800f942:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	2201      	movs	r2, #1
 800f948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	2200      	movs	r2, #0
 800f950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f954:	2300      	movs	r3, #0
}
 800f956:	4618      	mov	r0, r3
 800f958:	3714      	adds	r7, #20
 800f95a:	46bd      	mov	sp, r7
 800f95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f960:	4770      	bx	lr
 800f962:	bf00      	nop
 800f964:	40012c00 	.word	0x40012c00
 800f968:	40013400 	.word	0x40013400
 800f96c:	40015000 	.word	0x40015000
 800f970:	40000400 	.word	0x40000400
 800f974:	40000800 	.word	0x40000800
 800f978:	40000c00 	.word	0x40000c00
 800f97c:	40014000 	.word	0x40014000

0800f980 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f980:	b480      	push	{r7}
 800f982:	b085      	sub	sp, #20
 800f984:	af00      	add	r7, sp, #0
 800f986:	6078      	str	r0, [r7, #4]
 800f988:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f98a:	2300      	movs	r3, #0
 800f98c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f994:	2b01      	cmp	r3, #1
 800f996:	d101      	bne.n	800f99c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f998:	2302      	movs	r3, #2
 800f99a:	e078      	b.n	800fa8e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	2201      	movs	r2, #1
 800f9a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f9aa:	683b      	ldr	r3, [r7, #0]
 800f9ac:	68db      	ldr	r3, [r3, #12]
 800f9ae:	4313      	orrs	r3, r2
 800f9b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	689b      	ldr	r3, [r3, #8]
 800f9bc:	4313      	orrs	r3, r2
 800f9be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f9c6:	683b      	ldr	r3, [r7, #0]
 800f9c8:	685b      	ldr	r3, [r3, #4]
 800f9ca:	4313      	orrs	r3, r2
 800f9cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f9d4:	683b      	ldr	r3, [r7, #0]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	4313      	orrs	r3, r2
 800f9da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f9e2:	683b      	ldr	r3, [r7, #0]
 800f9e4:	691b      	ldr	r3, [r3, #16]
 800f9e6:	4313      	orrs	r3, r2
 800f9e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	695b      	ldr	r3, [r3, #20]
 800f9f4:	4313      	orrs	r3, r2
 800f9f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f9fe:	683b      	ldr	r3, [r7, #0]
 800fa00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fa02:	4313      	orrs	r3, r2
 800fa04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fa0c:	683b      	ldr	r3, [r7, #0]
 800fa0e:	699b      	ldr	r3, [r3, #24]
 800fa10:	041b      	lsls	r3, r3, #16
 800fa12:	4313      	orrs	r3, r2
 800fa14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	69db      	ldr	r3, [r3, #28]
 800fa20:	4313      	orrs	r3, r2
 800fa22:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	4a1c      	ldr	r2, [pc, #112]	@ (800fa9c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800fa2a:	4293      	cmp	r3, r2
 800fa2c:	d009      	beq.n	800fa42 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	4a1b      	ldr	r2, [pc, #108]	@ (800faa0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800fa34:	4293      	cmp	r3, r2
 800fa36:	d004      	beq.n	800fa42 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	4a19      	ldr	r2, [pc, #100]	@ (800faa4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800fa3e:	4293      	cmp	r3, r2
 800fa40:	d11c      	bne.n	800fa7c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800fa48:	683b      	ldr	r3, [r7, #0]
 800fa4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa4c:	051b      	lsls	r3, r3, #20
 800fa4e:	4313      	orrs	r3, r2
 800fa50:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	6a1b      	ldr	r3, [r3, #32]
 800fa5c:	4313      	orrs	r3, r2
 800fa5e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fa66:	683b      	ldr	r3, [r7, #0]
 800fa68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa6a:	4313      	orrs	r3, r2
 800fa6c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800fa74:	683b      	ldr	r3, [r7, #0]
 800fa76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa78:	4313      	orrs	r3, r2
 800fa7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	68fa      	ldr	r2, [r7, #12]
 800fa82:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	2200      	movs	r2, #0
 800fa88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fa8c:	2300      	movs	r3, #0
}
 800fa8e:	4618      	mov	r0, r3
 800fa90:	3714      	adds	r7, #20
 800fa92:	46bd      	mov	sp, r7
 800fa94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa98:	4770      	bx	lr
 800fa9a:	bf00      	nop
 800fa9c:	40012c00 	.word	0x40012c00
 800faa0:	40013400 	.word	0x40013400
 800faa4:	40015000 	.word	0x40015000

0800faa8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800faa8:	b480      	push	{r7}
 800faaa:	b083      	sub	sp, #12
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fab0:	bf00      	nop
 800fab2:	370c      	adds	r7, #12
 800fab4:	46bd      	mov	sp, r7
 800fab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faba:	4770      	bx	lr

0800fabc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fabc:	b480      	push	{r7}
 800fabe:	b083      	sub	sp, #12
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fac4:	bf00      	nop
 800fac6:	370c      	adds	r7, #12
 800fac8:	46bd      	mov	sp, r7
 800faca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800face:	4770      	bx	lr

0800fad0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fad0:	b480      	push	{r7}
 800fad2:	b083      	sub	sp, #12
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fad8:	bf00      	nop
 800fada:	370c      	adds	r7, #12
 800fadc:	46bd      	mov	sp, r7
 800fade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fae2:	4770      	bx	lr

0800fae4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800fae4:	b480      	push	{r7}
 800fae6:	b083      	sub	sp, #12
 800fae8:	af00      	add	r7, sp, #0
 800faea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800faec:	bf00      	nop
 800faee:	370c      	adds	r7, #12
 800faf0:	46bd      	mov	sp, r7
 800faf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf6:	4770      	bx	lr

0800faf8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800faf8:	b480      	push	{r7}
 800fafa:	b083      	sub	sp, #12
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800fb00:	bf00      	nop
 800fb02:	370c      	adds	r7, #12
 800fb04:	46bd      	mov	sp, r7
 800fb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0a:	4770      	bx	lr

0800fb0c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800fb0c:	b480      	push	{r7}
 800fb0e:	b083      	sub	sp, #12
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800fb14:	bf00      	nop
 800fb16:	370c      	adds	r7, #12
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb1e:	4770      	bx	lr

0800fb20 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800fb20:	b480      	push	{r7}
 800fb22:	b083      	sub	sp, #12
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800fb28:	bf00      	nop
 800fb2a:	370c      	adds	r7, #12
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb32:	4770      	bx	lr

0800fb34 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800fb34:	b580      	push	{r7, lr}
 800fb36:	b082      	sub	sp, #8
 800fb38:	af00      	add	r7, sp, #0
 800fb3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d101      	bne.n	800fb46 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800fb42:	2301      	movs	r3, #1
 800fb44:	e04a      	b.n	800fbdc <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d106      	bne.n	800fb5e <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	2200      	movs	r2, #0
 800fb54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fb58:	6878      	ldr	r0, [r7, #4]
 800fb5a:	f7f9 fdb3 	bl	80096c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	2224      	movs	r2, #36	@ 0x24
 800fb62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	681a      	ldr	r2, [r3, #0]
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	f022 0201 	bic.w	r2, r2, #1
 800fb74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d002      	beq.n	800fb84 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fb7e:	6878      	ldr	r0, [r7, #4]
 800fb80:	f001 f8a2 	bl	8010cc8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fb84:	6878      	ldr	r0, [r7, #4]
 800fb86:	f000 fda3 	bl	80106d0 <UART_SetConfig>
 800fb8a:	4603      	mov	r3, r0
 800fb8c:	2b01      	cmp	r3, #1
 800fb8e:	d101      	bne.n	800fb94 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800fb90:	2301      	movs	r3, #1
 800fb92:	e023      	b.n	800fbdc <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	685a      	ldr	r2, [r3, #4]
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fba2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	689a      	ldr	r2, [r3, #8]
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800fbb2:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	689a      	ldr	r2, [r3, #8]
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	f042 0208 	orr.w	r2, r2, #8
 800fbc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	681a      	ldr	r2, [r3, #0]
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	f042 0201 	orr.w	r2, r2, #1
 800fbd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fbd4:	6878      	ldr	r0, [r7, #4]
 800fbd6:	f001 f919 	bl	8010e0c <UART_CheckIdleState>
 800fbda:	4603      	mov	r3, r0
}
 800fbdc:	4618      	mov	r0, r3
 800fbde:	3708      	adds	r7, #8
 800fbe0:	46bd      	mov	sp, r7
 800fbe2:	bd80      	pop	{r7, pc}

0800fbe4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	b08a      	sub	sp, #40	@ 0x28
 800fbe8:	af00      	add	r7, sp, #0
 800fbea:	60f8      	str	r0, [r7, #12]
 800fbec:	60b9      	str	r1, [r7, #8]
 800fbee:	4613      	mov	r3, r2
 800fbf0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fbf8:	2b20      	cmp	r3, #32
 800fbfa:	d167      	bne.n	800fccc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800fbfc:	68bb      	ldr	r3, [r7, #8]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d002      	beq.n	800fc08 <HAL_UART_Transmit_DMA+0x24>
 800fc02:	88fb      	ldrh	r3, [r7, #6]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d101      	bne.n	800fc0c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800fc08:	2301      	movs	r3, #1
 800fc0a:	e060      	b.n	800fcce <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	68ba      	ldr	r2, [r7, #8]
 800fc10:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	88fa      	ldrh	r2, [r7, #6]
 800fc16:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	88fa      	ldrh	r2, [r7, #6]
 800fc1e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	2200      	movs	r2, #0
 800fc26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	2221      	movs	r2, #33	@ 0x21
 800fc2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d028      	beq.n	800fc8c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fc3a:	68fb      	ldr	r3, [r7, #12]
 800fc3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fc3e:	4a26      	ldr	r2, [pc, #152]	@ (800fcd8 <HAL_UART_Transmit_DMA+0xf4>)
 800fc40:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fc46:	4a25      	ldr	r2, [pc, #148]	@ (800fcdc <HAL_UART_Transmit_DMA+0xf8>)
 800fc48:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fc4e:	4a24      	ldr	r2, [pc, #144]	@ (800fce0 <HAL_UART_Transmit_DMA+0xfc>)
 800fc50:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fc56:	2200      	movs	r2, #0
 800fc58:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc62:	4619      	mov	r1, r3
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	3328      	adds	r3, #40	@ 0x28
 800fc6a:	461a      	mov	r2, r3
 800fc6c:	88fb      	ldrh	r3, [r7, #6]
 800fc6e:	f7fc f821 	bl	800bcb4 <HAL_DMA_Start_IT>
 800fc72:	4603      	mov	r3, r0
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d009      	beq.n	800fc8c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	2210      	movs	r2, #16
 800fc7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	2220      	movs	r2, #32
 800fc84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800fc88:	2301      	movs	r3, #1
 800fc8a:	e020      	b.n	800fcce <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	2240      	movs	r2, #64	@ 0x40
 800fc92:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	3308      	adds	r3, #8
 800fc9a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc9c:	697b      	ldr	r3, [r7, #20]
 800fc9e:	e853 3f00 	ldrex	r3, [r3]
 800fca2:	613b      	str	r3, [r7, #16]
   return(result);
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	3308      	adds	r3, #8
 800fcb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fcb4:	623a      	str	r2, [r7, #32]
 800fcb6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcb8:	69f9      	ldr	r1, [r7, #28]
 800fcba:	6a3a      	ldr	r2, [r7, #32]
 800fcbc:	e841 2300 	strex	r3, r2, [r1]
 800fcc0:	61bb      	str	r3, [r7, #24]
   return(result);
 800fcc2:	69bb      	ldr	r3, [r7, #24]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d1e5      	bne.n	800fc94 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800fcc8:	2300      	movs	r3, #0
 800fcca:	e000      	b.n	800fcce <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800fccc:	2302      	movs	r3, #2
  }
}
 800fcce:	4618      	mov	r0, r3
 800fcd0:	3728      	adds	r7, #40	@ 0x28
 800fcd2:	46bd      	mov	sp, r7
 800fcd4:	bd80      	pop	{r7, pc}
 800fcd6:	bf00      	nop
 800fcd8:	080112d7 	.word	0x080112d7
 800fcdc:	08011371 	.word	0x08011371
 800fce0:	080114f7 	.word	0x080114f7

0800fce4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b08a      	sub	sp, #40	@ 0x28
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	60f8      	str	r0, [r7, #12]
 800fcec:	60b9      	str	r1, [r7, #8]
 800fcee:	4613      	mov	r3, r2
 800fcf0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fcf8:	2b20      	cmp	r3, #32
 800fcfa:	d137      	bne.n	800fd6c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800fcfc:	68bb      	ldr	r3, [r7, #8]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d002      	beq.n	800fd08 <HAL_UART_Receive_DMA+0x24>
 800fd02:	88fb      	ldrh	r3, [r7, #6]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d101      	bne.n	800fd0c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800fd08:	2301      	movs	r3, #1
 800fd0a:	e030      	b.n	800fd6e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	2200      	movs	r2, #0
 800fd10:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	4a18      	ldr	r2, [pc, #96]	@ (800fd78 <HAL_UART_Receive_DMA+0x94>)
 800fd18:	4293      	cmp	r3, r2
 800fd1a:	d01f      	beq.n	800fd5c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	685b      	ldr	r3, [r3, #4]
 800fd22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d018      	beq.n	800fd5c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd30:	697b      	ldr	r3, [r7, #20]
 800fd32:	e853 3f00 	ldrex	r3, [r3]
 800fd36:	613b      	str	r3, [r7, #16]
   return(result);
 800fd38:	693b      	ldr	r3, [r7, #16]
 800fd3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fd3e:	627b      	str	r3, [r7, #36]	@ 0x24
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	461a      	mov	r2, r3
 800fd46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd48:	623b      	str	r3, [r7, #32]
 800fd4a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4c:	69f9      	ldr	r1, [r7, #28]
 800fd4e:	6a3a      	ldr	r2, [r7, #32]
 800fd50:	e841 2300 	strex	r3, r2, [r1]
 800fd54:	61bb      	str	r3, [r7, #24]
   return(result);
 800fd56:	69bb      	ldr	r3, [r7, #24]
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d1e6      	bne.n	800fd2a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800fd5c:	88fb      	ldrh	r3, [r7, #6]
 800fd5e:	461a      	mov	r2, r3
 800fd60:	68b9      	ldr	r1, [r7, #8]
 800fd62:	68f8      	ldr	r0, [r7, #12]
 800fd64:	f001 f96a 	bl	801103c <UART_Start_Receive_DMA>
 800fd68:	4603      	mov	r3, r0
 800fd6a:	e000      	b.n	800fd6e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800fd6c:	2302      	movs	r3, #2
  }
}
 800fd6e:	4618      	mov	r0, r3
 800fd70:	3728      	adds	r7, #40	@ 0x28
 800fd72:	46bd      	mov	sp, r7
 800fd74:	bd80      	pop	{r7, pc}
 800fd76:	bf00      	nop
 800fd78:	40008000 	.word	0x40008000

0800fd7c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800fd7c:	b580      	push	{r7, lr}
 800fd7e:	b090      	sub	sp, #64	@ 0x40
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fd8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fd92:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	689b      	ldr	r3, [r3, #8]
 800fd9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fd9e:	2b80      	cmp	r3, #128	@ 0x80
 800fda0:	d139      	bne.n	800fe16 <HAL_UART_DMAStop+0x9a>
 800fda2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fda4:	2b21      	cmp	r3, #33	@ 0x21
 800fda6:	d136      	bne.n	800fe16 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	3308      	adds	r3, #8
 800fdae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdb0:	6a3b      	ldr	r3, [r7, #32]
 800fdb2:	e853 3f00 	ldrex	r3, [r3]
 800fdb6:	61fb      	str	r3, [r7, #28]
   return(result);
 800fdb8:	69fb      	ldr	r3, [r7, #28]
 800fdba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fdbe:	637b      	str	r3, [r7, #52]	@ 0x34
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	3308      	adds	r3, #8
 800fdc6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fdc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fdca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fdce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fdd0:	e841 2300 	strex	r3, r2, [r1]
 800fdd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fdd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d1e5      	bne.n	800fda8 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d015      	beq.n	800fe10 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fde8:	4618      	mov	r0, r3
 800fdea:	f7fb ffde 	bl	800bdaa <HAL_DMA_Abort>
 800fdee:	4603      	mov	r3, r0
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d00d      	beq.n	800fe10 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdf8:	4618      	mov	r0, r3
 800fdfa:	f7fc f945 	bl	800c088 <HAL_DMA_GetError>
 800fdfe:	4603      	mov	r3, r0
 800fe00:	2b20      	cmp	r3, #32
 800fe02:	d105      	bne.n	800fe10 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	2210      	movs	r2, #16
 800fe08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800fe0c:	2303      	movs	r3, #3
 800fe0e:	e047      	b.n	800fea0 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800fe10:	6878      	ldr	r0, [r7, #4]
 800fe12:	f001 f9b9 	bl	8011188 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	689b      	ldr	r3, [r3, #8]
 800fe1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe20:	2b40      	cmp	r3, #64	@ 0x40
 800fe22:	d13c      	bne.n	800fe9e <HAL_UART_DMAStop+0x122>
 800fe24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe26:	2b22      	cmp	r3, #34	@ 0x22
 800fe28:	d139      	bne.n	800fe9e <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	3308      	adds	r3, #8
 800fe30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	e853 3f00 	ldrex	r3, [r3]
 800fe38:	60bb      	str	r3, [r7, #8]
   return(result);
 800fe3a:	68bb      	ldr	r3, [r7, #8]
 800fe3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe40:	633b      	str	r3, [r7, #48]	@ 0x30
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	3308      	adds	r3, #8
 800fe48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe4a:	61ba      	str	r2, [r7, #24]
 800fe4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe4e:	6979      	ldr	r1, [r7, #20]
 800fe50:	69ba      	ldr	r2, [r7, #24]
 800fe52:	e841 2300 	strex	r3, r2, [r1]
 800fe56:	613b      	str	r3, [r7, #16]
   return(result);
 800fe58:	693b      	ldr	r3, [r7, #16]
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d1e5      	bne.n	800fe2a <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d017      	beq.n	800fe98 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe6e:	4618      	mov	r0, r3
 800fe70:	f7fb ff9b 	bl	800bdaa <HAL_DMA_Abort>
 800fe74:	4603      	mov	r3, r0
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d00e      	beq.n	800fe98 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe80:	4618      	mov	r0, r3
 800fe82:	f7fc f901 	bl	800c088 <HAL_DMA_GetError>
 800fe86:	4603      	mov	r3, r0
 800fe88:	2b20      	cmp	r3, #32
 800fe8a:	d105      	bne.n	800fe98 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	2210      	movs	r2, #16
 800fe90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800fe94:	2303      	movs	r3, #3
 800fe96:	e003      	b.n	800fea0 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800fe98:	6878      	ldr	r0, [r7, #4]
 800fe9a:	f001 f9b6 	bl	801120a <UART_EndRxTransfer>
  }

  return HAL_OK;
 800fe9e:	2300      	movs	r3, #0
}
 800fea0:	4618      	mov	r0, r3
 800fea2:	3740      	adds	r7, #64	@ 0x40
 800fea4:	46bd      	mov	sp, r7
 800fea6:	bd80      	pop	{r7, pc}

0800fea8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b0ba      	sub	sp, #232	@ 0xe8
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	69db      	ldr	r3, [r3, #28]
 800feb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	689b      	ldr	r3, [r3, #8]
 800feca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fece:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fed2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fed6:	4013      	ands	r3, r2
 800fed8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fedc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d11b      	bne.n	800ff1c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fee8:	f003 0320 	and.w	r3, r3, #32
 800feec:	2b00      	cmp	r3, #0
 800feee:	d015      	beq.n	800ff1c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fef4:	f003 0320 	and.w	r3, r3, #32
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d105      	bne.n	800ff08 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fefc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ff00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d009      	beq.n	800ff1c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	f000 8300 	beq.w	8010512 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ff16:	6878      	ldr	r0, [r7, #4]
 800ff18:	4798      	blx	r3
      }
      return;
 800ff1a:	e2fa      	b.n	8010512 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ff1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	f000 8123 	beq.w	801016c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ff26:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ff2a:	4b8d      	ldr	r3, [pc, #564]	@ (8010160 <HAL_UART_IRQHandler+0x2b8>)
 800ff2c:	4013      	ands	r3, r2
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d106      	bne.n	800ff40 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ff32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800ff36:	4b8b      	ldr	r3, [pc, #556]	@ (8010164 <HAL_UART_IRQHandler+0x2bc>)
 800ff38:	4013      	ands	r3, r2
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	f000 8116 	beq.w	801016c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ff40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff44:	f003 0301 	and.w	r3, r3, #1
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d011      	beq.n	800ff70 <HAL_UART_IRQHandler+0xc8>
 800ff4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d00b      	beq.n	800ff70 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	2201      	movs	r2, #1
 800ff5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff66:	f043 0201 	orr.w	r2, r3, #1
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff74:	f003 0302 	and.w	r3, r3, #2
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d011      	beq.n	800ffa0 <HAL_UART_IRQHandler+0xf8>
 800ff7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ff80:	f003 0301 	and.w	r3, r3, #1
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d00b      	beq.n	800ffa0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	2202      	movs	r2, #2
 800ff8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff96:	f043 0204 	orr.w	r2, r3, #4
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ffa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ffa4:	f003 0304 	and.w	r3, r3, #4
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d011      	beq.n	800ffd0 <HAL_UART_IRQHandler+0x128>
 800ffac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ffb0:	f003 0301 	and.w	r3, r3, #1
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d00b      	beq.n	800ffd0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	2204      	movs	r2, #4
 800ffbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffc6:	f043 0202 	orr.w	r2, r3, #2
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ffd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ffd4:	f003 0308 	and.w	r3, r3, #8
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d017      	beq.n	801000c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ffdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ffe0:	f003 0320 	and.w	r3, r3, #32
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d105      	bne.n	800fff4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ffe8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ffec:	4b5c      	ldr	r3, [pc, #368]	@ (8010160 <HAL_UART_IRQHandler+0x2b8>)
 800ffee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d00b      	beq.n	801000c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	2208      	movs	r2, #8
 800fffa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010002:	f043 0208 	orr.w	r2, r3, #8
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801000c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010010:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010014:	2b00      	cmp	r3, #0
 8010016:	d012      	beq.n	801003e <HAL_UART_IRQHandler+0x196>
 8010018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801001c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010020:	2b00      	cmp	r3, #0
 8010022:	d00c      	beq.n	801003e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801002c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010034:	f043 0220 	orr.w	r2, r3, #32
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010044:	2b00      	cmp	r3, #0
 8010046:	f000 8266 	beq.w	8010516 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801004a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801004e:	f003 0320 	and.w	r3, r3, #32
 8010052:	2b00      	cmp	r3, #0
 8010054:	d013      	beq.n	801007e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010056:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801005a:	f003 0320 	and.w	r3, r3, #32
 801005e:	2b00      	cmp	r3, #0
 8010060:	d105      	bne.n	801006e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010062:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801006a:	2b00      	cmp	r3, #0
 801006c:	d007      	beq.n	801007e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010072:	2b00      	cmp	r3, #0
 8010074:	d003      	beq.n	801007e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801007a:	6878      	ldr	r0, [r7, #4]
 801007c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010084:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	689b      	ldr	r3, [r3, #8]
 801008e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010092:	2b40      	cmp	r3, #64	@ 0x40
 8010094:	d005      	beq.n	80100a2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010096:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801009a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d054      	beq.n	801014c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80100a2:	6878      	ldr	r0, [r7, #4]
 80100a4:	f001 f8b1 	bl	801120a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	689b      	ldr	r3, [r3, #8]
 80100ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80100b2:	2b40      	cmp	r3, #64	@ 0x40
 80100b4:	d146      	bne.n	8010144 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	3308      	adds	r3, #8
 80100bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80100c4:	e853 3f00 	ldrex	r3, [r3]
 80100c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80100cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80100d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80100d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	3308      	adds	r3, #8
 80100de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80100e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80100e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80100ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80100f2:	e841 2300 	strex	r3, r2, [r1]
 80100f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80100fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d1d9      	bne.n	80100b6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010108:	2b00      	cmp	r3, #0
 801010a:	d017      	beq.n	801013c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010112:	4a15      	ldr	r2, [pc, #84]	@ (8010168 <HAL_UART_IRQHandler+0x2c0>)
 8010114:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801011c:	4618      	mov	r0, r3
 801011e:	f7fb fe9d 	bl	800be5c <HAL_DMA_Abort_IT>
 8010122:	4603      	mov	r3, r0
 8010124:	2b00      	cmp	r3, #0
 8010126:	d019      	beq.n	801015c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801012e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010130:	687a      	ldr	r2, [r7, #4]
 8010132:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8010136:	4610      	mov	r0, r2
 8010138:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801013a:	e00f      	b.n	801015c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801013c:	6878      	ldr	r0, [r7, #4]
 801013e:	f000 fa09 	bl	8010554 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010142:	e00b      	b.n	801015c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010144:	6878      	ldr	r0, [r7, #4]
 8010146:	f000 fa05 	bl	8010554 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801014a:	e007      	b.n	801015c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801014c:	6878      	ldr	r0, [r7, #4]
 801014e:	f000 fa01 	bl	8010554 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	2200      	movs	r2, #0
 8010156:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 801015a:	e1dc      	b.n	8010516 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801015c:	bf00      	nop
    return;
 801015e:	e1da      	b.n	8010516 <HAL_UART_IRQHandler+0x66e>
 8010160:	10000001 	.word	0x10000001
 8010164:	04000120 	.word	0x04000120
 8010168:	08011577 	.word	0x08011577

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010170:	2b01      	cmp	r3, #1
 8010172:	f040 8170 	bne.w	8010456 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801017a:	f003 0310 	and.w	r3, r3, #16
 801017e:	2b00      	cmp	r3, #0
 8010180:	f000 8169 	beq.w	8010456 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010188:	f003 0310 	and.w	r3, r3, #16
 801018c:	2b00      	cmp	r3, #0
 801018e:	f000 8162 	beq.w	8010456 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	2210      	movs	r2, #16
 8010198:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	689b      	ldr	r3, [r3, #8]
 80101a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101a4:	2b40      	cmp	r3, #64	@ 0x40
 80101a6:	f040 80d8 	bne.w	801035a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	685b      	ldr	r3, [r3, #4]
 80101b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80101b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80101bc:	2b00      	cmp	r3, #0
 80101be:	f000 80af 	beq.w	8010320 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80101c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80101cc:	429a      	cmp	r2, r3
 80101ce:	f080 80a7 	bcs.w	8010320 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80101d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	f003 0320 	and.w	r3, r3, #32
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	f040 8087 	bne.w	80102fe <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80101fc:	e853 3f00 	ldrex	r3, [r3]
 8010200:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010204:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801020c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	681b      	ldr	r3, [r3, #0]
 8010214:	461a      	mov	r2, r3
 8010216:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801021a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801021e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010222:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8010226:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801022a:	e841 2300 	strex	r3, r2, [r1]
 801022e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010232:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010236:	2b00      	cmp	r3, #0
 8010238:	d1da      	bne.n	80101f0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	3308      	adds	r3, #8
 8010240:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010242:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010244:	e853 3f00 	ldrex	r3, [r3]
 8010248:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801024a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801024c:	f023 0301 	bic.w	r3, r3, #1
 8010250:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	3308      	adds	r3, #8
 801025a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801025e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010262:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010264:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010266:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801026a:	e841 2300 	strex	r3, r2, [r1]
 801026e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010270:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010272:	2b00      	cmp	r3, #0
 8010274:	d1e1      	bne.n	801023a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	3308      	adds	r3, #8
 801027c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801027e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010280:	e853 3f00 	ldrex	r3, [r3]
 8010284:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010288:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801028c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	3308      	adds	r3, #8
 8010296:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801029a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801029c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801029e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80102a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80102a2:	e841 2300 	strex	r3, r2, [r1]
 80102a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80102a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d1e3      	bne.n	8010276 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	2220      	movs	r2, #32
 80102b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	2200      	movs	r2, #0
 80102ba:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102c4:	e853 3f00 	ldrex	r3, [r3]
 80102c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80102ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102cc:	f023 0310 	bic.w	r3, r3, #16
 80102d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	461a      	mov	r2, r3
 80102da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80102de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80102e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80102e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80102e6:	e841 2300 	strex	r3, r2, [r1]
 80102ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80102ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d1e4      	bne.n	80102bc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80102f8:	4618      	mov	r0, r3
 80102fa:	f7fb fd56 	bl	800bdaa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2202      	movs	r2, #2
 8010302:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010310:	b29b      	uxth	r3, r3
 8010312:	1ad3      	subs	r3, r2, r3
 8010314:	b29b      	uxth	r3, r3
 8010316:	4619      	mov	r1, r3
 8010318:	6878      	ldr	r0, [r7, #4]
 801031a:	f000 f925 	bl	8010568 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801031e:	e0fc      	b.n	801051a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010326:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801032a:	429a      	cmp	r2, r3
 801032c:	f040 80f5 	bne.w	801051a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	f003 0320 	and.w	r3, r3, #32
 801033e:	2b20      	cmp	r3, #32
 8010340:	f040 80eb 	bne.w	801051a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	2202      	movs	r2, #2
 8010348:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010350:	4619      	mov	r1, r3
 8010352:	6878      	ldr	r0, [r7, #4]
 8010354:	f000 f908 	bl	8010568 <HAL_UARTEx_RxEventCallback>
      return;
 8010358:	e0df      	b.n	801051a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010366:	b29b      	uxth	r3, r3
 8010368:	1ad3      	subs	r3, r2, r3
 801036a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010374:	b29b      	uxth	r3, r3
 8010376:	2b00      	cmp	r3, #0
 8010378:	f000 80d1 	beq.w	801051e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 801037c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010380:	2b00      	cmp	r3, #0
 8010382:	f000 80cc 	beq.w	801051e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801038c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801038e:	e853 3f00 	ldrex	r3, [r3]
 8010392:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010396:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801039a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	461a      	mov	r2, r3
 80103a4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80103a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80103aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80103ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80103b0:	e841 2300 	strex	r3, r2, [r1]
 80103b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80103b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d1e4      	bne.n	8010386 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	3308      	adds	r3, #8
 80103c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103c6:	e853 3f00 	ldrex	r3, [r3]
 80103ca:	623b      	str	r3, [r7, #32]
   return(result);
 80103cc:	6a3b      	ldr	r3, [r7, #32]
 80103ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80103d2:	f023 0301 	bic.w	r3, r3, #1
 80103d6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	3308      	adds	r3, #8
 80103e0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80103e4:	633a      	str	r2, [r7, #48]	@ 0x30
 80103e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80103ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80103ec:	e841 2300 	strex	r3, r2, [r1]
 80103f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80103f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d1e1      	bne.n	80103bc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	2220      	movs	r2, #32
 80103fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	2200      	movs	r2, #0
 8010404:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	2200      	movs	r2, #0
 801040a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010412:	693b      	ldr	r3, [r7, #16]
 8010414:	e853 3f00 	ldrex	r3, [r3]
 8010418:	60fb      	str	r3, [r7, #12]
   return(result);
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	f023 0310 	bic.w	r3, r3, #16
 8010420:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	461a      	mov	r2, r3
 801042a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801042e:	61fb      	str	r3, [r7, #28]
 8010430:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010432:	69b9      	ldr	r1, [r7, #24]
 8010434:	69fa      	ldr	r2, [r7, #28]
 8010436:	e841 2300 	strex	r3, r2, [r1]
 801043a:	617b      	str	r3, [r7, #20]
   return(result);
 801043c:	697b      	ldr	r3, [r7, #20]
 801043e:	2b00      	cmp	r3, #0
 8010440:	d1e4      	bne.n	801040c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	2202      	movs	r2, #2
 8010446:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010448:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801044c:	4619      	mov	r1, r3
 801044e:	6878      	ldr	r0, [r7, #4]
 8010450:	f000 f88a 	bl	8010568 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010454:	e063      	b.n	801051e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801045a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801045e:	2b00      	cmp	r3, #0
 8010460:	d00e      	beq.n	8010480 <HAL_UART_IRQHandler+0x5d8>
 8010462:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010466:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801046a:	2b00      	cmp	r3, #0
 801046c:	d008      	beq.n	8010480 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010476:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010478:	6878      	ldr	r0, [r7, #4]
 801047a:	f001 f8b9 	bl	80115f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801047e:	e051      	b.n	8010524 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010488:	2b00      	cmp	r3, #0
 801048a:	d014      	beq.n	80104b6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801048c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010490:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010494:	2b00      	cmp	r3, #0
 8010496:	d105      	bne.n	80104a4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010498:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801049c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d008      	beq.n	80104b6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d03a      	beq.n	8010522 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80104b0:	6878      	ldr	r0, [r7, #4]
 80104b2:	4798      	blx	r3
    }
    return;
 80104b4:	e035      	b.n	8010522 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80104b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80104ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d009      	beq.n	80104d6 <HAL_UART_IRQHandler+0x62e>
 80104c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80104c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d003      	beq.n	80104d6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80104ce:	6878      	ldr	r0, [r7, #4]
 80104d0:	f001 f863 	bl	801159a <UART_EndTransmit_IT>
    return;
 80104d4:	e026      	b.n	8010524 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80104d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80104da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d009      	beq.n	80104f6 <HAL_UART_IRQHandler+0x64e>
 80104e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80104e6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d003      	beq.n	80104f6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80104ee:	6878      	ldr	r0, [r7, #4]
 80104f0:	f001 f892 	bl	8011618 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80104f4:	e016      	b.n	8010524 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80104f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80104fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d010      	beq.n	8010524 <HAL_UART_IRQHandler+0x67c>
 8010502:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010506:	2b00      	cmp	r3, #0
 8010508:	da0c      	bge.n	8010524 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801050a:	6878      	ldr	r0, [r7, #4]
 801050c:	f001 f87a 	bl	8011604 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010510:	e008      	b.n	8010524 <HAL_UART_IRQHandler+0x67c>
      return;
 8010512:	bf00      	nop
 8010514:	e006      	b.n	8010524 <HAL_UART_IRQHandler+0x67c>
    return;
 8010516:	bf00      	nop
 8010518:	e004      	b.n	8010524 <HAL_UART_IRQHandler+0x67c>
      return;
 801051a:	bf00      	nop
 801051c:	e002      	b.n	8010524 <HAL_UART_IRQHandler+0x67c>
      return;
 801051e:	bf00      	nop
 8010520:	e000      	b.n	8010524 <HAL_UART_IRQHandler+0x67c>
    return;
 8010522:	bf00      	nop
  }
}
 8010524:	37e8      	adds	r7, #232	@ 0xe8
 8010526:	46bd      	mov	sp, r7
 8010528:	bd80      	pop	{r7, pc}
 801052a:	bf00      	nop

0801052c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801052c:	b480      	push	{r7}
 801052e:	b083      	sub	sp, #12
 8010530:	af00      	add	r7, sp, #0
 8010532:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010534:	bf00      	nop
 8010536:	370c      	adds	r7, #12
 8010538:	46bd      	mov	sp, r7
 801053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053e:	4770      	bx	lr

08010540 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010540:	b480      	push	{r7}
 8010542:	b083      	sub	sp, #12
 8010544:	af00      	add	r7, sp, #0
 8010546:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8010548:	bf00      	nop
 801054a:	370c      	adds	r7, #12
 801054c:	46bd      	mov	sp, r7
 801054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010552:	4770      	bx	lr

08010554 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010554:	b480      	push	{r7}
 8010556:	b083      	sub	sp, #12
 8010558:	af00      	add	r7, sp, #0
 801055a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801055c:	bf00      	nop
 801055e:	370c      	adds	r7, #12
 8010560:	46bd      	mov	sp, r7
 8010562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010566:	4770      	bx	lr

08010568 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010568:	b480      	push	{r7}
 801056a:	b083      	sub	sp, #12
 801056c:	af00      	add	r7, sp, #0
 801056e:	6078      	str	r0, [r7, #4]
 8010570:	460b      	mov	r3, r1
 8010572:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010574:	bf00      	nop
 8010576:	370c      	adds	r7, #12
 8010578:	46bd      	mov	sp, r7
 801057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801057e:	4770      	bx	lr

08010580 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8010580:	b480      	push	{r7}
 8010582:	b08f      	sub	sp, #60	@ 0x3c
 8010584:	af00      	add	r7, sp, #0
 8010586:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801058e:	2b01      	cmp	r3, #1
 8010590:	d101      	bne.n	8010596 <HAL_HalfDuplex_EnableTransmitter+0x16>
 8010592:	2302      	movs	r3, #2
 8010594:	e042      	b.n	801061c <HAL_HalfDuplex_EnableTransmitter+0x9c>
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	2201      	movs	r2, #1
 801059a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	2224      	movs	r2, #36	@ 0x24
 80105a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105ac:	6a3b      	ldr	r3, [r7, #32]
 80105ae:	e853 3f00 	ldrex	r3, [r3]
 80105b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80105b4:	69fb      	ldr	r3, [r7, #28]
 80105b6:	f023 030c 	bic.w	r3, r3, #12
 80105ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	461a      	mov	r2, r3
 80105c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80105c6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80105ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80105cc:	e841 2300 	strex	r3, r2, [r1]
 80105d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80105d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d1e6      	bne.n	80105a6 <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	e853 3f00 	ldrex	r3, [r3]
 80105e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80105e6:	68bb      	ldr	r3, [r7, #8]
 80105e8:	f043 0308 	orr.w	r3, r3, #8
 80105ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	681b      	ldr	r3, [r3, #0]
 80105f2:	461a      	mov	r2, r3
 80105f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105f6:	61bb      	str	r3, [r7, #24]
 80105f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105fa:	6979      	ldr	r1, [r7, #20]
 80105fc:	69ba      	ldr	r2, [r7, #24]
 80105fe:	e841 2300 	strex	r3, r2, [r1]
 8010602:	613b      	str	r3, [r7, #16]
   return(result);
 8010604:	693b      	ldr	r3, [r7, #16]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d1e6      	bne.n	80105d8 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	2220      	movs	r2, #32
 801060e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	2200      	movs	r2, #0
 8010616:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801061a:	2300      	movs	r3, #0
}
 801061c:	4618      	mov	r0, r3
 801061e:	373c      	adds	r7, #60	@ 0x3c
 8010620:	46bd      	mov	sp, r7
 8010622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010626:	4770      	bx	lr

08010628 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8010628:	b480      	push	{r7}
 801062a:	b08f      	sub	sp, #60	@ 0x3c
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010636:	2b01      	cmp	r3, #1
 8010638:	d101      	bne.n	801063e <HAL_HalfDuplex_EnableReceiver+0x16>
 801063a:	2302      	movs	r3, #2
 801063c:	e042      	b.n	80106c4 <HAL_HalfDuplex_EnableReceiver+0x9c>
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	2201      	movs	r2, #1
 8010642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	2224      	movs	r2, #36	@ 0x24
 801064a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010654:	6a3b      	ldr	r3, [r7, #32]
 8010656:	e853 3f00 	ldrex	r3, [r3]
 801065a:	61fb      	str	r3, [r7, #28]
   return(result);
 801065c:	69fb      	ldr	r3, [r7, #28]
 801065e:	f023 030c 	bic.w	r3, r3, #12
 8010662:	637b      	str	r3, [r7, #52]	@ 0x34
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	461a      	mov	r2, r3
 801066a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801066c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801066e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010670:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010672:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010674:	e841 2300 	strex	r3, r2, [r1]
 8010678:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801067a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801067c:	2b00      	cmp	r3, #0
 801067e:	d1e6      	bne.n	801064e <HAL_HalfDuplex_EnableReceiver+0x26>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	e853 3f00 	ldrex	r3, [r3]
 801068c:	60bb      	str	r3, [r7, #8]
   return(result);
 801068e:	68bb      	ldr	r3, [r7, #8]
 8010690:	f043 0304 	orr.w	r3, r3, #4
 8010694:	633b      	str	r3, [r7, #48]	@ 0x30
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	461a      	mov	r2, r3
 801069c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801069e:	61bb      	str	r3, [r7, #24]
 80106a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106a2:	6979      	ldr	r1, [r7, #20]
 80106a4:	69ba      	ldr	r2, [r7, #24]
 80106a6:	e841 2300 	strex	r3, r2, [r1]
 80106aa:	613b      	str	r3, [r7, #16]
   return(result);
 80106ac:	693b      	ldr	r3, [r7, #16]
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d1e6      	bne.n	8010680 <HAL_HalfDuplex_EnableReceiver+0x58>

  huart->gState = HAL_UART_STATE_READY;
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	2220      	movs	r2, #32
 80106b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UNLOCK(huart);
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	2200      	movs	r2, #0
 80106be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80106c2:	2300      	movs	r3, #0
}
 80106c4:	4618      	mov	r0, r3
 80106c6:	373c      	adds	r7, #60	@ 0x3c
 80106c8:	46bd      	mov	sp, r7
 80106ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ce:	4770      	bx	lr

080106d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80106d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80106d4:	b08c      	sub	sp, #48	@ 0x30
 80106d6:	af00      	add	r7, sp, #0
 80106d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80106da:	2300      	movs	r3, #0
 80106dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80106e0:	697b      	ldr	r3, [r7, #20]
 80106e2:	689a      	ldr	r2, [r3, #8]
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	691b      	ldr	r3, [r3, #16]
 80106e8:	431a      	orrs	r2, r3
 80106ea:	697b      	ldr	r3, [r7, #20]
 80106ec:	695b      	ldr	r3, [r3, #20]
 80106ee:	431a      	orrs	r2, r3
 80106f0:	697b      	ldr	r3, [r7, #20]
 80106f2:	69db      	ldr	r3, [r3, #28]
 80106f4:	4313      	orrs	r3, r2
 80106f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80106f8:	697b      	ldr	r3, [r7, #20]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	681a      	ldr	r2, [r3, #0]
 80106fe:	4baa      	ldr	r3, [pc, #680]	@ (80109a8 <UART_SetConfig+0x2d8>)
 8010700:	4013      	ands	r3, r2
 8010702:	697a      	ldr	r2, [r7, #20]
 8010704:	6812      	ldr	r2, [r2, #0]
 8010706:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010708:	430b      	orrs	r3, r1
 801070a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801070c:	697b      	ldr	r3, [r7, #20]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	685b      	ldr	r3, [r3, #4]
 8010712:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010716:	697b      	ldr	r3, [r7, #20]
 8010718:	68da      	ldr	r2, [r3, #12]
 801071a:	697b      	ldr	r3, [r7, #20]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	430a      	orrs	r2, r1
 8010720:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010722:	697b      	ldr	r3, [r7, #20]
 8010724:	699b      	ldr	r3, [r3, #24]
 8010726:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010728:	697b      	ldr	r3, [r7, #20]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	4a9f      	ldr	r2, [pc, #636]	@ (80109ac <UART_SetConfig+0x2dc>)
 801072e:	4293      	cmp	r3, r2
 8010730:	d004      	beq.n	801073c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010732:	697b      	ldr	r3, [r7, #20]
 8010734:	6a1b      	ldr	r3, [r3, #32]
 8010736:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010738:	4313      	orrs	r3, r2
 801073a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801073c:	697b      	ldr	r3, [r7, #20]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	689b      	ldr	r3, [r3, #8]
 8010742:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8010746:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 801074a:	697a      	ldr	r2, [r7, #20]
 801074c:	6812      	ldr	r2, [r2, #0]
 801074e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010750:	430b      	orrs	r3, r1
 8010752:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010754:	697b      	ldr	r3, [r7, #20]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801075a:	f023 010f 	bic.w	r1, r3, #15
 801075e:	697b      	ldr	r3, [r7, #20]
 8010760:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010762:	697b      	ldr	r3, [r7, #20]
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	430a      	orrs	r2, r1
 8010768:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801076a:	697b      	ldr	r3, [r7, #20]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	4a90      	ldr	r2, [pc, #576]	@ (80109b0 <UART_SetConfig+0x2e0>)
 8010770:	4293      	cmp	r3, r2
 8010772:	d125      	bne.n	80107c0 <UART_SetConfig+0xf0>
 8010774:	4b8f      	ldr	r3, [pc, #572]	@ (80109b4 <UART_SetConfig+0x2e4>)
 8010776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801077a:	f003 0303 	and.w	r3, r3, #3
 801077e:	2b03      	cmp	r3, #3
 8010780:	d81a      	bhi.n	80107b8 <UART_SetConfig+0xe8>
 8010782:	a201      	add	r2, pc, #4	@ (adr r2, 8010788 <UART_SetConfig+0xb8>)
 8010784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010788:	08010799 	.word	0x08010799
 801078c:	080107a9 	.word	0x080107a9
 8010790:	080107a1 	.word	0x080107a1
 8010794:	080107b1 	.word	0x080107b1
 8010798:	2301      	movs	r3, #1
 801079a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801079e:	e116      	b.n	80109ce <UART_SetConfig+0x2fe>
 80107a0:	2302      	movs	r3, #2
 80107a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80107a6:	e112      	b.n	80109ce <UART_SetConfig+0x2fe>
 80107a8:	2304      	movs	r3, #4
 80107aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80107ae:	e10e      	b.n	80109ce <UART_SetConfig+0x2fe>
 80107b0:	2308      	movs	r3, #8
 80107b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80107b6:	e10a      	b.n	80109ce <UART_SetConfig+0x2fe>
 80107b8:	2310      	movs	r3, #16
 80107ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80107be:	e106      	b.n	80109ce <UART_SetConfig+0x2fe>
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	4a7c      	ldr	r2, [pc, #496]	@ (80109b8 <UART_SetConfig+0x2e8>)
 80107c6:	4293      	cmp	r3, r2
 80107c8:	d138      	bne.n	801083c <UART_SetConfig+0x16c>
 80107ca:	4b7a      	ldr	r3, [pc, #488]	@ (80109b4 <UART_SetConfig+0x2e4>)
 80107cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80107d0:	f003 030c 	and.w	r3, r3, #12
 80107d4:	2b0c      	cmp	r3, #12
 80107d6:	d82d      	bhi.n	8010834 <UART_SetConfig+0x164>
 80107d8:	a201      	add	r2, pc, #4	@ (adr r2, 80107e0 <UART_SetConfig+0x110>)
 80107da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107de:	bf00      	nop
 80107e0:	08010815 	.word	0x08010815
 80107e4:	08010835 	.word	0x08010835
 80107e8:	08010835 	.word	0x08010835
 80107ec:	08010835 	.word	0x08010835
 80107f0:	08010825 	.word	0x08010825
 80107f4:	08010835 	.word	0x08010835
 80107f8:	08010835 	.word	0x08010835
 80107fc:	08010835 	.word	0x08010835
 8010800:	0801081d 	.word	0x0801081d
 8010804:	08010835 	.word	0x08010835
 8010808:	08010835 	.word	0x08010835
 801080c:	08010835 	.word	0x08010835
 8010810:	0801082d 	.word	0x0801082d
 8010814:	2300      	movs	r3, #0
 8010816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801081a:	e0d8      	b.n	80109ce <UART_SetConfig+0x2fe>
 801081c:	2302      	movs	r3, #2
 801081e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010822:	e0d4      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010824:	2304      	movs	r3, #4
 8010826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801082a:	e0d0      	b.n	80109ce <UART_SetConfig+0x2fe>
 801082c:	2308      	movs	r3, #8
 801082e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010832:	e0cc      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010834:	2310      	movs	r3, #16
 8010836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801083a:	e0c8      	b.n	80109ce <UART_SetConfig+0x2fe>
 801083c:	697b      	ldr	r3, [r7, #20]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	4a5e      	ldr	r2, [pc, #376]	@ (80109bc <UART_SetConfig+0x2ec>)
 8010842:	4293      	cmp	r3, r2
 8010844:	d125      	bne.n	8010892 <UART_SetConfig+0x1c2>
 8010846:	4b5b      	ldr	r3, [pc, #364]	@ (80109b4 <UART_SetConfig+0x2e4>)
 8010848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801084c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010850:	2b30      	cmp	r3, #48	@ 0x30
 8010852:	d016      	beq.n	8010882 <UART_SetConfig+0x1b2>
 8010854:	2b30      	cmp	r3, #48	@ 0x30
 8010856:	d818      	bhi.n	801088a <UART_SetConfig+0x1ba>
 8010858:	2b20      	cmp	r3, #32
 801085a:	d00a      	beq.n	8010872 <UART_SetConfig+0x1a2>
 801085c:	2b20      	cmp	r3, #32
 801085e:	d814      	bhi.n	801088a <UART_SetConfig+0x1ba>
 8010860:	2b00      	cmp	r3, #0
 8010862:	d002      	beq.n	801086a <UART_SetConfig+0x19a>
 8010864:	2b10      	cmp	r3, #16
 8010866:	d008      	beq.n	801087a <UART_SetConfig+0x1aa>
 8010868:	e00f      	b.n	801088a <UART_SetConfig+0x1ba>
 801086a:	2300      	movs	r3, #0
 801086c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010870:	e0ad      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010872:	2302      	movs	r3, #2
 8010874:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010878:	e0a9      	b.n	80109ce <UART_SetConfig+0x2fe>
 801087a:	2304      	movs	r3, #4
 801087c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010880:	e0a5      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010882:	2308      	movs	r3, #8
 8010884:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010888:	e0a1      	b.n	80109ce <UART_SetConfig+0x2fe>
 801088a:	2310      	movs	r3, #16
 801088c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010890:	e09d      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010892:	697b      	ldr	r3, [r7, #20]
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	4a4a      	ldr	r2, [pc, #296]	@ (80109c0 <UART_SetConfig+0x2f0>)
 8010898:	4293      	cmp	r3, r2
 801089a:	d125      	bne.n	80108e8 <UART_SetConfig+0x218>
 801089c:	4b45      	ldr	r3, [pc, #276]	@ (80109b4 <UART_SetConfig+0x2e4>)
 801089e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80108a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80108a8:	d016      	beq.n	80108d8 <UART_SetConfig+0x208>
 80108aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80108ac:	d818      	bhi.n	80108e0 <UART_SetConfig+0x210>
 80108ae:	2b80      	cmp	r3, #128	@ 0x80
 80108b0:	d00a      	beq.n	80108c8 <UART_SetConfig+0x1f8>
 80108b2:	2b80      	cmp	r3, #128	@ 0x80
 80108b4:	d814      	bhi.n	80108e0 <UART_SetConfig+0x210>
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d002      	beq.n	80108c0 <UART_SetConfig+0x1f0>
 80108ba:	2b40      	cmp	r3, #64	@ 0x40
 80108bc:	d008      	beq.n	80108d0 <UART_SetConfig+0x200>
 80108be:	e00f      	b.n	80108e0 <UART_SetConfig+0x210>
 80108c0:	2300      	movs	r3, #0
 80108c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108c6:	e082      	b.n	80109ce <UART_SetConfig+0x2fe>
 80108c8:	2302      	movs	r3, #2
 80108ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108ce:	e07e      	b.n	80109ce <UART_SetConfig+0x2fe>
 80108d0:	2304      	movs	r3, #4
 80108d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108d6:	e07a      	b.n	80109ce <UART_SetConfig+0x2fe>
 80108d8:	2308      	movs	r3, #8
 80108da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108de:	e076      	b.n	80109ce <UART_SetConfig+0x2fe>
 80108e0:	2310      	movs	r3, #16
 80108e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80108e6:	e072      	b.n	80109ce <UART_SetConfig+0x2fe>
 80108e8:	697b      	ldr	r3, [r7, #20]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	4a35      	ldr	r2, [pc, #212]	@ (80109c4 <UART_SetConfig+0x2f4>)
 80108ee:	4293      	cmp	r3, r2
 80108f0:	d12a      	bne.n	8010948 <UART_SetConfig+0x278>
 80108f2:	4b30      	ldr	r3, [pc, #192]	@ (80109b4 <UART_SetConfig+0x2e4>)
 80108f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80108fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010900:	d01a      	beq.n	8010938 <UART_SetConfig+0x268>
 8010902:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010906:	d81b      	bhi.n	8010940 <UART_SetConfig+0x270>
 8010908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801090c:	d00c      	beq.n	8010928 <UART_SetConfig+0x258>
 801090e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010912:	d815      	bhi.n	8010940 <UART_SetConfig+0x270>
 8010914:	2b00      	cmp	r3, #0
 8010916:	d003      	beq.n	8010920 <UART_SetConfig+0x250>
 8010918:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801091c:	d008      	beq.n	8010930 <UART_SetConfig+0x260>
 801091e:	e00f      	b.n	8010940 <UART_SetConfig+0x270>
 8010920:	2300      	movs	r3, #0
 8010922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010926:	e052      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010928:	2302      	movs	r3, #2
 801092a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801092e:	e04e      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010930:	2304      	movs	r3, #4
 8010932:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010936:	e04a      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010938:	2308      	movs	r3, #8
 801093a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801093e:	e046      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010940:	2310      	movs	r3, #16
 8010942:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010946:	e042      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010948:	697b      	ldr	r3, [r7, #20]
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	4a17      	ldr	r2, [pc, #92]	@ (80109ac <UART_SetConfig+0x2dc>)
 801094e:	4293      	cmp	r3, r2
 8010950:	d13a      	bne.n	80109c8 <UART_SetConfig+0x2f8>
 8010952:	4b18      	ldr	r3, [pc, #96]	@ (80109b4 <UART_SetConfig+0x2e4>)
 8010954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010958:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801095c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010960:	d01a      	beq.n	8010998 <UART_SetConfig+0x2c8>
 8010962:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010966:	d81b      	bhi.n	80109a0 <UART_SetConfig+0x2d0>
 8010968:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801096c:	d00c      	beq.n	8010988 <UART_SetConfig+0x2b8>
 801096e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010972:	d815      	bhi.n	80109a0 <UART_SetConfig+0x2d0>
 8010974:	2b00      	cmp	r3, #0
 8010976:	d003      	beq.n	8010980 <UART_SetConfig+0x2b0>
 8010978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801097c:	d008      	beq.n	8010990 <UART_SetConfig+0x2c0>
 801097e:	e00f      	b.n	80109a0 <UART_SetConfig+0x2d0>
 8010980:	2300      	movs	r3, #0
 8010982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010986:	e022      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010988:	2302      	movs	r3, #2
 801098a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801098e:	e01e      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010990:	2304      	movs	r3, #4
 8010992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010996:	e01a      	b.n	80109ce <UART_SetConfig+0x2fe>
 8010998:	2308      	movs	r3, #8
 801099a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801099e:	e016      	b.n	80109ce <UART_SetConfig+0x2fe>
 80109a0:	2310      	movs	r3, #16
 80109a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80109a6:	e012      	b.n	80109ce <UART_SetConfig+0x2fe>
 80109a8:	cfff69f3 	.word	0xcfff69f3
 80109ac:	40008000 	.word	0x40008000
 80109b0:	40013800 	.word	0x40013800
 80109b4:	40021000 	.word	0x40021000
 80109b8:	40004400 	.word	0x40004400
 80109bc:	40004800 	.word	0x40004800
 80109c0:	40004c00 	.word	0x40004c00
 80109c4:	40005000 	.word	0x40005000
 80109c8:	2310      	movs	r3, #16
 80109ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80109ce:	697b      	ldr	r3, [r7, #20]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	4aae      	ldr	r2, [pc, #696]	@ (8010c8c <UART_SetConfig+0x5bc>)
 80109d4:	4293      	cmp	r3, r2
 80109d6:	f040 8097 	bne.w	8010b08 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80109da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80109de:	2b08      	cmp	r3, #8
 80109e0:	d823      	bhi.n	8010a2a <UART_SetConfig+0x35a>
 80109e2:	a201      	add	r2, pc, #4	@ (adr r2, 80109e8 <UART_SetConfig+0x318>)
 80109e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109e8:	08010a0d 	.word	0x08010a0d
 80109ec:	08010a2b 	.word	0x08010a2b
 80109f0:	08010a15 	.word	0x08010a15
 80109f4:	08010a2b 	.word	0x08010a2b
 80109f8:	08010a1b 	.word	0x08010a1b
 80109fc:	08010a2b 	.word	0x08010a2b
 8010a00:	08010a2b 	.word	0x08010a2b
 8010a04:	08010a2b 	.word	0x08010a2b
 8010a08:	08010a23 	.word	0x08010a23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010a0c:	f7fc fb22 	bl	800d054 <HAL_RCC_GetPCLK1Freq>
 8010a10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010a12:	e010      	b.n	8010a36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010a14:	4b9e      	ldr	r3, [pc, #632]	@ (8010c90 <UART_SetConfig+0x5c0>)
 8010a16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010a18:	e00d      	b.n	8010a36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010a1a:	f7fc faad 	bl	800cf78 <HAL_RCC_GetSysClockFreq>
 8010a1e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010a20:	e009      	b.n	8010a36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010a22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010a26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010a28:	e005      	b.n	8010a36 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010a2e:	2301      	movs	r3, #1
 8010a30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010a34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	f000 8130 	beq.w	8010c9e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010a3e:	697b      	ldr	r3, [r7, #20]
 8010a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a42:	4a94      	ldr	r2, [pc, #592]	@ (8010c94 <UART_SetConfig+0x5c4>)
 8010a44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a48:	461a      	mov	r2, r3
 8010a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010a50:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010a52:	697b      	ldr	r3, [r7, #20]
 8010a54:	685a      	ldr	r2, [r3, #4]
 8010a56:	4613      	mov	r3, r2
 8010a58:	005b      	lsls	r3, r3, #1
 8010a5a:	4413      	add	r3, r2
 8010a5c:	69ba      	ldr	r2, [r7, #24]
 8010a5e:	429a      	cmp	r2, r3
 8010a60:	d305      	bcc.n	8010a6e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010a62:	697b      	ldr	r3, [r7, #20]
 8010a64:	685b      	ldr	r3, [r3, #4]
 8010a66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010a68:	69ba      	ldr	r2, [r7, #24]
 8010a6a:	429a      	cmp	r2, r3
 8010a6c:	d903      	bls.n	8010a76 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8010a6e:	2301      	movs	r3, #1
 8010a70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010a74:	e113      	b.n	8010c9e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a78:	2200      	movs	r2, #0
 8010a7a:	60bb      	str	r3, [r7, #8]
 8010a7c:	60fa      	str	r2, [r7, #12]
 8010a7e:	697b      	ldr	r3, [r7, #20]
 8010a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a82:	4a84      	ldr	r2, [pc, #528]	@ (8010c94 <UART_SetConfig+0x5c4>)
 8010a84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a88:	b29b      	uxth	r3, r3
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	603b      	str	r3, [r7, #0]
 8010a8e:	607a      	str	r2, [r7, #4]
 8010a90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a94:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010a98:	f7f0 f8fe 	bl	8000c98 <__aeabi_uldivmod>
 8010a9c:	4602      	mov	r2, r0
 8010a9e:	460b      	mov	r3, r1
 8010aa0:	4610      	mov	r0, r2
 8010aa2:	4619      	mov	r1, r3
 8010aa4:	f04f 0200 	mov.w	r2, #0
 8010aa8:	f04f 0300 	mov.w	r3, #0
 8010aac:	020b      	lsls	r3, r1, #8
 8010aae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010ab2:	0202      	lsls	r2, r0, #8
 8010ab4:	6979      	ldr	r1, [r7, #20]
 8010ab6:	6849      	ldr	r1, [r1, #4]
 8010ab8:	0849      	lsrs	r1, r1, #1
 8010aba:	2000      	movs	r0, #0
 8010abc:	460c      	mov	r4, r1
 8010abe:	4605      	mov	r5, r0
 8010ac0:	eb12 0804 	adds.w	r8, r2, r4
 8010ac4:	eb43 0905 	adc.w	r9, r3, r5
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	685b      	ldr	r3, [r3, #4]
 8010acc:	2200      	movs	r2, #0
 8010ace:	469a      	mov	sl, r3
 8010ad0:	4693      	mov	fp, r2
 8010ad2:	4652      	mov	r2, sl
 8010ad4:	465b      	mov	r3, fp
 8010ad6:	4640      	mov	r0, r8
 8010ad8:	4649      	mov	r1, r9
 8010ada:	f7f0 f8dd 	bl	8000c98 <__aeabi_uldivmod>
 8010ade:	4602      	mov	r2, r0
 8010ae0:	460b      	mov	r3, r1
 8010ae2:	4613      	mov	r3, r2
 8010ae4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010ae6:	6a3b      	ldr	r3, [r7, #32]
 8010ae8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010aec:	d308      	bcc.n	8010b00 <UART_SetConfig+0x430>
 8010aee:	6a3b      	ldr	r3, [r7, #32]
 8010af0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010af4:	d204      	bcs.n	8010b00 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8010af6:	697b      	ldr	r3, [r7, #20]
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	6a3a      	ldr	r2, [r7, #32]
 8010afc:	60da      	str	r2, [r3, #12]
 8010afe:	e0ce      	b.n	8010c9e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8010b00:	2301      	movs	r3, #1
 8010b02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010b06:	e0ca      	b.n	8010c9e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010b08:	697b      	ldr	r3, [r7, #20]
 8010b0a:	69db      	ldr	r3, [r3, #28]
 8010b0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010b10:	d166      	bne.n	8010be0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8010b12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010b16:	2b08      	cmp	r3, #8
 8010b18:	d827      	bhi.n	8010b6a <UART_SetConfig+0x49a>
 8010b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8010b20 <UART_SetConfig+0x450>)
 8010b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b20:	08010b45 	.word	0x08010b45
 8010b24:	08010b4d 	.word	0x08010b4d
 8010b28:	08010b55 	.word	0x08010b55
 8010b2c:	08010b6b 	.word	0x08010b6b
 8010b30:	08010b5b 	.word	0x08010b5b
 8010b34:	08010b6b 	.word	0x08010b6b
 8010b38:	08010b6b 	.word	0x08010b6b
 8010b3c:	08010b6b 	.word	0x08010b6b
 8010b40:	08010b63 	.word	0x08010b63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010b44:	f7fc fa86 	bl	800d054 <HAL_RCC_GetPCLK1Freq>
 8010b48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010b4a:	e014      	b.n	8010b76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010b4c:	f7fc fa98 	bl	800d080 <HAL_RCC_GetPCLK2Freq>
 8010b50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010b52:	e010      	b.n	8010b76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010b54:	4b4e      	ldr	r3, [pc, #312]	@ (8010c90 <UART_SetConfig+0x5c0>)
 8010b56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010b58:	e00d      	b.n	8010b76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010b5a:	f7fc fa0d 	bl	800cf78 <HAL_RCC_GetSysClockFreq>
 8010b5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010b60:	e009      	b.n	8010b76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010b62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010b66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010b68:	e005      	b.n	8010b76 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010b6e:	2301      	movs	r3, #1
 8010b70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010b74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	f000 8090 	beq.w	8010c9e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010b7e:	697b      	ldr	r3, [r7, #20]
 8010b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b82:	4a44      	ldr	r2, [pc, #272]	@ (8010c94 <UART_SetConfig+0x5c4>)
 8010b84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010b88:	461a      	mov	r2, r3
 8010b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010b90:	005a      	lsls	r2, r3, #1
 8010b92:	697b      	ldr	r3, [r7, #20]
 8010b94:	685b      	ldr	r3, [r3, #4]
 8010b96:	085b      	lsrs	r3, r3, #1
 8010b98:	441a      	add	r2, r3
 8010b9a:	697b      	ldr	r3, [r7, #20]
 8010b9c:	685b      	ldr	r3, [r3, #4]
 8010b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010ba2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010ba4:	6a3b      	ldr	r3, [r7, #32]
 8010ba6:	2b0f      	cmp	r3, #15
 8010ba8:	d916      	bls.n	8010bd8 <UART_SetConfig+0x508>
 8010baa:	6a3b      	ldr	r3, [r7, #32]
 8010bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010bb0:	d212      	bcs.n	8010bd8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010bb2:	6a3b      	ldr	r3, [r7, #32]
 8010bb4:	b29b      	uxth	r3, r3
 8010bb6:	f023 030f 	bic.w	r3, r3, #15
 8010bba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010bbc:	6a3b      	ldr	r3, [r7, #32]
 8010bbe:	085b      	lsrs	r3, r3, #1
 8010bc0:	b29b      	uxth	r3, r3
 8010bc2:	f003 0307 	and.w	r3, r3, #7
 8010bc6:	b29a      	uxth	r2, r3
 8010bc8:	8bfb      	ldrh	r3, [r7, #30]
 8010bca:	4313      	orrs	r3, r2
 8010bcc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8010bce:	697b      	ldr	r3, [r7, #20]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	8bfa      	ldrh	r2, [r7, #30]
 8010bd4:	60da      	str	r2, [r3, #12]
 8010bd6:	e062      	b.n	8010c9e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8010bd8:	2301      	movs	r3, #1
 8010bda:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010bde:	e05e      	b.n	8010c9e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010be0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010be4:	2b08      	cmp	r3, #8
 8010be6:	d828      	bhi.n	8010c3a <UART_SetConfig+0x56a>
 8010be8:	a201      	add	r2, pc, #4	@ (adr r2, 8010bf0 <UART_SetConfig+0x520>)
 8010bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bee:	bf00      	nop
 8010bf0:	08010c15 	.word	0x08010c15
 8010bf4:	08010c1d 	.word	0x08010c1d
 8010bf8:	08010c25 	.word	0x08010c25
 8010bfc:	08010c3b 	.word	0x08010c3b
 8010c00:	08010c2b 	.word	0x08010c2b
 8010c04:	08010c3b 	.word	0x08010c3b
 8010c08:	08010c3b 	.word	0x08010c3b
 8010c0c:	08010c3b 	.word	0x08010c3b
 8010c10:	08010c33 	.word	0x08010c33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010c14:	f7fc fa1e 	bl	800d054 <HAL_RCC_GetPCLK1Freq>
 8010c18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010c1a:	e014      	b.n	8010c46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010c1c:	f7fc fa30 	bl	800d080 <HAL_RCC_GetPCLK2Freq>
 8010c20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010c22:	e010      	b.n	8010c46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010c24:	4b1a      	ldr	r3, [pc, #104]	@ (8010c90 <UART_SetConfig+0x5c0>)
 8010c26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010c28:	e00d      	b.n	8010c46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010c2a:	f7fc f9a5 	bl	800cf78 <HAL_RCC_GetSysClockFreq>
 8010c2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010c30:	e009      	b.n	8010c46 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010c36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010c38:	e005      	b.n	8010c46 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010c3e:	2301      	movs	r3, #1
 8010c40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010c44:	bf00      	nop
    }

    if (pclk != 0U)
 8010c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d028      	beq.n	8010c9e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010c4c:	697b      	ldr	r3, [r7, #20]
 8010c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c50:	4a10      	ldr	r2, [pc, #64]	@ (8010c94 <UART_SetConfig+0x5c4>)
 8010c52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010c56:	461a      	mov	r2, r3
 8010c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c5a:	fbb3 f2f2 	udiv	r2, r3, r2
 8010c5e:	697b      	ldr	r3, [r7, #20]
 8010c60:	685b      	ldr	r3, [r3, #4]
 8010c62:	085b      	lsrs	r3, r3, #1
 8010c64:	441a      	add	r2, r3
 8010c66:	697b      	ldr	r3, [r7, #20]
 8010c68:	685b      	ldr	r3, [r3, #4]
 8010c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c6e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010c70:	6a3b      	ldr	r3, [r7, #32]
 8010c72:	2b0f      	cmp	r3, #15
 8010c74:	d910      	bls.n	8010c98 <UART_SetConfig+0x5c8>
 8010c76:	6a3b      	ldr	r3, [r7, #32]
 8010c78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010c7c:	d20c      	bcs.n	8010c98 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010c7e:	6a3b      	ldr	r3, [r7, #32]
 8010c80:	b29a      	uxth	r2, r3
 8010c82:	697b      	ldr	r3, [r7, #20]
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	60da      	str	r2, [r3, #12]
 8010c88:	e009      	b.n	8010c9e <UART_SetConfig+0x5ce>
 8010c8a:	bf00      	nop
 8010c8c:	40008000 	.word	0x40008000
 8010c90:	00f42400 	.word	0x00f42400
 8010c94:	08017904 	.word	0x08017904
      }
      else
      {
        ret = HAL_ERROR;
 8010c98:	2301      	movs	r3, #1
 8010c9a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	2201      	movs	r2, #1
 8010ca2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010ca6:	697b      	ldr	r3, [r7, #20]
 8010ca8:	2201      	movs	r2, #1
 8010caa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010cae:	697b      	ldr	r3, [r7, #20]
 8010cb0:	2200      	movs	r2, #0
 8010cb2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010cb4:	697b      	ldr	r3, [r7, #20]
 8010cb6:	2200      	movs	r2, #0
 8010cb8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010cba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010cbe:	4618      	mov	r0, r3
 8010cc0:	3730      	adds	r7, #48	@ 0x30
 8010cc2:	46bd      	mov	sp, r7
 8010cc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010cc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010cc8:	b480      	push	{r7}
 8010cca:	b083      	sub	sp, #12
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cd4:	f003 0308 	and.w	r3, r3, #8
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d00a      	beq.n	8010cf2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	685b      	ldr	r3, [r3, #4]
 8010ce2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	430a      	orrs	r2, r1
 8010cf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010cf6:	f003 0301 	and.w	r3, r3, #1
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d00a      	beq.n	8010d14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	685b      	ldr	r3, [r3, #4]
 8010d04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	430a      	orrs	r2, r1
 8010d12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d18:	f003 0302 	and.w	r3, r3, #2
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d00a      	beq.n	8010d36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	685b      	ldr	r3, [r3, #4]
 8010d26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	430a      	orrs	r2, r1
 8010d34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d3a:	f003 0304 	and.w	r3, r3, #4
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d00a      	beq.n	8010d58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	685b      	ldr	r3, [r3, #4]
 8010d48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	681b      	ldr	r3, [r3, #0]
 8010d54:	430a      	orrs	r2, r1
 8010d56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d5c:	f003 0310 	and.w	r3, r3, #16
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d00a      	beq.n	8010d7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	689b      	ldr	r3, [r3, #8]
 8010d6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	430a      	orrs	r2, r1
 8010d78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d7e:	f003 0320 	and.w	r3, r3, #32
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d00a      	beq.n	8010d9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	689b      	ldr	r3, [r3, #8]
 8010d8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	430a      	orrs	r2, r1
 8010d9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d01a      	beq.n	8010dde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	685b      	ldr	r3, [r3, #4]
 8010dae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	430a      	orrs	r2, r1
 8010dbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010dc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010dc6:	d10a      	bne.n	8010dde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	681b      	ldr	r3, [r3, #0]
 8010dcc:	685b      	ldr	r3, [r3, #4]
 8010dce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	430a      	orrs	r2, r1
 8010ddc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d00a      	beq.n	8010e00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	685b      	ldr	r3, [r3, #4]
 8010df0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	430a      	orrs	r2, r1
 8010dfe:	605a      	str	r2, [r3, #4]
  }
}
 8010e00:	bf00      	nop
 8010e02:	370c      	adds	r7, #12
 8010e04:	46bd      	mov	sp, r7
 8010e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e0a:	4770      	bx	lr

08010e0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010e0c:	b580      	push	{r7, lr}
 8010e0e:	b098      	sub	sp, #96	@ 0x60
 8010e10:	af02      	add	r7, sp, #8
 8010e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	2200      	movs	r2, #0
 8010e18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010e1c:	f7f8 fd9e 	bl	800995c <HAL_GetTick>
 8010e20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	f003 0308 	and.w	r3, r3, #8
 8010e2c:	2b08      	cmp	r3, #8
 8010e2e:	d12f      	bne.n	8010e90 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010e30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010e34:	9300      	str	r3, [sp, #0]
 8010e36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e38:	2200      	movs	r2, #0
 8010e3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010e3e:	6878      	ldr	r0, [r7, #4]
 8010e40:	f000 f88e 	bl	8010f60 <UART_WaitOnFlagUntilTimeout>
 8010e44:	4603      	mov	r3, r0
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d022      	beq.n	8010e90 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e52:	e853 3f00 	ldrex	r3, [r3]
 8010e56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010e5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010e5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	461a      	mov	r2, r3
 8010e66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010e68:	647b      	str	r3, [r7, #68]	@ 0x44
 8010e6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010e6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010e70:	e841 2300 	strex	r3, r2, [r1]
 8010e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010e76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d1e6      	bne.n	8010e4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	2220      	movs	r2, #32
 8010e80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	2200      	movs	r2, #0
 8010e88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010e8c:	2303      	movs	r3, #3
 8010e8e:	e063      	b.n	8010f58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	f003 0304 	and.w	r3, r3, #4
 8010e9a:	2b04      	cmp	r3, #4
 8010e9c:	d149      	bne.n	8010f32 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010e9e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010ea2:	9300      	str	r3, [sp, #0]
 8010ea4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010ea6:	2200      	movs	r2, #0
 8010ea8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010eac:	6878      	ldr	r0, [r7, #4]
 8010eae:	f000 f857 	bl	8010f60 <UART_WaitOnFlagUntilTimeout>
 8010eb2:	4603      	mov	r3, r0
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d03c      	beq.n	8010f32 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ec0:	e853 3f00 	ldrex	r3, [r3]
 8010ec4:	623b      	str	r3, [r7, #32]
   return(result);
 8010ec6:	6a3b      	ldr	r3, [r7, #32]
 8010ec8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010ecc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	461a      	mov	r2, r3
 8010ed4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ed6:	633b      	str	r3, [r7, #48]	@ 0x30
 8010ed8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010eda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010edc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ede:	e841 2300 	strex	r3, r2, [r1]
 8010ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d1e6      	bne.n	8010eb8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	3308      	adds	r3, #8
 8010ef0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ef2:	693b      	ldr	r3, [r7, #16]
 8010ef4:	e853 3f00 	ldrex	r3, [r3]
 8010ef8:	60fb      	str	r3, [r7, #12]
   return(result);
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	f023 0301 	bic.w	r3, r3, #1
 8010f00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	3308      	adds	r3, #8
 8010f08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010f0a:	61fa      	str	r2, [r7, #28]
 8010f0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f0e:	69b9      	ldr	r1, [r7, #24]
 8010f10:	69fa      	ldr	r2, [r7, #28]
 8010f12:	e841 2300 	strex	r3, r2, [r1]
 8010f16:	617b      	str	r3, [r7, #20]
   return(result);
 8010f18:	697b      	ldr	r3, [r7, #20]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d1e5      	bne.n	8010eea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	2220      	movs	r2, #32
 8010f22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	2200      	movs	r2, #0
 8010f2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010f2e:	2303      	movs	r3, #3
 8010f30:	e012      	b.n	8010f58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	2220      	movs	r2, #32
 8010f36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	2220      	movs	r2, #32
 8010f3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010f42:	687b      	ldr	r3, [r7, #4]
 8010f44:	2200      	movs	r2, #0
 8010f46:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	2200      	movs	r2, #0
 8010f4c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	2200      	movs	r2, #0
 8010f52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010f56:	2300      	movs	r3, #0
}
 8010f58:	4618      	mov	r0, r3
 8010f5a:	3758      	adds	r7, #88	@ 0x58
 8010f5c:	46bd      	mov	sp, r7
 8010f5e:	bd80      	pop	{r7, pc}

08010f60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b084      	sub	sp, #16
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	60f8      	str	r0, [r7, #12]
 8010f68:	60b9      	str	r1, [r7, #8]
 8010f6a:	603b      	str	r3, [r7, #0]
 8010f6c:	4613      	mov	r3, r2
 8010f6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010f70:	e04f      	b.n	8011012 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010f72:	69bb      	ldr	r3, [r7, #24]
 8010f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f78:	d04b      	beq.n	8011012 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010f7a:	f7f8 fcef 	bl	800995c <HAL_GetTick>
 8010f7e:	4602      	mov	r2, r0
 8010f80:	683b      	ldr	r3, [r7, #0]
 8010f82:	1ad3      	subs	r3, r2, r3
 8010f84:	69ba      	ldr	r2, [r7, #24]
 8010f86:	429a      	cmp	r2, r3
 8010f88:	d302      	bcc.n	8010f90 <UART_WaitOnFlagUntilTimeout+0x30>
 8010f8a:	69bb      	ldr	r3, [r7, #24]
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d101      	bne.n	8010f94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010f90:	2303      	movs	r3, #3
 8010f92:	e04e      	b.n	8011032 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	681b      	ldr	r3, [r3, #0]
 8010f9a:	f003 0304 	and.w	r3, r3, #4
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d037      	beq.n	8011012 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010fa2:	68bb      	ldr	r3, [r7, #8]
 8010fa4:	2b80      	cmp	r3, #128	@ 0x80
 8010fa6:	d034      	beq.n	8011012 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010fa8:	68bb      	ldr	r3, [r7, #8]
 8010faa:	2b40      	cmp	r3, #64	@ 0x40
 8010fac:	d031      	beq.n	8011012 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	681b      	ldr	r3, [r3, #0]
 8010fb2:	69db      	ldr	r3, [r3, #28]
 8010fb4:	f003 0308 	and.w	r3, r3, #8
 8010fb8:	2b08      	cmp	r3, #8
 8010fba:	d110      	bne.n	8010fde <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010fbc:	68fb      	ldr	r3, [r7, #12]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	2208      	movs	r2, #8
 8010fc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010fc4:	68f8      	ldr	r0, [r7, #12]
 8010fc6:	f000 f920 	bl	801120a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	2208      	movs	r2, #8
 8010fce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	2200      	movs	r2, #0
 8010fd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010fda:	2301      	movs	r3, #1
 8010fdc:	e029      	b.n	8011032 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	69db      	ldr	r3, [r3, #28]
 8010fe4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010fe8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010fec:	d111      	bne.n	8011012 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010ff6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010ff8:	68f8      	ldr	r0, [r7, #12]
 8010ffa:	f000 f906 	bl	801120a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	2220      	movs	r2, #32
 8011002:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	2200      	movs	r2, #0
 801100a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801100e:	2303      	movs	r3, #3
 8011010:	e00f      	b.n	8011032 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	69da      	ldr	r2, [r3, #28]
 8011018:	68bb      	ldr	r3, [r7, #8]
 801101a:	4013      	ands	r3, r2
 801101c:	68ba      	ldr	r2, [r7, #8]
 801101e:	429a      	cmp	r2, r3
 8011020:	bf0c      	ite	eq
 8011022:	2301      	moveq	r3, #1
 8011024:	2300      	movne	r3, #0
 8011026:	b2db      	uxtb	r3, r3
 8011028:	461a      	mov	r2, r3
 801102a:	79fb      	ldrb	r3, [r7, #7]
 801102c:	429a      	cmp	r2, r3
 801102e:	d0a0      	beq.n	8010f72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011030:	2300      	movs	r3, #0
}
 8011032:	4618      	mov	r0, r3
 8011034:	3710      	adds	r7, #16
 8011036:	46bd      	mov	sp, r7
 8011038:	bd80      	pop	{r7, pc}
	...

0801103c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b096      	sub	sp, #88	@ 0x58
 8011040:	af00      	add	r7, sp, #0
 8011042:	60f8      	str	r0, [r7, #12]
 8011044:	60b9      	str	r1, [r7, #8]
 8011046:	4613      	mov	r3, r2
 8011048:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	68ba      	ldr	r2, [r7, #8]
 801104e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	88fa      	ldrh	r2, [r7, #6]
 8011054:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	2200      	movs	r2, #0
 801105c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	2222      	movs	r2, #34	@ 0x22
 8011064:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801106e:	2b00      	cmp	r3, #0
 8011070:	d02d      	beq.n	80110ce <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011078:	4a40      	ldr	r2, [pc, #256]	@ (801117c <UART_Start_Receive_DMA+0x140>)
 801107a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011082:	4a3f      	ldr	r2, [pc, #252]	@ (8011180 <UART_Start_Receive_DMA+0x144>)
 8011084:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801108c:	4a3d      	ldr	r2, [pc, #244]	@ (8011184 <UART_Start_Receive_DMA+0x148>)
 801108e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011096:	2200      	movs	r2, #0
 8011098:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	3324      	adds	r3, #36	@ 0x24
 80110a6:	4619      	mov	r1, r3
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80110ac:	461a      	mov	r2, r3
 80110ae:	88fb      	ldrh	r3, [r7, #6]
 80110b0:	f7fa fe00 	bl	800bcb4 <HAL_DMA_Start_IT>
 80110b4:	4603      	mov	r3, r0
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d009      	beq.n	80110ce <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	2210      	movs	r2, #16
 80110be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	2220      	movs	r2, #32
 80110c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80110ca:	2301      	movs	r3, #1
 80110cc:	e051      	b.n	8011172 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80110ce:	68fb      	ldr	r3, [r7, #12]
 80110d0:	691b      	ldr	r3, [r3, #16]
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d018      	beq.n	8011108 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80110de:	e853 3f00 	ldrex	r3, [r3]
 80110e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80110e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80110ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	461a      	mov	r2, r3
 80110f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80110f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110f6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110f8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80110fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80110fc:	e841 2300 	strex	r3, r2, [r1]
 8011100:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011102:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011104:	2b00      	cmp	r3, #0
 8011106:	d1e6      	bne.n	80110d6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	3308      	adds	r3, #8
 801110e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011112:	e853 3f00 	ldrex	r3, [r3]
 8011116:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801111a:	f043 0301 	orr.w	r3, r3, #1
 801111e:	653b      	str	r3, [r7, #80]	@ 0x50
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	3308      	adds	r3, #8
 8011126:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011128:	637a      	str	r2, [r7, #52]	@ 0x34
 801112a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801112c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801112e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011130:	e841 2300 	strex	r3, r2, [r1]
 8011134:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8011136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011138:	2b00      	cmp	r3, #0
 801113a:	d1e5      	bne.n	8011108 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	3308      	adds	r3, #8
 8011142:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011144:	697b      	ldr	r3, [r7, #20]
 8011146:	e853 3f00 	ldrex	r3, [r3]
 801114a:	613b      	str	r3, [r7, #16]
   return(result);
 801114c:	693b      	ldr	r3, [r7, #16]
 801114e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011152:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	3308      	adds	r3, #8
 801115a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801115c:	623a      	str	r2, [r7, #32]
 801115e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011160:	69f9      	ldr	r1, [r7, #28]
 8011162:	6a3a      	ldr	r2, [r7, #32]
 8011164:	e841 2300 	strex	r3, r2, [r1]
 8011168:	61bb      	str	r3, [r7, #24]
   return(result);
 801116a:	69bb      	ldr	r3, [r7, #24]
 801116c:	2b00      	cmp	r3, #0
 801116e:	d1e5      	bne.n	801113c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8011170:	2300      	movs	r3, #0
}
 8011172:	4618      	mov	r0, r3
 8011174:	3758      	adds	r7, #88	@ 0x58
 8011176:	46bd      	mov	sp, r7
 8011178:	bd80      	pop	{r7, pc}
 801117a:	bf00      	nop
 801117c:	0801138d 	.word	0x0801138d
 8011180:	080114b9 	.word	0x080114b9
 8011184:	080114f7 	.word	0x080114f7

08011188 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011188:	b480      	push	{r7}
 801118a:	b08f      	sub	sp, #60	@ 0x3c
 801118c:	af00      	add	r7, sp, #0
 801118e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011196:	6a3b      	ldr	r3, [r7, #32]
 8011198:	e853 3f00 	ldrex	r3, [r3]
 801119c:	61fb      	str	r3, [r7, #28]
   return(result);
 801119e:	69fb      	ldr	r3, [r7, #28]
 80111a0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80111a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	681b      	ldr	r3, [r3, #0]
 80111aa:	461a      	mov	r2, r3
 80111ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80111b0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80111b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80111b6:	e841 2300 	strex	r3, r2, [r1]
 80111ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80111bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d1e6      	bne.n	8011190 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	3308      	adds	r3, #8
 80111c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	e853 3f00 	ldrex	r3, [r3]
 80111d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80111d2:	68bb      	ldr	r3, [r7, #8]
 80111d4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80111d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	3308      	adds	r3, #8
 80111e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111e2:	61ba      	str	r2, [r7, #24]
 80111e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111e6:	6979      	ldr	r1, [r7, #20]
 80111e8:	69ba      	ldr	r2, [r7, #24]
 80111ea:	e841 2300 	strex	r3, r2, [r1]
 80111ee:	613b      	str	r3, [r7, #16]
   return(result);
 80111f0:	693b      	ldr	r3, [r7, #16]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d1e5      	bne.n	80111c2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	2220      	movs	r2, #32
 80111fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80111fe:	bf00      	nop
 8011200:	373c      	adds	r7, #60	@ 0x3c
 8011202:	46bd      	mov	sp, r7
 8011204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011208:	4770      	bx	lr

0801120a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801120a:	b480      	push	{r7}
 801120c:	b095      	sub	sp, #84	@ 0x54
 801120e:	af00      	add	r7, sp, #0
 8011210:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	681b      	ldr	r3, [r3, #0]
 8011216:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801121a:	e853 3f00 	ldrex	r3, [r3]
 801121e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011222:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011226:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	461a      	mov	r2, r3
 801122e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011230:	643b      	str	r3, [r7, #64]	@ 0x40
 8011232:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011234:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011236:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011238:	e841 2300 	strex	r3, r2, [r1]
 801123c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801123e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011240:	2b00      	cmp	r3, #0
 8011242:	d1e6      	bne.n	8011212 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	3308      	adds	r3, #8
 801124a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801124c:	6a3b      	ldr	r3, [r7, #32]
 801124e:	e853 3f00 	ldrex	r3, [r3]
 8011252:	61fb      	str	r3, [r7, #28]
   return(result);
 8011254:	69fb      	ldr	r3, [r7, #28]
 8011256:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801125a:	f023 0301 	bic.w	r3, r3, #1
 801125e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	3308      	adds	r3, #8
 8011266:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011268:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801126a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801126c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801126e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011270:	e841 2300 	strex	r3, r2, [r1]
 8011274:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011278:	2b00      	cmp	r3, #0
 801127a:	d1e3      	bne.n	8011244 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011280:	2b01      	cmp	r3, #1
 8011282:	d118      	bne.n	80112b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	e853 3f00 	ldrex	r3, [r3]
 8011290:	60bb      	str	r3, [r7, #8]
   return(result);
 8011292:	68bb      	ldr	r3, [r7, #8]
 8011294:	f023 0310 	bic.w	r3, r3, #16
 8011298:	647b      	str	r3, [r7, #68]	@ 0x44
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	461a      	mov	r2, r3
 80112a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80112a2:	61bb      	str	r3, [r7, #24]
 80112a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112a6:	6979      	ldr	r1, [r7, #20]
 80112a8:	69ba      	ldr	r2, [r7, #24]
 80112aa:	e841 2300 	strex	r3, r2, [r1]
 80112ae:	613b      	str	r3, [r7, #16]
   return(result);
 80112b0:	693b      	ldr	r3, [r7, #16]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d1e6      	bne.n	8011284 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	2220      	movs	r2, #32
 80112ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	2200      	movs	r2, #0
 80112c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	2200      	movs	r2, #0
 80112c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80112ca:	bf00      	nop
 80112cc:	3754      	adds	r7, #84	@ 0x54
 80112ce:	46bd      	mov	sp, r7
 80112d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d4:	4770      	bx	lr

080112d6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80112d6:	b580      	push	{r7, lr}
 80112d8:	b090      	sub	sp, #64	@ 0x40
 80112da:	af00      	add	r7, sp, #0
 80112dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112e2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	f003 0320 	and.w	r3, r3, #32
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d137      	bne.n	8011362 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80112f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112f4:	2200      	movs	r2, #0
 80112f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80112fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112fc:	681b      	ldr	r3, [r3, #0]
 80112fe:	3308      	adds	r3, #8
 8011300:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011304:	e853 3f00 	ldrex	r3, [r3]
 8011308:	623b      	str	r3, [r7, #32]
   return(result);
 801130a:	6a3b      	ldr	r3, [r7, #32]
 801130c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011310:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	3308      	adds	r3, #8
 8011318:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801131a:	633a      	str	r2, [r7, #48]	@ 0x30
 801131c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801131e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011320:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011322:	e841 2300 	strex	r3, r2, [r1]
 8011326:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801132a:	2b00      	cmp	r3, #0
 801132c:	d1e5      	bne.n	80112fa <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801132e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011334:	693b      	ldr	r3, [r7, #16]
 8011336:	e853 3f00 	ldrex	r3, [r3]
 801133a:	60fb      	str	r3, [r7, #12]
   return(result);
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011342:	637b      	str	r3, [r7, #52]	@ 0x34
 8011344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	461a      	mov	r2, r3
 801134a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801134c:	61fb      	str	r3, [r7, #28]
 801134e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011350:	69b9      	ldr	r1, [r7, #24]
 8011352:	69fa      	ldr	r2, [r7, #28]
 8011354:	e841 2300 	strex	r3, r2, [r1]
 8011358:	617b      	str	r3, [r7, #20]
   return(result);
 801135a:	697b      	ldr	r3, [r7, #20]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d1e6      	bne.n	801132e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011360:	e002      	b.n	8011368 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8011362:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011364:	f7f7 f9fe 	bl	8008764 <HAL_UART_TxCpltCallback>
}
 8011368:	bf00      	nop
 801136a:	3740      	adds	r7, #64	@ 0x40
 801136c:	46bd      	mov	sp, r7
 801136e:	bd80      	pop	{r7, pc}

08011370 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b084      	sub	sp, #16
 8011374:	af00      	add	r7, sp, #0
 8011376:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801137c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801137e:	68f8      	ldr	r0, [r7, #12]
 8011380:	f7ff f8d4 	bl	801052c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011384:	bf00      	nop
 8011386:	3710      	adds	r7, #16
 8011388:	46bd      	mov	sp, r7
 801138a:	bd80      	pop	{r7, pc}

0801138c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801138c:	b580      	push	{r7, lr}
 801138e:	b09c      	sub	sp, #112	@ 0x70
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011398:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	f003 0320 	and.w	r3, r3, #32
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d171      	bne.n	801148c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80113a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113aa:	2200      	movs	r2, #0
 80113ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80113b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80113b8:	e853 3f00 	ldrex	r3, [r3]
 80113bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80113be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80113c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80113c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80113c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113c8:	681b      	ldr	r3, [r3, #0]
 80113ca:	461a      	mov	r2, r3
 80113cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80113ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80113d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80113d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80113d6:	e841 2300 	strex	r3, r2, [r1]
 80113da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80113dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d1e6      	bne.n	80113b0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80113e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	3308      	adds	r3, #8
 80113e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113ec:	e853 3f00 	ldrex	r3, [r3]
 80113f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80113f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113f4:	f023 0301 	bic.w	r3, r3, #1
 80113f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80113fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	3308      	adds	r3, #8
 8011400:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8011402:	647a      	str	r2, [r7, #68]	@ 0x44
 8011404:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011406:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011408:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801140a:	e841 2300 	strex	r3, r2, [r1]
 801140e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011412:	2b00      	cmp	r3, #0
 8011414:	d1e5      	bne.n	80113e2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011416:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011418:	681b      	ldr	r3, [r3, #0]
 801141a:	3308      	adds	r3, #8
 801141c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801141e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011420:	e853 3f00 	ldrex	r3, [r3]
 8011424:	623b      	str	r3, [r7, #32]
   return(result);
 8011426:	6a3b      	ldr	r3, [r7, #32]
 8011428:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801142c:	663b      	str	r3, [r7, #96]	@ 0x60
 801142e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	3308      	adds	r3, #8
 8011434:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011436:	633a      	str	r2, [r7, #48]	@ 0x30
 8011438:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801143a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801143c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801143e:	e841 2300 	strex	r3, r2, [r1]
 8011442:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011446:	2b00      	cmp	r3, #0
 8011448:	d1e5      	bne.n	8011416 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801144a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801144c:	2220      	movs	r2, #32
 801144e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011452:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011454:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011456:	2b01      	cmp	r3, #1
 8011458:	d118      	bne.n	801148c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801145a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801145c:	681b      	ldr	r3, [r3, #0]
 801145e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011460:	693b      	ldr	r3, [r7, #16]
 8011462:	e853 3f00 	ldrex	r3, [r3]
 8011466:	60fb      	str	r3, [r7, #12]
   return(result);
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	f023 0310 	bic.w	r3, r3, #16
 801146e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011470:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	461a      	mov	r2, r3
 8011476:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011478:	61fb      	str	r3, [r7, #28]
 801147a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801147c:	69b9      	ldr	r1, [r7, #24]
 801147e:	69fa      	ldr	r2, [r7, #28]
 8011480:	e841 2300 	strex	r3, r2, [r1]
 8011484:	617b      	str	r3, [r7, #20]
   return(result);
 8011486:	697b      	ldr	r3, [r7, #20]
 8011488:	2b00      	cmp	r3, #0
 801148a:	d1e6      	bne.n	801145a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801148c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801148e:	2200      	movs	r2, #0
 8011490:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011494:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011496:	2b01      	cmp	r3, #1
 8011498:	d107      	bne.n	80114aa <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801149a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801149c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80114a0:	4619      	mov	r1, r3
 80114a2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80114a4:	f7ff f860 	bl	8010568 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80114a8:	e002      	b.n	80114b0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80114aa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80114ac:	f7f7 f97a 	bl	80087a4 <HAL_UART_RxCpltCallback>
}
 80114b0:	bf00      	nop
 80114b2:	3770      	adds	r7, #112	@ 0x70
 80114b4:	46bd      	mov	sp, r7
 80114b6:	bd80      	pop	{r7, pc}

080114b8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b084      	sub	sp, #16
 80114bc:	af00      	add	r7, sp, #0
 80114be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114c4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	2201      	movs	r2, #1
 80114ca:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80114cc:	68fb      	ldr	r3, [r7, #12]
 80114ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80114d0:	2b01      	cmp	r3, #1
 80114d2:	d109      	bne.n	80114e8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80114da:	085b      	lsrs	r3, r3, #1
 80114dc:	b29b      	uxth	r3, r3
 80114de:	4619      	mov	r1, r3
 80114e0:	68f8      	ldr	r0, [r7, #12]
 80114e2:	f7ff f841 	bl	8010568 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80114e6:	e002      	b.n	80114ee <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80114e8:	68f8      	ldr	r0, [r7, #12]
 80114ea:	f7ff f829 	bl	8010540 <HAL_UART_RxHalfCpltCallback>
}
 80114ee:	bf00      	nop
 80114f0:	3710      	adds	r7, #16
 80114f2:	46bd      	mov	sp, r7
 80114f4:	bd80      	pop	{r7, pc}

080114f6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80114f6:	b580      	push	{r7, lr}
 80114f8:	b086      	sub	sp, #24
 80114fa:	af00      	add	r7, sp, #0
 80114fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011502:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011504:	697b      	ldr	r3, [r7, #20]
 8011506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801150a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801150c:	697b      	ldr	r3, [r7, #20]
 801150e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011512:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011514:	697b      	ldr	r3, [r7, #20]
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	689b      	ldr	r3, [r3, #8]
 801151a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801151e:	2b80      	cmp	r3, #128	@ 0x80
 8011520:	d109      	bne.n	8011536 <UART_DMAError+0x40>
 8011522:	693b      	ldr	r3, [r7, #16]
 8011524:	2b21      	cmp	r3, #33	@ 0x21
 8011526:	d106      	bne.n	8011536 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011528:	697b      	ldr	r3, [r7, #20]
 801152a:	2200      	movs	r2, #0
 801152c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8011530:	6978      	ldr	r0, [r7, #20]
 8011532:	f7ff fe29 	bl	8011188 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011536:	697b      	ldr	r3, [r7, #20]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	689b      	ldr	r3, [r3, #8]
 801153c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011540:	2b40      	cmp	r3, #64	@ 0x40
 8011542:	d109      	bne.n	8011558 <UART_DMAError+0x62>
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	2b22      	cmp	r3, #34	@ 0x22
 8011548:	d106      	bne.n	8011558 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801154a:	697b      	ldr	r3, [r7, #20]
 801154c:	2200      	movs	r2, #0
 801154e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8011552:	6978      	ldr	r0, [r7, #20]
 8011554:	f7ff fe59 	bl	801120a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011558:	697b      	ldr	r3, [r7, #20]
 801155a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801155e:	f043 0210 	orr.w	r2, r3, #16
 8011562:	697b      	ldr	r3, [r7, #20]
 8011564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011568:	6978      	ldr	r0, [r7, #20]
 801156a:	f7fe fff3 	bl	8010554 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801156e:	bf00      	nop
 8011570:	3718      	adds	r7, #24
 8011572:	46bd      	mov	sp, r7
 8011574:	bd80      	pop	{r7, pc}

08011576 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011576:	b580      	push	{r7, lr}
 8011578:	b084      	sub	sp, #16
 801157a:	af00      	add	r7, sp, #0
 801157c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011582:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	2200      	movs	r2, #0
 8011588:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801158c:	68f8      	ldr	r0, [r7, #12]
 801158e:	f7fe ffe1 	bl	8010554 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011592:	bf00      	nop
 8011594:	3710      	adds	r7, #16
 8011596:	46bd      	mov	sp, r7
 8011598:	bd80      	pop	{r7, pc}

0801159a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801159a:	b580      	push	{r7, lr}
 801159c:	b088      	sub	sp, #32
 801159e:	af00      	add	r7, sp, #0
 80115a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	e853 3f00 	ldrex	r3, [r3]
 80115ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80115b0:	68bb      	ldr	r3, [r7, #8]
 80115b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115b6:	61fb      	str	r3, [r7, #28]
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	461a      	mov	r2, r3
 80115be:	69fb      	ldr	r3, [r7, #28]
 80115c0:	61bb      	str	r3, [r7, #24]
 80115c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115c4:	6979      	ldr	r1, [r7, #20]
 80115c6:	69ba      	ldr	r2, [r7, #24]
 80115c8:	e841 2300 	strex	r3, r2, [r1]
 80115cc:	613b      	str	r3, [r7, #16]
   return(result);
 80115ce:	693b      	ldr	r3, [r7, #16]
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	d1e6      	bne.n	80115a2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	2220      	movs	r2, #32
 80115d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	2200      	movs	r2, #0
 80115e0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80115e2:	6878      	ldr	r0, [r7, #4]
 80115e4:	f7f7 f8be 	bl	8008764 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80115e8:	bf00      	nop
 80115ea:	3720      	adds	r7, #32
 80115ec:	46bd      	mov	sp, r7
 80115ee:	bd80      	pop	{r7, pc}

080115f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80115f0:	b480      	push	{r7}
 80115f2:	b083      	sub	sp, #12
 80115f4:	af00      	add	r7, sp, #0
 80115f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80115f8:	bf00      	nop
 80115fa:	370c      	adds	r7, #12
 80115fc:	46bd      	mov	sp, r7
 80115fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011602:	4770      	bx	lr

08011604 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011604:	b480      	push	{r7}
 8011606:	b083      	sub	sp, #12
 8011608:	af00      	add	r7, sp, #0
 801160a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801160c:	bf00      	nop
 801160e:	370c      	adds	r7, #12
 8011610:	46bd      	mov	sp, r7
 8011612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011616:	4770      	bx	lr

08011618 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011618:	b480      	push	{r7}
 801161a:	b083      	sub	sp, #12
 801161c:	af00      	add	r7, sp, #0
 801161e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011620:	bf00      	nop
 8011622:	370c      	adds	r7, #12
 8011624:	46bd      	mov	sp, r7
 8011626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801162a:	4770      	bx	lr

0801162c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801162c:	b480      	push	{r7}
 801162e:	b085      	sub	sp, #20
 8011630:	af00      	add	r7, sp, #0
 8011632:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801163a:	2b01      	cmp	r3, #1
 801163c:	d101      	bne.n	8011642 <HAL_UARTEx_DisableFifoMode+0x16>
 801163e:	2302      	movs	r3, #2
 8011640:	e027      	b.n	8011692 <HAL_UARTEx_DisableFifoMode+0x66>
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	2201      	movs	r2, #1
 8011646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	2224      	movs	r2, #36	@ 0x24
 801164e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	681b      	ldr	r3, [r3, #0]
 8011658:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	681a      	ldr	r2, [r3, #0]
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	f022 0201 	bic.w	r2, r2, #1
 8011668:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011670:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	2200      	movs	r2, #0
 8011676:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	68fa      	ldr	r2, [r7, #12]
 801167e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	2220      	movs	r2, #32
 8011684:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	2200      	movs	r2, #0
 801168c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011690:	2300      	movs	r3, #0
}
 8011692:	4618      	mov	r0, r3
 8011694:	3714      	adds	r7, #20
 8011696:	46bd      	mov	sp, r7
 8011698:	f85d 7b04 	ldr.w	r7, [sp], #4
 801169c:	4770      	bx	lr

0801169e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801169e:	b580      	push	{r7, lr}
 80116a0:	b084      	sub	sp, #16
 80116a2:	af00      	add	r7, sp, #0
 80116a4:	6078      	str	r0, [r7, #4]
 80116a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80116ae:	2b01      	cmp	r3, #1
 80116b0:	d101      	bne.n	80116b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80116b2:	2302      	movs	r3, #2
 80116b4:	e02d      	b.n	8011712 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	2201      	movs	r2, #1
 80116ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	2224      	movs	r2, #36	@ 0x24
 80116c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	681a      	ldr	r2, [r3, #0]
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	f022 0201 	bic.w	r2, r2, #1
 80116dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	689b      	ldr	r3, [r3, #8]
 80116e4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	683a      	ldr	r2, [r7, #0]
 80116ee:	430a      	orrs	r2, r1
 80116f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80116f2:	6878      	ldr	r0, [r7, #4]
 80116f4:	f000 f850 	bl	8011798 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	681b      	ldr	r3, [r3, #0]
 80116fc:	68fa      	ldr	r2, [r7, #12]
 80116fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	2220      	movs	r2, #32
 8011704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	2200      	movs	r2, #0
 801170c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011710:	2300      	movs	r3, #0
}
 8011712:	4618      	mov	r0, r3
 8011714:	3710      	adds	r7, #16
 8011716:	46bd      	mov	sp, r7
 8011718:	bd80      	pop	{r7, pc}

0801171a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801171a:	b580      	push	{r7, lr}
 801171c:	b084      	sub	sp, #16
 801171e:	af00      	add	r7, sp, #0
 8011720:	6078      	str	r0, [r7, #4]
 8011722:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801172a:	2b01      	cmp	r3, #1
 801172c:	d101      	bne.n	8011732 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801172e:	2302      	movs	r3, #2
 8011730:	e02d      	b.n	801178e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	2201      	movs	r2, #1
 8011736:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	2224      	movs	r2, #36	@ 0x24
 801173e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	681a      	ldr	r2, [r3, #0]
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	f022 0201 	bic.w	r2, r2, #1
 8011758:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	689b      	ldr	r3, [r3, #8]
 8011760:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	683a      	ldr	r2, [r7, #0]
 801176a:	430a      	orrs	r2, r1
 801176c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801176e:	6878      	ldr	r0, [r7, #4]
 8011770:	f000 f812 	bl	8011798 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	68fa      	ldr	r2, [r7, #12]
 801177a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	2220      	movs	r2, #32
 8011780:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	2200      	movs	r2, #0
 8011788:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801178c:	2300      	movs	r3, #0
}
 801178e:	4618      	mov	r0, r3
 8011790:	3710      	adds	r7, #16
 8011792:	46bd      	mov	sp, r7
 8011794:	bd80      	pop	{r7, pc}
	...

08011798 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011798:	b480      	push	{r7}
 801179a:	b085      	sub	sp, #20
 801179c:	af00      	add	r7, sp, #0
 801179e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d108      	bne.n	80117ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	2201      	movs	r2, #1
 80117ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	2201      	movs	r2, #1
 80117b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80117b8:	e031      	b.n	801181e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80117ba:	2308      	movs	r3, #8
 80117bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80117be:	2308      	movs	r3, #8
 80117c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	681b      	ldr	r3, [r3, #0]
 80117c6:	689b      	ldr	r3, [r3, #8]
 80117c8:	0e5b      	lsrs	r3, r3, #25
 80117ca:	b2db      	uxtb	r3, r3
 80117cc:	f003 0307 	and.w	r3, r3, #7
 80117d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	689b      	ldr	r3, [r3, #8]
 80117d8:	0f5b      	lsrs	r3, r3, #29
 80117da:	b2db      	uxtb	r3, r3
 80117dc:	f003 0307 	and.w	r3, r3, #7
 80117e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80117e2:	7bbb      	ldrb	r3, [r7, #14]
 80117e4:	7b3a      	ldrb	r2, [r7, #12]
 80117e6:	4911      	ldr	r1, [pc, #68]	@ (801182c <UARTEx_SetNbDataToProcess+0x94>)
 80117e8:	5c8a      	ldrb	r2, [r1, r2]
 80117ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80117ee:	7b3a      	ldrb	r2, [r7, #12]
 80117f0:	490f      	ldr	r1, [pc, #60]	@ (8011830 <UARTEx_SetNbDataToProcess+0x98>)
 80117f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80117f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80117f8:	b29a      	uxth	r2, r3
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011800:	7bfb      	ldrb	r3, [r7, #15]
 8011802:	7b7a      	ldrb	r2, [r7, #13]
 8011804:	4909      	ldr	r1, [pc, #36]	@ (801182c <UARTEx_SetNbDataToProcess+0x94>)
 8011806:	5c8a      	ldrb	r2, [r1, r2]
 8011808:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801180c:	7b7a      	ldrb	r2, [r7, #13]
 801180e:	4908      	ldr	r1, [pc, #32]	@ (8011830 <UARTEx_SetNbDataToProcess+0x98>)
 8011810:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011812:	fb93 f3f2 	sdiv	r3, r3, r2
 8011816:	b29a      	uxth	r2, r3
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801181e:	bf00      	nop
 8011820:	3714      	adds	r7, #20
 8011822:	46bd      	mov	sp, r7
 8011824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011828:	4770      	bx	lr
 801182a:	bf00      	nop
 801182c:	0801791c 	.word	0x0801791c
 8011830:	08017924 	.word	0x08017924

08011834 <__NVIC_SetPriority>:
{
 8011834:	b480      	push	{r7}
 8011836:	b083      	sub	sp, #12
 8011838:	af00      	add	r7, sp, #0
 801183a:	4603      	mov	r3, r0
 801183c:	6039      	str	r1, [r7, #0]
 801183e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8011840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011844:	2b00      	cmp	r3, #0
 8011846:	db0a      	blt.n	801185e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	b2da      	uxtb	r2, r3
 801184c:	490c      	ldr	r1, [pc, #48]	@ (8011880 <__NVIC_SetPriority+0x4c>)
 801184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011852:	0112      	lsls	r2, r2, #4
 8011854:	b2d2      	uxtb	r2, r2
 8011856:	440b      	add	r3, r1
 8011858:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 801185c:	e00a      	b.n	8011874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801185e:	683b      	ldr	r3, [r7, #0]
 8011860:	b2da      	uxtb	r2, r3
 8011862:	4908      	ldr	r1, [pc, #32]	@ (8011884 <__NVIC_SetPriority+0x50>)
 8011864:	79fb      	ldrb	r3, [r7, #7]
 8011866:	f003 030f 	and.w	r3, r3, #15
 801186a:	3b04      	subs	r3, #4
 801186c:	0112      	lsls	r2, r2, #4
 801186e:	b2d2      	uxtb	r2, r2
 8011870:	440b      	add	r3, r1
 8011872:	761a      	strb	r2, [r3, #24]
}
 8011874:	bf00      	nop
 8011876:	370c      	adds	r7, #12
 8011878:	46bd      	mov	sp, r7
 801187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801187e:	4770      	bx	lr
 8011880:	e000e100 	.word	0xe000e100
 8011884:	e000ed00 	.word	0xe000ed00

08011888 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8011888:	b580      	push	{r7, lr}
 801188a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 801188c:	4b05      	ldr	r3, [pc, #20]	@ (80118a4 <SysTick_Handler+0x1c>)
 801188e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8011890:	f002 f918 	bl	8013ac4 <xTaskGetSchedulerState>
 8011894:	4603      	mov	r3, r0
 8011896:	2b01      	cmp	r3, #1
 8011898:	d001      	beq.n	801189e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 801189a:	f002 ff45 	bl	8014728 <xPortSysTickHandler>
  }
}
 801189e:	bf00      	nop
 80118a0:	bd80      	pop	{r7, pc}
 80118a2:	bf00      	nop
 80118a4:	e000e010 	.word	0xe000e010

080118a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80118a8:	b580      	push	{r7, lr}
 80118aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80118ac:	2100      	movs	r1, #0
 80118ae:	f06f 0004 	mvn.w	r0, #4
 80118b2:	f7ff ffbf 	bl	8011834 <__NVIC_SetPriority>
#endif
}
 80118b6:	bf00      	nop
 80118b8:	bd80      	pop	{r7, pc}
	...

080118bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80118bc:	b480      	push	{r7}
 80118be:	b083      	sub	sp, #12
 80118c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80118c2:	f3ef 8305 	mrs	r3, IPSR
 80118c6:	603b      	str	r3, [r7, #0]
  return(result);
 80118c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d003      	beq.n	80118d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80118ce:	f06f 0305 	mvn.w	r3, #5
 80118d2:	607b      	str	r3, [r7, #4]
 80118d4:	e00c      	b.n	80118f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80118d6:	4b0a      	ldr	r3, [pc, #40]	@ (8011900 <osKernelInitialize+0x44>)
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d105      	bne.n	80118ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80118de:	4b08      	ldr	r3, [pc, #32]	@ (8011900 <osKernelInitialize+0x44>)
 80118e0:	2201      	movs	r2, #1
 80118e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80118e4:	2300      	movs	r3, #0
 80118e6:	607b      	str	r3, [r7, #4]
 80118e8:	e002      	b.n	80118f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80118ea:	f04f 33ff 	mov.w	r3, #4294967295
 80118ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80118f0:	687b      	ldr	r3, [r7, #4]
}
 80118f2:	4618      	mov	r0, r3
 80118f4:	370c      	adds	r7, #12
 80118f6:	46bd      	mov	sp, r7
 80118f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fc:	4770      	bx	lr
 80118fe:	bf00      	nop
 8011900:	20002364 	.word	0x20002364

08011904 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8011904:	b580      	push	{r7, lr}
 8011906:	b082      	sub	sp, #8
 8011908:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801190a:	f3ef 8305 	mrs	r3, IPSR
 801190e:	603b      	str	r3, [r7, #0]
  return(result);
 8011910:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011912:	2b00      	cmp	r3, #0
 8011914:	d003      	beq.n	801191e <osKernelStart+0x1a>
    stat = osErrorISR;
 8011916:	f06f 0305 	mvn.w	r3, #5
 801191a:	607b      	str	r3, [r7, #4]
 801191c:	e010      	b.n	8011940 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801191e:	4b0b      	ldr	r3, [pc, #44]	@ (801194c <osKernelStart+0x48>)
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	2b01      	cmp	r3, #1
 8011924:	d109      	bne.n	801193a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8011926:	f7ff ffbf 	bl	80118a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801192a:	4b08      	ldr	r3, [pc, #32]	@ (801194c <osKernelStart+0x48>)
 801192c:	2202      	movs	r2, #2
 801192e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8011930:	f001 fb9e 	bl	8013070 <vTaskStartScheduler>
      stat = osOK;
 8011934:	2300      	movs	r3, #0
 8011936:	607b      	str	r3, [r7, #4]
 8011938:	e002      	b.n	8011940 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801193a:	f04f 33ff 	mov.w	r3, #4294967295
 801193e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011940:	687b      	ldr	r3, [r7, #4]
}
 8011942:	4618      	mov	r0, r3
 8011944:	3708      	adds	r7, #8
 8011946:	46bd      	mov	sp, r7
 8011948:	bd80      	pop	{r7, pc}
 801194a:	bf00      	nop
 801194c:	20002364 	.word	0x20002364

08011950 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8011950:	b580      	push	{r7, lr}
 8011952:	b08e      	sub	sp, #56	@ 0x38
 8011954:	af04      	add	r7, sp, #16
 8011956:	60f8      	str	r0, [r7, #12]
 8011958:	60b9      	str	r1, [r7, #8]
 801195a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801195c:	2300      	movs	r3, #0
 801195e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011960:	f3ef 8305 	mrs	r3, IPSR
 8011964:	617b      	str	r3, [r7, #20]
  return(result);
 8011966:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8011968:	2b00      	cmp	r3, #0
 801196a:	d17e      	bne.n	8011a6a <osThreadNew+0x11a>
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d07b      	beq.n	8011a6a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8011972:	2380      	movs	r3, #128	@ 0x80
 8011974:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8011976:	2318      	movs	r3, #24
 8011978:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801197a:	2300      	movs	r3, #0
 801197c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801197e:	f04f 33ff 	mov.w	r3, #4294967295
 8011982:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	2b00      	cmp	r3, #0
 8011988:	d045      	beq.n	8011a16 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d002      	beq.n	8011998 <osThreadNew+0x48>
        name = attr->name;
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	699b      	ldr	r3, [r3, #24]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d002      	beq.n	80119a6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	699b      	ldr	r3, [r3, #24]
 80119a4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80119a6:	69fb      	ldr	r3, [r7, #28]
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d008      	beq.n	80119be <osThreadNew+0x6e>
 80119ac:	69fb      	ldr	r3, [r7, #28]
 80119ae:	2b38      	cmp	r3, #56	@ 0x38
 80119b0:	d805      	bhi.n	80119be <osThreadNew+0x6e>
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	685b      	ldr	r3, [r3, #4]
 80119b6:	f003 0301 	and.w	r3, r3, #1
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d001      	beq.n	80119c2 <osThreadNew+0x72>
        return (NULL);
 80119be:	2300      	movs	r3, #0
 80119c0:	e054      	b.n	8011a6c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	695b      	ldr	r3, [r3, #20]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d003      	beq.n	80119d2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	695b      	ldr	r3, [r3, #20]
 80119ce:	089b      	lsrs	r3, r3, #2
 80119d0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	689b      	ldr	r3, [r3, #8]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d00e      	beq.n	80119f8 <osThreadNew+0xa8>
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	68db      	ldr	r3, [r3, #12]
 80119de:	2ba7      	cmp	r3, #167	@ 0xa7
 80119e0:	d90a      	bls.n	80119f8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d006      	beq.n	80119f8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	695b      	ldr	r3, [r3, #20]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d002      	beq.n	80119f8 <osThreadNew+0xa8>
        mem = 1;
 80119f2:	2301      	movs	r3, #1
 80119f4:	61bb      	str	r3, [r7, #24]
 80119f6:	e010      	b.n	8011a1a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	689b      	ldr	r3, [r3, #8]
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d10c      	bne.n	8011a1a <osThreadNew+0xca>
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	68db      	ldr	r3, [r3, #12]
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d108      	bne.n	8011a1a <osThreadNew+0xca>
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	691b      	ldr	r3, [r3, #16]
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d104      	bne.n	8011a1a <osThreadNew+0xca>
          mem = 0;
 8011a10:	2300      	movs	r3, #0
 8011a12:	61bb      	str	r3, [r7, #24]
 8011a14:	e001      	b.n	8011a1a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8011a16:	2300      	movs	r3, #0
 8011a18:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8011a1a:	69bb      	ldr	r3, [r7, #24]
 8011a1c:	2b01      	cmp	r3, #1
 8011a1e:	d110      	bne.n	8011a42 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8011a24:	687a      	ldr	r2, [r7, #4]
 8011a26:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011a28:	9202      	str	r2, [sp, #8]
 8011a2a:	9301      	str	r3, [sp, #4]
 8011a2c:	69fb      	ldr	r3, [r7, #28]
 8011a2e:	9300      	str	r3, [sp, #0]
 8011a30:	68bb      	ldr	r3, [r7, #8]
 8011a32:	6a3a      	ldr	r2, [r7, #32]
 8011a34:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011a36:	68f8      	ldr	r0, [r7, #12]
 8011a38:	f001 f8dc 	bl	8012bf4 <xTaskCreateStatic>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	613b      	str	r3, [r7, #16]
 8011a40:	e013      	b.n	8011a6a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8011a42:	69bb      	ldr	r3, [r7, #24]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d110      	bne.n	8011a6a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8011a48:	6a3b      	ldr	r3, [r7, #32]
 8011a4a:	b29a      	uxth	r2, r3
 8011a4c:	f107 0310 	add.w	r3, r7, #16
 8011a50:	9301      	str	r3, [sp, #4]
 8011a52:	69fb      	ldr	r3, [r7, #28]
 8011a54:	9300      	str	r3, [sp, #0]
 8011a56:	68bb      	ldr	r3, [r7, #8]
 8011a58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011a5a:	68f8      	ldr	r0, [r7, #12]
 8011a5c:	f001 f92a 	bl	8012cb4 <xTaskCreate>
 8011a60:	4603      	mov	r3, r0
 8011a62:	2b01      	cmp	r3, #1
 8011a64:	d001      	beq.n	8011a6a <osThreadNew+0x11a>
            hTask = NULL;
 8011a66:	2300      	movs	r3, #0
 8011a68:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8011a6a:	693b      	ldr	r3, [r7, #16]
}
 8011a6c:	4618      	mov	r0, r3
 8011a6e:	3728      	adds	r7, #40	@ 0x28
 8011a70:	46bd      	mov	sp, r7
 8011a72:	bd80      	pop	{r7, pc}

08011a74 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8011a74:	b580      	push	{r7, lr}
 8011a76:	b086      	sub	sp, #24
 8011a78:	af00      	add	r7, sp, #0
 8011a7a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8011a7c:	2300      	movs	r3, #0
 8011a7e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011a80:	f3ef 8305 	mrs	r3, IPSR
 8011a84:	60fb      	str	r3, [r7, #12]
  return(result);
 8011a86:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d12d      	bne.n	8011ae8 <osEventFlagsNew+0x74>
    mem = -1;
 8011a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8011a90:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d015      	beq.n	8011ac4 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	689b      	ldr	r3, [r3, #8]
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d006      	beq.n	8011aae <osEventFlagsNew+0x3a>
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	68db      	ldr	r3, [r3, #12]
 8011aa4:	2b1f      	cmp	r3, #31
 8011aa6:	d902      	bls.n	8011aae <osEventFlagsNew+0x3a>
        mem = 1;
 8011aa8:	2301      	movs	r3, #1
 8011aaa:	613b      	str	r3, [r7, #16]
 8011aac:	e00c      	b.n	8011ac8 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	689b      	ldr	r3, [r3, #8]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d108      	bne.n	8011ac8 <osEventFlagsNew+0x54>
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	68db      	ldr	r3, [r3, #12]
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d104      	bne.n	8011ac8 <osEventFlagsNew+0x54>
          mem = 0;
 8011abe:	2300      	movs	r3, #0
 8011ac0:	613b      	str	r3, [r7, #16]
 8011ac2:	e001      	b.n	8011ac8 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8011ac8:	693b      	ldr	r3, [r7, #16]
 8011aca:	2b01      	cmp	r3, #1
 8011acc:	d106      	bne.n	8011adc <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	689b      	ldr	r3, [r3, #8]
 8011ad2:	4618      	mov	r0, r3
 8011ad4:	f000 f8ea 	bl	8011cac <xEventGroupCreateStatic>
 8011ad8:	6178      	str	r0, [r7, #20]
 8011ada:	e005      	b.n	8011ae8 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8011adc:	693b      	ldr	r3, [r7, #16]
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d102      	bne.n	8011ae8 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8011ae2:	f000 f91c 	bl	8011d1e <xEventGroupCreate>
 8011ae6:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8011ae8:	697b      	ldr	r3, [r7, #20]
}
 8011aea:	4618      	mov	r0, r3
 8011aec:	3718      	adds	r7, #24
 8011aee:	46bd      	mov	sp, r7
 8011af0:	bd80      	pop	{r7, pc}
	...

08011af4 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8011af4:	b580      	push	{r7, lr}
 8011af6:	b086      	sub	sp, #24
 8011af8:	af00      	add	r7, sp, #0
 8011afa:	6078      	str	r0, [r7, #4]
 8011afc:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8011b02:	693b      	ldr	r3, [r7, #16]
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d003      	beq.n	8011b10 <osEventFlagsSet+0x1c>
 8011b08:	683b      	ldr	r3, [r7, #0]
 8011b0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011b0e:	d303      	bcc.n	8011b18 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8011b10:	f06f 0303 	mvn.w	r3, #3
 8011b14:	617b      	str	r3, [r7, #20]
 8011b16:	e028      	b.n	8011b6a <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011b18:	f3ef 8305 	mrs	r3, IPSR
 8011b1c:	60fb      	str	r3, [r7, #12]
  return(result);
 8011b1e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d01d      	beq.n	8011b60 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8011b24:	2300      	movs	r3, #0
 8011b26:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8011b28:	f107 0308 	add.w	r3, r7, #8
 8011b2c:	461a      	mov	r2, r3
 8011b2e:	6839      	ldr	r1, [r7, #0]
 8011b30:	6938      	ldr	r0, [r7, #16]
 8011b32:	f000 fa9d 	bl	8012070 <xEventGroupSetBitsFromISR>
 8011b36:	4603      	mov	r3, r0
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d103      	bne.n	8011b44 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8011b3c:	f06f 0302 	mvn.w	r3, #2
 8011b40:	617b      	str	r3, [r7, #20]
 8011b42:	e012      	b.n	8011b6a <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8011b44:	683b      	ldr	r3, [r7, #0]
 8011b46:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8011b48:	68bb      	ldr	r3, [r7, #8]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d00d      	beq.n	8011b6a <osEventFlagsSet+0x76>
 8011b4e:	4b09      	ldr	r3, [pc, #36]	@ (8011b74 <osEventFlagsSet+0x80>)
 8011b50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011b54:	601a      	str	r2, [r3, #0]
 8011b56:	f3bf 8f4f 	dsb	sy
 8011b5a:	f3bf 8f6f 	isb	sy
 8011b5e:	e004      	b.n	8011b6a <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8011b60:	6839      	ldr	r1, [r7, #0]
 8011b62:	6938      	ldr	r0, [r7, #16]
 8011b64:	f000 f9c8 	bl	8011ef8 <xEventGroupSetBits>
 8011b68:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8011b6a:	697b      	ldr	r3, [r7, #20]
}
 8011b6c:	4618      	mov	r0, r3
 8011b6e:	3718      	adds	r7, #24
 8011b70:	46bd      	mov	sp, r7
 8011b72:	bd80      	pop	{r7, pc}
 8011b74:	e000ed04 	.word	0xe000ed04

08011b78 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	b08c      	sub	sp, #48	@ 0x30
 8011b7c:	af02      	add	r7, sp, #8
 8011b7e:	60f8      	str	r0, [r7, #12]
 8011b80:	60b9      	str	r1, [r7, #8]
 8011b82:	607a      	str	r2, [r7, #4]
 8011b84:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8011b8a:	69bb      	ldr	r3, [r7, #24]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d003      	beq.n	8011b98 <osEventFlagsWait+0x20>
 8011b90:	68bb      	ldr	r3, [r7, #8]
 8011b92:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011b96:	d303      	bcc.n	8011ba0 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8011b98:	f06f 0303 	mvn.w	r3, #3
 8011b9c:	61fb      	str	r3, [r7, #28]
 8011b9e:	e04b      	b.n	8011c38 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011ba0:	f3ef 8305 	mrs	r3, IPSR
 8011ba4:	617b      	str	r3, [r7, #20]
  return(result);
 8011ba6:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d003      	beq.n	8011bb4 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8011bac:	f06f 0305 	mvn.w	r3, #5
 8011bb0:	61fb      	str	r3, [r7, #28]
 8011bb2:	e041      	b.n	8011c38 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	f003 0301 	and.w	r3, r3, #1
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d002      	beq.n	8011bc4 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8011bbe:	2301      	movs	r3, #1
 8011bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8011bc2:	e001      	b.n	8011bc8 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	f003 0302 	and.w	r3, r3, #2
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d002      	beq.n	8011bd8 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	623b      	str	r3, [r7, #32]
 8011bd6:	e001      	b.n	8011bdc <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8011bd8:	2301      	movs	r3, #1
 8011bda:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8011bdc:	683b      	ldr	r3, [r7, #0]
 8011bde:	9300      	str	r3, [sp, #0]
 8011be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011be2:	6a3a      	ldr	r2, [r7, #32]
 8011be4:	68b9      	ldr	r1, [r7, #8]
 8011be6:	69b8      	ldr	r0, [r7, #24]
 8011be8:	f000 f8b4 	bl	8011d54 <xEventGroupWaitBits>
 8011bec:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	f003 0301 	and.w	r3, r3, #1
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d010      	beq.n	8011c1a <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8011bf8:	68ba      	ldr	r2, [r7, #8]
 8011bfa:	69fb      	ldr	r3, [r7, #28]
 8011bfc:	4013      	ands	r3, r2
 8011bfe:	68ba      	ldr	r2, [r7, #8]
 8011c00:	429a      	cmp	r2, r3
 8011c02:	d019      	beq.n	8011c38 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8011c04:	683b      	ldr	r3, [r7, #0]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d003      	beq.n	8011c12 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 8011c0a:	f06f 0301 	mvn.w	r3, #1
 8011c0e:	61fb      	str	r3, [r7, #28]
 8011c10:	e012      	b.n	8011c38 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8011c12:	f06f 0302 	mvn.w	r3, #2
 8011c16:	61fb      	str	r3, [r7, #28]
 8011c18:	e00e      	b.n	8011c38 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8011c1a:	68ba      	ldr	r2, [r7, #8]
 8011c1c:	69fb      	ldr	r3, [r7, #28]
 8011c1e:	4013      	ands	r3, r2
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d109      	bne.n	8011c38 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8011c24:	683b      	ldr	r3, [r7, #0]
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d003      	beq.n	8011c32 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 8011c2a:	f06f 0301 	mvn.w	r3, #1
 8011c2e:	61fb      	str	r3, [r7, #28]
 8011c30:	e002      	b.n	8011c38 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8011c32:	f06f 0302 	mvn.w	r3, #2
 8011c36:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8011c38:	69fb      	ldr	r3, [r7, #28]
}
 8011c3a:	4618      	mov	r0, r3
 8011c3c:	3728      	adds	r7, #40	@ 0x28
 8011c3e:	46bd      	mov	sp, r7
 8011c40:	bd80      	pop	{r7, pc}
	...

08011c44 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011c44:	b480      	push	{r7}
 8011c46:	b085      	sub	sp, #20
 8011c48:	af00      	add	r7, sp, #0
 8011c4a:	60f8      	str	r0, [r7, #12]
 8011c4c:	60b9      	str	r1, [r7, #8]
 8011c4e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	4a07      	ldr	r2, [pc, #28]	@ (8011c70 <vApplicationGetIdleTaskMemory+0x2c>)
 8011c54:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8011c56:	68bb      	ldr	r3, [r7, #8]
 8011c58:	4a06      	ldr	r2, [pc, #24]	@ (8011c74 <vApplicationGetIdleTaskMemory+0x30>)
 8011c5a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	2280      	movs	r2, #128	@ 0x80
 8011c60:	601a      	str	r2, [r3, #0]
}
 8011c62:	bf00      	nop
 8011c64:	3714      	adds	r7, #20
 8011c66:	46bd      	mov	sp, r7
 8011c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c6c:	4770      	bx	lr
 8011c6e:	bf00      	nop
 8011c70:	20002368 	.word	0x20002368
 8011c74:	20002410 	.word	0x20002410

08011c78 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8011c78:	b480      	push	{r7}
 8011c7a:	b085      	sub	sp, #20
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	60f8      	str	r0, [r7, #12]
 8011c80:	60b9      	str	r1, [r7, #8]
 8011c82:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	4a07      	ldr	r2, [pc, #28]	@ (8011ca4 <vApplicationGetTimerTaskMemory+0x2c>)
 8011c88:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8011c8a:	68bb      	ldr	r3, [r7, #8]
 8011c8c:	4a06      	ldr	r2, [pc, #24]	@ (8011ca8 <vApplicationGetTimerTaskMemory+0x30>)
 8011c8e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011c96:	601a      	str	r2, [r3, #0]
}
 8011c98:	bf00      	nop
 8011c9a:	3714      	adds	r7, #20
 8011c9c:	46bd      	mov	sp, r7
 8011c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ca2:	4770      	bx	lr
 8011ca4:	20002610 	.word	0x20002610
 8011ca8:	200026b8 	.word	0x200026b8

08011cac <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	b086      	sub	sp, #24
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d10b      	bne.n	8011cd2 <xEventGroupCreateStatic+0x26>
	__asm volatile
 8011cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cbe:	f383 8811 	msr	BASEPRI, r3
 8011cc2:	f3bf 8f6f 	isb	sy
 8011cc6:	f3bf 8f4f 	dsb	sy
 8011cca:	613b      	str	r3, [r7, #16]
}
 8011ccc:	bf00      	nop
 8011cce:	bf00      	nop
 8011cd0:	e7fd      	b.n	8011cce <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8011cd2:	2320      	movs	r3, #32
 8011cd4:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8011cd6:	68bb      	ldr	r3, [r7, #8]
 8011cd8:	2b20      	cmp	r3, #32
 8011cda:	d00b      	beq.n	8011cf4 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8011cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ce0:	f383 8811 	msr	BASEPRI, r3
 8011ce4:	f3bf 8f6f 	isb	sy
 8011ce8:	f3bf 8f4f 	dsb	sy
 8011cec:	60fb      	str	r3, [r7, #12]
}
 8011cee:	bf00      	nop
 8011cf0:	bf00      	nop
 8011cf2:	e7fd      	b.n	8011cf0 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8011cf8:	697b      	ldr	r3, [r7, #20]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d00a      	beq.n	8011d14 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 8011cfe:	697b      	ldr	r3, [r7, #20]
 8011d00:	2200      	movs	r2, #0
 8011d02:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8011d04:	697b      	ldr	r3, [r7, #20]
 8011d06:	3304      	adds	r3, #4
 8011d08:	4618      	mov	r0, r3
 8011d0a:	f000 f9c5 	bl	8012098 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8011d0e:	697b      	ldr	r3, [r7, #20]
 8011d10:	2201      	movs	r2, #1
 8011d12:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8011d14:	697b      	ldr	r3, [r7, #20]
	}
 8011d16:	4618      	mov	r0, r3
 8011d18:	3718      	adds	r7, #24
 8011d1a:	46bd      	mov	sp, r7
 8011d1c:	bd80      	pop	{r7, pc}

08011d1e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8011d1e:	b580      	push	{r7, lr}
 8011d20:	b082      	sub	sp, #8
 8011d22:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8011d24:	2020      	movs	r0, #32
 8011d26:	f002 fd91 	bl	801484c <pvPortMalloc>
 8011d2a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d00a      	beq.n	8011d48 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	2200      	movs	r2, #0
 8011d36:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	3304      	adds	r3, #4
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	f000 f9ab 	bl	8012098 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	2200      	movs	r2, #0
 8011d46:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8011d48:	687b      	ldr	r3, [r7, #4]
	}
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	3708      	adds	r7, #8
 8011d4e:	46bd      	mov	sp, r7
 8011d50:	bd80      	pop	{r7, pc}
	...

08011d54 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	b090      	sub	sp, #64	@ 0x40
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	60f8      	str	r0, [r7, #12]
 8011d5c:	60b9      	str	r1, [r7, #8]
 8011d5e:	607a      	str	r2, [r7, #4]
 8011d60:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8011d66:	2300      	movs	r3, #0
 8011d68:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8011d6a:	2300      	movs	r3, #0
 8011d6c:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d10b      	bne.n	8011d8c <xEventGroupWaitBits+0x38>
	__asm volatile
 8011d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d78:	f383 8811 	msr	BASEPRI, r3
 8011d7c:	f3bf 8f6f 	isb	sy
 8011d80:	f3bf 8f4f 	dsb	sy
 8011d84:	623b      	str	r3, [r7, #32]
}
 8011d86:	bf00      	nop
 8011d88:	bf00      	nop
 8011d8a:	e7fd      	b.n	8011d88 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8011d8c:	68bb      	ldr	r3, [r7, #8]
 8011d8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011d92:	d30b      	bcc.n	8011dac <xEventGroupWaitBits+0x58>
	__asm volatile
 8011d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d98:	f383 8811 	msr	BASEPRI, r3
 8011d9c:	f3bf 8f6f 	isb	sy
 8011da0:	f3bf 8f4f 	dsb	sy
 8011da4:	61fb      	str	r3, [r7, #28]
}
 8011da6:	bf00      	nop
 8011da8:	bf00      	nop
 8011daa:	e7fd      	b.n	8011da8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8011dac:	68bb      	ldr	r3, [r7, #8]
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d10b      	bne.n	8011dca <xEventGroupWaitBits+0x76>
	__asm volatile
 8011db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011db6:	f383 8811 	msr	BASEPRI, r3
 8011dba:	f3bf 8f6f 	isb	sy
 8011dbe:	f3bf 8f4f 	dsb	sy
 8011dc2:	61bb      	str	r3, [r7, #24]
}
 8011dc4:	bf00      	nop
 8011dc6:	bf00      	nop
 8011dc8:	e7fd      	b.n	8011dc6 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011dca:	f001 fe7b 	bl	8013ac4 <xTaskGetSchedulerState>
 8011dce:	4603      	mov	r3, r0
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d102      	bne.n	8011dda <xEventGroupWaitBits+0x86>
 8011dd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d101      	bne.n	8011dde <xEventGroupWaitBits+0x8a>
 8011dda:	2301      	movs	r3, #1
 8011ddc:	e000      	b.n	8011de0 <xEventGroupWaitBits+0x8c>
 8011dde:	2300      	movs	r3, #0
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d10b      	bne.n	8011dfc <xEventGroupWaitBits+0xa8>
	__asm volatile
 8011de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011de8:	f383 8811 	msr	BASEPRI, r3
 8011dec:	f3bf 8f6f 	isb	sy
 8011df0:	f3bf 8f4f 	dsb	sy
 8011df4:	617b      	str	r3, [r7, #20]
}
 8011df6:	bf00      	nop
 8011df8:	bf00      	nop
 8011dfa:	e7fd      	b.n	8011df8 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8011dfc:	f001 f9a8 	bl	8013150 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8011e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8011e06:	683a      	ldr	r2, [r7, #0]
 8011e08:	68b9      	ldr	r1, [r7, #8]
 8011e0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011e0c:	f000 f90d 	bl	801202a <prvTestWaitCondition>
 8011e10:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8011e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d00e      	beq.n	8011e36 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8011e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d028      	beq.n	8011e78 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e28:	681a      	ldr	r2, [r3, #0]
 8011e2a:	68bb      	ldr	r3, [r7, #8]
 8011e2c:	43db      	mvns	r3, r3
 8011e2e:	401a      	ands	r2, r3
 8011e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e32:	601a      	str	r2, [r3, #0]
 8011e34:	e020      	b.n	8011e78 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8011e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d104      	bne.n	8011e46 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8011e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8011e40:	2301      	movs	r3, #1
 8011e42:	633b      	str	r3, [r7, #48]	@ 0x30
 8011e44:	e018      	b.n	8011e78 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	2b00      	cmp	r3, #0
 8011e4a:	d003      	beq.n	8011e54 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8011e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8011e52:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8011e54:	683b      	ldr	r3, [r7, #0]
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	d003      	beq.n	8011e62 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8011e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011e60:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8011e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e64:	1d18      	adds	r0, r3, #4
 8011e66:	68ba      	ldr	r2, [r7, #8]
 8011e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e6a:	4313      	orrs	r3, r2
 8011e6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011e6e:	4619      	mov	r1, r3
 8011e70:	f001 fb94 	bl	801359c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8011e74:	2300      	movs	r3, #0
 8011e76:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8011e78:	f001 f978 	bl	801316c <xTaskResumeAll>
 8011e7c:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8011e7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d031      	beq.n	8011ee8 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8011e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d107      	bne.n	8011e9a <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8011e8a:	4b1a      	ldr	r3, [pc, #104]	@ (8011ef4 <xEventGroupWaitBits+0x1a0>)
 8011e8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e90:	601a      	str	r2, [r3, #0]
 8011e92:	f3bf 8f4f 	dsb	sy
 8011e96:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8011e9a:	f001 fea1 	bl	8013be0 <uxTaskResetEventItemValue>
 8011e9e:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8011ea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d11a      	bne.n	8011ee0 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8011eaa:	f002 fbad 	bl	8014608 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8011eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011eb0:	681b      	ldr	r3, [r3, #0]
 8011eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8011eb4:	683a      	ldr	r2, [r7, #0]
 8011eb6:	68b9      	ldr	r1, [r7, #8]
 8011eb8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011eba:	f000 f8b6 	bl	801202a <prvTestWaitCondition>
 8011ebe:	4603      	mov	r3, r0
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d009      	beq.n	8011ed8 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d006      	beq.n	8011ed8 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ecc:	681a      	ldr	r2, [r3, #0]
 8011ece:	68bb      	ldr	r3, [r7, #8]
 8011ed0:	43db      	mvns	r3, r3
 8011ed2:	401a      	ands	r2, r3
 8011ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ed6:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8011ed8:	2301      	movs	r3, #1
 8011eda:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8011edc:	f002 fbc6 	bl	801466c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8011ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011ee2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8011ee8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011eea:	4618      	mov	r0, r3
 8011eec:	3740      	adds	r7, #64	@ 0x40
 8011eee:	46bd      	mov	sp, r7
 8011ef0:	bd80      	pop	{r7, pc}
 8011ef2:	bf00      	nop
 8011ef4:	e000ed04 	.word	0xe000ed04

08011ef8 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8011ef8:	b580      	push	{r7, lr}
 8011efa:	b08e      	sub	sp, #56	@ 0x38
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	6078      	str	r0, [r7, #4]
 8011f00:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8011f02:	2300      	movs	r3, #0
 8011f04:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8011f0a:	2300      	movs	r3, #0
 8011f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d10b      	bne.n	8011f2c <xEventGroupSetBits+0x34>
	__asm volatile
 8011f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f18:	f383 8811 	msr	BASEPRI, r3
 8011f1c:	f3bf 8f6f 	isb	sy
 8011f20:	f3bf 8f4f 	dsb	sy
 8011f24:	613b      	str	r3, [r7, #16]
}
 8011f26:	bf00      	nop
 8011f28:	bf00      	nop
 8011f2a:	e7fd      	b.n	8011f28 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8011f2c:	683b      	ldr	r3, [r7, #0]
 8011f2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011f32:	d30b      	bcc.n	8011f4c <xEventGroupSetBits+0x54>
	__asm volatile
 8011f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f38:	f383 8811 	msr	BASEPRI, r3
 8011f3c:	f3bf 8f6f 	isb	sy
 8011f40:	f3bf 8f4f 	dsb	sy
 8011f44:	60fb      	str	r3, [r7, #12]
}
 8011f46:	bf00      	nop
 8011f48:	bf00      	nop
 8011f4a:	e7fd      	b.n	8011f48 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8011f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f4e:	3304      	adds	r3, #4
 8011f50:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f54:	3308      	adds	r3, #8
 8011f56:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8011f58:	f001 f8fa 	bl	8013150 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8011f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f5e:	68db      	ldr	r3, [r3, #12]
 8011f60:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8011f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f64:	681a      	ldr	r2, [r3, #0]
 8011f66:	683b      	ldr	r3, [r7, #0]
 8011f68:	431a      	orrs	r2, r3
 8011f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f6c:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8011f6e:	e03c      	b.n	8011fea <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8011f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f72:	685b      	ldr	r3, [r3, #4]
 8011f74:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8011f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8011f80:	69bb      	ldr	r3, [r7, #24]
 8011f82:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8011f86:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8011f88:	69bb      	ldr	r3, [r7, #24]
 8011f8a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011f8e:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8011f90:	697b      	ldr	r3, [r7, #20]
 8011f92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d108      	bne.n	8011fac <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8011f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f9c:	681a      	ldr	r2, [r3, #0]
 8011f9e:	69bb      	ldr	r3, [r7, #24]
 8011fa0:	4013      	ands	r3, r2
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d00b      	beq.n	8011fbe <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8011fa6:	2301      	movs	r3, #1
 8011fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011faa:	e008      	b.n	8011fbe <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8011fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fae:	681a      	ldr	r2, [r3, #0]
 8011fb0:	69bb      	ldr	r3, [r7, #24]
 8011fb2:	4013      	ands	r3, r2
 8011fb4:	69ba      	ldr	r2, [r7, #24]
 8011fb6:	429a      	cmp	r2, r3
 8011fb8:	d101      	bne.n	8011fbe <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8011fba:	2301      	movs	r3, #1
 8011fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8011fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d010      	beq.n	8011fe6 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8011fc4:	697b      	ldr	r3, [r7, #20]
 8011fc6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d003      	beq.n	8011fd6 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8011fce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011fd0:	69bb      	ldr	r3, [r7, #24]
 8011fd2:	4313      	orrs	r3, r2
 8011fd4:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8011fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8011fde:	4619      	mov	r1, r3
 8011fe0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011fe2:	f001 fba9 	bl	8013738 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8011fe6:	69fb      	ldr	r3, [r7, #28]
 8011fe8:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8011fea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011fec:	6a3b      	ldr	r3, [r7, #32]
 8011fee:	429a      	cmp	r2, r3
 8011ff0:	d1be      	bne.n	8011f70 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8011ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ff4:	681a      	ldr	r2, [r3, #0]
 8011ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ff8:	43db      	mvns	r3, r3
 8011ffa:	401a      	ands	r2, r3
 8011ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ffe:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8012000:	f001 f8b4 	bl	801316c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8012004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012006:	681b      	ldr	r3, [r3, #0]
}
 8012008:	4618      	mov	r0, r3
 801200a:	3738      	adds	r7, #56	@ 0x38
 801200c:	46bd      	mov	sp, r7
 801200e:	bd80      	pop	{r7, pc}

08012010 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8012010:	b580      	push	{r7, lr}
 8012012:	b082      	sub	sp, #8
 8012014:	af00      	add	r7, sp, #0
 8012016:	6078      	str	r0, [r7, #4]
 8012018:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 801201a:	6839      	ldr	r1, [r7, #0]
 801201c:	6878      	ldr	r0, [r7, #4]
 801201e:	f7ff ff6b 	bl	8011ef8 <xEventGroupSetBits>
}
 8012022:	bf00      	nop
 8012024:	3708      	adds	r7, #8
 8012026:	46bd      	mov	sp, r7
 8012028:	bd80      	pop	{r7, pc}

0801202a <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 801202a:	b480      	push	{r7}
 801202c:	b087      	sub	sp, #28
 801202e:	af00      	add	r7, sp, #0
 8012030:	60f8      	str	r0, [r7, #12]
 8012032:	60b9      	str	r1, [r7, #8]
 8012034:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8012036:	2300      	movs	r3, #0
 8012038:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d107      	bne.n	8012050 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8012040:	68fa      	ldr	r2, [r7, #12]
 8012042:	68bb      	ldr	r3, [r7, #8]
 8012044:	4013      	ands	r3, r2
 8012046:	2b00      	cmp	r3, #0
 8012048:	d00a      	beq.n	8012060 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 801204a:	2301      	movs	r3, #1
 801204c:	617b      	str	r3, [r7, #20]
 801204e:	e007      	b.n	8012060 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8012050:	68fa      	ldr	r2, [r7, #12]
 8012052:	68bb      	ldr	r3, [r7, #8]
 8012054:	4013      	ands	r3, r2
 8012056:	68ba      	ldr	r2, [r7, #8]
 8012058:	429a      	cmp	r2, r3
 801205a:	d101      	bne.n	8012060 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 801205c:	2301      	movs	r3, #1
 801205e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8012060:	697b      	ldr	r3, [r7, #20]
}
 8012062:	4618      	mov	r0, r3
 8012064:	371c      	adds	r7, #28
 8012066:	46bd      	mov	sp, r7
 8012068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801206c:	4770      	bx	lr
	...

08012070 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8012070:	b580      	push	{r7, lr}
 8012072:	b086      	sub	sp, #24
 8012074:	af00      	add	r7, sp, #0
 8012076:	60f8      	str	r0, [r7, #12]
 8012078:	60b9      	str	r1, [r7, #8]
 801207a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	68ba      	ldr	r2, [r7, #8]
 8012080:	68f9      	ldr	r1, [r7, #12]
 8012082:	4804      	ldr	r0, [pc, #16]	@ (8012094 <xEventGroupSetBitsFromISR+0x24>)
 8012084:	f002 f972 	bl	801436c <xTimerPendFunctionCallFromISR>
 8012088:	6178      	str	r0, [r7, #20]

		return xReturn;
 801208a:	697b      	ldr	r3, [r7, #20]
	}
 801208c:	4618      	mov	r0, r3
 801208e:	3718      	adds	r7, #24
 8012090:	46bd      	mov	sp, r7
 8012092:	bd80      	pop	{r7, pc}
 8012094:	08012011 	.word	0x08012011

08012098 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012098:	b480      	push	{r7}
 801209a:	b083      	sub	sp, #12
 801209c:	af00      	add	r7, sp, #0
 801209e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	f103 0208 	add.w	r2, r3, #8
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	f04f 32ff 	mov.w	r2, #4294967295
 80120b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	f103 0208 	add.w	r2, r3, #8
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	f103 0208 	add.w	r2, r3, #8
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	2200      	movs	r2, #0
 80120ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80120cc:	bf00      	nop
 80120ce:	370c      	adds	r7, #12
 80120d0:	46bd      	mov	sp, r7
 80120d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120d6:	4770      	bx	lr

080120d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80120d8:	b480      	push	{r7}
 80120da:	b083      	sub	sp, #12
 80120dc:	af00      	add	r7, sp, #0
 80120de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	2200      	movs	r2, #0
 80120e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80120e6:	bf00      	nop
 80120e8:	370c      	adds	r7, #12
 80120ea:	46bd      	mov	sp, r7
 80120ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120f0:	4770      	bx	lr

080120f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80120f2:	b480      	push	{r7}
 80120f4:	b085      	sub	sp, #20
 80120f6:	af00      	add	r7, sp, #0
 80120f8:	6078      	str	r0, [r7, #4]
 80120fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	685b      	ldr	r3, [r3, #4]
 8012100:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012102:	683b      	ldr	r3, [r7, #0]
 8012104:	68fa      	ldr	r2, [r7, #12]
 8012106:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	689a      	ldr	r2, [r3, #8]
 801210c:	683b      	ldr	r3, [r7, #0]
 801210e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	689b      	ldr	r3, [r3, #8]
 8012114:	683a      	ldr	r2, [r7, #0]
 8012116:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	683a      	ldr	r2, [r7, #0]
 801211c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801211e:	683b      	ldr	r3, [r7, #0]
 8012120:	687a      	ldr	r2, [r7, #4]
 8012122:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	1c5a      	adds	r2, r3, #1
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	601a      	str	r2, [r3, #0]
}
 801212e:	bf00      	nop
 8012130:	3714      	adds	r7, #20
 8012132:	46bd      	mov	sp, r7
 8012134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012138:	4770      	bx	lr

0801213a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801213a:	b480      	push	{r7}
 801213c:	b085      	sub	sp, #20
 801213e:	af00      	add	r7, sp, #0
 8012140:	6078      	str	r0, [r7, #4]
 8012142:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012144:	683b      	ldr	r3, [r7, #0]
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801214a:	68bb      	ldr	r3, [r7, #8]
 801214c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012150:	d103      	bne.n	801215a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	691b      	ldr	r3, [r3, #16]
 8012156:	60fb      	str	r3, [r7, #12]
 8012158:	e00c      	b.n	8012174 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	3308      	adds	r3, #8
 801215e:	60fb      	str	r3, [r7, #12]
 8012160:	e002      	b.n	8012168 <vListInsert+0x2e>
 8012162:	68fb      	ldr	r3, [r7, #12]
 8012164:	685b      	ldr	r3, [r3, #4]
 8012166:	60fb      	str	r3, [r7, #12]
 8012168:	68fb      	ldr	r3, [r7, #12]
 801216a:	685b      	ldr	r3, [r3, #4]
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	68ba      	ldr	r2, [r7, #8]
 8012170:	429a      	cmp	r2, r3
 8012172:	d2f6      	bcs.n	8012162 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	685a      	ldr	r2, [r3, #4]
 8012178:	683b      	ldr	r3, [r7, #0]
 801217a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801217c:	683b      	ldr	r3, [r7, #0]
 801217e:	685b      	ldr	r3, [r3, #4]
 8012180:	683a      	ldr	r2, [r7, #0]
 8012182:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012184:	683b      	ldr	r3, [r7, #0]
 8012186:	68fa      	ldr	r2, [r7, #12]
 8012188:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	683a      	ldr	r2, [r7, #0]
 801218e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012190:	683b      	ldr	r3, [r7, #0]
 8012192:	687a      	ldr	r2, [r7, #4]
 8012194:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	1c5a      	adds	r2, r3, #1
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	601a      	str	r2, [r3, #0]
}
 80121a0:	bf00      	nop
 80121a2:	3714      	adds	r7, #20
 80121a4:	46bd      	mov	sp, r7
 80121a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121aa:	4770      	bx	lr

080121ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80121ac:	b480      	push	{r7}
 80121ae:	b085      	sub	sp, #20
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	691b      	ldr	r3, [r3, #16]
 80121b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	685b      	ldr	r3, [r3, #4]
 80121be:	687a      	ldr	r2, [r7, #4]
 80121c0:	6892      	ldr	r2, [r2, #8]
 80121c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	689b      	ldr	r3, [r3, #8]
 80121c8:	687a      	ldr	r2, [r7, #4]
 80121ca:	6852      	ldr	r2, [r2, #4]
 80121cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	685b      	ldr	r3, [r3, #4]
 80121d2:	687a      	ldr	r2, [r7, #4]
 80121d4:	429a      	cmp	r2, r3
 80121d6:	d103      	bne.n	80121e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	689a      	ldr	r2, [r3, #8]
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	2200      	movs	r2, #0
 80121e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80121e6:	68fb      	ldr	r3, [r7, #12]
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	1e5a      	subs	r2, r3, #1
 80121ec:	68fb      	ldr	r3, [r7, #12]
 80121ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	681b      	ldr	r3, [r3, #0]
}
 80121f4:	4618      	mov	r0, r3
 80121f6:	3714      	adds	r7, #20
 80121f8:	46bd      	mov	sp, r7
 80121fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121fe:	4770      	bx	lr

08012200 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012200:	b580      	push	{r7, lr}
 8012202:	b084      	sub	sp, #16
 8012204:	af00      	add	r7, sp, #0
 8012206:	6078      	str	r0, [r7, #4]
 8012208:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	2b00      	cmp	r3, #0
 8012212:	d10b      	bne.n	801222c <xQueueGenericReset+0x2c>
	__asm volatile
 8012214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012218:	f383 8811 	msr	BASEPRI, r3
 801221c:	f3bf 8f6f 	isb	sy
 8012220:	f3bf 8f4f 	dsb	sy
 8012224:	60bb      	str	r3, [r7, #8]
}
 8012226:	bf00      	nop
 8012228:	bf00      	nop
 801222a:	e7fd      	b.n	8012228 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 801222c:	f002 f9ec 	bl	8014608 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	681a      	ldr	r2, [r3, #0]
 8012234:	68fb      	ldr	r3, [r7, #12]
 8012236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012238:	68f9      	ldr	r1, [r7, #12]
 801223a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801223c:	fb01 f303 	mul.w	r3, r1, r3
 8012240:	441a      	add	r2, r3
 8012242:	68fb      	ldr	r3, [r7, #12]
 8012244:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012246:	68fb      	ldr	r3, [r7, #12]
 8012248:	2200      	movs	r2, #0
 801224a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	681a      	ldr	r2, [r3, #0]
 8012250:	68fb      	ldr	r3, [r7, #12]
 8012252:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	681a      	ldr	r2, [r3, #0]
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801225c:	3b01      	subs	r3, #1
 801225e:	68f9      	ldr	r1, [r7, #12]
 8012260:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8012262:	fb01 f303 	mul.w	r3, r1, r3
 8012266:	441a      	add	r2, r3
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	22ff      	movs	r2, #255	@ 0xff
 8012270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	22ff      	movs	r2, #255	@ 0xff
 8012278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 801227c:	683b      	ldr	r3, [r7, #0]
 801227e:	2b00      	cmp	r3, #0
 8012280:	d114      	bne.n	80122ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	691b      	ldr	r3, [r3, #16]
 8012286:	2b00      	cmp	r3, #0
 8012288:	d01a      	beq.n	80122c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	3310      	adds	r3, #16
 801228e:	4618      	mov	r0, r3
 8012290:	f001 f9ee 	bl	8013670 <xTaskRemoveFromEventList>
 8012294:	4603      	mov	r3, r0
 8012296:	2b00      	cmp	r3, #0
 8012298:	d012      	beq.n	80122c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801229a:	4b0d      	ldr	r3, [pc, #52]	@ (80122d0 <xQueueGenericReset+0xd0>)
 801229c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80122a0:	601a      	str	r2, [r3, #0]
 80122a2:	f3bf 8f4f 	dsb	sy
 80122a6:	f3bf 8f6f 	isb	sy
 80122aa:	e009      	b.n	80122c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80122ac:	68fb      	ldr	r3, [r7, #12]
 80122ae:	3310      	adds	r3, #16
 80122b0:	4618      	mov	r0, r3
 80122b2:	f7ff fef1 	bl	8012098 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	3324      	adds	r3, #36	@ 0x24
 80122ba:	4618      	mov	r0, r3
 80122bc:	f7ff feec 	bl	8012098 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80122c0:	f002 f9d4 	bl	801466c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80122c4:	2301      	movs	r3, #1
}
 80122c6:	4618      	mov	r0, r3
 80122c8:	3710      	adds	r7, #16
 80122ca:	46bd      	mov	sp, r7
 80122cc:	bd80      	pop	{r7, pc}
 80122ce:	bf00      	nop
 80122d0:	e000ed04 	.word	0xe000ed04

080122d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80122d4:	b580      	push	{r7, lr}
 80122d6:	b08e      	sub	sp, #56	@ 0x38
 80122d8:	af02      	add	r7, sp, #8
 80122da:	60f8      	str	r0, [r7, #12]
 80122dc:	60b9      	str	r1, [r7, #8]
 80122de:	607a      	str	r2, [r7, #4]
 80122e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80122e2:	68fb      	ldr	r3, [r7, #12]
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d10b      	bne.n	8012300 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80122e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122ec:	f383 8811 	msr	BASEPRI, r3
 80122f0:	f3bf 8f6f 	isb	sy
 80122f4:	f3bf 8f4f 	dsb	sy
 80122f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80122fa:	bf00      	nop
 80122fc:	bf00      	nop
 80122fe:	e7fd      	b.n	80122fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8012300:	683b      	ldr	r3, [r7, #0]
 8012302:	2b00      	cmp	r3, #0
 8012304:	d10b      	bne.n	801231e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8012306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801230a:	f383 8811 	msr	BASEPRI, r3
 801230e:	f3bf 8f6f 	isb	sy
 8012312:	f3bf 8f4f 	dsb	sy
 8012316:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012318:	bf00      	nop
 801231a:	bf00      	nop
 801231c:	e7fd      	b.n	801231a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d002      	beq.n	801232a <xQueueGenericCreateStatic+0x56>
 8012324:	68bb      	ldr	r3, [r7, #8]
 8012326:	2b00      	cmp	r3, #0
 8012328:	d001      	beq.n	801232e <xQueueGenericCreateStatic+0x5a>
 801232a:	2301      	movs	r3, #1
 801232c:	e000      	b.n	8012330 <xQueueGenericCreateStatic+0x5c>
 801232e:	2300      	movs	r3, #0
 8012330:	2b00      	cmp	r3, #0
 8012332:	d10b      	bne.n	801234c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8012334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012338:	f383 8811 	msr	BASEPRI, r3
 801233c:	f3bf 8f6f 	isb	sy
 8012340:	f3bf 8f4f 	dsb	sy
 8012344:	623b      	str	r3, [r7, #32]
}
 8012346:	bf00      	nop
 8012348:	bf00      	nop
 801234a:	e7fd      	b.n	8012348 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	2b00      	cmp	r3, #0
 8012350:	d102      	bne.n	8012358 <xQueueGenericCreateStatic+0x84>
 8012352:	68bb      	ldr	r3, [r7, #8]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d101      	bne.n	801235c <xQueueGenericCreateStatic+0x88>
 8012358:	2301      	movs	r3, #1
 801235a:	e000      	b.n	801235e <xQueueGenericCreateStatic+0x8a>
 801235c:	2300      	movs	r3, #0
 801235e:	2b00      	cmp	r3, #0
 8012360:	d10b      	bne.n	801237a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8012362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012366:	f383 8811 	msr	BASEPRI, r3
 801236a:	f3bf 8f6f 	isb	sy
 801236e:	f3bf 8f4f 	dsb	sy
 8012372:	61fb      	str	r3, [r7, #28]
}
 8012374:	bf00      	nop
 8012376:	bf00      	nop
 8012378:	e7fd      	b.n	8012376 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801237a:	2350      	movs	r3, #80	@ 0x50
 801237c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801237e:	697b      	ldr	r3, [r7, #20]
 8012380:	2b50      	cmp	r3, #80	@ 0x50
 8012382:	d00b      	beq.n	801239c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8012384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012388:	f383 8811 	msr	BASEPRI, r3
 801238c:	f3bf 8f6f 	isb	sy
 8012390:	f3bf 8f4f 	dsb	sy
 8012394:	61bb      	str	r3, [r7, #24]
}
 8012396:	bf00      	nop
 8012398:	bf00      	nop
 801239a:	e7fd      	b.n	8012398 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801239c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801239e:	683b      	ldr	r3, [r7, #0]
 80123a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80123a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123a4:	2b00      	cmp	r3, #0
 80123a6:	d00d      	beq.n	80123c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80123a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123aa:	2201      	movs	r2, #1
 80123ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80123b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80123b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123b6:	9300      	str	r3, [sp, #0]
 80123b8:	4613      	mov	r3, r2
 80123ba:	687a      	ldr	r2, [r7, #4]
 80123bc:	68b9      	ldr	r1, [r7, #8]
 80123be:	68f8      	ldr	r0, [r7, #12]
 80123c0:	f000 f805 	bl	80123ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80123c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80123c6:	4618      	mov	r0, r3
 80123c8:	3730      	adds	r7, #48	@ 0x30
 80123ca:	46bd      	mov	sp, r7
 80123cc:	bd80      	pop	{r7, pc}

080123ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80123ce:	b580      	push	{r7, lr}
 80123d0:	b084      	sub	sp, #16
 80123d2:	af00      	add	r7, sp, #0
 80123d4:	60f8      	str	r0, [r7, #12]
 80123d6:	60b9      	str	r1, [r7, #8]
 80123d8:	607a      	str	r2, [r7, #4]
 80123da:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80123dc:	68bb      	ldr	r3, [r7, #8]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d103      	bne.n	80123ea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80123e2:	69bb      	ldr	r3, [r7, #24]
 80123e4:	69ba      	ldr	r2, [r7, #24]
 80123e6:	601a      	str	r2, [r3, #0]
 80123e8:	e002      	b.n	80123f0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80123ea:	69bb      	ldr	r3, [r7, #24]
 80123ec:	687a      	ldr	r2, [r7, #4]
 80123ee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80123f0:	69bb      	ldr	r3, [r7, #24]
 80123f2:	68fa      	ldr	r2, [r7, #12]
 80123f4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80123f6:	69bb      	ldr	r3, [r7, #24]
 80123f8:	68ba      	ldr	r2, [r7, #8]
 80123fa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80123fc:	2101      	movs	r1, #1
 80123fe:	69b8      	ldr	r0, [r7, #24]
 8012400:	f7ff fefe 	bl	8012200 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8012404:	69bb      	ldr	r3, [r7, #24]
 8012406:	78fa      	ldrb	r2, [r7, #3]
 8012408:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801240c:	bf00      	nop
 801240e:	3710      	adds	r7, #16
 8012410:	46bd      	mov	sp, r7
 8012412:	bd80      	pop	{r7, pc}

08012414 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012414:	b580      	push	{r7, lr}
 8012416:	b08e      	sub	sp, #56	@ 0x38
 8012418:	af00      	add	r7, sp, #0
 801241a:	60f8      	str	r0, [r7, #12]
 801241c:	60b9      	str	r1, [r7, #8]
 801241e:	607a      	str	r2, [r7, #4]
 8012420:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012422:	2300      	movs	r3, #0
 8012424:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012426:	68fb      	ldr	r3, [r7, #12]
 8012428:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801242a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801242c:	2b00      	cmp	r3, #0
 801242e:	d10b      	bne.n	8012448 <xQueueGenericSend+0x34>
	__asm volatile
 8012430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012434:	f383 8811 	msr	BASEPRI, r3
 8012438:	f3bf 8f6f 	isb	sy
 801243c:	f3bf 8f4f 	dsb	sy
 8012440:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012442:	bf00      	nop
 8012444:	bf00      	nop
 8012446:	e7fd      	b.n	8012444 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012448:	68bb      	ldr	r3, [r7, #8]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d103      	bne.n	8012456 <xQueueGenericSend+0x42>
 801244e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012452:	2b00      	cmp	r3, #0
 8012454:	d101      	bne.n	801245a <xQueueGenericSend+0x46>
 8012456:	2301      	movs	r3, #1
 8012458:	e000      	b.n	801245c <xQueueGenericSend+0x48>
 801245a:	2300      	movs	r3, #0
 801245c:	2b00      	cmp	r3, #0
 801245e:	d10b      	bne.n	8012478 <xQueueGenericSend+0x64>
	__asm volatile
 8012460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012464:	f383 8811 	msr	BASEPRI, r3
 8012468:	f3bf 8f6f 	isb	sy
 801246c:	f3bf 8f4f 	dsb	sy
 8012470:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012472:	bf00      	nop
 8012474:	bf00      	nop
 8012476:	e7fd      	b.n	8012474 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012478:	683b      	ldr	r3, [r7, #0]
 801247a:	2b02      	cmp	r3, #2
 801247c:	d103      	bne.n	8012486 <xQueueGenericSend+0x72>
 801247e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012482:	2b01      	cmp	r3, #1
 8012484:	d101      	bne.n	801248a <xQueueGenericSend+0x76>
 8012486:	2301      	movs	r3, #1
 8012488:	e000      	b.n	801248c <xQueueGenericSend+0x78>
 801248a:	2300      	movs	r3, #0
 801248c:	2b00      	cmp	r3, #0
 801248e:	d10b      	bne.n	80124a8 <xQueueGenericSend+0x94>
	__asm volatile
 8012490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012494:	f383 8811 	msr	BASEPRI, r3
 8012498:	f3bf 8f6f 	isb	sy
 801249c:	f3bf 8f4f 	dsb	sy
 80124a0:	623b      	str	r3, [r7, #32]
}
 80124a2:	bf00      	nop
 80124a4:	bf00      	nop
 80124a6:	e7fd      	b.n	80124a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80124a8:	f001 fb0c 	bl	8013ac4 <xTaskGetSchedulerState>
 80124ac:	4603      	mov	r3, r0
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d102      	bne.n	80124b8 <xQueueGenericSend+0xa4>
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d101      	bne.n	80124bc <xQueueGenericSend+0xa8>
 80124b8:	2301      	movs	r3, #1
 80124ba:	e000      	b.n	80124be <xQueueGenericSend+0xaa>
 80124bc:	2300      	movs	r3, #0
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d10b      	bne.n	80124da <xQueueGenericSend+0xc6>
	__asm volatile
 80124c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124c6:	f383 8811 	msr	BASEPRI, r3
 80124ca:	f3bf 8f6f 	isb	sy
 80124ce:	f3bf 8f4f 	dsb	sy
 80124d2:	61fb      	str	r3, [r7, #28]
}
 80124d4:	bf00      	nop
 80124d6:	bf00      	nop
 80124d8:	e7fd      	b.n	80124d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80124da:	f002 f895 	bl	8014608 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80124de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80124e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80124e6:	429a      	cmp	r2, r3
 80124e8:	d302      	bcc.n	80124f0 <xQueueGenericSend+0xdc>
 80124ea:	683b      	ldr	r3, [r7, #0]
 80124ec:	2b02      	cmp	r3, #2
 80124ee:	d129      	bne.n	8012544 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80124f0:	683a      	ldr	r2, [r7, #0]
 80124f2:	68b9      	ldr	r1, [r7, #8]
 80124f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80124f6:	f000 fa0f 	bl	8012918 <prvCopyDataToQueue>
 80124fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80124fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012500:	2b00      	cmp	r3, #0
 8012502:	d010      	beq.n	8012526 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012506:	3324      	adds	r3, #36	@ 0x24
 8012508:	4618      	mov	r0, r3
 801250a:	f001 f8b1 	bl	8013670 <xTaskRemoveFromEventList>
 801250e:	4603      	mov	r3, r0
 8012510:	2b00      	cmp	r3, #0
 8012512:	d013      	beq.n	801253c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012514:	4b3f      	ldr	r3, [pc, #252]	@ (8012614 <xQueueGenericSend+0x200>)
 8012516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801251a:	601a      	str	r2, [r3, #0]
 801251c:	f3bf 8f4f 	dsb	sy
 8012520:	f3bf 8f6f 	isb	sy
 8012524:	e00a      	b.n	801253c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012528:	2b00      	cmp	r3, #0
 801252a:	d007      	beq.n	801253c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801252c:	4b39      	ldr	r3, [pc, #228]	@ (8012614 <xQueueGenericSend+0x200>)
 801252e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012532:	601a      	str	r2, [r3, #0]
 8012534:	f3bf 8f4f 	dsb	sy
 8012538:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801253c:	f002 f896 	bl	801466c <vPortExitCritical>
				return pdPASS;
 8012540:	2301      	movs	r3, #1
 8012542:	e063      	b.n	801260c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	2b00      	cmp	r3, #0
 8012548:	d103      	bne.n	8012552 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801254a:	f002 f88f 	bl	801466c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801254e:	2300      	movs	r3, #0
 8012550:	e05c      	b.n	801260c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012554:	2b00      	cmp	r3, #0
 8012556:	d106      	bne.n	8012566 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012558:	f107 0314 	add.w	r3, r7, #20
 801255c:	4618      	mov	r0, r3
 801255e:	f001 f94f 	bl	8013800 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012562:	2301      	movs	r3, #1
 8012564:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012566:	f002 f881 	bl	801466c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801256a:	f000 fdf1 	bl	8013150 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801256e:	f002 f84b 	bl	8014608 <vPortEnterCritical>
 8012572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012574:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012578:	b25b      	sxtb	r3, r3
 801257a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801257e:	d103      	bne.n	8012588 <xQueueGenericSend+0x174>
 8012580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012582:	2200      	movs	r2, #0
 8012584:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801258a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801258e:	b25b      	sxtb	r3, r3
 8012590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012594:	d103      	bne.n	801259e <xQueueGenericSend+0x18a>
 8012596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012598:	2200      	movs	r2, #0
 801259a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801259e:	f002 f865 	bl	801466c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80125a2:	1d3a      	adds	r2, r7, #4
 80125a4:	f107 0314 	add.w	r3, r7, #20
 80125a8:	4611      	mov	r1, r2
 80125aa:	4618      	mov	r0, r3
 80125ac:	f001 f93e 	bl	801382c <xTaskCheckForTimeOut>
 80125b0:	4603      	mov	r3, r0
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d124      	bne.n	8012600 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80125b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80125b8:	f000 faa6 	bl	8012b08 <prvIsQueueFull>
 80125bc:	4603      	mov	r3, r0
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d018      	beq.n	80125f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80125c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125c4:	3310      	adds	r3, #16
 80125c6:	687a      	ldr	r2, [r7, #4]
 80125c8:	4611      	mov	r1, r2
 80125ca:	4618      	mov	r0, r3
 80125cc:	f000 ffc0 	bl	8013550 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80125d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80125d2:	f000 fa31 	bl	8012a38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80125d6:	f000 fdc9 	bl	801316c <xTaskResumeAll>
 80125da:	4603      	mov	r3, r0
 80125dc:	2b00      	cmp	r3, #0
 80125de:	f47f af7c 	bne.w	80124da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80125e2:	4b0c      	ldr	r3, [pc, #48]	@ (8012614 <xQueueGenericSend+0x200>)
 80125e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80125e8:	601a      	str	r2, [r3, #0]
 80125ea:	f3bf 8f4f 	dsb	sy
 80125ee:	f3bf 8f6f 	isb	sy
 80125f2:	e772      	b.n	80124da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80125f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80125f6:	f000 fa1f 	bl	8012a38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80125fa:	f000 fdb7 	bl	801316c <xTaskResumeAll>
 80125fe:	e76c      	b.n	80124da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012600:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012602:	f000 fa19 	bl	8012a38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012606:	f000 fdb1 	bl	801316c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801260a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801260c:	4618      	mov	r0, r3
 801260e:	3738      	adds	r7, #56	@ 0x38
 8012610:	46bd      	mov	sp, r7
 8012612:	bd80      	pop	{r7, pc}
 8012614:	e000ed04 	.word	0xe000ed04

08012618 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012618:	b580      	push	{r7, lr}
 801261a:	b090      	sub	sp, #64	@ 0x40
 801261c:	af00      	add	r7, sp, #0
 801261e:	60f8      	str	r0, [r7, #12]
 8012620:	60b9      	str	r1, [r7, #8]
 8012622:	607a      	str	r2, [r7, #4]
 8012624:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801262a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801262c:	2b00      	cmp	r3, #0
 801262e:	d10b      	bne.n	8012648 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8012630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012634:	f383 8811 	msr	BASEPRI, r3
 8012638:	f3bf 8f6f 	isb	sy
 801263c:	f3bf 8f4f 	dsb	sy
 8012640:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8012642:	bf00      	nop
 8012644:	bf00      	nop
 8012646:	e7fd      	b.n	8012644 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012648:	68bb      	ldr	r3, [r7, #8]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d103      	bne.n	8012656 <xQueueGenericSendFromISR+0x3e>
 801264e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012652:	2b00      	cmp	r3, #0
 8012654:	d101      	bne.n	801265a <xQueueGenericSendFromISR+0x42>
 8012656:	2301      	movs	r3, #1
 8012658:	e000      	b.n	801265c <xQueueGenericSendFromISR+0x44>
 801265a:	2300      	movs	r3, #0
 801265c:	2b00      	cmp	r3, #0
 801265e:	d10b      	bne.n	8012678 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8012660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012664:	f383 8811 	msr	BASEPRI, r3
 8012668:	f3bf 8f6f 	isb	sy
 801266c:	f3bf 8f4f 	dsb	sy
 8012670:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8012672:	bf00      	nop
 8012674:	bf00      	nop
 8012676:	e7fd      	b.n	8012674 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8012678:	683b      	ldr	r3, [r7, #0]
 801267a:	2b02      	cmp	r3, #2
 801267c:	d103      	bne.n	8012686 <xQueueGenericSendFromISR+0x6e>
 801267e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012682:	2b01      	cmp	r3, #1
 8012684:	d101      	bne.n	801268a <xQueueGenericSendFromISR+0x72>
 8012686:	2301      	movs	r3, #1
 8012688:	e000      	b.n	801268c <xQueueGenericSendFromISR+0x74>
 801268a:	2300      	movs	r3, #0
 801268c:	2b00      	cmp	r3, #0
 801268e:	d10b      	bne.n	80126a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8012690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012694:	f383 8811 	msr	BASEPRI, r3
 8012698:	f3bf 8f6f 	isb	sy
 801269c:	f3bf 8f4f 	dsb	sy
 80126a0:	623b      	str	r3, [r7, #32]
}
 80126a2:	bf00      	nop
 80126a4:	bf00      	nop
 80126a6:	e7fd      	b.n	80126a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80126a8:	f002 f88e 	bl	80147c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80126ac:	f3ef 8211 	mrs	r2, BASEPRI
 80126b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126b4:	f383 8811 	msr	BASEPRI, r3
 80126b8:	f3bf 8f6f 	isb	sy
 80126bc:	f3bf 8f4f 	dsb	sy
 80126c0:	61fa      	str	r2, [r7, #28]
 80126c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80126c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80126c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80126c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80126cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80126d0:	429a      	cmp	r2, r3
 80126d2:	d302      	bcc.n	80126da <xQueueGenericSendFromISR+0xc2>
 80126d4:	683b      	ldr	r3, [r7, #0]
 80126d6:	2b02      	cmp	r3, #2
 80126d8:	d12f      	bne.n	801273a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80126da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80126e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80126e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80126e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80126ea:	683a      	ldr	r2, [r7, #0]
 80126ec:	68b9      	ldr	r1, [r7, #8]
 80126ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80126f0:	f000 f912 	bl	8012918 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80126f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80126f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126fc:	d112      	bne.n	8012724 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80126fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012702:	2b00      	cmp	r3, #0
 8012704:	d016      	beq.n	8012734 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012708:	3324      	adds	r3, #36	@ 0x24
 801270a:	4618      	mov	r0, r3
 801270c:	f000 ffb0 	bl	8013670 <xTaskRemoveFromEventList>
 8012710:	4603      	mov	r3, r0
 8012712:	2b00      	cmp	r3, #0
 8012714:	d00e      	beq.n	8012734 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	2b00      	cmp	r3, #0
 801271a:	d00b      	beq.n	8012734 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	2201      	movs	r2, #1
 8012720:	601a      	str	r2, [r3, #0]
 8012722:	e007      	b.n	8012734 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012724:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8012728:	3301      	adds	r3, #1
 801272a:	b2db      	uxtb	r3, r3
 801272c:	b25a      	sxtb	r2, r3
 801272e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012730:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012734:	2301      	movs	r3, #1
 8012736:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8012738:	e001      	b.n	801273e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801273a:	2300      	movs	r3, #0
 801273c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801273e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012740:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012742:	697b      	ldr	r3, [r7, #20]
 8012744:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8012748:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801274a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801274c:	4618      	mov	r0, r3
 801274e:	3740      	adds	r7, #64	@ 0x40
 8012750:	46bd      	mov	sp, r7
 8012752:	bd80      	pop	{r7, pc}

08012754 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012754:	b580      	push	{r7, lr}
 8012756:	b08c      	sub	sp, #48	@ 0x30
 8012758:	af00      	add	r7, sp, #0
 801275a:	60f8      	str	r0, [r7, #12]
 801275c:	60b9      	str	r1, [r7, #8]
 801275e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012760:	2300      	movs	r3, #0
 8012762:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012764:	68fb      	ldr	r3, [r7, #12]
 8012766:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801276a:	2b00      	cmp	r3, #0
 801276c:	d10b      	bne.n	8012786 <xQueueReceive+0x32>
	__asm volatile
 801276e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012772:	f383 8811 	msr	BASEPRI, r3
 8012776:	f3bf 8f6f 	isb	sy
 801277a:	f3bf 8f4f 	dsb	sy
 801277e:	623b      	str	r3, [r7, #32]
}
 8012780:	bf00      	nop
 8012782:	bf00      	nop
 8012784:	e7fd      	b.n	8012782 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012786:	68bb      	ldr	r3, [r7, #8]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d103      	bne.n	8012794 <xQueueReceive+0x40>
 801278c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801278e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012790:	2b00      	cmp	r3, #0
 8012792:	d101      	bne.n	8012798 <xQueueReceive+0x44>
 8012794:	2301      	movs	r3, #1
 8012796:	e000      	b.n	801279a <xQueueReceive+0x46>
 8012798:	2300      	movs	r3, #0
 801279a:	2b00      	cmp	r3, #0
 801279c:	d10b      	bne.n	80127b6 <xQueueReceive+0x62>
	__asm volatile
 801279e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127a2:	f383 8811 	msr	BASEPRI, r3
 80127a6:	f3bf 8f6f 	isb	sy
 80127aa:	f3bf 8f4f 	dsb	sy
 80127ae:	61fb      	str	r3, [r7, #28]
}
 80127b0:	bf00      	nop
 80127b2:	bf00      	nop
 80127b4:	e7fd      	b.n	80127b2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80127b6:	f001 f985 	bl	8013ac4 <xTaskGetSchedulerState>
 80127ba:	4603      	mov	r3, r0
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d102      	bne.n	80127c6 <xQueueReceive+0x72>
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d101      	bne.n	80127ca <xQueueReceive+0x76>
 80127c6:	2301      	movs	r3, #1
 80127c8:	e000      	b.n	80127cc <xQueueReceive+0x78>
 80127ca:	2300      	movs	r3, #0
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d10b      	bne.n	80127e8 <xQueueReceive+0x94>
	__asm volatile
 80127d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127d4:	f383 8811 	msr	BASEPRI, r3
 80127d8:	f3bf 8f6f 	isb	sy
 80127dc:	f3bf 8f4f 	dsb	sy
 80127e0:	61bb      	str	r3, [r7, #24]
}
 80127e2:	bf00      	nop
 80127e4:	bf00      	nop
 80127e6:	e7fd      	b.n	80127e4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80127e8:	f001 ff0e 	bl	8014608 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80127ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127f0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80127f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	d01f      	beq.n	8012838 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80127f8:	68b9      	ldr	r1, [r7, #8]
 80127fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80127fc:	f000 f8f6 	bl	80129ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012802:	1e5a      	subs	r2, r3, #1
 8012804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012806:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801280a:	691b      	ldr	r3, [r3, #16]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d00f      	beq.n	8012830 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012812:	3310      	adds	r3, #16
 8012814:	4618      	mov	r0, r3
 8012816:	f000 ff2b 	bl	8013670 <xTaskRemoveFromEventList>
 801281a:	4603      	mov	r3, r0
 801281c:	2b00      	cmp	r3, #0
 801281e:	d007      	beq.n	8012830 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012820:	4b3c      	ldr	r3, [pc, #240]	@ (8012914 <xQueueReceive+0x1c0>)
 8012822:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012826:	601a      	str	r2, [r3, #0]
 8012828:	f3bf 8f4f 	dsb	sy
 801282c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012830:	f001 ff1c 	bl	801466c <vPortExitCritical>
				return pdPASS;
 8012834:	2301      	movs	r3, #1
 8012836:	e069      	b.n	801290c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d103      	bne.n	8012846 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801283e:	f001 ff15 	bl	801466c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012842:	2300      	movs	r3, #0
 8012844:	e062      	b.n	801290c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012848:	2b00      	cmp	r3, #0
 801284a:	d106      	bne.n	801285a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801284c:	f107 0310 	add.w	r3, r7, #16
 8012850:	4618      	mov	r0, r3
 8012852:	f000 ffd5 	bl	8013800 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012856:	2301      	movs	r3, #1
 8012858:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801285a:	f001 ff07 	bl	801466c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801285e:	f000 fc77 	bl	8013150 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012862:	f001 fed1 	bl	8014608 <vPortEnterCritical>
 8012866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012868:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801286c:	b25b      	sxtb	r3, r3
 801286e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012872:	d103      	bne.n	801287c <xQueueReceive+0x128>
 8012874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012876:	2200      	movs	r2, #0
 8012878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801287c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801287e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012882:	b25b      	sxtb	r3, r3
 8012884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012888:	d103      	bne.n	8012892 <xQueueReceive+0x13e>
 801288a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801288c:	2200      	movs	r2, #0
 801288e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012892:	f001 feeb 	bl	801466c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012896:	1d3a      	adds	r2, r7, #4
 8012898:	f107 0310 	add.w	r3, r7, #16
 801289c:	4611      	mov	r1, r2
 801289e:	4618      	mov	r0, r3
 80128a0:	f000 ffc4 	bl	801382c <xTaskCheckForTimeOut>
 80128a4:	4603      	mov	r3, r0
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d123      	bne.n	80128f2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80128aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80128ac:	f000 f916 	bl	8012adc <prvIsQueueEmpty>
 80128b0:	4603      	mov	r3, r0
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d017      	beq.n	80128e6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80128b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128b8:	3324      	adds	r3, #36	@ 0x24
 80128ba:	687a      	ldr	r2, [r7, #4]
 80128bc:	4611      	mov	r1, r2
 80128be:	4618      	mov	r0, r3
 80128c0:	f000 fe46 	bl	8013550 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80128c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80128c6:	f000 f8b7 	bl	8012a38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80128ca:	f000 fc4f 	bl	801316c <xTaskResumeAll>
 80128ce:	4603      	mov	r3, r0
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	d189      	bne.n	80127e8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80128d4:	4b0f      	ldr	r3, [pc, #60]	@ (8012914 <xQueueReceive+0x1c0>)
 80128d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80128da:	601a      	str	r2, [r3, #0]
 80128dc:	f3bf 8f4f 	dsb	sy
 80128e0:	f3bf 8f6f 	isb	sy
 80128e4:	e780      	b.n	80127e8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80128e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80128e8:	f000 f8a6 	bl	8012a38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80128ec:	f000 fc3e 	bl	801316c <xTaskResumeAll>
 80128f0:	e77a      	b.n	80127e8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80128f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80128f4:	f000 f8a0 	bl	8012a38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80128f8:	f000 fc38 	bl	801316c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80128fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80128fe:	f000 f8ed 	bl	8012adc <prvIsQueueEmpty>
 8012902:	4603      	mov	r3, r0
 8012904:	2b00      	cmp	r3, #0
 8012906:	f43f af6f 	beq.w	80127e8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801290a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801290c:	4618      	mov	r0, r3
 801290e:	3730      	adds	r7, #48	@ 0x30
 8012910:	46bd      	mov	sp, r7
 8012912:	bd80      	pop	{r7, pc}
 8012914:	e000ed04 	.word	0xe000ed04

08012918 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b086      	sub	sp, #24
 801291c:	af00      	add	r7, sp, #0
 801291e:	60f8      	str	r0, [r7, #12]
 8012920:	60b9      	str	r1, [r7, #8]
 8012922:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012924:	2300      	movs	r3, #0
 8012926:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801292c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012932:	2b00      	cmp	r3, #0
 8012934:	d10d      	bne.n	8012952 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	681b      	ldr	r3, [r3, #0]
 801293a:	2b00      	cmp	r3, #0
 801293c:	d14d      	bne.n	80129da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	689b      	ldr	r3, [r3, #8]
 8012942:	4618      	mov	r0, r3
 8012944:	f001 f8dc 	bl	8013b00 <xTaskPriorityDisinherit>
 8012948:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	2200      	movs	r2, #0
 801294e:	609a      	str	r2, [r3, #8]
 8012950:	e043      	b.n	80129da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	2b00      	cmp	r3, #0
 8012956:	d119      	bne.n	801298c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	6858      	ldr	r0, [r3, #4]
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012960:	461a      	mov	r2, r3
 8012962:	68b9      	ldr	r1, [r7, #8]
 8012964:	f002 ff99 	bl	801589a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	685a      	ldr	r2, [r3, #4]
 801296c:	68fb      	ldr	r3, [r7, #12]
 801296e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012970:	441a      	add	r2, r3
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012976:	68fb      	ldr	r3, [r7, #12]
 8012978:	685a      	ldr	r2, [r3, #4]
 801297a:	68fb      	ldr	r3, [r7, #12]
 801297c:	689b      	ldr	r3, [r3, #8]
 801297e:	429a      	cmp	r2, r3
 8012980:	d32b      	bcc.n	80129da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	681a      	ldr	r2, [r3, #0]
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	605a      	str	r2, [r3, #4]
 801298a:	e026      	b.n	80129da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801298c:	68fb      	ldr	r3, [r7, #12]
 801298e:	68d8      	ldr	r0, [r3, #12]
 8012990:	68fb      	ldr	r3, [r7, #12]
 8012992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012994:	461a      	mov	r2, r3
 8012996:	68b9      	ldr	r1, [r7, #8]
 8012998:	f002 ff7f 	bl	801589a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	68da      	ldr	r2, [r3, #12]
 80129a0:	68fb      	ldr	r3, [r7, #12]
 80129a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129a4:	425b      	negs	r3, r3
 80129a6:	441a      	add	r2, r3
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	68da      	ldr	r2, [r3, #12]
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	429a      	cmp	r2, r3
 80129b6:	d207      	bcs.n	80129c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	689a      	ldr	r2, [r3, #8]
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129c0:	425b      	negs	r3, r3
 80129c2:	441a      	add	r2, r3
 80129c4:	68fb      	ldr	r3, [r7, #12]
 80129c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	2b02      	cmp	r3, #2
 80129cc:	d105      	bne.n	80129da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80129ce:	693b      	ldr	r3, [r7, #16]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d002      	beq.n	80129da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80129d4:	693b      	ldr	r3, [r7, #16]
 80129d6:	3b01      	subs	r3, #1
 80129d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80129da:	693b      	ldr	r3, [r7, #16]
 80129dc:	1c5a      	adds	r2, r3, #1
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80129e2:	697b      	ldr	r3, [r7, #20]
}
 80129e4:	4618      	mov	r0, r3
 80129e6:	3718      	adds	r7, #24
 80129e8:	46bd      	mov	sp, r7
 80129ea:	bd80      	pop	{r7, pc}

080129ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80129ec:	b580      	push	{r7, lr}
 80129ee:	b082      	sub	sp, #8
 80129f0:	af00      	add	r7, sp, #0
 80129f2:	6078      	str	r0, [r7, #4]
 80129f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d018      	beq.n	8012a30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	68da      	ldr	r2, [r3, #12]
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012a06:	441a      	add	r2, r3
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	68da      	ldr	r2, [r3, #12]
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	689b      	ldr	r3, [r3, #8]
 8012a14:	429a      	cmp	r2, r3
 8012a16:	d303      	bcc.n	8012a20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	681a      	ldr	r2, [r3, #0]
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	68d9      	ldr	r1, [r3, #12]
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012a28:	461a      	mov	r2, r3
 8012a2a:	6838      	ldr	r0, [r7, #0]
 8012a2c:	f002 ff35 	bl	801589a <memcpy>
	}
}
 8012a30:	bf00      	nop
 8012a32:	3708      	adds	r7, #8
 8012a34:	46bd      	mov	sp, r7
 8012a36:	bd80      	pop	{r7, pc}

08012a38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8012a38:	b580      	push	{r7, lr}
 8012a3a:	b084      	sub	sp, #16
 8012a3c:	af00      	add	r7, sp, #0
 8012a3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012a40:	f001 fde2 	bl	8014608 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012a4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012a4c:	e011      	b.n	8012a72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d012      	beq.n	8012a7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	3324      	adds	r3, #36	@ 0x24
 8012a5a:	4618      	mov	r0, r3
 8012a5c:	f000 fe08 	bl	8013670 <xTaskRemoveFromEventList>
 8012a60:	4603      	mov	r3, r0
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d001      	beq.n	8012a6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012a66:	f000 ff45 	bl	80138f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012a6a:	7bfb      	ldrb	r3, [r7, #15]
 8012a6c:	3b01      	subs	r3, #1
 8012a6e:	b2db      	uxtb	r3, r3
 8012a70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	dce9      	bgt.n	8012a4e <prvUnlockQueue+0x16>
 8012a7a:	e000      	b.n	8012a7e <prvUnlockQueue+0x46>
					break;
 8012a7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	22ff      	movs	r2, #255	@ 0xff
 8012a82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8012a86:	f001 fdf1 	bl	801466c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012a8a:	f001 fdbd 	bl	8014608 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012a94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012a96:	e011      	b.n	8012abc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	691b      	ldr	r3, [r3, #16]
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d012      	beq.n	8012ac6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	3310      	adds	r3, #16
 8012aa4:	4618      	mov	r0, r3
 8012aa6:	f000 fde3 	bl	8013670 <xTaskRemoveFromEventList>
 8012aaa:	4603      	mov	r3, r0
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d001      	beq.n	8012ab4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012ab0:	f000 ff20 	bl	80138f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8012ab4:	7bbb      	ldrb	r3, [r7, #14]
 8012ab6:	3b01      	subs	r3, #1
 8012ab8:	b2db      	uxtb	r3, r3
 8012aba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012abc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	dce9      	bgt.n	8012a98 <prvUnlockQueue+0x60>
 8012ac4:	e000      	b.n	8012ac8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012ac6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012ac8:	687b      	ldr	r3, [r7, #4]
 8012aca:	22ff      	movs	r2, #255	@ 0xff
 8012acc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8012ad0:	f001 fdcc 	bl	801466c <vPortExitCritical>
}
 8012ad4:	bf00      	nop
 8012ad6:	3710      	adds	r7, #16
 8012ad8:	46bd      	mov	sp, r7
 8012ada:	bd80      	pop	{r7, pc}

08012adc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012adc:	b580      	push	{r7, lr}
 8012ade:	b084      	sub	sp, #16
 8012ae0:	af00      	add	r7, sp, #0
 8012ae2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012ae4:	f001 fd90 	bl	8014608 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d102      	bne.n	8012af6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012af0:	2301      	movs	r3, #1
 8012af2:	60fb      	str	r3, [r7, #12]
 8012af4:	e001      	b.n	8012afa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8012af6:	2300      	movs	r3, #0
 8012af8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012afa:	f001 fdb7 	bl	801466c <vPortExitCritical>

	return xReturn;
 8012afe:	68fb      	ldr	r3, [r7, #12]
}
 8012b00:	4618      	mov	r0, r3
 8012b02:	3710      	adds	r7, #16
 8012b04:	46bd      	mov	sp, r7
 8012b06:	bd80      	pop	{r7, pc}

08012b08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8012b08:	b580      	push	{r7, lr}
 8012b0a:	b084      	sub	sp, #16
 8012b0c:	af00      	add	r7, sp, #0
 8012b0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012b10:	f001 fd7a 	bl	8014608 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012b1c:	429a      	cmp	r2, r3
 8012b1e:	d102      	bne.n	8012b26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012b20:	2301      	movs	r3, #1
 8012b22:	60fb      	str	r3, [r7, #12]
 8012b24:	e001      	b.n	8012b2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8012b26:	2300      	movs	r3, #0
 8012b28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012b2a:	f001 fd9f 	bl	801466c <vPortExitCritical>

	return xReturn;
 8012b2e:	68fb      	ldr	r3, [r7, #12]
}
 8012b30:	4618      	mov	r0, r3
 8012b32:	3710      	adds	r7, #16
 8012b34:	46bd      	mov	sp, r7
 8012b36:	bd80      	pop	{r7, pc}

08012b38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8012b38:	b480      	push	{r7}
 8012b3a:	b085      	sub	sp, #20
 8012b3c:	af00      	add	r7, sp, #0
 8012b3e:	6078      	str	r0, [r7, #4]
 8012b40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012b42:	2300      	movs	r3, #0
 8012b44:	60fb      	str	r3, [r7, #12]
 8012b46:	e014      	b.n	8012b72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8012b48:	4a0f      	ldr	r2, [pc, #60]	@ (8012b88 <vQueueAddToRegistry+0x50>)
 8012b4a:	68fb      	ldr	r3, [r7, #12]
 8012b4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	d10b      	bne.n	8012b6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012b54:	490c      	ldr	r1, [pc, #48]	@ (8012b88 <vQueueAddToRegistry+0x50>)
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	683a      	ldr	r2, [r7, #0]
 8012b5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8012b88 <vQueueAddToRegistry+0x50>)
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	00db      	lsls	r3, r3, #3
 8012b64:	4413      	add	r3, r2
 8012b66:	687a      	ldr	r2, [r7, #4]
 8012b68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012b6a:	e006      	b.n	8012b7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	3301      	adds	r3, #1
 8012b70:	60fb      	str	r3, [r7, #12]
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	2b07      	cmp	r3, #7
 8012b76:	d9e7      	bls.n	8012b48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012b78:	bf00      	nop
 8012b7a:	bf00      	nop
 8012b7c:	3714      	adds	r7, #20
 8012b7e:	46bd      	mov	sp, r7
 8012b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b84:	4770      	bx	lr
 8012b86:	bf00      	nop
 8012b88:	20002ab8 	.word	0x20002ab8

08012b8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012b8c:	b580      	push	{r7, lr}
 8012b8e:	b086      	sub	sp, #24
 8012b90:	af00      	add	r7, sp, #0
 8012b92:	60f8      	str	r0, [r7, #12]
 8012b94:	60b9      	str	r1, [r7, #8]
 8012b96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012b9c:	f001 fd34 	bl	8014608 <vPortEnterCritical>
 8012ba0:	697b      	ldr	r3, [r7, #20]
 8012ba2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012ba6:	b25b      	sxtb	r3, r3
 8012ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012bac:	d103      	bne.n	8012bb6 <vQueueWaitForMessageRestricted+0x2a>
 8012bae:	697b      	ldr	r3, [r7, #20]
 8012bb0:	2200      	movs	r2, #0
 8012bb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012bb6:	697b      	ldr	r3, [r7, #20]
 8012bb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012bbc:	b25b      	sxtb	r3, r3
 8012bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012bc2:	d103      	bne.n	8012bcc <vQueueWaitForMessageRestricted+0x40>
 8012bc4:	697b      	ldr	r3, [r7, #20]
 8012bc6:	2200      	movs	r2, #0
 8012bc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012bcc:	f001 fd4e 	bl	801466c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8012bd0:	697b      	ldr	r3, [r7, #20]
 8012bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d106      	bne.n	8012be6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8012bd8:	697b      	ldr	r3, [r7, #20]
 8012bda:	3324      	adds	r3, #36	@ 0x24
 8012bdc:	687a      	ldr	r2, [r7, #4]
 8012bde:	68b9      	ldr	r1, [r7, #8]
 8012be0:	4618      	mov	r0, r3
 8012be2:	f000 fd19 	bl	8013618 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8012be6:	6978      	ldr	r0, [r7, #20]
 8012be8:	f7ff ff26 	bl	8012a38 <prvUnlockQueue>
	}
 8012bec:	bf00      	nop
 8012bee:	3718      	adds	r7, #24
 8012bf0:	46bd      	mov	sp, r7
 8012bf2:	bd80      	pop	{r7, pc}

08012bf4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8012bf4:	b580      	push	{r7, lr}
 8012bf6:	b08e      	sub	sp, #56	@ 0x38
 8012bf8:	af04      	add	r7, sp, #16
 8012bfa:	60f8      	str	r0, [r7, #12]
 8012bfc:	60b9      	str	r1, [r7, #8]
 8012bfe:	607a      	str	r2, [r7, #4]
 8012c00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d10b      	bne.n	8012c20 <xTaskCreateStatic+0x2c>
	__asm volatile
 8012c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c0c:	f383 8811 	msr	BASEPRI, r3
 8012c10:	f3bf 8f6f 	isb	sy
 8012c14:	f3bf 8f4f 	dsb	sy
 8012c18:	623b      	str	r3, [r7, #32]
}
 8012c1a:	bf00      	nop
 8012c1c:	bf00      	nop
 8012c1e:	e7fd      	b.n	8012c1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8012c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d10b      	bne.n	8012c3e <xTaskCreateStatic+0x4a>
	__asm volatile
 8012c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c2a:	f383 8811 	msr	BASEPRI, r3
 8012c2e:	f3bf 8f6f 	isb	sy
 8012c32:	f3bf 8f4f 	dsb	sy
 8012c36:	61fb      	str	r3, [r7, #28]
}
 8012c38:	bf00      	nop
 8012c3a:	bf00      	nop
 8012c3c:	e7fd      	b.n	8012c3a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012c3e:	23a8      	movs	r3, #168	@ 0xa8
 8012c40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012c42:	693b      	ldr	r3, [r7, #16]
 8012c44:	2ba8      	cmp	r3, #168	@ 0xa8
 8012c46:	d00b      	beq.n	8012c60 <xTaskCreateStatic+0x6c>
	__asm volatile
 8012c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c4c:	f383 8811 	msr	BASEPRI, r3
 8012c50:	f3bf 8f6f 	isb	sy
 8012c54:	f3bf 8f4f 	dsb	sy
 8012c58:	61bb      	str	r3, [r7, #24]
}
 8012c5a:	bf00      	nop
 8012c5c:	bf00      	nop
 8012c5e:	e7fd      	b.n	8012c5c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8012c60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d01e      	beq.n	8012ca6 <xTaskCreateStatic+0xb2>
 8012c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d01b      	beq.n	8012ca6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012c76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c7a:	2202      	movs	r2, #2
 8012c7c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012c80:	2300      	movs	r3, #0
 8012c82:	9303      	str	r3, [sp, #12]
 8012c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c86:	9302      	str	r3, [sp, #8]
 8012c88:	f107 0314 	add.w	r3, r7, #20
 8012c8c:	9301      	str	r3, [sp, #4]
 8012c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012c90:	9300      	str	r3, [sp, #0]
 8012c92:	683b      	ldr	r3, [r7, #0]
 8012c94:	687a      	ldr	r2, [r7, #4]
 8012c96:	68b9      	ldr	r1, [r7, #8]
 8012c98:	68f8      	ldr	r0, [r7, #12]
 8012c9a:	f000 f851 	bl	8012d40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012c9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012ca0:	f000 f8f6 	bl	8012e90 <prvAddNewTaskToReadyList>
 8012ca4:	e001      	b.n	8012caa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8012ca6:	2300      	movs	r3, #0
 8012ca8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012caa:	697b      	ldr	r3, [r7, #20]
	}
 8012cac:	4618      	mov	r0, r3
 8012cae:	3728      	adds	r7, #40	@ 0x28
 8012cb0:	46bd      	mov	sp, r7
 8012cb2:	bd80      	pop	{r7, pc}

08012cb4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012cb4:	b580      	push	{r7, lr}
 8012cb6:	b08c      	sub	sp, #48	@ 0x30
 8012cb8:	af04      	add	r7, sp, #16
 8012cba:	60f8      	str	r0, [r7, #12]
 8012cbc:	60b9      	str	r1, [r7, #8]
 8012cbe:	603b      	str	r3, [r7, #0]
 8012cc0:	4613      	mov	r3, r2
 8012cc2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012cc4:	88fb      	ldrh	r3, [r7, #6]
 8012cc6:	009b      	lsls	r3, r3, #2
 8012cc8:	4618      	mov	r0, r3
 8012cca:	f001 fdbf 	bl	801484c <pvPortMalloc>
 8012cce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012cd0:	697b      	ldr	r3, [r7, #20]
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d00e      	beq.n	8012cf4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012cd6:	20a8      	movs	r0, #168	@ 0xa8
 8012cd8:	f001 fdb8 	bl	801484c <pvPortMalloc>
 8012cdc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012cde:	69fb      	ldr	r3, [r7, #28]
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	d003      	beq.n	8012cec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012ce4:	69fb      	ldr	r3, [r7, #28]
 8012ce6:	697a      	ldr	r2, [r7, #20]
 8012ce8:	631a      	str	r2, [r3, #48]	@ 0x30
 8012cea:	e005      	b.n	8012cf8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012cec:	6978      	ldr	r0, [r7, #20]
 8012cee:	f001 fe7b 	bl	80149e8 <vPortFree>
 8012cf2:	e001      	b.n	8012cf8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012cf4:	2300      	movs	r3, #0
 8012cf6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8012cf8:	69fb      	ldr	r3, [r7, #28]
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d017      	beq.n	8012d2e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012cfe:	69fb      	ldr	r3, [r7, #28]
 8012d00:	2200      	movs	r2, #0
 8012d02:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012d06:	88fa      	ldrh	r2, [r7, #6]
 8012d08:	2300      	movs	r3, #0
 8012d0a:	9303      	str	r3, [sp, #12]
 8012d0c:	69fb      	ldr	r3, [r7, #28]
 8012d0e:	9302      	str	r3, [sp, #8]
 8012d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012d12:	9301      	str	r3, [sp, #4]
 8012d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d16:	9300      	str	r3, [sp, #0]
 8012d18:	683b      	ldr	r3, [r7, #0]
 8012d1a:	68b9      	ldr	r1, [r7, #8]
 8012d1c:	68f8      	ldr	r0, [r7, #12]
 8012d1e:	f000 f80f 	bl	8012d40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012d22:	69f8      	ldr	r0, [r7, #28]
 8012d24:	f000 f8b4 	bl	8012e90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012d28:	2301      	movs	r3, #1
 8012d2a:	61bb      	str	r3, [r7, #24]
 8012d2c:	e002      	b.n	8012d34 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8012d32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012d34:	69bb      	ldr	r3, [r7, #24]
	}
 8012d36:	4618      	mov	r0, r3
 8012d38:	3720      	adds	r7, #32
 8012d3a:	46bd      	mov	sp, r7
 8012d3c:	bd80      	pop	{r7, pc}
	...

08012d40 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012d40:	b580      	push	{r7, lr}
 8012d42:	b088      	sub	sp, #32
 8012d44:	af00      	add	r7, sp, #0
 8012d46:	60f8      	str	r0, [r7, #12]
 8012d48:	60b9      	str	r1, [r7, #8]
 8012d4a:	607a      	str	r2, [r7, #4]
 8012d4c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d50:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	009b      	lsls	r3, r3, #2
 8012d56:	461a      	mov	r2, r3
 8012d58:	21a5      	movs	r1, #165	@ 0xa5
 8012d5a:	f002 fcc0 	bl	80156de <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8012d68:	3b01      	subs	r3, #1
 8012d6a:	009b      	lsls	r3, r3, #2
 8012d6c:	4413      	add	r3, r2
 8012d6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012d70:	69bb      	ldr	r3, [r7, #24]
 8012d72:	f023 0307 	bic.w	r3, r3, #7
 8012d76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012d78:	69bb      	ldr	r3, [r7, #24]
 8012d7a:	f003 0307 	and.w	r3, r3, #7
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d00b      	beq.n	8012d9a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8012d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d86:	f383 8811 	msr	BASEPRI, r3
 8012d8a:	f3bf 8f6f 	isb	sy
 8012d8e:	f3bf 8f4f 	dsb	sy
 8012d92:	617b      	str	r3, [r7, #20]
}
 8012d94:	bf00      	nop
 8012d96:	bf00      	nop
 8012d98:	e7fd      	b.n	8012d96 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012d9a:	68bb      	ldr	r3, [r7, #8]
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d01f      	beq.n	8012de0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012da0:	2300      	movs	r3, #0
 8012da2:	61fb      	str	r3, [r7, #28]
 8012da4:	e012      	b.n	8012dcc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012da6:	68ba      	ldr	r2, [r7, #8]
 8012da8:	69fb      	ldr	r3, [r7, #28]
 8012daa:	4413      	add	r3, r2
 8012dac:	7819      	ldrb	r1, [r3, #0]
 8012dae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012db0:	69fb      	ldr	r3, [r7, #28]
 8012db2:	4413      	add	r3, r2
 8012db4:	3334      	adds	r3, #52	@ 0x34
 8012db6:	460a      	mov	r2, r1
 8012db8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012dba:	68ba      	ldr	r2, [r7, #8]
 8012dbc:	69fb      	ldr	r3, [r7, #28]
 8012dbe:	4413      	add	r3, r2
 8012dc0:	781b      	ldrb	r3, [r3, #0]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d006      	beq.n	8012dd4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012dc6:	69fb      	ldr	r3, [r7, #28]
 8012dc8:	3301      	adds	r3, #1
 8012dca:	61fb      	str	r3, [r7, #28]
 8012dcc:	69fb      	ldr	r3, [r7, #28]
 8012dce:	2b0f      	cmp	r3, #15
 8012dd0:	d9e9      	bls.n	8012da6 <prvInitialiseNewTask+0x66>
 8012dd2:	e000      	b.n	8012dd6 <prvInitialiseNewTask+0x96>
			{
				break;
 8012dd4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dd8:	2200      	movs	r2, #0
 8012dda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012dde:	e003      	b.n	8012de8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012de2:	2200      	movs	r2, #0
 8012de4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012dea:	2b37      	cmp	r3, #55	@ 0x37
 8012dec:	d901      	bls.n	8012df2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012dee:	2337      	movs	r3, #55	@ 0x37
 8012df0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012df4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012df6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012dfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012dfc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e00:	2200      	movs	r2, #0
 8012e02:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e06:	3304      	adds	r3, #4
 8012e08:	4618      	mov	r0, r3
 8012e0a:	f7ff f965 	bl	80120d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e10:	3318      	adds	r3, #24
 8012e12:	4618      	mov	r0, r3
 8012e14:	f7ff f960 	bl	80120d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e20:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e2c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e30:	2200      	movs	r2, #0
 8012e32:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e38:	2200      	movs	r2, #0
 8012e3a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e40:	3354      	adds	r3, #84	@ 0x54
 8012e42:	224c      	movs	r2, #76	@ 0x4c
 8012e44:	2100      	movs	r1, #0
 8012e46:	4618      	mov	r0, r3
 8012e48:	f002 fc49 	bl	80156de <memset>
 8012e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8012e84 <prvInitialiseNewTask+0x144>)
 8012e50:	659a      	str	r2, [r3, #88]	@ 0x58
 8012e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e54:	4a0c      	ldr	r2, [pc, #48]	@ (8012e88 <prvInitialiseNewTask+0x148>)
 8012e56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8012e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e5a:	4a0c      	ldr	r2, [pc, #48]	@ (8012e8c <prvInitialiseNewTask+0x14c>)
 8012e5c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012e5e:	683a      	ldr	r2, [r7, #0]
 8012e60:	68f9      	ldr	r1, [r7, #12]
 8012e62:	69b8      	ldr	r0, [r7, #24]
 8012e64:	f001 faa2 	bl	80143ac <pxPortInitialiseStack>
 8012e68:	4602      	mov	r2, r0
 8012e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e6c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e70:	2b00      	cmp	r3, #0
 8012e72:	d002      	beq.n	8012e7a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012e7a:	bf00      	nop
 8012e7c:	3720      	adds	r7, #32
 8012e7e:	46bd      	mov	sp, r7
 8012e80:	bd80      	pop	{r7, pc}
 8012e82:	bf00      	nop
 8012e84:	20006d4c 	.word	0x20006d4c
 8012e88:	20006db4 	.word	0x20006db4
 8012e8c:	20006e1c 	.word	0x20006e1c

08012e90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012e90:	b580      	push	{r7, lr}
 8012e92:	b082      	sub	sp, #8
 8012e94:	af00      	add	r7, sp, #0
 8012e96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012e98:	f001 fbb6 	bl	8014608 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012e9c:	4b2d      	ldr	r3, [pc, #180]	@ (8012f54 <prvAddNewTaskToReadyList+0xc4>)
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	3301      	adds	r3, #1
 8012ea2:	4a2c      	ldr	r2, [pc, #176]	@ (8012f54 <prvAddNewTaskToReadyList+0xc4>)
 8012ea4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012ea6:	4b2c      	ldr	r3, [pc, #176]	@ (8012f58 <prvAddNewTaskToReadyList+0xc8>)
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d109      	bne.n	8012ec2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012eae:	4a2a      	ldr	r2, [pc, #168]	@ (8012f58 <prvAddNewTaskToReadyList+0xc8>)
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012eb4:	4b27      	ldr	r3, [pc, #156]	@ (8012f54 <prvAddNewTaskToReadyList+0xc4>)
 8012eb6:	681b      	ldr	r3, [r3, #0]
 8012eb8:	2b01      	cmp	r3, #1
 8012eba:	d110      	bne.n	8012ede <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012ebc:	f000 fd3e 	bl	801393c <prvInitialiseTaskLists>
 8012ec0:	e00d      	b.n	8012ede <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012ec2:	4b26      	ldr	r3, [pc, #152]	@ (8012f5c <prvAddNewTaskToReadyList+0xcc>)
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	2b00      	cmp	r3, #0
 8012ec8:	d109      	bne.n	8012ede <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012eca:	4b23      	ldr	r3, [pc, #140]	@ (8012f58 <prvAddNewTaskToReadyList+0xc8>)
 8012ecc:	681b      	ldr	r3, [r3, #0]
 8012ece:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ed4:	429a      	cmp	r2, r3
 8012ed6:	d802      	bhi.n	8012ede <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012ed8:	4a1f      	ldr	r2, [pc, #124]	@ (8012f58 <prvAddNewTaskToReadyList+0xc8>)
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012ede:	4b20      	ldr	r3, [pc, #128]	@ (8012f60 <prvAddNewTaskToReadyList+0xd0>)
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	3301      	adds	r3, #1
 8012ee4:	4a1e      	ldr	r2, [pc, #120]	@ (8012f60 <prvAddNewTaskToReadyList+0xd0>)
 8012ee6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8012f60 <prvAddNewTaskToReadyList+0xd0>)
 8012eea:	681a      	ldr	r2, [r3, #0]
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8012f64 <prvAddNewTaskToReadyList+0xd4>)
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	429a      	cmp	r2, r3
 8012efa:	d903      	bls.n	8012f04 <prvAddNewTaskToReadyList+0x74>
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f00:	4a18      	ldr	r2, [pc, #96]	@ (8012f64 <prvAddNewTaskToReadyList+0xd4>)
 8012f02:	6013      	str	r3, [r2, #0]
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f08:	4613      	mov	r3, r2
 8012f0a:	009b      	lsls	r3, r3, #2
 8012f0c:	4413      	add	r3, r2
 8012f0e:	009b      	lsls	r3, r3, #2
 8012f10:	4a15      	ldr	r2, [pc, #84]	@ (8012f68 <prvAddNewTaskToReadyList+0xd8>)
 8012f12:	441a      	add	r2, r3
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	3304      	adds	r3, #4
 8012f18:	4619      	mov	r1, r3
 8012f1a:	4610      	mov	r0, r2
 8012f1c:	f7ff f8e9 	bl	80120f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012f20:	f001 fba4 	bl	801466c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012f24:	4b0d      	ldr	r3, [pc, #52]	@ (8012f5c <prvAddNewTaskToReadyList+0xcc>)
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d00e      	beq.n	8012f4a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8012f58 <prvAddNewTaskToReadyList+0xc8>)
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f36:	429a      	cmp	r2, r3
 8012f38:	d207      	bcs.n	8012f4a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8012f6c <prvAddNewTaskToReadyList+0xdc>)
 8012f3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f40:	601a      	str	r2, [r3, #0]
 8012f42:	f3bf 8f4f 	dsb	sy
 8012f46:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012f4a:	bf00      	nop
 8012f4c:	3708      	adds	r7, #8
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	bd80      	pop	{r7, pc}
 8012f52:	bf00      	nop
 8012f54:	20002fcc 	.word	0x20002fcc
 8012f58:	20002af8 	.word	0x20002af8
 8012f5c:	20002fd8 	.word	0x20002fd8
 8012f60:	20002fe8 	.word	0x20002fe8
 8012f64:	20002fd4 	.word	0x20002fd4
 8012f68:	20002afc 	.word	0x20002afc
 8012f6c:	e000ed04 	.word	0xe000ed04

08012f70 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8012f70:	b580      	push	{r7, lr}
 8012f72:	b08a      	sub	sp, #40	@ 0x28
 8012f74:	af00      	add	r7, sp, #0
 8012f76:	6078      	str	r0, [r7, #4]
 8012f78:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8012f7a:	2300      	movs	r3, #0
 8012f7c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d10b      	bne.n	8012f9c <vTaskDelayUntil+0x2c>
	__asm volatile
 8012f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f88:	f383 8811 	msr	BASEPRI, r3
 8012f8c:	f3bf 8f6f 	isb	sy
 8012f90:	f3bf 8f4f 	dsb	sy
 8012f94:	617b      	str	r3, [r7, #20]
}
 8012f96:	bf00      	nop
 8012f98:	bf00      	nop
 8012f9a:	e7fd      	b.n	8012f98 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8012f9c:	683b      	ldr	r3, [r7, #0]
 8012f9e:	2b00      	cmp	r3, #0
 8012fa0:	d10b      	bne.n	8012fba <vTaskDelayUntil+0x4a>
	__asm volatile
 8012fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fa6:	f383 8811 	msr	BASEPRI, r3
 8012faa:	f3bf 8f6f 	isb	sy
 8012fae:	f3bf 8f4f 	dsb	sy
 8012fb2:	613b      	str	r3, [r7, #16]
}
 8012fb4:	bf00      	nop
 8012fb6:	bf00      	nop
 8012fb8:	e7fd      	b.n	8012fb6 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8012fba:	4b2a      	ldr	r3, [pc, #168]	@ (8013064 <vTaskDelayUntil+0xf4>)
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d00b      	beq.n	8012fda <vTaskDelayUntil+0x6a>
	__asm volatile
 8012fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fc6:	f383 8811 	msr	BASEPRI, r3
 8012fca:	f3bf 8f6f 	isb	sy
 8012fce:	f3bf 8f4f 	dsb	sy
 8012fd2:	60fb      	str	r3, [r7, #12]
}
 8012fd4:	bf00      	nop
 8012fd6:	bf00      	nop
 8012fd8:	e7fd      	b.n	8012fd6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8012fda:	f000 f8b9 	bl	8013150 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8012fde:	4b22      	ldr	r3, [pc, #136]	@ (8013068 <vTaskDelayUntil+0xf8>)
 8012fe0:	681b      	ldr	r3, [r3, #0]
 8012fe2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	681b      	ldr	r3, [r3, #0]
 8012fe8:	683a      	ldr	r2, [r7, #0]
 8012fea:	4413      	add	r3, r2
 8012fec:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	681b      	ldr	r3, [r3, #0]
 8012ff2:	6a3a      	ldr	r2, [r7, #32]
 8012ff4:	429a      	cmp	r2, r3
 8012ff6:	d20b      	bcs.n	8013010 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	681b      	ldr	r3, [r3, #0]
 8012ffc:	69fa      	ldr	r2, [r7, #28]
 8012ffe:	429a      	cmp	r2, r3
 8013000:	d211      	bcs.n	8013026 <vTaskDelayUntil+0xb6>
 8013002:	69fa      	ldr	r2, [r7, #28]
 8013004:	6a3b      	ldr	r3, [r7, #32]
 8013006:	429a      	cmp	r2, r3
 8013008:	d90d      	bls.n	8013026 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801300a:	2301      	movs	r3, #1
 801300c:	627b      	str	r3, [r7, #36]	@ 0x24
 801300e:	e00a      	b.n	8013026 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	681b      	ldr	r3, [r3, #0]
 8013014:	69fa      	ldr	r2, [r7, #28]
 8013016:	429a      	cmp	r2, r3
 8013018:	d303      	bcc.n	8013022 <vTaskDelayUntil+0xb2>
 801301a:	69fa      	ldr	r2, [r7, #28]
 801301c:	6a3b      	ldr	r3, [r7, #32]
 801301e:	429a      	cmp	r2, r3
 8013020:	d901      	bls.n	8013026 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8013022:	2301      	movs	r3, #1
 8013024:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	69fa      	ldr	r2, [r7, #28]
 801302a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 801302c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801302e:	2b00      	cmp	r3, #0
 8013030:	d006      	beq.n	8013040 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8013032:	69fa      	ldr	r2, [r7, #28]
 8013034:	6a3b      	ldr	r3, [r7, #32]
 8013036:	1ad3      	subs	r3, r2, r3
 8013038:	2100      	movs	r1, #0
 801303a:	4618      	mov	r0, r3
 801303c:	f000 fde8 	bl	8013c10 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8013040:	f000 f894 	bl	801316c <xTaskResumeAll>
 8013044:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013046:	69bb      	ldr	r3, [r7, #24]
 8013048:	2b00      	cmp	r3, #0
 801304a:	d107      	bne.n	801305c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 801304c:	4b07      	ldr	r3, [pc, #28]	@ (801306c <vTaskDelayUntil+0xfc>)
 801304e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013052:	601a      	str	r2, [r3, #0]
 8013054:	f3bf 8f4f 	dsb	sy
 8013058:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801305c:	bf00      	nop
 801305e:	3728      	adds	r7, #40	@ 0x28
 8013060:	46bd      	mov	sp, r7
 8013062:	bd80      	pop	{r7, pc}
 8013064:	20002ff4 	.word	0x20002ff4
 8013068:	20002fd0 	.word	0x20002fd0
 801306c:	e000ed04 	.word	0xe000ed04

08013070 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013070:	b580      	push	{r7, lr}
 8013072:	b08a      	sub	sp, #40	@ 0x28
 8013074:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013076:	2300      	movs	r3, #0
 8013078:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801307a:	2300      	movs	r3, #0
 801307c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801307e:	463a      	mov	r2, r7
 8013080:	1d39      	adds	r1, r7, #4
 8013082:	f107 0308 	add.w	r3, r7, #8
 8013086:	4618      	mov	r0, r3
 8013088:	f7fe fddc 	bl	8011c44 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801308c:	6839      	ldr	r1, [r7, #0]
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	68ba      	ldr	r2, [r7, #8]
 8013092:	9202      	str	r2, [sp, #8]
 8013094:	9301      	str	r3, [sp, #4]
 8013096:	2300      	movs	r3, #0
 8013098:	9300      	str	r3, [sp, #0]
 801309a:	2300      	movs	r3, #0
 801309c:	460a      	mov	r2, r1
 801309e:	4924      	ldr	r1, [pc, #144]	@ (8013130 <vTaskStartScheduler+0xc0>)
 80130a0:	4824      	ldr	r0, [pc, #144]	@ (8013134 <vTaskStartScheduler+0xc4>)
 80130a2:	f7ff fda7 	bl	8012bf4 <xTaskCreateStatic>
 80130a6:	4603      	mov	r3, r0
 80130a8:	4a23      	ldr	r2, [pc, #140]	@ (8013138 <vTaskStartScheduler+0xc8>)
 80130aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80130ac:	4b22      	ldr	r3, [pc, #136]	@ (8013138 <vTaskStartScheduler+0xc8>)
 80130ae:	681b      	ldr	r3, [r3, #0]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d002      	beq.n	80130ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80130b4:	2301      	movs	r3, #1
 80130b6:	617b      	str	r3, [r7, #20]
 80130b8:	e001      	b.n	80130be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80130ba:	2300      	movs	r3, #0
 80130bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80130be:	697b      	ldr	r3, [r7, #20]
 80130c0:	2b01      	cmp	r3, #1
 80130c2:	d102      	bne.n	80130ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80130c4:	f000 fdf8 	bl	8013cb8 <xTimerCreateTimerTask>
 80130c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80130ca:	697b      	ldr	r3, [r7, #20]
 80130cc:	2b01      	cmp	r3, #1
 80130ce:	d11b      	bne.n	8013108 <vTaskStartScheduler+0x98>
	__asm volatile
 80130d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130d4:	f383 8811 	msr	BASEPRI, r3
 80130d8:	f3bf 8f6f 	isb	sy
 80130dc:	f3bf 8f4f 	dsb	sy
 80130e0:	613b      	str	r3, [r7, #16]
}
 80130e2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80130e4:	4b15      	ldr	r3, [pc, #84]	@ (801313c <vTaskStartScheduler+0xcc>)
 80130e6:	681b      	ldr	r3, [r3, #0]
 80130e8:	3354      	adds	r3, #84	@ 0x54
 80130ea:	4a15      	ldr	r2, [pc, #84]	@ (8013140 <vTaskStartScheduler+0xd0>)
 80130ec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80130ee:	4b15      	ldr	r3, [pc, #84]	@ (8013144 <vTaskStartScheduler+0xd4>)
 80130f0:	f04f 32ff 	mov.w	r2, #4294967295
 80130f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80130f6:	4b14      	ldr	r3, [pc, #80]	@ (8013148 <vTaskStartScheduler+0xd8>)
 80130f8:	2201      	movs	r2, #1
 80130fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80130fc:	4b13      	ldr	r3, [pc, #76]	@ (801314c <vTaskStartScheduler+0xdc>)
 80130fe:	2200      	movs	r2, #0
 8013100:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8013102:	f001 f9dd 	bl	80144c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8013106:	e00f      	b.n	8013128 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8013108:	697b      	ldr	r3, [r7, #20]
 801310a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801310e:	d10b      	bne.n	8013128 <vTaskStartScheduler+0xb8>
	__asm volatile
 8013110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013114:	f383 8811 	msr	BASEPRI, r3
 8013118:	f3bf 8f6f 	isb	sy
 801311c:	f3bf 8f4f 	dsb	sy
 8013120:	60fb      	str	r3, [r7, #12]
}
 8013122:	bf00      	nop
 8013124:	bf00      	nop
 8013126:	e7fd      	b.n	8013124 <vTaskStartScheduler+0xb4>
}
 8013128:	bf00      	nop
 801312a:	3718      	adds	r7, #24
 801312c:	46bd      	mov	sp, r7
 801312e:	bd80      	pop	{r7, pc}
 8013130:	0801777c 	.word	0x0801777c
 8013134:	0801390d 	.word	0x0801390d
 8013138:	20002ff0 	.word	0x20002ff0
 801313c:	20002af8 	.word	0x20002af8
 8013140:	2000006c 	.word	0x2000006c
 8013144:	20002fec 	.word	0x20002fec
 8013148:	20002fd8 	.word	0x20002fd8
 801314c:	20002fd0 	.word	0x20002fd0

08013150 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8013150:	b480      	push	{r7}
 8013152:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8013154:	4b04      	ldr	r3, [pc, #16]	@ (8013168 <vTaskSuspendAll+0x18>)
 8013156:	681b      	ldr	r3, [r3, #0]
 8013158:	3301      	adds	r3, #1
 801315a:	4a03      	ldr	r2, [pc, #12]	@ (8013168 <vTaskSuspendAll+0x18>)
 801315c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801315e:	bf00      	nop
 8013160:	46bd      	mov	sp, r7
 8013162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013166:	4770      	bx	lr
 8013168:	20002ff4 	.word	0x20002ff4

0801316c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801316c:	b580      	push	{r7, lr}
 801316e:	b084      	sub	sp, #16
 8013170:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8013172:	2300      	movs	r3, #0
 8013174:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013176:	2300      	movs	r3, #0
 8013178:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801317a:	4b42      	ldr	r3, [pc, #264]	@ (8013284 <xTaskResumeAll+0x118>)
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	2b00      	cmp	r3, #0
 8013180:	d10b      	bne.n	801319a <xTaskResumeAll+0x2e>
	__asm volatile
 8013182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013186:	f383 8811 	msr	BASEPRI, r3
 801318a:	f3bf 8f6f 	isb	sy
 801318e:	f3bf 8f4f 	dsb	sy
 8013192:	603b      	str	r3, [r7, #0]
}
 8013194:	bf00      	nop
 8013196:	bf00      	nop
 8013198:	e7fd      	b.n	8013196 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801319a:	f001 fa35 	bl	8014608 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801319e:	4b39      	ldr	r3, [pc, #228]	@ (8013284 <xTaskResumeAll+0x118>)
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	3b01      	subs	r3, #1
 80131a4:	4a37      	ldr	r2, [pc, #220]	@ (8013284 <xTaskResumeAll+0x118>)
 80131a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80131a8:	4b36      	ldr	r3, [pc, #216]	@ (8013284 <xTaskResumeAll+0x118>)
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	2b00      	cmp	r3, #0
 80131ae:	d162      	bne.n	8013276 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80131b0:	4b35      	ldr	r3, [pc, #212]	@ (8013288 <xTaskResumeAll+0x11c>)
 80131b2:	681b      	ldr	r3, [r3, #0]
 80131b4:	2b00      	cmp	r3, #0
 80131b6:	d05e      	beq.n	8013276 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80131b8:	e02f      	b.n	801321a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80131ba:	4b34      	ldr	r3, [pc, #208]	@ (801328c <xTaskResumeAll+0x120>)
 80131bc:	68db      	ldr	r3, [r3, #12]
 80131be:	68db      	ldr	r3, [r3, #12]
 80131c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80131c2:	68fb      	ldr	r3, [r7, #12]
 80131c4:	3318      	adds	r3, #24
 80131c6:	4618      	mov	r0, r3
 80131c8:	f7fe fff0 	bl	80121ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	3304      	adds	r3, #4
 80131d0:	4618      	mov	r0, r3
 80131d2:	f7fe ffeb 	bl	80121ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131da:	4b2d      	ldr	r3, [pc, #180]	@ (8013290 <xTaskResumeAll+0x124>)
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	429a      	cmp	r2, r3
 80131e0:	d903      	bls.n	80131ea <xTaskResumeAll+0x7e>
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131e6:	4a2a      	ldr	r2, [pc, #168]	@ (8013290 <xTaskResumeAll+0x124>)
 80131e8:	6013      	str	r3, [r2, #0]
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131ee:	4613      	mov	r3, r2
 80131f0:	009b      	lsls	r3, r3, #2
 80131f2:	4413      	add	r3, r2
 80131f4:	009b      	lsls	r3, r3, #2
 80131f6:	4a27      	ldr	r2, [pc, #156]	@ (8013294 <xTaskResumeAll+0x128>)
 80131f8:	441a      	add	r2, r3
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	3304      	adds	r3, #4
 80131fe:	4619      	mov	r1, r3
 8013200:	4610      	mov	r0, r2
 8013202:	f7fe ff76 	bl	80120f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801320a:	4b23      	ldr	r3, [pc, #140]	@ (8013298 <xTaskResumeAll+0x12c>)
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013210:	429a      	cmp	r2, r3
 8013212:	d302      	bcc.n	801321a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8013214:	4b21      	ldr	r3, [pc, #132]	@ (801329c <xTaskResumeAll+0x130>)
 8013216:	2201      	movs	r2, #1
 8013218:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801321a:	4b1c      	ldr	r3, [pc, #112]	@ (801328c <xTaskResumeAll+0x120>)
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	2b00      	cmp	r3, #0
 8013220:	d1cb      	bne.n	80131ba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d001      	beq.n	801322c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013228:	f000 fc2c 	bl	8013a84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801322c:	4b1c      	ldr	r3, [pc, #112]	@ (80132a0 <xTaskResumeAll+0x134>)
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	2b00      	cmp	r3, #0
 8013236:	d010      	beq.n	801325a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013238:	f000 f846 	bl	80132c8 <xTaskIncrementTick>
 801323c:	4603      	mov	r3, r0
 801323e:	2b00      	cmp	r3, #0
 8013240:	d002      	beq.n	8013248 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8013242:	4b16      	ldr	r3, [pc, #88]	@ (801329c <xTaskResumeAll+0x130>)
 8013244:	2201      	movs	r2, #1
 8013246:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	3b01      	subs	r3, #1
 801324c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	2b00      	cmp	r3, #0
 8013252:	d1f1      	bne.n	8013238 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8013254:	4b12      	ldr	r3, [pc, #72]	@ (80132a0 <xTaskResumeAll+0x134>)
 8013256:	2200      	movs	r2, #0
 8013258:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801325a:	4b10      	ldr	r3, [pc, #64]	@ (801329c <xTaskResumeAll+0x130>)
 801325c:	681b      	ldr	r3, [r3, #0]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d009      	beq.n	8013276 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013262:	2301      	movs	r3, #1
 8013264:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013266:	4b0f      	ldr	r3, [pc, #60]	@ (80132a4 <xTaskResumeAll+0x138>)
 8013268:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801326c:	601a      	str	r2, [r3, #0]
 801326e:	f3bf 8f4f 	dsb	sy
 8013272:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013276:	f001 f9f9 	bl	801466c <vPortExitCritical>

	return xAlreadyYielded;
 801327a:	68bb      	ldr	r3, [r7, #8]
}
 801327c:	4618      	mov	r0, r3
 801327e:	3710      	adds	r7, #16
 8013280:	46bd      	mov	sp, r7
 8013282:	bd80      	pop	{r7, pc}
 8013284:	20002ff4 	.word	0x20002ff4
 8013288:	20002fcc 	.word	0x20002fcc
 801328c:	20002f8c 	.word	0x20002f8c
 8013290:	20002fd4 	.word	0x20002fd4
 8013294:	20002afc 	.word	0x20002afc
 8013298:	20002af8 	.word	0x20002af8
 801329c:	20002fe0 	.word	0x20002fe0
 80132a0:	20002fdc 	.word	0x20002fdc
 80132a4:	e000ed04 	.word	0xe000ed04

080132a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80132a8:	b480      	push	{r7}
 80132aa:	b083      	sub	sp, #12
 80132ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80132ae:	4b05      	ldr	r3, [pc, #20]	@ (80132c4 <xTaskGetTickCount+0x1c>)
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80132b4:	687b      	ldr	r3, [r7, #4]
}
 80132b6:	4618      	mov	r0, r3
 80132b8:	370c      	adds	r7, #12
 80132ba:	46bd      	mov	sp, r7
 80132bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c0:	4770      	bx	lr
 80132c2:	bf00      	nop
 80132c4:	20002fd0 	.word	0x20002fd0

080132c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80132c8:	b580      	push	{r7, lr}
 80132ca:	b086      	sub	sp, #24
 80132cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80132ce:	2300      	movs	r3, #0
 80132d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80132d2:	4b4f      	ldr	r3, [pc, #316]	@ (8013410 <xTaskIncrementTick+0x148>)
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	f040 8090 	bne.w	80133fc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80132dc:	4b4d      	ldr	r3, [pc, #308]	@ (8013414 <xTaskIncrementTick+0x14c>)
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	3301      	adds	r3, #1
 80132e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80132e4:	4a4b      	ldr	r2, [pc, #300]	@ (8013414 <xTaskIncrementTick+0x14c>)
 80132e6:	693b      	ldr	r3, [r7, #16]
 80132e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80132ea:	693b      	ldr	r3, [r7, #16]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d121      	bne.n	8013334 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80132f0:	4b49      	ldr	r3, [pc, #292]	@ (8013418 <xTaskIncrementTick+0x150>)
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d00b      	beq.n	8013312 <xTaskIncrementTick+0x4a>
	__asm volatile
 80132fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132fe:	f383 8811 	msr	BASEPRI, r3
 8013302:	f3bf 8f6f 	isb	sy
 8013306:	f3bf 8f4f 	dsb	sy
 801330a:	603b      	str	r3, [r7, #0]
}
 801330c:	bf00      	nop
 801330e:	bf00      	nop
 8013310:	e7fd      	b.n	801330e <xTaskIncrementTick+0x46>
 8013312:	4b41      	ldr	r3, [pc, #260]	@ (8013418 <xTaskIncrementTick+0x150>)
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	60fb      	str	r3, [r7, #12]
 8013318:	4b40      	ldr	r3, [pc, #256]	@ (801341c <xTaskIncrementTick+0x154>)
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	4a3e      	ldr	r2, [pc, #248]	@ (8013418 <xTaskIncrementTick+0x150>)
 801331e:	6013      	str	r3, [r2, #0]
 8013320:	4a3e      	ldr	r2, [pc, #248]	@ (801341c <xTaskIncrementTick+0x154>)
 8013322:	68fb      	ldr	r3, [r7, #12]
 8013324:	6013      	str	r3, [r2, #0]
 8013326:	4b3e      	ldr	r3, [pc, #248]	@ (8013420 <xTaskIncrementTick+0x158>)
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	3301      	adds	r3, #1
 801332c:	4a3c      	ldr	r2, [pc, #240]	@ (8013420 <xTaskIncrementTick+0x158>)
 801332e:	6013      	str	r3, [r2, #0]
 8013330:	f000 fba8 	bl	8013a84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013334:	4b3b      	ldr	r3, [pc, #236]	@ (8013424 <xTaskIncrementTick+0x15c>)
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	693a      	ldr	r2, [r7, #16]
 801333a:	429a      	cmp	r2, r3
 801333c:	d349      	bcc.n	80133d2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801333e:	4b36      	ldr	r3, [pc, #216]	@ (8013418 <xTaskIncrementTick+0x150>)
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	681b      	ldr	r3, [r3, #0]
 8013344:	2b00      	cmp	r3, #0
 8013346:	d104      	bne.n	8013352 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013348:	4b36      	ldr	r3, [pc, #216]	@ (8013424 <xTaskIncrementTick+0x15c>)
 801334a:	f04f 32ff 	mov.w	r2, #4294967295
 801334e:	601a      	str	r2, [r3, #0]
					break;
 8013350:	e03f      	b.n	80133d2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013352:	4b31      	ldr	r3, [pc, #196]	@ (8013418 <xTaskIncrementTick+0x150>)
 8013354:	681b      	ldr	r3, [r3, #0]
 8013356:	68db      	ldr	r3, [r3, #12]
 8013358:	68db      	ldr	r3, [r3, #12]
 801335a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801335c:	68bb      	ldr	r3, [r7, #8]
 801335e:	685b      	ldr	r3, [r3, #4]
 8013360:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013362:	693a      	ldr	r2, [r7, #16]
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	429a      	cmp	r2, r3
 8013368:	d203      	bcs.n	8013372 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801336a:	4a2e      	ldr	r2, [pc, #184]	@ (8013424 <xTaskIncrementTick+0x15c>)
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013370:	e02f      	b.n	80133d2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013372:	68bb      	ldr	r3, [r7, #8]
 8013374:	3304      	adds	r3, #4
 8013376:	4618      	mov	r0, r3
 8013378:	f7fe ff18 	bl	80121ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801337c:	68bb      	ldr	r3, [r7, #8]
 801337e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013380:	2b00      	cmp	r3, #0
 8013382:	d004      	beq.n	801338e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013384:	68bb      	ldr	r3, [r7, #8]
 8013386:	3318      	adds	r3, #24
 8013388:	4618      	mov	r0, r3
 801338a:	f7fe ff0f 	bl	80121ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801338e:	68bb      	ldr	r3, [r7, #8]
 8013390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013392:	4b25      	ldr	r3, [pc, #148]	@ (8013428 <xTaskIncrementTick+0x160>)
 8013394:	681b      	ldr	r3, [r3, #0]
 8013396:	429a      	cmp	r2, r3
 8013398:	d903      	bls.n	80133a2 <xTaskIncrementTick+0xda>
 801339a:	68bb      	ldr	r3, [r7, #8]
 801339c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801339e:	4a22      	ldr	r2, [pc, #136]	@ (8013428 <xTaskIncrementTick+0x160>)
 80133a0:	6013      	str	r3, [r2, #0]
 80133a2:	68bb      	ldr	r3, [r7, #8]
 80133a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133a6:	4613      	mov	r3, r2
 80133a8:	009b      	lsls	r3, r3, #2
 80133aa:	4413      	add	r3, r2
 80133ac:	009b      	lsls	r3, r3, #2
 80133ae:	4a1f      	ldr	r2, [pc, #124]	@ (801342c <xTaskIncrementTick+0x164>)
 80133b0:	441a      	add	r2, r3
 80133b2:	68bb      	ldr	r3, [r7, #8]
 80133b4:	3304      	adds	r3, #4
 80133b6:	4619      	mov	r1, r3
 80133b8:	4610      	mov	r0, r2
 80133ba:	f7fe fe9a 	bl	80120f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80133be:	68bb      	ldr	r3, [r7, #8]
 80133c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133c2:	4b1b      	ldr	r3, [pc, #108]	@ (8013430 <xTaskIncrementTick+0x168>)
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133c8:	429a      	cmp	r2, r3
 80133ca:	d3b8      	bcc.n	801333e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80133cc:	2301      	movs	r3, #1
 80133ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80133d0:	e7b5      	b.n	801333e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80133d2:	4b17      	ldr	r3, [pc, #92]	@ (8013430 <xTaskIncrementTick+0x168>)
 80133d4:	681b      	ldr	r3, [r3, #0]
 80133d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133d8:	4914      	ldr	r1, [pc, #80]	@ (801342c <xTaskIncrementTick+0x164>)
 80133da:	4613      	mov	r3, r2
 80133dc:	009b      	lsls	r3, r3, #2
 80133de:	4413      	add	r3, r2
 80133e0:	009b      	lsls	r3, r3, #2
 80133e2:	440b      	add	r3, r1
 80133e4:	681b      	ldr	r3, [r3, #0]
 80133e6:	2b01      	cmp	r3, #1
 80133e8:	d901      	bls.n	80133ee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80133ea:	2301      	movs	r3, #1
 80133ec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80133ee:	4b11      	ldr	r3, [pc, #68]	@ (8013434 <xTaskIncrementTick+0x16c>)
 80133f0:	681b      	ldr	r3, [r3, #0]
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d007      	beq.n	8013406 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80133f6:	2301      	movs	r3, #1
 80133f8:	617b      	str	r3, [r7, #20]
 80133fa:	e004      	b.n	8013406 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80133fc:	4b0e      	ldr	r3, [pc, #56]	@ (8013438 <xTaskIncrementTick+0x170>)
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	3301      	adds	r3, #1
 8013402:	4a0d      	ldr	r2, [pc, #52]	@ (8013438 <xTaskIncrementTick+0x170>)
 8013404:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8013406:	697b      	ldr	r3, [r7, #20]
}
 8013408:	4618      	mov	r0, r3
 801340a:	3718      	adds	r7, #24
 801340c:	46bd      	mov	sp, r7
 801340e:	bd80      	pop	{r7, pc}
 8013410:	20002ff4 	.word	0x20002ff4
 8013414:	20002fd0 	.word	0x20002fd0
 8013418:	20002f84 	.word	0x20002f84
 801341c:	20002f88 	.word	0x20002f88
 8013420:	20002fe4 	.word	0x20002fe4
 8013424:	20002fec 	.word	0x20002fec
 8013428:	20002fd4 	.word	0x20002fd4
 801342c:	20002afc 	.word	0x20002afc
 8013430:	20002af8 	.word	0x20002af8
 8013434:	20002fe0 	.word	0x20002fe0
 8013438:	20002fdc 	.word	0x20002fdc

0801343c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801343c:	b580      	push	{r7, lr}
 801343e:	b086      	sub	sp, #24
 8013440:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013442:	4b3d      	ldr	r3, [pc, #244]	@ (8013538 <vTaskSwitchContext+0xfc>)
 8013444:	681b      	ldr	r3, [r3, #0]
 8013446:	2b00      	cmp	r3, #0
 8013448:	d003      	beq.n	8013452 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801344a:	4b3c      	ldr	r3, [pc, #240]	@ (801353c <vTaskSwitchContext+0x100>)
 801344c:	2201      	movs	r2, #1
 801344e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013450:	e06e      	b.n	8013530 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8013452:	4b3a      	ldr	r3, [pc, #232]	@ (801353c <vTaskSwitchContext+0x100>)
 8013454:	2200      	movs	r2, #0
 8013456:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8013458:	4b39      	ldr	r3, [pc, #228]	@ (8013540 <vTaskSwitchContext+0x104>)
 801345a:	681b      	ldr	r3, [r3, #0]
 801345c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801345e:	613b      	str	r3, [r7, #16]
 8013460:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8013464:	60fb      	str	r3, [r7, #12]
 8013466:	693b      	ldr	r3, [r7, #16]
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	68fa      	ldr	r2, [r7, #12]
 801346c:	429a      	cmp	r2, r3
 801346e:	d111      	bne.n	8013494 <vTaskSwitchContext+0x58>
 8013470:	693b      	ldr	r3, [r7, #16]
 8013472:	3304      	adds	r3, #4
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	68fa      	ldr	r2, [r7, #12]
 8013478:	429a      	cmp	r2, r3
 801347a:	d10b      	bne.n	8013494 <vTaskSwitchContext+0x58>
 801347c:	693b      	ldr	r3, [r7, #16]
 801347e:	3308      	adds	r3, #8
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	68fa      	ldr	r2, [r7, #12]
 8013484:	429a      	cmp	r2, r3
 8013486:	d105      	bne.n	8013494 <vTaskSwitchContext+0x58>
 8013488:	693b      	ldr	r3, [r7, #16]
 801348a:	330c      	adds	r3, #12
 801348c:	681b      	ldr	r3, [r3, #0]
 801348e:	68fa      	ldr	r2, [r7, #12]
 8013490:	429a      	cmp	r2, r3
 8013492:	d008      	beq.n	80134a6 <vTaskSwitchContext+0x6a>
 8013494:	4b2a      	ldr	r3, [pc, #168]	@ (8013540 <vTaskSwitchContext+0x104>)
 8013496:	681a      	ldr	r2, [r3, #0]
 8013498:	4b29      	ldr	r3, [pc, #164]	@ (8013540 <vTaskSwitchContext+0x104>)
 801349a:	681b      	ldr	r3, [r3, #0]
 801349c:	3334      	adds	r3, #52	@ 0x34
 801349e:	4619      	mov	r1, r3
 80134a0:	4610      	mov	r0, r2
 80134a2:	f7f4 fe38 	bl	8008116 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80134a6:	4b27      	ldr	r3, [pc, #156]	@ (8013544 <vTaskSwitchContext+0x108>)
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	617b      	str	r3, [r7, #20]
 80134ac:	e011      	b.n	80134d2 <vTaskSwitchContext+0x96>
 80134ae:	697b      	ldr	r3, [r7, #20]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d10b      	bne.n	80134cc <vTaskSwitchContext+0x90>
	__asm volatile
 80134b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134b8:	f383 8811 	msr	BASEPRI, r3
 80134bc:	f3bf 8f6f 	isb	sy
 80134c0:	f3bf 8f4f 	dsb	sy
 80134c4:	607b      	str	r3, [r7, #4]
}
 80134c6:	bf00      	nop
 80134c8:	bf00      	nop
 80134ca:	e7fd      	b.n	80134c8 <vTaskSwitchContext+0x8c>
 80134cc:	697b      	ldr	r3, [r7, #20]
 80134ce:	3b01      	subs	r3, #1
 80134d0:	617b      	str	r3, [r7, #20]
 80134d2:	491d      	ldr	r1, [pc, #116]	@ (8013548 <vTaskSwitchContext+0x10c>)
 80134d4:	697a      	ldr	r2, [r7, #20]
 80134d6:	4613      	mov	r3, r2
 80134d8:	009b      	lsls	r3, r3, #2
 80134da:	4413      	add	r3, r2
 80134dc:	009b      	lsls	r3, r3, #2
 80134de:	440b      	add	r3, r1
 80134e0:	681b      	ldr	r3, [r3, #0]
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d0e3      	beq.n	80134ae <vTaskSwitchContext+0x72>
 80134e6:	697a      	ldr	r2, [r7, #20]
 80134e8:	4613      	mov	r3, r2
 80134ea:	009b      	lsls	r3, r3, #2
 80134ec:	4413      	add	r3, r2
 80134ee:	009b      	lsls	r3, r3, #2
 80134f0:	4a15      	ldr	r2, [pc, #84]	@ (8013548 <vTaskSwitchContext+0x10c>)
 80134f2:	4413      	add	r3, r2
 80134f4:	60bb      	str	r3, [r7, #8]
 80134f6:	68bb      	ldr	r3, [r7, #8]
 80134f8:	685b      	ldr	r3, [r3, #4]
 80134fa:	685a      	ldr	r2, [r3, #4]
 80134fc:	68bb      	ldr	r3, [r7, #8]
 80134fe:	605a      	str	r2, [r3, #4]
 8013500:	68bb      	ldr	r3, [r7, #8]
 8013502:	685a      	ldr	r2, [r3, #4]
 8013504:	68bb      	ldr	r3, [r7, #8]
 8013506:	3308      	adds	r3, #8
 8013508:	429a      	cmp	r2, r3
 801350a:	d104      	bne.n	8013516 <vTaskSwitchContext+0xda>
 801350c:	68bb      	ldr	r3, [r7, #8]
 801350e:	685b      	ldr	r3, [r3, #4]
 8013510:	685a      	ldr	r2, [r3, #4]
 8013512:	68bb      	ldr	r3, [r7, #8]
 8013514:	605a      	str	r2, [r3, #4]
 8013516:	68bb      	ldr	r3, [r7, #8]
 8013518:	685b      	ldr	r3, [r3, #4]
 801351a:	68db      	ldr	r3, [r3, #12]
 801351c:	4a08      	ldr	r2, [pc, #32]	@ (8013540 <vTaskSwitchContext+0x104>)
 801351e:	6013      	str	r3, [r2, #0]
 8013520:	4a08      	ldr	r2, [pc, #32]	@ (8013544 <vTaskSwitchContext+0x108>)
 8013522:	697b      	ldr	r3, [r7, #20]
 8013524:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013526:	4b06      	ldr	r3, [pc, #24]	@ (8013540 <vTaskSwitchContext+0x104>)
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	3354      	adds	r3, #84	@ 0x54
 801352c:	4a07      	ldr	r2, [pc, #28]	@ (801354c <vTaskSwitchContext+0x110>)
 801352e:	6013      	str	r3, [r2, #0]
}
 8013530:	bf00      	nop
 8013532:	3718      	adds	r7, #24
 8013534:	46bd      	mov	sp, r7
 8013536:	bd80      	pop	{r7, pc}
 8013538:	20002ff4 	.word	0x20002ff4
 801353c:	20002fe0 	.word	0x20002fe0
 8013540:	20002af8 	.word	0x20002af8
 8013544:	20002fd4 	.word	0x20002fd4
 8013548:	20002afc 	.word	0x20002afc
 801354c:	2000006c 	.word	0x2000006c

08013550 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013550:	b580      	push	{r7, lr}
 8013552:	b084      	sub	sp, #16
 8013554:	af00      	add	r7, sp, #0
 8013556:	6078      	str	r0, [r7, #4]
 8013558:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d10b      	bne.n	8013578 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8013560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013564:	f383 8811 	msr	BASEPRI, r3
 8013568:	f3bf 8f6f 	isb	sy
 801356c:	f3bf 8f4f 	dsb	sy
 8013570:	60fb      	str	r3, [r7, #12]
}
 8013572:	bf00      	nop
 8013574:	bf00      	nop
 8013576:	e7fd      	b.n	8013574 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013578:	4b07      	ldr	r3, [pc, #28]	@ (8013598 <vTaskPlaceOnEventList+0x48>)
 801357a:	681b      	ldr	r3, [r3, #0]
 801357c:	3318      	adds	r3, #24
 801357e:	4619      	mov	r1, r3
 8013580:	6878      	ldr	r0, [r7, #4]
 8013582:	f7fe fdda 	bl	801213a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013586:	2101      	movs	r1, #1
 8013588:	6838      	ldr	r0, [r7, #0]
 801358a:	f000 fb41 	bl	8013c10 <prvAddCurrentTaskToDelayedList>
}
 801358e:	bf00      	nop
 8013590:	3710      	adds	r7, #16
 8013592:	46bd      	mov	sp, r7
 8013594:	bd80      	pop	{r7, pc}
 8013596:	bf00      	nop
 8013598:	20002af8 	.word	0x20002af8

0801359c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 801359c:	b580      	push	{r7, lr}
 801359e:	b086      	sub	sp, #24
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	60f8      	str	r0, [r7, #12]
 80135a4:	60b9      	str	r1, [r7, #8]
 80135a6:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d10b      	bne.n	80135c6 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 80135ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135b2:	f383 8811 	msr	BASEPRI, r3
 80135b6:	f3bf 8f6f 	isb	sy
 80135ba:	f3bf 8f4f 	dsb	sy
 80135be:	617b      	str	r3, [r7, #20]
}
 80135c0:	bf00      	nop
 80135c2:	bf00      	nop
 80135c4:	e7fd      	b.n	80135c2 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80135c6:	4b12      	ldr	r3, [pc, #72]	@ (8013610 <vTaskPlaceOnUnorderedEventList+0x74>)
 80135c8:	681b      	ldr	r3, [r3, #0]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	d10b      	bne.n	80135e6 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 80135ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135d2:	f383 8811 	msr	BASEPRI, r3
 80135d6:	f3bf 8f6f 	isb	sy
 80135da:	f3bf 8f4f 	dsb	sy
 80135de:	613b      	str	r3, [r7, #16]
}
 80135e0:	bf00      	nop
 80135e2:	bf00      	nop
 80135e4:	e7fd      	b.n	80135e2 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80135e6:	4b0b      	ldr	r3, [pc, #44]	@ (8013614 <vTaskPlaceOnUnorderedEventList+0x78>)
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	68ba      	ldr	r2, [r7, #8]
 80135ec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80135f0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80135f2:	4b08      	ldr	r3, [pc, #32]	@ (8013614 <vTaskPlaceOnUnorderedEventList+0x78>)
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	3318      	adds	r3, #24
 80135f8:	4619      	mov	r1, r3
 80135fa:	68f8      	ldr	r0, [r7, #12]
 80135fc:	f7fe fd79 	bl	80120f2 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013600:	2101      	movs	r1, #1
 8013602:	6878      	ldr	r0, [r7, #4]
 8013604:	f000 fb04 	bl	8013c10 <prvAddCurrentTaskToDelayedList>
}
 8013608:	bf00      	nop
 801360a:	3718      	adds	r7, #24
 801360c:	46bd      	mov	sp, r7
 801360e:	bd80      	pop	{r7, pc}
 8013610:	20002ff4 	.word	0x20002ff4
 8013614:	20002af8 	.word	0x20002af8

08013618 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013618:	b580      	push	{r7, lr}
 801361a:	b086      	sub	sp, #24
 801361c:	af00      	add	r7, sp, #0
 801361e:	60f8      	str	r0, [r7, #12]
 8013620:	60b9      	str	r1, [r7, #8]
 8013622:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d10b      	bne.n	8013642 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801362a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801362e:	f383 8811 	msr	BASEPRI, r3
 8013632:	f3bf 8f6f 	isb	sy
 8013636:	f3bf 8f4f 	dsb	sy
 801363a:	617b      	str	r3, [r7, #20]
}
 801363c:	bf00      	nop
 801363e:	bf00      	nop
 8013640:	e7fd      	b.n	801363e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013642:	4b0a      	ldr	r3, [pc, #40]	@ (801366c <vTaskPlaceOnEventListRestricted+0x54>)
 8013644:	681b      	ldr	r3, [r3, #0]
 8013646:	3318      	adds	r3, #24
 8013648:	4619      	mov	r1, r3
 801364a:	68f8      	ldr	r0, [r7, #12]
 801364c:	f7fe fd51 	bl	80120f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	2b00      	cmp	r3, #0
 8013654:	d002      	beq.n	801365c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8013656:	f04f 33ff 	mov.w	r3, #4294967295
 801365a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801365c:	6879      	ldr	r1, [r7, #4]
 801365e:	68b8      	ldr	r0, [r7, #8]
 8013660:	f000 fad6 	bl	8013c10 <prvAddCurrentTaskToDelayedList>
	}
 8013664:	bf00      	nop
 8013666:	3718      	adds	r7, #24
 8013668:	46bd      	mov	sp, r7
 801366a:	bd80      	pop	{r7, pc}
 801366c:	20002af8 	.word	0x20002af8

08013670 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013670:	b580      	push	{r7, lr}
 8013672:	b086      	sub	sp, #24
 8013674:	af00      	add	r7, sp, #0
 8013676:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	68db      	ldr	r3, [r3, #12]
 801367c:	68db      	ldr	r3, [r3, #12]
 801367e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013680:	693b      	ldr	r3, [r7, #16]
 8013682:	2b00      	cmp	r3, #0
 8013684:	d10b      	bne.n	801369e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8013686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801368a:	f383 8811 	msr	BASEPRI, r3
 801368e:	f3bf 8f6f 	isb	sy
 8013692:	f3bf 8f4f 	dsb	sy
 8013696:	60fb      	str	r3, [r7, #12]
}
 8013698:	bf00      	nop
 801369a:	bf00      	nop
 801369c:	e7fd      	b.n	801369a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801369e:	693b      	ldr	r3, [r7, #16]
 80136a0:	3318      	adds	r3, #24
 80136a2:	4618      	mov	r0, r3
 80136a4:	f7fe fd82 	bl	80121ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80136a8:	4b1d      	ldr	r3, [pc, #116]	@ (8013720 <xTaskRemoveFromEventList+0xb0>)
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d11d      	bne.n	80136ec <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80136b0:	693b      	ldr	r3, [r7, #16]
 80136b2:	3304      	adds	r3, #4
 80136b4:	4618      	mov	r0, r3
 80136b6:	f7fe fd79 	bl	80121ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80136ba:	693b      	ldr	r3, [r7, #16]
 80136bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136be:	4b19      	ldr	r3, [pc, #100]	@ (8013724 <xTaskRemoveFromEventList+0xb4>)
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	429a      	cmp	r2, r3
 80136c4:	d903      	bls.n	80136ce <xTaskRemoveFromEventList+0x5e>
 80136c6:	693b      	ldr	r3, [r7, #16]
 80136c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136ca:	4a16      	ldr	r2, [pc, #88]	@ (8013724 <xTaskRemoveFromEventList+0xb4>)
 80136cc:	6013      	str	r3, [r2, #0]
 80136ce:	693b      	ldr	r3, [r7, #16]
 80136d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136d2:	4613      	mov	r3, r2
 80136d4:	009b      	lsls	r3, r3, #2
 80136d6:	4413      	add	r3, r2
 80136d8:	009b      	lsls	r3, r3, #2
 80136da:	4a13      	ldr	r2, [pc, #76]	@ (8013728 <xTaskRemoveFromEventList+0xb8>)
 80136dc:	441a      	add	r2, r3
 80136de:	693b      	ldr	r3, [r7, #16]
 80136e0:	3304      	adds	r3, #4
 80136e2:	4619      	mov	r1, r3
 80136e4:	4610      	mov	r0, r2
 80136e6:	f7fe fd04 	bl	80120f2 <vListInsertEnd>
 80136ea:	e005      	b.n	80136f8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80136ec:	693b      	ldr	r3, [r7, #16]
 80136ee:	3318      	adds	r3, #24
 80136f0:	4619      	mov	r1, r3
 80136f2:	480e      	ldr	r0, [pc, #56]	@ (801372c <xTaskRemoveFromEventList+0xbc>)
 80136f4:	f7fe fcfd 	bl	80120f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80136f8:	693b      	ldr	r3, [r7, #16]
 80136fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136fc:	4b0c      	ldr	r3, [pc, #48]	@ (8013730 <xTaskRemoveFromEventList+0xc0>)
 80136fe:	681b      	ldr	r3, [r3, #0]
 8013700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013702:	429a      	cmp	r2, r3
 8013704:	d905      	bls.n	8013712 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013706:	2301      	movs	r3, #1
 8013708:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801370a:	4b0a      	ldr	r3, [pc, #40]	@ (8013734 <xTaskRemoveFromEventList+0xc4>)
 801370c:	2201      	movs	r2, #1
 801370e:	601a      	str	r2, [r3, #0]
 8013710:	e001      	b.n	8013716 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8013712:	2300      	movs	r3, #0
 8013714:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013716:	697b      	ldr	r3, [r7, #20]
}
 8013718:	4618      	mov	r0, r3
 801371a:	3718      	adds	r7, #24
 801371c:	46bd      	mov	sp, r7
 801371e:	bd80      	pop	{r7, pc}
 8013720:	20002ff4 	.word	0x20002ff4
 8013724:	20002fd4 	.word	0x20002fd4
 8013728:	20002afc 	.word	0x20002afc
 801372c:	20002f8c 	.word	0x20002f8c
 8013730:	20002af8 	.word	0x20002af8
 8013734:	20002fe0 	.word	0x20002fe0

08013738 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8013738:	b580      	push	{r7, lr}
 801373a:	b086      	sub	sp, #24
 801373c:	af00      	add	r7, sp, #0
 801373e:	6078      	str	r0, [r7, #4]
 8013740:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8013742:	4b2a      	ldr	r3, [pc, #168]	@ (80137ec <vTaskRemoveFromUnorderedEventList+0xb4>)
 8013744:	681b      	ldr	r3, [r3, #0]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d10b      	bne.n	8013762 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 801374a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801374e:	f383 8811 	msr	BASEPRI, r3
 8013752:	f3bf 8f6f 	isb	sy
 8013756:	f3bf 8f4f 	dsb	sy
 801375a:	613b      	str	r3, [r7, #16]
}
 801375c:	bf00      	nop
 801375e:	bf00      	nop
 8013760:	e7fd      	b.n	801375e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8013762:	683b      	ldr	r3, [r7, #0]
 8013764:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	68db      	ldr	r3, [r3, #12]
 8013770:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8013772:	697b      	ldr	r3, [r7, #20]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d10b      	bne.n	8013790 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8013778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801377c:	f383 8811 	msr	BASEPRI, r3
 8013780:	f3bf 8f6f 	isb	sy
 8013784:	f3bf 8f4f 	dsb	sy
 8013788:	60fb      	str	r3, [r7, #12]
}
 801378a:	bf00      	nop
 801378c:	bf00      	nop
 801378e:	e7fd      	b.n	801378c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8013790:	6878      	ldr	r0, [r7, #4]
 8013792:	f7fe fd0b 	bl	80121ac <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013796:	697b      	ldr	r3, [r7, #20]
 8013798:	3304      	adds	r3, #4
 801379a:	4618      	mov	r0, r3
 801379c:	f7fe fd06 	bl	80121ac <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80137a0:	697b      	ldr	r3, [r7, #20]
 80137a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137a4:	4b12      	ldr	r3, [pc, #72]	@ (80137f0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	429a      	cmp	r2, r3
 80137aa:	d903      	bls.n	80137b4 <vTaskRemoveFromUnorderedEventList+0x7c>
 80137ac:	697b      	ldr	r3, [r7, #20]
 80137ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137b0:	4a0f      	ldr	r2, [pc, #60]	@ (80137f0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80137b2:	6013      	str	r3, [r2, #0]
 80137b4:	697b      	ldr	r3, [r7, #20]
 80137b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137b8:	4613      	mov	r3, r2
 80137ba:	009b      	lsls	r3, r3, #2
 80137bc:	4413      	add	r3, r2
 80137be:	009b      	lsls	r3, r3, #2
 80137c0:	4a0c      	ldr	r2, [pc, #48]	@ (80137f4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80137c2:	441a      	add	r2, r3
 80137c4:	697b      	ldr	r3, [r7, #20]
 80137c6:	3304      	adds	r3, #4
 80137c8:	4619      	mov	r1, r3
 80137ca:	4610      	mov	r0, r2
 80137cc:	f7fe fc91 	bl	80120f2 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80137d0:	697b      	ldr	r3, [r7, #20]
 80137d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137d4:	4b08      	ldr	r3, [pc, #32]	@ (80137f8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80137d6:	681b      	ldr	r3, [r3, #0]
 80137d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137da:	429a      	cmp	r2, r3
 80137dc:	d902      	bls.n	80137e4 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80137de:	4b07      	ldr	r3, [pc, #28]	@ (80137fc <vTaskRemoveFromUnorderedEventList+0xc4>)
 80137e0:	2201      	movs	r2, #1
 80137e2:	601a      	str	r2, [r3, #0]
	}
}
 80137e4:	bf00      	nop
 80137e6:	3718      	adds	r7, #24
 80137e8:	46bd      	mov	sp, r7
 80137ea:	bd80      	pop	{r7, pc}
 80137ec:	20002ff4 	.word	0x20002ff4
 80137f0:	20002fd4 	.word	0x20002fd4
 80137f4:	20002afc 	.word	0x20002afc
 80137f8:	20002af8 	.word	0x20002af8
 80137fc:	20002fe0 	.word	0x20002fe0

08013800 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013800:	b480      	push	{r7}
 8013802:	b083      	sub	sp, #12
 8013804:	af00      	add	r7, sp, #0
 8013806:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013808:	4b06      	ldr	r3, [pc, #24]	@ (8013824 <vTaskInternalSetTimeOutState+0x24>)
 801380a:	681a      	ldr	r2, [r3, #0]
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013810:	4b05      	ldr	r3, [pc, #20]	@ (8013828 <vTaskInternalSetTimeOutState+0x28>)
 8013812:	681a      	ldr	r2, [r3, #0]
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	605a      	str	r2, [r3, #4]
}
 8013818:	bf00      	nop
 801381a:	370c      	adds	r7, #12
 801381c:	46bd      	mov	sp, r7
 801381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013822:	4770      	bx	lr
 8013824:	20002fe4 	.word	0x20002fe4
 8013828:	20002fd0 	.word	0x20002fd0

0801382c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801382c:	b580      	push	{r7, lr}
 801382e:	b088      	sub	sp, #32
 8013830:	af00      	add	r7, sp, #0
 8013832:	6078      	str	r0, [r7, #4]
 8013834:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	2b00      	cmp	r3, #0
 801383a:	d10b      	bne.n	8013854 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801383c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013840:	f383 8811 	msr	BASEPRI, r3
 8013844:	f3bf 8f6f 	isb	sy
 8013848:	f3bf 8f4f 	dsb	sy
 801384c:	613b      	str	r3, [r7, #16]
}
 801384e:	bf00      	nop
 8013850:	bf00      	nop
 8013852:	e7fd      	b.n	8013850 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8013854:	683b      	ldr	r3, [r7, #0]
 8013856:	2b00      	cmp	r3, #0
 8013858:	d10b      	bne.n	8013872 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801385a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801385e:	f383 8811 	msr	BASEPRI, r3
 8013862:	f3bf 8f6f 	isb	sy
 8013866:	f3bf 8f4f 	dsb	sy
 801386a:	60fb      	str	r3, [r7, #12]
}
 801386c:	bf00      	nop
 801386e:	bf00      	nop
 8013870:	e7fd      	b.n	801386e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8013872:	f000 fec9 	bl	8014608 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013876:	4b1d      	ldr	r3, [pc, #116]	@ (80138ec <xTaskCheckForTimeOut+0xc0>)
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	685b      	ldr	r3, [r3, #4]
 8013880:	69ba      	ldr	r2, [r7, #24]
 8013882:	1ad3      	subs	r3, r2, r3
 8013884:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013886:	683b      	ldr	r3, [r7, #0]
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801388e:	d102      	bne.n	8013896 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013890:	2300      	movs	r3, #0
 8013892:	61fb      	str	r3, [r7, #28]
 8013894:	e023      	b.n	80138de <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	681a      	ldr	r2, [r3, #0]
 801389a:	4b15      	ldr	r3, [pc, #84]	@ (80138f0 <xTaskCheckForTimeOut+0xc4>)
 801389c:	681b      	ldr	r3, [r3, #0]
 801389e:	429a      	cmp	r2, r3
 80138a0:	d007      	beq.n	80138b2 <xTaskCheckForTimeOut+0x86>
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	685b      	ldr	r3, [r3, #4]
 80138a6:	69ba      	ldr	r2, [r7, #24]
 80138a8:	429a      	cmp	r2, r3
 80138aa:	d302      	bcc.n	80138b2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80138ac:	2301      	movs	r3, #1
 80138ae:	61fb      	str	r3, [r7, #28]
 80138b0:	e015      	b.n	80138de <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80138b2:	683b      	ldr	r3, [r7, #0]
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	697a      	ldr	r2, [r7, #20]
 80138b8:	429a      	cmp	r2, r3
 80138ba:	d20b      	bcs.n	80138d4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80138bc:	683b      	ldr	r3, [r7, #0]
 80138be:	681a      	ldr	r2, [r3, #0]
 80138c0:	697b      	ldr	r3, [r7, #20]
 80138c2:	1ad2      	subs	r2, r2, r3
 80138c4:	683b      	ldr	r3, [r7, #0]
 80138c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80138c8:	6878      	ldr	r0, [r7, #4]
 80138ca:	f7ff ff99 	bl	8013800 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80138ce:	2300      	movs	r3, #0
 80138d0:	61fb      	str	r3, [r7, #28]
 80138d2:	e004      	b.n	80138de <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80138d4:	683b      	ldr	r3, [r7, #0]
 80138d6:	2200      	movs	r2, #0
 80138d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80138da:	2301      	movs	r3, #1
 80138dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80138de:	f000 fec5 	bl	801466c <vPortExitCritical>

	return xReturn;
 80138e2:	69fb      	ldr	r3, [r7, #28]
}
 80138e4:	4618      	mov	r0, r3
 80138e6:	3720      	adds	r7, #32
 80138e8:	46bd      	mov	sp, r7
 80138ea:	bd80      	pop	{r7, pc}
 80138ec:	20002fd0 	.word	0x20002fd0
 80138f0:	20002fe4 	.word	0x20002fe4

080138f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80138f4:	b480      	push	{r7}
 80138f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80138f8:	4b03      	ldr	r3, [pc, #12]	@ (8013908 <vTaskMissedYield+0x14>)
 80138fa:	2201      	movs	r2, #1
 80138fc:	601a      	str	r2, [r3, #0]
}
 80138fe:	bf00      	nop
 8013900:	46bd      	mov	sp, r7
 8013902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013906:	4770      	bx	lr
 8013908:	20002fe0 	.word	0x20002fe0

0801390c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801390c:	b580      	push	{r7, lr}
 801390e:	b082      	sub	sp, #8
 8013910:	af00      	add	r7, sp, #0
 8013912:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013914:	f000 f852 	bl	80139bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013918:	4b06      	ldr	r3, [pc, #24]	@ (8013934 <prvIdleTask+0x28>)
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	2b01      	cmp	r3, #1
 801391e:	d9f9      	bls.n	8013914 <prvIdleTask+0x8>
			{
				taskYIELD();
 8013920:	4b05      	ldr	r3, [pc, #20]	@ (8013938 <prvIdleTask+0x2c>)
 8013922:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013926:	601a      	str	r2, [r3, #0]
 8013928:	f3bf 8f4f 	dsb	sy
 801392c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8013930:	e7f0      	b.n	8013914 <prvIdleTask+0x8>
 8013932:	bf00      	nop
 8013934:	20002afc 	.word	0x20002afc
 8013938:	e000ed04 	.word	0xe000ed04

0801393c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801393c:	b580      	push	{r7, lr}
 801393e:	b082      	sub	sp, #8
 8013940:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013942:	2300      	movs	r3, #0
 8013944:	607b      	str	r3, [r7, #4]
 8013946:	e00c      	b.n	8013962 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013948:	687a      	ldr	r2, [r7, #4]
 801394a:	4613      	mov	r3, r2
 801394c:	009b      	lsls	r3, r3, #2
 801394e:	4413      	add	r3, r2
 8013950:	009b      	lsls	r3, r3, #2
 8013952:	4a12      	ldr	r2, [pc, #72]	@ (801399c <prvInitialiseTaskLists+0x60>)
 8013954:	4413      	add	r3, r2
 8013956:	4618      	mov	r0, r3
 8013958:	f7fe fb9e 	bl	8012098 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	3301      	adds	r3, #1
 8013960:	607b      	str	r3, [r7, #4]
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	2b37      	cmp	r3, #55	@ 0x37
 8013966:	d9ef      	bls.n	8013948 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013968:	480d      	ldr	r0, [pc, #52]	@ (80139a0 <prvInitialiseTaskLists+0x64>)
 801396a:	f7fe fb95 	bl	8012098 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801396e:	480d      	ldr	r0, [pc, #52]	@ (80139a4 <prvInitialiseTaskLists+0x68>)
 8013970:	f7fe fb92 	bl	8012098 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013974:	480c      	ldr	r0, [pc, #48]	@ (80139a8 <prvInitialiseTaskLists+0x6c>)
 8013976:	f7fe fb8f 	bl	8012098 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801397a:	480c      	ldr	r0, [pc, #48]	@ (80139ac <prvInitialiseTaskLists+0x70>)
 801397c:	f7fe fb8c 	bl	8012098 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013980:	480b      	ldr	r0, [pc, #44]	@ (80139b0 <prvInitialiseTaskLists+0x74>)
 8013982:	f7fe fb89 	bl	8012098 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013986:	4b0b      	ldr	r3, [pc, #44]	@ (80139b4 <prvInitialiseTaskLists+0x78>)
 8013988:	4a05      	ldr	r2, [pc, #20]	@ (80139a0 <prvInitialiseTaskLists+0x64>)
 801398a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801398c:	4b0a      	ldr	r3, [pc, #40]	@ (80139b8 <prvInitialiseTaskLists+0x7c>)
 801398e:	4a05      	ldr	r2, [pc, #20]	@ (80139a4 <prvInitialiseTaskLists+0x68>)
 8013990:	601a      	str	r2, [r3, #0]
}
 8013992:	bf00      	nop
 8013994:	3708      	adds	r7, #8
 8013996:	46bd      	mov	sp, r7
 8013998:	bd80      	pop	{r7, pc}
 801399a:	bf00      	nop
 801399c:	20002afc 	.word	0x20002afc
 80139a0:	20002f5c 	.word	0x20002f5c
 80139a4:	20002f70 	.word	0x20002f70
 80139a8:	20002f8c 	.word	0x20002f8c
 80139ac:	20002fa0 	.word	0x20002fa0
 80139b0:	20002fb8 	.word	0x20002fb8
 80139b4:	20002f84 	.word	0x20002f84
 80139b8:	20002f88 	.word	0x20002f88

080139bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80139bc:	b580      	push	{r7, lr}
 80139be:	b082      	sub	sp, #8
 80139c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80139c2:	e019      	b.n	80139f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80139c4:	f000 fe20 	bl	8014608 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80139c8:	4b10      	ldr	r3, [pc, #64]	@ (8013a0c <prvCheckTasksWaitingTermination+0x50>)
 80139ca:	68db      	ldr	r3, [r3, #12]
 80139cc:	68db      	ldr	r3, [r3, #12]
 80139ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	3304      	adds	r3, #4
 80139d4:	4618      	mov	r0, r3
 80139d6:	f7fe fbe9 	bl	80121ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 80139da:	4b0d      	ldr	r3, [pc, #52]	@ (8013a10 <prvCheckTasksWaitingTermination+0x54>)
 80139dc:	681b      	ldr	r3, [r3, #0]
 80139de:	3b01      	subs	r3, #1
 80139e0:	4a0b      	ldr	r2, [pc, #44]	@ (8013a10 <prvCheckTasksWaitingTermination+0x54>)
 80139e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80139e4:	4b0b      	ldr	r3, [pc, #44]	@ (8013a14 <prvCheckTasksWaitingTermination+0x58>)
 80139e6:	681b      	ldr	r3, [r3, #0]
 80139e8:	3b01      	subs	r3, #1
 80139ea:	4a0a      	ldr	r2, [pc, #40]	@ (8013a14 <prvCheckTasksWaitingTermination+0x58>)
 80139ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80139ee:	f000 fe3d 	bl	801466c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80139f2:	6878      	ldr	r0, [r7, #4]
 80139f4:	f000 f810 	bl	8013a18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80139f8:	4b06      	ldr	r3, [pc, #24]	@ (8013a14 <prvCheckTasksWaitingTermination+0x58>)
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d1e1      	bne.n	80139c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013a00:	bf00      	nop
 8013a02:	bf00      	nop
 8013a04:	3708      	adds	r7, #8
 8013a06:	46bd      	mov	sp, r7
 8013a08:	bd80      	pop	{r7, pc}
 8013a0a:	bf00      	nop
 8013a0c:	20002fa0 	.word	0x20002fa0
 8013a10:	20002fcc 	.word	0x20002fcc
 8013a14:	20002fb4 	.word	0x20002fb4

08013a18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013a18:	b580      	push	{r7, lr}
 8013a1a:	b084      	sub	sp, #16
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	3354      	adds	r3, #84	@ 0x54
 8013a24:	4618      	mov	r0, r3
 8013a26:	f001 fe77 	bl	8015718 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	d108      	bne.n	8013a46 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013a38:	4618      	mov	r0, r3
 8013a3a:	f000 ffd5 	bl	80149e8 <vPortFree>
				vPortFree( pxTCB );
 8013a3e:	6878      	ldr	r0, [r7, #4]
 8013a40:	f000 ffd2 	bl	80149e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8013a44:	e019      	b.n	8013a7a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8013a4c:	2b01      	cmp	r3, #1
 8013a4e:	d103      	bne.n	8013a58 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8013a50:	6878      	ldr	r0, [r7, #4]
 8013a52:	f000 ffc9 	bl	80149e8 <vPortFree>
	}
 8013a56:	e010      	b.n	8013a7a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8013a5e:	2b02      	cmp	r3, #2
 8013a60:	d00b      	beq.n	8013a7a <prvDeleteTCB+0x62>
	__asm volatile
 8013a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a66:	f383 8811 	msr	BASEPRI, r3
 8013a6a:	f3bf 8f6f 	isb	sy
 8013a6e:	f3bf 8f4f 	dsb	sy
 8013a72:	60fb      	str	r3, [r7, #12]
}
 8013a74:	bf00      	nop
 8013a76:	bf00      	nop
 8013a78:	e7fd      	b.n	8013a76 <prvDeleteTCB+0x5e>
	}
 8013a7a:	bf00      	nop
 8013a7c:	3710      	adds	r7, #16
 8013a7e:	46bd      	mov	sp, r7
 8013a80:	bd80      	pop	{r7, pc}
	...

08013a84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013a84:	b480      	push	{r7}
 8013a86:	b083      	sub	sp, #12
 8013a88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8013abc <prvResetNextTaskUnblockTime+0x38>)
 8013a8c:	681b      	ldr	r3, [r3, #0]
 8013a8e:	681b      	ldr	r3, [r3, #0]
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d104      	bne.n	8013a9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013a94:	4b0a      	ldr	r3, [pc, #40]	@ (8013ac0 <prvResetNextTaskUnblockTime+0x3c>)
 8013a96:	f04f 32ff 	mov.w	r2, #4294967295
 8013a9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013a9c:	e008      	b.n	8013ab0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013a9e:	4b07      	ldr	r3, [pc, #28]	@ (8013abc <prvResetNextTaskUnblockTime+0x38>)
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	68db      	ldr	r3, [r3, #12]
 8013aa4:	68db      	ldr	r3, [r3, #12]
 8013aa6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	685b      	ldr	r3, [r3, #4]
 8013aac:	4a04      	ldr	r2, [pc, #16]	@ (8013ac0 <prvResetNextTaskUnblockTime+0x3c>)
 8013aae:	6013      	str	r3, [r2, #0]
}
 8013ab0:	bf00      	nop
 8013ab2:	370c      	adds	r7, #12
 8013ab4:	46bd      	mov	sp, r7
 8013ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aba:	4770      	bx	lr
 8013abc:	20002f84 	.word	0x20002f84
 8013ac0:	20002fec 	.word	0x20002fec

08013ac4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013ac4:	b480      	push	{r7}
 8013ac6:	b083      	sub	sp, #12
 8013ac8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8013aca:	4b0b      	ldr	r3, [pc, #44]	@ (8013af8 <xTaskGetSchedulerState+0x34>)
 8013acc:	681b      	ldr	r3, [r3, #0]
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d102      	bne.n	8013ad8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013ad2:	2301      	movs	r3, #1
 8013ad4:	607b      	str	r3, [r7, #4]
 8013ad6:	e008      	b.n	8013aea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013ad8:	4b08      	ldr	r3, [pc, #32]	@ (8013afc <xTaskGetSchedulerState+0x38>)
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d102      	bne.n	8013ae6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013ae0:	2302      	movs	r3, #2
 8013ae2:	607b      	str	r3, [r7, #4]
 8013ae4:	e001      	b.n	8013aea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013ae6:	2300      	movs	r3, #0
 8013ae8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8013aea:	687b      	ldr	r3, [r7, #4]
	}
 8013aec:	4618      	mov	r0, r3
 8013aee:	370c      	adds	r7, #12
 8013af0:	46bd      	mov	sp, r7
 8013af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013af6:	4770      	bx	lr
 8013af8:	20002fd8 	.word	0x20002fd8
 8013afc:	20002ff4 	.word	0x20002ff4

08013b00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013b00:	b580      	push	{r7, lr}
 8013b02:	b086      	sub	sp, #24
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013b0c:	2300      	movs	r3, #0
 8013b0e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d058      	beq.n	8013bc8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8013b16:	4b2f      	ldr	r3, [pc, #188]	@ (8013bd4 <xTaskPriorityDisinherit+0xd4>)
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	693a      	ldr	r2, [r7, #16]
 8013b1c:	429a      	cmp	r2, r3
 8013b1e:	d00b      	beq.n	8013b38 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8013b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b24:	f383 8811 	msr	BASEPRI, r3
 8013b28:	f3bf 8f6f 	isb	sy
 8013b2c:	f3bf 8f4f 	dsb	sy
 8013b30:	60fb      	str	r3, [r7, #12]
}
 8013b32:	bf00      	nop
 8013b34:	bf00      	nop
 8013b36:	e7fd      	b.n	8013b34 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8013b38:	693b      	ldr	r3, [r7, #16]
 8013b3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013b3c:	2b00      	cmp	r3, #0
 8013b3e:	d10b      	bne.n	8013b58 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8013b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b44:	f383 8811 	msr	BASEPRI, r3
 8013b48:	f3bf 8f6f 	isb	sy
 8013b4c:	f3bf 8f4f 	dsb	sy
 8013b50:	60bb      	str	r3, [r7, #8]
}
 8013b52:	bf00      	nop
 8013b54:	bf00      	nop
 8013b56:	e7fd      	b.n	8013b54 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8013b58:	693b      	ldr	r3, [r7, #16]
 8013b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013b5c:	1e5a      	subs	r2, r3, #1
 8013b5e:	693b      	ldr	r3, [r7, #16]
 8013b60:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013b62:	693b      	ldr	r3, [r7, #16]
 8013b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b66:	693b      	ldr	r3, [r7, #16]
 8013b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013b6a:	429a      	cmp	r2, r3
 8013b6c:	d02c      	beq.n	8013bc8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013b6e:	693b      	ldr	r3, [r7, #16]
 8013b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d128      	bne.n	8013bc8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013b76:	693b      	ldr	r3, [r7, #16]
 8013b78:	3304      	adds	r3, #4
 8013b7a:	4618      	mov	r0, r3
 8013b7c:	f7fe fb16 	bl	80121ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013b80:	693b      	ldr	r3, [r7, #16]
 8013b82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013b84:	693b      	ldr	r3, [r7, #16]
 8013b86:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013b88:	693b      	ldr	r3, [r7, #16]
 8013b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013b8c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013b90:	693b      	ldr	r3, [r7, #16]
 8013b92:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013b94:	693b      	ldr	r3, [r7, #16]
 8013b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013b98:	4b0f      	ldr	r3, [pc, #60]	@ (8013bd8 <xTaskPriorityDisinherit+0xd8>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	429a      	cmp	r2, r3
 8013b9e:	d903      	bls.n	8013ba8 <xTaskPriorityDisinherit+0xa8>
 8013ba0:	693b      	ldr	r3, [r7, #16]
 8013ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ba4:	4a0c      	ldr	r2, [pc, #48]	@ (8013bd8 <xTaskPriorityDisinherit+0xd8>)
 8013ba6:	6013      	str	r3, [r2, #0]
 8013ba8:	693b      	ldr	r3, [r7, #16]
 8013baa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013bac:	4613      	mov	r3, r2
 8013bae:	009b      	lsls	r3, r3, #2
 8013bb0:	4413      	add	r3, r2
 8013bb2:	009b      	lsls	r3, r3, #2
 8013bb4:	4a09      	ldr	r2, [pc, #36]	@ (8013bdc <xTaskPriorityDisinherit+0xdc>)
 8013bb6:	441a      	add	r2, r3
 8013bb8:	693b      	ldr	r3, [r7, #16]
 8013bba:	3304      	adds	r3, #4
 8013bbc:	4619      	mov	r1, r3
 8013bbe:	4610      	mov	r0, r2
 8013bc0:	f7fe fa97 	bl	80120f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013bc4:	2301      	movs	r3, #1
 8013bc6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013bc8:	697b      	ldr	r3, [r7, #20]
	}
 8013bca:	4618      	mov	r0, r3
 8013bcc:	3718      	adds	r7, #24
 8013bce:	46bd      	mov	sp, r7
 8013bd0:	bd80      	pop	{r7, pc}
 8013bd2:	bf00      	nop
 8013bd4:	20002af8 	.word	0x20002af8
 8013bd8:	20002fd4 	.word	0x20002fd4
 8013bdc:	20002afc 	.word	0x20002afc

08013be0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8013be0:	b480      	push	{r7}
 8013be2:	b083      	sub	sp, #12
 8013be4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8013be6:	4b09      	ldr	r3, [pc, #36]	@ (8013c0c <uxTaskResetEventItemValue+0x2c>)
 8013be8:	681b      	ldr	r3, [r3, #0]
 8013bea:	699b      	ldr	r3, [r3, #24]
 8013bec:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013bee:	4b07      	ldr	r3, [pc, #28]	@ (8013c0c <uxTaskResetEventItemValue+0x2c>)
 8013bf0:	681b      	ldr	r3, [r3, #0]
 8013bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013bf4:	4b05      	ldr	r3, [pc, #20]	@ (8013c0c <uxTaskResetEventItemValue+0x2c>)
 8013bf6:	681b      	ldr	r3, [r3, #0]
 8013bf8:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8013bfc:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8013bfe:	687b      	ldr	r3, [r7, #4]
}
 8013c00:	4618      	mov	r0, r3
 8013c02:	370c      	adds	r7, #12
 8013c04:	46bd      	mov	sp, r7
 8013c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c0a:	4770      	bx	lr
 8013c0c:	20002af8 	.word	0x20002af8

08013c10 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013c10:	b580      	push	{r7, lr}
 8013c12:	b084      	sub	sp, #16
 8013c14:	af00      	add	r7, sp, #0
 8013c16:	6078      	str	r0, [r7, #4]
 8013c18:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013c1a:	4b21      	ldr	r3, [pc, #132]	@ (8013ca0 <prvAddCurrentTaskToDelayedList+0x90>)
 8013c1c:	681b      	ldr	r3, [r3, #0]
 8013c1e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013c20:	4b20      	ldr	r3, [pc, #128]	@ (8013ca4 <prvAddCurrentTaskToDelayedList+0x94>)
 8013c22:	681b      	ldr	r3, [r3, #0]
 8013c24:	3304      	adds	r3, #4
 8013c26:	4618      	mov	r0, r3
 8013c28:	f7fe fac0 	bl	80121ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c32:	d10a      	bne.n	8013c4a <prvAddCurrentTaskToDelayedList+0x3a>
 8013c34:	683b      	ldr	r3, [r7, #0]
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	d007      	beq.n	8013c4a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8013ca4 <prvAddCurrentTaskToDelayedList+0x94>)
 8013c3c:	681b      	ldr	r3, [r3, #0]
 8013c3e:	3304      	adds	r3, #4
 8013c40:	4619      	mov	r1, r3
 8013c42:	4819      	ldr	r0, [pc, #100]	@ (8013ca8 <prvAddCurrentTaskToDelayedList+0x98>)
 8013c44:	f7fe fa55 	bl	80120f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013c48:	e026      	b.n	8013c98 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013c4a:	68fa      	ldr	r2, [r7, #12]
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	4413      	add	r3, r2
 8013c50:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013c52:	4b14      	ldr	r3, [pc, #80]	@ (8013ca4 <prvAddCurrentTaskToDelayedList+0x94>)
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	68ba      	ldr	r2, [r7, #8]
 8013c58:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013c5a:	68ba      	ldr	r2, [r7, #8]
 8013c5c:	68fb      	ldr	r3, [r7, #12]
 8013c5e:	429a      	cmp	r2, r3
 8013c60:	d209      	bcs.n	8013c76 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013c62:	4b12      	ldr	r3, [pc, #72]	@ (8013cac <prvAddCurrentTaskToDelayedList+0x9c>)
 8013c64:	681a      	ldr	r2, [r3, #0]
 8013c66:	4b0f      	ldr	r3, [pc, #60]	@ (8013ca4 <prvAddCurrentTaskToDelayedList+0x94>)
 8013c68:	681b      	ldr	r3, [r3, #0]
 8013c6a:	3304      	adds	r3, #4
 8013c6c:	4619      	mov	r1, r3
 8013c6e:	4610      	mov	r0, r2
 8013c70:	f7fe fa63 	bl	801213a <vListInsert>
}
 8013c74:	e010      	b.n	8013c98 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013c76:	4b0e      	ldr	r3, [pc, #56]	@ (8013cb0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8013c78:	681a      	ldr	r2, [r3, #0]
 8013c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8013ca4 <prvAddCurrentTaskToDelayedList+0x94>)
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	3304      	adds	r3, #4
 8013c80:	4619      	mov	r1, r3
 8013c82:	4610      	mov	r0, r2
 8013c84:	f7fe fa59 	bl	801213a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013c88:	4b0a      	ldr	r3, [pc, #40]	@ (8013cb4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013c8a:	681b      	ldr	r3, [r3, #0]
 8013c8c:	68ba      	ldr	r2, [r7, #8]
 8013c8e:	429a      	cmp	r2, r3
 8013c90:	d202      	bcs.n	8013c98 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013c92:	4a08      	ldr	r2, [pc, #32]	@ (8013cb4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013c94:	68bb      	ldr	r3, [r7, #8]
 8013c96:	6013      	str	r3, [r2, #0]
}
 8013c98:	bf00      	nop
 8013c9a:	3710      	adds	r7, #16
 8013c9c:	46bd      	mov	sp, r7
 8013c9e:	bd80      	pop	{r7, pc}
 8013ca0:	20002fd0 	.word	0x20002fd0
 8013ca4:	20002af8 	.word	0x20002af8
 8013ca8:	20002fb8 	.word	0x20002fb8
 8013cac:	20002f88 	.word	0x20002f88
 8013cb0:	20002f84 	.word	0x20002f84
 8013cb4:	20002fec 	.word	0x20002fec

08013cb8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013cb8:	b580      	push	{r7, lr}
 8013cba:	b08a      	sub	sp, #40	@ 0x28
 8013cbc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013cbe:	2300      	movs	r3, #0
 8013cc0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8013cc2:	f000 fb13 	bl	80142ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8013d3c <xTimerCreateTimerTask+0x84>)
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d021      	beq.n	8013d12 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8013cce:	2300      	movs	r3, #0
 8013cd0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8013cd2:	2300      	movs	r3, #0
 8013cd4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013cd6:	1d3a      	adds	r2, r7, #4
 8013cd8:	f107 0108 	add.w	r1, r7, #8
 8013cdc:	f107 030c 	add.w	r3, r7, #12
 8013ce0:	4618      	mov	r0, r3
 8013ce2:	f7fd ffc9 	bl	8011c78 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013ce6:	6879      	ldr	r1, [r7, #4]
 8013ce8:	68bb      	ldr	r3, [r7, #8]
 8013cea:	68fa      	ldr	r2, [r7, #12]
 8013cec:	9202      	str	r2, [sp, #8]
 8013cee:	9301      	str	r3, [sp, #4]
 8013cf0:	2302      	movs	r3, #2
 8013cf2:	9300      	str	r3, [sp, #0]
 8013cf4:	2300      	movs	r3, #0
 8013cf6:	460a      	mov	r2, r1
 8013cf8:	4911      	ldr	r1, [pc, #68]	@ (8013d40 <xTimerCreateTimerTask+0x88>)
 8013cfa:	4812      	ldr	r0, [pc, #72]	@ (8013d44 <xTimerCreateTimerTask+0x8c>)
 8013cfc:	f7fe ff7a 	bl	8012bf4 <xTaskCreateStatic>
 8013d00:	4603      	mov	r3, r0
 8013d02:	4a11      	ldr	r2, [pc, #68]	@ (8013d48 <xTimerCreateTimerTask+0x90>)
 8013d04:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013d06:	4b10      	ldr	r3, [pc, #64]	@ (8013d48 <xTimerCreateTimerTask+0x90>)
 8013d08:	681b      	ldr	r3, [r3, #0]
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	d001      	beq.n	8013d12 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013d0e:	2301      	movs	r3, #1
 8013d10:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013d12:	697b      	ldr	r3, [r7, #20]
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	d10b      	bne.n	8013d30 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8013d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d1c:	f383 8811 	msr	BASEPRI, r3
 8013d20:	f3bf 8f6f 	isb	sy
 8013d24:	f3bf 8f4f 	dsb	sy
 8013d28:	613b      	str	r3, [r7, #16]
}
 8013d2a:	bf00      	nop
 8013d2c:	bf00      	nop
 8013d2e:	e7fd      	b.n	8013d2c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013d30:	697b      	ldr	r3, [r7, #20]
}
 8013d32:	4618      	mov	r0, r3
 8013d34:	3718      	adds	r7, #24
 8013d36:	46bd      	mov	sp, r7
 8013d38:	bd80      	pop	{r7, pc}
 8013d3a:	bf00      	nop
 8013d3c:	20003028 	.word	0x20003028
 8013d40:	08017784 	.word	0x08017784
 8013d44:	08013e85 	.word	0x08013e85
 8013d48:	2000302c 	.word	0x2000302c

08013d4c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013d4c:	b580      	push	{r7, lr}
 8013d4e:	b08a      	sub	sp, #40	@ 0x28
 8013d50:	af00      	add	r7, sp, #0
 8013d52:	60f8      	str	r0, [r7, #12]
 8013d54:	60b9      	str	r1, [r7, #8]
 8013d56:	607a      	str	r2, [r7, #4]
 8013d58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8013d5a:	2300      	movs	r3, #0
 8013d5c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8013d5e:	68fb      	ldr	r3, [r7, #12]
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d10b      	bne.n	8013d7c <xTimerGenericCommand+0x30>
	__asm volatile
 8013d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d68:	f383 8811 	msr	BASEPRI, r3
 8013d6c:	f3bf 8f6f 	isb	sy
 8013d70:	f3bf 8f4f 	dsb	sy
 8013d74:	623b      	str	r3, [r7, #32]
}
 8013d76:	bf00      	nop
 8013d78:	bf00      	nop
 8013d7a:	e7fd      	b.n	8013d78 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013d7c:	4b19      	ldr	r3, [pc, #100]	@ (8013de4 <xTimerGenericCommand+0x98>)
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	d02a      	beq.n	8013dda <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013d84:	68bb      	ldr	r3, [r7, #8]
 8013d86:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013d90:	68bb      	ldr	r3, [r7, #8]
 8013d92:	2b05      	cmp	r3, #5
 8013d94:	dc18      	bgt.n	8013dc8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013d96:	f7ff fe95 	bl	8013ac4 <xTaskGetSchedulerState>
 8013d9a:	4603      	mov	r3, r0
 8013d9c:	2b02      	cmp	r3, #2
 8013d9e:	d109      	bne.n	8013db4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013da0:	4b10      	ldr	r3, [pc, #64]	@ (8013de4 <xTimerGenericCommand+0x98>)
 8013da2:	6818      	ldr	r0, [r3, #0]
 8013da4:	f107 0110 	add.w	r1, r7, #16
 8013da8:	2300      	movs	r3, #0
 8013daa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013dac:	f7fe fb32 	bl	8012414 <xQueueGenericSend>
 8013db0:	6278      	str	r0, [r7, #36]	@ 0x24
 8013db2:	e012      	b.n	8013dda <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013db4:	4b0b      	ldr	r3, [pc, #44]	@ (8013de4 <xTimerGenericCommand+0x98>)
 8013db6:	6818      	ldr	r0, [r3, #0]
 8013db8:	f107 0110 	add.w	r1, r7, #16
 8013dbc:	2300      	movs	r3, #0
 8013dbe:	2200      	movs	r2, #0
 8013dc0:	f7fe fb28 	bl	8012414 <xQueueGenericSend>
 8013dc4:	6278      	str	r0, [r7, #36]	@ 0x24
 8013dc6:	e008      	b.n	8013dda <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013dc8:	4b06      	ldr	r3, [pc, #24]	@ (8013de4 <xTimerGenericCommand+0x98>)
 8013dca:	6818      	ldr	r0, [r3, #0]
 8013dcc:	f107 0110 	add.w	r1, r7, #16
 8013dd0:	2300      	movs	r3, #0
 8013dd2:	683a      	ldr	r2, [r7, #0]
 8013dd4:	f7fe fc20 	bl	8012618 <xQueueGenericSendFromISR>
 8013dd8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013ddc:	4618      	mov	r0, r3
 8013dde:	3728      	adds	r7, #40	@ 0x28
 8013de0:	46bd      	mov	sp, r7
 8013de2:	bd80      	pop	{r7, pc}
 8013de4:	20003028 	.word	0x20003028

08013de8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013de8:	b580      	push	{r7, lr}
 8013dea:	b088      	sub	sp, #32
 8013dec:	af02      	add	r7, sp, #8
 8013dee:	6078      	str	r0, [r7, #4]
 8013df0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013df2:	4b23      	ldr	r3, [pc, #140]	@ (8013e80 <prvProcessExpiredTimer+0x98>)
 8013df4:	681b      	ldr	r3, [r3, #0]
 8013df6:	68db      	ldr	r3, [r3, #12]
 8013df8:	68db      	ldr	r3, [r3, #12]
 8013dfa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013dfc:	697b      	ldr	r3, [r7, #20]
 8013dfe:	3304      	adds	r3, #4
 8013e00:	4618      	mov	r0, r3
 8013e02:	f7fe f9d3 	bl	80121ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013e06:	697b      	ldr	r3, [r7, #20]
 8013e08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013e0c:	f003 0304 	and.w	r3, r3, #4
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d023      	beq.n	8013e5c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013e14:	697b      	ldr	r3, [r7, #20]
 8013e16:	699a      	ldr	r2, [r3, #24]
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	18d1      	adds	r1, r2, r3
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	683a      	ldr	r2, [r7, #0]
 8013e20:	6978      	ldr	r0, [r7, #20]
 8013e22:	f000 f8d5 	bl	8013fd0 <prvInsertTimerInActiveList>
 8013e26:	4603      	mov	r3, r0
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d020      	beq.n	8013e6e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013e2c:	2300      	movs	r3, #0
 8013e2e:	9300      	str	r3, [sp, #0]
 8013e30:	2300      	movs	r3, #0
 8013e32:	687a      	ldr	r2, [r7, #4]
 8013e34:	2100      	movs	r1, #0
 8013e36:	6978      	ldr	r0, [r7, #20]
 8013e38:	f7ff ff88 	bl	8013d4c <xTimerGenericCommand>
 8013e3c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013e3e:	693b      	ldr	r3, [r7, #16]
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d114      	bne.n	8013e6e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8013e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e48:	f383 8811 	msr	BASEPRI, r3
 8013e4c:	f3bf 8f6f 	isb	sy
 8013e50:	f3bf 8f4f 	dsb	sy
 8013e54:	60fb      	str	r3, [r7, #12]
}
 8013e56:	bf00      	nop
 8013e58:	bf00      	nop
 8013e5a:	e7fd      	b.n	8013e58 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013e5c:	697b      	ldr	r3, [r7, #20]
 8013e5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013e62:	f023 0301 	bic.w	r3, r3, #1
 8013e66:	b2da      	uxtb	r2, r3
 8013e68:	697b      	ldr	r3, [r7, #20]
 8013e6a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013e6e:	697b      	ldr	r3, [r7, #20]
 8013e70:	6a1b      	ldr	r3, [r3, #32]
 8013e72:	6978      	ldr	r0, [r7, #20]
 8013e74:	4798      	blx	r3
}
 8013e76:	bf00      	nop
 8013e78:	3718      	adds	r7, #24
 8013e7a:	46bd      	mov	sp, r7
 8013e7c:	bd80      	pop	{r7, pc}
 8013e7e:	bf00      	nop
 8013e80:	20003020 	.word	0x20003020

08013e84 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013e84:	b580      	push	{r7, lr}
 8013e86:	b084      	sub	sp, #16
 8013e88:	af00      	add	r7, sp, #0
 8013e8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013e8c:	f107 0308 	add.w	r3, r7, #8
 8013e90:	4618      	mov	r0, r3
 8013e92:	f000 f859 	bl	8013f48 <prvGetNextExpireTime>
 8013e96:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013e98:	68bb      	ldr	r3, [r7, #8]
 8013e9a:	4619      	mov	r1, r3
 8013e9c:	68f8      	ldr	r0, [r7, #12]
 8013e9e:	f000 f805 	bl	8013eac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013ea2:	f000 f8d7 	bl	8014054 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013ea6:	bf00      	nop
 8013ea8:	e7f0      	b.n	8013e8c <prvTimerTask+0x8>
	...

08013eac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013eac:	b580      	push	{r7, lr}
 8013eae:	b084      	sub	sp, #16
 8013eb0:	af00      	add	r7, sp, #0
 8013eb2:	6078      	str	r0, [r7, #4]
 8013eb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013eb6:	f7ff f94b 	bl	8013150 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013eba:	f107 0308 	add.w	r3, r7, #8
 8013ebe:	4618      	mov	r0, r3
 8013ec0:	f000 f866 	bl	8013f90 <prvSampleTimeNow>
 8013ec4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013ec6:	68bb      	ldr	r3, [r7, #8]
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d130      	bne.n	8013f2e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013ecc:	683b      	ldr	r3, [r7, #0]
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d10a      	bne.n	8013ee8 <prvProcessTimerOrBlockTask+0x3c>
 8013ed2:	687a      	ldr	r2, [r7, #4]
 8013ed4:	68fb      	ldr	r3, [r7, #12]
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	d806      	bhi.n	8013ee8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013eda:	f7ff f947 	bl	801316c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013ede:	68f9      	ldr	r1, [r7, #12]
 8013ee0:	6878      	ldr	r0, [r7, #4]
 8013ee2:	f7ff ff81 	bl	8013de8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013ee6:	e024      	b.n	8013f32 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013ee8:	683b      	ldr	r3, [r7, #0]
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d008      	beq.n	8013f00 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013eee:	4b13      	ldr	r3, [pc, #76]	@ (8013f3c <prvProcessTimerOrBlockTask+0x90>)
 8013ef0:	681b      	ldr	r3, [r3, #0]
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	d101      	bne.n	8013efc <prvProcessTimerOrBlockTask+0x50>
 8013ef8:	2301      	movs	r3, #1
 8013efa:	e000      	b.n	8013efe <prvProcessTimerOrBlockTask+0x52>
 8013efc:	2300      	movs	r3, #0
 8013efe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013f00:	4b0f      	ldr	r3, [pc, #60]	@ (8013f40 <prvProcessTimerOrBlockTask+0x94>)
 8013f02:	6818      	ldr	r0, [r3, #0]
 8013f04:	687a      	ldr	r2, [r7, #4]
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	1ad3      	subs	r3, r2, r3
 8013f0a:	683a      	ldr	r2, [r7, #0]
 8013f0c:	4619      	mov	r1, r3
 8013f0e:	f7fe fe3d 	bl	8012b8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013f12:	f7ff f92b 	bl	801316c <xTaskResumeAll>
 8013f16:	4603      	mov	r3, r0
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d10a      	bne.n	8013f32 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013f1c:	4b09      	ldr	r3, [pc, #36]	@ (8013f44 <prvProcessTimerOrBlockTask+0x98>)
 8013f1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013f22:	601a      	str	r2, [r3, #0]
 8013f24:	f3bf 8f4f 	dsb	sy
 8013f28:	f3bf 8f6f 	isb	sy
}
 8013f2c:	e001      	b.n	8013f32 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013f2e:	f7ff f91d 	bl	801316c <xTaskResumeAll>
}
 8013f32:	bf00      	nop
 8013f34:	3710      	adds	r7, #16
 8013f36:	46bd      	mov	sp, r7
 8013f38:	bd80      	pop	{r7, pc}
 8013f3a:	bf00      	nop
 8013f3c:	20003024 	.word	0x20003024
 8013f40:	20003028 	.word	0x20003028
 8013f44:	e000ed04 	.word	0xe000ed04

08013f48 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013f48:	b480      	push	{r7}
 8013f4a:	b085      	sub	sp, #20
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013f50:	4b0e      	ldr	r3, [pc, #56]	@ (8013f8c <prvGetNextExpireTime+0x44>)
 8013f52:	681b      	ldr	r3, [r3, #0]
 8013f54:	681b      	ldr	r3, [r3, #0]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d101      	bne.n	8013f5e <prvGetNextExpireTime+0x16>
 8013f5a:	2201      	movs	r2, #1
 8013f5c:	e000      	b.n	8013f60 <prvGetNextExpireTime+0x18>
 8013f5e:	2200      	movs	r2, #0
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d105      	bne.n	8013f78 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013f6c:	4b07      	ldr	r3, [pc, #28]	@ (8013f8c <prvGetNextExpireTime+0x44>)
 8013f6e:	681b      	ldr	r3, [r3, #0]
 8013f70:	68db      	ldr	r3, [r3, #12]
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	60fb      	str	r3, [r7, #12]
 8013f76:	e001      	b.n	8013f7c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013f78:	2300      	movs	r3, #0
 8013f7a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013f7c:	68fb      	ldr	r3, [r7, #12]
}
 8013f7e:	4618      	mov	r0, r3
 8013f80:	3714      	adds	r7, #20
 8013f82:	46bd      	mov	sp, r7
 8013f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f88:	4770      	bx	lr
 8013f8a:	bf00      	nop
 8013f8c:	20003020 	.word	0x20003020

08013f90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013f90:	b580      	push	{r7, lr}
 8013f92:	b084      	sub	sp, #16
 8013f94:	af00      	add	r7, sp, #0
 8013f96:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013f98:	f7ff f986 	bl	80132a8 <xTaskGetTickCount>
 8013f9c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8013f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8013fcc <prvSampleTimeNow+0x3c>)
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	68fa      	ldr	r2, [r7, #12]
 8013fa4:	429a      	cmp	r2, r3
 8013fa6:	d205      	bcs.n	8013fb4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013fa8:	f000 f93a 	bl	8014220 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	2201      	movs	r2, #1
 8013fb0:	601a      	str	r2, [r3, #0]
 8013fb2:	e002      	b.n	8013fba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	2200      	movs	r2, #0
 8013fb8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013fba:	4a04      	ldr	r2, [pc, #16]	@ (8013fcc <prvSampleTimeNow+0x3c>)
 8013fbc:	68fb      	ldr	r3, [r7, #12]
 8013fbe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013fc0:	68fb      	ldr	r3, [r7, #12]
}
 8013fc2:	4618      	mov	r0, r3
 8013fc4:	3710      	adds	r7, #16
 8013fc6:	46bd      	mov	sp, r7
 8013fc8:	bd80      	pop	{r7, pc}
 8013fca:	bf00      	nop
 8013fcc:	20003030 	.word	0x20003030

08013fd0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013fd0:	b580      	push	{r7, lr}
 8013fd2:	b086      	sub	sp, #24
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	60f8      	str	r0, [r7, #12]
 8013fd8:	60b9      	str	r1, [r7, #8]
 8013fda:	607a      	str	r2, [r7, #4]
 8013fdc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013fde:	2300      	movs	r3, #0
 8013fe0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013fe2:	68fb      	ldr	r3, [r7, #12]
 8013fe4:	68ba      	ldr	r2, [r7, #8]
 8013fe6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013fe8:	68fb      	ldr	r3, [r7, #12]
 8013fea:	68fa      	ldr	r2, [r7, #12]
 8013fec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013fee:	68ba      	ldr	r2, [r7, #8]
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	429a      	cmp	r2, r3
 8013ff4:	d812      	bhi.n	801401c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013ff6:	687a      	ldr	r2, [r7, #4]
 8013ff8:	683b      	ldr	r3, [r7, #0]
 8013ffa:	1ad2      	subs	r2, r2, r3
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	699b      	ldr	r3, [r3, #24]
 8014000:	429a      	cmp	r2, r3
 8014002:	d302      	bcc.n	801400a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8014004:	2301      	movs	r3, #1
 8014006:	617b      	str	r3, [r7, #20]
 8014008:	e01b      	b.n	8014042 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801400a:	4b10      	ldr	r3, [pc, #64]	@ (801404c <prvInsertTimerInActiveList+0x7c>)
 801400c:	681a      	ldr	r2, [r3, #0]
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	3304      	adds	r3, #4
 8014012:	4619      	mov	r1, r3
 8014014:	4610      	mov	r0, r2
 8014016:	f7fe f890 	bl	801213a <vListInsert>
 801401a:	e012      	b.n	8014042 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801401c:	687a      	ldr	r2, [r7, #4]
 801401e:	683b      	ldr	r3, [r7, #0]
 8014020:	429a      	cmp	r2, r3
 8014022:	d206      	bcs.n	8014032 <prvInsertTimerInActiveList+0x62>
 8014024:	68ba      	ldr	r2, [r7, #8]
 8014026:	683b      	ldr	r3, [r7, #0]
 8014028:	429a      	cmp	r2, r3
 801402a:	d302      	bcc.n	8014032 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801402c:	2301      	movs	r3, #1
 801402e:	617b      	str	r3, [r7, #20]
 8014030:	e007      	b.n	8014042 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014032:	4b07      	ldr	r3, [pc, #28]	@ (8014050 <prvInsertTimerInActiveList+0x80>)
 8014034:	681a      	ldr	r2, [r3, #0]
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	3304      	adds	r3, #4
 801403a:	4619      	mov	r1, r3
 801403c:	4610      	mov	r0, r2
 801403e:	f7fe f87c 	bl	801213a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8014042:	697b      	ldr	r3, [r7, #20]
}
 8014044:	4618      	mov	r0, r3
 8014046:	3718      	adds	r7, #24
 8014048:	46bd      	mov	sp, r7
 801404a:	bd80      	pop	{r7, pc}
 801404c:	20003024 	.word	0x20003024
 8014050:	20003020 	.word	0x20003020

08014054 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8014054:	b580      	push	{r7, lr}
 8014056:	b08e      	sub	sp, #56	@ 0x38
 8014058:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801405a:	e0ce      	b.n	80141fa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	2b00      	cmp	r3, #0
 8014060:	da19      	bge.n	8014096 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8014062:	1d3b      	adds	r3, r7, #4
 8014064:	3304      	adds	r3, #4
 8014066:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8014068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801406a:	2b00      	cmp	r3, #0
 801406c:	d10b      	bne.n	8014086 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801406e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014072:	f383 8811 	msr	BASEPRI, r3
 8014076:	f3bf 8f6f 	isb	sy
 801407a:	f3bf 8f4f 	dsb	sy
 801407e:	61fb      	str	r3, [r7, #28]
}
 8014080:	bf00      	nop
 8014082:	bf00      	nop
 8014084:	e7fd      	b.n	8014082 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014088:	681b      	ldr	r3, [r3, #0]
 801408a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801408c:	6850      	ldr	r0, [r2, #4]
 801408e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014090:	6892      	ldr	r2, [r2, #8]
 8014092:	4611      	mov	r1, r2
 8014094:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	2b00      	cmp	r3, #0
 801409a:	f2c0 80ae 	blt.w	80141fa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801409e:	68fb      	ldr	r3, [r7, #12]
 80140a0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80140a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140a4:	695b      	ldr	r3, [r3, #20]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d004      	beq.n	80140b4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80140aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140ac:	3304      	adds	r3, #4
 80140ae:	4618      	mov	r0, r3
 80140b0:	f7fe f87c 	bl	80121ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80140b4:	463b      	mov	r3, r7
 80140b6:	4618      	mov	r0, r3
 80140b8:	f7ff ff6a 	bl	8013f90 <prvSampleTimeNow>
 80140bc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	2b09      	cmp	r3, #9
 80140c2:	f200 8097 	bhi.w	80141f4 <prvProcessReceivedCommands+0x1a0>
 80140c6:	a201      	add	r2, pc, #4	@ (adr r2, 80140cc <prvProcessReceivedCommands+0x78>)
 80140c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140cc:	080140f5 	.word	0x080140f5
 80140d0:	080140f5 	.word	0x080140f5
 80140d4:	080140f5 	.word	0x080140f5
 80140d8:	0801416b 	.word	0x0801416b
 80140dc:	0801417f 	.word	0x0801417f
 80140e0:	080141cb 	.word	0x080141cb
 80140e4:	080140f5 	.word	0x080140f5
 80140e8:	080140f5 	.word	0x080140f5
 80140ec:	0801416b 	.word	0x0801416b
 80140f0:	0801417f 	.word	0x0801417f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80140f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80140fa:	f043 0301 	orr.w	r3, r3, #1
 80140fe:	b2da      	uxtb	r2, r3
 8014100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014102:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8014106:	68ba      	ldr	r2, [r7, #8]
 8014108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801410a:	699b      	ldr	r3, [r3, #24]
 801410c:	18d1      	adds	r1, r2, r3
 801410e:	68bb      	ldr	r3, [r7, #8]
 8014110:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014112:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014114:	f7ff ff5c 	bl	8013fd0 <prvInsertTimerInActiveList>
 8014118:	4603      	mov	r3, r0
 801411a:	2b00      	cmp	r3, #0
 801411c:	d06c      	beq.n	80141f8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801411e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014120:	6a1b      	ldr	r3, [r3, #32]
 8014122:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014124:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014128:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801412c:	f003 0304 	and.w	r3, r3, #4
 8014130:	2b00      	cmp	r3, #0
 8014132:	d061      	beq.n	80141f8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8014134:	68ba      	ldr	r2, [r7, #8]
 8014136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014138:	699b      	ldr	r3, [r3, #24]
 801413a:	441a      	add	r2, r3
 801413c:	2300      	movs	r3, #0
 801413e:	9300      	str	r3, [sp, #0]
 8014140:	2300      	movs	r3, #0
 8014142:	2100      	movs	r1, #0
 8014144:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014146:	f7ff fe01 	bl	8013d4c <xTimerGenericCommand>
 801414a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801414c:	6a3b      	ldr	r3, [r7, #32]
 801414e:	2b00      	cmp	r3, #0
 8014150:	d152      	bne.n	80141f8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8014152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014156:	f383 8811 	msr	BASEPRI, r3
 801415a:	f3bf 8f6f 	isb	sy
 801415e:	f3bf 8f4f 	dsb	sy
 8014162:	61bb      	str	r3, [r7, #24]
}
 8014164:	bf00      	nop
 8014166:	bf00      	nop
 8014168:	e7fd      	b.n	8014166 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801416a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801416c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014170:	f023 0301 	bic.w	r3, r3, #1
 8014174:	b2da      	uxtb	r2, r3
 8014176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014178:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801417c:	e03d      	b.n	80141fa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801417e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014180:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014184:	f043 0301 	orr.w	r3, r3, #1
 8014188:	b2da      	uxtb	r2, r3
 801418a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801418c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014190:	68ba      	ldr	r2, [r7, #8]
 8014192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014194:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014198:	699b      	ldr	r3, [r3, #24]
 801419a:	2b00      	cmp	r3, #0
 801419c:	d10b      	bne.n	80141b6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801419e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141a2:	f383 8811 	msr	BASEPRI, r3
 80141a6:	f3bf 8f6f 	isb	sy
 80141aa:	f3bf 8f4f 	dsb	sy
 80141ae:	617b      	str	r3, [r7, #20]
}
 80141b0:	bf00      	nop
 80141b2:	bf00      	nop
 80141b4:	e7fd      	b.n	80141b2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80141b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141b8:	699a      	ldr	r2, [r3, #24]
 80141ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141bc:	18d1      	adds	r1, r2, r3
 80141be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80141c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80141c4:	f7ff ff04 	bl	8013fd0 <prvInsertTimerInActiveList>
					break;
 80141c8:	e017      	b.n	80141fa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80141ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80141d0:	f003 0302 	and.w	r3, r3, #2
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d103      	bne.n	80141e0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80141d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80141da:	f000 fc05 	bl	80149e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80141de:	e00c      	b.n	80141fa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80141e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80141e6:	f023 0301 	bic.w	r3, r3, #1
 80141ea:	b2da      	uxtb	r2, r3
 80141ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80141f2:	e002      	b.n	80141fa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80141f4:	bf00      	nop
 80141f6:	e000      	b.n	80141fa <prvProcessReceivedCommands+0x1a6>
					break;
 80141f8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80141fa:	4b08      	ldr	r3, [pc, #32]	@ (801421c <prvProcessReceivedCommands+0x1c8>)
 80141fc:	681b      	ldr	r3, [r3, #0]
 80141fe:	1d39      	adds	r1, r7, #4
 8014200:	2200      	movs	r2, #0
 8014202:	4618      	mov	r0, r3
 8014204:	f7fe faa6 	bl	8012754 <xQueueReceive>
 8014208:	4603      	mov	r3, r0
 801420a:	2b00      	cmp	r3, #0
 801420c:	f47f af26 	bne.w	801405c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8014210:	bf00      	nop
 8014212:	bf00      	nop
 8014214:	3730      	adds	r7, #48	@ 0x30
 8014216:	46bd      	mov	sp, r7
 8014218:	bd80      	pop	{r7, pc}
 801421a:	bf00      	nop
 801421c:	20003028 	.word	0x20003028

08014220 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8014220:	b580      	push	{r7, lr}
 8014222:	b088      	sub	sp, #32
 8014224:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014226:	e049      	b.n	80142bc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014228:	4b2e      	ldr	r3, [pc, #184]	@ (80142e4 <prvSwitchTimerLists+0xc4>)
 801422a:	681b      	ldr	r3, [r3, #0]
 801422c:	68db      	ldr	r3, [r3, #12]
 801422e:	681b      	ldr	r3, [r3, #0]
 8014230:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014232:	4b2c      	ldr	r3, [pc, #176]	@ (80142e4 <prvSwitchTimerLists+0xc4>)
 8014234:	681b      	ldr	r3, [r3, #0]
 8014236:	68db      	ldr	r3, [r3, #12]
 8014238:	68db      	ldr	r3, [r3, #12]
 801423a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	3304      	adds	r3, #4
 8014240:	4618      	mov	r0, r3
 8014242:	f7fd ffb3 	bl	80121ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	6a1b      	ldr	r3, [r3, #32]
 801424a:	68f8      	ldr	r0, [r7, #12]
 801424c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801424e:	68fb      	ldr	r3, [r7, #12]
 8014250:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014254:	f003 0304 	and.w	r3, r3, #4
 8014258:	2b00      	cmp	r3, #0
 801425a:	d02f      	beq.n	80142bc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	699b      	ldr	r3, [r3, #24]
 8014260:	693a      	ldr	r2, [r7, #16]
 8014262:	4413      	add	r3, r2
 8014264:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014266:	68ba      	ldr	r2, [r7, #8]
 8014268:	693b      	ldr	r3, [r7, #16]
 801426a:	429a      	cmp	r2, r3
 801426c:	d90e      	bls.n	801428c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801426e:	68fb      	ldr	r3, [r7, #12]
 8014270:	68ba      	ldr	r2, [r7, #8]
 8014272:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014274:	68fb      	ldr	r3, [r7, #12]
 8014276:	68fa      	ldr	r2, [r7, #12]
 8014278:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801427a:	4b1a      	ldr	r3, [pc, #104]	@ (80142e4 <prvSwitchTimerLists+0xc4>)
 801427c:	681a      	ldr	r2, [r3, #0]
 801427e:	68fb      	ldr	r3, [r7, #12]
 8014280:	3304      	adds	r3, #4
 8014282:	4619      	mov	r1, r3
 8014284:	4610      	mov	r0, r2
 8014286:	f7fd ff58 	bl	801213a <vListInsert>
 801428a:	e017      	b.n	80142bc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801428c:	2300      	movs	r3, #0
 801428e:	9300      	str	r3, [sp, #0]
 8014290:	2300      	movs	r3, #0
 8014292:	693a      	ldr	r2, [r7, #16]
 8014294:	2100      	movs	r1, #0
 8014296:	68f8      	ldr	r0, [r7, #12]
 8014298:	f7ff fd58 	bl	8013d4c <xTimerGenericCommand>
 801429c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d10b      	bne.n	80142bc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80142a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142a8:	f383 8811 	msr	BASEPRI, r3
 80142ac:	f3bf 8f6f 	isb	sy
 80142b0:	f3bf 8f4f 	dsb	sy
 80142b4:	603b      	str	r3, [r7, #0]
}
 80142b6:	bf00      	nop
 80142b8:	bf00      	nop
 80142ba:	e7fd      	b.n	80142b8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80142bc:	4b09      	ldr	r3, [pc, #36]	@ (80142e4 <prvSwitchTimerLists+0xc4>)
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d1b0      	bne.n	8014228 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80142c6:	4b07      	ldr	r3, [pc, #28]	@ (80142e4 <prvSwitchTimerLists+0xc4>)
 80142c8:	681b      	ldr	r3, [r3, #0]
 80142ca:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80142cc:	4b06      	ldr	r3, [pc, #24]	@ (80142e8 <prvSwitchTimerLists+0xc8>)
 80142ce:	681b      	ldr	r3, [r3, #0]
 80142d0:	4a04      	ldr	r2, [pc, #16]	@ (80142e4 <prvSwitchTimerLists+0xc4>)
 80142d2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80142d4:	4a04      	ldr	r2, [pc, #16]	@ (80142e8 <prvSwitchTimerLists+0xc8>)
 80142d6:	697b      	ldr	r3, [r7, #20]
 80142d8:	6013      	str	r3, [r2, #0]
}
 80142da:	bf00      	nop
 80142dc:	3718      	adds	r7, #24
 80142de:	46bd      	mov	sp, r7
 80142e0:	bd80      	pop	{r7, pc}
 80142e2:	bf00      	nop
 80142e4:	20003020 	.word	0x20003020
 80142e8:	20003024 	.word	0x20003024

080142ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b082      	sub	sp, #8
 80142f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80142f2:	f000 f989 	bl	8014608 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80142f6:	4b15      	ldr	r3, [pc, #84]	@ (801434c <prvCheckForValidListAndQueue+0x60>)
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	d120      	bne.n	8014340 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80142fe:	4814      	ldr	r0, [pc, #80]	@ (8014350 <prvCheckForValidListAndQueue+0x64>)
 8014300:	f7fd feca 	bl	8012098 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8014304:	4813      	ldr	r0, [pc, #76]	@ (8014354 <prvCheckForValidListAndQueue+0x68>)
 8014306:	f7fd fec7 	bl	8012098 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801430a:	4b13      	ldr	r3, [pc, #76]	@ (8014358 <prvCheckForValidListAndQueue+0x6c>)
 801430c:	4a10      	ldr	r2, [pc, #64]	@ (8014350 <prvCheckForValidListAndQueue+0x64>)
 801430e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8014310:	4b12      	ldr	r3, [pc, #72]	@ (801435c <prvCheckForValidListAndQueue+0x70>)
 8014312:	4a10      	ldr	r2, [pc, #64]	@ (8014354 <prvCheckForValidListAndQueue+0x68>)
 8014314:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8014316:	2300      	movs	r3, #0
 8014318:	9300      	str	r3, [sp, #0]
 801431a:	4b11      	ldr	r3, [pc, #68]	@ (8014360 <prvCheckForValidListAndQueue+0x74>)
 801431c:	4a11      	ldr	r2, [pc, #68]	@ (8014364 <prvCheckForValidListAndQueue+0x78>)
 801431e:	2110      	movs	r1, #16
 8014320:	200a      	movs	r0, #10
 8014322:	f7fd ffd7 	bl	80122d4 <xQueueGenericCreateStatic>
 8014326:	4603      	mov	r3, r0
 8014328:	4a08      	ldr	r2, [pc, #32]	@ (801434c <prvCheckForValidListAndQueue+0x60>)
 801432a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801432c:	4b07      	ldr	r3, [pc, #28]	@ (801434c <prvCheckForValidListAndQueue+0x60>)
 801432e:	681b      	ldr	r3, [r3, #0]
 8014330:	2b00      	cmp	r3, #0
 8014332:	d005      	beq.n	8014340 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8014334:	4b05      	ldr	r3, [pc, #20]	@ (801434c <prvCheckForValidListAndQueue+0x60>)
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	490b      	ldr	r1, [pc, #44]	@ (8014368 <prvCheckForValidListAndQueue+0x7c>)
 801433a:	4618      	mov	r0, r3
 801433c:	f7fe fbfc 	bl	8012b38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014340:	f000 f994 	bl	801466c <vPortExitCritical>
}
 8014344:	bf00      	nop
 8014346:	46bd      	mov	sp, r7
 8014348:	bd80      	pop	{r7, pc}
 801434a:	bf00      	nop
 801434c:	20003028 	.word	0x20003028
 8014350:	20002ff8 	.word	0x20002ff8
 8014354:	2000300c 	.word	0x2000300c
 8014358:	20003020 	.word	0x20003020
 801435c:	20003024 	.word	0x20003024
 8014360:	200030d4 	.word	0x200030d4
 8014364:	20003034 	.word	0x20003034
 8014368:	0801778c 	.word	0x0801778c

0801436c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801436c:	b580      	push	{r7, lr}
 801436e:	b08a      	sub	sp, #40	@ 0x28
 8014370:	af00      	add	r7, sp, #0
 8014372:	60f8      	str	r0, [r7, #12]
 8014374:	60b9      	str	r1, [r7, #8]
 8014376:	607a      	str	r2, [r7, #4]
 8014378:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 801437a:	f06f 0301 	mvn.w	r3, #1
 801437e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8014380:	68fb      	ldr	r3, [r7, #12]
 8014382:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8014384:	68bb      	ldr	r3, [r7, #8]
 8014386:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801438c:	4b06      	ldr	r3, [pc, #24]	@ (80143a8 <xTimerPendFunctionCallFromISR+0x3c>)
 801438e:	6818      	ldr	r0, [r3, #0]
 8014390:	f107 0114 	add.w	r1, r7, #20
 8014394:	2300      	movs	r3, #0
 8014396:	683a      	ldr	r2, [r7, #0]
 8014398:	f7fe f93e 	bl	8012618 <xQueueGenericSendFromISR>
 801439c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 801439e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80143a0:	4618      	mov	r0, r3
 80143a2:	3728      	adds	r7, #40	@ 0x28
 80143a4:	46bd      	mov	sp, r7
 80143a6:	bd80      	pop	{r7, pc}
 80143a8:	20003028 	.word	0x20003028

080143ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80143ac:	b480      	push	{r7}
 80143ae:	b085      	sub	sp, #20
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	60f8      	str	r0, [r7, #12]
 80143b4:	60b9      	str	r1, [r7, #8]
 80143b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80143b8:	68fb      	ldr	r3, [r7, #12]
 80143ba:	3b04      	subs	r3, #4
 80143bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80143be:	68fb      	ldr	r3, [r7, #12]
 80143c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80143c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80143c6:	68fb      	ldr	r3, [r7, #12]
 80143c8:	3b04      	subs	r3, #4
 80143ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80143cc:	68bb      	ldr	r3, [r7, #8]
 80143ce:	f023 0201 	bic.w	r2, r3, #1
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80143d6:	68fb      	ldr	r3, [r7, #12]
 80143d8:	3b04      	subs	r3, #4
 80143da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80143dc:	4a0c      	ldr	r2, [pc, #48]	@ (8014410 <pxPortInitialiseStack+0x64>)
 80143de:	68fb      	ldr	r3, [r7, #12]
 80143e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80143e2:	68fb      	ldr	r3, [r7, #12]
 80143e4:	3b14      	subs	r3, #20
 80143e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80143e8:	687a      	ldr	r2, [r7, #4]
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80143ee:	68fb      	ldr	r3, [r7, #12]
 80143f0:	3b04      	subs	r3, #4
 80143f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80143f4:	68fb      	ldr	r3, [r7, #12]
 80143f6:	f06f 0202 	mvn.w	r2, #2
 80143fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80143fc:	68fb      	ldr	r3, [r7, #12]
 80143fe:	3b20      	subs	r3, #32
 8014400:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014402:	68fb      	ldr	r3, [r7, #12]
}
 8014404:	4618      	mov	r0, r3
 8014406:	3714      	adds	r7, #20
 8014408:	46bd      	mov	sp, r7
 801440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801440e:	4770      	bx	lr
 8014410:	08014415 	.word	0x08014415

08014414 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014414:	b480      	push	{r7}
 8014416:	b085      	sub	sp, #20
 8014418:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801441a:	2300      	movs	r3, #0
 801441c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801441e:	4b13      	ldr	r3, [pc, #76]	@ (801446c <prvTaskExitError+0x58>)
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014426:	d00b      	beq.n	8014440 <prvTaskExitError+0x2c>
	__asm volatile
 8014428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801442c:	f383 8811 	msr	BASEPRI, r3
 8014430:	f3bf 8f6f 	isb	sy
 8014434:	f3bf 8f4f 	dsb	sy
 8014438:	60fb      	str	r3, [r7, #12]
}
 801443a:	bf00      	nop
 801443c:	bf00      	nop
 801443e:	e7fd      	b.n	801443c <prvTaskExitError+0x28>
	__asm volatile
 8014440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014444:	f383 8811 	msr	BASEPRI, r3
 8014448:	f3bf 8f6f 	isb	sy
 801444c:	f3bf 8f4f 	dsb	sy
 8014450:	60bb      	str	r3, [r7, #8]
}
 8014452:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8014454:	bf00      	nop
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	2b00      	cmp	r3, #0
 801445a:	d0fc      	beq.n	8014456 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801445c:	bf00      	nop
 801445e:	bf00      	nop
 8014460:	3714      	adds	r7, #20
 8014462:	46bd      	mov	sp, r7
 8014464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014468:	4770      	bx	lr
 801446a:	bf00      	nop
 801446c:	2000005c 	.word	0x2000005c

08014470 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014470:	4b07      	ldr	r3, [pc, #28]	@ (8014490 <pxCurrentTCBConst2>)
 8014472:	6819      	ldr	r1, [r3, #0]
 8014474:	6808      	ldr	r0, [r1, #0]
 8014476:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801447a:	f380 8809 	msr	PSP, r0
 801447e:	f3bf 8f6f 	isb	sy
 8014482:	f04f 0000 	mov.w	r0, #0
 8014486:	f380 8811 	msr	BASEPRI, r0
 801448a:	4770      	bx	lr
 801448c:	f3af 8000 	nop.w

08014490 <pxCurrentTCBConst2>:
 8014490:	20002af8 	.word	0x20002af8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014494:	bf00      	nop
 8014496:	bf00      	nop

08014498 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014498:	4808      	ldr	r0, [pc, #32]	@ (80144bc <prvPortStartFirstTask+0x24>)
 801449a:	6800      	ldr	r0, [r0, #0]
 801449c:	6800      	ldr	r0, [r0, #0]
 801449e:	f380 8808 	msr	MSP, r0
 80144a2:	f04f 0000 	mov.w	r0, #0
 80144a6:	f380 8814 	msr	CONTROL, r0
 80144aa:	b662      	cpsie	i
 80144ac:	b661      	cpsie	f
 80144ae:	f3bf 8f4f 	dsb	sy
 80144b2:	f3bf 8f6f 	isb	sy
 80144b6:	df00      	svc	0
 80144b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80144ba:	bf00      	nop
 80144bc:	e000ed08 	.word	0xe000ed08

080144c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80144c0:	b580      	push	{r7, lr}
 80144c2:	b086      	sub	sp, #24
 80144c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80144c6:	4b47      	ldr	r3, [pc, #284]	@ (80145e4 <xPortStartScheduler+0x124>)
 80144c8:	681b      	ldr	r3, [r3, #0]
 80144ca:	4a47      	ldr	r2, [pc, #284]	@ (80145e8 <xPortStartScheduler+0x128>)
 80144cc:	4293      	cmp	r3, r2
 80144ce:	d10b      	bne.n	80144e8 <xPortStartScheduler+0x28>
	__asm volatile
 80144d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144d4:	f383 8811 	msr	BASEPRI, r3
 80144d8:	f3bf 8f6f 	isb	sy
 80144dc:	f3bf 8f4f 	dsb	sy
 80144e0:	60fb      	str	r3, [r7, #12]
}
 80144e2:	bf00      	nop
 80144e4:	bf00      	nop
 80144e6:	e7fd      	b.n	80144e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80144e8:	4b3e      	ldr	r3, [pc, #248]	@ (80145e4 <xPortStartScheduler+0x124>)
 80144ea:	681b      	ldr	r3, [r3, #0]
 80144ec:	4a3f      	ldr	r2, [pc, #252]	@ (80145ec <xPortStartScheduler+0x12c>)
 80144ee:	4293      	cmp	r3, r2
 80144f0:	d10b      	bne.n	801450a <xPortStartScheduler+0x4a>
	__asm volatile
 80144f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144f6:	f383 8811 	msr	BASEPRI, r3
 80144fa:	f3bf 8f6f 	isb	sy
 80144fe:	f3bf 8f4f 	dsb	sy
 8014502:	613b      	str	r3, [r7, #16]
}
 8014504:	bf00      	nop
 8014506:	bf00      	nop
 8014508:	e7fd      	b.n	8014506 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801450a:	4b39      	ldr	r3, [pc, #228]	@ (80145f0 <xPortStartScheduler+0x130>)
 801450c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801450e:	697b      	ldr	r3, [r7, #20]
 8014510:	781b      	ldrb	r3, [r3, #0]
 8014512:	b2db      	uxtb	r3, r3
 8014514:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014516:	697b      	ldr	r3, [r7, #20]
 8014518:	22ff      	movs	r2, #255	@ 0xff
 801451a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801451c:	697b      	ldr	r3, [r7, #20]
 801451e:	781b      	ldrb	r3, [r3, #0]
 8014520:	b2db      	uxtb	r3, r3
 8014522:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014524:	78fb      	ldrb	r3, [r7, #3]
 8014526:	b2db      	uxtb	r3, r3
 8014528:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801452c:	b2da      	uxtb	r2, r3
 801452e:	4b31      	ldr	r3, [pc, #196]	@ (80145f4 <xPortStartScheduler+0x134>)
 8014530:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014532:	4b31      	ldr	r3, [pc, #196]	@ (80145f8 <xPortStartScheduler+0x138>)
 8014534:	2207      	movs	r2, #7
 8014536:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014538:	e009      	b.n	801454e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801453a:	4b2f      	ldr	r3, [pc, #188]	@ (80145f8 <xPortStartScheduler+0x138>)
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	3b01      	subs	r3, #1
 8014540:	4a2d      	ldr	r2, [pc, #180]	@ (80145f8 <xPortStartScheduler+0x138>)
 8014542:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014544:	78fb      	ldrb	r3, [r7, #3]
 8014546:	b2db      	uxtb	r3, r3
 8014548:	005b      	lsls	r3, r3, #1
 801454a:	b2db      	uxtb	r3, r3
 801454c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801454e:	78fb      	ldrb	r3, [r7, #3]
 8014550:	b2db      	uxtb	r3, r3
 8014552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014556:	2b80      	cmp	r3, #128	@ 0x80
 8014558:	d0ef      	beq.n	801453a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801455a:	4b27      	ldr	r3, [pc, #156]	@ (80145f8 <xPortStartScheduler+0x138>)
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	f1c3 0307 	rsb	r3, r3, #7
 8014562:	2b04      	cmp	r3, #4
 8014564:	d00b      	beq.n	801457e <xPortStartScheduler+0xbe>
	__asm volatile
 8014566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801456a:	f383 8811 	msr	BASEPRI, r3
 801456e:	f3bf 8f6f 	isb	sy
 8014572:	f3bf 8f4f 	dsb	sy
 8014576:	60bb      	str	r3, [r7, #8]
}
 8014578:	bf00      	nop
 801457a:	bf00      	nop
 801457c:	e7fd      	b.n	801457a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801457e:	4b1e      	ldr	r3, [pc, #120]	@ (80145f8 <xPortStartScheduler+0x138>)
 8014580:	681b      	ldr	r3, [r3, #0]
 8014582:	021b      	lsls	r3, r3, #8
 8014584:	4a1c      	ldr	r2, [pc, #112]	@ (80145f8 <xPortStartScheduler+0x138>)
 8014586:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014588:	4b1b      	ldr	r3, [pc, #108]	@ (80145f8 <xPortStartScheduler+0x138>)
 801458a:	681b      	ldr	r3, [r3, #0]
 801458c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014590:	4a19      	ldr	r2, [pc, #100]	@ (80145f8 <xPortStartScheduler+0x138>)
 8014592:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	b2da      	uxtb	r2, r3
 8014598:	697b      	ldr	r3, [r7, #20]
 801459a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801459c:	4b17      	ldr	r3, [pc, #92]	@ (80145fc <xPortStartScheduler+0x13c>)
 801459e:	681b      	ldr	r3, [r3, #0]
 80145a0:	4a16      	ldr	r2, [pc, #88]	@ (80145fc <xPortStartScheduler+0x13c>)
 80145a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80145a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80145a8:	4b14      	ldr	r3, [pc, #80]	@ (80145fc <xPortStartScheduler+0x13c>)
 80145aa:	681b      	ldr	r3, [r3, #0]
 80145ac:	4a13      	ldr	r2, [pc, #76]	@ (80145fc <xPortStartScheduler+0x13c>)
 80145ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80145b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80145b4:	f000 f8da 	bl	801476c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80145b8:	4b11      	ldr	r3, [pc, #68]	@ (8014600 <xPortStartScheduler+0x140>)
 80145ba:	2200      	movs	r2, #0
 80145bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80145be:	f000 f8f9 	bl	80147b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80145c2:	4b10      	ldr	r3, [pc, #64]	@ (8014604 <xPortStartScheduler+0x144>)
 80145c4:	681b      	ldr	r3, [r3, #0]
 80145c6:	4a0f      	ldr	r2, [pc, #60]	@ (8014604 <xPortStartScheduler+0x144>)
 80145c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80145cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80145ce:	f7ff ff63 	bl	8014498 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80145d2:	f7fe ff33 	bl	801343c <vTaskSwitchContext>
	prvTaskExitError();
 80145d6:	f7ff ff1d 	bl	8014414 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80145da:	2300      	movs	r3, #0
}
 80145dc:	4618      	mov	r0, r3
 80145de:	3718      	adds	r7, #24
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bd80      	pop	{r7, pc}
 80145e4:	e000ed00 	.word	0xe000ed00
 80145e8:	410fc271 	.word	0x410fc271
 80145ec:	410fc270 	.word	0x410fc270
 80145f0:	e000e400 	.word	0xe000e400
 80145f4:	20003124 	.word	0x20003124
 80145f8:	20003128 	.word	0x20003128
 80145fc:	e000ed20 	.word	0xe000ed20
 8014600:	2000005c 	.word	0x2000005c
 8014604:	e000ef34 	.word	0xe000ef34

08014608 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014608:	b480      	push	{r7}
 801460a:	b083      	sub	sp, #12
 801460c:	af00      	add	r7, sp, #0
	__asm volatile
 801460e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014612:	f383 8811 	msr	BASEPRI, r3
 8014616:	f3bf 8f6f 	isb	sy
 801461a:	f3bf 8f4f 	dsb	sy
 801461e:	607b      	str	r3, [r7, #4]
}
 8014620:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014622:	4b10      	ldr	r3, [pc, #64]	@ (8014664 <vPortEnterCritical+0x5c>)
 8014624:	681b      	ldr	r3, [r3, #0]
 8014626:	3301      	adds	r3, #1
 8014628:	4a0e      	ldr	r2, [pc, #56]	@ (8014664 <vPortEnterCritical+0x5c>)
 801462a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801462c:	4b0d      	ldr	r3, [pc, #52]	@ (8014664 <vPortEnterCritical+0x5c>)
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	2b01      	cmp	r3, #1
 8014632:	d110      	bne.n	8014656 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014634:	4b0c      	ldr	r3, [pc, #48]	@ (8014668 <vPortEnterCritical+0x60>)
 8014636:	681b      	ldr	r3, [r3, #0]
 8014638:	b2db      	uxtb	r3, r3
 801463a:	2b00      	cmp	r3, #0
 801463c:	d00b      	beq.n	8014656 <vPortEnterCritical+0x4e>
	__asm volatile
 801463e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014642:	f383 8811 	msr	BASEPRI, r3
 8014646:	f3bf 8f6f 	isb	sy
 801464a:	f3bf 8f4f 	dsb	sy
 801464e:	603b      	str	r3, [r7, #0]
}
 8014650:	bf00      	nop
 8014652:	bf00      	nop
 8014654:	e7fd      	b.n	8014652 <vPortEnterCritical+0x4a>
	}
}
 8014656:	bf00      	nop
 8014658:	370c      	adds	r7, #12
 801465a:	46bd      	mov	sp, r7
 801465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014660:	4770      	bx	lr
 8014662:	bf00      	nop
 8014664:	2000005c 	.word	0x2000005c
 8014668:	e000ed04 	.word	0xe000ed04

0801466c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801466c:	b480      	push	{r7}
 801466e:	b083      	sub	sp, #12
 8014670:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014672:	4b12      	ldr	r3, [pc, #72]	@ (80146bc <vPortExitCritical+0x50>)
 8014674:	681b      	ldr	r3, [r3, #0]
 8014676:	2b00      	cmp	r3, #0
 8014678:	d10b      	bne.n	8014692 <vPortExitCritical+0x26>
	__asm volatile
 801467a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801467e:	f383 8811 	msr	BASEPRI, r3
 8014682:	f3bf 8f6f 	isb	sy
 8014686:	f3bf 8f4f 	dsb	sy
 801468a:	607b      	str	r3, [r7, #4]
}
 801468c:	bf00      	nop
 801468e:	bf00      	nop
 8014690:	e7fd      	b.n	801468e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014692:	4b0a      	ldr	r3, [pc, #40]	@ (80146bc <vPortExitCritical+0x50>)
 8014694:	681b      	ldr	r3, [r3, #0]
 8014696:	3b01      	subs	r3, #1
 8014698:	4a08      	ldr	r2, [pc, #32]	@ (80146bc <vPortExitCritical+0x50>)
 801469a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801469c:	4b07      	ldr	r3, [pc, #28]	@ (80146bc <vPortExitCritical+0x50>)
 801469e:	681b      	ldr	r3, [r3, #0]
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	d105      	bne.n	80146b0 <vPortExitCritical+0x44>
 80146a4:	2300      	movs	r3, #0
 80146a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80146a8:	683b      	ldr	r3, [r7, #0]
 80146aa:	f383 8811 	msr	BASEPRI, r3
}
 80146ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80146b0:	bf00      	nop
 80146b2:	370c      	adds	r7, #12
 80146b4:	46bd      	mov	sp, r7
 80146b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ba:	4770      	bx	lr
 80146bc:	2000005c 	.word	0x2000005c

080146c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80146c0:	f3ef 8009 	mrs	r0, PSP
 80146c4:	f3bf 8f6f 	isb	sy
 80146c8:	4b15      	ldr	r3, [pc, #84]	@ (8014720 <pxCurrentTCBConst>)
 80146ca:	681a      	ldr	r2, [r3, #0]
 80146cc:	f01e 0f10 	tst.w	lr, #16
 80146d0:	bf08      	it	eq
 80146d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80146d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146da:	6010      	str	r0, [r2, #0]
 80146dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80146e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80146e4:	f380 8811 	msr	BASEPRI, r0
 80146e8:	f3bf 8f4f 	dsb	sy
 80146ec:	f3bf 8f6f 	isb	sy
 80146f0:	f7fe fea4 	bl	801343c <vTaskSwitchContext>
 80146f4:	f04f 0000 	mov.w	r0, #0
 80146f8:	f380 8811 	msr	BASEPRI, r0
 80146fc:	bc09      	pop	{r0, r3}
 80146fe:	6819      	ldr	r1, [r3, #0]
 8014700:	6808      	ldr	r0, [r1, #0]
 8014702:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014706:	f01e 0f10 	tst.w	lr, #16
 801470a:	bf08      	it	eq
 801470c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014710:	f380 8809 	msr	PSP, r0
 8014714:	f3bf 8f6f 	isb	sy
 8014718:	4770      	bx	lr
 801471a:	bf00      	nop
 801471c:	f3af 8000 	nop.w

08014720 <pxCurrentTCBConst>:
 8014720:	20002af8 	.word	0x20002af8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014724:	bf00      	nop
 8014726:	bf00      	nop

08014728 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014728:	b580      	push	{r7, lr}
 801472a:	b082      	sub	sp, #8
 801472c:	af00      	add	r7, sp, #0
	__asm volatile
 801472e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014732:	f383 8811 	msr	BASEPRI, r3
 8014736:	f3bf 8f6f 	isb	sy
 801473a:	f3bf 8f4f 	dsb	sy
 801473e:	607b      	str	r3, [r7, #4]
}
 8014740:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014742:	f7fe fdc1 	bl	80132c8 <xTaskIncrementTick>
 8014746:	4603      	mov	r3, r0
 8014748:	2b00      	cmp	r3, #0
 801474a:	d003      	beq.n	8014754 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801474c:	4b06      	ldr	r3, [pc, #24]	@ (8014768 <xPortSysTickHandler+0x40>)
 801474e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014752:	601a      	str	r2, [r3, #0]
 8014754:	2300      	movs	r3, #0
 8014756:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014758:	683b      	ldr	r3, [r7, #0]
 801475a:	f383 8811 	msr	BASEPRI, r3
}
 801475e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014760:	bf00      	nop
 8014762:	3708      	adds	r7, #8
 8014764:	46bd      	mov	sp, r7
 8014766:	bd80      	pop	{r7, pc}
 8014768:	e000ed04 	.word	0xe000ed04

0801476c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801476c:	b480      	push	{r7}
 801476e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014770:	4b0b      	ldr	r3, [pc, #44]	@ (80147a0 <vPortSetupTimerInterrupt+0x34>)
 8014772:	2200      	movs	r2, #0
 8014774:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014776:	4b0b      	ldr	r3, [pc, #44]	@ (80147a4 <vPortSetupTimerInterrupt+0x38>)
 8014778:	2200      	movs	r2, #0
 801477a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801477c:	4b0a      	ldr	r3, [pc, #40]	@ (80147a8 <vPortSetupTimerInterrupt+0x3c>)
 801477e:	681b      	ldr	r3, [r3, #0]
 8014780:	4a0a      	ldr	r2, [pc, #40]	@ (80147ac <vPortSetupTimerInterrupt+0x40>)
 8014782:	fba2 2303 	umull	r2, r3, r2, r3
 8014786:	099b      	lsrs	r3, r3, #6
 8014788:	4a09      	ldr	r2, [pc, #36]	@ (80147b0 <vPortSetupTimerInterrupt+0x44>)
 801478a:	3b01      	subs	r3, #1
 801478c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801478e:	4b04      	ldr	r3, [pc, #16]	@ (80147a0 <vPortSetupTimerInterrupt+0x34>)
 8014790:	2207      	movs	r2, #7
 8014792:	601a      	str	r2, [r3, #0]
}
 8014794:	bf00      	nop
 8014796:	46bd      	mov	sp, r7
 8014798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801479c:	4770      	bx	lr
 801479e:	bf00      	nop
 80147a0:	e000e010 	.word	0xe000e010
 80147a4:	e000e018 	.word	0xe000e018
 80147a8:	20000050 	.word	0x20000050
 80147ac:	10624dd3 	.word	0x10624dd3
 80147b0:	e000e014 	.word	0xe000e014

080147b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80147b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80147c4 <vPortEnableVFP+0x10>
 80147b8:	6801      	ldr	r1, [r0, #0]
 80147ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80147be:	6001      	str	r1, [r0, #0]
 80147c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80147c2:	bf00      	nop
 80147c4:	e000ed88 	.word	0xe000ed88

080147c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80147c8:	b480      	push	{r7}
 80147ca:	b085      	sub	sp, #20
 80147cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80147ce:	f3ef 8305 	mrs	r3, IPSR
 80147d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	2b0f      	cmp	r3, #15
 80147d8:	d915      	bls.n	8014806 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80147da:	4a18      	ldr	r2, [pc, #96]	@ (801483c <vPortValidateInterruptPriority+0x74>)
 80147dc:	68fb      	ldr	r3, [r7, #12]
 80147de:	4413      	add	r3, r2
 80147e0:	781b      	ldrb	r3, [r3, #0]
 80147e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80147e4:	4b16      	ldr	r3, [pc, #88]	@ (8014840 <vPortValidateInterruptPriority+0x78>)
 80147e6:	781b      	ldrb	r3, [r3, #0]
 80147e8:	7afa      	ldrb	r2, [r7, #11]
 80147ea:	429a      	cmp	r2, r3
 80147ec:	d20b      	bcs.n	8014806 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80147ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147f2:	f383 8811 	msr	BASEPRI, r3
 80147f6:	f3bf 8f6f 	isb	sy
 80147fa:	f3bf 8f4f 	dsb	sy
 80147fe:	607b      	str	r3, [r7, #4]
}
 8014800:	bf00      	nop
 8014802:	bf00      	nop
 8014804:	e7fd      	b.n	8014802 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014806:	4b0f      	ldr	r3, [pc, #60]	@ (8014844 <vPortValidateInterruptPriority+0x7c>)
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801480e:	4b0e      	ldr	r3, [pc, #56]	@ (8014848 <vPortValidateInterruptPriority+0x80>)
 8014810:	681b      	ldr	r3, [r3, #0]
 8014812:	429a      	cmp	r2, r3
 8014814:	d90b      	bls.n	801482e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8014816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801481a:	f383 8811 	msr	BASEPRI, r3
 801481e:	f3bf 8f6f 	isb	sy
 8014822:	f3bf 8f4f 	dsb	sy
 8014826:	603b      	str	r3, [r7, #0]
}
 8014828:	bf00      	nop
 801482a:	bf00      	nop
 801482c:	e7fd      	b.n	801482a <vPortValidateInterruptPriority+0x62>
	}
 801482e:	bf00      	nop
 8014830:	3714      	adds	r7, #20
 8014832:	46bd      	mov	sp, r7
 8014834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014838:	4770      	bx	lr
 801483a:	bf00      	nop
 801483c:	e000e3f0 	.word	0xe000e3f0
 8014840:	20003124 	.word	0x20003124
 8014844:	e000ed0c 	.word	0xe000ed0c
 8014848:	20003128 	.word	0x20003128

0801484c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801484c:	b580      	push	{r7, lr}
 801484e:	b08a      	sub	sp, #40	@ 0x28
 8014850:	af00      	add	r7, sp, #0
 8014852:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014854:	2300      	movs	r3, #0
 8014856:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014858:	f7fe fc7a 	bl	8013150 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801485c:	4b5c      	ldr	r3, [pc, #368]	@ (80149d0 <pvPortMalloc+0x184>)
 801485e:	681b      	ldr	r3, [r3, #0]
 8014860:	2b00      	cmp	r3, #0
 8014862:	d101      	bne.n	8014868 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014864:	f000 f924 	bl	8014ab0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014868:	4b5a      	ldr	r3, [pc, #360]	@ (80149d4 <pvPortMalloc+0x188>)
 801486a:	681a      	ldr	r2, [r3, #0]
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	4013      	ands	r3, r2
 8014870:	2b00      	cmp	r3, #0
 8014872:	f040 8095 	bne.w	80149a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	2b00      	cmp	r3, #0
 801487a:	d01e      	beq.n	80148ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801487c:	2208      	movs	r2, #8
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	4413      	add	r3, r2
 8014882:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	f003 0307 	and.w	r3, r3, #7
 801488a:	2b00      	cmp	r3, #0
 801488c:	d015      	beq.n	80148ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	f023 0307 	bic.w	r3, r3, #7
 8014894:	3308      	adds	r3, #8
 8014896:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	f003 0307 	and.w	r3, r3, #7
 801489e:	2b00      	cmp	r3, #0
 80148a0:	d00b      	beq.n	80148ba <pvPortMalloc+0x6e>
	__asm volatile
 80148a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148a6:	f383 8811 	msr	BASEPRI, r3
 80148aa:	f3bf 8f6f 	isb	sy
 80148ae:	f3bf 8f4f 	dsb	sy
 80148b2:	617b      	str	r3, [r7, #20]
}
 80148b4:	bf00      	nop
 80148b6:	bf00      	nop
 80148b8:	e7fd      	b.n	80148b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80148ba:	687b      	ldr	r3, [r7, #4]
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d06f      	beq.n	80149a0 <pvPortMalloc+0x154>
 80148c0:	4b45      	ldr	r3, [pc, #276]	@ (80149d8 <pvPortMalloc+0x18c>)
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	687a      	ldr	r2, [r7, #4]
 80148c6:	429a      	cmp	r2, r3
 80148c8:	d86a      	bhi.n	80149a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80148ca:	4b44      	ldr	r3, [pc, #272]	@ (80149dc <pvPortMalloc+0x190>)
 80148cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80148ce:	4b43      	ldr	r3, [pc, #268]	@ (80149dc <pvPortMalloc+0x190>)
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80148d4:	e004      	b.n	80148e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80148d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80148da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148dc:	681b      	ldr	r3, [r3, #0]
 80148de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80148e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148e2:	685b      	ldr	r3, [r3, #4]
 80148e4:	687a      	ldr	r2, [r7, #4]
 80148e6:	429a      	cmp	r2, r3
 80148e8:	d903      	bls.n	80148f2 <pvPortMalloc+0xa6>
 80148ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148ec:	681b      	ldr	r3, [r3, #0]
 80148ee:	2b00      	cmp	r3, #0
 80148f0:	d1f1      	bne.n	80148d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80148f2:	4b37      	ldr	r3, [pc, #220]	@ (80149d0 <pvPortMalloc+0x184>)
 80148f4:	681b      	ldr	r3, [r3, #0]
 80148f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80148f8:	429a      	cmp	r2, r3
 80148fa:	d051      	beq.n	80149a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80148fc:	6a3b      	ldr	r3, [r7, #32]
 80148fe:	681b      	ldr	r3, [r3, #0]
 8014900:	2208      	movs	r2, #8
 8014902:	4413      	add	r3, r2
 8014904:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014908:	681a      	ldr	r2, [r3, #0]
 801490a:	6a3b      	ldr	r3, [r7, #32]
 801490c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801490e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014910:	685a      	ldr	r2, [r3, #4]
 8014912:	687b      	ldr	r3, [r7, #4]
 8014914:	1ad2      	subs	r2, r2, r3
 8014916:	2308      	movs	r3, #8
 8014918:	005b      	lsls	r3, r3, #1
 801491a:	429a      	cmp	r2, r3
 801491c:	d920      	bls.n	8014960 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801491e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	4413      	add	r3, r2
 8014924:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014926:	69bb      	ldr	r3, [r7, #24]
 8014928:	f003 0307 	and.w	r3, r3, #7
 801492c:	2b00      	cmp	r3, #0
 801492e:	d00b      	beq.n	8014948 <pvPortMalloc+0xfc>
	__asm volatile
 8014930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014934:	f383 8811 	msr	BASEPRI, r3
 8014938:	f3bf 8f6f 	isb	sy
 801493c:	f3bf 8f4f 	dsb	sy
 8014940:	613b      	str	r3, [r7, #16]
}
 8014942:	bf00      	nop
 8014944:	bf00      	nop
 8014946:	e7fd      	b.n	8014944 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801494a:	685a      	ldr	r2, [r3, #4]
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	1ad2      	subs	r2, r2, r3
 8014950:	69bb      	ldr	r3, [r7, #24]
 8014952:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014956:	687a      	ldr	r2, [r7, #4]
 8014958:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801495a:	69b8      	ldr	r0, [r7, #24]
 801495c:	f000 f90a 	bl	8014b74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014960:	4b1d      	ldr	r3, [pc, #116]	@ (80149d8 <pvPortMalloc+0x18c>)
 8014962:	681a      	ldr	r2, [r3, #0]
 8014964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014966:	685b      	ldr	r3, [r3, #4]
 8014968:	1ad3      	subs	r3, r2, r3
 801496a:	4a1b      	ldr	r2, [pc, #108]	@ (80149d8 <pvPortMalloc+0x18c>)
 801496c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801496e:	4b1a      	ldr	r3, [pc, #104]	@ (80149d8 <pvPortMalloc+0x18c>)
 8014970:	681a      	ldr	r2, [r3, #0]
 8014972:	4b1b      	ldr	r3, [pc, #108]	@ (80149e0 <pvPortMalloc+0x194>)
 8014974:	681b      	ldr	r3, [r3, #0]
 8014976:	429a      	cmp	r2, r3
 8014978:	d203      	bcs.n	8014982 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801497a:	4b17      	ldr	r3, [pc, #92]	@ (80149d8 <pvPortMalloc+0x18c>)
 801497c:	681b      	ldr	r3, [r3, #0]
 801497e:	4a18      	ldr	r2, [pc, #96]	@ (80149e0 <pvPortMalloc+0x194>)
 8014980:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8014982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014984:	685a      	ldr	r2, [r3, #4]
 8014986:	4b13      	ldr	r3, [pc, #76]	@ (80149d4 <pvPortMalloc+0x188>)
 8014988:	681b      	ldr	r3, [r3, #0]
 801498a:	431a      	orrs	r2, r3
 801498c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801498e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8014990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014992:	2200      	movs	r2, #0
 8014994:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8014996:	4b13      	ldr	r3, [pc, #76]	@ (80149e4 <pvPortMalloc+0x198>)
 8014998:	681b      	ldr	r3, [r3, #0]
 801499a:	3301      	adds	r3, #1
 801499c:	4a11      	ldr	r2, [pc, #68]	@ (80149e4 <pvPortMalloc+0x198>)
 801499e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80149a0:	f7fe fbe4 	bl	801316c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80149a4:	69fb      	ldr	r3, [r7, #28]
 80149a6:	f003 0307 	and.w	r3, r3, #7
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d00b      	beq.n	80149c6 <pvPortMalloc+0x17a>
	__asm volatile
 80149ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149b2:	f383 8811 	msr	BASEPRI, r3
 80149b6:	f3bf 8f6f 	isb	sy
 80149ba:	f3bf 8f4f 	dsb	sy
 80149be:	60fb      	str	r3, [r7, #12]
}
 80149c0:	bf00      	nop
 80149c2:	bf00      	nop
 80149c4:	e7fd      	b.n	80149c2 <pvPortMalloc+0x176>
	return pvReturn;
 80149c6:	69fb      	ldr	r3, [r7, #28]
}
 80149c8:	4618      	mov	r0, r3
 80149ca:	3728      	adds	r7, #40	@ 0x28
 80149cc:	46bd      	mov	sp, r7
 80149ce:	bd80      	pop	{r7, pc}
 80149d0:	20006d34 	.word	0x20006d34
 80149d4:	20006d48 	.word	0x20006d48
 80149d8:	20006d38 	.word	0x20006d38
 80149dc:	20006d2c 	.word	0x20006d2c
 80149e0:	20006d3c 	.word	0x20006d3c
 80149e4:	20006d40 	.word	0x20006d40

080149e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80149e8:	b580      	push	{r7, lr}
 80149ea:	b086      	sub	sp, #24
 80149ec:	af00      	add	r7, sp, #0
 80149ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80149f0:	687b      	ldr	r3, [r7, #4]
 80149f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d04f      	beq.n	8014a9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80149fa:	2308      	movs	r3, #8
 80149fc:	425b      	negs	r3, r3
 80149fe:	697a      	ldr	r2, [r7, #20]
 8014a00:	4413      	add	r3, r2
 8014a02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014a04:	697b      	ldr	r3, [r7, #20]
 8014a06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014a08:	693b      	ldr	r3, [r7, #16]
 8014a0a:	685a      	ldr	r2, [r3, #4]
 8014a0c:	4b25      	ldr	r3, [pc, #148]	@ (8014aa4 <vPortFree+0xbc>)
 8014a0e:	681b      	ldr	r3, [r3, #0]
 8014a10:	4013      	ands	r3, r2
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	d10b      	bne.n	8014a2e <vPortFree+0x46>
	__asm volatile
 8014a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a1a:	f383 8811 	msr	BASEPRI, r3
 8014a1e:	f3bf 8f6f 	isb	sy
 8014a22:	f3bf 8f4f 	dsb	sy
 8014a26:	60fb      	str	r3, [r7, #12]
}
 8014a28:	bf00      	nop
 8014a2a:	bf00      	nop
 8014a2c:	e7fd      	b.n	8014a2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014a2e:	693b      	ldr	r3, [r7, #16]
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d00b      	beq.n	8014a4e <vPortFree+0x66>
	__asm volatile
 8014a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a3a:	f383 8811 	msr	BASEPRI, r3
 8014a3e:	f3bf 8f6f 	isb	sy
 8014a42:	f3bf 8f4f 	dsb	sy
 8014a46:	60bb      	str	r3, [r7, #8]
}
 8014a48:	bf00      	nop
 8014a4a:	bf00      	nop
 8014a4c:	e7fd      	b.n	8014a4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014a4e:	693b      	ldr	r3, [r7, #16]
 8014a50:	685a      	ldr	r2, [r3, #4]
 8014a52:	4b14      	ldr	r3, [pc, #80]	@ (8014aa4 <vPortFree+0xbc>)
 8014a54:	681b      	ldr	r3, [r3, #0]
 8014a56:	4013      	ands	r3, r2
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	d01e      	beq.n	8014a9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014a5c:	693b      	ldr	r3, [r7, #16]
 8014a5e:	681b      	ldr	r3, [r3, #0]
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	d11a      	bne.n	8014a9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014a64:	693b      	ldr	r3, [r7, #16]
 8014a66:	685a      	ldr	r2, [r3, #4]
 8014a68:	4b0e      	ldr	r3, [pc, #56]	@ (8014aa4 <vPortFree+0xbc>)
 8014a6a:	681b      	ldr	r3, [r3, #0]
 8014a6c:	43db      	mvns	r3, r3
 8014a6e:	401a      	ands	r2, r3
 8014a70:	693b      	ldr	r3, [r7, #16]
 8014a72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014a74:	f7fe fb6c 	bl	8013150 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014a78:	693b      	ldr	r3, [r7, #16]
 8014a7a:	685a      	ldr	r2, [r3, #4]
 8014a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8014aa8 <vPortFree+0xc0>)
 8014a7e:	681b      	ldr	r3, [r3, #0]
 8014a80:	4413      	add	r3, r2
 8014a82:	4a09      	ldr	r2, [pc, #36]	@ (8014aa8 <vPortFree+0xc0>)
 8014a84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014a86:	6938      	ldr	r0, [r7, #16]
 8014a88:	f000 f874 	bl	8014b74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8014a8c:	4b07      	ldr	r3, [pc, #28]	@ (8014aac <vPortFree+0xc4>)
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	3301      	adds	r3, #1
 8014a92:	4a06      	ldr	r2, [pc, #24]	@ (8014aac <vPortFree+0xc4>)
 8014a94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8014a96:	f7fe fb69 	bl	801316c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014a9a:	bf00      	nop
 8014a9c:	3718      	adds	r7, #24
 8014a9e:	46bd      	mov	sp, r7
 8014aa0:	bd80      	pop	{r7, pc}
 8014aa2:	bf00      	nop
 8014aa4:	20006d48 	.word	0x20006d48
 8014aa8:	20006d38 	.word	0x20006d38
 8014aac:	20006d44 	.word	0x20006d44

08014ab0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014ab0:	b480      	push	{r7}
 8014ab2:	b085      	sub	sp, #20
 8014ab4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014ab6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8014aba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8014abc:	4b27      	ldr	r3, [pc, #156]	@ (8014b5c <prvHeapInit+0xac>)
 8014abe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014ac0:	68fb      	ldr	r3, [r7, #12]
 8014ac2:	f003 0307 	and.w	r3, r3, #7
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d00c      	beq.n	8014ae4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8014aca:	68fb      	ldr	r3, [r7, #12]
 8014acc:	3307      	adds	r3, #7
 8014ace:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	f023 0307 	bic.w	r3, r3, #7
 8014ad6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014ad8:	68ba      	ldr	r2, [r7, #8]
 8014ada:	68fb      	ldr	r3, [r7, #12]
 8014adc:	1ad3      	subs	r3, r2, r3
 8014ade:	4a1f      	ldr	r2, [pc, #124]	@ (8014b5c <prvHeapInit+0xac>)
 8014ae0:	4413      	add	r3, r2
 8014ae2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014ae4:	68fb      	ldr	r3, [r7, #12]
 8014ae6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8014b60 <prvHeapInit+0xb0>)
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014aee:	4b1c      	ldr	r3, [pc, #112]	@ (8014b60 <prvHeapInit+0xb0>)
 8014af0:	2200      	movs	r2, #0
 8014af2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	68ba      	ldr	r2, [r7, #8]
 8014af8:	4413      	add	r3, r2
 8014afa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014afc:	2208      	movs	r2, #8
 8014afe:	68fb      	ldr	r3, [r7, #12]
 8014b00:	1a9b      	subs	r3, r3, r2
 8014b02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014b04:	68fb      	ldr	r3, [r7, #12]
 8014b06:	f023 0307 	bic.w	r3, r3, #7
 8014b0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014b0c:	68fb      	ldr	r3, [r7, #12]
 8014b0e:	4a15      	ldr	r2, [pc, #84]	@ (8014b64 <prvHeapInit+0xb4>)
 8014b10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014b12:	4b14      	ldr	r3, [pc, #80]	@ (8014b64 <prvHeapInit+0xb4>)
 8014b14:	681b      	ldr	r3, [r3, #0]
 8014b16:	2200      	movs	r2, #0
 8014b18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014b1a:	4b12      	ldr	r3, [pc, #72]	@ (8014b64 <prvHeapInit+0xb4>)
 8014b1c:	681b      	ldr	r3, [r3, #0]
 8014b1e:	2200      	movs	r2, #0
 8014b20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014b26:	683b      	ldr	r3, [r7, #0]
 8014b28:	68fa      	ldr	r2, [r7, #12]
 8014b2a:	1ad2      	subs	r2, r2, r3
 8014b2c:	683b      	ldr	r3, [r7, #0]
 8014b2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014b30:	4b0c      	ldr	r3, [pc, #48]	@ (8014b64 <prvHeapInit+0xb4>)
 8014b32:	681a      	ldr	r2, [r3, #0]
 8014b34:	683b      	ldr	r3, [r7, #0]
 8014b36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014b38:	683b      	ldr	r3, [r7, #0]
 8014b3a:	685b      	ldr	r3, [r3, #4]
 8014b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8014b68 <prvHeapInit+0xb8>)
 8014b3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014b40:	683b      	ldr	r3, [r7, #0]
 8014b42:	685b      	ldr	r3, [r3, #4]
 8014b44:	4a09      	ldr	r2, [pc, #36]	@ (8014b6c <prvHeapInit+0xbc>)
 8014b46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014b48:	4b09      	ldr	r3, [pc, #36]	@ (8014b70 <prvHeapInit+0xc0>)
 8014b4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8014b4e:	601a      	str	r2, [r3, #0]
}
 8014b50:	bf00      	nop
 8014b52:	3714      	adds	r7, #20
 8014b54:	46bd      	mov	sp, r7
 8014b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b5a:	4770      	bx	lr
 8014b5c:	2000312c 	.word	0x2000312c
 8014b60:	20006d2c 	.word	0x20006d2c
 8014b64:	20006d34 	.word	0x20006d34
 8014b68:	20006d3c 	.word	0x20006d3c
 8014b6c:	20006d38 	.word	0x20006d38
 8014b70:	20006d48 	.word	0x20006d48

08014b74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014b74:	b480      	push	{r7}
 8014b76:	b085      	sub	sp, #20
 8014b78:	af00      	add	r7, sp, #0
 8014b7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014b7c:	4b28      	ldr	r3, [pc, #160]	@ (8014c20 <prvInsertBlockIntoFreeList+0xac>)
 8014b7e:	60fb      	str	r3, [r7, #12]
 8014b80:	e002      	b.n	8014b88 <prvInsertBlockIntoFreeList+0x14>
 8014b82:	68fb      	ldr	r3, [r7, #12]
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	60fb      	str	r3, [r7, #12]
 8014b88:	68fb      	ldr	r3, [r7, #12]
 8014b8a:	681b      	ldr	r3, [r3, #0]
 8014b8c:	687a      	ldr	r2, [r7, #4]
 8014b8e:	429a      	cmp	r2, r3
 8014b90:	d8f7      	bhi.n	8014b82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8014b92:	68fb      	ldr	r3, [r7, #12]
 8014b94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014b96:	68fb      	ldr	r3, [r7, #12]
 8014b98:	685b      	ldr	r3, [r3, #4]
 8014b9a:	68ba      	ldr	r2, [r7, #8]
 8014b9c:	4413      	add	r3, r2
 8014b9e:	687a      	ldr	r2, [r7, #4]
 8014ba0:	429a      	cmp	r2, r3
 8014ba2:	d108      	bne.n	8014bb6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014ba4:	68fb      	ldr	r3, [r7, #12]
 8014ba6:	685a      	ldr	r2, [r3, #4]
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	685b      	ldr	r3, [r3, #4]
 8014bac:	441a      	add	r2, r3
 8014bae:	68fb      	ldr	r3, [r7, #12]
 8014bb0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014bb2:	68fb      	ldr	r3, [r7, #12]
 8014bb4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	685b      	ldr	r3, [r3, #4]
 8014bbe:	68ba      	ldr	r2, [r7, #8]
 8014bc0:	441a      	add	r2, r3
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	429a      	cmp	r2, r3
 8014bc8:	d118      	bne.n	8014bfc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8014bca:	68fb      	ldr	r3, [r7, #12]
 8014bcc:	681a      	ldr	r2, [r3, #0]
 8014bce:	4b15      	ldr	r3, [pc, #84]	@ (8014c24 <prvInsertBlockIntoFreeList+0xb0>)
 8014bd0:	681b      	ldr	r3, [r3, #0]
 8014bd2:	429a      	cmp	r2, r3
 8014bd4:	d00d      	beq.n	8014bf2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	685a      	ldr	r2, [r3, #4]
 8014bda:	68fb      	ldr	r3, [r7, #12]
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	685b      	ldr	r3, [r3, #4]
 8014be0:	441a      	add	r2, r3
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014be6:	68fb      	ldr	r3, [r7, #12]
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	681a      	ldr	r2, [r3, #0]
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	601a      	str	r2, [r3, #0]
 8014bf0:	e008      	b.n	8014c04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8014c24 <prvInsertBlockIntoFreeList+0xb0>)
 8014bf4:	681a      	ldr	r2, [r3, #0]
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	601a      	str	r2, [r3, #0]
 8014bfa:	e003      	b.n	8014c04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	681a      	ldr	r2, [r3, #0]
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014c04:	68fa      	ldr	r2, [r7, #12]
 8014c06:	687b      	ldr	r3, [r7, #4]
 8014c08:	429a      	cmp	r2, r3
 8014c0a:	d002      	beq.n	8014c12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014c0c:	68fb      	ldr	r3, [r7, #12]
 8014c0e:	687a      	ldr	r2, [r7, #4]
 8014c10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014c12:	bf00      	nop
 8014c14:	3714      	adds	r7, #20
 8014c16:	46bd      	mov	sp, r7
 8014c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c1c:	4770      	bx	lr
 8014c1e:	bf00      	nop
 8014c20:	20006d2c 	.word	0x20006d2c
 8014c24:	20006d34 	.word	0x20006d34

08014c28 <__cvt>:
 8014c28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014c2c:	ec57 6b10 	vmov	r6, r7, d0
 8014c30:	2f00      	cmp	r7, #0
 8014c32:	460c      	mov	r4, r1
 8014c34:	4619      	mov	r1, r3
 8014c36:	463b      	mov	r3, r7
 8014c38:	bfbb      	ittet	lt
 8014c3a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8014c3e:	461f      	movlt	r7, r3
 8014c40:	2300      	movge	r3, #0
 8014c42:	232d      	movlt	r3, #45	@ 0x2d
 8014c44:	700b      	strb	r3, [r1, #0]
 8014c46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014c48:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8014c4c:	4691      	mov	r9, r2
 8014c4e:	f023 0820 	bic.w	r8, r3, #32
 8014c52:	bfbc      	itt	lt
 8014c54:	4632      	movlt	r2, r6
 8014c56:	4616      	movlt	r6, r2
 8014c58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014c5c:	d005      	beq.n	8014c6a <__cvt+0x42>
 8014c5e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8014c62:	d100      	bne.n	8014c66 <__cvt+0x3e>
 8014c64:	3401      	adds	r4, #1
 8014c66:	2102      	movs	r1, #2
 8014c68:	e000      	b.n	8014c6c <__cvt+0x44>
 8014c6a:	2103      	movs	r1, #3
 8014c6c:	ab03      	add	r3, sp, #12
 8014c6e:	9301      	str	r3, [sp, #4]
 8014c70:	ab02      	add	r3, sp, #8
 8014c72:	9300      	str	r3, [sp, #0]
 8014c74:	ec47 6b10 	vmov	d0, r6, r7
 8014c78:	4653      	mov	r3, sl
 8014c7a:	4622      	mov	r2, r4
 8014c7c:	f000 fea4 	bl	80159c8 <_dtoa_r>
 8014c80:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014c84:	4605      	mov	r5, r0
 8014c86:	d119      	bne.n	8014cbc <__cvt+0x94>
 8014c88:	f019 0f01 	tst.w	r9, #1
 8014c8c:	d00e      	beq.n	8014cac <__cvt+0x84>
 8014c8e:	eb00 0904 	add.w	r9, r0, r4
 8014c92:	2200      	movs	r2, #0
 8014c94:	2300      	movs	r3, #0
 8014c96:	4630      	mov	r0, r6
 8014c98:	4639      	mov	r1, r7
 8014c9a:	f7eb ff3d 	bl	8000b18 <__aeabi_dcmpeq>
 8014c9e:	b108      	cbz	r0, 8014ca4 <__cvt+0x7c>
 8014ca0:	f8cd 900c 	str.w	r9, [sp, #12]
 8014ca4:	2230      	movs	r2, #48	@ 0x30
 8014ca6:	9b03      	ldr	r3, [sp, #12]
 8014ca8:	454b      	cmp	r3, r9
 8014caa:	d31e      	bcc.n	8014cea <__cvt+0xc2>
 8014cac:	9b03      	ldr	r3, [sp, #12]
 8014cae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014cb0:	1b5b      	subs	r3, r3, r5
 8014cb2:	4628      	mov	r0, r5
 8014cb4:	6013      	str	r3, [r2, #0]
 8014cb6:	b004      	add	sp, #16
 8014cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014cbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014cc0:	eb00 0904 	add.w	r9, r0, r4
 8014cc4:	d1e5      	bne.n	8014c92 <__cvt+0x6a>
 8014cc6:	7803      	ldrb	r3, [r0, #0]
 8014cc8:	2b30      	cmp	r3, #48	@ 0x30
 8014cca:	d10a      	bne.n	8014ce2 <__cvt+0xba>
 8014ccc:	2200      	movs	r2, #0
 8014cce:	2300      	movs	r3, #0
 8014cd0:	4630      	mov	r0, r6
 8014cd2:	4639      	mov	r1, r7
 8014cd4:	f7eb ff20 	bl	8000b18 <__aeabi_dcmpeq>
 8014cd8:	b918      	cbnz	r0, 8014ce2 <__cvt+0xba>
 8014cda:	f1c4 0401 	rsb	r4, r4, #1
 8014cde:	f8ca 4000 	str.w	r4, [sl]
 8014ce2:	f8da 3000 	ldr.w	r3, [sl]
 8014ce6:	4499      	add	r9, r3
 8014ce8:	e7d3      	b.n	8014c92 <__cvt+0x6a>
 8014cea:	1c59      	adds	r1, r3, #1
 8014cec:	9103      	str	r1, [sp, #12]
 8014cee:	701a      	strb	r2, [r3, #0]
 8014cf0:	e7d9      	b.n	8014ca6 <__cvt+0x7e>

08014cf2 <__exponent>:
 8014cf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014cf4:	2900      	cmp	r1, #0
 8014cf6:	bfba      	itte	lt
 8014cf8:	4249      	neglt	r1, r1
 8014cfa:	232d      	movlt	r3, #45	@ 0x2d
 8014cfc:	232b      	movge	r3, #43	@ 0x2b
 8014cfe:	2909      	cmp	r1, #9
 8014d00:	7002      	strb	r2, [r0, #0]
 8014d02:	7043      	strb	r3, [r0, #1]
 8014d04:	dd29      	ble.n	8014d5a <__exponent+0x68>
 8014d06:	f10d 0307 	add.w	r3, sp, #7
 8014d0a:	461d      	mov	r5, r3
 8014d0c:	270a      	movs	r7, #10
 8014d0e:	461a      	mov	r2, r3
 8014d10:	fbb1 f6f7 	udiv	r6, r1, r7
 8014d14:	fb07 1416 	mls	r4, r7, r6, r1
 8014d18:	3430      	adds	r4, #48	@ 0x30
 8014d1a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8014d1e:	460c      	mov	r4, r1
 8014d20:	2c63      	cmp	r4, #99	@ 0x63
 8014d22:	f103 33ff 	add.w	r3, r3, #4294967295
 8014d26:	4631      	mov	r1, r6
 8014d28:	dcf1      	bgt.n	8014d0e <__exponent+0x1c>
 8014d2a:	3130      	adds	r1, #48	@ 0x30
 8014d2c:	1e94      	subs	r4, r2, #2
 8014d2e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014d32:	1c41      	adds	r1, r0, #1
 8014d34:	4623      	mov	r3, r4
 8014d36:	42ab      	cmp	r3, r5
 8014d38:	d30a      	bcc.n	8014d50 <__exponent+0x5e>
 8014d3a:	f10d 0309 	add.w	r3, sp, #9
 8014d3e:	1a9b      	subs	r3, r3, r2
 8014d40:	42ac      	cmp	r4, r5
 8014d42:	bf88      	it	hi
 8014d44:	2300      	movhi	r3, #0
 8014d46:	3302      	adds	r3, #2
 8014d48:	4403      	add	r3, r0
 8014d4a:	1a18      	subs	r0, r3, r0
 8014d4c:	b003      	add	sp, #12
 8014d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014d50:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014d54:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014d58:	e7ed      	b.n	8014d36 <__exponent+0x44>
 8014d5a:	2330      	movs	r3, #48	@ 0x30
 8014d5c:	3130      	adds	r1, #48	@ 0x30
 8014d5e:	7083      	strb	r3, [r0, #2]
 8014d60:	70c1      	strb	r1, [r0, #3]
 8014d62:	1d03      	adds	r3, r0, #4
 8014d64:	e7f1      	b.n	8014d4a <__exponent+0x58>
	...

08014d68 <_printf_float>:
 8014d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d6c:	b08d      	sub	sp, #52	@ 0x34
 8014d6e:	460c      	mov	r4, r1
 8014d70:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014d74:	4616      	mov	r6, r2
 8014d76:	461f      	mov	r7, r3
 8014d78:	4605      	mov	r5, r0
 8014d7a:	f000 fcb9 	bl	80156f0 <_localeconv_r>
 8014d7e:	6803      	ldr	r3, [r0, #0]
 8014d80:	9304      	str	r3, [sp, #16]
 8014d82:	4618      	mov	r0, r3
 8014d84:	f7eb fa9c 	bl	80002c0 <strlen>
 8014d88:	2300      	movs	r3, #0
 8014d8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8014d8c:	f8d8 3000 	ldr.w	r3, [r8]
 8014d90:	9005      	str	r0, [sp, #20]
 8014d92:	3307      	adds	r3, #7
 8014d94:	f023 0307 	bic.w	r3, r3, #7
 8014d98:	f103 0208 	add.w	r2, r3, #8
 8014d9c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014da0:	f8d4 b000 	ldr.w	fp, [r4]
 8014da4:	f8c8 2000 	str.w	r2, [r8]
 8014da8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014dac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014db0:	9307      	str	r3, [sp, #28]
 8014db2:	f8cd 8018 	str.w	r8, [sp, #24]
 8014db6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8014dba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014dbe:	4b9c      	ldr	r3, [pc, #624]	@ (8015030 <_printf_float+0x2c8>)
 8014dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8014dc4:	f7eb feda 	bl	8000b7c <__aeabi_dcmpun>
 8014dc8:	bb70      	cbnz	r0, 8014e28 <_printf_float+0xc0>
 8014dca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014dce:	4b98      	ldr	r3, [pc, #608]	@ (8015030 <_printf_float+0x2c8>)
 8014dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8014dd4:	f7eb feb4 	bl	8000b40 <__aeabi_dcmple>
 8014dd8:	bb30      	cbnz	r0, 8014e28 <_printf_float+0xc0>
 8014dda:	2200      	movs	r2, #0
 8014ddc:	2300      	movs	r3, #0
 8014dde:	4640      	mov	r0, r8
 8014de0:	4649      	mov	r1, r9
 8014de2:	f7eb fea3 	bl	8000b2c <__aeabi_dcmplt>
 8014de6:	b110      	cbz	r0, 8014dee <_printf_float+0x86>
 8014de8:	232d      	movs	r3, #45	@ 0x2d
 8014dea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014dee:	4a91      	ldr	r2, [pc, #580]	@ (8015034 <_printf_float+0x2cc>)
 8014df0:	4b91      	ldr	r3, [pc, #580]	@ (8015038 <_printf_float+0x2d0>)
 8014df2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014df6:	bf8c      	ite	hi
 8014df8:	4690      	movhi	r8, r2
 8014dfa:	4698      	movls	r8, r3
 8014dfc:	2303      	movs	r3, #3
 8014dfe:	6123      	str	r3, [r4, #16]
 8014e00:	f02b 0304 	bic.w	r3, fp, #4
 8014e04:	6023      	str	r3, [r4, #0]
 8014e06:	f04f 0900 	mov.w	r9, #0
 8014e0a:	9700      	str	r7, [sp, #0]
 8014e0c:	4633      	mov	r3, r6
 8014e0e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8014e10:	4621      	mov	r1, r4
 8014e12:	4628      	mov	r0, r5
 8014e14:	f000 f9d2 	bl	80151bc <_printf_common>
 8014e18:	3001      	adds	r0, #1
 8014e1a:	f040 808d 	bne.w	8014f38 <_printf_float+0x1d0>
 8014e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8014e22:	b00d      	add	sp, #52	@ 0x34
 8014e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e28:	4642      	mov	r2, r8
 8014e2a:	464b      	mov	r3, r9
 8014e2c:	4640      	mov	r0, r8
 8014e2e:	4649      	mov	r1, r9
 8014e30:	f7eb fea4 	bl	8000b7c <__aeabi_dcmpun>
 8014e34:	b140      	cbz	r0, 8014e48 <_printf_float+0xe0>
 8014e36:	464b      	mov	r3, r9
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	bfbc      	itt	lt
 8014e3c:	232d      	movlt	r3, #45	@ 0x2d
 8014e3e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8014e42:	4a7e      	ldr	r2, [pc, #504]	@ (801503c <_printf_float+0x2d4>)
 8014e44:	4b7e      	ldr	r3, [pc, #504]	@ (8015040 <_printf_float+0x2d8>)
 8014e46:	e7d4      	b.n	8014df2 <_printf_float+0x8a>
 8014e48:	6863      	ldr	r3, [r4, #4]
 8014e4a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8014e4e:	9206      	str	r2, [sp, #24]
 8014e50:	1c5a      	adds	r2, r3, #1
 8014e52:	d13b      	bne.n	8014ecc <_printf_float+0x164>
 8014e54:	2306      	movs	r3, #6
 8014e56:	6063      	str	r3, [r4, #4]
 8014e58:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8014e5c:	2300      	movs	r3, #0
 8014e5e:	6022      	str	r2, [r4, #0]
 8014e60:	9303      	str	r3, [sp, #12]
 8014e62:	ab0a      	add	r3, sp, #40	@ 0x28
 8014e64:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014e68:	ab09      	add	r3, sp, #36	@ 0x24
 8014e6a:	9300      	str	r3, [sp, #0]
 8014e6c:	6861      	ldr	r1, [r4, #4]
 8014e6e:	ec49 8b10 	vmov	d0, r8, r9
 8014e72:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014e76:	4628      	mov	r0, r5
 8014e78:	f7ff fed6 	bl	8014c28 <__cvt>
 8014e7c:	9b06      	ldr	r3, [sp, #24]
 8014e7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014e80:	2b47      	cmp	r3, #71	@ 0x47
 8014e82:	4680      	mov	r8, r0
 8014e84:	d129      	bne.n	8014eda <_printf_float+0x172>
 8014e86:	1cc8      	adds	r0, r1, #3
 8014e88:	db02      	blt.n	8014e90 <_printf_float+0x128>
 8014e8a:	6863      	ldr	r3, [r4, #4]
 8014e8c:	4299      	cmp	r1, r3
 8014e8e:	dd41      	ble.n	8014f14 <_printf_float+0x1ac>
 8014e90:	f1aa 0a02 	sub.w	sl, sl, #2
 8014e94:	fa5f fa8a 	uxtb.w	sl, sl
 8014e98:	3901      	subs	r1, #1
 8014e9a:	4652      	mov	r2, sl
 8014e9c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014ea0:	9109      	str	r1, [sp, #36]	@ 0x24
 8014ea2:	f7ff ff26 	bl	8014cf2 <__exponent>
 8014ea6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014ea8:	1813      	adds	r3, r2, r0
 8014eaa:	2a01      	cmp	r2, #1
 8014eac:	4681      	mov	r9, r0
 8014eae:	6123      	str	r3, [r4, #16]
 8014eb0:	dc02      	bgt.n	8014eb8 <_printf_float+0x150>
 8014eb2:	6822      	ldr	r2, [r4, #0]
 8014eb4:	07d2      	lsls	r2, r2, #31
 8014eb6:	d501      	bpl.n	8014ebc <_printf_float+0x154>
 8014eb8:	3301      	adds	r3, #1
 8014eba:	6123      	str	r3, [r4, #16]
 8014ebc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d0a2      	beq.n	8014e0a <_printf_float+0xa2>
 8014ec4:	232d      	movs	r3, #45	@ 0x2d
 8014ec6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014eca:	e79e      	b.n	8014e0a <_printf_float+0xa2>
 8014ecc:	9a06      	ldr	r2, [sp, #24]
 8014ece:	2a47      	cmp	r2, #71	@ 0x47
 8014ed0:	d1c2      	bne.n	8014e58 <_printf_float+0xf0>
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d1c0      	bne.n	8014e58 <_printf_float+0xf0>
 8014ed6:	2301      	movs	r3, #1
 8014ed8:	e7bd      	b.n	8014e56 <_printf_float+0xee>
 8014eda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014ede:	d9db      	bls.n	8014e98 <_printf_float+0x130>
 8014ee0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8014ee4:	d118      	bne.n	8014f18 <_printf_float+0x1b0>
 8014ee6:	2900      	cmp	r1, #0
 8014ee8:	6863      	ldr	r3, [r4, #4]
 8014eea:	dd0b      	ble.n	8014f04 <_printf_float+0x19c>
 8014eec:	6121      	str	r1, [r4, #16]
 8014eee:	b913      	cbnz	r3, 8014ef6 <_printf_float+0x18e>
 8014ef0:	6822      	ldr	r2, [r4, #0]
 8014ef2:	07d0      	lsls	r0, r2, #31
 8014ef4:	d502      	bpl.n	8014efc <_printf_float+0x194>
 8014ef6:	3301      	adds	r3, #1
 8014ef8:	440b      	add	r3, r1
 8014efa:	6123      	str	r3, [r4, #16]
 8014efc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8014efe:	f04f 0900 	mov.w	r9, #0
 8014f02:	e7db      	b.n	8014ebc <_printf_float+0x154>
 8014f04:	b913      	cbnz	r3, 8014f0c <_printf_float+0x1a4>
 8014f06:	6822      	ldr	r2, [r4, #0]
 8014f08:	07d2      	lsls	r2, r2, #31
 8014f0a:	d501      	bpl.n	8014f10 <_printf_float+0x1a8>
 8014f0c:	3302      	adds	r3, #2
 8014f0e:	e7f4      	b.n	8014efa <_printf_float+0x192>
 8014f10:	2301      	movs	r3, #1
 8014f12:	e7f2      	b.n	8014efa <_printf_float+0x192>
 8014f14:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8014f18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014f1a:	4299      	cmp	r1, r3
 8014f1c:	db05      	blt.n	8014f2a <_printf_float+0x1c2>
 8014f1e:	6823      	ldr	r3, [r4, #0]
 8014f20:	6121      	str	r1, [r4, #16]
 8014f22:	07d8      	lsls	r0, r3, #31
 8014f24:	d5ea      	bpl.n	8014efc <_printf_float+0x194>
 8014f26:	1c4b      	adds	r3, r1, #1
 8014f28:	e7e7      	b.n	8014efa <_printf_float+0x192>
 8014f2a:	2900      	cmp	r1, #0
 8014f2c:	bfd4      	ite	le
 8014f2e:	f1c1 0202 	rsble	r2, r1, #2
 8014f32:	2201      	movgt	r2, #1
 8014f34:	4413      	add	r3, r2
 8014f36:	e7e0      	b.n	8014efa <_printf_float+0x192>
 8014f38:	6823      	ldr	r3, [r4, #0]
 8014f3a:	055a      	lsls	r2, r3, #21
 8014f3c:	d407      	bmi.n	8014f4e <_printf_float+0x1e6>
 8014f3e:	6923      	ldr	r3, [r4, #16]
 8014f40:	4642      	mov	r2, r8
 8014f42:	4631      	mov	r1, r6
 8014f44:	4628      	mov	r0, r5
 8014f46:	47b8      	blx	r7
 8014f48:	3001      	adds	r0, #1
 8014f4a:	d12b      	bne.n	8014fa4 <_printf_float+0x23c>
 8014f4c:	e767      	b.n	8014e1e <_printf_float+0xb6>
 8014f4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014f52:	f240 80dd 	bls.w	8015110 <_printf_float+0x3a8>
 8014f56:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014f5a:	2200      	movs	r2, #0
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	f7eb fddb 	bl	8000b18 <__aeabi_dcmpeq>
 8014f62:	2800      	cmp	r0, #0
 8014f64:	d033      	beq.n	8014fce <_printf_float+0x266>
 8014f66:	4a37      	ldr	r2, [pc, #220]	@ (8015044 <_printf_float+0x2dc>)
 8014f68:	2301      	movs	r3, #1
 8014f6a:	4631      	mov	r1, r6
 8014f6c:	4628      	mov	r0, r5
 8014f6e:	47b8      	blx	r7
 8014f70:	3001      	adds	r0, #1
 8014f72:	f43f af54 	beq.w	8014e1e <_printf_float+0xb6>
 8014f76:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8014f7a:	4543      	cmp	r3, r8
 8014f7c:	db02      	blt.n	8014f84 <_printf_float+0x21c>
 8014f7e:	6823      	ldr	r3, [r4, #0]
 8014f80:	07d8      	lsls	r0, r3, #31
 8014f82:	d50f      	bpl.n	8014fa4 <_printf_float+0x23c>
 8014f84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f88:	4631      	mov	r1, r6
 8014f8a:	4628      	mov	r0, r5
 8014f8c:	47b8      	blx	r7
 8014f8e:	3001      	adds	r0, #1
 8014f90:	f43f af45 	beq.w	8014e1e <_printf_float+0xb6>
 8014f94:	f04f 0900 	mov.w	r9, #0
 8014f98:	f108 38ff 	add.w	r8, r8, #4294967295
 8014f9c:	f104 0a1a 	add.w	sl, r4, #26
 8014fa0:	45c8      	cmp	r8, r9
 8014fa2:	dc09      	bgt.n	8014fb8 <_printf_float+0x250>
 8014fa4:	6823      	ldr	r3, [r4, #0]
 8014fa6:	079b      	lsls	r3, r3, #30
 8014fa8:	f100 8103 	bmi.w	80151b2 <_printf_float+0x44a>
 8014fac:	68e0      	ldr	r0, [r4, #12]
 8014fae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014fb0:	4298      	cmp	r0, r3
 8014fb2:	bfb8      	it	lt
 8014fb4:	4618      	movlt	r0, r3
 8014fb6:	e734      	b.n	8014e22 <_printf_float+0xba>
 8014fb8:	2301      	movs	r3, #1
 8014fba:	4652      	mov	r2, sl
 8014fbc:	4631      	mov	r1, r6
 8014fbe:	4628      	mov	r0, r5
 8014fc0:	47b8      	blx	r7
 8014fc2:	3001      	adds	r0, #1
 8014fc4:	f43f af2b 	beq.w	8014e1e <_printf_float+0xb6>
 8014fc8:	f109 0901 	add.w	r9, r9, #1
 8014fcc:	e7e8      	b.n	8014fa0 <_printf_float+0x238>
 8014fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	dc39      	bgt.n	8015048 <_printf_float+0x2e0>
 8014fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8015044 <_printf_float+0x2dc>)
 8014fd6:	2301      	movs	r3, #1
 8014fd8:	4631      	mov	r1, r6
 8014fda:	4628      	mov	r0, r5
 8014fdc:	47b8      	blx	r7
 8014fde:	3001      	adds	r0, #1
 8014fe0:	f43f af1d 	beq.w	8014e1e <_printf_float+0xb6>
 8014fe4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8014fe8:	ea59 0303 	orrs.w	r3, r9, r3
 8014fec:	d102      	bne.n	8014ff4 <_printf_float+0x28c>
 8014fee:	6823      	ldr	r3, [r4, #0]
 8014ff0:	07d9      	lsls	r1, r3, #31
 8014ff2:	d5d7      	bpl.n	8014fa4 <_printf_float+0x23c>
 8014ff4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014ff8:	4631      	mov	r1, r6
 8014ffa:	4628      	mov	r0, r5
 8014ffc:	47b8      	blx	r7
 8014ffe:	3001      	adds	r0, #1
 8015000:	f43f af0d 	beq.w	8014e1e <_printf_float+0xb6>
 8015004:	f04f 0a00 	mov.w	sl, #0
 8015008:	f104 0b1a 	add.w	fp, r4, #26
 801500c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801500e:	425b      	negs	r3, r3
 8015010:	4553      	cmp	r3, sl
 8015012:	dc01      	bgt.n	8015018 <_printf_float+0x2b0>
 8015014:	464b      	mov	r3, r9
 8015016:	e793      	b.n	8014f40 <_printf_float+0x1d8>
 8015018:	2301      	movs	r3, #1
 801501a:	465a      	mov	r2, fp
 801501c:	4631      	mov	r1, r6
 801501e:	4628      	mov	r0, r5
 8015020:	47b8      	blx	r7
 8015022:	3001      	adds	r0, #1
 8015024:	f43f aefb 	beq.w	8014e1e <_printf_float+0xb6>
 8015028:	f10a 0a01 	add.w	sl, sl, #1
 801502c:	e7ee      	b.n	801500c <_printf_float+0x2a4>
 801502e:	bf00      	nop
 8015030:	7fefffff 	.word	0x7fefffff
 8015034:	08017930 	.word	0x08017930
 8015038:	0801792c 	.word	0x0801792c
 801503c:	08017938 	.word	0x08017938
 8015040:	08017934 	.word	0x08017934
 8015044:	0801793c 	.word	0x0801793c
 8015048:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801504a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801504e:	4553      	cmp	r3, sl
 8015050:	bfa8      	it	ge
 8015052:	4653      	movge	r3, sl
 8015054:	2b00      	cmp	r3, #0
 8015056:	4699      	mov	r9, r3
 8015058:	dc36      	bgt.n	80150c8 <_printf_float+0x360>
 801505a:	f04f 0b00 	mov.w	fp, #0
 801505e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015062:	f104 021a 	add.w	r2, r4, #26
 8015066:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015068:	9306      	str	r3, [sp, #24]
 801506a:	eba3 0309 	sub.w	r3, r3, r9
 801506e:	455b      	cmp	r3, fp
 8015070:	dc31      	bgt.n	80150d6 <_printf_float+0x36e>
 8015072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015074:	459a      	cmp	sl, r3
 8015076:	dc3a      	bgt.n	80150ee <_printf_float+0x386>
 8015078:	6823      	ldr	r3, [r4, #0]
 801507a:	07da      	lsls	r2, r3, #31
 801507c:	d437      	bmi.n	80150ee <_printf_float+0x386>
 801507e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015080:	ebaa 0903 	sub.w	r9, sl, r3
 8015084:	9b06      	ldr	r3, [sp, #24]
 8015086:	ebaa 0303 	sub.w	r3, sl, r3
 801508a:	4599      	cmp	r9, r3
 801508c:	bfa8      	it	ge
 801508e:	4699      	movge	r9, r3
 8015090:	f1b9 0f00 	cmp.w	r9, #0
 8015094:	dc33      	bgt.n	80150fe <_printf_float+0x396>
 8015096:	f04f 0800 	mov.w	r8, #0
 801509a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801509e:	f104 0b1a 	add.w	fp, r4, #26
 80150a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80150a4:	ebaa 0303 	sub.w	r3, sl, r3
 80150a8:	eba3 0309 	sub.w	r3, r3, r9
 80150ac:	4543      	cmp	r3, r8
 80150ae:	f77f af79 	ble.w	8014fa4 <_printf_float+0x23c>
 80150b2:	2301      	movs	r3, #1
 80150b4:	465a      	mov	r2, fp
 80150b6:	4631      	mov	r1, r6
 80150b8:	4628      	mov	r0, r5
 80150ba:	47b8      	blx	r7
 80150bc:	3001      	adds	r0, #1
 80150be:	f43f aeae 	beq.w	8014e1e <_printf_float+0xb6>
 80150c2:	f108 0801 	add.w	r8, r8, #1
 80150c6:	e7ec      	b.n	80150a2 <_printf_float+0x33a>
 80150c8:	4642      	mov	r2, r8
 80150ca:	4631      	mov	r1, r6
 80150cc:	4628      	mov	r0, r5
 80150ce:	47b8      	blx	r7
 80150d0:	3001      	adds	r0, #1
 80150d2:	d1c2      	bne.n	801505a <_printf_float+0x2f2>
 80150d4:	e6a3      	b.n	8014e1e <_printf_float+0xb6>
 80150d6:	2301      	movs	r3, #1
 80150d8:	4631      	mov	r1, r6
 80150da:	4628      	mov	r0, r5
 80150dc:	9206      	str	r2, [sp, #24]
 80150de:	47b8      	blx	r7
 80150e0:	3001      	adds	r0, #1
 80150e2:	f43f ae9c 	beq.w	8014e1e <_printf_float+0xb6>
 80150e6:	9a06      	ldr	r2, [sp, #24]
 80150e8:	f10b 0b01 	add.w	fp, fp, #1
 80150ec:	e7bb      	b.n	8015066 <_printf_float+0x2fe>
 80150ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80150f2:	4631      	mov	r1, r6
 80150f4:	4628      	mov	r0, r5
 80150f6:	47b8      	blx	r7
 80150f8:	3001      	adds	r0, #1
 80150fa:	d1c0      	bne.n	801507e <_printf_float+0x316>
 80150fc:	e68f      	b.n	8014e1e <_printf_float+0xb6>
 80150fe:	9a06      	ldr	r2, [sp, #24]
 8015100:	464b      	mov	r3, r9
 8015102:	4442      	add	r2, r8
 8015104:	4631      	mov	r1, r6
 8015106:	4628      	mov	r0, r5
 8015108:	47b8      	blx	r7
 801510a:	3001      	adds	r0, #1
 801510c:	d1c3      	bne.n	8015096 <_printf_float+0x32e>
 801510e:	e686      	b.n	8014e1e <_printf_float+0xb6>
 8015110:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8015114:	f1ba 0f01 	cmp.w	sl, #1
 8015118:	dc01      	bgt.n	801511e <_printf_float+0x3b6>
 801511a:	07db      	lsls	r3, r3, #31
 801511c:	d536      	bpl.n	801518c <_printf_float+0x424>
 801511e:	2301      	movs	r3, #1
 8015120:	4642      	mov	r2, r8
 8015122:	4631      	mov	r1, r6
 8015124:	4628      	mov	r0, r5
 8015126:	47b8      	blx	r7
 8015128:	3001      	adds	r0, #1
 801512a:	f43f ae78 	beq.w	8014e1e <_printf_float+0xb6>
 801512e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015132:	4631      	mov	r1, r6
 8015134:	4628      	mov	r0, r5
 8015136:	47b8      	blx	r7
 8015138:	3001      	adds	r0, #1
 801513a:	f43f ae70 	beq.w	8014e1e <_printf_float+0xb6>
 801513e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8015142:	2200      	movs	r2, #0
 8015144:	2300      	movs	r3, #0
 8015146:	f10a 3aff 	add.w	sl, sl, #4294967295
 801514a:	f7eb fce5 	bl	8000b18 <__aeabi_dcmpeq>
 801514e:	b9c0      	cbnz	r0, 8015182 <_printf_float+0x41a>
 8015150:	4653      	mov	r3, sl
 8015152:	f108 0201 	add.w	r2, r8, #1
 8015156:	4631      	mov	r1, r6
 8015158:	4628      	mov	r0, r5
 801515a:	47b8      	blx	r7
 801515c:	3001      	adds	r0, #1
 801515e:	d10c      	bne.n	801517a <_printf_float+0x412>
 8015160:	e65d      	b.n	8014e1e <_printf_float+0xb6>
 8015162:	2301      	movs	r3, #1
 8015164:	465a      	mov	r2, fp
 8015166:	4631      	mov	r1, r6
 8015168:	4628      	mov	r0, r5
 801516a:	47b8      	blx	r7
 801516c:	3001      	adds	r0, #1
 801516e:	f43f ae56 	beq.w	8014e1e <_printf_float+0xb6>
 8015172:	f108 0801 	add.w	r8, r8, #1
 8015176:	45d0      	cmp	r8, sl
 8015178:	dbf3      	blt.n	8015162 <_printf_float+0x3fa>
 801517a:	464b      	mov	r3, r9
 801517c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8015180:	e6df      	b.n	8014f42 <_printf_float+0x1da>
 8015182:	f04f 0800 	mov.w	r8, #0
 8015186:	f104 0b1a 	add.w	fp, r4, #26
 801518a:	e7f4      	b.n	8015176 <_printf_float+0x40e>
 801518c:	2301      	movs	r3, #1
 801518e:	4642      	mov	r2, r8
 8015190:	e7e1      	b.n	8015156 <_printf_float+0x3ee>
 8015192:	2301      	movs	r3, #1
 8015194:	464a      	mov	r2, r9
 8015196:	4631      	mov	r1, r6
 8015198:	4628      	mov	r0, r5
 801519a:	47b8      	blx	r7
 801519c:	3001      	adds	r0, #1
 801519e:	f43f ae3e 	beq.w	8014e1e <_printf_float+0xb6>
 80151a2:	f108 0801 	add.w	r8, r8, #1
 80151a6:	68e3      	ldr	r3, [r4, #12]
 80151a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80151aa:	1a5b      	subs	r3, r3, r1
 80151ac:	4543      	cmp	r3, r8
 80151ae:	dcf0      	bgt.n	8015192 <_printf_float+0x42a>
 80151b0:	e6fc      	b.n	8014fac <_printf_float+0x244>
 80151b2:	f04f 0800 	mov.w	r8, #0
 80151b6:	f104 0919 	add.w	r9, r4, #25
 80151ba:	e7f4      	b.n	80151a6 <_printf_float+0x43e>

080151bc <_printf_common>:
 80151bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80151c0:	4616      	mov	r6, r2
 80151c2:	4698      	mov	r8, r3
 80151c4:	688a      	ldr	r2, [r1, #8]
 80151c6:	690b      	ldr	r3, [r1, #16]
 80151c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80151cc:	4293      	cmp	r3, r2
 80151ce:	bfb8      	it	lt
 80151d0:	4613      	movlt	r3, r2
 80151d2:	6033      	str	r3, [r6, #0]
 80151d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80151d8:	4607      	mov	r7, r0
 80151da:	460c      	mov	r4, r1
 80151dc:	b10a      	cbz	r2, 80151e2 <_printf_common+0x26>
 80151de:	3301      	adds	r3, #1
 80151e0:	6033      	str	r3, [r6, #0]
 80151e2:	6823      	ldr	r3, [r4, #0]
 80151e4:	0699      	lsls	r1, r3, #26
 80151e6:	bf42      	ittt	mi
 80151e8:	6833      	ldrmi	r3, [r6, #0]
 80151ea:	3302      	addmi	r3, #2
 80151ec:	6033      	strmi	r3, [r6, #0]
 80151ee:	6825      	ldr	r5, [r4, #0]
 80151f0:	f015 0506 	ands.w	r5, r5, #6
 80151f4:	d106      	bne.n	8015204 <_printf_common+0x48>
 80151f6:	f104 0a19 	add.w	sl, r4, #25
 80151fa:	68e3      	ldr	r3, [r4, #12]
 80151fc:	6832      	ldr	r2, [r6, #0]
 80151fe:	1a9b      	subs	r3, r3, r2
 8015200:	42ab      	cmp	r3, r5
 8015202:	dc26      	bgt.n	8015252 <_printf_common+0x96>
 8015204:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015208:	6822      	ldr	r2, [r4, #0]
 801520a:	3b00      	subs	r3, #0
 801520c:	bf18      	it	ne
 801520e:	2301      	movne	r3, #1
 8015210:	0692      	lsls	r2, r2, #26
 8015212:	d42b      	bmi.n	801526c <_printf_common+0xb0>
 8015214:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015218:	4641      	mov	r1, r8
 801521a:	4638      	mov	r0, r7
 801521c:	47c8      	blx	r9
 801521e:	3001      	adds	r0, #1
 8015220:	d01e      	beq.n	8015260 <_printf_common+0xa4>
 8015222:	6823      	ldr	r3, [r4, #0]
 8015224:	6922      	ldr	r2, [r4, #16]
 8015226:	f003 0306 	and.w	r3, r3, #6
 801522a:	2b04      	cmp	r3, #4
 801522c:	bf02      	ittt	eq
 801522e:	68e5      	ldreq	r5, [r4, #12]
 8015230:	6833      	ldreq	r3, [r6, #0]
 8015232:	1aed      	subeq	r5, r5, r3
 8015234:	68a3      	ldr	r3, [r4, #8]
 8015236:	bf0c      	ite	eq
 8015238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801523c:	2500      	movne	r5, #0
 801523e:	4293      	cmp	r3, r2
 8015240:	bfc4      	itt	gt
 8015242:	1a9b      	subgt	r3, r3, r2
 8015244:	18ed      	addgt	r5, r5, r3
 8015246:	2600      	movs	r6, #0
 8015248:	341a      	adds	r4, #26
 801524a:	42b5      	cmp	r5, r6
 801524c:	d11a      	bne.n	8015284 <_printf_common+0xc8>
 801524e:	2000      	movs	r0, #0
 8015250:	e008      	b.n	8015264 <_printf_common+0xa8>
 8015252:	2301      	movs	r3, #1
 8015254:	4652      	mov	r2, sl
 8015256:	4641      	mov	r1, r8
 8015258:	4638      	mov	r0, r7
 801525a:	47c8      	blx	r9
 801525c:	3001      	adds	r0, #1
 801525e:	d103      	bne.n	8015268 <_printf_common+0xac>
 8015260:	f04f 30ff 	mov.w	r0, #4294967295
 8015264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015268:	3501      	adds	r5, #1
 801526a:	e7c6      	b.n	80151fa <_printf_common+0x3e>
 801526c:	18e1      	adds	r1, r4, r3
 801526e:	1c5a      	adds	r2, r3, #1
 8015270:	2030      	movs	r0, #48	@ 0x30
 8015272:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015276:	4422      	add	r2, r4
 8015278:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801527c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015280:	3302      	adds	r3, #2
 8015282:	e7c7      	b.n	8015214 <_printf_common+0x58>
 8015284:	2301      	movs	r3, #1
 8015286:	4622      	mov	r2, r4
 8015288:	4641      	mov	r1, r8
 801528a:	4638      	mov	r0, r7
 801528c:	47c8      	blx	r9
 801528e:	3001      	adds	r0, #1
 8015290:	d0e6      	beq.n	8015260 <_printf_common+0xa4>
 8015292:	3601      	adds	r6, #1
 8015294:	e7d9      	b.n	801524a <_printf_common+0x8e>
	...

08015298 <_printf_i>:
 8015298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801529c:	7e0f      	ldrb	r7, [r1, #24]
 801529e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80152a0:	2f78      	cmp	r7, #120	@ 0x78
 80152a2:	4691      	mov	r9, r2
 80152a4:	4680      	mov	r8, r0
 80152a6:	460c      	mov	r4, r1
 80152a8:	469a      	mov	sl, r3
 80152aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80152ae:	d807      	bhi.n	80152c0 <_printf_i+0x28>
 80152b0:	2f62      	cmp	r7, #98	@ 0x62
 80152b2:	d80a      	bhi.n	80152ca <_printf_i+0x32>
 80152b4:	2f00      	cmp	r7, #0
 80152b6:	f000 80d1 	beq.w	801545c <_printf_i+0x1c4>
 80152ba:	2f58      	cmp	r7, #88	@ 0x58
 80152bc:	f000 80b8 	beq.w	8015430 <_printf_i+0x198>
 80152c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80152c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80152c8:	e03a      	b.n	8015340 <_printf_i+0xa8>
 80152ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80152ce:	2b15      	cmp	r3, #21
 80152d0:	d8f6      	bhi.n	80152c0 <_printf_i+0x28>
 80152d2:	a101      	add	r1, pc, #4	@ (adr r1, 80152d8 <_printf_i+0x40>)
 80152d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80152d8:	08015331 	.word	0x08015331
 80152dc:	08015345 	.word	0x08015345
 80152e0:	080152c1 	.word	0x080152c1
 80152e4:	080152c1 	.word	0x080152c1
 80152e8:	080152c1 	.word	0x080152c1
 80152ec:	080152c1 	.word	0x080152c1
 80152f0:	08015345 	.word	0x08015345
 80152f4:	080152c1 	.word	0x080152c1
 80152f8:	080152c1 	.word	0x080152c1
 80152fc:	080152c1 	.word	0x080152c1
 8015300:	080152c1 	.word	0x080152c1
 8015304:	08015443 	.word	0x08015443
 8015308:	0801536f 	.word	0x0801536f
 801530c:	080153fd 	.word	0x080153fd
 8015310:	080152c1 	.word	0x080152c1
 8015314:	080152c1 	.word	0x080152c1
 8015318:	08015465 	.word	0x08015465
 801531c:	080152c1 	.word	0x080152c1
 8015320:	0801536f 	.word	0x0801536f
 8015324:	080152c1 	.word	0x080152c1
 8015328:	080152c1 	.word	0x080152c1
 801532c:	08015405 	.word	0x08015405
 8015330:	6833      	ldr	r3, [r6, #0]
 8015332:	1d1a      	adds	r2, r3, #4
 8015334:	681b      	ldr	r3, [r3, #0]
 8015336:	6032      	str	r2, [r6, #0]
 8015338:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801533c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015340:	2301      	movs	r3, #1
 8015342:	e09c      	b.n	801547e <_printf_i+0x1e6>
 8015344:	6833      	ldr	r3, [r6, #0]
 8015346:	6820      	ldr	r0, [r4, #0]
 8015348:	1d19      	adds	r1, r3, #4
 801534a:	6031      	str	r1, [r6, #0]
 801534c:	0606      	lsls	r6, r0, #24
 801534e:	d501      	bpl.n	8015354 <_printf_i+0xbc>
 8015350:	681d      	ldr	r5, [r3, #0]
 8015352:	e003      	b.n	801535c <_printf_i+0xc4>
 8015354:	0645      	lsls	r5, r0, #25
 8015356:	d5fb      	bpl.n	8015350 <_printf_i+0xb8>
 8015358:	f9b3 5000 	ldrsh.w	r5, [r3]
 801535c:	2d00      	cmp	r5, #0
 801535e:	da03      	bge.n	8015368 <_printf_i+0xd0>
 8015360:	232d      	movs	r3, #45	@ 0x2d
 8015362:	426d      	negs	r5, r5
 8015364:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015368:	4858      	ldr	r0, [pc, #352]	@ (80154cc <_printf_i+0x234>)
 801536a:	230a      	movs	r3, #10
 801536c:	e011      	b.n	8015392 <_printf_i+0xfa>
 801536e:	6821      	ldr	r1, [r4, #0]
 8015370:	6833      	ldr	r3, [r6, #0]
 8015372:	0608      	lsls	r0, r1, #24
 8015374:	f853 5b04 	ldr.w	r5, [r3], #4
 8015378:	d402      	bmi.n	8015380 <_printf_i+0xe8>
 801537a:	0649      	lsls	r1, r1, #25
 801537c:	bf48      	it	mi
 801537e:	b2ad      	uxthmi	r5, r5
 8015380:	2f6f      	cmp	r7, #111	@ 0x6f
 8015382:	4852      	ldr	r0, [pc, #328]	@ (80154cc <_printf_i+0x234>)
 8015384:	6033      	str	r3, [r6, #0]
 8015386:	bf14      	ite	ne
 8015388:	230a      	movne	r3, #10
 801538a:	2308      	moveq	r3, #8
 801538c:	2100      	movs	r1, #0
 801538e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8015392:	6866      	ldr	r6, [r4, #4]
 8015394:	60a6      	str	r6, [r4, #8]
 8015396:	2e00      	cmp	r6, #0
 8015398:	db05      	blt.n	80153a6 <_printf_i+0x10e>
 801539a:	6821      	ldr	r1, [r4, #0]
 801539c:	432e      	orrs	r6, r5
 801539e:	f021 0104 	bic.w	r1, r1, #4
 80153a2:	6021      	str	r1, [r4, #0]
 80153a4:	d04b      	beq.n	801543e <_printf_i+0x1a6>
 80153a6:	4616      	mov	r6, r2
 80153a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80153ac:	fb03 5711 	mls	r7, r3, r1, r5
 80153b0:	5dc7      	ldrb	r7, [r0, r7]
 80153b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80153b6:	462f      	mov	r7, r5
 80153b8:	42bb      	cmp	r3, r7
 80153ba:	460d      	mov	r5, r1
 80153bc:	d9f4      	bls.n	80153a8 <_printf_i+0x110>
 80153be:	2b08      	cmp	r3, #8
 80153c0:	d10b      	bne.n	80153da <_printf_i+0x142>
 80153c2:	6823      	ldr	r3, [r4, #0]
 80153c4:	07df      	lsls	r7, r3, #31
 80153c6:	d508      	bpl.n	80153da <_printf_i+0x142>
 80153c8:	6923      	ldr	r3, [r4, #16]
 80153ca:	6861      	ldr	r1, [r4, #4]
 80153cc:	4299      	cmp	r1, r3
 80153ce:	bfde      	ittt	le
 80153d0:	2330      	movle	r3, #48	@ 0x30
 80153d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80153d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80153da:	1b92      	subs	r2, r2, r6
 80153dc:	6122      	str	r2, [r4, #16]
 80153de:	f8cd a000 	str.w	sl, [sp]
 80153e2:	464b      	mov	r3, r9
 80153e4:	aa03      	add	r2, sp, #12
 80153e6:	4621      	mov	r1, r4
 80153e8:	4640      	mov	r0, r8
 80153ea:	f7ff fee7 	bl	80151bc <_printf_common>
 80153ee:	3001      	adds	r0, #1
 80153f0:	d14a      	bne.n	8015488 <_printf_i+0x1f0>
 80153f2:	f04f 30ff 	mov.w	r0, #4294967295
 80153f6:	b004      	add	sp, #16
 80153f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80153fc:	6823      	ldr	r3, [r4, #0]
 80153fe:	f043 0320 	orr.w	r3, r3, #32
 8015402:	6023      	str	r3, [r4, #0]
 8015404:	4832      	ldr	r0, [pc, #200]	@ (80154d0 <_printf_i+0x238>)
 8015406:	2778      	movs	r7, #120	@ 0x78
 8015408:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801540c:	6823      	ldr	r3, [r4, #0]
 801540e:	6831      	ldr	r1, [r6, #0]
 8015410:	061f      	lsls	r7, r3, #24
 8015412:	f851 5b04 	ldr.w	r5, [r1], #4
 8015416:	d402      	bmi.n	801541e <_printf_i+0x186>
 8015418:	065f      	lsls	r7, r3, #25
 801541a:	bf48      	it	mi
 801541c:	b2ad      	uxthmi	r5, r5
 801541e:	6031      	str	r1, [r6, #0]
 8015420:	07d9      	lsls	r1, r3, #31
 8015422:	bf44      	itt	mi
 8015424:	f043 0320 	orrmi.w	r3, r3, #32
 8015428:	6023      	strmi	r3, [r4, #0]
 801542a:	b11d      	cbz	r5, 8015434 <_printf_i+0x19c>
 801542c:	2310      	movs	r3, #16
 801542e:	e7ad      	b.n	801538c <_printf_i+0xf4>
 8015430:	4826      	ldr	r0, [pc, #152]	@ (80154cc <_printf_i+0x234>)
 8015432:	e7e9      	b.n	8015408 <_printf_i+0x170>
 8015434:	6823      	ldr	r3, [r4, #0]
 8015436:	f023 0320 	bic.w	r3, r3, #32
 801543a:	6023      	str	r3, [r4, #0]
 801543c:	e7f6      	b.n	801542c <_printf_i+0x194>
 801543e:	4616      	mov	r6, r2
 8015440:	e7bd      	b.n	80153be <_printf_i+0x126>
 8015442:	6833      	ldr	r3, [r6, #0]
 8015444:	6825      	ldr	r5, [r4, #0]
 8015446:	6961      	ldr	r1, [r4, #20]
 8015448:	1d18      	adds	r0, r3, #4
 801544a:	6030      	str	r0, [r6, #0]
 801544c:	062e      	lsls	r6, r5, #24
 801544e:	681b      	ldr	r3, [r3, #0]
 8015450:	d501      	bpl.n	8015456 <_printf_i+0x1be>
 8015452:	6019      	str	r1, [r3, #0]
 8015454:	e002      	b.n	801545c <_printf_i+0x1c4>
 8015456:	0668      	lsls	r0, r5, #25
 8015458:	d5fb      	bpl.n	8015452 <_printf_i+0x1ba>
 801545a:	8019      	strh	r1, [r3, #0]
 801545c:	2300      	movs	r3, #0
 801545e:	6123      	str	r3, [r4, #16]
 8015460:	4616      	mov	r6, r2
 8015462:	e7bc      	b.n	80153de <_printf_i+0x146>
 8015464:	6833      	ldr	r3, [r6, #0]
 8015466:	1d1a      	adds	r2, r3, #4
 8015468:	6032      	str	r2, [r6, #0]
 801546a:	681e      	ldr	r6, [r3, #0]
 801546c:	6862      	ldr	r2, [r4, #4]
 801546e:	2100      	movs	r1, #0
 8015470:	4630      	mov	r0, r6
 8015472:	f7ea fed5 	bl	8000220 <memchr>
 8015476:	b108      	cbz	r0, 801547c <_printf_i+0x1e4>
 8015478:	1b80      	subs	r0, r0, r6
 801547a:	6060      	str	r0, [r4, #4]
 801547c:	6863      	ldr	r3, [r4, #4]
 801547e:	6123      	str	r3, [r4, #16]
 8015480:	2300      	movs	r3, #0
 8015482:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015486:	e7aa      	b.n	80153de <_printf_i+0x146>
 8015488:	6923      	ldr	r3, [r4, #16]
 801548a:	4632      	mov	r2, r6
 801548c:	4649      	mov	r1, r9
 801548e:	4640      	mov	r0, r8
 8015490:	47d0      	blx	sl
 8015492:	3001      	adds	r0, #1
 8015494:	d0ad      	beq.n	80153f2 <_printf_i+0x15a>
 8015496:	6823      	ldr	r3, [r4, #0]
 8015498:	079b      	lsls	r3, r3, #30
 801549a:	d413      	bmi.n	80154c4 <_printf_i+0x22c>
 801549c:	68e0      	ldr	r0, [r4, #12]
 801549e:	9b03      	ldr	r3, [sp, #12]
 80154a0:	4298      	cmp	r0, r3
 80154a2:	bfb8      	it	lt
 80154a4:	4618      	movlt	r0, r3
 80154a6:	e7a6      	b.n	80153f6 <_printf_i+0x15e>
 80154a8:	2301      	movs	r3, #1
 80154aa:	4632      	mov	r2, r6
 80154ac:	4649      	mov	r1, r9
 80154ae:	4640      	mov	r0, r8
 80154b0:	47d0      	blx	sl
 80154b2:	3001      	adds	r0, #1
 80154b4:	d09d      	beq.n	80153f2 <_printf_i+0x15a>
 80154b6:	3501      	adds	r5, #1
 80154b8:	68e3      	ldr	r3, [r4, #12]
 80154ba:	9903      	ldr	r1, [sp, #12]
 80154bc:	1a5b      	subs	r3, r3, r1
 80154be:	42ab      	cmp	r3, r5
 80154c0:	dcf2      	bgt.n	80154a8 <_printf_i+0x210>
 80154c2:	e7eb      	b.n	801549c <_printf_i+0x204>
 80154c4:	2500      	movs	r5, #0
 80154c6:	f104 0619 	add.w	r6, r4, #25
 80154ca:	e7f5      	b.n	80154b8 <_printf_i+0x220>
 80154cc:	0801793e 	.word	0x0801793e
 80154d0:	0801794f 	.word	0x0801794f

080154d4 <std>:
 80154d4:	2300      	movs	r3, #0
 80154d6:	b510      	push	{r4, lr}
 80154d8:	4604      	mov	r4, r0
 80154da:	e9c0 3300 	strd	r3, r3, [r0]
 80154de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80154e2:	6083      	str	r3, [r0, #8]
 80154e4:	8181      	strh	r1, [r0, #12]
 80154e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80154e8:	81c2      	strh	r2, [r0, #14]
 80154ea:	6183      	str	r3, [r0, #24]
 80154ec:	4619      	mov	r1, r3
 80154ee:	2208      	movs	r2, #8
 80154f0:	305c      	adds	r0, #92	@ 0x5c
 80154f2:	f000 f8f4 	bl	80156de <memset>
 80154f6:	4b0d      	ldr	r3, [pc, #52]	@ (801552c <std+0x58>)
 80154f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80154fa:	4b0d      	ldr	r3, [pc, #52]	@ (8015530 <std+0x5c>)
 80154fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80154fe:	4b0d      	ldr	r3, [pc, #52]	@ (8015534 <std+0x60>)
 8015500:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015502:	4b0d      	ldr	r3, [pc, #52]	@ (8015538 <std+0x64>)
 8015504:	6323      	str	r3, [r4, #48]	@ 0x30
 8015506:	4b0d      	ldr	r3, [pc, #52]	@ (801553c <std+0x68>)
 8015508:	6224      	str	r4, [r4, #32]
 801550a:	429c      	cmp	r4, r3
 801550c:	d006      	beq.n	801551c <std+0x48>
 801550e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015512:	4294      	cmp	r4, r2
 8015514:	d002      	beq.n	801551c <std+0x48>
 8015516:	33d0      	adds	r3, #208	@ 0xd0
 8015518:	429c      	cmp	r4, r3
 801551a:	d105      	bne.n	8015528 <std+0x54>
 801551c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015524:	f000 b9b6 	b.w	8015894 <__retarget_lock_init_recursive>
 8015528:	bd10      	pop	{r4, pc}
 801552a:	bf00      	nop
 801552c:	08015659 	.word	0x08015659
 8015530:	0801567b 	.word	0x0801567b
 8015534:	080156b3 	.word	0x080156b3
 8015538:	080156d7 	.word	0x080156d7
 801553c:	20006d4c 	.word	0x20006d4c

08015540 <stdio_exit_handler>:
 8015540:	4a02      	ldr	r2, [pc, #8]	@ (801554c <stdio_exit_handler+0xc>)
 8015542:	4903      	ldr	r1, [pc, #12]	@ (8015550 <stdio_exit_handler+0x10>)
 8015544:	4803      	ldr	r0, [pc, #12]	@ (8015554 <stdio_exit_handler+0x14>)
 8015546:	f000 b869 	b.w	801561c <_fwalk_sglue>
 801554a:	bf00      	nop
 801554c:	20000060 	.word	0x20000060
 8015550:	08016f65 	.word	0x08016f65
 8015554:	20000070 	.word	0x20000070

08015558 <cleanup_stdio>:
 8015558:	6841      	ldr	r1, [r0, #4]
 801555a:	4b0c      	ldr	r3, [pc, #48]	@ (801558c <cleanup_stdio+0x34>)
 801555c:	4299      	cmp	r1, r3
 801555e:	b510      	push	{r4, lr}
 8015560:	4604      	mov	r4, r0
 8015562:	d001      	beq.n	8015568 <cleanup_stdio+0x10>
 8015564:	f001 fcfe 	bl	8016f64 <_fflush_r>
 8015568:	68a1      	ldr	r1, [r4, #8]
 801556a:	4b09      	ldr	r3, [pc, #36]	@ (8015590 <cleanup_stdio+0x38>)
 801556c:	4299      	cmp	r1, r3
 801556e:	d002      	beq.n	8015576 <cleanup_stdio+0x1e>
 8015570:	4620      	mov	r0, r4
 8015572:	f001 fcf7 	bl	8016f64 <_fflush_r>
 8015576:	68e1      	ldr	r1, [r4, #12]
 8015578:	4b06      	ldr	r3, [pc, #24]	@ (8015594 <cleanup_stdio+0x3c>)
 801557a:	4299      	cmp	r1, r3
 801557c:	d004      	beq.n	8015588 <cleanup_stdio+0x30>
 801557e:	4620      	mov	r0, r4
 8015580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015584:	f001 bcee 	b.w	8016f64 <_fflush_r>
 8015588:	bd10      	pop	{r4, pc}
 801558a:	bf00      	nop
 801558c:	20006d4c 	.word	0x20006d4c
 8015590:	20006db4 	.word	0x20006db4
 8015594:	20006e1c 	.word	0x20006e1c

08015598 <global_stdio_init.part.0>:
 8015598:	b510      	push	{r4, lr}
 801559a:	4b0b      	ldr	r3, [pc, #44]	@ (80155c8 <global_stdio_init.part.0+0x30>)
 801559c:	4c0b      	ldr	r4, [pc, #44]	@ (80155cc <global_stdio_init.part.0+0x34>)
 801559e:	4a0c      	ldr	r2, [pc, #48]	@ (80155d0 <global_stdio_init.part.0+0x38>)
 80155a0:	601a      	str	r2, [r3, #0]
 80155a2:	4620      	mov	r0, r4
 80155a4:	2200      	movs	r2, #0
 80155a6:	2104      	movs	r1, #4
 80155a8:	f7ff ff94 	bl	80154d4 <std>
 80155ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80155b0:	2201      	movs	r2, #1
 80155b2:	2109      	movs	r1, #9
 80155b4:	f7ff ff8e 	bl	80154d4 <std>
 80155b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80155bc:	2202      	movs	r2, #2
 80155be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80155c2:	2112      	movs	r1, #18
 80155c4:	f7ff bf86 	b.w	80154d4 <std>
 80155c8:	20006e84 	.word	0x20006e84
 80155cc:	20006d4c 	.word	0x20006d4c
 80155d0:	08015541 	.word	0x08015541

080155d4 <__sfp_lock_acquire>:
 80155d4:	4801      	ldr	r0, [pc, #4]	@ (80155dc <__sfp_lock_acquire+0x8>)
 80155d6:	f000 b95e 	b.w	8015896 <__retarget_lock_acquire_recursive>
 80155da:	bf00      	nop
 80155dc:	20006e8d 	.word	0x20006e8d

080155e0 <__sfp_lock_release>:
 80155e0:	4801      	ldr	r0, [pc, #4]	@ (80155e8 <__sfp_lock_release+0x8>)
 80155e2:	f000 b959 	b.w	8015898 <__retarget_lock_release_recursive>
 80155e6:	bf00      	nop
 80155e8:	20006e8d 	.word	0x20006e8d

080155ec <__sinit>:
 80155ec:	b510      	push	{r4, lr}
 80155ee:	4604      	mov	r4, r0
 80155f0:	f7ff fff0 	bl	80155d4 <__sfp_lock_acquire>
 80155f4:	6a23      	ldr	r3, [r4, #32]
 80155f6:	b11b      	cbz	r3, 8015600 <__sinit+0x14>
 80155f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80155fc:	f7ff bff0 	b.w	80155e0 <__sfp_lock_release>
 8015600:	4b04      	ldr	r3, [pc, #16]	@ (8015614 <__sinit+0x28>)
 8015602:	6223      	str	r3, [r4, #32]
 8015604:	4b04      	ldr	r3, [pc, #16]	@ (8015618 <__sinit+0x2c>)
 8015606:	681b      	ldr	r3, [r3, #0]
 8015608:	2b00      	cmp	r3, #0
 801560a:	d1f5      	bne.n	80155f8 <__sinit+0xc>
 801560c:	f7ff ffc4 	bl	8015598 <global_stdio_init.part.0>
 8015610:	e7f2      	b.n	80155f8 <__sinit+0xc>
 8015612:	bf00      	nop
 8015614:	08015559 	.word	0x08015559
 8015618:	20006e84 	.word	0x20006e84

0801561c <_fwalk_sglue>:
 801561c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015620:	4607      	mov	r7, r0
 8015622:	4688      	mov	r8, r1
 8015624:	4614      	mov	r4, r2
 8015626:	2600      	movs	r6, #0
 8015628:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801562c:	f1b9 0901 	subs.w	r9, r9, #1
 8015630:	d505      	bpl.n	801563e <_fwalk_sglue+0x22>
 8015632:	6824      	ldr	r4, [r4, #0]
 8015634:	2c00      	cmp	r4, #0
 8015636:	d1f7      	bne.n	8015628 <_fwalk_sglue+0xc>
 8015638:	4630      	mov	r0, r6
 801563a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801563e:	89ab      	ldrh	r3, [r5, #12]
 8015640:	2b01      	cmp	r3, #1
 8015642:	d907      	bls.n	8015654 <_fwalk_sglue+0x38>
 8015644:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015648:	3301      	adds	r3, #1
 801564a:	d003      	beq.n	8015654 <_fwalk_sglue+0x38>
 801564c:	4629      	mov	r1, r5
 801564e:	4638      	mov	r0, r7
 8015650:	47c0      	blx	r8
 8015652:	4306      	orrs	r6, r0
 8015654:	3568      	adds	r5, #104	@ 0x68
 8015656:	e7e9      	b.n	801562c <_fwalk_sglue+0x10>

08015658 <__sread>:
 8015658:	b510      	push	{r4, lr}
 801565a:	460c      	mov	r4, r1
 801565c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015660:	f000 f8ca 	bl	80157f8 <_read_r>
 8015664:	2800      	cmp	r0, #0
 8015666:	bfab      	itete	ge
 8015668:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801566a:	89a3      	ldrhlt	r3, [r4, #12]
 801566c:	181b      	addge	r3, r3, r0
 801566e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015672:	bfac      	ite	ge
 8015674:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015676:	81a3      	strhlt	r3, [r4, #12]
 8015678:	bd10      	pop	{r4, pc}

0801567a <__swrite>:
 801567a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801567e:	461f      	mov	r7, r3
 8015680:	898b      	ldrh	r3, [r1, #12]
 8015682:	05db      	lsls	r3, r3, #23
 8015684:	4605      	mov	r5, r0
 8015686:	460c      	mov	r4, r1
 8015688:	4616      	mov	r6, r2
 801568a:	d505      	bpl.n	8015698 <__swrite+0x1e>
 801568c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015690:	2302      	movs	r3, #2
 8015692:	2200      	movs	r2, #0
 8015694:	f000 f89e 	bl	80157d4 <_lseek_r>
 8015698:	89a3      	ldrh	r3, [r4, #12]
 801569a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801569e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80156a2:	81a3      	strh	r3, [r4, #12]
 80156a4:	4632      	mov	r2, r6
 80156a6:	463b      	mov	r3, r7
 80156a8:	4628      	mov	r0, r5
 80156aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80156ae:	f000 b8b5 	b.w	801581c <_write_r>

080156b2 <__sseek>:
 80156b2:	b510      	push	{r4, lr}
 80156b4:	460c      	mov	r4, r1
 80156b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80156ba:	f000 f88b 	bl	80157d4 <_lseek_r>
 80156be:	1c43      	adds	r3, r0, #1
 80156c0:	89a3      	ldrh	r3, [r4, #12]
 80156c2:	bf15      	itete	ne
 80156c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80156c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80156ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80156ce:	81a3      	strheq	r3, [r4, #12]
 80156d0:	bf18      	it	ne
 80156d2:	81a3      	strhne	r3, [r4, #12]
 80156d4:	bd10      	pop	{r4, pc}

080156d6 <__sclose>:
 80156d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80156da:	f000 b80d 	b.w	80156f8 <_close_r>

080156de <memset>:
 80156de:	4402      	add	r2, r0
 80156e0:	4603      	mov	r3, r0
 80156e2:	4293      	cmp	r3, r2
 80156e4:	d100      	bne.n	80156e8 <memset+0xa>
 80156e6:	4770      	bx	lr
 80156e8:	f803 1b01 	strb.w	r1, [r3], #1
 80156ec:	e7f9      	b.n	80156e2 <memset+0x4>
	...

080156f0 <_localeconv_r>:
 80156f0:	4800      	ldr	r0, [pc, #0]	@ (80156f4 <_localeconv_r+0x4>)
 80156f2:	4770      	bx	lr
 80156f4:	200001ac 	.word	0x200001ac

080156f8 <_close_r>:
 80156f8:	b538      	push	{r3, r4, r5, lr}
 80156fa:	4d06      	ldr	r5, [pc, #24]	@ (8015714 <_close_r+0x1c>)
 80156fc:	2300      	movs	r3, #0
 80156fe:	4604      	mov	r4, r0
 8015700:	4608      	mov	r0, r1
 8015702:	602b      	str	r3, [r5, #0]
 8015704:	f7f3 f8ce 	bl	80088a4 <_close>
 8015708:	1c43      	adds	r3, r0, #1
 801570a:	d102      	bne.n	8015712 <_close_r+0x1a>
 801570c:	682b      	ldr	r3, [r5, #0]
 801570e:	b103      	cbz	r3, 8015712 <_close_r+0x1a>
 8015710:	6023      	str	r3, [r4, #0]
 8015712:	bd38      	pop	{r3, r4, r5, pc}
 8015714:	20006e88 	.word	0x20006e88

08015718 <_reclaim_reent>:
 8015718:	4b2d      	ldr	r3, [pc, #180]	@ (80157d0 <_reclaim_reent+0xb8>)
 801571a:	681b      	ldr	r3, [r3, #0]
 801571c:	4283      	cmp	r3, r0
 801571e:	b570      	push	{r4, r5, r6, lr}
 8015720:	4604      	mov	r4, r0
 8015722:	d053      	beq.n	80157cc <_reclaim_reent+0xb4>
 8015724:	69c3      	ldr	r3, [r0, #28]
 8015726:	b31b      	cbz	r3, 8015770 <_reclaim_reent+0x58>
 8015728:	68db      	ldr	r3, [r3, #12]
 801572a:	b163      	cbz	r3, 8015746 <_reclaim_reent+0x2e>
 801572c:	2500      	movs	r5, #0
 801572e:	69e3      	ldr	r3, [r4, #28]
 8015730:	68db      	ldr	r3, [r3, #12]
 8015732:	5959      	ldr	r1, [r3, r5]
 8015734:	b9b1      	cbnz	r1, 8015764 <_reclaim_reent+0x4c>
 8015736:	3504      	adds	r5, #4
 8015738:	2d80      	cmp	r5, #128	@ 0x80
 801573a:	d1f8      	bne.n	801572e <_reclaim_reent+0x16>
 801573c:	69e3      	ldr	r3, [r4, #28]
 801573e:	4620      	mov	r0, r4
 8015740:	68d9      	ldr	r1, [r3, #12]
 8015742:	f000 ff11 	bl	8016568 <_free_r>
 8015746:	69e3      	ldr	r3, [r4, #28]
 8015748:	6819      	ldr	r1, [r3, #0]
 801574a:	b111      	cbz	r1, 8015752 <_reclaim_reent+0x3a>
 801574c:	4620      	mov	r0, r4
 801574e:	f000 ff0b 	bl	8016568 <_free_r>
 8015752:	69e3      	ldr	r3, [r4, #28]
 8015754:	689d      	ldr	r5, [r3, #8]
 8015756:	b15d      	cbz	r5, 8015770 <_reclaim_reent+0x58>
 8015758:	4629      	mov	r1, r5
 801575a:	4620      	mov	r0, r4
 801575c:	682d      	ldr	r5, [r5, #0]
 801575e:	f000 ff03 	bl	8016568 <_free_r>
 8015762:	e7f8      	b.n	8015756 <_reclaim_reent+0x3e>
 8015764:	680e      	ldr	r6, [r1, #0]
 8015766:	4620      	mov	r0, r4
 8015768:	f000 fefe 	bl	8016568 <_free_r>
 801576c:	4631      	mov	r1, r6
 801576e:	e7e1      	b.n	8015734 <_reclaim_reent+0x1c>
 8015770:	6961      	ldr	r1, [r4, #20]
 8015772:	b111      	cbz	r1, 801577a <_reclaim_reent+0x62>
 8015774:	4620      	mov	r0, r4
 8015776:	f000 fef7 	bl	8016568 <_free_r>
 801577a:	69e1      	ldr	r1, [r4, #28]
 801577c:	b111      	cbz	r1, 8015784 <_reclaim_reent+0x6c>
 801577e:	4620      	mov	r0, r4
 8015780:	f000 fef2 	bl	8016568 <_free_r>
 8015784:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015786:	b111      	cbz	r1, 801578e <_reclaim_reent+0x76>
 8015788:	4620      	mov	r0, r4
 801578a:	f000 feed 	bl	8016568 <_free_r>
 801578e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015790:	b111      	cbz	r1, 8015798 <_reclaim_reent+0x80>
 8015792:	4620      	mov	r0, r4
 8015794:	f000 fee8 	bl	8016568 <_free_r>
 8015798:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801579a:	b111      	cbz	r1, 80157a2 <_reclaim_reent+0x8a>
 801579c:	4620      	mov	r0, r4
 801579e:	f000 fee3 	bl	8016568 <_free_r>
 80157a2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80157a4:	b111      	cbz	r1, 80157ac <_reclaim_reent+0x94>
 80157a6:	4620      	mov	r0, r4
 80157a8:	f000 fede 	bl	8016568 <_free_r>
 80157ac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80157ae:	b111      	cbz	r1, 80157b6 <_reclaim_reent+0x9e>
 80157b0:	4620      	mov	r0, r4
 80157b2:	f000 fed9 	bl	8016568 <_free_r>
 80157b6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80157b8:	b111      	cbz	r1, 80157c0 <_reclaim_reent+0xa8>
 80157ba:	4620      	mov	r0, r4
 80157bc:	f000 fed4 	bl	8016568 <_free_r>
 80157c0:	6a23      	ldr	r3, [r4, #32]
 80157c2:	b11b      	cbz	r3, 80157cc <_reclaim_reent+0xb4>
 80157c4:	4620      	mov	r0, r4
 80157c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80157ca:	4718      	bx	r3
 80157cc:	bd70      	pop	{r4, r5, r6, pc}
 80157ce:	bf00      	nop
 80157d0:	2000006c 	.word	0x2000006c

080157d4 <_lseek_r>:
 80157d4:	b538      	push	{r3, r4, r5, lr}
 80157d6:	4d07      	ldr	r5, [pc, #28]	@ (80157f4 <_lseek_r+0x20>)
 80157d8:	4604      	mov	r4, r0
 80157da:	4608      	mov	r0, r1
 80157dc:	4611      	mov	r1, r2
 80157de:	2200      	movs	r2, #0
 80157e0:	602a      	str	r2, [r5, #0]
 80157e2:	461a      	mov	r2, r3
 80157e4:	f7f3 f885 	bl	80088f2 <_lseek>
 80157e8:	1c43      	adds	r3, r0, #1
 80157ea:	d102      	bne.n	80157f2 <_lseek_r+0x1e>
 80157ec:	682b      	ldr	r3, [r5, #0]
 80157ee:	b103      	cbz	r3, 80157f2 <_lseek_r+0x1e>
 80157f0:	6023      	str	r3, [r4, #0]
 80157f2:	bd38      	pop	{r3, r4, r5, pc}
 80157f4:	20006e88 	.word	0x20006e88

080157f8 <_read_r>:
 80157f8:	b538      	push	{r3, r4, r5, lr}
 80157fa:	4d07      	ldr	r5, [pc, #28]	@ (8015818 <_read_r+0x20>)
 80157fc:	4604      	mov	r4, r0
 80157fe:	4608      	mov	r0, r1
 8015800:	4611      	mov	r1, r2
 8015802:	2200      	movs	r2, #0
 8015804:	602a      	str	r2, [r5, #0]
 8015806:	461a      	mov	r2, r3
 8015808:	f7f3 f813 	bl	8008832 <_read>
 801580c:	1c43      	adds	r3, r0, #1
 801580e:	d102      	bne.n	8015816 <_read_r+0x1e>
 8015810:	682b      	ldr	r3, [r5, #0]
 8015812:	b103      	cbz	r3, 8015816 <_read_r+0x1e>
 8015814:	6023      	str	r3, [r4, #0]
 8015816:	bd38      	pop	{r3, r4, r5, pc}
 8015818:	20006e88 	.word	0x20006e88

0801581c <_write_r>:
 801581c:	b538      	push	{r3, r4, r5, lr}
 801581e:	4d07      	ldr	r5, [pc, #28]	@ (801583c <_write_r+0x20>)
 8015820:	4604      	mov	r4, r0
 8015822:	4608      	mov	r0, r1
 8015824:	4611      	mov	r1, r2
 8015826:	2200      	movs	r2, #0
 8015828:	602a      	str	r2, [r5, #0]
 801582a:	461a      	mov	r2, r3
 801582c:	f7f3 f81e 	bl	800886c <_write>
 8015830:	1c43      	adds	r3, r0, #1
 8015832:	d102      	bne.n	801583a <_write_r+0x1e>
 8015834:	682b      	ldr	r3, [r5, #0]
 8015836:	b103      	cbz	r3, 801583a <_write_r+0x1e>
 8015838:	6023      	str	r3, [r4, #0]
 801583a:	bd38      	pop	{r3, r4, r5, pc}
 801583c:	20006e88 	.word	0x20006e88

08015840 <__errno>:
 8015840:	4b01      	ldr	r3, [pc, #4]	@ (8015848 <__errno+0x8>)
 8015842:	6818      	ldr	r0, [r3, #0]
 8015844:	4770      	bx	lr
 8015846:	bf00      	nop
 8015848:	2000006c 	.word	0x2000006c

0801584c <__libc_init_array>:
 801584c:	b570      	push	{r4, r5, r6, lr}
 801584e:	4d0d      	ldr	r5, [pc, #52]	@ (8015884 <__libc_init_array+0x38>)
 8015850:	4c0d      	ldr	r4, [pc, #52]	@ (8015888 <__libc_init_array+0x3c>)
 8015852:	1b64      	subs	r4, r4, r5
 8015854:	10a4      	asrs	r4, r4, #2
 8015856:	2600      	movs	r6, #0
 8015858:	42a6      	cmp	r6, r4
 801585a:	d109      	bne.n	8015870 <__libc_init_array+0x24>
 801585c:	4d0b      	ldr	r5, [pc, #44]	@ (801588c <__libc_init_array+0x40>)
 801585e:	4c0c      	ldr	r4, [pc, #48]	@ (8015890 <__libc_init_array+0x44>)
 8015860:	f001 ff64 	bl	801772c <_init>
 8015864:	1b64      	subs	r4, r4, r5
 8015866:	10a4      	asrs	r4, r4, #2
 8015868:	2600      	movs	r6, #0
 801586a:	42a6      	cmp	r6, r4
 801586c:	d105      	bne.n	801587a <__libc_init_array+0x2e>
 801586e:	bd70      	pop	{r4, r5, r6, pc}
 8015870:	f855 3b04 	ldr.w	r3, [r5], #4
 8015874:	4798      	blx	r3
 8015876:	3601      	adds	r6, #1
 8015878:	e7ee      	b.n	8015858 <__libc_init_array+0xc>
 801587a:	f855 3b04 	ldr.w	r3, [r5], #4
 801587e:	4798      	blx	r3
 8015880:	3601      	adds	r6, #1
 8015882:	e7f2      	b.n	801586a <__libc_init_array+0x1e>
 8015884:	08017cac 	.word	0x08017cac
 8015888:	08017cac 	.word	0x08017cac
 801588c:	08017cac 	.word	0x08017cac
 8015890:	08017cb0 	.word	0x08017cb0

08015894 <__retarget_lock_init_recursive>:
 8015894:	4770      	bx	lr

08015896 <__retarget_lock_acquire_recursive>:
 8015896:	4770      	bx	lr

08015898 <__retarget_lock_release_recursive>:
 8015898:	4770      	bx	lr

0801589a <memcpy>:
 801589a:	440a      	add	r2, r1
 801589c:	4291      	cmp	r1, r2
 801589e:	f100 33ff 	add.w	r3, r0, #4294967295
 80158a2:	d100      	bne.n	80158a6 <memcpy+0xc>
 80158a4:	4770      	bx	lr
 80158a6:	b510      	push	{r4, lr}
 80158a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80158ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80158b0:	4291      	cmp	r1, r2
 80158b2:	d1f9      	bne.n	80158a8 <memcpy+0xe>
 80158b4:	bd10      	pop	{r4, pc}

080158b6 <quorem>:
 80158b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158ba:	6903      	ldr	r3, [r0, #16]
 80158bc:	690c      	ldr	r4, [r1, #16]
 80158be:	42a3      	cmp	r3, r4
 80158c0:	4607      	mov	r7, r0
 80158c2:	db7e      	blt.n	80159c2 <quorem+0x10c>
 80158c4:	3c01      	subs	r4, #1
 80158c6:	f101 0814 	add.w	r8, r1, #20
 80158ca:	00a3      	lsls	r3, r4, #2
 80158cc:	f100 0514 	add.w	r5, r0, #20
 80158d0:	9300      	str	r3, [sp, #0]
 80158d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80158d6:	9301      	str	r3, [sp, #4]
 80158d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80158dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80158e0:	3301      	adds	r3, #1
 80158e2:	429a      	cmp	r2, r3
 80158e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80158e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80158ec:	d32e      	bcc.n	801594c <quorem+0x96>
 80158ee:	f04f 0a00 	mov.w	sl, #0
 80158f2:	46c4      	mov	ip, r8
 80158f4:	46ae      	mov	lr, r5
 80158f6:	46d3      	mov	fp, sl
 80158f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80158fc:	b298      	uxth	r0, r3
 80158fe:	fb06 a000 	mla	r0, r6, r0, sl
 8015902:	0c02      	lsrs	r2, r0, #16
 8015904:	0c1b      	lsrs	r3, r3, #16
 8015906:	fb06 2303 	mla	r3, r6, r3, r2
 801590a:	f8de 2000 	ldr.w	r2, [lr]
 801590e:	b280      	uxth	r0, r0
 8015910:	b292      	uxth	r2, r2
 8015912:	1a12      	subs	r2, r2, r0
 8015914:	445a      	add	r2, fp
 8015916:	f8de 0000 	ldr.w	r0, [lr]
 801591a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801591e:	b29b      	uxth	r3, r3
 8015920:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8015924:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015928:	b292      	uxth	r2, r2
 801592a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801592e:	45e1      	cmp	r9, ip
 8015930:	f84e 2b04 	str.w	r2, [lr], #4
 8015934:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015938:	d2de      	bcs.n	80158f8 <quorem+0x42>
 801593a:	9b00      	ldr	r3, [sp, #0]
 801593c:	58eb      	ldr	r3, [r5, r3]
 801593e:	b92b      	cbnz	r3, 801594c <quorem+0x96>
 8015940:	9b01      	ldr	r3, [sp, #4]
 8015942:	3b04      	subs	r3, #4
 8015944:	429d      	cmp	r5, r3
 8015946:	461a      	mov	r2, r3
 8015948:	d32f      	bcc.n	80159aa <quorem+0xf4>
 801594a:	613c      	str	r4, [r7, #16]
 801594c:	4638      	mov	r0, r7
 801594e:	f001 f97d 	bl	8016c4c <__mcmp>
 8015952:	2800      	cmp	r0, #0
 8015954:	db25      	blt.n	80159a2 <quorem+0xec>
 8015956:	4629      	mov	r1, r5
 8015958:	2000      	movs	r0, #0
 801595a:	f858 2b04 	ldr.w	r2, [r8], #4
 801595e:	f8d1 c000 	ldr.w	ip, [r1]
 8015962:	fa1f fe82 	uxth.w	lr, r2
 8015966:	fa1f f38c 	uxth.w	r3, ip
 801596a:	eba3 030e 	sub.w	r3, r3, lr
 801596e:	4403      	add	r3, r0
 8015970:	0c12      	lsrs	r2, r2, #16
 8015972:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015976:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801597a:	b29b      	uxth	r3, r3
 801597c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015980:	45c1      	cmp	r9, r8
 8015982:	f841 3b04 	str.w	r3, [r1], #4
 8015986:	ea4f 4022 	mov.w	r0, r2, asr #16
 801598a:	d2e6      	bcs.n	801595a <quorem+0xa4>
 801598c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015990:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015994:	b922      	cbnz	r2, 80159a0 <quorem+0xea>
 8015996:	3b04      	subs	r3, #4
 8015998:	429d      	cmp	r5, r3
 801599a:	461a      	mov	r2, r3
 801599c:	d30b      	bcc.n	80159b6 <quorem+0x100>
 801599e:	613c      	str	r4, [r7, #16]
 80159a0:	3601      	adds	r6, #1
 80159a2:	4630      	mov	r0, r6
 80159a4:	b003      	add	sp, #12
 80159a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159aa:	6812      	ldr	r2, [r2, #0]
 80159ac:	3b04      	subs	r3, #4
 80159ae:	2a00      	cmp	r2, #0
 80159b0:	d1cb      	bne.n	801594a <quorem+0x94>
 80159b2:	3c01      	subs	r4, #1
 80159b4:	e7c6      	b.n	8015944 <quorem+0x8e>
 80159b6:	6812      	ldr	r2, [r2, #0]
 80159b8:	3b04      	subs	r3, #4
 80159ba:	2a00      	cmp	r2, #0
 80159bc:	d1ef      	bne.n	801599e <quorem+0xe8>
 80159be:	3c01      	subs	r4, #1
 80159c0:	e7ea      	b.n	8015998 <quorem+0xe2>
 80159c2:	2000      	movs	r0, #0
 80159c4:	e7ee      	b.n	80159a4 <quorem+0xee>
	...

080159c8 <_dtoa_r>:
 80159c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159cc:	69c7      	ldr	r7, [r0, #28]
 80159ce:	b097      	sub	sp, #92	@ 0x5c
 80159d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80159d4:	ec55 4b10 	vmov	r4, r5, d0
 80159d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80159da:	9107      	str	r1, [sp, #28]
 80159dc:	4681      	mov	r9, r0
 80159de:	920c      	str	r2, [sp, #48]	@ 0x30
 80159e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80159e2:	b97f      	cbnz	r7, 8015a04 <_dtoa_r+0x3c>
 80159e4:	2010      	movs	r0, #16
 80159e6:	f000 fe09 	bl	80165fc <malloc>
 80159ea:	4602      	mov	r2, r0
 80159ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80159f0:	b920      	cbnz	r0, 80159fc <_dtoa_r+0x34>
 80159f2:	4ba9      	ldr	r3, [pc, #676]	@ (8015c98 <_dtoa_r+0x2d0>)
 80159f4:	21ef      	movs	r1, #239	@ 0xef
 80159f6:	48a9      	ldr	r0, [pc, #676]	@ (8015c9c <_dtoa_r+0x2d4>)
 80159f8:	f001 faec 	bl	8016fd4 <__assert_func>
 80159fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8015a00:	6007      	str	r7, [r0, #0]
 8015a02:	60c7      	str	r7, [r0, #12]
 8015a04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015a08:	6819      	ldr	r1, [r3, #0]
 8015a0a:	b159      	cbz	r1, 8015a24 <_dtoa_r+0x5c>
 8015a0c:	685a      	ldr	r2, [r3, #4]
 8015a0e:	604a      	str	r2, [r1, #4]
 8015a10:	2301      	movs	r3, #1
 8015a12:	4093      	lsls	r3, r2
 8015a14:	608b      	str	r3, [r1, #8]
 8015a16:	4648      	mov	r0, r9
 8015a18:	f000 fee6 	bl	80167e8 <_Bfree>
 8015a1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015a20:	2200      	movs	r2, #0
 8015a22:	601a      	str	r2, [r3, #0]
 8015a24:	1e2b      	subs	r3, r5, #0
 8015a26:	bfb9      	ittee	lt
 8015a28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8015a2c:	9305      	strlt	r3, [sp, #20]
 8015a2e:	2300      	movge	r3, #0
 8015a30:	6033      	strge	r3, [r6, #0]
 8015a32:	9f05      	ldr	r7, [sp, #20]
 8015a34:	4b9a      	ldr	r3, [pc, #616]	@ (8015ca0 <_dtoa_r+0x2d8>)
 8015a36:	bfbc      	itt	lt
 8015a38:	2201      	movlt	r2, #1
 8015a3a:	6032      	strlt	r2, [r6, #0]
 8015a3c:	43bb      	bics	r3, r7
 8015a3e:	d112      	bne.n	8015a66 <_dtoa_r+0x9e>
 8015a40:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015a42:	f242 730f 	movw	r3, #9999	@ 0x270f
 8015a46:	6013      	str	r3, [r2, #0]
 8015a48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015a4c:	4323      	orrs	r3, r4
 8015a4e:	f000 855a 	beq.w	8016506 <_dtoa_r+0xb3e>
 8015a52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015a54:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8015cb4 <_dtoa_r+0x2ec>
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	f000 855c 	beq.w	8016516 <_dtoa_r+0xb4e>
 8015a5e:	f10a 0303 	add.w	r3, sl, #3
 8015a62:	f000 bd56 	b.w	8016512 <_dtoa_r+0xb4a>
 8015a66:	ed9d 7b04 	vldr	d7, [sp, #16]
 8015a6a:	2200      	movs	r2, #0
 8015a6c:	ec51 0b17 	vmov	r0, r1, d7
 8015a70:	2300      	movs	r3, #0
 8015a72:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8015a76:	f7eb f84f 	bl	8000b18 <__aeabi_dcmpeq>
 8015a7a:	4680      	mov	r8, r0
 8015a7c:	b158      	cbz	r0, 8015a96 <_dtoa_r+0xce>
 8015a7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015a80:	2301      	movs	r3, #1
 8015a82:	6013      	str	r3, [r2, #0]
 8015a84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015a86:	b113      	cbz	r3, 8015a8e <_dtoa_r+0xc6>
 8015a88:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015a8a:	4b86      	ldr	r3, [pc, #536]	@ (8015ca4 <_dtoa_r+0x2dc>)
 8015a8c:	6013      	str	r3, [r2, #0]
 8015a8e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015cb8 <_dtoa_r+0x2f0>
 8015a92:	f000 bd40 	b.w	8016516 <_dtoa_r+0xb4e>
 8015a96:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8015a9a:	aa14      	add	r2, sp, #80	@ 0x50
 8015a9c:	a915      	add	r1, sp, #84	@ 0x54
 8015a9e:	4648      	mov	r0, r9
 8015aa0:	f001 f984 	bl	8016dac <__d2b>
 8015aa4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015aa8:	9002      	str	r0, [sp, #8]
 8015aaa:	2e00      	cmp	r6, #0
 8015aac:	d078      	beq.n	8015ba0 <_dtoa_r+0x1d8>
 8015aae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015ab0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8015ab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015ab8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015abc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015ac0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8015ac4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015ac8:	4619      	mov	r1, r3
 8015aca:	2200      	movs	r2, #0
 8015acc:	4b76      	ldr	r3, [pc, #472]	@ (8015ca8 <_dtoa_r+0x2e0>)
 8015ace:	f7ea fc03 	bl	80002d8 <__aeabi_dsub>
 8015ad2:	a36b      	add	r3, pc, #428	@ (adr r3, 8015c80 <_dtoa_r+0x2b8>)
 8015ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ad8:	f7ea fdb6 	bl	8000648 <__aeabi_dmul>
 8015adc:	a36a      	add	r3, pc, #424	@ (adr r3, 8015c88 <_dtoa_r+0x2c0>)
 8015ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ae2:	f7ea fbfb 	bl	80002dc <__adddf3>
 8015ae6:	4604      	mov	r4, r0
 8015ae8:	4630      	mov	r0, r6
 8015aea:	460d      	mov	r5, r1
 8015aec:	f7ea fd42 	bl	8000574 <__aeabi_i2d>
 8015af0:	a367      	add	r3, pc, #412	@ (adr r3, 8015c90 <_dtoa_r+0x2c8>)
 8015af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015af6:	f7ea fda7 	bl	8000648 <__aeabi_dmul>
 8015afa:	4602      	mov	r2, r0
 8015afc:	460b      	mov	r3, r1
 8015afe:	4620      	mov	r0, r4
 8015b00:	4629      	mov	r1, r5
 8015b02:	f7ea fbeb 	bl	80002dc <__adddf3>
 8015b06:	4604      	mov	r4, r0
 8015b08:	460d      	mov	r5, r1
 8015b0a:	f7eb f84d 	bl	8000ba8 <__aeabi_d2iz>
 8015b0e:	2200      	movs	r2, #0
 8015b10:	4607      	mov	r7, r0
 8015b12:	2300      	movs	r3, #0
 8015b14:	4620      	mov	r0, r4
 8015b16:	4629      	mov	r1, r5
 8015b18:	f7eb f808 	bl	8000b2c <__aeabi_dcmplt>
 8015b1c:	b140      	cbz	r0, 8015b30 <_dtoa_r+0x168>
 8015b1e:	4638      	mov	r0, r7
 8015b20:	f7ea fd28 	bl	8000574 <__aeabi_i2d>
 8015b24:	4622      	mov	r2, r4
 8015b26:	462b      	mov	r3, r5
 8015b28:	f7ea fff6 	bl	8000b18 <__aeabi_dcmpeq>
 8015b2c:	b900      	cbnz	r0, 8015b30 <_dtoa_r+0x168>
 8015b2e:	3f01      	subs	r7, #1
 8015b30:	2f16      	cmp	r7, #22
 8015b32:	d852      	bhi.n	8015bda <_dtoa_r+0x212>
 8015b34:	4b5d      	ldr	r3, [pc, #372]	@ (8015cac <_dtoa_r+0x2e4>)
 8015b36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015b42:	f7ea fff3 	bl	8000b2c <__aeabi_dcmplt>
 8015b46:	2800      	cmp	r0, #0
 8015b48:	d049      	beq.n	8015bde <_dtoa_r+0x216>
 8015b4a:	3f01      	subs	r7, #1
 8015b4c:	2300      	movs	r3, #0
 8015b4e:	9310      	str	r3, [sp, #64]	@ 0x40
 8015b50:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015b52:	1b9b      	subs	r3, r3, r6
 8015b54:	1e5a      	subs	r2, r3, #1
 8015b56:	bf45      	ittet	mi
 8015b58:	f1c3 0301 	rsbmi	r3, r3, #1
 8015b5c:	9300      	strmi	r3, [sp, #0]
 8015b5e:	2300      	movpl	r3, #0
 8015b60:	2300      	movmi	r3, #0
 8015b62:	9206      	str	r2, [sp, #24]
 8015b64:	bf54      	ite	pl
 8015b66:	9300      	strpl	r3, [sp, #0]
 8015b68:	9306      	strmi	r3, [sp, #24]
 8015b6a:	2f00      	cmp	r7, #0
 8015b6c:	db39      	blt.n	8015be2 <_dtoa_r+0x21a>
 8015b6e:	9b06      	ldr	r3, [sp, #24]
 8015b70:	970d      	str	r7, [sp, #52]	@ 0x34
 8015b72:	443b      	add	r3, r7
 8015b74:	9306      	str	r3, [sp, #24]
 8015b76:	2300      	movs	r3, #0
 8015b78:	9308      	str	r3, [sp, #32]
 8015b7a:	9b07      	ldr	r3, [sp, #28]
 8015b7c:	2b09      	cmp	r3, #9
 8015b7e:	d863      	bhi.n	8015c48 <_dtoa_r+0x280>
 8015b80:	2b05      	cmp	r3, #5
 8015b82:	bfc4      	itt	gt
 8015b84:	3b04      	subgt	r3, #4
 8015b86:	9307      	strgt	r3, [sp, #28]
 8015b88:	9b07      	ldr	r3, [sp, #28]
 8015b8a:	f1a3 0302 	sub.w	r3, r3, #2
 8015b8e:	bfcc      	ite	gt
 8015b90:	2400      	movgt	r4, #0
 8015b92:	2401      	movle	r4, #1
 8015b94:	2b03      	cmp	r3, #3
 8015b96:	d863      	bhi.n	8015c60 <_dtoa_r+0x298>
 8015b98:	e8df f003 	tbb	[pc, r3]
 8015b9c:	2b375452 	.word	0x2b375452
 8015ba0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8015ba4:	441e      	add	r6, r3
 8015ba6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8015baa:	2b20      	cmp	r3, #32
 8015bac:	bfc1      	itttt	gt
 8015bae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015bb2:	409f      	lslgt	r7, r3
 8015bb4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015bb8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015bbc:	bfd6      	itet	le
 8015bbe:	f1c3 0320 	rsble	r3, r3, #32
 8015bc2:	ea47 0003 	orrgt.w	r0, r7, r3
 8015bc6:	fa04 f003 	lslle.w	r0, r4, r3
 8015bca:	f7ea fcc3 	bl	8000554 <__aeabi_ui2d>
 8015bce:	2201      	movs	r2, #1
 8015bd0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8015bd4:	3e01      	subs	r6, #1
 8015bd6:	9212      	str	r2, [sp, #72]	@ 0x48
 8015bd8:	e776      	b.n	8015ac8 <_dtoa_r+0x100>
 8015bda:	2301      	movs	r3, #1
 8015bdc:	e7b7      	b.n	8015b4e <_dtoa_r+0x186>
 8015bde:	9010      	str	r0, [sp, #64]	@ 0x40
 8015be0:	e7b6      	b.n	8015b50 <_dtoa_r+0x188>
 8015be2:	9b00      	ldr	r3, [sp, #0]
 8015be4:	1bdb      	subs	r3, r3, r7
 8015be6:	9300      	str	r3, [sp, #0]
 8015be8:	427b      	negs	r3, r7
 8015bea:	9308      	str	r3, [sp, #32]
 8015bec:	2300      	movs	r3, #0
 8015bee:	930d      	str	r3, [sp, #52]	@ 0x34
 8015bf0:	e7c3      	b.n	8015b7a <_dtoa_r+0x1b2>
 8015bf2:	2301      	movs	r3, #1
 8015bf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8015bf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015bf8:	eb07 0b03 	add.w	fp, r7, r3
 8015bfc:	f10b 0301 	add.w	r3, fp, #1
 8015c00:	2b01      	cmp	r3, #1
 8015c02:	9303      	str	r3, [sp, #12]
 8015c04:	bfb8      	it	lt
 8015c06:	2301      	movlt	r3, #1
 8015c08:	e006      	b.n	8015c18 <_dtoa_r+0x250>
 8015c0a:	2301      	movs	r3, #1
 8015c0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	dd28      	ble.n	8015c66 <_dtoa_r+0x29e>
 8015c14:	469b      	mov	fp, r3
 8015c16:	9303      	str	r3, [sp, #12]
 8015c18:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8015c1c:	2100      	movs	r1, #0
 8015c1e:	2204      	movs	r2, #4
 8015c20:	f102 0514 	add.w	r5, r2, #20
 8015c24:	429d      	cmp	r5, r3
 8015c26:	d926      	bls.n	8015c76 <_dtoa_r+0x2ae>
 8015c28:	6041      	str	r1, [r0, #4]
 8015c2a:	4648      	mov	r0, r9
 8015c2c:	f000 fd9c 	bl	8016768 <_Balloc>
 8015c30:	4682      	mov	sl, r0
 8015c32:	2800      	cmp	r0, #0
 8015c34:	d142      	bne.n	8015cbc <_dtoa_r+0x2f4>
 8015c36:	4b1e      	ldr	r3, [pc, #120]	@ (8015cb0 <_dtoa_r+0x2e8>)
 8015c38:	4602      	mov	r2, r0
 8015c3a:	f240 11af 	movw	r1, #431	@ 0x1af
 8015c3e:	e6da      	b.n	80159f6 <_dtoa_r+0x2e>
 8015c40:	2300      	movs	r3, #0
 8015c42:	e7e3      	b.n	8015c0c <_dtoa_r+0x244>
 8015c44:	2300      	movs	r3, #0
 8015c46:	e7d5      	b.n	8015bf4 <_dtoa_r+0x22c>
 8015c48:	2401      	movs	r4, #1
 8015c4a:	2300      	movs	r3, #0
 8015c4c:	9307      	str	r3, [sp, #28]
 8015c4e:	9409      	str	r4, [sp, #36]	@ 0x24
 8015c50:	f04f 3bff 	mov.w	fp, #4294967295
 8015c54:	2200      	movs	r2, #0
 8015c56:	f8cd b00c 	str.w	fp, [sp, #12]
 8015c5a:	2312      	movs	r3, #18
 8015c5c:	920c      	str	r2, [sp, #48]	@ 0x30
 8015c5e:	e7db      	b.n	8015c18 <_dtoa_r+0x250>
 8015c60:	2301      	movs	r3, #1
 8015c62:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c64:	e7f4      	b.n	8015c50 <_dtoa_r+0x288>
 8015c66:	f04f 0b01 	mov.w	fp, #1
 8015c6a:	f8cd b00c 	str.w	fp, [sp, #12]
 8015c6e:	465b      	mov	r3, fp
 8015c70:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015c74:	e7d0      	b.n	8015c18 <_dtoa_r+0x250>
 8015c76:	3101      	adds	r1, #1
 8015c78:	0052      	lsls	r2, r2, #1
 8015c7a:	e7d1      	b.n	8015c20 <_dtoa_r+0x258>
 8015c7c:	f3af 8000 	nop.w
 8015c80:	636f4361 	.word	0x636f4361
 8015c84:	3fd287a7 	.word	0x3fd287a7
 8015c88:	8b60c8b3 	.word	0x8b60c8b3
 8015c8c:	3fc68a28 	.word	0x3fc68a28
 8015c90:	509f79fb 	.word	0x509f79fb
 8015c94:	3fd34413 	.word	0x3fd34413
 8015c98:	0801796d 	.word	0x0801796d
 8015c9c:	08017984 	.word	0x08017984
 8015ca0:	7ff00000 	.word	0x7ff00000
 8015ca4:	0801793d 	.word	0x0801793d
 8015ca8:	3ff80000 	.word	0x3ff80000
 8015cac:	08017ad8 	.word	0x08017ad8
 8015cb0:	080179dc 	.word	0x080179dc
 8015cb4:	08017969 	.word	0x08017969
 8015cb8:	0801793c 	.word	0x0801793c
 8015cbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015cc0:	6018      	str	r0, [r3, #0]
 8015cc2:	9b03      	ldr	r3, [sp, #12]
 8015cc4:	2b0e      	cmp	r3, #14
 8015cc6:	f200 80a1 	bhi.w	8015e0c <_dtoa_r+0x444>
 8015cca:	2c00      	cmp	r4, #0
 8015ccc:	f000 809e 	beq.w	8015e0c <_dtoa_r+0x444>
 8015cd0:	2f00      	cmp	r7, #0
 8015cd2:	dd33      	ble.n	8015d3c <_dtoa_r+0x374>
 8015cd4:	4b9c      	ldr	r3, [pc, #624]	@ (8015f48 <_dtoa_r+0x580>)
 8015cd6:	f007 020f 	and.w	r2, r7, #15
 8015cda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015cde:	ed93 7b00 	vldr	d7, [r3]
 8015ce2:	05f8      	lsls	r0, r7, #23
 8015ce4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8015ce8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015cec:	d516      	bpl.n	8015d1c <_dtoa_r+0x354>
 8015cee:	4b97      	ldr	r3, [pc, #604]	@ (8015f4c <_dtoa_r+0x584>)
 8015cf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015cf4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015cf8:	f7ea fdd0 	bl	800089c <__aeabi_ddiv>
 8015cfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015d00:	f004 040f 	and.w	r4, r4, #15
 8015d04:	2603      	movs	r6, #3
 8015d06:	4d91      	ldr	r5, [pc, #580]	@ (8015f4c <_dtoa_r+0x584>)
 8015d08:	b954      	cbnz	r4, 8015d20 <_dtoa_r+0x358>
 8015d0a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015d0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015d12:	f7ea fdc3 	bl	800089c <__aeabi_ddiv>
 8015d16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015d1a:	e028      	b.n	8015d6e <_dtoa_r+0x3a6>
 8015d1c:	2602      	movs	r6, #2
 8015d1e:	e7f2      	b.n	8015d06 <_dtoa_r+0x33e>
 8015d20:	07e1      	lsls	r1, r4, #31
 8015d22:	d508      	bpl.n	8015d36 <_dtoa_r+0x36e>
 8015d24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015d28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015d2c:	f7ea fc8c 	bl	8000648 <__aeabi_dmul>
 8015d30:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015d34:	3601      	adds	r6, #1
 8015d36:	1064      	asrs	r4, r4, #1
 8015d38:	3508      	adds	r5, #8
 8015d3a:	e7e5      	b.n	8015d08 <_dtoa_r+0x340>
 8015d3c:	f000 80af 	beq.w	8015e9e <_dtoa_r+0x4d6>
 8015d40:	427c      	negs	r4, r7
 8015d42:	4b81      	ldr	r3, [pc, #516]	@ (8015f48 <_dtoa_r+0x580>)
 8015d44:	4d81      	ldr	r5, [pc, #516]	@ (8015f4c <_dtoa_r+0x584>)
 8015d46:	f004 020f 	and.w	r2, r4, #15
 8015d4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015d56:	f7ea fc77 	bl	8000648 <__aeabi_dmul>
 8015d5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015d5e:	1124      	asrs	r4, r4, #4
 8015d60:	2300      	movs	r3, #0
 8015d62:	2602      	movs	r6, #2
 8015d64:	2c00      	cmp	r4, #0
 8015d66:	f040 808f 	bne.w	8015e88 <_dtoa_r+0x4c0>
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d1d3      	bne.n	8015d16 <_dtoa_r+0x34e>
 8015d6e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015d70:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015d74:	2b00      	cmp	r3, #0
 8015d76:	f000 8094 	beq.w	8015ea2 <_dtoa_r+0x4da>
 8015d7a:	4b75      	ldr	r3, [pc, #468]	@ (8015f50 <_dtoa_r+0x588>)
 8015d7c:	2200      	movs	r2, #0
 8015d7e:	4620      	mov	r0, r4
 8015d80:	4629      	mov	r1, r5
 8015d82:	f7ea fed3 	bl	8000b2c <__aeabi_dcmplt>
 8015d86:	2800      	cmp	r0, #0
 8015d88:	f000 808b 	beq.w	8015ea2 <_dtoa_r+0x4da>
 8015d8c:	9b03      	ldr	r3, [sp, #12]
 8015d8e:	2b00      	cmp	r3, #0
 8015d90:	f000 8087 	beq.w	8015ea2 <_dtoa_r+0x4da>
 8015d94:	f1bb 0f00 	cmp.w	fp, #0
 8015d98:	dd34      	ble.n	8015e04 <_dtoa_r+0x43c>
 8015d9a:	4620      	mov	r0, r4
 8015d9c:	4b6d      	ldr	r3, [pc, #436]	@ (8015f54 <_dtoa_r+0x58c>)
 8015d9e:	2200      	movs	r2, #0
 8015da0:	4629      	mov	r1, r5
 8015da2:	f7ea fc51 	bl	8000648 <__aeabi_dmul>
 8015da6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015daa:	f107 38ff 	add.w	r8, r7, #4294967295
 8015dae:	3601      	adds	r6, #1
 8015db0:	465c      	mov	r4, fp
 8015db2:	4630      	mov	r0, r6
 8015db4:	f7ea fbde 	bl	8000574 <__aeabi_i2d>
 8015db8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015dbc:	f7ea fc44 	bl	8000648 <__aeabi_dmul>
 8015dc0:	4b65      	ldr	r3, [pc, #404]	@ (8015f58 <_dtoa_r+0x590>)
 8015dc2:	2200      	movs	r2, #0
 8015dc4:	f7ea fa8a 	bl	80002dc <__adddf3>
 8015dc8:	4605      	mov	r5, r0
 8015dca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015dce:	2c00      	cmp	r4, #0
 8015dd0:	d16a      	bne.n	8015ea8 <_dtoa_r+0x4e0>
 8015dd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015dd6:	4b61      	ldr	r3, [pc, #388]	@ (8015f5c <_dtoa_r+0x594>)
 8015dd8:	2200      	movs	r2, #0
 8015dda:	f7ea fa7d 	bl	80002d8 <__aeabi_dsub>
 8015dde:	4602      	mov	r2, r0
 8015de0:	460b      	mov	r3, r1
 8015de2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015de6:	462a      	mov	r2, r5
 8015de8:	4633      	mov	r3, r6
 8015dea:	f7ea febd 	bl	8000b68 <__aeabi_dcmpgt>
 8015dee:	2800      	cmp	r0, #0
 8015df0:	f040 8298 	bne.w	8016324 <_dtoa_r+0x95c>
 8015df4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015df8:	462a      	mov	r2, r5
 8015dfa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015dfe:	f7ea fe95 	bl	8000b2c <__aeabi_dcmplt>
 8015e02:	bb38      	cbnz	r0, 8015e54 <_dtoa_r+0x48c>
 8015e04:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8015e08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8015e0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	f2c0 8157 	blt.w	80160c2 <_dtoa_r+0x6fa>
 8015e14:	2f0e      	cmp	r7, #14
 8015e16:	f300 8154 	bgt.w	80160c2 <_dtoa_r+0x6fa>
 8015e1a:	4b4b      	ldr	r3, [pc, #300]	@ (8015f48 <_dtoa_r+0x580>)
 8015e1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015e20:	ed93 7b00 	vldr	d7, [r3]
 8015e24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	ed8d 7b00 	vstr	d7, [sp]
 8015e2c:	f280 80e5 	bge.w	8015ffa <_dtoa_r+0x632>
 8015e30:	9b03      	ldr	r3, [sp, #12]
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	f300 80e1 	bgt.w	8015ffa <_dtoa_r+0x632>
 8015e38:	d10c      	bne.n	8015e54 <_dtoa_r+0x48c>
 8015e3a:	4b48      	ldr	r3, [pc, #288]	@ (8015f5c <_dtoa_r+0x594>)
 8015e3c:	2200      	movs	r2, #0
 8015e3e:	ec51 0b17 	vmov	r0, r1, d7
 8015e42:	f7ea fc01 	bl	8000648 <__aeabi_dmul>
 8015e46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015e4a:	f7ea fe83 	bl	8000b54 <__aeabi_dcmpge>
 8015e4e:	2800      	cmp	r0, #0
 8015e50:	f000 8266 	beq.w	8016320 <_dtoa_r+0x958>
 8015e54:	2400      	movs	r4, #0
 8015e56:	4625      	mov	r5, r4
 8015e58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015e5a:	4656      	mov	r6, sl
 8015e5c:	ea6f 0803 	mvn.w	r8, r3
 8015e60:	2700      	movs	r7, #0
 8015e62:	4621      	mov	r1, r4
 8015e64:	4648      	mov	r0, r9
 8015e66:	f000 fcbf 	bl	80167e8 <_Bfree>
 8015e6a:	2d00      	cmp	r5, #0
 8015e6c:	f000 80bd 	beq.w	8015fea <_dtoa_r+0x622>
 8015e70:	b12f      	cbz	r7, 8015e7e <_dtoa_r+0x4b6>
 8015e72:	42af      	cmp	r7, r5
 8015e74:	d003      	beq.n	8015e7e <_dtoa_r+0x4b6>
 8015e76:	4639      	mov	r1, r7
 8015e78:	4648      	mov	r0, r9
 8015e7a:	f000 fcb5 	bl	80167e8 <_Bfree>
 8015e7e:	4629      	mov	r1, r5
 8015e80:	4648      	mov	r0, r9
 8015e82:	f000 fcb1 	bl	80167e8 <_Bfree>
 8015e86:	e0b0      	b.n	8015fea <_dtoa_r+0x622>
 8015e88:	07e2      	lsls	r2, r4, #31
 8015e8a:	d505      	bpl.n	8015e98 <_dtoa_r+0x4d0>
 8015e8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015e90:	f7ea fbda 	bl	8000648 <__aeabi_dmul>
 8015e94:	3601      	adds	r6, #1
 8015e96:	2301      	movs	r3, #1
 8015e98:	1064      	asrs	r4, r4, #1
 8015e9a:	3508      	adds	r5, #8
 8015e9c:	e762      	b.n	8015d64 <_dtoa_r+0x39c>
 8015e9e:	2602      	movs	r6, #2
 8015ea0:	e765      	b.n	8015d6e <_dtoa_r+0x3a6>
 8015ea2:	9c03      	ldr	r4, [sp, #12]
 8015ea4:	46b8      	mov	r8, r7
 8015ea6:	e784      	b.n	8015db2 <_dtoa_r+0x3ea>
 8015ea8:	4b27      	ldr	r3, [pc, #156]	@ (8015f48 <_dtoa_r+0x580>)
 8015eaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015eac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015eb0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015eb4:	4454      	add	r4, sl
 8015eb6:	2900      	cmp	r1, #0
 8015eb8:	d054      	beq.n	8015f64 <_dtoa_r+0x59c>
 8015eba:	4929      	ldr	r1, [pc, #164]	@ (8015f60 <_dtoa_r+0x598>)
 8015ebc:	2000      	movs	r0, #0
 8015ebe:	f7ea fced 	bl	800089c <__aeabi_ddiv>
 8015ec2:	4633      	mov	r3, r6
 8015ec4:	462a      	mov	r2, r5
 8015ec6:	f7ea fa07 	bl	80002d8 <__aeabi_dsub>
 8015eca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015ece:	4656      	mov	r6, sl
 8015ed0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015ed4:	f7ea fe68 	bl	8000ba8 <__aeabi_d2iz>
 8015ed8:	4605      	mov	r5, r0
 8015eda:	f7ea fb4b 	bl	8000574 <__aeabi_i2d>
 8015ede:	4602      	mov	r2, r0
 8015ee0:	460b      	mov	r3, r1
 8015ee2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015ee6:	f7ea f9f7 	bl	80002d8 <__aeabi_dsub>
 8015eea:	3530      	adds	r5, #48	@ 0x30
 8015eec:	4602      	mov	r2, r0
 8015eee:	460b      	mov	r3, r1
 8015ef0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015ef4:	f806 5b01 	strb.w	r5, [r6], #1
 8015ef8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015efc:	f7ea fe16 	bl	8000b2c <__aeabi_dcmplt>
 8015f00:	2800      	cmp	r0, #0
 8015f02:	d172      	bne.n	8015fea <_dtoa_r+0x622>
 8015f04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015f08:	4911      	ldr	r1, [pc, #68]	@ (8015f50 <_dtoa_r+0x588>)
 8015f0a:	2000      	movs	r0, #0
 8015f0c:	f7ea f9e4 	bl	80002d8 <__aeabi_dsub>
 8015f10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015f14:	f7ea fe0a 	bl	8000b2c <__aeabi_dcmplt>
 8015f18:	2800      	cmp	r0, #0
 8015f1a:	f040 80b4 	bne.w	8016086 <_dtoa_r+0x6be>
 8015f1e:	42a6      	cmp	r6, r4
 8015f20:	f43f af70 	beq.w	8015e04 <_dtoa_r+0x43c>
 8015f24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015f28:	4b0a      	ldr	r3, [pc, #40]	@ (8015f54 <_dtoa_r+0x58c>)
 8015f2a:	2200      	movs	r2, #0
 8015f2c:	f7ea fb8c 	bl	8000648 <__aeabi_dmul>
 8015f30:	4b08      	ldr	r3, [pc, #32]	@ (8015f54 <_dtoa_r+0x58c>)
 8015f32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015f36:	2200      	movs	r2, #0
 8015f38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015f3c:	f7ea fb84 	bl	8000648 <__aeabi_dmul>
 8015f40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015f44:	e7c4      	b.n	8015ed0 <_dtoa_r+0x508>
 8015f46:	bf00      	nop
 8015f48:	08017ad8 	.word	0x08017ad8
 8015f4c:	08017ab0 	.word	0x08017ab0
 8015f50:	3ff00000 	.word	0x3ff00000
 8015f54:	40240000 	.word	0x40240000
 8015f58:	401c0000 	.word	0x401c0000
 8015f5c:	40140000 	.word	0x40140000
 8015f60:	3fe00000 	.word	0x3fe00000
 8015f64:	4631      	mov	r1, r6
 8015f66:	4628      	mov	r0, r5
 8015f68:	f7ea fb6e 	bl	8000648 <__aeabi_dmul>
 8015f6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015f70:	9413      	str	r4, [sp, #76]	@ 0x4c
 8015f72:	4656      	mov	r6, sl
 8015f74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015f78:	f7ea fe16 	bl	8000ba8 <__aeabi_d2iz>
 8015f7c:	4605      	mov	r5, r0
 8015f7e:	f7ea faf9 	bl	8000574 <__aeabi_i2d>
 8015f82:	4602      	mov	r2, r0
 8015f84:	460b      	mov	r3, r1
 8015f86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015f8a:	f7ea f9a5 	bl	80002d8 <__aeabi_dsub>
 8015f8e:	3530      	adds	r5, #48	@ 0x30
 8015f90:	f806 5b01 	strb.w	r5, [r6], #1
 8015f94:	4602      	mov	r2, r0
 8015f96:	460b      	mov	r3, r1
 8015f98:	42a6      	cmp	r6, r4
 8015f9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015f9e:	f04f 0200 	mov.w	r2, #0
 8015fa2:	d124      	bne.n	8015fee <_dtoa_r+0x626>
 8015fa4:	4baf      	ldr	r3, [pc, #700]	@ (8016264 <_dtoa_r+0x89c>)
 8015fa6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015faa:	f7ea f997 	bl	80002dc <__adddf3>
 8015fae:	4602      	mov	r2, r0
 8015fb0:	460b      	mov	r3, r1
 8015fb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015fb6:	f7ea fdd7 	bl	8000b68 <__aeabi_dcmpgt>
 8015fba:	2800      	cmp	r0, #0
 8015fbc:	d163      	bne.n	8016086 <_dtoa_r+0x6be>
 8015fbe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015fc2:	49a8      	ldr	r1, [pc, #672]	@ (8016264 <_dtoa_r+0x89c>)
 8015fc4:	2000      	movs	r0, #0
 8015fc6:	f7ea f987 	bl	80002d8 <__aeabi_dsub>
 8015fca:	4602      	mov	r2, r0
 8015fcc:	460b      	mov	r3, r1
 8015fce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015fd2:	f7ea fdab 	bl	8000b2c <__aeabi_dcmplt>
 8015fd6:	2800      	cmp	r0, #0
 8015fd8:	f43f af14 	beq.w	8015e04 <_dtoa_r+0x43c>
 8015fdc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8015fde:	1e73      	subs	r3, r6, #1
 8015fe0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015fe2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015fe6:	2b30      	cmp	r3, #48	@ 0x30
 8015fe8:	d0f8      	beq.n	8015fdc <_dtoa_r+0x614>
 8015fea:	4647      	mov	r7, r8
 8015fec:	e03b      	b.n	8016066 <_dtoa_r+0x69e>
 8015fee:	4b9e      	ldr	r3, [pc, #632]	@ (8016268 <_dtoa_r+0x8a0>)
 8015ff0:	f7ea fb2a 	bl	8000648 <__aeabi_dmul>
 8015ff4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015ff8:	e7bc      	b.n	8015f74 <_dtoa_r+0x5ac>
 8015ffa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015ffe:	4656      	mov	r6, sl
 8016000:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016004:	4620      	mov	r0, r4
 8016006:	4629      	mov	r1, r5
 8016008:	f7ea fc48 	bl	800089c <__aeabi_ddiv>
 801600c:	f7ea fdcc 	bl	8000ba8 <__aeabi_d2iz>
 8016010:	4680      	mov	r8, r0
 8016012:	f7ea faaf 	bl	8000574 <__aeabi_i2d>
 8016016:	e9dd 2300 	ldrd	r2, r3, [sp]
 801601a:	f7ea fb15 	bl	8000648 <__aeabi_dmul>
 801601e:	4602      	mov	r2, r0
 8016020:	460b      	mov	r3, r1
 8016022:	4620      	mov	r0, r4
 8016024:	4629      	mov	r1, r5
 8016026:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801602a:	f7ea f955 	bl	80002d8 <__aeabi_dsub>
 801602e:	f806 4b01 	strb.w	r4, [r6], #1
 8016032:	9d03      	ldr	r5, [sp, #12]
 8016034:	eba6 040a 	sub.w	r4, r6, sl
 8016038:	42a5      	cmp	r5, r4
 801603a:	4602      	mov	r2, r0
 801603c:	460b      	mov	r3, r1
 801603e:	d133      	bne.n	80160a8 <_dtoa_r+0x6e0>
 8016040:	f7ea f94c 	bl	80002dc <__adddf3>
 8016044:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016048:	4604      	mov	r4, r0
 801604a:	460d      	mov	r5, r1
 801604c:	f7ea fd8c 	bl	8000b68 <__aeabi_dcmpgt>
 8016050:	b9c0      	cbnz	r0, 8016084 <_dtoa_r+0x6bc>
 8016052:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016056:	4620      	mov	r0, r4
 8016058:	4629      	mov	r1, r5
 801605a:	f7ea fd5d 	bl	8000b18 <__aeabi_dcmpeq>
 801605e:	b110      	cbz	r0, 8016066 <_dtoa_r+0x69e>
 8016060:	f018 0f01 	tst.w	r8, #1
 8016064:	d10e      	bne.n	8016084 <_dtoa_r+0x6bc>
 8016066:	9902      	ldr	r1, [sp, #8]
 8016068:	4648      	mov	r0, r9
 801606a:	f000 fbbd 	bl	80167e8 <_Bfree>
 801606e:	2300      	movs	r3, #0
 8016070:	7033      	strb	r3, [r6, #0]
 8016072:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016074:	3701      	adds	r7, #1
 8016076:	601f      	str	r7, [r3, #0]
 8016078:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801607a:	2b00      	cmp	r3, #0
 801607c:	f000 824b 	beq.w	8016516 <_dtoa_r+0xb4e>
 8016080:	601e      	str	r6, [r3, #0]
 8016082:	e248      	b.n	8016516 <_dtoa_r+0xb4e>
 8016084:	46b8      	mov	r8, r7
 8016086:	4633      	mov	r3, r6
 8016088:	461e      	mov	r6, r3
 801608a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801608e:	2a39      	cmp	r2, #57	@ 0x39
 8016090:	d106      	bne.n	80160a0 <_dtoa_r+0x6d8>
 8016092:	459a      	cmp	sl, r3
 8016094:	d1f8      	bne.n	8016088 <_dtoa_r+0x6c0>
 8016096:	2230      	movs	r2, #48	@ 0x30
 8016098:	f108 0801 	add.w	r8, r8, #1
 801609c:	f88a 2000 	strb.w	r2, [sl]
 80160a0:	781a      	ldrb	r2, [r3, #0]
 80160a2:	3201      	adds	r2, #1
 80160a4:	701a      	strb	r2, [r3, #0]
 80160a6:	e7a0      	b.n	8015fea <_dtoa_r+0x622>
 80160a8:	4b6f      	ldr	r3, [pc, #444]	@ (8016268 <_dtoa_r+0x8a0>)
 80160aa:	2200      	movs	r2, #0
 80160ac:	f7ea facc 	bl	8000648 <__aeabi_dmul>
 80160b0:	2200      	movs	r2, #0
 80160b2:	2300      	movs	r3, #0
 80160b4:	4604      	mov	r4, r0
 80160b6:	460d      	mov	r5, r1
 80160b8:	f7ea fd2e 	bl	8000b18 <__aeabi_dcmpeq>
 80160bc:	2800      	cmp	r0, #0
 80160be:	d09f      	beq.n	8016000 <_dtoa_r+0x638>
 80160c0:	e7d1      	b.n	8016066 <_dtoa_r+0x69e>
 80160c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80160c4:	2a00      	cmp	r2, #0
 80160c6:	f000 80ea 	beq.w	801629e <_dtoa_r+0x8d6>
 80160ca:	9a07      	ldr	r2, [sp, #28]
 80160cc:	2a01      	cmp	r2, #1
 80160ce:	f300 80cd 	bgt.w	801626c <_dtoa_r+0x8a4>
 80160d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80160d4:	2a00      	cmp	r2, #0
 80160d6:	f000 80c1 	beq.w	801625c <_dtoa_r+0x894>
 80160da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80160de:	9c08      	ldr	r4, [sp, #32]
 80160e0:	9e00      	ldr	r6, [sp, #0]
 80160e2:	9a00      	ldr	r2, [sp, #0]
 80160e4:	441a      	add	r2, r3
 80160e6:	9200      	str	r2, [sp, #0]
 80160e8:	9a06      	ldr	r2, [sp, #24]
 80160ea:	2101      	movs	r1, #1
 80160ec:	441a      	add	r2, r3
 80160ee:	4648      	mov	r0, r9
 80160f0:	9206      	str	r2, [sp, #24]
 80160f2:	f000 fc2d 	bl	8016950 <__i2b>
 80160f6:	4605      	mov	r5, r0
 80160f8:	b166      	cbz	r6, 8016114 <_dtoa_r+0x74c>
 80160fa:	9b06      	ldr	r3, [sp, #24]
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	dd09      	ble.n	8016114 <_dtoa_r+0x74c>
 8016100:	42b3      	cmp	r3, r6
 8016102:	9a00      	ldr	r2, [sp, #0]
 8016104:	bfa8      	it	ge
 8016106:	4633      	movge	r3, r6
 8016108:	1ad2      	subs	r2, r2, r3
 801610a:	9200      	str	r2, [sp, #0]
 801610c:	9a06      	ldr	r2, [sp, #24]
 801610e:	1af6      	subs	r6, r6, r3
 8016110:	1ad3      	subs	r3, r2, r3
 8016112:	9306      	str	r3, [sp, #24]
 8016114:	9b08      	ldr	r3, [sp, #32]
 8016116:	b30b      	cbz	r3, 801615c <_dtoa_r+0x794>
 8016118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801611a:	2b00      	cmp	r3, #0
 801611c:	f000 80c6 	beq.w	80162ac <_dtoa_r+0x8e4>
 8016120:	2c00      	cmp	r4, #0
 8016122:	f000 80c0 	beq.w	80162a6 <_dtoa_r+0x8de>
 8016126:	4629      	mov	r1, r5
 8016128:	4622      	mov	r2, r4
 801612a:	4648      	mov	r0, r9
 801612c:	f000 fcc8 	bl	8016ac0 <__pow5mult>
 8016130:	9a02      	ldr	r2, [sp, #8]
 8016132:	4601      	mov	r1, r0
 8016134:	4605      	mov	r5, r0
 8016136:	4648      	mov	r0, r9
 8016138:	f000 fc20 	bl	801697c <__multiply>
 801613c:	9902      	ldr	r1, [sp, #8]
 801613e:	4680      	mov	r8, r0
 8016140:	4648      	mov	r0, r9
 8016142:	f000 fb51 	bl	80167e8 <_Bfree>
 8016146:	9b08      	ldr	r3, [sp, #32]
 8016148:	1b1b      	subs	r3, r3, r4
 801614a:	9308      	str	r3, [sp, #32]
 801614c:	f000 80b1 	beq.w	80162b2 <_dtoa_r+0x8ea>
 8016150:	9a08      	ldr	r2, [sp, #32]
 8016152:	4641      	mov	r1, r8
 8016154:	4648      	mov	r0, r9
 8016156:	f000 fcb3 	bl	8016ac0 <__pow5mult>
 801615a:	9002      	str	r0, [sp, #8]
 801615c:	2101      	movs	r1, #1
 801615e:	4648      	mov	r0, r9
 8016160:	f000 fbf6 	bl	8016950 <__i2b>
 8016164:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016166:	4604      	mov	r4, r0
 8016168:	2b00      	cmp	r3, #0
 801616a:	f000 81d8 	beq.w	801651e <_dtoa_r+0xb56>
 801616e:	461a      	mov	r2, r3
 8016170:	4601      	mov	r1, r0
 8016172:	4648      	mov	r0, r9
 8016174:	f000 fca4 	bl	8016ac0 <__pow5mult>
 8016178:	9b07      	ldr	r3, [sp, #28]
 801617a:	2b01      	cmp	r3, #1
 801617c:	4604      	mov	r4, r0
 801617e:	f300 809f 	bgt.w	80162c0 <_dtoa_r+0x8f8>
 8016182:	9b04      	ldr	r3, [sp, #16]
 8016184:	2b00      	cmp	r3, #0
 8016186:	f040 8097 	bne.w	80162b8 <_dtoa_r+0x8f0>
 801618a:	9b05      	ldr	r3, [sp, #20]
 801618c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016190:	2b00      	cmp	r3, #0
 8016192:	f040 8093 	bne.w	80162bc <_dtoa_r+0x8f4>
 8016196:	9b05      	ldr	r3, [sp, #20]
 8016198:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801619c:	0d1b      	lsrs	r3, r3, #20
 801619e:	051b      	lsls	r3, r3, #20
 80161a0:	b133      	cbz	r3, 80161b0 <_dtoa_r+0x7e8>
 80161a2:	9b00      	ldr	r3, [sp, #0]
 80161a4:	3301      	adds	r3, #1
 80161a6:	9300      	str	r3, [sp, #0]
 80161a8:	9b06      	ldr	r3, [sp, #24]
 80161aa:	3301      	adds	r3, #1
 80161ac:	9306      	str	r3, [sp, #24]
 80161ae:	2301      	movs	r3, #1
 80161b0:	9308      	str	r3, [sp, #32]
 80161b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	f000 81b8 	beq.w	801652a <_dtoa_r+0xb62>
 80161ba:	6923      	ldr	r3, [r4, #16]
 80161bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80161c0:	6918      	ldr	r0, [r3, #16]
 80161c2:	f000 fb79 	bl	80168b8 <__hi0bits>
 80161c6:	f1c0 0020 	rsb	r0, r0, #32
 80161ca:	9b06      	ldr	r3, [sp, #24]
 80161cc:	4418      	add	r0, r3
 80161ce:	f010 001f 	ands.w	r0, r0, #31
 80161d2:	f000 8082 	beq.w	80162da <_dtoa_r+0x912>
 80161d6:	f1c0 0320 	rsb	r3, r0, #32
 80161da:	2b04      	cmp	r3, #4
 80161dc:	dd73      	ble.n	80162c6 <_dtoa_r+0x8fe>
 80161de:	9b00      	ldr	r3, [sp, #0]
 80161e0:	f1c0 001c 	rsb	r0, r0, #28
 80161e4:	4403      	add	r3, r0
 80161e6:	9300      	str	r3, [sp, #0]
 80161e8:	9b06      	ldr	r3, [sp, #24]
 80161ea:	4403      	add	r3, r0
 80161ec:	4406      	add	r6, r0
 80161ee:	9306      	str	r3, [sp, #24]
 80161f0:	9b00      	ldr	r3, [sp, #0]
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	dd05      	ble.n	8016202 <_dtoa_r+0x83a>
 80161f6:	9902      	ldr	r1, [sp, #8]
 80161f8:	461a      	mov	r2, r3
 80161fa:	4648      	mov	r0, r9
 80161fc:	f000 fcba 	bl	8016b74 <__lshift>
 8016200:	9002      	str	r0, [sp, #8]
 8016202:	9b06      	ldr	r3, [sp, #24]
 8016204:	2b00      	cmp	r3, #0
 8016206:	dd05      	ble.n	8016214 <_dtoa_r+0x84c>
 8016208:	4621      	mov	r1, r4
 801620a:	461a      	mov	r2, r3
 801620c:	4648      	mov	r0, r9
 801620e:	f000 fcb1 	bl	8016b74 <__lshift>
 8016212:	4604      	mov	r4, r0
 8016214:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8016216:	2b00      	cmp	r3, #0
 8016218:	d061      	beq.n	80162de <_dtoa_r+0x916>
 801621a:	9802      	ldr	r0, [sp, #8]
 801621c:	4621      	mov	r1, r4
 801621e:	f000 fd15 	bl	8016c4c <__mcmp>
 8016222:	2800      	cmp	r0, #0
 8016224:	da5b      	bge.n	80162de <_dtoa_r+0x916>
 8016226:	2300      	movs	r3, #0
 8016228:	9902      	ldr	r1, [sp, #8]
 801622a:	220a      	movs	r2, #10
 801622c:	4648      	mov	r0, r9
 801622e:	f000 fafd 	bl	801682c <__multadd>
 8016232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016234:	9002      	str	r0, [sp, #8]
 8016236:	f107 38ff 	add.w	r8, r7, #4294967295
 801623a:	2b00      	cmp	r3, #0
 801623c:	f000 8177 	beq.w	801652e <_dtoa_r+0xb66>
 8016240:	4629      	mov	r1, r5
 8016242:	2300      	movs	r3, #0
 8016244:	220a      	movs	r2, #10
 8016246:	4648      	mov	r0, r9
 8016248:	f000 faf0 	bl	801682c <__multadd>
 801624c:	f1bb 0f00 	cmp.w	fp, #0
 8016250:	4605      	mov	r5, r0
 8016252:	dc6f      	bgt.n	8016334 <_dtoa_r+0x96c>
 8016254:	9b07      	ldr	r3, [sp, #28]
 8016256:	2b02      	cmp	r3, #2
 8016258:	dc49      	bgt.n	80162ee <_dtoa_r+0x926>
 801625a:	e06b      	b.n	8016334 <_dtoa_r+0x96c>
 801625c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801625e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8016262:	e73c      	b.n	80160de <_dtoa_r+0x716>
 8016264:	3fe00000 	.word	0x3fe00000
 8016268:	40240000 	.word	0x40240000
 801626c:	9b03      	ldr	r3, [sp, #12]
 801626e:	1e5c      	subs	r4, r3, #1
 8016270:	9b08      	ldr	r3, [sp, #32]
 8016272:	42a3      	cmp	r3, r4
 8016274:	db09      	blt.n	801628a <_dtoa_r+0x8c2>
 8016276:	1b1c      	subs	r4, r3, r4
 8016278:	9b03      	ldr	r3, [sp, #12]
 801627a:	2b00      	cmp	r3, #0
 801627c:	f6bf af30 	bge.w	80160e0 <_dtoa_r+0x718>
 8016280:	9b00      	ldr	r3, [sp, #0]
 8016282:	9a03      	ldr	r2, [sp, #12]
 8016284:	1a9e      	subs	r6, r3, r2
 8016286:	2300      	movs	r3, #0
 8016288:	e72b      	b.n	80160e2 <_dtoa_r+0x71a>
 801628a:	9b08      	ldr	r3, [sp, #32]
 801628c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801628e:	9408      	str	r4, [sp, #32]
 8016290:	1ae3      	subs	r3, r4, r3
 8016292:	441a      	add	r2, r3
 8016294:	9e00      	ldr	r6, [sp, #0]
 8016296:	9b03      	ldr	r3, [sp, #12]
 8016298:	920d      	str	r2, [sp, #52]	@ 0x34
 801629a:	2400      	movs	r4, #0
 801629c:	e721      	b.n	80160e2 <_dtoa_r+0x71a>
 801629e:	9c08      	ldr	r4, [sp, #32]
 80162a0:	9e00      	ldr	r6, [sp, #0]
 80162a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80162a4:	e728      	b.n	80160f8 <_dtoa_r+0x730>
 80162a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80162aa:	e751      	b.n	8016150 <_dtoa_r+0x788>
 80162ac:	9a08      	ldr	r2, [sp, #32]
 80162ae:	9902      	ldr	r1, [sp, #8]
 80162b0:	e750      	b.n	8016154 <_dtoa_r+0x78c>
 80162b2:	f8cd 8008 	str.w	r8, [sp, #8]
 80162b6:	e751      	b.n	801615c <_dtoa_r+0x794>
 80162b8:	2300      	movs	r3, #0
 80162ba:	e779      	b.n	80161b0 <_dtoa_r+0x7e8>
 80162bc:	9b04      	ldr	r3, [sp, #16]
 80162be:	e777      	b.n	80161b0 <_dtoa_r+0x7e8>
 80162c0:	2300      	movs	r3, #0
 80162c2:	9308      	str	r3, [sp, #32]
 80162c4:	e779      	b.n	80161ba <_dtoa_r+0x7f2>
 80162c6:	d093      	beq.n	80161f0 <_dtoa_r+0x828>
 80162c8:	9a00      	ldr	r2, [sp, #0]
 80162ca:	331c      	adds	r3, #28
 80162cc:	441a      	add	r2, r3
 80162ce:	9200      	str	r2, [sp, #0]
 80162d0:	9a06      	ldr	r2, [sp, #24]
 80162d2:	441a      	add	r2, r3
 80162d4:	441e      	add	r6, r3
 80162d6:	9206      	str	r2, [sp, #24]
 80162d8:	e78a      	b.n	80161f0 <_dtoa_r+0x828>
 80162da:	4603      	mov	r3, r0
 80162dc:	e7f4      	b.n	80162c8 <_dtoa_r+0x900>
 80162de:	9b03      	ldr	r3, [sp, #12]
 80162e0:	2b00      	cmp	r3, #0
 80162e2:	46b8      	mov	r8, r7
 80162e4:	dc20      	bgt.n	8016328 <_dtoa_r+0x960>
 80162e6:	469b      	mov	fp, r3
 80162e8:	9b07      	ldr	r3, [sp, #28]
 80162ea:	2b02      	cmp	r3, #2
 80162ec:	dd1e      	ble.n	801632c <_dtoa_r+0x964>
 80162ee:	f1bb 0f00 	cmp.w	fp, #0
 80162f2:	f47f adb1 	bne.w	8015e58 <_dtoa_r+0x490>
 80162f6:	4621      	mov	r1, r4
 80162f8:	465b      	mov	r3, fp
 80162fa:	2205      	movs	r2, #5
 80162fc:	4648      	mov	r0, r9
 80162fe:	f000 fa95 	bl	801682c <__multadd>
 8016302:	4601      	mov	r1, r0
 8016304:	4604      	mov	r4, r0
 8016306:	9802      	ldr	r0, [sp, #8]
 8016308:	f000 fca0 	bl	8016c4c <__mcmp>
 801630c:	2800      	cmp	r0, #0
 801630e:	f77f ada3 	ble.w	8015e58 <_dtoa_r+0x490>
 8016312:	4656      	mov	r6, sl
 8016314:	2331      	movs	r3, #49	@ 0x31
 8016316:	f806 3b01 	strb.w	r3, [r6], #1
 801631a:	f108 0801 	add.w	r8, r8, #1
 801631e:	e59f      	b.n	8015e60 <_dtoa_r+0x498>
 8016320:	9c03      	ldr	r4, [sp, #12]
 8016322:	46b8      	mov	r8, r7
 8016324:	4625      	mov	r5, r4
 8016326:	e7f4      	b.n	8016312 <_dtoa_r+0x94a>
 8016328:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801632c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801632e:	2b00      	cmp	r3, #0
 8016330:	f000 8101 	beq.w	8016536 <_dtoa_r+0xb6e>
 8016334:	2e00      	cmp	r6, #0
 8016336:	dd05      	ble.n	8016344 <_dtoa_r+0x97c>
 8016338:	4629      	mov	r1, r5
 801633a:	4632      	mov	r2, r6
 801633c:	4648      	mov	r0, r9
 801633e:	f000 fc19 	bl	8016b74 <__lshift>
 8016342:	4605      	mov	r5, r0
 8016344:	9b08      	ldr	r3, [sp, #32]
 8016346:	2b00      	cmp	r3, #0
 8016348:	d05c      	beq.n	8016404 <_dtoa_r+0xa3c>
 801634a:	6869      	ldr	r1, [r5, #4]
 801634c:	4648      	mov	r0, r9
 801634e:	f000 fa0b 	bl	8016768 <_Balloc>
 8016352:	4606      	mov	r6, r0
 8016354:	b928      	cbnz	r0, 8016362 <_dtoa_r+0x99a>
 8016356:	4b82      	ldr	r3, [pc, #520]	@ (8016560 <_dtoa_r+0xb98>)
 8016358:	4602      	mov	r2, r0
 801635a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801635e:	f7ff bb4a 	b.w	80159f6 <_dtoa_r+0x2e>
 8016362:	692a      	ldr	r2, [r5, #16]
 8016364:	3202      	adds	r2, #2
 8016366:	0092      	lsls	r2, r2, #2
 8016368:	f105 010c 	add.w	r1, r5, #12
 801636c:	300c      	adds	r0, #12
 801636e:	f7ff fa94 	bl	801589a <memcpy>
 8016372:	2201      	movs	r2, #1
 8016374:	4631      	mov	r1, r6
 8016376:	4648      	mov	r0, r9
 8016378:	f000 fbfc 	bl	8016b74 <__lshift>
 801637c:	f10a 0301 	add.w	r3, sl, #1
 8016380:	9300      	str	r3, [sp, #0]
 8016382:	eb0a 030b 	add.w	r3, sl, fp
 8016386:	9308      	str	r3, [sp, #32]
 8016388:	9b04      	ldr	r3, [sp, #16]
 801638a:	f003 0301 	and.w	r3, r3, #1
 801638e:	462f      	mov	r7, r5
 8016390:	9306      	str	r3, [sp, #24]
 8016392:	4605      	mov	r5, r0
 8016394:	9b00      	ldr	r3, [sp, #0]
 8016396:	9802      	ldr	r0, [sp, #8]
 8016398:	4621      	mov	r1, r4
 801639a:	f103 3bff 	add.w	fp, r3, #4294967295
 801639e:	f7ff fa8a 	bl	80158b6 <quorem>
 80163a2:	4603      	mov	r3, r0
 80163a4:	3330      	adds	r3, #48	@ 0x30
 80163a6:	9003      	str	r0, [sp, #12]
 80163a8:	4639      	mov	r1, r7
 80163aa:	9802      	ldr	r0, [sp, #8]
 80163ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80163ae:	f000 fc4d 	bl	8016c4c <__mcmp>
 80163b2:	462a      	mov	r2, r5
 80163b4:	9004      	str	r0, [sp, #16]
 80163b6:	4621      	mov	r1, r4
 80163b8:	4648      	mov	r0, r9
 80163ba:	f000 fc63 	bl	8016c84 <__mdiff>
 80163be:	68c2      	ldr	r2, [r0, #12]
 80163c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80163c2:	4606      	mov	r6, r0
 80163c4:	bb02      	cbnz	r2, 8016408 <_dtoa_r+0xa40>
 80163c6:	4601      	mov	r1, r0
 80163c8:	9802      	ldr	r0, [sp, #8]
 80163ca:	f000 fc3f 	bl	8016c4c <__mcmp>
 80163ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80163d0:	4602      	mov	r2, r0
 80163d2:	4631      	mov	r1, r6
 80163d4:	4648      	mov	r0, r9
 80163d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80163d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80163da:	f000 fa05 	bl	80167e8 <_Bfree>
 80163de:	9b07      	ldr	r3, [sp, #28]
 80163e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80163e2:	9e00      	ldr	r6, [sp, #0]
 80163e4:	ea42 0103 	orr.w	r1, r2, r3
 80163e8:	9b06      	ldr	r3, [sp, #24]
 80163ea:	4319      	orrs	r1, r3
 80163ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80163ee:	d10d      	bne.n	801640c <_dtoa_r+0xa44>
 80163f0:	2b39      	cmp	r3, #57	@ 0x39
 80163f2:	d027      	beq.n	8016444 <_dtoa_r+0xa7c>
 80163f4:	9a04      	ldr	r2, [sp, #16]
 80163f6:	2a00      	cmp	r2, #0
 80163f8:	dd01      	ble.n	80163fe <_dtoa_r+0xa36>
 80163fa:	9b03      	ldr	r3, [sp, #12]
 80163fc:	3331      	adds	r3, #49	@ 0x31
 80163fe:	f88b 3000 	strb.w	r3, [fp]
 8016402:	e52e      	b.n	8015e62 <_dtoa_r+0x49a>
 8016404:	4628      	mov	r0, r5
 8016406:	e7b9      	b.n	801637c <_dtoa_r+0x9b4>
 8016408:	2201      	movs	r2, #1
 801640a:	e7e2      	b.n	80163d2 <_dtoa_r+0xa0a>
 801640c:	9904      	ldr	r1, [sp, #16]
 801640e:	2900      	cmp	r1, #0
 8016410:	db04      	blt.n	801641c <_dtoa_r+0xa54>
 8016412:	9807      	ldr	r0, [sp, #28]
 8016414:	4301      	orrs	r1, r0
 8016416:	9806      	ldr	r0, [sp, #24]
 8016418:	4301      	orrs	r1, r0
 801641a:	d120      	bne.n	801645e <_dtoa_r+0xa96>
 801641c:	2a00      	cmp	r2, #0
 801641e:	ddee      	ble.n	80163fe <_dtoa_r+0xa36>
 8016420:	9902      	ldr	r1, [sp, #8]
 8016422:	9300      	str	r3, [sp, #0]
 8016424:	2201      	movs	r2, #1
 8016426:	4648      	mov	r0, r9
 8016428:	f000 fba4 	bl	8016b74 <__lshift>
 801642c:	4621      	mov	r1, r4
 801642e:	9002      	str	r0, [sp, #8]
 8016430:	f000 fc0c 	bl	8016c4c <__mcmp>
 8016434:	2800      	cmp	r0, #0
 8016436:	9b00      	ldr	r3, [sp, #0]
 8016438:	dc02      	bgt.n	8016440 <_dtoa_r+0xa78>
 801643a:	d1e0      	bne.n	80163fe <_dtoa_r+0xa36>
 801643c:	07da      	lsls	r2, r3, #31
 801643e:	d5de      	bpl.n	80163fe <_dtoa_r+0xa36>
 8016440:	2b39      	cmp	r3, #57	@ 0x39
 8016442:	d1da      	bne.n	80163fa <_dtoa_r+0xa32>
 8016444:	2339      	movs	r3, #57	@ 0x39
 8016446:	f88b 3000 	strb.w	r3, [fp]
 801644a:	4633      	mov	r3, r6
 801644c:	461e      	mov	r6, r3
 801644e:	3b01      	subs	r3, #1
 8016450:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8016454:	2a39      	cmp	r2, #57	@ 0x39
 8016456:	d04e      	beq.n	80164f6 <_dtoa_r+0xb2e>
 8016458:	3201      	adds	r2, #1
 801645a:	701a      	strb	r2, [r3, #0]
 801645c:	e501      	b.n	8015e62 <_dtoa_r+0x49a>
 801645e:	2a00      	cmp	r2, #0
 8016460:	dd03      	ble.n	801646a <_dtoa_r+0xaa2>
 8016462:	2b39      	cmp	r3, #57	@ 0x39
 8016464:	d0ee      	beq.n	8016444 <_dtoa_r+0xa7c>
 8016466:	3301      	adds	r3, #1
 8016468:	e7c9      	b.n	80163fe <_dtoa_r+0xa36>
 801646a:	9a00      	ldr	r2, [sp, #0]
 801646c:	9908      	ldr	r1, [sp, #32]
 801646e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016472:	428a      	cmp	r2, r1
 8016474:	d028      	beq.n	80164c8 <_dtoa_r+0xb00>
 8016476:	9902      	ldr	r1, [sp, #8]
 8016478:	2300      	movs	r3, #0
 801647a:	220a      	movs	r2, #10
 801647c:	4648      	mov	r0, r9
 801647e:	f000 f9d5 	bl	801682c <__multadd>
 8016482:	42af      	cmp	r7, r5
 8016484:	9002      	str	r0, [sp, #8]
 8016486:	f04f 0300 	mov.w	r3, #0
 801648a:	f04f 020a 	mov.w	r2, #10
 801648e:	4639      	mov	r1, r7
 8016490:	4648      	mov	r0, r9
 8016492:	d107      	bne.n	80164a4 <_dtoa_r+0xadc>
 8016494:	f000 f9ca 	bl	801682c <__multadd>
 8016498:	4607      	mov	r7, r0
 801649a:	4605      	mov	r5, r0
 801649c:	9b00      	ldr	r3, [sp, #0]
 801649e:	3301      	adds	r3, #1
 80164a0:	9300      	str	r3, [sp, #0]
 80164a2:	e777      	b.n	8016394 <_dtoa_r+0x9cc>
 80164a4:	f000 f9c2 	bl	801682c <__multadd>
 80164a8:	4629      	mov	r1, r5
 80164aa:	4607      	mov	r7, r0
 80164ac:	2300      	movs	r3, #0
 80164ae:	220a      	movs	r2, #10
 80164b0:	4648      	mov	r0, r9
 80164b2:	f000 f9bb 	bl	801682c <__multadd>
 80164b6:	4605      	mov	r5, r0
 80164b8:	e7f0      	b.n	801649c <_dtoa_r+0xad4>
 80164ba:	f1bb 0f00 	cmp.w	fp, #0
 80164be:	bfcc      	ite	gt
 80164c0:	465e      	movgt	r6, fp
 80164c2:	2601      	movle	r6, #1
 80164c4:	4456      	add	r6, sl
 80164c6:	2700      	movs	r7, #0
 80164c8:	9902      	ldr	r1, [sp, #8]
 80164ca:	9300      	str	r3, [sp, #0]
 80164cc:	2201      	movs	r2, #1
 80164ce:	4648      	mov	r0, r9
 80164d0:	f000 fb50 	bl	8016b74 <__lshift>
 80164d4:	4621      	mov	r1, r4
 80164d6:	9002      	str	r0, [sp, #8]
 80164d8:	f000 fbb8 	bl	8016c4c <__mcmp>
 80164dc:	2800      	cmp	r0, #0
 80164de:	dcb4      	bgt.n	801644a <_dtoa_r+0xa82>
 80164e0:	d102      	bne.n	80164e8 <_dtoa_r+0xb20>
 80164e2:	9b00      	ldr	r3, [sp, #0]
 80164e4:	07db      	lsls	r3, r3, #31
 80164e6:	d4b0      	bmi.n	801644a <_dtoa_r+0xa82>
 80164e8:	4633      	mov	r3, r6
 80164ea:	461e      	mov	r6, r3
 80164ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80164f0:	2a30      	cmp	r2, #48	@ 0x30
 80164f2:	d0fa      	beq.n	80164ea <_dtoa_r+0xb22>
 80164f4:	e4b5      	b.n	8015e62 <_dtoa_r+0x49a>
 80164f6:	459a      	cmp	sl, r3
 80164f8:	d1a8      	bne.n	801644c <_dtoa_r+0xa84>
 80164fa:	2331      	movs	r3, #49	@ 0x31
 80164fc:	f108 0801 	add.w	r8, r8, #1
 8016500:	f88a 3000 	strb.w	r3, [sl]
 8016504:	e4ad      	b.n	8015e62 <_dtoa_r+0x49a>
 8016506:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016508:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8016564 <_dtoa_r+0xb9c>
 801650c:	b11b      	cbz	r3, 8016516 <_dtoa_r+0xb4e>
 801650e:	f10a 0308 	add.w	r3, sl, #8
 8016512:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8016514:	6013      	str	r3, [r2, #0]
 8016516:	4650      	mov	r0, sl
 8016518:	b017      	add	sp, #92	@ 0x5c
 801651a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801651e:	9b07      	ldr	r3, [sp, #28]
 8016520:	2b01      	cmp	r3, #1
 8016522:	f77f ae2e 	ble.w	8016182 <_dtoa_r+0x7ba>
 8016526:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016528:	9308      	str	r3, [sp, #32]
 801652a:	2001      	movs	r0, #1
 801652c:	e64d      	b.n	80161ca <_dtoa_r+0x802>
 801652e:	f1bb 0f00 	cmp.w	fp, #0
 8016532:	f77f aed9 	ble.w	80162e8 <_dtoa_r+0x920>
 8016536:	4656      	mov	r6, sl
 8016538:	9802      	ldr	r0, [sp, #8]
 801653a:	4621      	mov	r1, r4
 801653c:	f7ff f9bb 	bl	80158b6 <quorem>
 8016540:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8016544:	f806 3b01 	strb.w	r3, [r6], #1
 8016548:	eba6 020a 	sub.w	r2, r6, sl
 801654c:	4593      	cmp	fp, r2
 801654e:	ddb4      	ble.n	80164ba <_dtoa_r+0xaf2>
 8016550:	9902      	ldr	r1, [sp, #8]
 8016552:	2300      	movs	r3, #0
 8016554:	220a      	movs	r2, #10
 8016556:	4648      	mov	r0, r9
 8016558:	f000 f968 	bl	801682c <__multadd>
 801655c:	9002      	str	r0, [sp, #8]
 801655e:	e7eb      	b.n	8016538 <_dtoa_r+0xb70>
 8016560:	080179dc 	.word	0x080179dc
 8016564:	08017960 	.word	0x08017960

08016568 <_free_r>:
 8016568:	b538      	push	{r3, r4, r5, lr}
 801656a:	4605      	mov	r5, r0
 801656c:	2900      	cmp	r1, #0
 801656e:	d041      	beq.n	80165f4 <_free_r+0x8c>
 8016570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016574:	1f0c      	subs	r4, r1, #4
 8016576:	2b00      	cmp	r3, #0
 8016578:	bfb8      	it	lt
 801657a:	18e4      	addlt	r4, r4, r3
 801657c:	f000 f8e8 	bl	8016750 <__malloc_lock>
 8016580:	4a1d      	ldr	r2, [pc, #116]	@ (80165f8 <_free_r+0x90>)
 8016582:	6813      	ldr	r3, [r2, #0]
 8016584:	b933      	cbnz	r3, 8016594 <_free_r+0x2c>
 8016586:	6063      	str	r3, [r4, #4]
 8016588:	6014      	str	r4, [r2, #0]
 801658a:	4628      	mov	r0, r5
 801658c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016590:	f000 b8e4 	b.w	801675c <__malloc_unlock>
 8016594:	42a3      	cmp	r3, r4
 8016596:	d908      	bls.n	80165aa <_free_r+0x42>
 8016598:	6820      	ldr	r0, [r4, #0]
 801659a:	1821      	adds	r1, r4, r0
 801659c:	428b      	cmp	r3, r1
 801659e:	bf01      	itttt	eq
 80165a0:	6819      	ldreq	r1, [r3, #0]
 80165a2:	685b      	ldreq	r3, [r3, #4]
 80165a4:	1809      	addeq	r1, r1, r0
 80165a6:	6021      	streq	r1, [r4, #0]
 80165a8:	e7ed      	b.n	8016586 <_free_r+0x1e>
 80165aa:	461a      	mov	r2, r3
 80165ac:	685b      	ldr	r3, [r3, #4]
 80165ae:	b10b      	cbz	r3, 80165b4 <_free_r+0x4c>
 80165b0:	42a3      	cmp	r3, r4
 80165b2:	d9fa      	bls.n	80165aa <_free_r+0x42>
 80165b4:	6811      	ldr	r1, [r2, #0]
 80165b6:	1850      	adds	r0, r2, r1
 80165b8:	42a0      	cmp	r0, r4
 80165ba:	d10b      	bne.n	80165d4 <_free_r+0x6c>
 80165bc:	6820      	ldr	r0, [r4, #0]
 80165be:	4401      	add	r1, r0
 80165c0:	1850      	adds	r0, r2, r1
 80165c2:	4283      	cmp	r3, r0
 80165c4:	6011      	str	r1, [r2, #0]
 80165c6:	d1e0      	bne.n	801658a <_free_r+0x22>
 80165c8:	6818      	ldr	r0, [r3, #0]
 80165ca:	685b      	ldr	r3, [r3, #4]
 80165cc:	6053      	str	r3, [r2, #4]
 80165ce:	4408      	add	r0, r1
 80165d0:	6010      	str	r0, [r2, #0]
 80165d2:	e7da      	b.n	801658a <_free_r+0x22>
 80165d4:	d902      	bls.n	80165dc <_free_r+0x74>
 80165d6:	230c      	movs	r3, #12
 80165d8:	602b      	str	r3, [r5, #0]
 80165da:	e7d6      	b.n	801658a <_free_r+0x22>
 80165dc:	6820      	ldr	r0, [r4, #0]
 80165de:	1821      	adds	r1, r4, r0
 80165e0:	428b      	cmp	r3, r1
 80165e2:	bf04      	itt	eq
 80165e4:	6819      	ldreq	r1, [r3, #0]
 80165e6:	685b      	ldreq	r3, [r3, #4]
 80165e8:	6063      	str	r3, [r4, #4]
 80165ea:	bf04      	itt	eq
 80165ec:	1809      	addeq	r1, r1, r0
 80165ee:	6021      	streq	r1, [r4, #0]
 80165f0:	6054      	str	r4, [r2, #4]
 80165f2:	e7ca      	b.n	801658a <_free_r+0x22>
 80165f4:	bd38      	pop	{r3, r4, r5, pc}
 80165f6:	bf00      	nop
 80165f8:	20006e94 	.word	0x20006e94

080165fc <malloc>:
 80165fc:	4b02      	ldr	r3, [pc, #8]	@ (8016608 <malloc+0xc>)
 80165fe:	4601      	mov	r1, r0
 8016600:	6818      	ldr	r0, [r3, #0]
 8016602:	f000 b825 	b.w	8016650 <_malloc_r>
 8016606:	bf00      	nop
 8016608:	2000006c 	.word	0x2000006c

0801660c <sbrk_aligned>:
 801660c:	b570      	push	{r4, r5, r6, lr}
 801660e:	4e0f      	ldr	r6, [pc, #60]	@ (801664c <sbrk_aligned+0x40>)
 8016610:	460c      	mov	r4, r1
 8016612:	6831      	ldr	r1, [r6, #0]
 8016614:	4605      	mov	r5, r0
 8016616:	b911      	cbnz	r1, 801661e <sbrk_aligned+0x12>
 8016618:	f000 fccc 	bl	8016fb4 <_sbrk_r>
 801661c:	6030      	str	r0, [r6, #0]
 801661e:	4621      	mov	r1, r4
 8016620:	4628      	mov	r0, r5
 8016622:	f000 fcc7 	bl	8016fb4 <_sbrk_r>
 8016626:	1c43      	adds	r3, r0, #1
 8016628:	d103      	bne.n	8016632 <sbrk_aligned+0x26>
 801662a:	f04f 34ff 	mov.w	r4, #4294967295
 801662e:	4620      	mov	r0, r4
 8016630:	bd70      	pop	{r4, r5, r6, pc}
 8016632:	1cc4      	adds	r4, r0, #3
 8016634:	f024 0403 	bic.w	r4, r4, #3
 8016638:	42a0      	cmp	r0, r4
 801663a:	d0f8      	beq.n	801662e <sbrk_aligned+0x22>
 801663c:	1a21      	subs	r1, r4, r0
 801663e:	4628      	mov	r0, r5
 8016640:	f000 fcb8 	bl	8016fb4 <_sbrk_r>
 8016644:	3001      	adds	r0, #1
 8016646:	d1f2      	bne.n	801662e <sbrk_aligned+0x22>
 8016648:	e7ef      	b.n	801662a <sbrk_aligned+0x1e>
 801664a:	bf00      	nop
 801664c:	20006e90 	.word	0x20006e90

08016650 <_malloc_r>:
 8016650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016654:	1ccd      	adds	r5, r1, #3
 8016656:	f025 0503 	bic.w	r5, r5, #3
 801665a:	3508      	adds	r5, #8
 801665c:	2d0c      	cmp	r5, #12
 801665e:	bf38      	it	cc
 8016660:	250c      	movcc	r5, #12
 8016662:	2d00      	cmp	r5, #0
 8016664:	4606      	mov	r6, r0
 8016666:	db01      	blt.n	801666c <_malloc_r+0x1c>
 8016668:	42a9      	cmp	r1, r5
 801666a:	d904      	bls.n	8016676 <_malloc_r+0x26>
 801666c:	230c      	movs	r3, #12
 801666e:	6033      	str	r3, [r6, #0]
 8016670:	2000      	movs	r0, #0
 8016672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016676:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801674c <_malloc_r+0xfc>
 801667a:	f000 f869 	bl	8016750 <__malloc_lock>
 801667e:	f8d8 3000 	ldr.w	r3, [r8]
 8016682:	461c      	mov	r4, r3
 8016684:	bb44      	cbnz	r4, 80166d8 <_malloc_r+0x88>
 8016686:	4629      	mov	r1, r5
 8016688:	4630      	mov	r0, r6
 801668a:	f7ff ffbf 	bl	801660c <sbrk_aligned>
 801668e:	1c43      	adds	r3, r0, #1
 8016690:	4604      	mov	r4, r0
 8016692:	d158      	bne.n	8016746 <_malloc_r+0xf6>
 8016694:	f8d8 4000 	ldr.w	r4, [r8]
 8016698:	4627      	mov	r7, r4
 801669a:	2f00      	cmp	r7, #0
 801669c:	d143      	bne.n	8016726 <_malloc_r+0xd6>
 801669e:	2c00      	cmp	r4, #0
 80166a0:	d04b      	beq.n	801673a <_malloc_r+0xea>
 80166a2:	6823      	ldr	r3, [r4, #0]
 80166a4:	4639      	mov	r1, r7
 80166a6:	4630      	mov	r0, r6
 80166a8:	eb04 0903 	add.w	r9, r4, r3
 80166ac:	f000 fc82 	bl	8016fb4 <_sbrk_r>
 80166b0:	4581      	cmp	r9, r0
 80166b2:	d142      	bne.n	801673a <_malloc_r+0xea>
 80166b4:	6821      	ldr	r1, [r4, #0]
 80166b6:	1a6d      	subs	r5, r5, r1
 80166b8:	4629      	mov	r1, r5
 80166ba:	4630      	mov	r0, r6
 80166bc:	f7ff ffa6 	bl	801660c <sbrk_aligned>
 80166c0:	3001      	adds	r0, #1
 80166c2:	d03a      	beq.n	801673a <_malloc_r+0xea>
 80166c4:	6823      	ldr	r3, [r4, #0]
 80166c6:	442b      	add	r3, r5
 80166c8:	6023      	str	r3, [r4, #0]
 80166ca:	f8d8 3000 	ldr.w	r3, [r8]
 80166ce:	685a      	ldr	r2, [r3, #4]
 80166d0:	bb62      	cbnz	r2, 801672c <_malloc_r+0xdc>
 80166d2:	f8c8 7000 	str.w	r7, [r8]
 80166d6:	e00f      	b.n	80166f8 <_malloc_r+0xa8>
 80166d8:	6822      	ldr	r2, [r4, #0]
 80166da:	1b52      	subs	r2, r2, r5
 80166dc:	d420      	bmi.n	8016720 <_malloc_r+0xd0>
 80166de:	2a0b      	cmp	r2, #11
 80166e0:	d917      	bls.n	8016712 <_malloc_r+0xc2>
 80166e2:	1961      	adds	r1, r4, r5
 80166e4:	42a3      	cmp	r3, r4
 80166e6:	6025      	str	r5, [r4, #0]
 80166e8:	bf18      	it	ne
 80166ea:	6059      	strne	r1, [r3, #4]
 80166ec:	6863      	ldr	r3, [r4, #4]
 80166ee:	bf08      	it	eq
 80166f0:	f8c8 1000 	streq.w	r1, [r8]
 80166f4:	5162      	str	r2, [r4, r5]
 80166f6:	604b      	str	r3, [r1, #4]
 80166f8:	4630      	mov	r0, r6
 80166fa:	f000 f82f 	bl	801675c <__malloc_unlock>
 80166fe:	f104 000b 	add.w	r0, r4, #11
 8016702:	1d23      	adds	r3, r4, #4
 8016704:	f020 0007 	bic.w	r0, r0, #7
 8016708:	1ac2      	subs	r2, r0, r3
 801670a:	bf1c      	itt	ne
 801670c:	1a1b      	subne	r3, r3, r0
 801670e:	50a3      	strne	r3, [r4, r2]
 8016710:	e7af      	b.n	8016672 <_malloc_r+0x22>
 8016712:	6862      	ldr	r2, [r4, #4]
 8016714:	42a3      	cmp	r3, r4
 8016716:	bf0c      	ite	eq
 8016718:	f8c8 2000 	streq.w	r2, [r8]
 801671c:	605a      	strne	r2, [r3, #4]
 801671e:	e7eb      	b.n	80166f8 <_malloc_r+0xa8>
 8016720:	4623      	mov	r3, r4
 8016722:	6864      	ldr	r4, [r4, #4]
 8016724:	e7ae      	b.n	8016684 <_malloc_r+0x34>
 8016726:	463c      	mov	r4, r7
 8016728:	687f      	ldr	r7, [r7, #4]
 801672a:	e7b6      	b.n	801669a <_malloc_r+0x4a>
 801672c:	461a      	mov	r2, r3
 801672e:	685b      	ldr	r3, [r3, #4]
 8016730:	42a3      	cmp	r3, r4
 8016732:	d1fb      	bne.n	801672c <_malloc_r+0xdc>
 8016734:	2300      	movs	r3, #0
 8016736:	6053      	str	r3, [r2, #4]
 8016738:	e7de      	b.n	80166f8 <_malloc_r+0xa8>
 801673a:	230c      	movs	r3, #12
 801673c:	6033      	str	r3, [r6, #0]
 801673e:	4630      	mov	r0, r6
 8016740:	f000 f80c 	bl	801675c <__malloc_unlock>
 8016744:	e794      	b.n	8016670 <_malloc_r+0x20>
 8016746:	6005      	str	r5, [r0, #0]
 8016748:	e7d6      	b.n	80166f8 <_malloc_r+0xa8>
 801674a:	bf00      	nop
 801674c:	20006e94 	.word	0x20006e94

08016750 <__malloc_lock>:
 8016750:	4801      	ldr	r0, [pc, #4]	@ (8016758 <__malloc_lock+0x8>)
 8016752:	f7ff b8a0 	b.w	8015896 <__retarget_lock_acquire_recursive>
 8016756:	bf00      	nop
 8016758:	20006e8c 	.word	0x20006e8c

0801675c <__malloc_unlock>:
 801675c:	4801      	ldr	r0, [pc, #4]	@ (8016764 <__malloc_unlock+0x8>)
 801675e:	f7ff b89b 	b.w	8015898 <__retarget_lock_release_recursive>
 8016762:	bf00      	nop
 8016764:	20006e8c 	.word	0x20006e8c

08016768 <_Balloc>:
 8016768:	b570      	push	{r4, r5, r6, lr}
 801676a:	69c6      	ldr	r6, [r0, #28]
 801676c:	4604      	mov	r4, r0
 801676e:	460d      	mov	r5, r1
 8016770:	b976      	cbnz	r6, 8016790 <_Balloc+0x28>
 8016772:	2010      	movs	r0, #16
 8016774:	f7ff ff42 	bl	80165fc <malloc>
 8016778:	4602      	mov	r2, r0
 801677a:	61e0      	str	r0, [r4, #28]
 801677c:	b920      	cbnz	r0, 8016788 <_Balloc+0x20>
 801677e:	4b18      	ldr	r3, [pc, #96]	@ (80167e0 <_Balloc+0x78>)
 8016780:	4818      	ldr	r0, [pc, #96]	@ (80167e4 <_Balloc+0x7c>)
 8016782:	216b      	movs	r1, #107	@ 0x6b
 8016784:	f000 fc26 	bl	8016fd4 <__assert_func>
 8016788:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801678c:	6006      	str	r6, [r0, #0]
 801678e:	60c6      	str	r6, [r0, #12]
 8016790:	69e6      	ldr	r6, [r4, #28]
 8016792:	68f3      	ldr	r3, [r6, #12]
 8016794:	b183      	cbz	r3, 80167b8 <_Balloc+0x50>
 8016796:	69e3      	ldr	r3, [r4, #28]
 8016798:	68db      	ldr	r3, [r3, #12]
 801679a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801679e:	b9b8      	cbnz	r0, 80167d0 <_Balloc+0x68>
 80167a0:	2101      	movs	r1, #1
 80167a2:	fa01 f605 	lsl.w	r6, r1, r5
 80167a6:	1d72      	adds	r2, r6, #5
 80167a8:	0092      	lsls	r2, r2, #2
 80167aa:	4620      	mov	r0, r4
 80167ac:	f000 fc30 	bl	8017010 <_calloc_r>
 80167b0:	b160      	cbz	r0, 80167cc <_Balloc+0x64>
 80167b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80167b6:	e00e      	b.n	80167d6 <_Balloc+0x6e>
 80167b8:	2221      	movs	r2, #33	@ 0x21
 80167ba:	2104      	movs	r1, #4
 80167bc:	4620      	mov	r0, r4
 80167be:	f000 fc27 	bl	8017010 <_calloc_r>
 80167c2:	69e3      	ldr	r3, [r4, #28]
 80167c4:	60f0      	str	r0, [r6, #12]
 80167c6:	68db      	ldr	r3, [r3, #12]
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d1e4      	bne.n	8016796 <_Balloc+0x2e>
 80167cc:	2000      	movs	r0, #0
 80167ce:	bd70      	pop	{r4, r5, r6, pc}
 80167d0:	6802      	ldr	r2, [r0, #0]
 80167d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80167d6:	2300      	movs	r3, #0
 80167d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80167dc:	e7f7      	b.n	80167ce <_Balloc+0x66>
 80167de:	bf00      	nop
 80167e0:	0801796d 	.word	0x0801796d
 80167e4:	080179ed 	.word	0x080179ed

080167e8 <_Bfree>:
 80167e8:	b570      	push	{r4, r5, r6, lr}
 80167ea:	69c6      	ldr	r6, [r0, #28]
 80167ec:	4605      	mov	r5, r0
 80167ee:	460c      	mov	r4, r1
 80167f0:	b976      	cbnz	r6, 8016810 <_Bfree+0x28>
 80167f2:	2010      	movs	r0, #16
 80167f4:	f7ff ff02 	bl	80165fc <malloc>
 80167f8:	4602      	mov	r2, r0
 80167fa:	61e8      	str	r0, [r5, #28]
 80167fc:	b920      	cbnz	r0, 8016808 <_Bfree+0x20>
 80167fe:	4b09      	ldr	r3, [pc, #36]	@ (8016824 <_Bfree+0x3c>)
 8016800:	4809      	ldr	r0, [pc, #36]	@ (8016828 <_Bfree+0x40>)
 8016802:	218f      	movs	r1, #143	@ 0x8f
 8016804:	f000 fbe6 	bl	8016fd4 <__assert_func>
 8016808:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801680c:	6006      	str	r6, [r0, #0]
 801680e:	60c6      	str	r6, [r0, #12]
 8016810:	b13c      	cbz	r4, 8016822 <_Bfree+0x3a>
 8016812:	69eb      	ldr	r3, [r5, #28]
 8016814:	6862      	ldr	r2, [r4, #4]
 8016816:	68db      	ldr	r3, [r3, #12]
 8016818:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801681c:	6021      	str	r1, [r4, #0]
 801681e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016822:	bd70      	pop	{r4, r5, r6, pc}
 8016824:	0801796d 	.word	0x0801796d
 8016828:	080179ed 	.word	0x080179ed

0801682c <__multadd>:
 801682c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016830:	690d      	ldr	r5, [r1, #16]
 8016832:	4607      	mov	r7, r0
 8016834:	460c      	mov	r4, r1
 8016836:	461e      	mov	r6, r3
 8016838:	f101 0c14 	add.w	ip, r1, #20
 801683c:	2000      	movs	r0, #0
 801683e:	f8dc 3000 	ldr.w	r3, [ip]
 8016842:	b299      	uxth	r1, r3
 8016844:	fb02 6101 	mla	r1, r2, r1, r6
 8016848:	0c1e      	lsrs	r6, r3, #16
 801684a:	0c0b      	lsrs	r3, r1, #16
 801684c:	fb02 3306 	mla	r3, r2, r6, r3
 8016850:	b289      	uxth	r1, r1
 8016852:	3001      	adds	r0, #1
 8016854:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016858:	4285      	cmp	r5, r0
 801685a:	f84c 1b04 	str.w	r1, [ip], #4
 801685e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016862:	dcec      	bgt.n	801683e <__multadd+0x12>
 8016864:	b30e      	cbz	r6, 80168aa <__multadd+0x7e>
 8016866:	68a3      	ldr	r3, [r4, #8]
 8016868:	42ab      	cmp	r3, r5
 801686a:	dc19      	bgt.n	80168a0 <__multadd+0x74>
 801686c:	6861      	ldr	r1, [r4, #4]
 801686e:	4638      	mov	r0, r7
 8016870:	3101      	adds	r1, #1
 8016872:	f7ff ff79 	bl	8016768 <_Balloc>
 8016876:	4680      	mov	r8, r0
 8016878:	b928      	cbnz	r0, 8016886 <__multadd+0x5a>
 801687a:	4602      	mov	r2, r0
 801687c:	4b0c      	ldr	r3, [pc, #48]	@ (80168b0 <__multadd+0x84>)
 801687e:	480d      	ldr	r0, [pc, #52]	@ (80168b4 <__multadd+0x88>)
 8016880:	21ba      	movs	r1, #186	@ 0xba
 8016882:	f000 fba7 	bl	8016fd4 <__assert_func>
 8016886:	6922      	ldr	r2, [r4, #16]
 8016888:	3202      	adds	r2, #2
 801688a:	f104 010c 	add.w	r1, r4, #12
 801688e:	0092      	lsls	r2, r2, #2
 8016890:	300c      	adds	r0, #12
 8016892:	f7ff f802 	bl	801589a <memcpy>
 8016896:	4621      	mov	r1, r4
 8016898:	4638      	mov	r0, r7
 801689a:	f7ff ffa5 	bl	80167e8 <_Bfree>
 801689e:	4644      	mov	r4, r8
 80168a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80168a4:	3501      	adds	r5, #1
 80168a6:	615e      	str	r6, [r3, #20]
 80168a8:	6125      	str	r5, [r4, #16]
 80168aa:	4620      	mov	r0, r4
 80168ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168b0:	080179dc 	.word	0x080179dc
 80168b4:	080179ed 	.word	0x080179ed

080168b8 <__hi0bits>:
 80168b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80168bc:	4603      	mov	r3, r0
 80168be:	bf36      	itet	cc
 80168c0:	0403      	lslcc	r3, r0, #16
 80168c2:	2000      	movcs	r0, #0
 80168c4:	2010      	movcc	r0, #16
 80168c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80168ca:	bf3c      	itt	cc
 80168cc:	021b      	lslcc	r3, r3, #8
 80168ce:	3008      	addcc	r0, #8
 80168d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80168d4:	bf3c      	itt	cc
 80168d6:	011b      	lslcc	r3, r3, #4
 80168d8:	3004      	addcc	r0, #4
 80168da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80168de:	bf3c      	itt	cc
 80168e0:	009b      	lslcc	r3, r3, #2
 80168e2:	3002      	addcc	r0, #2
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	db05      	blt.n	80168f4 <__hi0bits+0x3c>
 80168e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80168ec:	f100 0001 	add.w	r0, r0, #1
 80168f0:	bf08      	it	eq
 80168f2:	2020      	moveq	r0, #32
 80168f4:	4770      	bx	lr

080168f6 <__lo0bits>:
 80168f6:	6803      	ldr	r3, [r0, #0]
 80168f8:	4602      	mov	r2, r0
 80168fa:	f013 0007 	ands.w	r0, r3, #7
 80168fe:	d00b      	beq.n	8016918 <__lo0bits+0x22>
 8016900:	07d9      	lsls	r1, r3, #31
 8016902:	d421      	bmi.n	8016948 <__lo0bits+0x52>
 8016904:	0798      	lsls	r0, r3, #30
 8016906:	bf49      	itett	mi
 8016908:	085b      	lsrmi	r3, r3, #1
 801690a:	089b      	lsrpl	r3, r3, #2
 801690c:	2001      	movmi	r0, #1
 801690e:	6013      	strmi	r3, [r2, #0]
 8016910:	bf5c      	itt	pl
 8016912:	6013      	strpl	r3, [r2, #0]
 8016914:	2002      	movpl	r0, #2
 8016916:	4770      	bx	lr
 8016918:	b299      	uxth	r1, r3
 801691a:	b909      	cbnz	r1, 8016920 <__lo0bits+0x2a>
 801691c:	0c1b      	lsrs	r3, r3, #16
 801691e:	2010      	movs	r0, #16
 8016920:	b2d9      	uxtb	r1, r3
 8016922:	b909      	cbnz	r1, 8016928 <__lo0bits+0x32>
 8016924:	3008      	adds	r0, #8
 8016926:	0a1b      	lsrs	r3, r3, #8
 8016928:	0719      	lsls	r1, r3, #28
 801692a:	bf04      	itt	eq
 801692c:	091b      	lsreq	r3, r3, #4
 801692e:	3004      	addeq	r0, #4
 8016930:	0799      	lsls	r1, r3, #30
 8016932:	bf04      	itt	eq
 8016934:	089b      	lsreq	r3, r3, #2
 8016936:	3002      	addeq	r0, #2
 8016938:	07d9      	lsls	r1, r3, #31
 801693a:	d403      	bmi.n	8016944 <__lo0bits+0x4e>
 801693c:	085b      	lsrs	r3, r3, #1
 801693e:	f100 0001 	add.w	r0, r0, #1
 8016942:	d003      	beq.n	801694c <__lo0bits+0x56>
 8016944:	6013      	str	r3, [r2, #0]
 8016946:	4770      	bx	lr
 8016948:	2000      	movs	r0, #0
 801694a:	4770      	bx	lr
 801694c:	2020      	movs	r0, #32
 801694e:	4770      	bx	lr

08016950 <__i2b>:
 8016950:	b510      	push	{r4, lr}
 8016952:	460c      	mov	r4, r1
 8016954:	2101      	movs	r1, #1
 8016956:	f7ff ff07 	bl	8016768 <_Balloc>
 801695a:	4602      	mov	r2, r0
 801695c:	b928      	cbnz	r0, 801696a <__i2b+0x1a>
 801695e:	4b05      	ldr	r3, [pc, #20]	@ (8016974 <__i2b+0x24>)
 8016960:	4805      	ldr	r0, [pc, #20]	@ (8016978 <__i2b+0x28>)
 8016962:	f240 1145 	movw	r1, #325	@ 0x145
 8016966:	f000 fb35 	bl	8016fd4 <__assert_func>
 801696a:	2301      	movs	r3, #1
 801696c:	6144      	str	r4, [r0, #20]
 801696e:	6103      	str	r3, [r0, #16]
 8016970:	bd10      	pop	{r4, pc}
 8016972:	bf00      	nop
 8016974:	080179dc 	.word	0x080179dc
 8016978:	080179ed 	.word	0x080179ed

0801697c <__multiply>:
 801697c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016980:	4617      	mov	r7, r2
 8016982:	690a      	ldr	r2, [r1, #16]
 8016984:	693b      	ldr	r3, [r7, #16]
 8016986:	429a      	cmp	r2, r3
 8016988:	bfa8      	it	ge
 801698a:	463b      	movge	r3, r7
 801698c:	4689      	mov	r9, r1
 801698e:	bfa4      	itt	ge
 8016990:	460f      	movge	r7, r1
 8016992:	4699      	movge	r9, r3
 8016994:	693d      	ldr	r5, [r7, #16]
 8016996:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801699a:	68bb      	ldr	r3, [r7, #8]
 801699c:	6879      	ldr	r1, [r7, #4]
 801699e:	eb05 060a 	add.w	r6, r5, sl
 80169a2:	42b3      	cmp	r3, r6
 80169a4:	b085      	sub	sp, #20
 80169a6:	bfb8      	it	lt
 80169a8:	3101      	addlt	r1, #1
 80169aa:	f7ff fedd 	bl	8016768 <_Balloc>
 80169ae:	b930      	cbnz	r0, 80169be <__multiply+0x42>
 80169b0:	4602      	mov	r2, r0
 80169b2:	4b41      	ldr	r3, [pc, #260]	@ (8016ab8 <__multiply+0x13c>)
 80169b4:	4841      	ldr	r0, [pc, #260]	@ (8016abc <__multiply+0x140>)
 80169b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80169ba:	f000 fb0b 	bl	8016fd4 <__assert_func>
 80169be:	f100 0414 	add.w	r4, r0, #20
 80169c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80169c6:	4623      	mov	r3, r4
 80169c8:	2200      	movs	r2, #0
 80169ca:	4573      	cmp	r3, lr
 80169cc:	d320      	bcc.n	8016a10 <__multiply+0x94>
 80169ce:	f107 0814 	add.w	r8, r7, #20
 80169d2:	f109 0114 	add.w	r1, r9, #20
 80169d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80169da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80169de:	9302      	str	r3, [sp, #8]
 80169e0:	1beb      	subs	r3, r5, r7
 80169e2:	3b15      	subs	r3, #21
 80169e4:	f023 0303 	bic.w	r3, r3, #3
 80169e8:	3304      	adds	r3, #4
 80169ea:	3715      	adds	r7, #21
 80169ec:	42bd      	cmp	r5, r7
 80169ee:	bf38      	it	cc
 80169f0:	2304      	movcc	r3, #4
 80169f2:	9301      	str	r3, [sp, #4]
 80169f4:	9b02      	ldr	r3, [sp, #8]
 80169f6:	9103      	str	r1, [sp, #12]
 80169f8:	428b      	cmp	r3, r1
 80169fa:	d80c      	bhi.n	8016a16 <__multiply+0x9a>
 80169fc:	2e00      	cmp	r6, #0
 80169fe:	dd03      	ble.n	8016a08 <__multiply+0x8c>
 8016a00:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	d055      	beq.n	8016ab4 <__multiply+0x138>
 8016a08:	6106      	str	r6, [r0, #16]
 8016a0a:	b005      	add	sp, #20
 8016a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a10:	f843 2b04 	str.w	r2, [r3], #4
 8016a14:	e7d9      	b.n	80169ca <__multiply+0x4e>
 8016a16:	f8b1 a000 	ldrh.w	sl, [r1]
 8016a1a:	f1ba 0f00 	cmp.w	sl, #0
 8016a1e:	d01f      	beq.n	8016a60 <__multiply+0xe4>
 8016a20:	46c4      	mov	ip, r8
 8016a22:	46a1      	mov	r9, r4
 8016a24:	2700      	movs	r7, #0
 8016a26:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016a2a:	f8d9 3000 	ldr.w	r3, [r9]
 8016a2e:	fa1f fb82 	uxth.w	fp, r2
 8016a32:	b29b      	uxth	r3, r3
 8016a34:	fb0a 330b 	mla	r3, sl, fp, r3
 8016a38:	443b      	add	r3, r7
 8016a3a:	f8d9 7000 	ldr.w	r7, [r9]
 8016a3e:	0c12      	lsrs	r2, r2, #16
 8016a40:	0c3f      	lsrs	r7, r7, #16
 8016a42:	fb0a 7202 	mla	r2, sl, r2, r7
 8016a46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8016a4a:	b29b      	uxth	r3, r3
 8016a4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016a50:	4565      	cmp	r5, ip
 8016a52:	f849 3b04 	str.w	r3, [r9], #4
 8016a56:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8016a5a:	d8e4      	bhi.n	8016a26 <__multiply+0xaa>
 8016a5c:	9b01      	ldr	r3, [sp, #4]
 8016a5e:	50e7      	str	r7, [r4, r3]
 8016a60:	9b03      	ldr	r3, [sp, #12]
 8016a62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016a66:	3104      	adds	r1, #4
 8016a68:	f1b9 0f00 	cmp.w	r9, #0
 8016a6c:	d020      	beq.n	8016ab0 <__multiply+0x134>
 8016a6e:	6823      	ldr	r3, [r4, #0]
 8016a70:	4647      	mov	r7, r8
 8016a72:	46a4      	mov	ip, r4
 8016a74:	f04f 0a00 	mov.w	sl, #0
 8016a78:	f8b7 b000 	ldrh.w	fp, [r7]
 8016a7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016a80:	fb09 220b 	mla	r2, r9, fp, r2
 8016a84:	4452      	add	r2, sl
 8016a86:	b29b      	uxth	r3, r3
 8016a88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016a8c:	f84c 3b04 	str.w	r3, [ip], #4
 8016a90:	f857 3b04 	ldr.w	r3, [r7], #4
 8016a94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016a98:	f8bc 3000 	ldrh.w	r3, [ip]
 8016a9c:	fb09 330a 	mla	r3, r9, sl, r3
 8016aa0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016aa4:	42bd      	cmp	r5, r7
 8016aa6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016aaa:	d8e5      	bhi.n	8016a78 <__multiply+0xfc>
 8016aac:	9a01      	ldr	r2, [sp, #4]
 8016aae:	50a3      	str	r3, [r4, r2]
 8016ab0:	3404      	adds	r4, #4
 8016ab2:	e79f      	b.n	80169f4 <__multiply+0x78>
 8016ab4:	3e01      	subs	r6, #1
 8016ab6:	e7a1      	b.n	80169fc <__multiply+0x80>
 8016ab8:	080179dc 	.word	0x080179dc
 8016abc:	080179ed 	.word	0x080179ed

08016ac0 <__pow5mult>:
 8016ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016ac4:	4615      	mov	r5, r2
 8016ac6:	f012 0203 	ands.w	r2, r2, #3
 8016aca:	4607      	mov	r7, r0
 8016acc:	460e      	mov	r6, r1
 8016ace:	d007      	beq.n	8016ae0 <__pow5mult+0x20>
 8016ad0:	4c25      	ldr	r4, [pc, #148]	@ (8016b68 <__pow5mult+0xa8>)
 8016ad2:	3a01      	subs	r2, #1
 8016ad4:	2300      	movs	r3, #0
 8016ad6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016ada:	f7ff fea7 	bl	801682c <__multadd>
 8016ade:	4606      	mov	r6, r0
 8016ae0:	10ad      	asrs	r5, r5, #2
 8016ae2:	d03d      	beq.n	8016b60 <__pow5mult+0xa0>
 8016ae4:	69fc      	ldr	r4, [r7, #28]
 8016ae6:	b97c      	cbnz	r4, 8016b08 <__pow5mult+0x48>
 8016ae8:	2010      	movs	r0, #16
 8016aea:	f7ff fd87 	bl	80165fc <malloc>
 8016aee:	4602      	mov	r2, r0
 8016af0:	61f8      	str	r0, [r7, #28]
 8016af2:	b928      	cbnz	r0, 8016b00 <__pow5mult+0x40>
 8016af4:	4b1d      	ldr	r3, [pc, #116]	@ (8016b6c <__pow5mult+0xac>)
 8016af6:	481e      	ldr	r0, [pc, #120]	@ (8016b70 <__pow5mult+0xb0>)
 8016af8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016afc:	f000 fa6a 	bl	8016fd4 <__assert_func>
 8016b00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016b04:	6004      	str	r4, [r0, #0]
 8016b06:	60c4      	str	r4, [r0, #12]
 8016b08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016b0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016b10:	b94c      	cbnz	r4, 8016b26 <__pow5mult+0x66>
 8016b12:	f240 2171 	movw	r1, #625	@ 0x271
 8016b16:	4638      	mov	r0, r7
 8016b18:	f7ff ff1a 	bl	8016950 <__i2b>
 8016b1c:	2300      	movs	r3, #0
 8016b1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8016b22:	4604      	mov	r4, r0
 8016b24:	6003      	str	r3, [r0, #0]
 8016b26:	f04f 0900 	mov.w	r9, #0
 8016b2a:	07eb      	lsls	r3, r5, #31
 8016b2c:	d50a      	bpl.n	8016b44 <__pow5mult+0x84>
 8016b2e:	4631      	mov	r1, r6
 8016b30:	4622      	mov	r2, r4
 8016b32:	4638      	mov	r0, r7
 8016b34:	f7ff ff22 	bl	801697c <__multiply>
 8016b38:	4631      	mov	r1, r6
 8016b3a:	4680      	mov	r8, r0
 8016b3c:	4638      	mov	r0, r7
 8016b3e:	f7ff fe53 	bl	80167e8 <_Bfree>
 8016b42:	4646      	mov	r6, r8
 8016b44:	106d      	asrs	r5, r5, #1
 8016b46:	d00b      	beq.n	8016b60 <__pow5mult+0xa0>
 8016b48:	6820      	ldr	r0, [r4, #0]
 8016b4a:	b938      	cbnz	r0, 8016b5c <__pow5mult+0x9c>
 8016b4c:	4622      	mov	r2, r4
 8016b4e:	4621      	mov	r1, r4
 8016b50:	4638      	mov	r0, r7
 8016b52:	f7ff ff13 	bl	801697c <__multiply>
 8016b56:	6020      	str	r0, [r4, #0]
 8016b58:	f8c0 9000 	str.w	r9, [r0]
 8016b5c:	4604      	mov	r4, r0
 8016b5e:	e7e4      	b.n	8016b2a <__pow5mult+0x6a>
 8016b60:	4630      	mov	r0, r6
 8016b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016b66:	bf00      	nop
 8016b68:	08017aa0 	.word	0x08017aa0
 8016b6c:	0801796d 	.word	0x0801796d
 8016b70:	080179ed 	.word	0x080179ed

08016b74 <__lshift>:
 8016b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016b78:	460c      	mov	r4, r1
 8016b7a:	6849      	ldr	r1, [r1, #4]
 8016b7c:	6923      	ldr	r3, [r4, #16]
 8016b7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016b82:	68a3      	ldr	r3, [r4, #8]
 8016b84:	4607      	mov	r7, r0
 8016b86:	4691      	mov	r9, r2
 8016b88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016b8c:	f108 0601 	add.w	r6, r8, #1
 8016b90:	42b3      	cmp	r3, r6
 8016b92:	db0b      	blt.n	8016bac <__lshift+0x38>
 8016b94:	4638      	mov	r0, r7
 8016b96:	f7ff fde7 	bl	8016768 <_Balloc>
 8016b9a:	4605      	mov	r5, r0
 8016b9c:	b948      	cbnz	r0, 8016bb2 <__lshift+0x3e>
 8016b9e:	4602      	mov	r2, r0
 8016ba0:	4b28      	ldr	r3, [pc, #160]	@ (8016c44 <__lshift+0xd0>)
 8016ba2:	4829      	ldr	r0, [pc, #164]	@ (8016c48 <__lshift+0xd4>)
 8016ba4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8016ba8:	f000 fa14 	bl	8016fd4 <__assert_func>
 8016bac:	3101      	adds	r1, #1
 8016bae:	005b      	lsls	r3, r3, #1
 8016bb0:	e7ee      	b.n	8016b90 <__lshift+0x1c>
 8016bb2:	2300      	movs	r3, #0
 8016bb4:	f100 0114 	add.w	r1, r0, #20
 8016bb8:	f100 0210 	add.w	r2, r0, #16
 8016bbc:	4618      	mov	r0, r3
 8016bbe:	4553      	cmp	r3, sl
 8016bc0:	db33      	blt.n	8016c2a <__lshift+0xb6>
 8016bc2:	6920      	ldr	r0, [r4, #16]
 8016bc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016bc8:	f104 0314 	add.w	r3, r4, #20
 8016bcc:	f019 091f 	ands.w	r9, r9, #31
 8016bd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016bd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016bd8:	d02b      	beq.n	8016c32 <__lshift+0xbe>
 8016bda:	f1c9 0e20 	rsb	lr, r9, #32
 8016bde:	468a      	mov	sl, r1
 8016be0:	2200      	movs	r2, #0
 8016be2:	6818      	ldr	r0, [r3, #0]
 8016be4:	fa00 f009 	lsl.w	r0, r0, r9
 8016be8:	4310      	orrs	r0, r2
 8016bea:	f84a 0b04 	str.w	r0, [sl], #4
 8016bee:	f853 2b04 	ldr.w	r2, [r3], #4
 8016bf2:	459c      	cmp	ip, r3
 8016bf4:	fa22 f20e 	lsr.w	r2, r2, lr
 8016bf8:	d8f3      	bhi.n	8016be2 <__lshift+0x6e>
 8016bfa:	ebac 0304 	sub.w	r3, ip, r4
 8016bfe:	3b15      	subs	r3, #21
 8016c00:	f023 0303 	bic.w	r3, r3, #3
 8016c04:	3304      	adds	r3, #4
 8016c06:	f104 0015 	add.w	r0, r4, #21
 8016c0a:	4560      	cmp	r0, ip
 8016c0c:	bf88      	it	hi
 8016c0e:	2304      	movhi	r3, #4
 8016c10:	50ca      	str	r2, [r1, r3]
 8016c12:	b10a      	cbz	r2, 8016c18 <__lshift+0xa4>
 8016c14:	f108 0602 	add.w	r6, r8, #2
 8016c18:	3e01      	subs	r6, #1
 8016c1a:	4638      	mov	r0, r7
 8016c1c:	612e      	str	r6, [r5, #16]
 8016c1e:	4621      	mov	r1, r4
 8016c20:	f7ff fde2 	bl	80167e8 <_Bfree>
 8016c24:	4628      	mov	r0, r5
 8016c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016c2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8016c2e:	3301      	adds	r3, #1
 8016c30:	e7c5      	b.n	8016bbe <__lshift+0x4a>
 8016c32:	3904      	subs	r1, #4
 8016c34:	f853 2b04 	ldr.w	r2, [r3], #4
 8016c38:	f841 2f04 	str.w	r2, [r1, #4]!
 8016c3c:	459c      	cmp	ip, r3
 8016c3e:	d8f9      	bhi.n	8016c34 <__lshift+0xc0>
 8016c40:	e7ea      	b.n	8016c18 <__lshift+0xa4>
 8016c42:	bf00      	nop
 8016c44:	080179dc 	.word	0x080179dc
 8016c48:	080179ed 	.word	0x080179ed

08016c4c <__mcmp>:
 8016c4c:	690a      	ldr	r2, [r1, #16]
 8016c4e:	4603      	mov	r3, r0
 8016c50:	6900      	ldr	r0, [r0, #16]
 8016c52:	1a80      	subs	r0, r0, r2
 8016c54:	b530      	push	{r4, r5, lr}
 8016c56:	d10e      	bne.n	8016c76 <__mcmp+0x2a>
 8016c58:	3314      	adds	r3, #20
 8016c5a:	3114      	adds	r1, #20
 8016c5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016c60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016c64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016c68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016c6c:	4295      	cmp	r5, r2
 8016c6e:	d003      	beq.n	8016c78 <__mcmp+0x2c>
 8016c70:	d205      	bcs.n	8016c7e <__mcmp+0x32>
 8016c72:	f04f 30ff 	mov.w	r0, #4294967295
 8016c76:	bd30      	pop	{r4, r5, pc}
 8016c78:	42a3      	cmp	r3, r4
 8016c7a:	d3f3      	bcc.n	8016c64 <__mcmp+0x18>
 8016c7c:	e7fb      	b.n	8016c76 <__mcmp+0x2a>
 8016c7e:	2001      	movs	r0, #1
 8016c80:	e7f9      	b.n	8016c76 <__mcmp+0x2a>
	...

08016c84 <__mdiff>:
 8016c84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c88:	4689      	mov	r9, r1
 8016c8a:	4606      	mov	r6, r0
 8016c8c:	4611      	mov	r1, r2
 8016c8e:	4648      	mov	r0, r9
 8016c90:	4614      	mov	r4, r2
 8016c92:	f7ff ffdb 	bl	8016c4c <__mcmp>
 8016c96:	1e05      	subs	r5, r0, #0
 8016c98:	d112      	bne.n	8016cc0 <__mdiff+0x3c>
 8016c9a:	4629      	mov	r1, r5
 8016c9c:	4630      	mov	r0, r6
 8016c9e:	f7ff fd63 	bl	8016768 <_Balloc>
 8016ca2:	4602      	mov	r2, r0
 8016ca4:	b928      	cbnz	r0, 8016cb2 <__mdiff+0x2e>
 8016ca6:	4b3f      	ldr	r3, [pc, #252]	@ (8016da4 <__mdiff+0x120>)
 8016ca8:	f240 2137 	movw	r1, #567	@ 0x237
 8016cac:	483e      	ldr	r0, [pc, #248]	@ (8016da8 <__mdiff+0x124>)
 8016cae:	f000 f991 	bl	8016fd4 <__assert_func>
 8016cb2:	2301      	movs	r3, #1
 8016cb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016cb8:	4610      	mov	r0, r2
 8016cba:	b003      	add	sp, #12
 8016cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cc0:	bfbc      	itt	lt
 8016cc2:	464b      	movlt	r3, r9
 8016cc4:	46a1      	movlt	r9, r4
 8016cc6:	4630      	mov	r0, r6
 8016cc8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016ccc:	bfba      	itte	lt
 8016cce:	461c      	movlt	r4, r3
 8016cd0:	2501      	movlt	r5, #1
 8016cd2:	2500      	movge	r5, #0
 8016cd4:	f7ff fd48 	bl	8016768 <_Balloc>
 8016cd8:	4602      	mov	r2, r0
 8016cda:	b918      	cbnz	r0, 8016ce4 <__mdiff+0x60>
 8016cdc:	4b31      	ldr	r3, [pc, #196]	@ (8016da4 <__mdiff+0x120>)
 8016cde:	f240 2145 	movw	r1, #581	@ 0x245
 8016ce2:	e7e3      	b.n	8016cac <__mdiff+0x28>
 8016ce4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016ce8:	6926      	ldr	r6, [r4, #16]
 8016cea:	60c5      	str	r5, [r0, #12]
 8016cec:	f109 0310 	add.w	r3, r9, #16
 8016cf0:	f109 0514 	add.w	r5, r9, #20
 8016cf4:	f104 0e14 	add.w	lr, r4, #20
 8016cf8:	f100 0b14 	add.w	fp, r0, #20
 8016cfc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016d00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016d04:	9301      	str	r3, [sp, #4]
 8016d06:	46d9      	mov	r9, fp
 8016d08:	f04f 0c00 	mov.w	ip, #0
 8016d0c:	9b01      	ldr	r3, [sp, #4]
 8016d0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016d12:	f853 af04 	ldr.w	sl, [r3, #4]!
 8016d16:	9301      	str	r3, [sp, #4]
 8016d18:	fa1f f38a 	uxth.w	r3, sl
 8016d1c:	4619      	mov	r1, r3
 8016d1e:	b283      	uxth	r3, r0
 8016d20:	1acb      	subs	r3, r1, r3
 8016d22:	0c00      	lsrs	r0, r0, #16
 8016d24:	4463      	add	r3, ip
 8016d26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016d2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016d2e:	b29b      	uxth	r3, r3
 8016d30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016d34:	4576      	cmp	r6, lr
 8016d36:	f849 3b04 	str.w	r3, [r9], #4
 8016d3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016d3e:	d8e5      	bhi.n	8016d0c <__mdiff+0x88>
 8016d40:	1b33      	subs	r3, r6, r4
 8016d42:	3b15      	subs	r3, #21
 8016d44:	f023 0303 	bic.w	r3, r3, #3
 8016d48:	3415      	adds	r4, #21
 8016d4a:	3304      	adds	r3, #4
 8016d4c:	42a6      	cmp	r6, r4
 8016d4e:	bf38      	it	cc
 8016d50:	2304      	movcc	r3, #4
 8016d52:	441d      	add	r5, r3
 8016d54:	445b      	add	r3, fp
 8016d56:	461e      	mov	r6, r3
 8016d58:	462c      	mov	r4, r5
 8016d5a:	4544      	cmp	r4, r8
 8016d5c:	d30e      	bcc.n	8016d7c <__mdiff+0xf8>
 8016d5e:	f108 0103 	add.w	r1, r8, #3
 8016d62:	1b49      	subs	r1, r1, r5
 8016d64:	f021 0103 	bic.w	r1, r1, #3
 8016d68:	3d03      	subs	r5, #3
 8016d6a:	45a8      	cmp	r8, r5
 8016d6c:	bf38      	it	cc
 8016d6e:	2100      	movcc	r1, #0
 8016d70:	440b      	add	r3, r1
 8016d72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016d76:	b191      	cbz	r1, 8016d9e <__mdiff+0x11a>
 8016d78:	6117      	str	r7, [r2, #16]
 8016d7a:	e79d      	b.n	8016cb8 <__mdiff+0x34>
 8016d7c:	f854 1b04 	ldr.w	r1, [r4], #4
 8016d80:	46e6      	mov	lr, ip
 8016d82:	0c08      	lsrs	r0, r1, #16
 8016d84:	fa1c fc81 	uxtah	ip, ip, r1
 8016d88:	4471      	add	r1, lr
 8016d8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8016d8e:	b289      	uxth	r1, r1
 8016d90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016d94:	f846 1b04 	str.w	r1, [r6], #4
 8016d98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016d9c:	e7dd      	b.n	8016d5a <__mdiff+0xd6>
 8016d9e:	3f01      	subs	r7, #1
 8016da0:	e7e7      	b.n	8016d72 <__mdiff+0xee>
 8016da2:	bf00      	nop
 8016da4:	080179dc 	.word	0x080179dc
 8016da8:	080179ed 	.word	0x080179ed

08016dac <__d2b>:
 8016dac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016db0:	460f      	mov	r7, r1
 8016db2:	2101      	movs	r1, #1
 8016db4:	ec59 8b10 	vmov	r8, r9, d0
 8016db8:	4616      	mov	r6, r2
 8016dba:	f7ff fcd5 	bl	8016768 <_Balloc>
 8016dbe:	4604      	mov	r4, r0
 8016dc0:	b930      	cbnz	r0, 8016dd0 <__d2b+0x24>
 8016dc2:	4602      	mov	r2, r0
 8016dc4:	4b23      	ldr	r3, [pc, #140]	@ (8016e54 <__d2b+0xa8>)
 8016dc6:	4824      	ldr	r0, [pc, #144]	@ (8016e58 <__d2b+0xac>)
 8016dc8:	f240 310f 	movw	r1, #783	@ 0x30f
 8016dcc:	f000 f902 	bl	8016fd4 <__assert_func>
 8016dd0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016dd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016dd8:	b10d      	cbz	r5, 8016dde <__d2b+0x32>
 8016dda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016dde:	9301      	str	r3, [sp, #4]
 8016de0:	f1b8 0300 	subs.w	r3, r8, #0
 8016de4:	d023      	beq.n	8016e2e <__d2b+0x82>
 8016de6:	4668      	mov	r0, sp
 8016de8:	9300      	str	r3, [sp, #0]
 8016dea:	f7ff fd84 	bl	80168f6 <__lo0bits>
 8016dee:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016df2:	b1d0      	cbz	r0, 8016e2a <__d2b+0x7e>
 8016df4:	f1c0 0320 	rsb	r3, r0, #32
 8016df8:	fa02 f303 	lsl.w	r3, r2, r3
 8016dfc:	430b      	orrs	r3, r1
 8016dfe:	40c2      	lsrs	r2, r0
 8016e00:	6163      	str	r3, [r4, #20]
 8016e02:	9201      	str	r2, [sp, #4]
 8016e04:	9b01      	ldr	r3, [sp, #4]
 8016e06:	61a3      	str	r3, [r4, #24]
 8016e08:	2b00      	cmp	r3, #0
 8016e0a:	bf0c      	ite	eq
 8016e0c:	2201      	moveq	r2, #1
 8016e0e:	2202      	movne	r2, #2
 8016e10:	6122      	str	r2, [r4, #16]
 8016e12:	b1a5      	cbz	r5, 8016e3e <__d2b+0x92>
 8016e14:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016e18:	4405      	add	r5, r0
 8016e1a:	603d      	str	r5, [r7, #0]
 8016e1c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016e20:	6030      	str	r0, [r6, #0]
 8016e22:	4620      	mov	r0, r4
 8016e24:	b003      	add	sp, #12
 8016e26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016e2a:	6161      	str	r1, [r4, #20]
 8016e2c:	e7ea      	b.n	8016e04 <__d2b+0x58>
 8016e2e:	a801      	add	r0, sp, #4
 8016e30:	f7ff fd61 	bl	80168f6 <__lo0bits>
 8016e34:	9b01      	ldr	r3, [sp, #4]
 8016e36:	6163      	str	r3, [r4, #20]
 8016e38:	3020      	adds	r0, #32
 8016e3a:	2201      	movs	r2, #1
 8016e3c:	e7e8      	b.n	8016e10 <__d2b+0x64>
 8016e3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016e42:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8016e46:	6038      	str	r0, [r7, #0]
 8016e48:	6918      	ldr	r0, [r3, #16]
 8016e4a:	f7ff fd35 	bl	80168b8 <__hi0bits>
 8016e4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016e52:	e7e5      	b.n	8016e20 <__d2b+0x74>
 8016e54:	080179dc 	.word	0x080179dc
 8016e58:	080179ed 	.word	0x080179ed

08016e5c <__sflush_r>:
 8016e5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e64:	0716      	lsls	r6, r2, #28
 8016e66:	4605      	mov	r5, r0
 8016e68:	460c      	mov	r4, r1
 8016e6a:	d454      	bmi.n	8016f16 <__sflush_r+0xba>
 8016e6c:	684b      	ldr	r3, [r1, #4]
 8016e6e:	2b00      	cmp	r3, #0
 8016e70:	dc02      	bgt.n	8016e78 <__sflush_r+0x1c>
 8016e72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016e74:	2b00      	cmp	r3, #0
 8016e76:	dd48      	ble.n	8016f0a <__sflush_r+0xae>
 8016e78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016e7a:	2e00      	cmp	r6, #0
 8016e7c:	d045      	beq.n	8016f0a <__sflush_r+0xae>
 8016e7e:	2300      	movs	r3, #0
 8016e80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016e84:	682f      	ldr	r7, [r5, #0]
 8016e86:	6a21      	ldr	r1, [r4, #32]
 8016e88:	602b      	str	r3, [r5, #0]
 8016e8a:	d030      	beq.n	8016eee <__sflush_r+0x92>
 8016e8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016e8e:	89a3      	ldrh	r3, [r4, #12]
 8016e90:	0759      	lsls	r1, r3, #29
 8016e92:	d505      	bpl.n	8016ea0 <__sflush_r+0x44>
 8016e94:	6863      	ldr	r3, [r4, #4]
 8016e96:	1ad2      	subs	r2, r2, r3
 8016e98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016e9a:	b10b      	cbz	r3, 8016ea0 <__sflush_r+0x44>
 8016e9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016e9e:	1ad2      	subs	r2, r2, r3
 8016ea0:	2300      	movs	r3, #0
 8016ea2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016ea4:	6a21      	ldr	r1, [r4, #32]
 8016ea6:	4628      	mov	r0, r5
 8016ea8:	47b0      	blx	r6
 8016eaa:	1c43      	adds	r3, r0, #1
 8016eac:	89a3      	ldrh	r3, [r4, #12]
 8016eae:	d106      	bne.n	8016ebe <__sflush_r+0x62>
 8016eb0:	6829      	ldr	r1, [r5, #0]
 8016eb2:	291d      	cmp	r1, #29
 8016eb4:	d82b      	bhi.n	8016f0e <__sflush_r+0xb2>
 8016eb6:	4a2a      	ldr	r2, [pc, #168]	@ (8016f60 <__sflush_r+0x104>)
 8016eb8:	40ca      	lsrs	r2, r1
 8016eba:	07d6      	lsls	r6, r2, #31
 8016ebc:	d527      	bpl.n	8016f0e <__sflush_r+0xb2>
 8016ebe:	2200      	movs	r2, #0
 8016ec0:	6062      	str	r2, [r4, #4]
 8016ec2:	04d9      	lsls	r1, r3, #19
 8016ec4:	6922      	ldr	r2, [r4, #16]
 8016ec6:	6022      	str	r2, [r4, #0]
 8016ec8:	d504      	bpl.n	8016ed4 <__sflush_r+0x78>
 8016eca:	1c42      	adds	r2, r0, #1
 8016ecc:	d101      	bne.n	8016ed2 <__sflush_r+0x76>
 8016ece:	682b      	ldr	r3, [r5, #0]
 8016ed0:	b903      	cbnz	r3, 8016ed4 <__sflush_r+0x78>
 8016ed2:	6560      	str	r0, [r4, #84]	@ 0x54
 8016ed4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016ed6:	602f      	str	r7, [r5, #0]
 8016ed8:	b1b9      	cbz	r1, 8016f0a <__sflush_r+0xae>
 8016eda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016ede:	4299      	cmp	r1, r3
 8016ee0:	d002      	beq.n	8016ee8 <__sflush_r+0x8c>
 8016ee2:	4628      	mov	r0, r5
 8016ee4:	f7ff fb40 	bl	8016568 <_free_r>
 8016ee8:	2300      	movs	r3, #0
 8016eea:	6363      	str	r3, [r4, #52]	@ 0x34
 8016eec:	e00d      	b.n	8016f0a <__sflush_r+0xae>
 8016eee:	2301      	movs	r3, #1
 8016ef0:	4628      	mov	r0, r5
 8016ef2:	47b0      	blx	r6
 8016ef4:	4602      	mov	r2, r0
 8016ef6:	1c50      	adds	r0, r2, #1
 8016ef8:	d1c9      	bne.n	8016e8e <__sflush_r+0x32>
 8016efa:	682b      	ldr	r3, [r5, #0]
 8016efc:	2b00      	cmp	r3, #0
 8016efe:	d0c6      	beq.n	8016e8e <__sflush_r+0x32>
 8016f00:	2b1d      	cmp	r3, #29
 8016f02:	d001      	beq.n	8016f08 <__sflush_r+0xac>
 8016f04:	2b16      	cmp	r3, #22
 8016f06:	d11e      	bne.n	8016f46 <__sflush_r+0xea>
 8016f08:	602f      	str	r7, [r5, #0]
 8016f0a:	2000      	movs	r0, #0
 8016f0c:	e022      	b.n	8016f54 <__sflush_r+0xf8>
 8016f0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f12:	b21b      	sxth	r3, r3
 8016f14:	e01b      	b.n	8016f4e <__sflush_r+0xf2>
 8016f16:	690f      	ldr	r7, [r1, #16]
 8016f18:	2f00      	cmp	r7, #0
 8016f1a:	d0f6      	beq.n	8016f0a <__sflush_r+0xae>
 8016f1c:	0793      	lsls	r3, r2, #30
 8016f1e:	680e      	ldr	r6, [r1, #0]
 8016f20:	bf08      	it	eq
 8016f22:	694b      	ldreq	r3, [r1, #20]
 8016f24:	600f      	str	r7, [r1, #0]
 8016f26:	bf18      	it	ne
 8016f28:	2300      	movne	r3, #0
 8016f2a:	eba6 0807 	sub.w	r8, r6, r7
 8016f2e:	608b      	str	r3, [r1, #8]
 8016f30:	f1b8 0f00 	cmp.w	r8, #0
 8016f34:	dde9      	ble.n	8016f0a <__sflush_r+0xae>
 8016f36:	6a21      	ldr	r1, [r4, #32]
 8016f38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016f3a:	4643      	mov	r3, r8
 8016f3c:	463a      	mov	r2, r7
 8016f3e:	4628      	mov	r0, r5
 8016f40:	47b0      	blx	r6
 8016f42:	2800      	cmp	r0, #0
 8016f44:	dc08      	bgt.n	8016f58 <__sflush_r+0xfc>
 8016f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f4e:	81a3      	strh	r3, [r4, #12]
 8016f50:	f04f 30ff 	mov.w	r0, #4294967295
 8016f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f58:	4407      	add	r7, r0
 8016f5a:	eba8 0800 	sub.w	r8, r8, r0
 8016f5e:	e7e7      	b.n	8016f30 <__sflush_r+0xd4>
 8016f60:	20400001 	.word	0x20400001

08016f64 <_fflush_r>:
 8016f64:	b538      	push	{r3, r4, r5, lr}
 8016f66:	690b      	ldr	r3, [r1, #16]
 8016f68:	4605      	mov	r5, r0
 8016f6a:	460c      	mov	r4, r1
 8016f6c:	b913      	cbnz	r3, 8016f74 <_fflush_r+0x10>
 8016f6e:	2500      	movs	r5, #0
 8016f70:	4628      	mov	r0, r5
 8016f72:	bd38      	pop	{r3, r4, r5, pc}
 8016f74:	b118      	cbz	r0, 8016f7e <_fflush_r+0x1a>
 8016f76:	6a03      	ldr	r3, [r0, #32]
 8016f78:	b90b      	cbnz	r3, 8016f7e <_fflush_r+0x1a>
 8016f7a:	f7fe fb37 	bl	80155ec <__sinit>
 8016f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016f82:	2b00      	cmp	r3, #0
 8016f84:	d0f3      	beq.n	8016f6e <_fflush_r+0xa>
 8016f86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016f88:	07d0      	lsls	r0, r2, #31
 8016f8a:	d404      	bmi.n	8016f96 <_fflush_r+0x32>
 8016f8c:	0599      	lsls	r1, r3, #22
 8016f8e:	d402      	bmi.n	8016f96 <_fflush_r+0x32>
 8016f90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016f92:	f7fe fc80 	bl	8015896 <__retarget_lock_acquire_recursive>
 8016f96:	4628      	mov	r0, r5
 8016f98:	4621      	mov	r1, r4
 8016f9a:	f7ff ff5f 	bl	8016e5c <__sflush_r>
 8016f9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016fa0:	07da      	lsls	r2, r3, #31
 8016fa2:	4605      	mov	r5, r0
 8016fa4:	d4e4      	bmi.n	8016f70 <_fflush_r+0xc>
 8016fa6:	89a3      	ldrh	r3, [r4, #12]
 8016fa8:	059b      	lsls	r3, r3, #22
 8016faa:	d4e1      	bmi.n	8016f70 <_fflush_r+0xc>
 8016fac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016fae:	f7fe fc73 	bl	8015898 <__retarget_lock_release_recursive>
 8016fb2:	e7dd      	b.n	8016f70 <_fflush_r+0xc>

08016fb4 <_sbrk_r>:
 8016fb4:	b538      	push	{r3, r4, r5, lr}
 8016fb6:	4d06      	ldr	r5, [pc, #24]	@ (8016fd0 <_sbrk_r+0x1c>)
 8016fb8:	2300      	movs	r3, #0
 8016fba:	4604      	mov	r4, r0
 8016fbc:	4608      	mov	r0, r1
 8016fbe:	602b      	str	r3, [r5, #0]
 8016fc0:	f7f1 fca4 	bl	800890c <_sbrk>
 8016fc4:	1c43      	adds	r3, r0, #1
 8016fc6:	d102      	bne.n	8016fce <_sbrk_r+0x1a>
 8016fc8:	682b      	ldr	r3, [r5, #0]
 8016fca:	b103      	cbz	r3, 8016fce <_sbrk_r+0x1a>
 8016fcc:	6023      	str	r3, [r4, #0]
 8016fce:	bd38      	pop	{r3, r4, r5, pc}
 8016fd0:	20006e88 	.word	0x20006e88

08016fd4 <__assert_func>:
 8016fd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016fd6:	4614      	mov	r4, r2
 8016fd8:	461a      	mov	r2, r3
 8016fda:	4b09      	ldr	r3, [pc, #36]	@ (8017000 <__assert_func+0x2c>)
 8016fdc:	681b      	ldr	r3, [r3, #0]
 8016fde:	4605      	mov	r5, r0
 8016fe0:	68d8      	ldr	r0, [r3, #12]
 8016fe2:	b14c      	cbz	r4, 8016ff8 <__assert_func+0x24>
 8016fe4:	4b07      	ldr	r3, [pc, #28]	@ (8017004 <__assert_func+0x30>)
 8016fe6:	9100      	str	r1, [sp, #0]
 8016fe8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016fec:	4906      	ldr	r1, [pc, #24]	@ (8017008 <__assert_func+0x34>)
 8016fee:	462b      	mov	r3, r5
 8016ff0:	f000 f842 	bl	8017078 <fiprintf>
 8016ff4:	f000 f852 	bl	801709c <abort>
 8016ff8:	4b04      	ldr	r3, [pc, #16]	@ (801700c <__assert_func+0x38>)
 8016ffa:	461c      	mov	r4, r3
 8016ffc:	e7f3      	b.n	8016fe6 <__assert_func+0x12>
 8016ffe:	bf00      	nop
 8017000:	2000006c 	.word	0x2000006c
 8017004:	08017a50 	.word	0x08017a50
 8017008:	08017a5d 	.word	0x08017a5d
 801700c:	08017a8b 	.word	0x08017a8b

08017010 <_calloc_r>:
 8017010:	b570      	push	{r4, r5, r6, lr}
 8017012:	fba1 5402 	umull	r5, r4, r1, r2
 8017016:	b934      	cbnz	r4, 8017026 <_calloc_r+0x16>
 8017018:	4629      	mov	r1, r5
 801701a:	f7ff fb19 	bl	8016650 <_malloc_r>
 801701e:	4606      	mov	r6, r0
 8017020:	b928      	cbnz	r0, 801702e <_calloc_r+0x1e>
 8017022:	4630      	mov	r0, r6
 8017024:	bd70      	pop	{r4, r5, r6, pc}
 8017026:	220c      	movs	r2, #12
 8017028:	6002      	str	r2, [r0, #0]
 801702a:	2600      	movs	r6, #0
 801702c:	e7f9      	b.n	8017022 <_calloc_r+0x12>
 801702e:	462a      	mov	r2, r5
 8017030:	4621      	mov	r1, r4
 8017032:	f7fe fb54 	bl	80156de <memset>
 8017036:	e7f4      	b.n	8017022 <_calloc_r+0x12>

08017038 <__ascii_mbtowc>:
 8017038:	b082      	sub	sp, #8
 801703a:	b901      	cbnz	r1, 801703e <__ascii_mbtowc+0x6>
 801703c:	a901      	add	r1, sp, #4
 801703e:	b142      	cbz	r2, 8017052 <__ascii_mbtowc+0x1a>
 8017040:	b14b      	cbz	r3, 8017056 <__ascii_mbtowc+0x1e>
 8017042:	7813      	ldrb	r3, [r2, #0]
 8017044:	600b      	str	r3, [r1, #0]
 8017046:	7812      	ldrb	r2, [r2, #0]
 8017048:	1e10      	subs	r0, r2, #0
 801704a:	bf18      	it	ne
 801704c:	2001      	movne	r0, #1
 801704e:	b002      	add	sp, #8
 8017050:	4770      	bx	lr
 8017052:	4610      	mov	r0, r2
 8017054:	e7fb      	b.n	801704e <__ascii_mbtowc+0x16>
 8017056:	f06f 0001 	mvn.w	r0, #1
 801705a:	e7f8      	b.n	801704e <__ascii_mbtowc+0x16>

0801705c <__ascii_wctomb>:
 801705c:	4603      	mov	r3, r0
 801705e:	4608      	mov	r0, r1
 8017060:	b141      	cbz	r1, 8017074 <__ascii_wctomb+0x18>
 8017062:	2aff      	cmp	r2, #255	@ 0xff
 8017064:	d904      	bls.n	8017070 <__ascii_wctomb+0x14>
 8017066:	228a      	movs	r2, #138	@ 0x8a
 8017068:	601a      	str	r2, [r3, #0]
 801706a:	f04f 30ff 	mov.w	r0, #4294967295
 801706e:	4770      	bx	lr
 8017070:	700a      	strb	r2, [r1, #0]
 8017072:	2001      	movs	r0, #1
 8017074:	4770      	bx	lr
	...

08017078 <fiprintf>:
 8017078:	b40e      	push	{r1, r2, r3}
 801707a:	b503      	push	{r0, r1, lr}
 801707c:	4601      	mov	r1, r0
 801707e:	ab03      	add	r3, sp, #12
 8017080:	4805      	ldr	r0, [pc, #20]	@ (8017098 <fiprintf+0x20>)
 8017082:	f853 2b04 	ldr.w	r2, [r3], #4
 8017086:	6800      	ldr	r0, [r0, #0]
 8017088:	9301      	str	r3, [sp, #4]
 801708a:	f000 f837 	bl	80170fc <_vfiprintf_r>
 801708e:	b002      	add	sp, #8
 8017090:	f85d eb04 	ldr.w	lr, [sp], #4
 8017094:	b003      	add	sp, #12
 8017096:	4770      	bx	lr
 8017098:	2000006c 	.word	0x2000006c

0801709c <abort>:
 801709c:	b508      	push	{r3, lr}
 801709e:	2006      	movs	r0, #6
 80170a0:	f000 fa00 	bl	80174a4 <raise>
 80170a4:	2001      	movs	r0, #1
 80170a6:	f7f1 fbb9 	bl	800881c <_exit>

080170aa <__sfputc_r>:
 80170aa:	6893      	ldr	r3, [r2, #8]
 80170ac:	3b01      	subs	r3, #1
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	b410      	push	{r4}
 80170b2:	6093      	str	r3, [r2, #8]
 80170b4:	da08      	bge.n	80170c8 <__sfputc_r+0x1e>
 80170b6:	6994      	ldr	r4, [r2, #24]
 80170b8:	42a3      	cmp	r3, r4
 80170ba:	db01      	blt.n	80170c0 <__sfputc_r+0x16>
 80170bc:	290a      	cmp	r1, #10
 80170be:	d103      	bne.n	80170c8 <__sfputc_r+0x1e>
 80170c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80170c4:	f000 b932 	b.w	801732c <__swbuf_r>
 80170c8:	6813      	ldr	r3, [r2, #0]
 80170ca:	1c58      	adds	r0, r3, #1
 80170cc:	6010      	str	r0, [r2, #0]
 80170ce:	7019      	strb	r1, [r3, #0]
 80170d0:	4608      	mov	r0, r1
 80170d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80170d6:	4770      	bx	lr

080170d8 <__sfputs_r>:
 80170d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170da:	4606      	mov	r6, r0
 80170dc:	460f      	mov	r7, r1
 80170de:	4614      	mov	r4, r2
 80170e0:	18d5      	adds	r5, r2, r3
 80170e2:	42ac      	cmp	r4, r5
 80170e4:	d101      	bne.n	80170ea <__sfputs_r+0x12>
 80170e6:	2000      	movs	r0, #0
 80170e8:	e007      	b.n	80170fa <__sfputs_r+0x22>
 80170ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80170ee:	463a      	mov	r2, r7
 80170f0:	4630      	mov	r0, r6
 80170f2:	f7ff ffda 	bl	80170aa <__sfputc_r>
 80170f6:	1c43      	adds	r3, r0, #1
 80170f8:	d1f3      	bne.n	80170e2 <__sfputs_r+0xa>
 80170fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080170fc <_vfiprintf_r>:
 80170fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017100:	460d      	mov	r5, r1
 8017102:	b09d      	sub	sp, #116	@ 0x74
 8017104:	4614      	mov	r4, r2
 8017106:	4698      	mov	r8, r3
 8017108:	4606      	mov	r6, r0
 801710a:	b118      	cbz	r0, 8017114 <_vfiprintf_r+0x18>
 801710c:	6a03      	ldr	r3, [r0, #32]
 801710e:	b90b      	cbnz	r3, 8017114 <_vfiprintf_r+0x18>
 8017110:	f7fe fa6c 	bl	80155ec <__sinit>
 8017114:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017116:	07d9      	lsls	r1, r3, #31
 8017118:	d405      	bmi.n	8017126 <_vfiprintf_r+0x2a>
 801711a:	89ab      	ldrh	r3, [r5, #12]
 801711c:	059a      	lsls	r2, r3, #22
 801711e:	d402      	bmi.n	8017126 <_vfiprintf_r+0x2a>
 8017120:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017122:	f7fe fbb8 	bl	8015896 <__retarget_lock_acquire_recursive>
 8017126:	89ab      	ldrh	r3, [r5, #12]
 8017128:	071b      	lsls	r3, r3, #28
 801712a:	d501      	bpl.n	8017130 <_vfiprintf_r+0x34>
 801712c:	692b      	ldr	r3, [r5, #16]
 801712e:	b99b      	cbnz	r3, 8017158 <_vfiprintf_r+0x5c>
 8017130:	4629      	mov	r1, r5
 8017132:	4630      	mov	r0, r6
 8017134:	f000 f938 	bl	80173a8 <__swsetup_r>
 8017138:	b170      	cbz	r0, 8017158 <_vfiprintf_r+0x5c>
 801713a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801713c:	07dc      	lsls	r4, r3, #31
 801713e:	d504      	bpl.n	801714a <_vfiprintf_r+0x4e>
 8017140:	f04f 30ff 	mov.w	r0, #4294967295
 8017144:	b01d      	add	sp, #116	@ 0x74
 8017146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801714a:	89ab      	ldrh	r3, [r5, #12]
 801714c:	0598      	lsls	r0, r3, #22
 801714e:	d4f7      	bmi.n	8017140 <_vfiprintf_r+0x44>
 8017150:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017152:	f7fe fba1 	bl	8015898 <__retarget_lock_release_recursive>
 8017156:	e7f3      	b.n	8017140 <_vfiprintf_r+0x44>
 8017158:	2300      	movs	r3, #0
 801715a:	9309      	str	r3, [sp, #36]	@ 0x24
 801715c:	2320      	movs	r3, #32
 801715e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017162:	f8cd 800c 	str.w	r8, [sp, #12]
 8017166:	2330      	movs	r3, #48	@ 0x30
 8017168:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017318 <_vfiprintf_r+0x21c>
 801716c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017170:	f04f 0901 	mov.w	r9, #1
 8017174:	4623      	mov	r3, r4
 8017176:	469a      	mov	sl, r3
 8017178:	f813 2b01 	ldrb.w	r2, [r3], #1
 801717c:	b10a      	cbz	r2, 8017182 <_vfiprintf_r+0x86>
 801717e:	2a25      	cmp	r2, #37	@ 0x25
 8017180:	d1f9      	bne.n	8017176 <_vfiprintf_r+0x7a>
 8017182:	ebba 0b04 	subs.w	fp, sl, r4
 8017186:	d00b      	beq.n	80171a0 <_vfiprintf_r+0xa4>
 8017188:	465b      	mov	r3, fp
 801718a:	4622      	mov	r2, r4
 801718c:	4629      	mov	r1, r5
 801718e:	4630      	mov	r0, r6
 8017190:	f7ff ffa2 	bl	80170d8 <__sfputs_r>
 8017194:	3001      	adds	r0, #1
 8017196:	f000 80a7 	beq.w	80172e8 <_vfiprintf_r+0x1ec>
 801719a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801719c:	445a      	add	r2, fp
 801719e:	9209      	str	r2, [sp, #36]	@ 0x24
 80171a0:	f89a 3000 	ldrb.w	r3, [sl]
 80171a4:	2b00      	cmp	r3, #0
 80171a6:	f000 809f 	beq.w	80172e8 <_vfiprintf_r+0x1ec>
 80171aa:	2300      	movs	r3, #0
 80171ac:	f04f 32ff 	mov.w	r2, #4294967295
 80171b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80171b4:	f10a 0a01 	add.w	sl, sl, #1
 80171b8:	9304      	str	r3, [sp, #16]
 80171ba:	9307      	str	r3, [sp, #28]
 80171bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80171c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80171c2:	4654      	mov	r4, sl
 80171c4:	2205      	movs	r2, #5
 80171c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80171ca:	4853      	ldr	r0, [pc, #332]	@ (8017318 <_vfiprintf_r+0x21c>)
 80171cc:	f7e9 f828 	bl	8000220 <memchr>
 80171d0:	9a04      	ldr	r2, [sp, #16]
 80171d2:	b9d8      	cbnz	r0, 801720c <_vfiprintf_r+0x110>
 80171d4:	06d1      	lsls	r1, r2, #27
 80171d6:	bf44      	itt	mi
 80171d8:	2320      	movmi	r3, #32
 80171da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80171de:	0713      	lsls	r3, r2, #28
 80171e0:	bf44      	itt	mi
 80171e2:	232b      	movmi	r3, #43	@ 0x2b
 80171e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80171e8:	f89a 3000 	ldrb.w	r3, [sl]
 80171ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80171ee:	d015      	beq.n	801721c <_vfiprintf_r+0x120>
 80171f0:	9a07      	ldr	r2, [sp, #28]
 80171f2:	4654      	mov	r4, sl
 80171f4:	2000      	movs	r0, #0
 80171f6:	f04f 0c0a 	mov.w	ip, #10
 80171fa:	4621      	mov	r1, r4
 80171fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017200:	3b30      	subs	r3, #48	@ 0x30
 8017202:	2b09      	cmp	r3, #9
 8017204:	d94b      	bls.n	801729e <_vfiprintf_r+0x1a2>
 8017206:	b1b0      	cbz	r0, 8017236 <_vfiprintf_r+0x13a>
 8017208:	9207      	str	r2, [sp, #28]
 801720a:	e014      	b.n	8017236 <_vfiprintf_r+0x13a>
 801720c:	eba0 0308 	sub.w	r3, r0, r8
 8017210:	fa09 f303 	lsl.w	r3, r9, r3
 8017214:	4313      	orrs	r3, r2
 8017216:	9304      	str	r3, [sp, #16]
 8017218:	46a2      	mov	sl, r4
 801721a:	e7d2      	b.n	80171c2 <_vfiprintf_r+0xc6>
 801721c:	9b03      	ldr	r3, [sp, #12]
 801721e:	1d19      	adds	r1, r3, #4
 8017220:	681b      	ldr	r3, [r3, #0]
 8017222:	9103      	str	r1, [sp, #12]
 8017224:	2b00      	cmp	r3, #0
 8017226:	bfbb      	ittet	lt
 8017228:	425b      	neglt	r3, r3
 801722a:	f042 0202 	orrlt.w	r2, r2, #2
 801722e:	9307      	strge	r3, [sp, #28]
 8017230:	9307      	strlt	r3, [sp, #28]
 8017232:	bfb8      	it	lt
 8017234:	9204      	strlt	r2, [sp, #16]
 8017236:	7823      	ldrb	r3, [r4, #0]
 8017238:	2b2e      	cmp	r3, #46	@ 0x2e
 801723a:	d10a      	bne.n	8017252 <_vfiprintf_r+0x156>
 801723c:	7863      	ldrb	r3, [r4, #1]
 801723e:	2b2a      	cmp	r3, #42	@ 0x2a
 8017240:	d132      	bne.n	80172a8 <_vfiprintf_r+0x1ac>
 8017242:	9b03      	ldr	r3, [sp, #12]
 8017244:	1d1a      	adds	r2, r3, #4
 8017246:	681b      	ldr	r3, [r3, #0]
 8017248:	9203      	str	r2, [sp, #12]
 801724a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801724e:	3402      	adds	r4, #2
 8017250:	9305      	str	r3, [sp, #20]
 8017252:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017328 <_vfiprintf_r+0x22c>
 8017256:	7821      	ldrb	r1, [r4, #0]
 8017258:	2203      	movs	r2, #3
 801725a:	4650      	mov	r0, sl
 801725c:	f7e8 ffe0 	bl	8000220 <memchr>
 8017260:	b138      	cbz	r0, 8017272 <_vfiprintf_r+0x176>
 8017262:	9b04      	ldr	r3, [sp, #16]
 8017264:	eba0 000a 	sub.w	r0, r0, sl
 8017268:	2240      	movs	r2, #64	@ 0x40
 801726a:	4082      	lsls	r2, r0
 801726c:	4313      	orrs	r3, r2
 801726e:	3401      	adds	r4, #1
 8017270:	9304      	str	r3, [sp, #16]
 8017272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017276:	4829      	ldr	r0, [pc, #164]	@ (801731c <_vfiprintf_r+0x220>)
 8017278:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801727c:	2206      	movs	r2, #6
 801727e:	f7e8 ffcf 	bl	8000220 <memchr>
 8017282:	2800      	cmp	r0, #0
 8017284:	d03f      	beq.n	8017306 <_vfiprintf_r+0x20a>
 8017286:	4b26      	ldr	r3, [pc, #152]	@ (8017320 <_vfiprintf_r+0x224>)
 8017288:	bb1b      	cbnz	r3, 80172d2 <_vfiprintf_r+0x1d6>
 801728a:	9b03      	ldr	r3, [sp, #12]
 801728c:	3307      	adds	r3, #7
 801728e:	f023 0307 	bic.w	r3, r3, #7
 8017292:	3308      	adds	r3, #8
 8017294:	9303      	str	r3, [sp, #12]
 8017296:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017298:	443b      	add	r3, r7
 801729a:	9309      	str	r3, [sp, #36]	@ 0x24
 801729c:	e76a      	b.n	8017174 <_vfiprintf_r+0x78>
 801729e:	fb0c 3202 	mla	r2, ip, r2, r3
 80172a2:	460c      	mov	r4, r1
 80172a4:	2001      	movs	r0, #1
 80172a6:	e7a8      	b.n	80171fa <_vfiprintf_r+0xfe>
 80172a8:	2300      	movs	r3, #0
 80172aa:	3401      	adds	r4, #1
 80172ac:	9305      	str	r3, [sp, #20]
 80172ae:	4619      	mov	r1, r3
 80172b0:	f04f 0c0a 	mov.w	ip, #10
 80172b4:	4620      	mov	r0, r4
 80172b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80172ba:	3a30      	subs	r2, #48	@ 0x30
 80172bc:	2a09      	cmp	r2, #9
 80172be:	d903      	bls.n	80172c8 <_vfiprintf_r+0x1cc>
 80172c0:	2b00      	cmp	r3, #0
 80172c2:	d0c6      	beq.n	8017252 <_vfiprintf_r+0x156>
 80172c4:	9105      	str	r1, [sp, #20]
 80172c6:	e7c4      	b.n	8017252 <_vfiprintf_r+0x156>
 80172c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80172cc:	4604      	mov	r4, r0
 80172ce:	2301      	movs	r3, #1
 80172d0:	e7f0      	b.n	80172b4 <_vfiprintf_r+0x1b8>
 80172d2:	ab03      	add	r3, sp, #12
 80172d4:	9300      	str	r3, [sp, #0]
 80172d6:	462a      	mov	r2, r5
 80172d8:	4b12      	ldr	r3, [pc, #72]	@ (8017324 <_vfiprintf_r+0x228>)
 80172da:	a904      	add	r1, sp, #16
 80172dc:	4630      	mov	r0, r6
 80172de:	f7fd fd43 	bl	8014d68 <_printf_float>
 80172e2:	4607      	mov	r7, r0
 80172e4:	1c78      	adds	r0, r7, #1
 80172e6:	d1d6      	bne.n	8017296 <_vfiprintf_r+0x19a>
 80172e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80172ea:	07d9      	lsls	r1, r3, #31
 80172ec:	d405      	bmi.n	80172fa <_vfiprintf_r+0x1fe>
 80172ee:	89ab      	ldrh	r3, [r5, #12]
 80172f0:	059a      	lsls	r2, r3, #22
 80172f2:	d402      	bmi.n	80172fa <_vfiprintf_r+0x1fe>
 80172f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80172f6:	f7fe facf 	bl	8015898 <__retarget_lock_release_recursive>
 80172fa:	89ab      	ldrh	r3, [r5, #12]
 80172fc:	065b      	lsls	r3, r3, #25
 80172fe:	f53f af1f 	bmi.w	8017140 <_vfiprintf_r+0x44>
 8017302:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017304:	e71e      	b.n	8017144 <_vfiprintf_r+0x48>
 8017306:	ab03      	add	r3, sp, #12
 8017308:	9300      	str	r3, [sp, #0]
 801730a:	462a      	mov	r2, r5
 801730c:	4b05      	ldr	r3, [pc, #20]	@ (8017324 <_vfiprintf_r+0x228>)
 801730e:	a904      	add	r1, sp, #16
 8017310:	4630      	mov	r0, r6
 8017312:	f7fd ffc1 	bl	8015298 <_printf_i>
 8017316:	e7e4      	b.n	80172e2 <_vfiprintf_r+0x1e6>
 8017318:	08017a8c 	.word	0x08017a8c
 801731c:	08017a96 	.word	0x08017a96
 8017320:	08014d69 	.word	0x08014d69
 8017324:	080170d9 	.word	0x080170d9
 8017328:	08017a92 	.word	0x08017a92

0801732c <__swbuf_r>:
 801732c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801732e:	460e      	mov	r6, r1
 8017330:	4614      	mov	r4, r2
 8017332:	4605      	mov	r5, r0
 8017334:	b118      	cbz	r0, 801733e <__swbuf_r+0x12>
 8017336:	6a03      	ldr	r3, [r0, #32]
 8017338:	b90b      	cbnz	r3, 801733e <__swbuf_r+0x12>
 801733a:	f7fe f957 	bl	80155ec <__sinit>
 801733e:	69a3      	ldr	r3, [r4, #24]
 8017340:	60a3      	str	r3, [r4, #8]
 8017342:	89a3      	ldrh	r3, [r4, #12]
 8017344:	071a      	lsls	r2, r3, #28
 8017346:	d501      	bpl.n	801734c <__swbuf_r+0x20>
 8017348:	6923      	ldr	r3, [r4, #16]
 801734a:	b943      	cbnz	r3, 801735e <__swbuf_r+0x32>
 801734c:	4621      	mov	r1, r4
 801734e:	4628      	mov	r0, r5
 8017350:	f000 f82a 	bl	80173a8 <__swsetup_r>
 8017354:	b118      	cbz	r0, 801735e <__swbuf_r+0x32>
 8017356:	f04f 37ff 	mov.w	r7, #4294967295
 801735a:	4638      	mov	r0, r7
 801735c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801735e:	6823      	ldr	r3, [r4, #0]
 8017360:	6922      	ldr	r2, [r4, #16]
 8017362:	1a98      	subs	r0, r3, r2
 8017364:	6963      	ldr	r3, [r4, #20]
 8017366:	b2f6      	uxtb	r6, r6
 8017368:	4283      	cmp	r3, r0
 801736a:	4637      	mov	r7, r6
 801736c:	dc05      	bgt.n	801737a <__swbuf_r+0x4e>
 801736e:	4621      	mov	r1, r4
 8017370:	4628      	mov	r0, r5
 8017372:	f7ff fdf7 	bl	8016f64 <_fflush_r>
 8017376:	2800      	cmp	r0, #0
 8017378:	d1ed      	bne.n	8017356 <__swbuf_r+0x2a>
 801737a:	68a3      	ldr	r3, [r4, #8]
 801737c:	3b01      	subs	r3, #1
 801737e:	60a3      	str	r3, [r4, #8]
 8017380:	6823      	ldr	r3, [r4, #0]
 8017382:	1c5a      	adds	r2, r3, #1
 8017384:	6022      	str	r2, [r4, #0]
 8017386:	701e      	strb	r6, [r3, #0]
 8017388:	6962      	ldr	r2, [r4, #20]
 801738a:	1c43      	adds	r3, r0, #1
 801738c:	429a      	cmp	r2, r3
 801738e:	d004      	beq.n	801739a <__swbuf_r+0x6e>
 8017390:	89a3      	ldrh	r3, [r4, #12]
 8017392:	07db      	lsls	r3, r3, #31
 8017394:	d5e1      	bpl.n	801735a <__swbuf_r+0x2e>
 8017396:	2e0a      	cmp	r6, #10
 8017398:	d1df      	bne.n	801735a <__swbuf_r+0x2e>
 801739a:	4621      	mov	r1, r4
 801739c:	4628      	mov	r0, r5
 801739e:	f7ff fde1 	bl	8016f64 <_fflush_r>
 80173a2:	2800      	cmp	r0, #0
 80173a4:	d0d9      	beq.n	801735a <__swbuf_r+0x2e>
 80173a6:	e7d6      	b.n	8017356 <__swbuf_r+0x2a>

080173a8 <__swsetup_r>:
 80173a8:	b538      	push	{r3, r4, r5, lr}
 80173aa:	4b29      	ldr	r3, [pc, #164]	@ (8017450 <__swsetup_r+0xa8>)
 80173ac:	4605      	mov	r5, r0
 80173ae:	6818      	ldr	r0, [r3, #0]
 80173b0:	460c      	mov	r4, r1
 80173b2:	b118      	cbz	r0, 80173bc <__swsetup_r+0x14>
 80173b4:	6a03      	ldr	r3, [r0, #32]
 80173b6:	b90b      	cbnz	r3, 80173bc <__swsetup_r+0x14>
 80173b8:	f7fe f918 	bl	80155ec <__sinit>
 80173bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80173c0:	0719      	lsls	r1, r3, #28
 80173c2:	d422      	bmi.n	801740a <__swsetup_r+0x62>
 80173c4:	06da      	lsls	r2, r3, #27
 80173c6:	d407      	bmi.n	80173d8 <__swsetup_r+0x30>
 80173c8:	2209      	movs	r2, #9
 80173ca:	602a      	str	r2, [r5, #0]
 80173cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80173d0:	81a3      	strh	r3, [r4, #12]
 80173d2:	f04f 30ff 	mov.w	r0, #4294967295
 80173d6:	e033      	b.n	8017440 <__swsetup_r+0x98>
 80173d8:	0758      	lsls	r0, r3, #29
 80173da:	d512      	bpl.n	8017402 <__swsetup_r+0x5a>
 80173dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80173de:	b141      	cbz	r1, 80173f2 <__swsetup_r+0x4a>
 80173e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80173e4:	4299      	cmp	r1, r3
 80173e6:	d002      	beq.n	80173ee <__swsetup_r+0x46>
 80173e8:	4628      	mov	r0, r5
 80173ea:	f7ff f8bd 	bl	8016568 <_free_r>
 80173ee:	2300      	movs	r3, #0
 80173f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80173f2:	89a3      	ldrh	r3, [r4, #12]
 80173f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80173f8:	81a3      	strh	r3, [r4, #12]
 80173fa:	2300      	movs	r3, #0
 80173fc:	6063      	str	r3, [r4, #4]
 80173fe:	6923      	ldr	r3, [r4, #16]
 8017400:	6023      	str	r3, [r4, #0]
 8017402:	89a3      	ldrh	r3, [r4, #12]
 8017404:	f043 0308 	orr.w	r3, r3, #8
 8017408:	81a3      	strh	r3, [r4, #12]
 801740a:	6923      	ldr	r3, [r4, #16]
 801740c:	b94b      	cbnz	r3, 8017422 <__swsetup_r+0x7a>
 801740e:	89a3      	ldrh	r3, [r4, #12]
 8017410:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8017414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017418:	d003      	beq.n	8017422 <__swsetup_r+0x7a>
 801741a:	4621      	mov	r1, r4
 801741c:	4628      	mov	r0, r5
 801741e:	f000 f883 	bl	8017528 <__smakebuf_r>
 8017422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017426:	f013 0201 	ands.w	r2, r3, #1
 801742a:	d00a      	beq.n	8017442 <__swsetup_r+0x9a>
 801742c:	2200      	movs	r2, #0
 801742e:	60a2      	str	r2, [r4, #8]
 8017430:	6962      	ldr	r2, [r4, #20]
 8017432:	4252      	negs	r2, r2
 8017434:	61a2      	str	r2, [r4, #24]
 8017436:	6922      	ldr	r2, [r4, #16]
 8017438:	b942      	cbnz	r2, 801744c <__swsetup_r+0xa4>
 801743a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801743e:	d1c5      	bne.n	80173cc <__swsetup_r+0x24>
 8017440:	bd38      	pop	{r3, r4, r5, pc}
 8017442:	0799      	lsls	r1, r3, #30
 8017444:	bf58      	it	pl
 8017446:	6962      	ldrpl	r2, [r4, #20]
 8017448:	60a2      	str	r2, [r4, #8]
 801744a:	e7f4      	b.n	8017436 <__swsetup_r+0x8e>
 801744c:	2000      	movs	r0, #0
 801744e:	e7f7      	b.n	8017440 <__swsetup_r+0x98>
 8017450:	2000006c 	.word	0x2000006c

08017454 <_raise_r>:
 8017454:	291f      	cmp	r1, #31
 8017456:	b538      	push	{r3, r4, r5, lr}
 8017458:	4605      	mov	r5, r0
 801745a:	460c      	mov	r4, r1
 801745c:	d904      	bls.n	8017468 <_raise_r+0x14>
 801745e:	2316      	movs	r3, #22
 8017460:	6003      	str	r3, [r0, #0]
 8017462:	f04f 30ff 	mov.w	r0, #4294967295
 8017466:	bd38      	pop	{r3, r4, r5, pc}
 8017468:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801746a:	b112      	cbz	r2, 8017472 <_raise_r+0x1e>
 801746c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017470:	b94b      	cbnz	r3, 8017486 <_raise_r+0x32>
 8017472:	4628      	mov	r0, r5
 8017474:	f000 f830 	bl	80174d8 <_getpid_r>
 8017478:	4622      	mov	r2, r4
 801747a:	4601      	mov	r1, r0
 801747c:	4628      	mov	r0, r5
 801747e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017482:	f000 b817 	b.w	80174b4 <_kill_r>
 8017486:	2b01      	cmp	r3, #1
 8017488:	d00a      	beq.n	80174a0 <_raise_r+0x4c>
 801748a:	1c59      	adds	r1, r3, #1
 801748c:	d103      	bne.n	8017496 <_raise_r+0x42>
 801748e:	2316      	movs	r3, #22
 8017490:	6003      	str	r3, [r0, #0]
 8017492:	2001      	movs	r0, #1
 8017494:	e7e7      	b.n	8017466 <_raise_r+0x12>
 8017496:	2100      	movs	r1, #0
 8017498:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801749c:	4620      	mov	r0, r4
 801749e:	4798      	blx	r3
 80174a0:	2000      	movs	r0, #0
 80174a2:	e7e0      	b.n	8017466 <_raise_r+0x12>

080174a4 <raise>:
 80174a4:	4b02      	ldr	r3, [pc, #8]	@ (80174b0 <raise+0xc>)
 80174a6:	4601      	mov	r1, r0
 80174a8:	6818      	ldr	r0, [r3, #0]
 80174aa:	f7ff bfd3 	b.w	8017454 <_raise_r>
 80174ae:	bf00      	nop
 80174b0:	2000006c 	.word	0x2000006c

080174b4 <_kill_r>:
 80174b4:	b538      	push	{r3, r4, r5, lr}
 80174b6:	4d07      	ldr	r5, [pc, #28]	@ (80174d4 <_kill_r+0x20>)
 80174b8:	2300      	movs	r3, #0
 80174ba:	4604      	mov	r4, r0
 80174bc:	4608      	mov	r0, r1
 80174be:	4611      	mov	r1, r2
 80174c0:	602b      	str	r3, [r5, #0]
 80174c2:	f7f1 f99b 	bl	80087fc <_kill>
 80174c6:	1c43      	adds	r3, r0, #1
 80174c8:	d102      	bne.n	80174d0 <_kill_r+0x1c>
 80174ca:	682b      	ldr	r3, [r5, #0]
 80174cc:	b103      	cbz	r3, 80174d0 <_kill_r+0x1c>
 80174ce:	6023      	str	r3, [r4, #0]
 80174d0:	bd38      	pop	{r3, r4, r5, pc}
 80174d2:	bf00      	nop
 80174d4:	20006e88 	.word	0x20006e88

080174d8 <_getpid_r>:
 80174d8:	f7f1 b988 	b.w	80087ec <_getpid>

080174dc <__swhatbuf_r>:
 80174dc:	b570      	push	{r4, r5, r6, lr}
 80174de:	460c      	mov	r4, r1
 80174e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80174e4:	2900      	cmp	r1, #0
 80174e6:	b096      	sub	sp, #88	@ 0x58
 80174e8:	4615      	mov	r5, r2
 80174ea:	461e      	mov	r6, r3
 80174ec:	da0d      	bge.n	801750a <__swhatbuf_r+0x2e>
 80174ee:	89a3      	ldrh	r3, [r4, #12]
 80174f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80174f4:	f04f 0100 	mov.w	r1, #0
 80174f8:	bf14      	ite	ne
 80174fa:	2340      	movne	r3, #64	@ 0x40
 80174fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017500:	2000      	movs	r0, #0
 8017502:	6031      	str	r1, [r6, #0]
 8017504:	602b      	str	r3, [r5, #0]
 8017506:	b016      	add	sp, #88	@ 0x58
 8017508:	bd70      	pop	{r4, r5, r6, pc}
 801750a:	466a      	mov	r2, sp
 801750c:	f000 f848 	bl	80175a0 <_fstat_r>
 8017510:	2800      	cmp	r0, #0
 8017512:	dbec      	blt.n	80174ee <__swhatbuf_r+0x12>
 8017514:	9901      	ldr	r1, [sp, #4]
 8017516:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801751a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801751e:	4259      	negs	r1, r3
 8017520:	4159      	adcs	r1, r3
 8017522:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017526:	e7eb      	b.n	8017500 <__swhatbuf_r+0x24>

08017528 <__smakebuf_r>:
 8017528:	898b      	ldrh	r3, [r1, #12]
 801752a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801752c:	079d      	lsls	r5, r3, #30
 801752e:	4606      	mov	r6, r0
 8017530:	460c      	mov	r4, r1
 8017532:	d507      	bpl.n	8017544 <__smakebuf_r+0x1c>
 8017534:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017538:	6023      	str	r3, [r4, #0]
 801753a:	6123      	str	r3, [r4, #16]
 801753c:	2301      	movs	r3, #1
 801753e:	6163      	str	r3, [r4, #20]
 8017540:	b003      	add	sp, #12
 8017542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017544:	ab01      	add	r3, sp, #4
 8017546:	466a      	mov	r2, sp
 8017548:	f7ff ffc8 	bl	80174dc <__swhatbuf_r>
 801754c:	9f00      	ldr	r7, [sp, #0]
 801754e:	4605      	mov	r5, r0
 8017550:	4639      	mov	r1, r7
 8017552:	4630      	mov	r0, r6
 8017554:	f7ff f87c 	bl	8016650 <_malloc_r>
 8017558:	b948      	cbnz	r0, 801756e <__smakebuf_r+0x46>
 801755a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801755e:	059a      	lsls	r2, r3, #22
 8017560:	d4ee      	bmi.n	8017540 <__smakebuf_r+0x18>
 8017562:	f023 0303 	bic.w	r3, r3, #3
 8017566:	f043 0302 	orr.w	r3, r3, #2
 801756a:	81a3      	strh	r3, [r4, #12]
 801756c:	e7e2      	b.n	8017534 <__smakebuf_r+0xc>
 801756e:	89a3      	ldrh	r3, [r4, #12]
 8017570:	6020      	str	r0, [r4, #0]
 8017572:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017576:	81a3      	strh	r3, [r4, #12]
 8017578:	9b01      	ldr	r3, [sp, #4]
 801757a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801757e:	b15b      	cbz	r3, 8017598 <__smakebuf_r+0x70>
 8017580:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017584:	4630      	mov	r0, r6
 8017586:	f000 f81d 	bl	80175c4 <_isatty_r>
 801758a:	b128      	cbz	r0, 8017598 <__smakebuf_r+0x70>
 801758c:	89a3      	ldrh	r3, [r4, #12]
 801758e:	f023 0303 	bic.w	r3, r3, #3
 8017592:	f043 0301 	orr.w	r3, r3, #1
 8017596:	81a3      	strh	r3, [r4, #12]
 8017598:	89a3      	ldrh	r3, [r4, #12]
 801759a:	431d      	orrs	r5, r3
 801759c:	81a5      	strh	r5, [r4, #12]
 801759e:	e7cf      	b.n	8017540 <__smakebuf_r+0x18>

080175a0 <_fstat_r>:
 80175a0:	b538      	push	{r3, r4, r5, lr}
 80175a2:	4d07      	ldr	r5, [pc, #28]	@ (80175c0 <_fstat_r+0x20>)
 80175a4:	2300      	movs	r3, #0
 80175a6:	4604      	mov	r4, r0
 80175a8:	4608      	mov	r0, r1
 80175aa:	4611      	mov	r1, r2
 80175ac:	602b      	str	r3, [r5, #0]
 80175ae:	f7f1 f985 	bl	80088bc <_fstat>
 80175b2:	1c43      	adds	r3, r0, #1
 80175b4:	d102      	bne.n	80175bc <_fstat_r+0x1c>
 80175b6:	682b      	ldr	r3, [r5, #0]
 80175b8:	b103      	cbz	r3, 80175bc <_fstat_r+0x1c>
 80175ba:	6023      	str	r3, [r4, #0]
 80175bc:	bd38      	pop	{r3, r4, r5, pc}
 80175be:	bf00      	nop
 80175c0:	20006e88 	.word	0x20006e88

080175c4 <_isatty_r>:
 80175c4:	b538      	push	{r3, r4, r5, lr}
 80175c6:	4d06      	ldr	r5, [pc, #24]	@ (80175e0 <_isatty_r+0x1c>)
 80175c8:	2300      	movs	r3, #0
 80175ca:	4604      	mov	r4, r0
 80175cc:	4608      	mov	r0, r1
 80175ce:	602b      	str	r3, [r5, #0]
 80175d0:	f7f1 f984 	bl	80088dc <_isatty>
 80175d4:	1c43      	adds	r3, r0, #1
 80175d6:	d102      	bne.n	80175de <_isatty_r+0x1a>
 80175d8:	682b      	ldr	r3, [r5, #0]
 80175da:	b103      	cbz	r3, 80175de <_isatty_r+0x1a>
 80175dc:	6023      	str	r3, [r4, #0]
 80175de:	bd38      	pop	{r3, r4, r5, pc}
 80175e0:	20006e88 	.word	0x20006e88

080175e4 <fmaxf>:
 80175e4:	b508      	push	{r3, lr}
 80175e6:	ed2d 8b02 	vpush	{d8}
 80175ea:	eeb0 8a40 	vmov.f32	s16, s0
 80175ee:	eef0 8a60 	vmov.f32	s17, s1
 80175f2:	f000 f815 	bl	8017620 <__fpclassifyf>
 80175f6:	b930      	cbnz	r0, 8017606 <fmaxf+0x22>
 80175f8:	eeb0 8a68 	vmov.f32	s16, s17
 80175fc:	eeb0 0a48 	vmov.f32	s0, s16
 8017600:	ecbd 8b02 	vpop	{d8}
 8017604:	bd08      	pop	{r3, pc}
 8017606:	eeb0 0a68 	vmov.f32	s0, s17
 801760a:	f000 f809 	bl	8017620 <__fpclassifyf>
 801760e:	2800      	cmp	r0, #0
 8017610:	d0f4      	beq.n	80175fc <fmaxf+0x18>
 8017612:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8017616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801761a:	dded      	ble.n	80175f8 <fmaxf+0x14>
 801761c:	e7ee      	b.n	80175fc <fmaxf+0x18>
	...

08017620 <__fpclassifyf>:
 8017620:	ee10 3a10 	vmov	r3, s0
 8017624:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8017628:	d00d      	beq.n	8017646 <__fpclassifyf+0x26>
 801762a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801762e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8017632:	d30a      	bcc.n	801764a <__fpclassifyf+0x2a>
 8017634:	4b07      	ldr	r3, [pc, #28]	@ (8017654 <__fpclassifyf+0x34>)
 8017636:	1e42      	subs	r2, r0, #1
 8017638:	429a      	cmp	r2, r3
 801763a:	d908      	bls.n	801764e <__fpclassifyf+0x2e>
 801763c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8017640:	4258      	negs	r0, r3
 8017642:	4158      	adcs	r0, r3
 8017644:	4770      	bx	lr
 8017646:	2002      	movs	r0, #2
 8017648:	4770      	bx	lr
 801764a:	2004      	movs	r0, #4
 801764c:	4770      	bx	lr
 801764e:	2003      	movs	r0, #3
 8017650:	4770      	bx	lr
 8017652:	bf00      	nop
 8017654:	007ffffe 	.word	0x007ffffe

08017658 <round>:
 8017658:	ec51 0b10 	vmov	r0, r1, d0
 801765c:	b570      	push	{r4, r5, r6, lr}
 801765e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8017662:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8017666:	2a13      	cmp	r2, #19
 8017668:	460b      	mov	r3, r1
 801766a:	4605      	mov	r5, r0
 801766c:	dc1b      	bgt.n	80176a6 <round+0x4e>
 801766e:	2a00      	cmp	r2, #0
 8017670:	da0b      	bge.n	801768a <round+0x32>
 8017672:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8017676:	3201      	adds	r2, #1
 8017678:	bf04      	itt	eq
 801767a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 801767e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8017682:	2200      	movs	r2, #0
 8017684:	4619      	mov	r1, r3
 8017686:	4610      	mov	r0, r2
 8017688:	e015      	b.n	80176b6 <round+0x5e>
 801768a:	4c15      	ldr	r4, [pc, #84]	@ (80176e0 <round+0x88>)
 801768c:	4114      	asrs	r4, r2
 801768e:	ea04 0601 	and.w	r6, r4, r1
 8017692:	4306      	orrs	r6, r0
 8017694:	d00f      	beq.n	80176b6 <round+0x5e>
 8017696:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 801769a:	fa41 f202 	asr.w	r2, r1, r2
 801769e:	4413      	add	r3, r2
 80176a0:	ea23 0304 	bic.w	r3, r3, r4
 80176a4:	e7ed      	b.n	8017682 <round+0x2a>
 80176a6:	2a33      	cmp	r2, #51	@ 0x33
 80176a8:	dd08      	ble.n	80176bc <round+0x64>
 80176aa:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80176ae:	d102      	bne.n	80176b6 <round+0x5e>
 80176b0:	4602      	mov	r2, r0
 80176b2:	f7e8 fe13 	bl	80002dc <__adddf3>
 80176b6:	ec41 0b10 	vmov	d0, r0, r1
 80176ba:	bd70      	pop	{r4, r5, r6, pc}
 80176bc:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 80176c0:	f04f 34ff 	mov.w	r4, #4294967295
 80176c4:	40f4      	lsrs	r4, r6
 80176c6:	4204      	tst	r4, r0
 80176c8:	d0f5      	beq.n	80176b6 <round+0x5e>
 80176ca:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 80176ce:	2201      	movs	r2, #1
 80176d0:	408a      	lsls	r2, r1
 80176d2:	1952      	adds	r2, r2, r5
 80176d4:	bf28      	it	cs
 80176d6:	3301      	addcs	r3, #1
 80176d8:	ea22 0204 	bic.w	r2, r2, r4
 80176dc:	e7d2      	b.n	8017684 <round+0x2c>
 80176de:	bf00      	nop
 80176e0:	000fffff 	.word	0x000fffff

080176e4 <roundf>:
 80176e4:	ee10 0a10 	vmov	r0, s0
 80176e8:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80176ec:	3a7f      	subs	r2, #127	@ 0x7f
 80176ee:	2a16      	cmp	r2, #22
 80176f0:	dc15      	bgt.n	801771e <roundf+0x3a>
 80176f2:	2a00      	cmp	r2, #0
 80176f4:	da08      	bge.n	8017708 <roundf+0x24>
 80176f6:	3201      	adds	r2, #1
 80176f8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80176fc:	d101      	bne.n	8017702 <roundf+0x1e>
 80176fe:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8017702:	ee00 3a10 	vmov	s0, r3
 8017706:	4770      	bx	lr
 8017708:	4907      	ldr	r1, [pc, #28]	@ (8017728 <roundf+0x44>)
 801770a:	4111      	asrs	r1, r2
 801770c:	4201      	tst	r1, r0
 801770e:	d0fa      	beq.n	8017706 <roundf+0x22>
 8017710:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8017714:	4113      	asrs	r3, r2
 8017716:	4403      	add	r3, r0
 8017718:	ea23 0301 	bic.w	r3, r3, r1
 801771c:	e7f1      	b.n	8017702 <roundf+0x1e>
 801771e:	2a80      	cmp	r2, #128	@ 0x80
 8017720:	d1f1      	bne.n	8017706 <roundf+0x22>
 8017722:	ee30 0a00 	vadd.f32	s0, s0, s0
 8017726:	4770      	bx	lr
 8017728:	007fffff 	.word	0x007fffff

0801772c <_init>:
 801772c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801772e:	bf00      	nop
 8017730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017732:	bc08      	pop	{r3}
 8017734:	469e      	mov	lr, r3
 8017736:	4770      	bx	lr

08017738 <_fini>:
 8017738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801773a:	bf00      	nop
 801773c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801773e:	bc08      	pop	{r3}
 8017740:	469e      	mov	lr, r3
 8017742:	4770      	bx	lr
