-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_genMemWideFFTKernel1DArray is
port (
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_0_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_01_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_01_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_02_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_02_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_02_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_03_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_03_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_03_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_04_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_04_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_04_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_05_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_05_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_05_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_06_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_06_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_06_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_07_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_07_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_07_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_018_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_018_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_018_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_019_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_019_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_019_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0110_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_0110_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0110_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0111_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_0111_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0111_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0112_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_0112_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0112_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0113_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_0113_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0113_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0114_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_0114_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0114_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0115_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_0_0_0_0115_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_0_0_0_0115_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_0_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_016_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_016_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_016_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_017_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_017_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_017_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_018_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_018_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_018_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_019_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_019_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_019_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_020_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_020_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_020_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_021_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_021_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_021_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_022_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_022_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_022_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_02_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_02_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_02_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0223_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_0223_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0223_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0224_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_0224_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0224_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0225_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_0225_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0225_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0226_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_0226_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0226_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0227_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_0227_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0227_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0228_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_0228_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0228_read : OUT STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0229_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    p_inMemWideStreamArray_0_0_1_0_0_0229_empty_n : IN STD_LOGIC;
    p_inMemWideStreamArray_0_0_1_0_0_0229_read : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_0_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_030_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_030_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_030_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_031_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_031_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_031_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_032_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_032_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_032_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_033_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_033_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_033_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_034_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_034_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_034_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_035_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_035_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_035_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_036_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_036_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_036_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_03_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_03_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_03_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0337_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_0337_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0337_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0338_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_0338_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0338_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0339_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_0339_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0339_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0340_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_0340_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0340_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0341_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_0341_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0341_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0342_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_0342_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0342_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0343_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_0_0_0_0343_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_0_0_0_0343_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_0_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_044_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_044_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_044_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_045_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_045_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_045_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_046_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_046_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_046_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_047_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_047_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_047_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_048_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_048_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_048_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_049_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_049_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_049_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_050_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_050_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_050_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_04_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_04_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_04_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0451_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_0451_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0451_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0452_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_0452_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0452_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0453_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_0453_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0453_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0454_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_0454_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0454_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0455_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_0455_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0455_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0456_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_0456_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0456_write : OUT STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0457_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_outMemWideStreamArray_0_0_1_0_0_0457_full_n : IN STD_LOGIC;
    p_outMemWideStreamArray_0_0_1_0_0_0457_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_genMemWideFFTKernel1DArray is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal internal_ap_ready : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_start : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_done : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_continue : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_idle : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_018_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_019_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0110_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0111_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0112_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0113_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0114_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0115_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_02_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0223_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0224_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0225_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0226_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0227_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0228_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0229_read : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ssrWideStream4kernelIn_din : STD_LOGIC_VECTOR (255 downto 0);
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ssrWideStream4kernelIn_write : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_start_out : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_start_write : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ext_blocking_n : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_str_blocking_n : STD_LOGIC;
    signal wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_int_blocking_n : STD_LOGIC;
    signal fftStreamingKernel_U0_ap_start : STD_LOGIC;
    signal fftStreamingKernel_U0_ap_done : STD_LOGIC;
    signal fftStreamingKernel_U0_ap_continue : STD_LOGIC;
    signal fftStreamingKernel_U0_ap_idle : STD_LOGIC;
    signal fftStreamingKernel_U0_ap_ready : STD_LOGIC;
    signal fftStreamingKernel_U0_start_out : STD_LOGIC;
    signal fftStreamingKernel_U0_start_write : STD_LOGIC;
    signal fftStreamingKernel_U0_ssrWideStream4kernelIn_read : STD_LOGIC;
    signal fftStreamingKernel_U0_ssrWideStream4kernelOut_din : STD_LOGIC_VECTOR (255 downto 0);
    signal fftStreamingKernel_U0_ssrWideStream4kernelOut_write : STD_LOGIC;
    signal fftStreamingKernel_U0_ap_ext_blocking_n : STD_LOGIC;
    signal fftStreamingKernel_U0_ap_str_blocking_n : STD_LOGIC;
    signal fftStreamingKernel_U0_ap_int_blocking_n : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_start : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_done : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_continue : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_idle : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_ready : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ssrWideStream4kernelOut_read : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_018_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_018_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_019_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_019_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0110_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0110_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0111_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0111_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0112_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0112_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0113_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0113_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0114_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0114_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0115_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0115_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_02_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_02_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0223_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0223_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0224_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0224_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0225_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0225_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0226_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0226_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0227_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0227_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0228_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0228_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0229_din : STD_LOGIC_VECTOR (31 downto 0);
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0229_write : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_ext_blocking_n : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_str_blocking_n : STD_LOGIC;
    signal narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_int_blocking_n : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_0_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_01_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_02_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_03_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_04_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_05_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_06_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_07_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_0_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_016_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_017_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_018_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_019_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_020_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_021_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_022_read : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_0_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_030_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_030_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_031_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_031_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_032_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_032_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_033_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_033_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_034_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_034_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_035_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_035_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_036_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_036_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_0_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_044_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_044_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_045_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_045_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_046_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_046_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_047_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_047_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_048_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_048_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_049_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_049_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_050_din : STD_LOGIC_VECTOR (31 downto 0);
    signal genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_050_write : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_ap_start : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_ap_done : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_ap_ready : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_ap_idle : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_ap_continue : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_ap_ext_blocking_n : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_ap_str_blocking_n : STD_LOGIC;
    signal genMemWideFFTKernel1DArray_2_U0_ap_int_blocking_n : STD_LOGIC;
    signal ssrWideStream4kernelIn_full_n : STD_LOGIC;
    signal ssrWideStream4kernelIn_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal ssrWideStream4kernelIn_empty_n : STD_LOGIC;
    signal ssrWideStream4kernelOut_full_n : STD_LOGIC;
    signal ssrWideStream4kernelOut_dout : STD_LOGIC_VECTOR (255 downto 0);
    signal ssrWideStream4kernelOut_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_genMemWideFFTKernel1DArray_2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_genMemWideFFTKernel1DArray_2_U0_ap_ready : STD_LOGIC;
    signal start_for_fftStreamingKernel_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fftStreamingKernel_U0_full_n : STD_LOGIC;
    signal start_for_fftStreamingKernel_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_fftStreamingKernel_U0_empty_n : STD_LOGIC;
    signal start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_full_n : STD_LOGIC;
    signal start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_empty_n : STD_LOGIC;
    signal ap_ext_blocking_cur_n : STD_LOGIC;
    signal ap_str_blocking_cur_n : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_018_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_018_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_018_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_019_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_019_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_019_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0110_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_0110_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0110_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0111_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_0111_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0111_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0112_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_0112_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0112_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0113_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_0113_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0113_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0114_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_0114_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0114_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0115_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_0_0_0_0115_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_0_0_0_0115_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_02_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_02_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_02_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0223_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_0223_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0223_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0224_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_0224_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0224_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0225_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_0225_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0225_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0226_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_0226_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0226_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0227_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_0227_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0227_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0228_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_0228_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0228_read : OUT STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0229_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_wideStreamIn_0_0_1_0_0_0229_empty_n : IN STD_LOGIC;
        p_wideStreamIn_0_0_1_0_0_0229_read : OUT STD_LOGIC;
        ssrWideStream4kernelIn_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelIn_full_n : IN STD_LOGIC;
        ssrWideStream4kernelIn_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fftStreamingKernel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        ssrWideStream4kernelIn_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelIn_empty_n : IN STD_LOGIC;
        ssrWideStream4kernelIn_read : OUT STD_LOGIC;
        ssrWideStream4kernelOut_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelOut_full_n : IN STD_LOGIC;
        ssrWideStream4kernelOut_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ssrWideStream4kernelOut_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        ssrWideStream4kernelOut_empty_n : IN STD_LOGIC;
        ssrWideStream4kernelOut_read : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_018_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_018_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_018_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_019_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_019_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_019_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0110_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_0110_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0110_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0111_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_0111_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0111_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0112_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_0112_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0112_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0113_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_0113_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0113_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0114_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_0114_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0114_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0115_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_0_0_0_0115_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_0_0_0_0115_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_02_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_02_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_02_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0223_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_0223_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0223_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0224_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_0224_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0224_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0225_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_0225_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0225_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0226_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_0226_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0226_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0227_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_0227_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0227_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0228_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_0228_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0228_write : OUT STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0229_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_wideStreamOut_0_0_1_0_0_0229_full_n : IN STD_LOGIC;
        p_wideStreamOut_0_0_1_0_0_0229_write : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_genMemWideFFTKernel1DArray_2 IS
    port (
        p_inMemWideStreamArray_0_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_0_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_0_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_01_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_01_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_02_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_02_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_02_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_03_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_03_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_03_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_04_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_04_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_04_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_05_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_05_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_05_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_06_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_06_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_06_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_07_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_0_0_0_07_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_0_0_0_07_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_0_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_0_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_016_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_016_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_016_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_017_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_017_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_017_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_018_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_018_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_018_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_019_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_019_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_019_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_020_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_020_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_020_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_021_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_021_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_021_read : OUT STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_022_dout : IN STD_LOGIC_VECTOR (26 downto 0);
        p_inMemWideStreamArray_0_0_1_0_0_022_empty_n : IN STD_LOGIC;
        p_inMemWideStreamArray_0_0_1_0_0_022_read : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_0_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_0_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_030_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_030_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_030_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_031_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_031_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_031_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_032_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_032_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_032_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_033_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_033_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_033_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_034_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_034_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_034_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_035_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_035_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_035_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_036_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_0_0_0_036_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_0_0_0_036_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_0_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_0_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_044_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_044_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_044_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_045_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_045_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_045_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_046_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_046_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_046_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_047_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_047_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_047_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_048_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_048_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_048_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_049_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_049_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_049_write : OUT STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_050_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_outMemWideStreamArray_0_0_1_0_0_050_full_n : IN STD_LOGIC;
        p_outMemWideStreamArray_0_0_1_0_0_050_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fft2DKernel_fifo_w256_d2_D_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (255 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (255 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_fftStreamingKernel_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fft2DKernel_start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0 : component fft2DKernel_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_start,
        start_full_n => start_for_fftStreamingKernel_U0_full_n,
        ap_done => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_done,
        ap_continue => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_continue,
        ap_idle => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_idle,
        ap_ready => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready,
        p_wideStreamIn_0_0_0_0_0_018_dout => p_inMemWideStreamArray_0_0_0_0_0_018_dout,
        p_wideStreamIn_0_0_0_0_0_018_empty_n => p_inMemWideStreamArray_0_0_0_0_0_018_empty_n,
        p_wideStreamIn_0_0_0_0_0_018_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_018_read,
        p_wideStreamIn_0_0_0_0_0_019_dout => p_inMemWideStreamArray_0_0_0_0_0_019_dout,
        p_wideStreamIn_0_0_0_0_0_019_empty_n => p_inMemWideStreamArray_0_0_0_0_0_019_empty_n,
        p_wideStreamIn_0_0_0_0_0_019_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_019_read,
        p_wideStreamIn_0_0_0_0_0_0110_dout => p_inMemWideStreamArray_0_0_0_0_0_0110_dout,
        p_wideStreamIn_0_0_0_0_0_0110_empty_n => p_inMemWideStreamArray_0_0_0_0_0_0110_empty_n,
        p_wideStreamIn_0_0_0_0_0_0110_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0110_read,
        p_wideStreamIn_0_0_0_0_0_0111_dout => p_inMemWideStreamArray_0_0_0_0_0_0111_dout,
        p_wideStreamIn_0_0_0_0_0_0111_empty_n => p_inMemWideStreamArray_0_0_0_0_0_0111_empty_n,
        p_wideStreamIn_0_0_0_0_0_0111_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0111_read,
        p_wideStreamIn_0_0_0_0_0_0112_dout => p_inMemWideStreamArray_0_0_0_0_0_0112_dout,
        p_wideStreamIn_0_0_0_0_0_0112_empty_n => p_inMemWideStreamArray_0_0_0_0_0_0112_empty_n,
        p_wideStreamIn_0_0_0_0_0_0112_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0112_read,
        p_wideStreamIn_0_0_0_0_0_0113_dout => p_inMemWideStreamArray_0_0_0_0_0_0113_dout,
        p_wideStreamIn_0_0_0_0_0_0113_empty_n => p_inMemWideStreamArray_0_0_0_0_0_0113_empty_n,
        p_wideStreamIn_0_0_0_0_0_0113_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0113_read,
        p_wideStreamIn_0_0_0_0_0_0114_dout => p_inMemWideStreamArray_0_0_0_0_0_0114_dout,
        p_wideStreamIn_0_0_0_0_0_0114_empty_n => p_inMemWideStreamArray_0_0_0_0_0_0114_empty_n,
        p_wideStreamIn_0_0_0_0_0_0114_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0114_read,
        p_wideStreamIn_0_0_0_0_0_0115_dout => p_inMemWideStreamArray_0_0_0_0_0_0115_dout,
        p_wideStreamIn_0_0_0_0_0_0115_empty_n => p_inMemWideStreamArray_0_0_0_0_0_0115_empty_n,
        p_wideStreamIn_0_0_0_0_0_0115_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0115_read,
        p_wideStreamIn_0_0_1_0_0_02_dout => p_inMemWideStreamArray_0_0_1_0_0_02_dout,
        p_wideStreamIn_0_0_1_0_0_02_empty_n => p_inMemWideStreamArray_0_0_1_0_0_02_empty_n,
        p_wideStreamIn_0_0_1_0_0_02_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_02_read,
        p_wideStreamIn_0_0_1_0_0_0223_dout => p_inMemWideStreamArray_0_0_1_0_0_0223_dout,
        p_wideStreamIn_0_0_1_0_0_0223_empty_n => p_inMemWideStreamArray_0_0_1_0_0_0223_empty_n,
        p_wideStreamIn_0_0_1_0_0_0223_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0223_read,
        p_wideStreamIn_0_0_1_0_0_0224_dout => p_inMemWideStreamArray_0_0_1_0_0_0224_dout,
        p_wideStreamIn_0_0_1_0_0_0224_empty_n => p_inMemWideStreamArray_0_0_1_0_0_0224_empty_n,
        p_wideStreamIn_0_0_1_0_0_0224_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0224_read,
        p_wideStreamIn_0_0_1_0_0_0225_dout => p_inMemWideStreamArray_0_0_1_0_0_0225_dout,
        p_wideStreamIn_0_0_1_0_0_0225_empty_n => p_inMemWideStreamArray_0_0_1_0_0_0225_empty_n,
        p_wideStreamIn_0_0_1_0_0_0225_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0225_read,
        p_wideStreamIn_0_0_1_0_0_0226_dout => p_inMemWideStreamArray_0_0_1_0_0_0226_dout,
        p_wideStreamIn_0_0_1_0_0_0226_empty_n => p_inMemWideStreamArray_0_0_1_0_0_0226_empty_n,
        p_wideStreamIn_0_0_1_0_0_0226_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0226_read,
        p_wideStreamIn_0_0_1_0_0_0227_dout => p_inMemWideStreamArray_0_0_1_0_0_0227_dout,
        p_wideStreamIn_0_0_1_0_0_0227_empty_n => p_inMemWideStreamArray_0_0_1_0_0_0227_empty_n,
        p_wideStreamIn_0_0_1_0_0_0227_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0227_read,
        p_wideStreamIn_0_0_1_0_0_0228_dout => p_inMemWideStreamArray_0_0_1_0_0_0228_dout,
        p_wideStreamIn_0_0_1_0_0_0228_empty_n => p_inMemWideStreamArray_0_0_1_0_0_0228_empty_n,
        p_wideStreamIn_0_0_1_0_0_0228_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0228_read,
        p_wideStreamIn_0_0_1_0_0_0229_dout => p_inMemWideStreamArray_0_0_1_0_0_0229_dout,
        p_wideStreamIn_0_0_1_0_0_0229_empty_n => p_inMemWideStreamArray_0_0_1_0_0_0229_empty_n,
        p_wideStreamIn_0_0_1_0_0_0229_read => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0229_read,
        ssrWideStream4kernelIn_din => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ssrWideStream4kernelIn_din,
        ssrWideStream4kernelIn_full_n => ssrWideStream4kernelIn_full_n,
        ssrWideStream4kernelIn_write => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ssrWideStream4kernelIn_write,
        start_out => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_start_out,
        start_write => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_start_write,
        ap_ext_blocking_n => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ext_blocking_n,
        ap_str_blocking_n => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_str_blocking_n,
        ap_int_blocking_n => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_int_blocking_n);

    fftStreamingKernel_U0 : component fft2DKernel_fftStreamingKernel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fftStreamingKernel_U0_ap_start,
        start_full_n => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_full_n,
        ap_done => fftStreamingKernel_U0_ap_done,
        ap_continue => fftStreamingKernel_U0_ap_continue,
        ap_idle => fftStreamingKernel_U0_ap_idle,
        ap_ready => fftStreamingKernel_U0_ap_ready,
        start_out => fftStreamingKernel_U0_start_out,
        start_write => fftStreamingKernel_U0_start_write,
        ssrWideStream4kernelIn_dout => ssrWideStream4kernelIn_dout,
        ssrWideStream4kernelIn_empty_n => ssrWideStream4kernelIn_empty_n,
        ssrWideStream4kernelIn_read => fftStreamingKernel_U0_ssrWideStream4kernelIn_read,
        ssrWideStream4kernelOut_din => fftStreamingKernel_U0_ssrWideStream4kernelOut_din,
        ssrWideStream4kernelOut_full_n => ssrWideStream4kernelOut_full_n,
        ssrWideStream4kernelOut_write => fftStreamingKernel_U0_ssrWideStream4kernelOut_write,
        ap_ext_blocking_n => fftStreamingKernel_U0_ap_ext_blocking_n,
        ap_str_blocking_n => fftStreamingKernel_U0_ap_str_blocking_n,
        ap_int_blocking_n => fftStreamingKernel_U0_ap_int_blocking_n);

    narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0 : component fft2DKernel_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_start,
        ap_done => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_done,
        ap_continue => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_continue,
        ap_idle => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_idle,
        ap_ready => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_ready,
        ssrWideStream4kernelOut_dout => ssrWideStream4kernelOut_dout,
        ssrWideStream4kernelOut_empty_n => ssrWideStream4kernelOut_empty_n,
        ssrWideStream4kernelOut_read => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ssrWideStream4kernelOut_read,
        p_wideStreamOut_0_0_0_0_0_018_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_018_din,
        p_wideStreamOut_0_0_0_0_0_018_full_n => p_outMemWideStreamArray_0_0_0_0_0_03_full_n,
        p_wideStreamOut_0_0_0_0_0_018_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_018_write,
        p_wideStreamOut_0_0_0_0_0_019_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_019_din,
        p_wideStreamOut_0_0_0_0_0_019_full_n => p_outMemWideStreamArray_0_0_0_0_0_0337_full_n,
        p_wideStreamOut_0_0_0_0_0_019_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_019_write,
        p_wideStreamOut_0_0_0_0_0_0110_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0110_din,
        p_wideStreamOut_0_0_0_0_0_0110_full_n => p_outMemWideStreamArray_0_0_0_0_0_0338_full_n,
        p_wideStreamOut_0_0_0_0_0_0110_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0110_write,
        p_wideStreamOut_0_0_0_0_0_0111_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0111_din,
        p_wideStreamOut_0_0_0_0_0_0111_full_n => p_outMemWideStreamArray_0_0_0_0_0_0339_full_n,
        p_wideStreamOut_0_0_0_0_0_0111_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0111_write,
        p_wideStreamOut_0_0_0_0_0_0112_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0112_din,
        p_wideStreamOut_0_0_0_0_0_0112_full_n => p_outMemWideStreamArray_0_0_0_0_0_0340_full_n,
        p_wideStreamOut_0_0_0_0_0_0112_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0112_write,
        p_wideStreamOut_0_0_0_0_0_0113_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0113_din,
        p_wideStreamOut_0_0_0_0_0_0113_full_n => p_outMemWideStreamArray_0_0_0_0_0_0341_full_n,
        p_wideStreamOut_0_0_0_0_0_0113_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0113_write,
        p_wideStreamOut_0_0_0_0_0_0114_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0114_din,
        p_wideStreamOut_0_0_0_0_0_0114_full_n => p_outMemWideStreamArray_0_0_0_0_0_0342_full_n,
        p_wideStreamOut_0_0_0_0_0_0114_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0114_write,
        p_wideStreamOut_0_0_0_0_0_0115_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0115_din,
        p_wideStreamOut_0_0_0_0_0_0115_full_n => p_outMemWideStreamArray_0_0_0_0_0_0343_full_n,
        p_wideStreamOut_0_0_0_0_0_0115_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0115_write,
        p_wideStreamOut_0_0_1_0_0_02_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_02_din,
        p_wideStreamOut_0_0_1_0_0_02_full_n => p_outMemWideStreamArray_0_0_1_0_0_04_full_n,
        p_wideStreamOut_0_0_1_0_0_02_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_02_write,
        p_wideStreamOut_0_0_1_0_0_0223_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0223_din,
        p_wideStreamOut_0_0_1_0_0_0223_full_n => p_outMemWideStreamArray_0_0_1_0_0_0451_full_n,
        p_wideStreamOut_0_0_1_0_0_0223_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0223_write,
        p_wideStreamOut_0_0_1_0_0_0224_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0224_din,
        p_wideStreamOut_0_0_1_0_0_0224_full_n => p_outMemWideStreamArray_0_0_1_0_0_0452_full_n,
        p_wideStreamOut_0_0_1_0_0_0224_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0224_write,
        p_wideStreamOut_0_0_1_0_0_0225_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0225_din,
        p_wideStreamOut_0_0_1_0_0_0225_full_n => p_outMemWideStreamArray_0_0_1_0_0_0453_full_n,
        p_wideStreamOut_0_0_1_0_0_0225_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0225_write,
        p_wideStreamOut_0_0_1_0_0_0226_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0226_din,
        p_wideStreamOut_0_0_1_0_0_0226_full_n => p_outMemWideStreamArray_0_0_1_0_0_0454_full_n,
        p_wideStreamOut_0_0_1_0_0_0226_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0226_write,
        p_wideStreamOut_0_0_1_0_0_0227_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0227_din,
        p_wideStreamOut_0_0_1_0_0_0227_full_n => p_outMemWideStreamArray_0_0_1_0_0_0455_full_n,
        p_wideStreamOut_0_0_1_0_0_0227_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0227_write,
        p_wideStreamOut_0_0_1_0_0_0228_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0228_din,
        p_wideStreamOut_0_0_1_0_0_0228_full_n => p_outMemWideStreamArray_0_0_1_0_0_0456_full_n,
        p_wideStreamOut_0_0_1_0_0_0228_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0228_write,
        p_wideStreamOut_0_0_1_0_0_0229_din => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0229_din,
        p_wideStreamOut_0_0_1_0_0_0229_full_n => p_outMemWideStreamArray_0_0_1_0_0_0457_full_n,
        p_wideStreamOut_0_0_1_0_0_0229_write => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0229_write,
        ap_ext_blocking_n => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_ext_blocking_n,
        ap_str_blocking_n => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_str_blocking_n,
        ap_int_blocking_n => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_int_blocking_n);

    genMemWideFFTKernel1DArray_2_U0 : component fft2DKernel_genMemWideFFTKernel1DArray_2
    port map (
        p_inMemWideStreamArray_0_0_0_0_0_0_dout => p_inMemWideStreamArray_0_0_0_0_0_0_dout,
        p_inMemWideStreamArray_0_0_0_0_0_0_empty_n => p_inMemWideStreamArray_0_0_0_0_0_0_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_0_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_0_read,
        p_inMemWideStreamArray_0_0_0_0_0_01_dout => p_inMemWideStreamArray_0_0_0_0_0_01_dout,
        p_inMemWideStreamArray_0_0_0_0_0_01_empty_n => p_inMemWideStreamArray_0_0_0_0_0_01_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_01_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_01_read,
        p_inMemWideStreamArray_0_0_0_0_0_02_dout => p_inMemWideStreamArray_0_0_0_0_0_02_dout,
        p_inMemWideStreamArray_0_0_0_0_0_02_empty_n => p_inMemWideStreamArray_0_0_0_0_0_02_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_02_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_02_read,
        p_inMemWideStreamArray_0_0_0_0_0_03_dout => p_inMemWideStreamArray_0_0_0_0_0_03_dout,
        p_inMemWideStreamArray_0_0_0_0_0_03_empty_n => p_inMemWideStreamArray_0_0_0_0_0_03_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_03_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_03_read,
        p_inMemWideStreamArray_0_0_0_0_0_04_dout => p_inMemWideStreamArray_0_0_0_0_0_04_dout,
        p_inMemWideStreamArray_0_0_0_0_0_04_empty_n => p_inMemWideStreamArray_0_0_0_0_0_04_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_04_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_04_read,
        p_inMemWideStreamArray_0_0_0_0_0_05_dout => p_inMemWideStreamArray_0_0_0_0_0_05_dout,
        p_inMemWideStreamArray_0_0_0_0_0_05_empty_n => p_inMemWideStreamArray_0_0_0_0_0_05_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_05_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_05_read,
        p_inMemWideStreamArray_0_0_0_0_0_06_dout => p_inMemWideStreamArray_0_0_0_0_0_06_dout,
        p_inMemWideStreamArray_0_0_0_0_0_06_empty_n => p_inMemWideStreamArray_0_0_0_0_0_06_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_06_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_06_read,
        p_inMemWideStreamArray_0_0_0_0_0_07_dout => p_inMemWideStreamArray_0_0_0_0_0_07_dout,
        p_inMemWideStreamArray_0_0_0_0_0_07_empty_n => p_inMemWideStreamArray_0_0_0_0_0_07_empty_n,
        p_inMemWideStreamArray_0_0_0_0_0_07_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_07_read,
        p_inMemWideStreamArray_0_0_1_0_0_0_dout => p_inMemWideStreamArray_0_0_1_0_0_0_dout,
        p_inMemWideStreamArray_0_0_1_0_0_0_empty_n => p_inMemWideStreamArray_0_0_1_0_0_0_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_0_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_0_read,
        p_inMemWideStreamArray_0_0_1_0_0_016_dout => p_inMemWideStreamArray_0_0_1_0_0_016_dout,
        p_inMemWideStreamArray_0_0_1_0_0_016_empty_n => p_inMemWideStreamArray_0_0_1_0_0_016_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_016_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_016_read,
        p_inMemWideStreamArray_0_0_1_0_0_017_dout => p_inMemWideStreamArray_0_0_1_0_0_017_dout,
        p_inMemWideStreamArray_0_0_1_0_0_017_empty_n => p_inMemWideStreamArray_0_0_1_0_0_017_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_017_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_017_read,
        p_inMemWideStreamArray_0_0_1_0_0_018_dout => p_inMemWideStreamArray_0_0_1_0_0_018_dout,
        p_inMemWideStreamArray_0_0_1_0_0_018_empty_n => p_inMemWideStreamArray_0_0_1_0_0_018_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_018_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_018_read,
        p_inMemWideStreamArray_0_0_1_0_0_019_dout => p_inMemWideStreamArray_0_0_1_0_0_019_dout,
        p_inMemWideStreamArray_0_0_1_0_0_019_empty_n => p_inMemWideStreamArray_0_0_1_0_0_019_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_019_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_019_read,
        p_inMemWideStreamArray_0_0_1_0_0_020_dout => p_inMemWideStreamArray_0_0_1_0_0_020_dout,
        p_inMemWideStreamArray_0_0_1_0_0_020_empty_n => p_inMemWideStreamArray_0_0_1_0_0_020_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_020_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_020_read,
        p_inMemWideStreamArray_0_0_1_0_0_021_dout => p_inMemWideStreamArray_0_0_1_0_0_021_dout,
        p_inMemWideStreamArray_0_0_1_0_0_021_empty_n => p_inMemWideStreamArray_0_0_1_0_0_021_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_021_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_021_read,
        p_inMemWideStreamArray_0_0_1_0_0_022_dout => p_inMemWideStreamArray_0_0_1_0_0_022_dout,
        p_inMemWideStreamArray_0_0_1_0_0_022_empty_n => p_inMemWideStreamArray_0_0_1_0_0_022_empty_n,
        p_inMemWideStreamArray_0_0_1_0_0_022_read => genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_022_read,
        p_outMemWideStreamArray_0_0_0_0_0_0_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_0_din,
        p_outMemWideStreamArray_0_0_0_0_0_0_full_n => p_outMemWideStreamArray_0_0_0_0_0_0_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_0_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_0_write,
        p_outMemWideStreamArray_0_0_0_0_0_030_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_030_din,
        p_outMemWideStreamArray_0_0_0_0_0_030_full_n => p_outMemWideStreamArray_0_0_0_0_0_030_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_030_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_030_write,
        p_outMemWideStreamArray_0_0_0_0_0_031_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_031_din,
        p_outMemWideStreamArray_0_0_0_0_0_031_full_n => p_outMemWideStreamArray_0_0_0_0_0_031_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_031_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_031_write,
        p_outMemWideStreamArray_0_0_0_0_0_032_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_032_din,
        p_outMemWideStreamArray_0_0_0_0_0_032_full_n => p_outMemWideStreamArray_0_0_0_0_0_032_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_032_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_032_write,
        p_outMemWideStreamArray_0_0_0_0_0_033_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_033_din,
        p_outMemWideStreamArray_0_0_0_0_0_033_full_n => p_outMemWideStreamArray_0_0_0_0_0_033_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_033_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_033_write,
        p_outMemWideStreamArray_0_0_0_0_0_034_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_034_din,
        p_outMemWideStreamArray_0_0_0_0_0_034_full_n => p_outMemWideStreamArray_0_0_0_0_0_034_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_034_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_034_write,
        p_outMemWideStreamArray_0_0_0_0_0_035_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_035_din,
        p_outMemWideStreamArray_0_0_0_0_0_035_full_n => p_outMemWideStreamArray_0_0_0_0_0_035_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_035_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_035_write,
        p_outMemWideStreamArray_0_0_0_0_0_036_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_036_din,
        p_outMemWideStreamArray_0_0_0_0_0_036_full_n => p_outMemWideStreamArray_0_0_0_0_0_036_full_n,
        p_outMemWideStreamArray_0_0_0_0_0_036_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_036_write,
        p_outMemWideStreamArray_0_0_1_0_0_0_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_0_din,
        p_outMemWideStreamArray_0_0_1_0_0_0_full_n => p_outMemWideStreamArray_0_0_1_0_0_0_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_0_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_0_write,
        p_outMemWideStreamArray_0_0_1_0_0_044_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_044_din,
        p_outMemWideStreamArray_0_0_1_0_0_044_full_n => p_outMemWideStreamArray_0_0_1_0_0_044_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_044_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_044_write,
        p_outMemWideStreamArray_0_0_1_0_0_045_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_045_din,
        p_outMemWideStreamArray_0_0_1_0_0_045_full_n => p_outMemWideStreamArray_0_0_1_0_0_045_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_045_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_045_write,
        p_outMemWideStreamArray_0_0_1_0_0_046_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_046_din,
        p_outMemWideStreamArray_0_0_1_0_0_046_full_n => p_outMemWideStreamArray_0_0_1_0_0_046_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_046_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_046_write,
        p_outMemWideStreamArray_0_0_1_0_0_047_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_047_din,
        p_outMemWideStreamArray_0_0_1_0_0_047_full_n => p_outMemWideStreamArray_0_0_1_0_0_047_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_047_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_047_write,
        p_outMemWideStreamArray_0_0_1_0_0_048_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_048_din,
        p_outMemWideStreamArray_0_0_1_0_0_048_full_n => p_outMemWideStreamArray_0_0_1_0_0_048_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_048_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_048_write,
        p_outMemWideStreamArray_0_0_1_0_0_049_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_049_din,
        p_outMemWideStreamArray_0_0_1_0_0_049_full_n => p_outMemWideStreamArray_0_0_1_0_0_049_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_049_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_049_write,
        p_outMemWideStreamArray_0_0_1_0_0_050_din => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_050_din,
        p_outMemWideStreamArray_0_0_1_0_0_050_full_n => p_outMemWideStreamArray_0_0_1_0_0_050_full_n,
        p_outMemWideStreamArray_0_0_1_0_0_050_write => genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_050_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => genMemWideFFTKernel1DArray_2_U0_ap_start,
        ap_done => genMemWideFFTKernel1DArray_2_U0_ap_done,
        ap_ready => genMemWideFFTKernel1DArray_2_U0_ap_ready,
        ap_idle => genMemWideFFTKernel1DArray_2_U0_ap_idle,
        ap_continue => genMemWideFFTKernel1DArray_2_U0_ap_continue,
        ap_ext_blocking_n => genMemWideFFTKernel1DArray_2_U0_ap_ext_blocking_n,
        ap_str_blocking_n => genMemWideFFTKernel1DArray_2_U0_ap_str_blocking_n,
        ap_int_blocking_n => genMemWideFFTKernel1DArray_2_U0_ap_int_blocking_n);

    ssrWideStream4kernelIn_U : component fft2DKernel_fifo_w256_d2_D_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ssrWideStream4kernelIn_din,
        if_full_n => ssrWideStream4kernelIn_full_n,
        if_write => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ssrWideStream4kernelIn_write,
        if_dout => ssrWideStream4kernelIn_dout,
        if_empty_n => ssrWideStream4kernelIn_empty_n,
        if_read => fftStreamingKernel_U0_ssrWideStream4kernelIn_read);

    ssrWideStream4kernelOut_U : component fft2DKernel_fifo_w256_d2_D_x1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fftStreamingKernel_U0_ssrWideStream4kernelOut_din,
        if_full_n => ssrWideStream4kernelOut_full_n,
        if_write => fftStreamingKernel_U0_ssrWideStream4kernelOut_write,
        if_dout => ssrWideStream4kernelOut_dout,
        if_empty_n => ssrWideStream4kernelOut_empty_n,
        if_read => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ssrWideStream4kernelOut_read);

    start_for_fftStreamingKernel_U0_U : component fft2DKernel_start_for_fftStreamingKernel_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_fftStreamingKernel_U0_din,
        if_full_n => start_for_fftStreamingKernel_U0_full_n,
        if_write => wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_start_write,
        if_dout => start_for_fftStreamingKernel_U0_dout,
        if_empty_n => start_for_fftStreamingKernel_U0_empty_n,
        if_read => fftStreamingKernel_U0_ap_ready);

    start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_U : component fft2DKernel_start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_din,
        if_full_n => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_full_n,
        if_write => fftStreamingKernel_U0_start_write,
        if_dout => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_dout,
        if_empty_n => start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_empty_n,
        if_read => narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_ready);





    ap_sync_reg_genMemWideFFTKernel1DArray_2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_genMemWideFFTKernel1DArray_2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((real_start and ap_sync_ready) = ap_const_logic_1)) then 
                    ap_sync_reg_genMemWideFFTKernel1DArray_2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_genMemWideFFTKernel1DArray_2_U0_ap_ready <= ap_sync_genMemWideFFTKernel1DArray_2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready <= ap_const_logic_0;
            else
                if (((real_start and ap_sync_ready) = ap_const_logic_1)) then 
                    ap_sync_reg_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready <= ap_sync_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= ap_sync_done;
    ap_ext_blocking_cur_n <= ap_const_logic_1;
    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_ext_blocking_cur_n);
    ap_ext_blocking_sub_n <= (wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ext_blocking_n and narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_ext_blocking_n and genMemWideFFTKernel1DArray_2_U0_ap_ext_blocking_n and fftStreamingKernel_U0_ap_ext_blocking_n);
    ap_idle <= (wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_idle and narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_idle and genMemWideFFTKernel1DArray_2_U0_ap_idle and fftStreamingKernel_U0_ap_idle);
    ap_int_blocking_cur_n <= ap_const_logic_1;
    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_int_blocking_cur_n);
    ap_int_blocking_sub_n <= (wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_int_blocking_n and narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_int_blocking_n and genMemWideFFTKernel1DArray_2_U0_ap_int_blocking_n and fftStreamingKernel_U0_ap_int_blocking_n);
    ap_ready <= ap_sync_ready;
    ap_str_blocking_cur_n <= ap_const_logic_1;
    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_str_blocking_cur_n);
    ap_str_blocking_sub_n <= (wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_str_blocking_n and narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_str_blocking_n and genMemWideFFTKernel1DArray_2_U0_ap_str_blocking_n and fftStreamingKernel_U0_ap_str_blocking_n);
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_done and genMemWideFFTKernel1DArray_2_U0_ap_done);
    ap_sync_genMemWideFFTKernel1DArray_2_U0_ap_ready <= (genMemWideFFTKernel1DArray_2_U0_ap_ready or ap_sync_reg_genMemWideFFTKernel1DArray_2_U0_ap_ready);
    ap_sync_ready <= (ap_sync_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready and ap_sync_genMemWideFFTKernel1DArray_2_U0_ap_ready);
    ap_sync_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready <= (wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready or ap_sync_reg_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready);
    fftStreamingKernel_U0_ap_continue <= ap_const_logic_1;
    fftStreamingKernel_U0_ap_start <= start_for_fftStreamingKernel_U0_empty_n;
    genMemWideFFTKernel1DArray_2_U0_ap_continue <= ap_sync_continue;
    genMemWideFFTKernel1DArray_2_U0_ap_start <= (real_start and (ap_sync_reg_genMemWideFFTKernel1DArray_2_U0_ap_ready xor ap_const_logic_1));
    internal_ap_ready <= ap_sync_ready;
    narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_continue <= ap_sync_continue;
    narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_ap_start <= start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_empty_n;
    p_inMemWideStreamArray_0_0_0_0_0_0110_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0110_read;
    p_inMemWideStreamArray_0_0_0_0_0_0111_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0111_read;
    p_inMemWideStreamArray_0_0_0_0_0_0112_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0112_read;
    p_inMemWideStreamArray_0_0_0_0_0_0113_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0113_read;
    p_inMemWideStreamArray_0_0_0_0_0_0114_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0114_read;
    p_inMemWideStreamArray_0_0_0_0_0_0115_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_0115_read;
    p_inMemWideStreamArray_0_0_0_0_0_018_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_018_read;
    p_inMemWideStreamArray_0_0_0_0_0_019_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_0_0_0_019_read;
    p_inMemWideStreamArray_0_0_0_0_0_01_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_01_read;
    p_inMemWideStreamArray_0_0_0_0_0_02_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_02_read;
    p_inMemWideStreamArray_0_0_0_0_0_03_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_03_read;
    p_inMemWideStreamArray_0_0_0_0_0_04_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_04_read;
    p_inMemWideStreamArray_0_0_0_0_0_05_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_05_read;
    p_inMemWideStreamArray_0_0_0_0_0_06_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_06_read;
    p_inMemWideStreamArray_0_0_0_0_0_07_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_07_read;
    p_inMemWideStreamArray_0_0_0_0_0_0_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_0_0_0_0_read;
    p_inMemWideStreamArray_0_0_1_0_0_016_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_016_read;
    p_inMemWideStreamArray_0_0_1_0_0_017_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_017_read;
    p_inMemWideStreamArray_0_0_1_0_0_018_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_018_read;
    p_inMemWideStreamArray_0_0_1_0_0_019_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_019_read;
    p_inMemWideStreamArray_0_0_1_0_0_020_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_020_read;
    p_inMemWideStreamArray_0_0_1_0_0_021_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_021_read;
    p_inMemWideStreamArray_0_0_1_0_0_0223_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0223_read;
    p_inMemWideStreamArray_0_0_1_0_0_0224_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0224_read;
    p_inMemWideStreamArray_0_0_1_0_0_0225_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0225_read;
    p_inMemWideStreamArray_0_0_1_0_0_0226_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0226_read;
    p_inMemWideStreamArray_0_0_1_0_0_0227_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0227_read;
    p_inMemWideStreamArray_0_0_1_0_0_0228_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0228_read;
    p_inMemWideStreamArray_0_0_1_0_0_0229_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_0229_read;
    p_inMemWideStreamArray_0_0_1_0_0_022_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_022_read;
    p_inMemWideStreamArray_0_0_1_0_0_02_read <= wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_p_wideStreamIn_0_0_1_0_0_02_read;
    p_inMemWideStreamArray_0_0_1_0_0_0_read <= genMemWideFFTKernel1DArray_2_U0_p_inMemWideStreamArray_0_0_1_0_0_0_read;
    p_outMemWideStreamArray_0_0_0_0_0_030_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_030_din;
    p_outMemWideStreamArray_0_0_0_0_0_030_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_030_write;
    p_outMemWideStreamArray_0_0_0_0_0_031_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_031_din;
    p_outMemWideStreamArray_0_0_0_0_0_031_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_031_write;
    p_outMemWideStreamArray_0_0_0_0_0_032_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_032_din;
    p_outMemWideStreamArray_0_0_0_0_0_032_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_032_write;
    p_outMemWideStreamArray_0_0_0_0_0_0337_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_019_din;
    p_outMemWideStreamArray_0_0_0_0_0_0337_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_019_write;
    p_outMemWideStreamArray_0_0_0_0_0_0338_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0110_din;
    p_outMemWideStreamArray_0_0_0_0_0_0338_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0110_write;
    p_outMemWideStreamArray_0_0_0_0_0_0339_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0111_din;
    p_outMemWideStreamArray_0_0_0_0_0_0339_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0111_write;
    p_outMemWideStreamArray_0_0_0_0_0_033_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_033_din;
    p_outMemWideStreamArray_0_0_0_0_0_033_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_033_write;
    p_outMemWideStreamArray_0_0_0_0_0_0340_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0112_din;
    p_outMemWideStreamArray_0_0_0_0_0_0340_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0112_write;
    p_outMemWideStreamArray_0_0_0_0_0_0341_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0113_din;
    p_outMemWideStreamArray_0_0_0_0_0_0341_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0113_write;
    p_outMemWideStreamArray_0_0_0_0_0_0342_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0114_din;
    p_outMemWideStreamArray_0_0_0_0_0_0342_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0114_write;
    p_outMemWideStreamArray_0_0_0_0_0_0343_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0115_din;
    p_outMemWideStreamArray_0_0_0_0_0_0343_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_0115_write;
    p_outMemWideStreamArray_0_0_0_0_0_034_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_034_din;
    p_outMemWideStreamArray_0_0_0_0_0_034_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_034_write;
    p_outMemWideStreamArray_0_0_0_0_0_035_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_035_din;
    p_outMemWideStreamArray_0_0_0_0_0_035_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_035_write;
    p_outMemWideStreamArray_0_0_0_0_0_036_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_036_din;
    p_outMemWideStreamArray_0_0_0_0_0_036_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_036_write;
    p_outMemWideStreamArray_0_0_0_0_0_03_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_018_din;
    p_outMemWideStreamArray_0_0_0_0_0_03_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_0_0_0_018_write;
    p_outMemWideStreamArray_0_0_0_0_0_0_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_0_din;
    p_outMemWideStreamArray_0_0_0_0_0_0_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_0_0_0_0_write;
    p_outMemWideStreamArray_0_0_1_0_0_044_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_044_din;
    p_outMemWideStreamArray_0_0_1_0_0_044_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_044_write;
    p_outMemWideStreamArray_0_0_1_0_0_0451_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0223_din;
    p_outMemWideStreamArray_0_0_1_0_0_0451_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0223_write;
    p_outMemWideStreamArray_0_0_1_0_0_0452_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0224_din;
    p_outMemWideStreamArray_0_0_1_0_0_0452_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0224_write;
    p_outMemWideStreamArray_0_0_1_0_0_0453_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0225_din;
    p_outMemWideStreamArray_0_0_1_0_0_0453_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0225_write;
    p_outMemWideStreamArray_0_0_1_0_0_0454_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0226_din;
    p_outMemWideStreamArray_0_0_1_0_0_0454_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0226_write;
    p_outMemWideStreamArray_0_0_1_0_0_0455_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0227_din;
    p_outMemWideStreamArray_0_0_1_0_0_0455_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0227_write;
    p_outMemWideStreamArray_0_0_1_0_0_0456_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0228_din;
    p_outMemWideStreamArray_0_0_1_0_0_0456_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0228_write;
    p_outMemWideStreamArray_0_0_1_0_0_0457_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0229_din;
    p_outMemWideStreamArray_0_0_1_0_0_0457_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_0229_write;
    p_outMemWideStreamArray_0_0_1_0_0_045_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_045_din;
    p_outMemWideStreamArray_0_0_1_0_0_045_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_045_write;
    p_outMemWideStreamArray_0_0_1_0_0_046_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_046_din;
    p_outMemWideStreamArray_0_0_1_0_0_046_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_046_write;
    p_outMemWideStreamArray_0_0_1_0_0_047_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_047_din;
    p_outMemWideStreamArray_0_0_1_0_0_047_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_047_write;
    p_outMemWideStreamArray_0_0_1_0_0_048_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_048_din;
    p_outMemWideStreamArray_0_0_1_0_0_048_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_048_write;
    p_outMemWideStreamArray_0_0_1_0_0_049_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_049_din;
    p_outMemWideStreamArray_0_0_1_0_0_049_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_049_write;
    p_outMemWideStreamArray_0_0_1_0_0_04_din <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_02_din;
    p_outMemWideStreamArray_0_0_1_0_0_04_write <= narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_p_wideStreamOut_0_0_1_0_0_02_write;
    p_outMemWideStreamArray_0_0_1_0_0_050_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_050_din;
    p_outMemWideStreamArray_0_0_1_0_0_050_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_050_write;
    p_outMemWideStreamArray_0_0_1_0_0_0_din <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_0_din;
    p_outMemWideStreamArray_0_0_1_0_0_0_write <= genMemWideFFTKernel1DArray_2_U0_p_outMemWideStreamArray_0_0_1_0_0_0_write;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_for_fftStreamingKernel_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_continue <= ap_const_logic_1;
    wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_start <= (real_start and (ap_sync_reg_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0_ap_ready xor ap_const_logic_1));
end behav;
