// Seed: 2718524148
`timescale 1 ps / 1ps
module module_0 (
    input  supply0 id_0,
    input  logic   id_1,
    output logic   id_2
);
  always @* begin
    id_2 = 1;
  end
  logic id_3 = id_0[1'b0];
  assign id_3 = 1;
  assign id_3 = 1 ? 1 : 1;
  assign id_2 = 1;
  logic id_4;
endmodule
