# 2022 Summer Study  
+ ### Agenda
    >1. Review Python
    >2. Study Verilog
    >3. Make __*Testbench Generator*__ Using __*Python*__
+ ### Final Product
    >__*TB_Gen.py*__
+ ### Directory Information

    |Directory|Description|  
    |:---:|:--------:|  
    |*Study*|Verilog & Python Study Directory |  
    |*Verilog_Code*| Verilog TestSamples |
    |*Wavedrom_Json*| Wavedrom json TestSamples |
+ ### Version Info
    *1.0*    Initial Release  
    *1.1*    Add Exception Handller  
    *1.2*    Add CLK Processing Function  
    *1.3*    Add BUS Processing Function  
    *1.4*    Fix Syntax Error  
    *1.5*    Add Simulation Stop Time  
    *1.5.1*   Add Comment