( ( nil
  version "2.1"
  mapType "incremental"
  repList "hspiceD spice cmos_sch cmos.sch schematic"
  stopList "hspiceD spice"
  hierDelim "^"
 )
( net
( "17:VDD!" "n17__vdd!" )
( "2:VDD!" "n2__vdd!" )
( "9:I2|net18" "n9__i2__net18" )
( "11:VDD!" "n11__vdd!" )
( "6:I3|net12" "n6__i3__net12" )
( "4:I3|net12" "n4__i3__net12" )
( "BLB1" "blb1" )
( "9:WL" "n9__wl" )
( "3:I3|net18" "n3__i3__net18" )
( "7:I1|net12" "n7__i1__net12" )
( "I3|net18" "i3__net18" )
( "16:VDD!" "n16__vdd!" )
( "2:I1|net18" "n2__i1__net18" )
( "BL0" "bl0" )
( "3:WL" "n3__wl" )
( "3:I1|net12" "n3__i1__net12" )
( "1:BL1" "n1__bl1" )
( "8:I2|net18" "n8__i2__net18" )
( "3:I0|net12" "n3__i0__net12" )
( "4:BL3" "n4__bl3" )
( "5:I1|net18" "n5__i1__net18" )
( "4:BLB3" "n4__blb3" )
( "24:WL" "n24__wl" )
( "I2|net18" "i2__net18" )
( "4:BLB0" "n4__blb0" )
( "I1|net18" "i1__net18" )
( "4:BL0" "n4__bl0" )
( "5:BL0" "n5__bl0" )
( "I0|net12" "i0__net12" )
( "4:WL" "n4__wl" )
( "2:I3|net12" "n2__i3__net12" )
( "9:I1|net18" "n9__i1__net18" )
( "I0|net18" "i0__net18" )
( "2:BL0" "n2__bl0" )
( "28:WL" "n28__wl" )
( "6:WL" "n6__wl" )
( "7:I1|net18" "n7__i1__net18" )
( "4:BLB1" "n4__blb1" )
( "3:I2|net18" "n3__i2__net18" )
( "BL1" "bl1" )
( "2:I2|net18" "n2__i2__net18" )
( "2:I0|net18" "n2__i0__net18" )
( "6:VDD!" "n6__vdd!" )
( "6:I1|net12" "n6__i1__net12" )
( "GND!" "0" )
( "16:GND!" "n16__gnd!" )
( "13:GND!" "n13__gnd!" )
( "7:I0|net12" "n7__i0__net12" )
( "12:WL" "n12__wl" )
( "4:BLB2" "n4__blb2" )
( "6:GND!" "n6__gnd!" )
( "5:VDD!" "n5__vdd!" )
( "1:BL2" "n1__bl2" )
( "BLB2" "blb2" )
( "6:BL0" "n6__bl0" )
( "2:WL" "n2__wl" )
( "I1|net12" "i1__net12" )
( "17:GND!" "n17__gnd!" )
( "2:BL2" "n2__bl2" )
( "6:BLB0" "n6__blb0" )
( "8:GND!" "n8__gnd!" )
( "1:BLB3" "n1__blb3" )
( "4:I2|net18" "n4__i2__net18" )
( "1:BLB0" "n1__blb0" )
( "2:I3|net18" "n2__i3__net18" )
( "15:WL" "n15__wl" )
( "4:GND!" "n4__gnd!" )
( "1:BL0" "n1__bl0" )
( "20:VDD!" "n20__vdd!" )
( "2:I2|net12" "n2__i2__net12" )
( "17:WL" "n17__wl" )
( "6:BLB1" "n6__blb1" )
( "4:I0|net12" "n4__i0__net12" )
( "I3|net12" "i3__net12" )
( "2:BLB3" "n2__blb3" )
( "2:BLB0" "n2__blb0" )
( "2:BL3" "n2__bl3" )
( "2:BLB2" "n2__blb2" )
( "9:I0|net18" "n9__i0__net18" )
( "1:BLB1" "n1__blb1" )
( "2:I0|net12" "n2__i0__net12" )
( "5:GND!" "n5__gnd!" )
( "BLB3" "blb3" )
( "10:I1|net12" "n10__i1__net12" )
( "1:BL3" "n1__bl3" )
( "2:BL1" "n2__bl1" )
( "5:BLB0" "n5__blb0" )
( "6:I2|net12" "n6__i2__net12" )
( "18:WL" "n18__wl" )
( "WL" "wl" )
( "7:I3|net12" "n7__i3__net12" )
( "10:WL" "n10__wl" )
( "9:I1|net12" "n9__i1__net12" )
( "8:I1|net18" "n8__i1__net18" )
( "9:I3|net18" "n9__i3__net18" )
( "16:WL" "n16__wl" )
( "5:BLB2" "n5__blb2" )
( "22:VDD!" "n22__vdd!" )
( "I2|net12" "i2__net12" )
( "8:I3|net18" "n8__i3__net18" )
( "5:BLB1" "n5__blb1" )
( "14:GND!" "n14__gnd!" )
( "9:GND!" "n9__gnd!" )
( "2:GND!" "n2__gnd!" )
( "23:VDD!" "n23__vdd!" )
( "11:WL" "n11__wl" )
( "4:I0|net18" "n4__i0__net18" )
( "25:WL" "n25__wl" )
( "4:BL1" "n4__bl1" )
( "15:VDD!" "n15__vdd!" )
( "7:I2|net18" "n7__i2__net18" )
( "26:WL" "n26__wl" )
( "3:I1|net18" "n3__i1__net18" )
( "1:VDD!" "n1__vdd!" )
( "6:I0|net12" "n6__i0__net12" )
( "7:VDD!" "n7__vdd!" )
( "20:WL" "n20__wl" )
( "13:WL" "n13__wl" )
( "21:WL" "n21__wl" )
( "12:GND!" "n12__gnd!" )
( "4:I2|net12" "n4__i2__net12" )
( "27:WL" "n27__wl" )
( "5:BLB3" "n5__blb3" )
( "1:GND!" "n1__gnd!" )
( "14:VDD!" "n14__vdd!" )
( "8:I0|net18" "n8__i0__net18" )
( "7:GND!" "n7__gnd!" )
( "7:I2|net12" "n7__i2__net12" )
( "5:BL1" "n5__bl1" )
( "9:VDD!" "n9__vdd!" )
( "BL3" "bl3" )
( "5:I2|net18" "n5__i2__net18" )
( "7:I3|net18" "n7__i3__net18" )
( "2:I1|net12" "n2__i1__net12" )
( "BL2" "bl2" )
( "22:WL" "n22__wl" )
( "20:GND!" "n20__gnd!" )
( "13:VDD!" "n13__vdd!" )
( "10:I2|net12" "n10__i2__net12" )
( "9:I3|net12" "n9__i3__net12" )
( "6:BL2" "n6__bl2" )
( "10:VDD!" "n10__vdd!" )
( "5:WL" "n5__wl" )
( "2:BLB1" "n2__blb1" )
( "4:VDD!" "n4__vdd!" )
( "4:BL2" "n4__bl2" )
( "19:WL" "n19__wl" )
( "10:I3|net12" "n10__i3__net12" )
( "7:I0|net18" "n7__i0__net18" )
( "7:WL" "n7__wl" )
( "9:I2|net12" "n9__i2__net12" )
( "10:GND!" "n10__gnd!" )
( "8:VDD!" "n8__vdd!" )
( "5:I3|net18" "n5__i3__net18" )
( "5:BL2" "n5__bl2" )
( "1:BLB2" "n1__blb2" )
( "12:VDD!" "n12__vdd!" )
( "8:WL" "n8__wl" )
( "BLB0" "blb0" )
( "1:WL" "n1__wl" )
( "23:WL" "n23__wl" )
( "10:I0|net12" "n10__i0__net12" )
( "9:I0|net12" "n9__i0__net12" )
( "4:I3|net18" "n4__i3__net18" )
( "3:I3|net12" "n3__i3__net12" )
( "VDD!" "vdd!" )
( "5:BL3" "n5__bl3" )
( "11:GND!" "n11__gnd!" )
( "19:VDD!" "n19__vdd!" )
( "3:I2|net12" "n3__i2__net12" )
( "5:I0|net18" "n5__i0__net18" )
( "3:I0|net18" "n3__i0__net18" )
( "19:GND!" "n19__gnd!" )
( "4:I1|net12" "n4__i1__net12" )
( "14:WL" "n14__wl" )
( "4:I1|net18" "n4__i1__net18" )
 )
( inst
( "I1|PM1" "mi1__pm1" )
( "I3|PM1" "mi3__pm1" )
( "I2|PM1" "mi2__pm1" )
( "I1|NM1" "mi1__nm1" )
( "I2|NM1" "mi2__nm1" )
( "I0|NM3" "mi0__nm3" )
( "I2|PM0" "mi2__pm0" )
( "I2|NM2" "mi2__nm2" )
( "I3|NM2" "mi3__nm2" )
( "I0|NM0" "mi0__nm0" )
( "I0|NM2" "mi0__nm2" )
( "I1|NM0" "mi1__nm0" )
( "I3|NM3" "mi3__nm3" )
( "I1|NM3" "mi1__nm3" )
( "I2|NM3" "mi2__nm3" )
( "I0|PM0" "mi0__pm0" )
( "I2|NM0" "mi2__nm0" )
( "I3|NM1" "mi3__nm1" )
( "I0|NM1" "mi0__nm1" )
( "I3|PM0" "mi3__pm0" )
( "I0|PM1" "mi0__pm1" )
( "I1|PM0" "mi1__pm0" )
( "I3|NM0" "mi3__nm0" )
( "I1|NM2" "mi1__nm2" )
 )
( model
 )
( term
 )
( param
 )
 )
