

================================================================
== Synthesis Summary Report of 'matrix_mult'
================================================================
+ General Information: 
    * Date:           Wed Nov 12 14:49:18 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        Flatten
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: aartix7
    * Target device:  xa7a15t-cpg236-2I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+----------+-----+
    |    Modules    | Issue|      |      Latency     | Iteration|         | Trip |          |      |         |          |          |     |
    |    & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT   | URAM|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+----------+-----+
    |+ matrix_mult  |     -|  0.42|        8|  80.000|         -|        4|     -|    rewind|     -|  6 (13%)|  340 (1%)|  299 (2%)|    -|
    | o row_col     |     -|  7.30|        6|  60.000|         4|        1|     4|       yes|     -|        -|         -|         -|    -|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| AB_address0 | out       | 2        |
| AB_d0       | out       | 32       |
| A_address0  | out       | 2        |
| A_address1  | out       | 2        |
| A_q0        | in        | 32       |
| A_q1        | in        | 32       |
| B_address0  | out       | 2        |
| B_address1  | out       | 2        |
| B_q0        | in        | 32       |
| B_q1        | in        | 32       |
+-------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| AB       | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_q1         | port    |          |
| AB       | AB_address0  | port    | offset   |
| AB       | AB_ce0       | port    |          |
| AB       | AB_we0       | port    |          |
| AB       | AB_d0        | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+------------+--------+----------+---------+
| Name                    | DSP | Pragma | Variable   | Op     | Impl     | Latency |
+-------------------------+-----+--------+------------+--------+----------+---------+
| + matrix_mult           | 6   |        |            |        |          |         |
|   add_ln8_fu_169_p2     |     |        | add_ln8    | add    | fabric   | 0       |
|   select_ln9_fu_175_p3  |     |        | select_ln9 | select | auto_sel | 0       |
|   i_fu_183_p3           |     |        | i          | select | auto_sel | 0       |
|   xor_ln15_fu_232_p2    |     |        | xor_ln15   | xor    | auto     | 0       |
|   add_ln17_fu_294_p2    |     |        | add_ln17   | add    | fabric   | 0       |
|   mul_32s_32s_32_1_1_U1 | 3   |        | mul_ln15   | mul    | auto     | 0       |
|   mul_32s_32s_32_1_1_U2 | 3   |        | mul_ln15_1 | mul    | auto     | 0       |
|   ABij_fu_303_p2        |     |        | ABij       | add    | fabric   | 0       |
|   j_fu_255_p2           |     |        | j          | add    | fabric   | 0       |
|   add_ln8_1_fu_261_p2   |     |        | add_ln8_1  | add    | fabric   | 0       |
|   icmp_ln11_fu_267_p2   |     |        | icmp_ln11  | seteq  | auto     | 0       |
|   icmp_ln8_fu_273_p2    |     |        | icmp_ln8   | seteq  | auto     | 0       |
+-------------------------+-----+--------+------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+---------+----------------------------------+
| Type         | Options | Location                         |
+--------------+---------+----------------------------------+
| INLINE       | off     | matrix_mult.cpp:6 in matrix_mult |
| LOOP_FLATTEN |         | matrix_mult.cpp:9 in matrix_mult |
+--------------+---------+----------------------------------+


