// Seed: 1008978353
module module_0 ();
  initial begin : LABEL_0
    disable id_1;
  end
  wire id_2;
  assign id_2 = id_2;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    output logic id_2,
    output uwire id_3
);
  always id_2 = #(id_0  : id_1 == id_0  : 1) 1;
  logic id_5;
  assign id_5 = id_0;
  module_0 modCall_1 ();
  id_6(
      .id_0(1'b0), .id_1(id_2), .id_2((1)), .id_3(1 - id_3), .id_4(1), .id_5(1)
  );
endmodule
