{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 12:08:28 2013 " "Info: Processing started: Wed Jun 12 12:08:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LoginCircuit -c LoginCircuit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LoginCircuit -c LoginCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LoginCircuit.v(106) " "Warning (10268): Verilog HDL information at LoginCircuit.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LoginCircuit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LoginCircuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoginCircuit " "Info: Found entity 1: LoginCircuit" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LoginCircuit " "Info: Elaborating entity \"LoginCircuit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LoginCircuit.v(115) " "Warning (10230): Verilog HDL assignment warning at LoginCircuit.v(115): truncated value with size 32 to match size of target (6)" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(123) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(123): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 123 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(210) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(210): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 210 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(317) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(317): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 317 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(502) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(502): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 502 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(607) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(607): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 607 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(838) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(838): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 838 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(1016) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(1016): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 1016 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(1099) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(1099): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 1099 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(1275) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(1275): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 1275 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(1451) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(1451): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 1451 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LoginCircuit.v(205) " "Warning (10762): Verilog HDL Case Statement warning at LoginCircuit.v(205): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 205 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "LoginCircuit.v" "" { Text "E:/Lab/LoginCircuit/LoginCircuit.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lab/LoginCircuit/LoginCircuit.map.smsg " "Info: Generated suppressed messages file E:/Lab/LoginCircuit/LoginCircuit.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "827 " "Info: Implemented 827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "791 " "Info: Implemented 791 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 12:08:36 2013 " "Info: Processing ended: Wed Jun 12 12:08:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
