<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p25" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_25{left:743px;bottom:1140px;letter-spacing:-0.12px;}
#t2_25{left:769px;bottom:1140px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t3_25{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_25{left:837px;bottom:81px;letter-spacing:-0.15px;}
#t5_25{left:138px;bottom:1083px;}
#t6_25{left:165px;bottom:1083px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t7_25{left:137px;bottom:1046px;}
#t8_25{left:165px;bottom:1046px;letter-spacing:0.1px;word-spacing:0.03px;}
#t9_25{left:274px;bottom:1047px;letter-spacing:-0.25px;}
#ta_25{left:316px;bottom:1046px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tb_25{left:137px;bottom:1010px;}
#tc_25{left:165px;bottom:1010px;letter-spacing:0.11px;word-spacing:-0.03px;}
#td_25{left:677px;bottom:1010px;letter-spacing:-0.25px;}
#te_25{left:719px;bottom:1010px;letter-spacing:0.1px;word-spacing:0.03px;}
#tf_25{left:137px;bottom:973px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tg_25{left:137px;bottom:955px;letter-spacing:0.08px;}
#th_25{left:160px;bottom:955px;letter-spacing:-0.25px;}
#ti_25{left:202px;bottom:955px;}
#tj_25{left:137px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tk_25{left:137px;bottom:900px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tl_25{left:110px;bottom:860px;letter-spacing:0.14px;}
#tm_25{left:160px;bottom:860px;letter-spacing:0.16px;word-spacing:-0.01px;}
#tn_25{left:138px;bottom:820px;letter-spacing:0.11px;word-spacing:-0.01px;}
#to_25{left:138px;bottom:783px;}
#tp_25{left:165px;bottom:783px;letter-spacing:0.11px;word-spacing:-0.21px;}
#tq_25{left:165px;bottom:765px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tr_25{left:137px;bottom:728px;}
#ts_25{left:165px;bottom:728px;letter-spacing:0.11px;word-spacing:-0.51px;}
#tt_25{left:769px;bottom:729px;letter-spacing:-0.15px;}
#tu_25{left:796px;bottom:729px;letter-spacing:0.1px;word-spacing:-0.53px;}
#tv_25{left:165px;bottom:711px;letter-spacing:-0.15px;}
#tw_25{left:191px;bottom:710px;letter-spacing:0.11px;}
#tx_25{left:165px;bottom:692px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ty_25{left:165px;bottom:673px;letter-spacing:0.08px;word-spacing:-0.01px;}
#tz_25{left:223px;bottom:674px;letter-spacing:-0.15px;}
#t10_25{left:249px;bottom:674px;letter-spacing:0.1px;word-spacing:0.03px;}
#t11_25{left:110px;bottom:633px;letter-spacing:0.15px;}
#t12_25{left:160px;bottom:633px;letter-spacing:0.17px;}
#t13_25{left:138px;bottom:594px;letter-spacing:0.11px;}
#t14_25{left:399px;bottom:595px;letter-spacing:-0.13px;}
#t15_25{left:421px;bottom:594px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t16_25{left:479px;bottom:595px;letter-spacing:-0.27px;}
#t17_25{left:521px;bottom:594px;letter-spacing:0.03px;word-spacing:0.04px;}
#t18_25{left:610px;bottom:595px;letter-spacing:-0.13px;}
#t19_25{left:632px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1a_25{left:138px;bottom:576px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1b_25{left:524px;bottom:576px;letter-spacing:-0.13px;}
#t1c_25{left:546px;bottom:576px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1d_25{left:138px;bottom:557px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t1e_25{left:138px;bottom:539px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t1f_25{left:138px;bottom:502px;letter-spacing:0.1px;word-spacing:-0.18px;}
#t1g_25{left:137px;bottom:484px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1h_25{left:137px;bottom:466px;letter-spacing:0.11px;word-spacing:-0.37px;}
#t1i_25{left:137px;bottom:447px;letter-spacing:0.11px;word-spacing:-0.55px;}
#t1j_25{left:550px;bottom:448px;letter-spacing:-0.13px;}
#t1k_25{left:569px;bottom:447px;letter-spacing:0.1px;word-spacing:-0.53px;}
#t1l_25{left:138px;bottom:430px;letter-spacing:-0.22px;}
#t1m_25{left:156px;bottom:429px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1n_25{left:443px;bottom:430px;letter-spacing:-0.22px;}
#t1o_25{left:462px;bottom:429px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1p_25{left:138px;bottom:392px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1q_25{left:342px;bottom:392px;letter-spacing:0.08px;}
#t1r_25{left:477px;bottom:392px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1s_25{left:138px;bottom:356px;}
#t1t_25{left:165px;bottom:356px;letter-spacing:0.12px;}
#t1u_25{left:192px;bottom:356px;letter-spacing:-0.13px;}
#t1v_25{left:214px;bottom:356px;letter-spacing:0.11px;word-spacing:-0.23px;}
#t1w_25{left:165px;bottom:337px;letter-spacing:0.11px;}
#t1x_25{left:138px;bottom:301px;}
#t1y_25{left:165px;bottom:301px;letter-spacing:0.12px;}
#t1z_25{left:193px;bottom:301px;letter-spacing:-0.22px;}
#t20_25{left:215px;bottom:301px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t21_25{left:110px;bottom:261px;letter-spacing:0.13px;}
#t22_25{left:160px;bottom:261px;letter-spacing:0.17px;word-spacing:0.05px;}
#t23_25{left:138px;bottom:221px;letter-spacing:0.11px;}
#t24_25{left:138px;bottom:185px;}
#t25_25{left:165px;bottom:185px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t26_25{left:138px;bottom:148px;}
#t27_25{left:165px;bottom:148px;letter-spacing:0.12px;}
#t28_25{left:193px;bottom:149px;letter-spacing:-0.2px;}
#t29_25{left:224px;bottom:148px;letter-spacing:0.08px;word-spacing:-0.01px;}
#t2a_25{left:282px;bottom:149px;letter-spacing:-0.25px;}
#t2b_25{left:324px;bottom:148px;letter-spacing:0.09px;word-spacing:-0.06px;}

.s1_25{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_25{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_25{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_25{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_25{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s6_25{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts25" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg25Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg25" style="-webkit-user-select: none;"><object width="935" height="1210" data="25/25.svg" type="image/svg+xml" id="pdf25" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_25" class="t s1_25">3.5 </span><span id="t2_25" class="t s1_25">Other Modes </span>
<span id="t3_25" class="t s2_25">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t4_25" class="t s2_25">25 </span>
<span id="t5_25" class="t s3_25">• </span><span id="t6_25" class="t s3_25">The processor is operating in Kernel Mode, Supervisor Mode, or Debug Mode, as described above. </span>
<span id="t7_25" class="t s3_25">• </span><span id="t8_25" class="t s3_25">The PX bit in the </span><span id="t9_25" class="t s4_25">Status </span><span id="ta_25" class="t s3_25">register is 1. </span>
<span id="tb_25" class="t s3_25">• </span><span id="tc_25" class="t s3_25">The processor is operating in User Mode, as described above, and the UX bit in the </span><span id="td_25" class="t s4_25">Status </span><span id="te_25" class="t s3_25">register is 1. </span>
<span id="tf_25" class="t s3_25">The last two bullets imply that 64-bit operations are legal in User Mode when either the PX bit or the UX bit is 1 in </span>
<span id="tg_25" class="t s3_25">the </span><span id="th_25" class="t s4_25">Status </span><span id="ti_25" class="t s3_25">register. </span>
<span id="tj_25" class="t s3_25">Trying to execute an instruction that performs 64-bit operations when such instructions are not enabled results in a </span>
<span id="tk_25" class="t s3_25">Reserved Instruction Exception. </span>
<span id="tl_25" class="t s5_25">3.5.3 </span><span id="tm_25" class="t s5_25">64-bit Floating-Point Operations Enable </span>
<span id="tn_25" class="t s3_25">Instructions that are implemented by a 64-bit floating-point unit are legal under any of the following conditions: </span>
<span id="to_25" class="t s3_25">• </span><span id="tp_25" class="t s3_25">In an implementation of Release 1 of the Architecture, 64-bit floating-point operations are enabled only if 64-bit </span>
<span id="tq_25" class="t s3_25">operations enabled. </span>
<span id="tr_25" class="t s3_25">• </span><span id="ts_25" class="t s3_25">In an implementation of Release 2 or later of the , 64-bit floating-point operations are enabled if the </span><span id="tt_25" class="t s4_25">F64 </span><span id="tu_25" class="t s3_25">bit in the </span>
<span id="tv_25" class="t s4_25">FIR </span><span id="tw_25" class="t s3_25">register is 1. The processor must also implement the floating-point data type. Release 3 introduced the </span>
<span id="tx_25" class="t s3_25">microMIPS instruction set; on all microMIPS processors, 64-bit floating-point operations are enabled if the F64 </span>
<span id="ty_25" class="t s3_25">bit in the </span><span id="tz_25" class="t s4_25">FIR </span><span id="t10_25" class="t s3_25">register is 1. </span>
<span id="t11_25" class="t s5_25">3.5.4 </span><span id="t12_25" class="t s5_25">64-bit FPR Enable </span>
<span id="t13_25" class="t s3_25">Access to 64-bit FPRs is controlled by the </span><span id="t14_25" class="t s4_25">FR </span><span id="t15_25" class="t s3_25">bit in the </span><span id="t16_25" class="t s4_25">Status </span><span id="t17_25" class="t s3_25">register. If the </span><span id="t18_25" class="t s4_25">FR </span><span id="t19_25" class="t s3_25">bit is 1, the FPRs are interpreted as </span>
<span id="t1a_25" class="t s3_25">thirty-two 64-bit registers that can contain any data type. If the </span><span id="t1b_25" class="t s4_25">FR </span><span id="t1c_25" class="t s3_25">bit is 0, the FPRs are interpreted as thirty-two 32- </span>
<span id="t1d_25" class="t s3_25">bit registers, any of which can contain a 32-bit data type (W, S). In this case, 64-bit data types are contained in even- </span>
<span id="t1e_25" class="t s3_25">odd pairs of registers. </span>
<span id="t1f_25" class="t s3_25">In Release 1 of the Architecture , 64-bit FPRs are supported in a MIPS64 processor. In Release 2 of the Architecture, </span>
<span id="t1g_25" class="t s3_25">64-bit FPRs are supported in a 64-bit floating-point unit, for both MIPS32 and MIPS64 processors. From Release 3 </span>
<span id="t1h_25" class="t s3_25">and later of the Architecture, 64-bit FPRs are supported for all processors, including all microMIPS processors. As of </span>
<span id="t1i_25" class="t s3_25">Release 5 of the Architecture, if floating-point is implemented, then </span><span id="t1j_25" class="t s4_25">FR</span><span id="t1k_25" class="t s3_25">=1 is required; that is, the 64-bit FPU, with the </span>
<span id="t1l_25" class="t s4_25">FR</span><span id="t1m_25" class="t s3_25">=1 64-bit FPU register model, is required. The </span><span id="t1n_25" class="t s4_25">FR</span><span id="t1o_25" class="t s3_25">=0 32-bit FPU register model continues to be required. </span>
<span id="t1p_25" class="t s3_25">The operation of the processor is </span><span id="t1q_25" class="t s6_25">UNPREDICTABLE </span><span id="t1r_25" class="t s3_25">under the following conditions: </span>
<span id="t1s_25" class="t s3_25">• </span><span id="t1t_25" class="t s3_25">The </span><span id="t1u_25" class="t s4_25">FR </span><span id="t1v_25" class="t s3_25">bit is 0, 64-bit operations are enabled, and a floating-point instruction is executed whose datatype is L or </span>
<span id="t1w_25" class="t s3_25">PS. </span>
<span id="t1x_25" class="t s3_25">• </span><span id="t1y_25" class="t s3_25">The </span><span id="t1z_25" class="t s4_25">FR </span><span id="t20_25" class="t s3_25">bit is 0, and an odd register is referenced by an instruction whose datatype is 64 bits. </span>
<span id="t21_25" class="t s5_25">3.5.5 </span><span id="t22_25" class="t s5_25">Coprocessor 0 Enable </span>
<span id="t23_25" class="t s3_25">Access to Coprocessor 0 registers are enabled under any of the following conditions: </span>
<span id="t24_25" class="t s3_25">• </span><span id="t25_25" class="t s3_25">The processor is running in Kernel Mode or Debug Mode, as defined above. </span>
<span id="t26_25" class="t s3_25">• </span><span id="t27_25" class="t s3_25">The </span><span id="t28_25" class="t s4_25">CU0 </span><span id="t29_25" class="t s3_25">bit in the </span><span id="t2a_25" class="t s4_25">Status </span><span id="t2b_25" class="t s3_25">register is 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
