$date
	Mon Sep  8 22:27:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_full_adder $end
$scope module full_adder_4bit $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 1 # Cin $end
$var wire 4 $ S [3:0] $end
$var wire 1 % Cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
b0 $
0#
b0 "
b0 !
$end
#10000000000000
b10 $
b1 "
b1 !
#20000000000000
b100 $
b10 "
b10 !
#30000000000000
b110 $
b11 "
b11 !
#40000000000000
b1000 $
b100 "
b100 !
#50000000000000
b1010 $
b101 "
b101 !
#60000000000000
b1100 $
b110 "
b110 !
#70000000000000
b1110 $
b111 "
b111 !
#80000000000000
1%
b0 $
b1000 "
b1000 !
#90000000000000
b10 $
b1001 "
b1001 !
#100000000000000
b100 $
b1010 "
b1010 !
#110000000000000
b110 $
b1011 "
b1011 !
#120000000000000
b1000 $
b1100 "
b1100 !
#130000000000000
b1010 $
b1101 "
b1101 !
#140000000000000
b1100 $
b1110 "
b1110 !
#150000000000000
b1110 $
b1111 "
b1111 !
#160000000000000
b1111 $
1#
