Analysis & Synthesis report for RicsV_Pipelined
Wed May 29 16:53:03 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Control_Unit:control_inst
 14. Parameter Settings for User Entity Instance: ALU:alu_inst
 15. Port Connectivity Checks: "Hazard_Unit:hazard_unit"
 16. Port Connectivity Checks: "Data_memory:dmem_inst"
 17. Port Connectivity Checks: "Control_Unit:control_inst"
 18. Port Connectivity Checks: "Register_File:regfile_inst"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 29 16:53:03 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; RicsV_Pipelined                                ;
; Top-level Entity Name              ; RicsV_Pipelined                                ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 249                                            ;
;     Total combinational functions  ; 217                                            ;
;     Dedicated logic registers      ; 141                                            ;
; Total registers                    ; 141                                            ;
; Total pins                         ; 66                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; RicsV_Pipelined    ; RicsV_Pipelined    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; RicsV_Pipelined.v                ; yes             ; User Verilog HDL File        ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v     ;         ;
; Mux_Memory2.v                    ; yes             ; User Verilog HDL File        ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/Mux_Memory2.v         ;         ;
; pc.v                             ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/pc.v                  ;         ;
; instruction_memory.v             ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v  ;         ;
; pcplus4.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/pcplus4.v             ;         ;
; register_file.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/register_file.v       ;         ;
; control_unit.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v        ;         ;
; immediate_generator.v            ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/immediate_generator.v ;         ;
; mux_srca_e.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_srca_e.v          ;         ;
; mux_srcb_e.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_srcb_e.v          ;         ;
; mux_srcb_e2.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_srcb_e2.v         ;         ;
; add_pc.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/add_pc.v              ;         ;
; alu.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/alu.v                 ;         ;
; data_memory.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/data_memory.v         ;         ;
; mem_wb.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mem_wb.v              ;         ;
; hazard_unit.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v         ;         ;
; mux_pc.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_pc.v              ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 249       ;
;                                             ;           ;
; Total combinational functions               ; 217       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 81        ;
;     -- 3 input functions                    ; 58        ;
;     -- <=2 input functions                  ; 78        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 157       ;
;     -- arithmetic mode                      ; 60        ;
;                                             ;           ;
; Total registers                             ; 141       ;
;     -- Dedicated logic registers            ; 141       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 66        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 141       ;
; Total fan-out                               ; 1357      ;
; Average fan-out                             ; 2.77      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                     ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                              ; Entity Name         ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+---------------------+--------------+
; |RicsV_Pipelined                     ; 217 (54)            ; 141 (109)                 ; 0           ; 0            ; 0       ; 0         ; 66   ; 0            ; |RicsV_Pipelined                                 ; RicsV_Pipelined     ; work         ;
;    |Add_PC:addpc_inst|               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RicsV_Pipelined|Add_PC:addpc_inst               ; Add_PC              ; work         ;
;    |Control_Unit:control_inst|       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RicsV_Pipelined|Control_Unit:control_inst       ; Control_Unit        ; work         ;
;    |Hazard_Unit:hazard_unit|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RicsV_Pipelined|Hazard_Unit:hazard_unit         ; Hazard_Unit         ; work         ;
;    |Immediate_Generator:immgen_inst| ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RicsV_Pipelined|Immediate_Generator:immgen_inst ; Immediate_Generator ; work         ;
;    |Instruction_Memory:imem_inst|    ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RicsV_Pipelined|Instruction_Memory:imem_inst    ; Instruction_Memory  ; work         ;
;    |PC:pc_inst|                      ; 31 (31)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RicsV_Pipelined|PC:pc_inst                      ; PC                  ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                       ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Control_Unit:control_inst|ALUControl_D[3]          ; Control_Unit:control_inst|ALUControl_D[3] ; yes                    ;
; Control_Unit:control_inst|ALUControl_D[2]          ; Control_Unit:control_inst|ALUControl_D[3] ; yes                    ;
; Control_Unit:control_inst|ALUControl_D[1]          ; Control_Unit:control_inst|ALUControl_D[3] ; yes                    ;
; Control_Unit:control_inst|ALUControl_D[0]          ; Control_Unit:control_inst|ALUControl_D[3] ; yes                    ;
; Control_Unit:control_inst|ResultSrc_D[0]           ; Control_Unit:control_inst|ResultSrc_D     ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                                           ;                        ;
+----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; Rd_E[5..31]                            ; Stuck at GND due to stuck port data_in ;
; Extimm_E[20..31]                       ; Merged with Extimm_E[19]               ;
; Extimm_E[18]                           ; Merged with Extimm_E[17]               ;
; Instruction_D[19]                      ; Merged with Instruction_D[18]          ;
; Rd_E[4]                                ; Merged with Rd_E[3]                    ;
; Instruction_D[3]                       ; Merged with Instruction_D[2]           ;
; Instruction_D[27]                      ; Merged with Instruction_D[26]          ;
; Instruction_D[11]                      ; Merged with Instruction_D[10]          ;
; Instruction_D[2,10,18,26]              ; Stuck at GND due to stuck port data_in ;
; Rd_E[3]                                ; Stuck at GND due to stuck port data_in ;
; Jump_E                                 ; Stuck at GND due to stuck port data_in ;
; Extimm_E[6]                            ; Stuck at GND due to stuck port data_in ;
; Extimm_E[12..17]                       ; Merged with Extimm_E[11]               ;
; Total Number of Removed Registers = 58 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+---------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+---------------+---------------------------+--------------------------------------------------------------------------------------+
; Rd_E[31]      ; Stuck at GND              ; Instruction_D[26], Instruction_D[18], Instruction_D[2], Rd_E[3], Jump_E, Extimm_E[6] ;
;               ; due to stuck port data_in ;                                                                                      ;
+---------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 141   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 141   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 88    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RicsV_Pipelined|Extimm_E[10]                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |RicsV_Pipelined|Extimm_E[1]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |RicsV_Pipelined|Immediate_Generator:immgen_inst|Selector8 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control_Unit:control_inst ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; ADD_ALU          ; 0000  ; Unsigned Binary                             ;
; SUB_ALU          ; 0001  ; Unsigned Binary                             ;
; AND_ALU          ; 0010  ; Unsigned Binary                             ;
; OR_ALU           ; 0011  ; Unsigned Binary                             ;
; XOR_ALU          ; 0100  ; Unsigned Binary                             ;
; SLT_ALU          ; 0101  ; Unsigned Binary                             ;
; SHL_ALU          ; 0110  ; Unsigned Binary                             ;
; SHR_ALU          ; 0111  ; Unsigned Binary                             ;
; SGTe_ALU         ; 1000  ; Unsigned Binary                             ;
; EQUAL_ALU        ; 1001  ; Unsigned Binary                             ;
; NOT_EQUAL_ALU    ; 1010  ; Unsigned Binary                             ;
; ALUCONTROL_WIDTH ; 4     ; Signed Integer                              ;
; fun3_WIDTH       ; 3     ; Signed Integer                              ;
; fun7_WIDTH       ; 7     ; Signed Integer                              ;
; ALU_OP_WIDTH     ; 2     ; Signed Integer                              ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; ADD_ALU        ; 0000  ; Unsigned Binary                  ;
; SUB_ALU        ; 0001  ; Unsigned Binary                  ;
; AND_ALU        ; 0010  ; Unsigned Binary                  ;
; OR_ALU         ; 0011  ; Unsigned Binary                  ;
; XOR_ALU        ; 0100  ; Unsigned Binary                  ;
; SLT_ALU        ; 0101  ; Unsigned Binary                  ;
; SHL_ALU        ; 0110  ; Unsigned Binary                  ;
; SHR_ALU        ; 0111  ; Unsigned Binary                  ;
; SGTe_ALU       ; 1000  ; Unsigned Binary                  ;
; EQUAL_ALU      ; 1001  ; Unsigned Binary                  ;
; NOT_EQUAL_ALU  ; 1010  ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Hazard_Unit:hazard_unit"                                                                                                                                                    ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rs1_D      ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Rs1_D[31..5]" will be connected to GND.                       ;
; Rs2_D      ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Rs2_D[31..5]" will be connected to GND.                       ;
; ForwardA_E ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; ForwardB_E ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_memory:dmem_inst"                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; WE   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "WE[31..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control_Unit:control_inst"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ImmSrc_D ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_File:regfile_inst"                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rd   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 141                         ;
;     CLR               ; 42                          ;
;     CLR SCLR          ; 11                          ;
;     ENA CLR           ; 58                          ;
;     ENA CLR SLD       ; 30                          ;
; cycloneiii_lcell_comb ; 218                         ;
;     arith             ; 60                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 30                          ;
;     normal            ; 158                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 81                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed May 29 16:52:47 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RicsV_Pipelined -c RicsV_Pipelined
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ricsv_pipelined.v
    Info (12023): Found entity 1: RicsV_Pipelined File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_memory2.v
    Info (12023): Found entity 1: Mux_Memory2 File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/Mux_Memory2.v Line: 1
Info (12127): Elaborating entity "RicsV_Pipelined" for the top level hierarchy
Warning (12125): Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PC File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/pc.v Line: 2
Info (12128): Elaborating entity "PC" for hierarchy "PC:pc_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 45
Warning (12125): Using design file instruction_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Instruction_Memory File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 1
Info (12128): Elaborating entity "Instruction_Memory" for hierarchy "Instruction_Memory:imem_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 53
Warning (10240): Verilog HDL Always Construct warning at instruction_memory.v(11): inferring latch(es) for variable "k", which holds its previous value in one or more paths through the always construct File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[0][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[0][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[0][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[0][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[0][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[0][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[0][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[0][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[1][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[1][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[1][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[1][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[1][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[1][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[1][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[1][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[2][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[2][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[2][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[2][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[2][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[2][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[2][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[2][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[3][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[3][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[3][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[3][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[3][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[3][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[3][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[3][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[4][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[4][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[4][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[4][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[4][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[4][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[4][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[4][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[5][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[5][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[5][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[5][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[5][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[5][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[5][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[5][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[6][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[6][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[6][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[6][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[6][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[6][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[6][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[6][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[7][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[7][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[7][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[7][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[7][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[7][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[7][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[7][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[8][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[8][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[8][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[8][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[8][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[8][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[8][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[8][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[9][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[9][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[9][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[9][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[9][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[9][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[9][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[9][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[10][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[10][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[10][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[10][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[10][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[10][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[10][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[10][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[11][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[11][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[11][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[11][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[11][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[11][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[11][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[11][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[12][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[12][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[12][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[12][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[12][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[12][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[12][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[12][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[13][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[13][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[13][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[13][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[13][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[13][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[13][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[13][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[14][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[14][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[14][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[14][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[14][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[14][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[14][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[14][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[15][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[15][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[15][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[15][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[15][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[15][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[15][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[15][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[16][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[16][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[16][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[16][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[16][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[16][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[16][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[16][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[17][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[17][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[17][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[17][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[17][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[17][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[17][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[17][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[18][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[18][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[18][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[18][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[18][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[18][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[18][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[18][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[19][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[19][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[19][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[19][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[19][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[19][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[19][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[19][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[20][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[20][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[20][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[20][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[20][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[20][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[20][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[20][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[21][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[21][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[21][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[21][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[21][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[21][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[21][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[21][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[22][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[22][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[22][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[22][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[22][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[22][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[22][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[22][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[23][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[23][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[23][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[23][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[23][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[23][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[23][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[23][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[24][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[24][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[24][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[24][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[24][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[24][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[24][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[24][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[25][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[25][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[25][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[25][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[25][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[25][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[25][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[25][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[26][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[26][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[26][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[26][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[26][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[26][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[26][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[26][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[27][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[27][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[27][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[27][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[27][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[27][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[27][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[27][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[28][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[28][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[28][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[28][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[28][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[28][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[28][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[28][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[29][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[29][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[29][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[29][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[29][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[29][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[29][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[29][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[30][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[30][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[30][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[30][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[30][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[30][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[30][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[30][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[31][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[31][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[31][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[31][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[31][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[31][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[31][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[31][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[32][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[32][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[32][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[32][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[32][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[32][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[32][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[32][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[33][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[33][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[33][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[33][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[33][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[33][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[33][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[33][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[34][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[34][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[34][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[34][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[34][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[34][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[34][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[34][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[35][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[35][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[35][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[35][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[35][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[35][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[35][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[35][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[36][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[36][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[36][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[36][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[36][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[36][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[36][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[36][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[37][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[37][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[37][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[37][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[37][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[37][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[37][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[37][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[38][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[38][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[38][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[38][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[38][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[38][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[38][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[38][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[39][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[39][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[39][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[39][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[39][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[39][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[39][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[39][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[40][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[40][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[40][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[40][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[40][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[40][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[40][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[40][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[41][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[41][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[41][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[41][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[41][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[41][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[41][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[41][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[42][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[42][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[42][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[42][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[42][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[42][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[42][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[42][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[43][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[43][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[43][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[43][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[43][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[43][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[43][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[43][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[44][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[44][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[44][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[44][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[44][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[44][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[44][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[44][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[45][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[45][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[45][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[45][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[45][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[45][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[45][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[45][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[46][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[46][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[46][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[46][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[46][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[46][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[46][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[46][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[47][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[47][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[47][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[47][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[47][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[47][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[47][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[47][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[48][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[48][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[48][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[48][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[48][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[48][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[48][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[48][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[49][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[49][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[49][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[49][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[49][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[49][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[49][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[49][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[50][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[50][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[50][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[50][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[50][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[50][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[50][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[50][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[51][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[51][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[51][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[51][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[51][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[51][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[51][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[51][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[52][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[52][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[52][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[52][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[52][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[52][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[52][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[52][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[53][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[53][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[53][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[53][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[53][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[53][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[53][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[53][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[54][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[54][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[54][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[54][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[54][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[54][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[54][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[54][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[55][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[55][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[55][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[55][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[55][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[55][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[55][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[55][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[56][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[56][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[56][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[56][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[56][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[56][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[56][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[56][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[57][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[57][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[57][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[57][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[57][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[57][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[57][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[57][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[58][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[58][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[58][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[58][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[58][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[58][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[58][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[58][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[59][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[59][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[59][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[59][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[59][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[59][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[59][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[59][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[60][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[60][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[60][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[60][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[60][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[60][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[60][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[60][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[61][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[61][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[61][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[61][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[61][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[61][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[61][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[61][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[62][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[62][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[62][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[62][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[62][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[62][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[62][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[62][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[63][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[63][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[63][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[63][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[63][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[63][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[63][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[63][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[64][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[64][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[64][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[64][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[64][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[64][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[64][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[64][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[65][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[65][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[65][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[65][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[65][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[65][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[65][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[65][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[66][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[66][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[66][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[66][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[66][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[66][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[66][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[66][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[67][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[67][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[67][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[67][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[67][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[67][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[67][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[67][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[68][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[68][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[68][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[68][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[68][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[68][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[68][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[68][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[69][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[69][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[69][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[69][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[69][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[69][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[69][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[69][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[70][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[70][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[70][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[70][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[70][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[70][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[70][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[70][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[71][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[71][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[71][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[71][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[71][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[71][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[71][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[71][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[72][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[72][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[72][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[72][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[72][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[72][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[72][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[72][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[73][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[73][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[73][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[73][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[73][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[73][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[73][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[73][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[74][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[74][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[74][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[74][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[74][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[74][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[74][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[74][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[75][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[75][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[75][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[75][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[75][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[75][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[75][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[75][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[76][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[76][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[76][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[76][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[76][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[76][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[76][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[76][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[77][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[77][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[77][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[77][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[77][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[77][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[77][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[77][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[78][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[78][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[78][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[78][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[78][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[78][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[78][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[78][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[79][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[79][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[79][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[79][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[79][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[79][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[79][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[79][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[80][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[80][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[80][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[80][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[80][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[80][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[80][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[80][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[81][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[81][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[81][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[81][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[81][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[81][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[81][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[81][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[82][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[82][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[82][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[82][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[82][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[82][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[82][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[82][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[83][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[83][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[83][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[83][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[83][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[83][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[83][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[83][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[84][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[84][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[84][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[84][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[84][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[84][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[84][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[84][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[85][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[85][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[85][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[85][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[85][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[85][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[85][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[85][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[86][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[86][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[86][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[86][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[86][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[86][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[86][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[86][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[87][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[87][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[87][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[87][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[87][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[87][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[87][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[87][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[88][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[88][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[88][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[88][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[88][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[88][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[88][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[88][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[89][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[89][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[89][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[89][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[89][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[89][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[89][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[89][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[90][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[90][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[90][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[90][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[90][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[90][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[90][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[90][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[91][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[91][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[91][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[91][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[91][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[91][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[91][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[91][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[92][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[92][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[92][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[92][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[92][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[92][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[92][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[92][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[93][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[93][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[93][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[93][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[93][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[93][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[93][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[93][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[94][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[94][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[94][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[94][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[94][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[94][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[94][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[94][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[95][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[95][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[95][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[95][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[95][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[95][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[95][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[95][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[96][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[96][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[96][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[96][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[96][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[96][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[96][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[96][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[97][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[97][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[97][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[97][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[97][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[97][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[97][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[97][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[98][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[98][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[98][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[98][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[98][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[98][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[98][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[98][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[99][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[99][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[99][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[99][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[99][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[99][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[99][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[99][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[100][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[100][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[100][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[100][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[100][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[100][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[100][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[100][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[101][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[101][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[101][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[101][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[101][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[101][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[101][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[101][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[102][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[102][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[102][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[102][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[102][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[102][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[102][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[102][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[103][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[103][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[103][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[103][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[103][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[103][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[103][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[103][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[104][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[104][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[104][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[104][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[104][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[104][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[104][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[104][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[105][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[105][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[105][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[105][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[105][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[105][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[105][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[105][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[106][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[106][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[106][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[106][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[106][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[106][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[106][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[106][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[107][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[107][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[107][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[107][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[107][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[107][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[107][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[107][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[108][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[108][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[108][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[108][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[108][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[108][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[108][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[108][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[109][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[109][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[109][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[109][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[109][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[109][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[109][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[109][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[110][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[110][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[110][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[110][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[110][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[110][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[110][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[110][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[111][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[111][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[111][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[111][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[111][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[111][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[111][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[111][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[112][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[112][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[112][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[112][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[112][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[112][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[112][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[112][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[113][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[113][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[113][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[113][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[113][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[113][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[113][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[113][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[114][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[114][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[114][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[114][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[114][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[114][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[114][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[114][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[115][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[115][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[115][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[115][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[115][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[115][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[115][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[115][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[116][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[116][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[116][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[116][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[116][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[116][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[116][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[116][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[117][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[117][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[117][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[117][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[117][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[117][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[117][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[117][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[118][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[118][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[118][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[118][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[118][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[118][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[118][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[118][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[119][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[119][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[119][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[119][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[119][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[119][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[119][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[119][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[120][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[120][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[120][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[120][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[120][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[120][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[120][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[120][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[121][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[121][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[121][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[121][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[121][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[121][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[121][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[121][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[122][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[122][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[122][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[122][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[122][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[122][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[122][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[122][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[123][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[123][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[123][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[123][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[123][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[123][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[123][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[123][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[124][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[124][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[124][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[124][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[124][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[124][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[124][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[124][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[125][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[125][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[125][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[125][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[125][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[125][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[125][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[125][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[126][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[126][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[126][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[126][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[126][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[126][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[126][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[126][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[127][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[127][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[127][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[127][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[127][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[127][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[127][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[127][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[128][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[128][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[128][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[128][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[128][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[128][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[128][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[128][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[129][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[129][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[129][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[129][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[129][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[129][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[129][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[129][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[130][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[130][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[130][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[130][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[130][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[130][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[130][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[130][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[131][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[131][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[131][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[131][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[131][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[131][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[131][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[131][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[132][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[132][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[132][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[132][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[132][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[132][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[132][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[132][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[133][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[133][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[133][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[133][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[133][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[133][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[133][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[133][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[134][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[134][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[134][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[134][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[134][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[134][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[134][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[134][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[135][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[135][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[135][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[135][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[135][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[135][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[135][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[135][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[136][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[136][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[136][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[136][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[136][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[136][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[136][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[136][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[137][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[137][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[137][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[137][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[137][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[137][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[137][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[137][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[138][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[138][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[138][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[138][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[138][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[138][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[138][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[138][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[139][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[139][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[139][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[139][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[139][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[139][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[139][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[139][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[140][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[140][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[140][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[140][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[140][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[140][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[140][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[140][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[141][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[141][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[141][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[141][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[141][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[141][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[141][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[141][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[142][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[142][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[142][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[142][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[142][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[142][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[142][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[142][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[143][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[143][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[143][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[143][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[143][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[143][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[143][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[143][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[144][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[144][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[144][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[144][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[144][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[144][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[144][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[144][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[145][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[145][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[145][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[145][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[145][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[145][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[145][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[145][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[146][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[146][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[146][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[146][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[146][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[146][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[146][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[146][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[147][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[147][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[147][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[147][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[147][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[147][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[147][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[147][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[148][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[148][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[148][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[148][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[148][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[148][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[148][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[148][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[149][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[149][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[149][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[149][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[149][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[149][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[149][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[149][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[150][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[150][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[150][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[150][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[150][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[150][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[150][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[150][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[151][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[151][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[151][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[151][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[151][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[151][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[151][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[151][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[152][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[152][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[152][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[152][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[152][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[152][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[152][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[152][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[153][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[153][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[153][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[153][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[153][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[153][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[153][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[153][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[154][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[154][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[154][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[154][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[154][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[154][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[154][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[154][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[155][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[155][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[155][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[155][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[155][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[155][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[155][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[155][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[156][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[156][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[156][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[156][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[156][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[156][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[156][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[156][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[157][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[157][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[157][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[157][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[157][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[157][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[157][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[157][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[158][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[158][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[158][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[158][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[158][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[158][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[158][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[158][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[159][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[159][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[159][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[159][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[159][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[159][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[159][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[159][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[160][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[160][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[160][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[160][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[160][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[160][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[160][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[160][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[161][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[161][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[161][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[161][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[161][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[161][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[161][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[161][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[162][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[162][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[162][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[162][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[162][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[162][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[162][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[162][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[163][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[163][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[163][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[163][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[163][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[163][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[163][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[163][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[164][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[164][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[164][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[164][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[164][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[164][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[164][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[164][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[165][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[165][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[165][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[165][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[165][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[165][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[165][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[165][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[166][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[166][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[166][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[166][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[166][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[166][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[166][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[166][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[167][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[167][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[167][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[167][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[167][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[167][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[167][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[167][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[168][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[168][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[168][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[168][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[168][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[168][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[168][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[168][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[169][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[169][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[169][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[169][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[169][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[169][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[169][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[169][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[170][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[170][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[170][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[170][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[170][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[170][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[170][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[170][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[171][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[171][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[171][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[171][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[171][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[171][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[171][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[171][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[172][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[172][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[172][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[172][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[172][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[172][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[172][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[172][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[173][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[173][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[173][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[173][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[173][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[173][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[173][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[173][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[174][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[174][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[174][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[174][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[174][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[174][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[174][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[174][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[175][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[175][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[175][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[175][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[175][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[175][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[175][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[175][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[176][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[176][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[176][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[176][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[176][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[176][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[176][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[176][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[177][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[177][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[177][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[177][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[177][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[177][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[177][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[177][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[178][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[178][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[178][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[178][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[178][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[178][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[178][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[178][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[179][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[179][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[179][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[179][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[179][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[179][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[179][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[179][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[180][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[180][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[180][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[180][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[180][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[180][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[180][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[180][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[181][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[181][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[181][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[181][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[181][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[181][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[181][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[181][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[182][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[182][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[182][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[182][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[182][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[182][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[182][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[182][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[183][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[183][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[183][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[183][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[183][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[183][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[183][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[183][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[184][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[184][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[184][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[184][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[184][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[184][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[184][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[184][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[185][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[185][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[185][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[185][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[185][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[185][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[185][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[185][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[186][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[186][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[186][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[186][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[186][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[186][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[186][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[186][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[187][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[187][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[187][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[187][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[187][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[187][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[187][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[187][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[188][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[188][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[188][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[188][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[188][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[188][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[188][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[188][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[189][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[189][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[189][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[189][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[189][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[189][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[189][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[189][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[190][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[190][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[190][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[190][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[190][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[190][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[190][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[190][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[191][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[191][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[191][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[191][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[191][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[191][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[191][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[191][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[192][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[192][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[192][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[192][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[192][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[192][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[192][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[192][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[193][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[193][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[193][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[193][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[193][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[193][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[193][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[193][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[194][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[194][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[194][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[194][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[194][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[194][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[194][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[194][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[195][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[195][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[195][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[195][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[195][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[195][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[195][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[195][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[196][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[196][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[196][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[196][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[196][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[196][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[196][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[196][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[197][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[197][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[197][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[197][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[197][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[197][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[197][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[197][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[198][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[198][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[198][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[198][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[198][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[198][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[198][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[198][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[199][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[199][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[199][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[199][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[199][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[199][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[199][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[199][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[200][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[200][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[200][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[200][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[200][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[200][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[200][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[200][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[201][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[201][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[201][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[201][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[201][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[201][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[201][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[201][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[202][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[202][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[202][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[202][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[202][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[202][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[202][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[202][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[203][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[203][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[203][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[203][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[203][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[203][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[203][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[203][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[204][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[204][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[204][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[204][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[204][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[204][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[204][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[204][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[205][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[205][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[205][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[205][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[205][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[205][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[205][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[205][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[206][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[206][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[206][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[206][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[206][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[206][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[206][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[206][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[207][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[207][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[207][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[207][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[207][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[207][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[207][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[207][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[208][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[208][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[208][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[208][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[208][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[208][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[208][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[208][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[209][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[209][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[209][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[209][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[209][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[209][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[209][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[209][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[210][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[210][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[210][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[210][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[210][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[210][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[210][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[210][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[211][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[211][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[211][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[211][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[211][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[211][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[211][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[211][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[212][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[212][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[212][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[212][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[212][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[212][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[212][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[212][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[213][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[213][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[213][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[213][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[213][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[213][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[213][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[213][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[214][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[214][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[214][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[214][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[214][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[214][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[214][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[214][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[215][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[215][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[215][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[215][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[215][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[215][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[215][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[215][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[216][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[216][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[216][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[216][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[216][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[216][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[216][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[216][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[217][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[217][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[217][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[217][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[217][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[217][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[217][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[217][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[218][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[218][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[218][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[218][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[218][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[218][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[218][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[218][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[219][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[219][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[219][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[219][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[219][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[219][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[219][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[219][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[220][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[220][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[220][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[220][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[220][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[220][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[220][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[220][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[221][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[221][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[221][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[221][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[221][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[221][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[221][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[221][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[222][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[222][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[222][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[222][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[222][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[222][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[222][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[222][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[223][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[223][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[223][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[223][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[223][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[223][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[223][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[223][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[224][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[224][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[224][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[224][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[224][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[224][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[224][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[224][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[225][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[225][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[225][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[225][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[225][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[225][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[225][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[225][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[226][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[226][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[226][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[226][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[226][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[226][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[226][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[226][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[227][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[227][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[227][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[227][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[227][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[227][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[227][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[227][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[228][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[228][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[228][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[228][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[228][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[228][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[228][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[228][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[229][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[229][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[229][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[229][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[229][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[229][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[229][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[229][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[230][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[230][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[230][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[230][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[230][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[230][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[230][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[230][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[231][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[231][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[231][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[231][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[231][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[231][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[231][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[231][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[232][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[232][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[232][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[232][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[232][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[232][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[232][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[232][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[233][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[233][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[233][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[233][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[233][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[233][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[233][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[233][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[234][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[234][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[234][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[234][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[234][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[234][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[234][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[234][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[235][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[235][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[235][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[235][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[235][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[235][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[235][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[235][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[236][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[236][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[236][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[236][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[236][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[236][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[236][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[236][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[237][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[237][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[237][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[237][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[237][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[237][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[237][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[237][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[238][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[238][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[238][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[238][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[238][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[238][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[238][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[238][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[239][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[239][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[239][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[239][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[239][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[239][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[239][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[239][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[240][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[240][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[240][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[240][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[240][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[240][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[240][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[240][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[241][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[241][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[241][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[241][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[241][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[241][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[241][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[241][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[242][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[242][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[242][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[242][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[242][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[242][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[242][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[242][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[243][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[243][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[243][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[243][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[243][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[243][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[243][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[243][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[244][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[244][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[244][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[244][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[244][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[244][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[244][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[244][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[245][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[245][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[245][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[245][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[245][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[245][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[245][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[245][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[246][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[246][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[246][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[246][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[246][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[246][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[246][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[246][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[247][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[247][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[247][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[247][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[247][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[247][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[247][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[247][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[248][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[248][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[248][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[248][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[248][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[248][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[248][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[248][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[249][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[249][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[249][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[249][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[249][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[249][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[249][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[249][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[250][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[250][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[250][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[250][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[250][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[250][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[250][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[250][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[251][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[251][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[251][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[251][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[251][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[251][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[251][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[251][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[252][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[252][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[252][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[252][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[252][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[252][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[252][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[252][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[253][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[253][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[253][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[253][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[253][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[253][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[253][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[253][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[254][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[254][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[254][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[254][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[254][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[254][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[254][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[254][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[255][0]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[255][1]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[255][2]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[255][3]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[255][4]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[255][5]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[255][6]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Info (10041): Inferred latch for "Imemory[255][7]" at instruction_memory.v(11) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/instruction_memory.v Line: 11
Warning (12125): Using design file pcplus4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PCplus4 File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/pcplus4.v Line: 3
Info (12128): Elaborating entity "PCplus4" for hierarchy "PCplus4:pcplus4_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 90
Warning (12125): Using design file register_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Register_File File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/register_file.v Line: 2
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:regfile_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 107
Warning (10240): Verilog HDL Always Construct warning at register_file.v(18): inferring latch(es) for variable "k", which holds its previous value in one or more paths through the always construct File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/register_file.v Line: 18
Warning (12125): Using design file control_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Control_Unit File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 2
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:control_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 128
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(20): inferring latch(es) for variable "ResultSrc_D", which holds its previous value in one or more paths through the always construct File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 20
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(114): incomplete case statement has no default case item File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 114
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(152): incomplete case statement has no default case item File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 152
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(193): incomplete case statement has no default case item File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(113): inferring latch(es) for variable "ALUControl_D", which holds its previous value in one or more paths through the always construct File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 113
Info (10041): Inferred latch for "ALUControl_D[0]" at control_unit.v(151) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 151
Info (10041): Inferred latch for "ALUControl_D[1]" at control_unit.v(151) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 151
Info (10041): Inferred latch for "ALUControl_D[2]" at control_unit.v(151) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 151
Info (10041): Inferred latch for "ALUControl_D[3]" at control_unit.v(151) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 151
Info (10041): Inferred latch for "ResultSrc_D[0]" at control_unit.v(20) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 20
Info (10041): Inferred latch for "ResultSrc_D[1]" at control_unit.v(20) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 20
Warning (12125): Using design file immediate_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Immediate_Generator File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/immediate_generator.v Line: 3
Info (12128): Elaborating entity "Immediate_Generator" for hierarchy "Immediate_Generator:immgen_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 134
Warning (12125): Using design file mux_srca_e.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mux_SrcA_E File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_srca_e.v Line: 1
Info (12128): Elaborating entity "Mux_SrcA_E" for hierarchy "Mux_SrcA_E:mux_srca_e_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 234
Warning (12125): Using design file mux_srcb_e.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mux_SrcB_E File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_srcb_e.v Line: 1
Info (12128): Elaborating entity "Mux_SrcB_E" for hierarchy "Mux_SrcB_E:mux_srcb_e_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 243
Warning (12125): Using design file mux_srcb_e2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mux_SrcB_E2 File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_srcb_e2.v Line: 1
Info (12128): Elaborating entity "Mux_SrcB_E2" for hierarchy "Mux_SrcB_E2:uSAE" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 254
Warning (12125): Using design file add_pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Add_PC File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/add_pc.v Line: 2
Info (12128): Elaborating entity "Add_PC" for hierarchy "Add_PC:addpc_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 261
Warning (12125): Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/alu.v Line: 3
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 272
Warning (12125): Using design file data_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Data_memory File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/data_memory.v Line: 2
Info (12128): Elaborating entity "Data_memory" for hierarchy "Data_memory:dmem_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 330
Warning (10240): Verilog HDL Always Construct warning at data_memory.v(19): inferring latch(es) for variable "k", which holds its previous value in one or more paths through the always construct File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/data_memory.v Line: 19
Warning (12125): Using design file mem_wb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MEM_WB File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mem_wb.v Line: 1
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:mem_wb_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 350
Info (12128): Elaborating entity "Mux_Memory2" for hierarchy "Mux_Memory2:mmux_Memory2" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 360
Warning (12125): Using design file hazard_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Hazard_Unit File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v Line: 1
Info (12128): Elaborating entity "Hazard_Unit" for hierarchy "Hazard_Unit:hazard_unit" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 379
Warning (10230): Verilog HDL assignment warning at hazard_unit.v(18): truncated value with size 2 to match size of target (1) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v Line: 18
Warning (10230): Verilog HDL assignment warning at hazard_unit.v(20): truncated value with size 2 to match size of target (1) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v Line: 20
Warning (10230): Verilog HDL assignment warning at hazard_unit.v(21): truncated value with size 2 to match size of target (1) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v Line: 21
Warning (10230): Verilog HDL assignment warning at hazard_unit.v(24): truncated value with size 2 to match size of target (1) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v Line: 24
Warning (10230): Verilog HDL assignment warning at hazard_unit.v(26): truncated value with size 2 to match size of target (1) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v Line: 26
Warning (10230): Verilog HDL assignment warning at hazard_unit.v(27): truncated value with size 2 to match size of target (1) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at hazard_unit.v(17): inferring latch(es) for variable "ForwardB_E", which holds its previous value in one or more paths through the always construct File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v Line: 17
Info (10041): Inferred latch for "ForwardB_E" at hazard_unit.v(25) File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/hazard_unit.v Line: 25
Warning (12125): Using design file mux_pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mux_PC File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/mux_pc.v Line: 2
Info (12128): Elaborating entity "Mux_PC" for hierarchy "Mux_PC:mux_pc_inst" File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 386
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ForwardB_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 23
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ForwardA_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 20
    Warning (12110): Net "ForwardB_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 23
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ForwardA_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 20
    Warning (12110): Net "ForwardB_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 23
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ForwardA_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 20
    Warning (12110): Net "ForwardB_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 23
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ForwardA_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 20
    Warning (12110): Net "ForwardB_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 23
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ForwardA_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 20
    Warning (12110): Net "ForwardB_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 23
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ForwardA_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 20
    Warning (12110): Net "ForwardB_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 23
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ForwardA_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 20
    Warning (12110): Net "ForwardB_E[1]" is missing source, defaulting to GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 23
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Control_Unit:control_inst|ALUControl_D[3] has unsafe behavior File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction_D[12] File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 78
Warning (13012): Latch Control_Unit:control_inst|ALUControl_D[2] has unsafe behavior File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction_D[6] File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 78
Warning (13012): Latch Control_Unit:control_inst|ALUControl_D[1] has unsafe behavior File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction_D[6] File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 78
Warning (13012): Latch Control_Unit:control_inst|ALUControl_D[0] has unsafe behavior File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction_D[6] File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 78
Warning (13012): Latch Control_Unit:control_inst|ResultSrc_D[0] has unsafe behavior File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/control_unit.v Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction_D[4] File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 78
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Instruction_cur[2]" is stuck at GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 6
    Warning (13410): Pin "Instruction_cur[3]" is stuck at GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 6
    Warning (13410): Pin "Instruction_cur[10]" is stuck at GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 6
    Warning (13410): Pin "Instruction_cur[11]" is stuck at GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 6
    Warning (13410): Pin "Instruction_cur[18]" is stuck at GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 6
    Warning (13410): Pin "Instruction_cur[19]" is stuck at GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 6
    Warning (13410): Pin "Instruction_cur[26]" is stuck at GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 6
    Warning (13410): Pin "Instruction_cur[27]" is stuck at GND File: C:/THANHDO_LAB_Verilog/github/IC_Design/RicsV_Pipelined/RicsV_Pipelined.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 339 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 273 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 4839 megabytes
    Info: Processing ended: Wed May 29 16:53:03 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:08


