;redcode
;assert 1
	SPL 0, <302
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -30, 9
	ADD -530, 9
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @-131, 807
	JMN 260, 0
	MOV -1, <-29
	SLT 121, 10
	SLT 727, 100
	SUB @0, @2
	ADD -30, 9
	JMN 260, 0
	DJN -1, @-20
	CMP #1, <-1
	SPL 0, <302
	SLT #870, 70
	SLT 727, 100
	SPL 90, 10
	SLT 727, 100
	MOV 81, <-39
	MOV 260, 0
	JMN 260, 0
	SUB @0, @2
	SUB @127, 106
	SUB #12, @1
	SUB 6, <80
	SPL 90, 10
	SPL @0, <92
	ADD -30, 9
	ADD #870, 70
	SUB @0, @2
	CMP -209, <-120
	SUB <0, @92
	MOV -1, <-29
	JMP -7, @-20
	SPL 0, <302
	ADD 210, 63
	SPL 0, <302
	MOV #870, 70
	SUB @0, @2
	SUB @0, @2
	CMP 0, 8
	SUB 0, 8
	CMP -209, <-120
