# PYNQ-Z2 Audio Analyzerüéµüí°

> **ÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüÂµåÂÖ•ÂºèËäØÁâá‰∏éÁ≥ªÁªüËÆæËÆ°Á´ûËµõ-FPGAÂàõÊñ∞ËÆæËÆ°ËµõÈÅìÔºàAMDÔºâÁöÑÂëΩÈ¢òÂºèÂü∫Á°ÄËµõÈÅìÂÜ≥Ëµõ‰ΩúÂìÅ‰ªìÂ∫ìÔºàÂÖ®ÂõΩ‰∫åÁ≠âÂ•ñÔºâ**
>
> Repository of the final project for the themed basic track of the National Undergraduate Embedded Chip and System Design Competition: FPGA Innovation Design Track (AMD)

![Notebook](./doc/img/Notebook.png)

![Pro](./doc/img/Pro.png)

## üìÉ Overview

### üéµ Project Title

**Full-Stack High-Performance Real-Time Audio Processing System Based on AMD PYNQ-Z2**

*Âü∫‰∫é AMD PYNQ-Z2 ÁöÑ**ÂÖ®Ê†àÂºèÈ´òÊÄßËÉΩÂÆûÊó∂Èü≥È¢ëÂ§ÑÁêÜÁ≥ªÁªü***

------

### üìñ Project Introduction

This project develops an independent, **hardware-software co-designed** high-performance audio processing system leveraging the **AMD PYNQ-Z2** platform. By utilizing **Vitis HLS**, the system implements highly parallel **FFT** and **FIR filter** IP cores, harnessing FPGA hardware acceleration to achieve significant gains in computation speed and throughput.

*Êú¨È°πÁõÆÂà©Áî® **AMD PYNQ-Z2** Âπ≥Âè∞ÔºåÊûÑÂª∫‰∫Ü‰∏ÄÂ•óÁã¨Á´ãËøêË°å„ÄÅ**ËΩØÁ°¨ÂçèÂêå**ÁöÑÈ´òÊÄßËÉΩÈü≥È¢ëÂ§ÑÁêÜÁ≥ªÁªü„ÄÇÁ≥ªÁªüÈÄöËøá **Vitis HLS** ÂºÄÂèë‰∫ÜÈ´òÂπ∂Ë°åÂ∫¶ÁöÑ **FFTÔºàÂø´ÈÄüÂÇÖÈáåÂè∂ÂèòÊç¢Ôºâ**‰∏é **FIR Êª§Ê≥¢Âô®** IP Ê†∏ÔºåÂà©Áî® FPGA Á°¨‰ª∂Âä†ÈÄüÊòæËëóÊèêÂçá‰∫ÜËøêÁÆóÈÄüÁéá‰∏éÂêûÂêêÈáè„ÄÇ*

![PYNQ-Z2](./doc/img/PYNQ-Z2.png)

------

### ‚ú® Features

- üöÄ **Hardware Acceleration**: Implements 4096-point FFT and Spectral Subtraction algorithms entirely on the Artix-7 PL (Programmable Logic). This offloads intensive computation from the ARM processor, ensuring low latency.
- ‚ö° **Real-Time Processing**: Adopts a Stream-based Dataflow architecture with **SSR=2** (Super Sample Rate), capable of processing 2 samples per clock cycle for high-throughput audio streams.
- üìä **Live Visualization**: Provides high-frame-rate spectrum analysis via a PyQt5-based Upper Host application or Web UI, supporting both professional analysis and immersive visualization modes.
- üõ†Ô∏è **Hybrid Design**: Demonstrates a robust Hardware-Software Co-design, seamlessly integrating Vitis DSP Library L1 IP cores with custom HLS logic and Python drivers.

------

### üìå System Architecture

The system adopts a heterogeneous **PS + PL** architecture, leveraging the Zynq-7000 SoC's strengths.

![System Graph](./doc/img/System Graph.png)

------

### üñ•Ô∏è Upper Host Functions

The Upper Host application (developed in Python/PyQt5) serves as the control center and visualization frontend for the system.

1.  **Real-time Spectrum Analyzer (Pro Mode)**:
    *   **Dual-View Visualization**: Features a **Waveform Plot** for instantaneous amplitude and a **Waterfall Plot** for historical frequency tracking.
    *   **Analysis Tools**: Includes **Peak Detection**, cursor measurement, and adjustable frequency ranges for detailed signal inspection.
    *   **Visualizes** the spectrum in real-time using data streamed via UDP from the PYNQ board.

    ![Pro Mode](./doc/img/Pro Mode.png)

2.  **Immersive Visualizer (Immersion Mode)**:
    *   **Dynamic Visuals**: An aesthetic visualization mode designed for music playback.
    *   **Reactive Elements**: Graphical elements react to audio rhythm and intensity, providing an engaging visual experience.

    ![Immersive Mode](./doc/img/Immersive Mode.png)

3.  **Smart Audio Analysis**:
    *   **Real-time Classification**: Automatically classifies audio scenes based on energy distribution across Bass, Mid, and High frequency bands.
    *   **Intelligent Feedback**: Detects dominant frequency characteristics (e.g., High-frequency dominance vs. Low-frequency beats).

    ![High-frequency](./doc/img/High-frequency.png)

    ![Low-frequency](./doc/img/Low-frequency.png)

4.  **Data Recording & Input Audio Selection**:

    *   **Record**: Supports recording real-time spectrum data to local storage for offline analysis.
    *   **Playback**: Allows replaying recorded sessions to simulate live input.

    *   **Flexible Source**: Supports receiving audio data via **UDP Network Stream** from the PYNQ board or capturing from a **Local Audio Device** (e.g., microphone, virtual cable).

    ![Function](./doc/img/Function.png)

## üìÇ Structure

```
.
‚îú‚îÄ‚îÄ doc/                        # Documentation and tutorials
‚îú‚îÄ‚îÄ notebook/                   # Main deployment folder (Bitstream, Notebooks)
‚îú‚îÄ‚îÄ src/                        # Source code and Vivado projects
‚îÇ   ‚îú‚îÄ‚îÄ basic/                  # Audio codec control IP and basic tests
‚îÇ   ‚îú‚îÄ‚îÄ overlay/                # Vivado build scripts
‚îÇ   ‚îú‚îÄ‚îÄ pynq_z2_denoise/        # Denoise HLS implementation (Source Code)
‚îÇ   ‚îî‚îÄ‚îÄ pynq_z2_fft_port/       # FFT HLS implementation (Source Code)
‚îú‚îÄ‚îÄ Upper PC Host/              # PC Host application (Python Visualization)
‚îî‚îÄ‚îÄ README.md
```

## üíª Software Requirements

* Vitis HLS (2024.2)
* Vivado (2024.2)
* v3.0.1 PYNQ image (On PYNQ-Z2)
* Python 3.x, PyQt5, pyqtgraph, sounddevice, numpy (On Upper PC Host)
* Virtual Cable (Optional, for local audio loopback)
* Putty (For SSH access)

## üõ†Ô∏è Hardware Requirements

* PYNQ-Z2 ‚Äî **1 pc**
* Micro SD Card ‚Äî **1 pc**
* Micro USB Cable ‚Äî **1 pc**
* Ethernet Cable ‚Äî **1 pc**
* Audio Source (Phone/PC) & Headphones/Speakers

## üöÄ Getting Started

### Step 1: PYNQ Board Setup

1.  **Image Setup**: Burn the PYNQ v3.0.1 image to the Micro SD card.
2.  **Connections**: Connect the PYNQ-Z2 board to the PC via Ethernet and Micro USB.
3.  **Network**: Configure the network settings to access the Jupyter Notebook server (usually `192.168.2.99`).
4.  **Deployment**: Upload the `notebook` folder contents to the PYNQ board's Jupyter workspace.
5.  **Run Backend**: Open `notebook/main.ipynb` (or the relevant notebook for your experiment) in the Jupyter interface and run the cells to load the Overlay and start the UDP data stream.

------

### Step 2: Upper Host Setup

1. **Environment**: Ensure Python 3.x is installed on your PC.

2. **Dependencies**: Install the required Python libraries.

    ```bash
    pip install -r "Upper PC Host/requirements.txt"
    ```

3. **Enable Virtual Cable**: 

    1.  **Install** the Virtual Cable from the [official website](https://vb-audio.com/Cable/index.htm). 
    2.  After installation, two new **audio output devices** will appear in the system: CABLE Input and CABLE In 16ch. Select **CABLE Input** when you need to **capture the laptop's audio**.
    3.  **Open Sound Settings**: Press `Windows + R` and enter `mmsys.cpl` to open sound settings.
    4.  **Enable "Listen to This Device"**: Switch to the ‚ÄúRecording‚Äù tab, double-click the ‚ÄúCABLE Output,‚Äù and then open the ‚ÄúListen‚Äù tab. Check the box labeled ‚ÄúListen to this device,‚Äù and make sure to select your desired playback device (e.g., Speakers) from the dropdown menu.

4. **Configuration**: If your PYNQ board IP is not `192.168.2.99`, open `Upper PC Host/Upper.py` and update the `PYNQ_IP` variable.

5. **Launch**: Run the Upper Host application.

    ```bash
    python "Upper PC Host/Upper.py"
    ```

## üè† Building from Source

### üèóÔ∏è HLS Building Steps

1.  **Open Command Prompt (CMD)**
  
    *   Press `Win + R`, type `cmd`, and press Enter.
    
2.  **Load Vitis HLS Environment**
  
    ```cmd
    call C:\Xilinx\Vitis_HLS\2024.2\settings64.bat
    ```
    > **Note**: Adjust the path according to your installation. The default is usually `C:\Xilinx\Vitis_HLS\2024.2\`.
    
3.  **Navigate to Source Directory**
    ```cmd
    cd C:\Users\<YourUsername>\Desktop\FPGA_SocChina_2025\src\pynq_z2_fft_port
    ```
    > Replace `<YourUsername>` and the path with your actual clone location.

4.  **Execute HLS Script**
    ```cmd
    vitis_hls -f run_hls.tcl
    ```

### üî® Vivado Building Steps

1.  **Open Command Prompt (CMD)**
    *   Press `Win + R`, type `cmd`, and press Enter.

2.  **Load Vivado Environment**
    ```cmd
    call C:\Xilinx\Vivado\2024.2\settings64.bat
    ```
    > **Note**: Adjust the path according to your installation. The default is usually `C:\Xilinx\Vivado\2024.2\`.

3.  **Navigate to Overlay Directory**
    ```cmd
    cd C:\Users\<YourUsername>\Desktop\FPGA_SocChina_2025\src\overlay
    ```
    > Replace `<YourUsername>` and the path with your actual clone location.

4.  **Execute Vivado Script**
    ```cmd
    vivado -source run_vivado_z2.tcl
    ```

## üèÜ Performance

### üìà FFT Experiment Results

#### 4096pt

![4096pt](./notebook/FFT Experiment/result/4096pt.png)

#### 8192pt

![8192pt](./notebook/FFT Experiment/result/8192pt.png)

#### 16384pt

![16384pt](./notebook/FFT Experiment/result/16384pt.png)

#### 65536pt

![65536pt](./notebook/FFT Experiment/result/65536pt.png)

### üìä Resource Utilization

| **Resource Name**   | **Total** | **Current Usage** | **Utilization Rate** |
| ------------------- | --------- | ----------------- | -------------------- |
| **Slice LUTs**      | 53200     | 16417             | 30.86%               |
| **Slice Registers** | 106400    | 22312             | 20.97%               |
| **DSPs**            | 220       | 54                | 24.55%               |
| **Block RAM Tile**  | 140       | 15.5              | 11.07%               |

### ‚ö°Ô∏è Power Consumption

| **Metric**                  | **Value** |
| --------------------------- | --------- |
| **Total On-Chip Power (W)** | **1.603** |
| Device Static (W)           | 0.144     |
| Effective TJA (C/W)         | 11.5      |
| Max Ambient (C)             | 66.5      |
| Junction Temperature (C)    | 43.5      |

## üìö Reference

https://pynq.readthedocs.io/en/latest/

https://github.com/Xilinx/PYNQ

https://github.com/Xilinx/Vitis_Libraries

https://github.com/tmaringer/Pynq-Z2-Audio-Video-Pipelines

https://github.com/UnreaLin01/PYNQ_Z2_MUSIC_VISUALIZER/

## üìú License
GNU General Public License v3.0

