<dec f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='200' type='unsigned char'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='244' u='r' c='_ZNK4llvm11MCInstrDesc10getNumDefsEv'/>
<offset>32</offset>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='200'>// Num of args that are definitions</doc>
<use f='llvm/llvm/lib/MC/MCInstrDesc.cpp' l='44' u='r' c='_ZNK4llvm11MCInstrDesc15hasDefOfPhysRegERKNS_6MCInstEjRKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='161' u='r' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='162' u='r' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='211' u='r' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='212' u='r' c='_ZNK4llvm11SIInstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6407' u='r' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
