Analysis & Synthesis report for cpu16
Sat Jan 21 01:05:17 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m16"
 10. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m15"
 11. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m14"
 12. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m13"
 13. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m12"
 14. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m11"
 15. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m10"
 16. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m9"
 17. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL3:l3|mux2x1:m16"
 18. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL3:l3|mux2x1:m15"
 19. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL3:l3|mux2x1:m14"
 20. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL3:l3|mux2x1:m13"
 21. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL2:l2|mux2x1:m16"
 22. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL2:l2|mux2x1:m15"
 23. Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL1:l1|mux2x1:m16"
 24. Port Connectivity Checks: "alu16:alu|alu1BitMsb:alu10|mux8x1:mux"
 25. Port Connectivity Checks: "alu16:alu|alu1BitMsb:alu10"
 26. Port Connectivity Checks: "alu16:alu|alu4Bit:alu2|alu2Bit:alu1|alu1Bit:alu2"
 27. Port Connectivity Checks: "alu16:alu|alu4Bit:alu2|alu2Bit:alu1|alu1Bit:alu1|mux8x1:mux"
 28. Port Connectivity Checks: "alu16:alu|alu4Bit:alu2|alu2Bit:alu1|alu1Bit:alu1"
 29. Port Connectivity Checks: "alu16:alu|alu1BitLsb:alu1|mux8x1:mux"
 30. Port Connectivity Checks: "alu16:alu"
 31. Port Connectivity Checks: "insMemory:instructionMemory"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 21 01:05:17 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; cpu16                                      ;
; Top-level Entity Name              ; mips16                                     ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 1                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; mips16             ; cpu16              ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------+---------+
; mux2x1.v                         ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mux2x1.v          ;         ;
; alu1Bit.v                        ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu1Bit.v         ;         ;
; alu1BitLsb.v                     ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu1BitLsb.v      ;         ;
; alu1BitMsb.v                     ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu1BitMsb.v      ;         ;
; alu2Bit.v                        ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu2Bit.v         ;         ;
; alu4Bit.v                        ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu4Bit.v         ;         ;
; alu16.v                          ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/alu16.v           ;         ;
; fullAdder.v                      ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/fullAdder.v       ;         ;
; halfAdder.v                      ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/halfAdder.v       ;         ;
; mux4x1.v                         ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mux4x1.v          ;         ;
; mux8x1.v                         ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mux8x1.v          ;         ;
; barrelShifter.v                  ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifter.v   ;         ;
; barrelShifterL1.v                ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifterL1.v ;         ;
; barrelShifterL2.v                ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifterL2.v ;         ;
; barrelShifterL3.v                ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifterL3.v ;         ;
; barrelShifterL4.v                ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/barrelShifterL4.v ;         ;
; mirror.v                         ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mirror.v          ;         ;
; mux16Bit2x1.v                    ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mux16Bit2x1.v     ;         ;
; shifter.v                        ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/shifter.v         ;         ;
; registerFile.v                   ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/registerFile.v    ;         ;
; dataMemory.v                     ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/dataMemory.v      ;         ;
; mips16.v                         ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mips16.v          ;         ;
; insMemory.v                      ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/insMemory.v       ;         ;
; mainControl.v                    ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/mainControl.v     ;         ;
; aluControl.v                     ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/aluControl.v      ;         ;
; pc.v                             ; yes             ; User Verilog HDL File  ; D:/org/CSE343-Computer-Organization/FinalProject/Verilog/pc.v              ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 1                ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clock            ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 1                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |mips16                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; |mips16             ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m16" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m15" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m14" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m13" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m12" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m11" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m10" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4|mux2x1:m9" ;
+------+-------+----------+--------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                            ;
+------+-------+----------+--------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                       ;
+------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL3:l3|mux2x1:m16" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL3:l3|mux2x1:m15" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL3:l3|mux2x1:m14" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL3:l3|mux2x1:m13" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL2:l2|mux2x1:m16" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL2:l2|mux2x1:m15" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:shtr|barrelShifter:bshifter|barrelShifterL1:l1|mux2x1:m16" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:alu|alu1BitMsb:alu10|mux8x1:mux" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                            ;
; h    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:alu|alu1BitMsb:alu10"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; less  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:alu|alu4Bit:alu2|alu2Bit:alu1|alu1Bit:alu2" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:alu|alu4Bit:alu2|alu2Bit:alu1|alu1Bit:alu1|mux8x1:mux" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                  ;
; h    ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:alu|alu4Bit:alu2|alu2Bit:alu1|alu1Bit:alu1" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; less ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:alu|alu1BitLsb:alu1|mux8x1:mux" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                           ;
; h    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "alu16:alu"          ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; multiplier   ; Input ; Info     ; Stuck at GND ;
; multiplicand ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "insMemory:instructionMemory"                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Jan 21 01:05:13 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu16 -c cpu16
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1
Info (12021): Found 1 design units, including 1 entities, in source file alu1bit.v
    Info (12023): Found entity 1: alu1Bit
Info (12021): Found 1 design units, including 1 entities, in source file alu1bitlsb.v
    Info (12023): Found entity 1: alu1BitLsb
Info (12021): Found 1 design units, including 1 entities, in source file alu1bitmsb.v
    Info (12023): Found entity 1: alu1BitMsb
Info (12021): Found 1 design units, including 1 entities, in source file alu2bit.v
    Info (12023): Found entity 1: alu2Bit
Info (12021): Found 1 design units, including 1 entities, in source file alu4bit.v
    Info (12023): Found entity 1: alu4Bit
Info (12021): Found 1 design units, including 1 entities, in source file alu16.v
    Info (12023): Found entity 1: alu16
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: fullAdder
Info (12021): Found 1 design units, including 1 entities, in source file halfadder.v
    Info (12023): Found entity 1: halfAdder
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.v
    Info (12023): Found entity 1: mux4x1
Info (12021): Found 1 design units, including 1 entities, in source file mux8x1.v
    Info (12023): Found entity 1: mux8x1
Info (12021): Found 1 design units, including 1 entities, in source file barrelshifter.v
    Info (12023): Found entity 1: barrelShifter
Info (12021): Found 1 design units, including 1 entities, in source file barrelshifterl1.v
    Info (12023): Found entity 1: barrelShifterL1
Info (12021): Found 1 design units, including 1 entities, in source file barrelshifterl2.v
    Info (12023): Found entity 1: barrelShifterL2
Info (12021): Found 1 design units, including 1 entities, in source file barrelshifterl3.v
    Info (12023): Found entity 1: barrelShifterL3
Info (12021): Found 1 design units, including 1 entities, in source file barrelshifterl4.v
    Info (12023): Found entity 1: barrelShifterL4
Info (12021): Found 1 design units, including 1 entities, in source file barrelshiftertest.v
    Info (12023): Found entity 1: barrelShifterTest
Info (12021): Found 1 design units, including 1 entities, in source file alu16test.v
    Info (12023): Found entity 1: alu16Testbench
Info (12021): Found 1 design units, including 1 entities, in source file mirror.v
    Info (12023): Found entity 1: mirror
Info (12021): Found 1 design units, including 1 entities, in source file mux16bit2x1.v
    Info (12023): Found entity 1: mux16Bit2x1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter
Warning (12019): Can't analyze file -- file zeroChecker.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory
Info (12021): Found 1 design units, including 1 entities, in source file mips16.v
    Info (12023): Found entity 1: mips16
Info (12021): Found 1 design units, including 1 entities, in source file insmemory.v
    Info (12023): Found entity 1: insMemory
Info (12021): Found 1 design units, including 1 entities, in source file maincontrol.v
    Info (12023): Found entity 1: mainControl
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: aluControl
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file mips16testbench.v
    Info (12023): Found entity 1: mips16Testbench
Warning (10236): Verilog HDL Implicit Net warning at mips16.v(115): created implicit net for "wnotEqual"
Info (12127): Elaborating entity "mips16" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at mips16.v(70): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "pc" for hierarchy "pc:programCounter"
Info (12128): Elaborating entity "insMemory" for hierarchy "insMemory:instructionMemory"
Warning (10858): Verilog HDL warning at insMemory.v(3): object memory used but never assigned
Warning (10036): Verilog HDL or VHDL warning at insMemory.v(6): object "tempInstruction" assigned a value but never read
Warning (10027): Verilog HDL or VHDL warning at the insMemory.v(9): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the insMemory.v(10): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the insMemory.v(11): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the insMemory.v(12): index expression is not wide enough to address all of the elements in the array
Warning (10030): Net "memory[4095..0]" at insMemory.v(3) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "mainControl" for hierarchy "mainControl:maincontroller"
Warning (10270): Verilog HDL Case Statement warning at mainControl.v(28): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "aluSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "regWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "memRead", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "memWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "branch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "aluOp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "memtoReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "regDst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "jal", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "sll", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mainControl.v(28): inferring latch(es) for variable "bneSignal", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "bneSignal" at mainControl.v(28)
Info (10041): Inferred latch for "sll" at mainControl.v(28)
Info (10041): Inferred latch for "jal" at mainControl.v(28)
Info (10041): Inferred latch for "j" at mainControl.v(28)
Info (10041): Inferred latch for "regDst" at mainControl.v(28)
Info (10041): Inferred latch for "memtoReg" at mainControl.v(28)
Info (10041): Inferred latch for "aluOp[0]" at mainControl.v(28)
Info (10041): Inferred latch for "aluOp[1]" at mainControl.v(28)
Info (10041): Inferred latch for "aluOp[2]" at mainControl.v(28)
Info (10041): Inferred latch for "shift" at mainControl.v(28)
Info (10041): Inferred latch for "branch" at mainControl.v(28)
Info (10041): Inferred latch for "memWrite" at mainControl.v(28)
Info (10041): Inferred latch for "memRead" at mainControl.v(28)
Info (10041): Inferred latch for "regWrite" at mainControl.v(28)
Info (10041): Inferred latch for "aluSrc" at mainControl.v(28)
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:registerfile"
Info (12128): Elaborating entity "aluControl" for hierarchy "aluControl:alucontrolller"
Warning (10270): Verilog HDL Case Statement warning at aluControl.v(25): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at aluControl.v(6): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at aluControl.v(6): inferring latch(es) for variable "aluCtr", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "aluCtr[0]" at aluControl.v(6)
Info (10041): Inferred latch for "aluCtr[1]" at aluControl.v(6)
Info (10041): Inferred latch for "aluCtr[2]" at aluControl.v(6)
Info (12128): Elaborating entity "alu16" for hierarchy "alu16:alu"
Info (12128): Elaborating entity "alu1BitLsb" for hierarchy "alu16:alu|alu1BitLsb:alu1"
Info (12128): Elaborating entity "mux2x1" for hierarchy "alu16:alu|alu1BitLsb:alu1|mux2x1:mux1"
Info (12128): Elaborating entity "fullAdder" for hierarchy "alu16:alu|alu1BitLsb:alu1|fullAdder:fulladder1"
Info (12128): Elaborating entity "halfAdder" for hierarchy "alu16:alu|alu1BitLsb:alu1|fullAdder:fulladder1|halfAdder:ad1"
Info (12128): Elaborating entity "mux8x1" for hierarchy "alu16:alu|alu1BitLsb:alu1|mux8x1:mux"
Info (12128): Elaborating entity "mux4x1" for hierarchy "alu16:alu|alu1BitLsb:alu1|mux8x1:mux|mux4x1:mux1"
Info (12128): Elaborating entity "alu4Bit" for hierarchy "alu16:alu|alu4Bit:alu2"
Info (12128): Elaborating entity "alu2Bit" for hierarchy "alu16:alu|alu4Bit:alu2|alu2Bit:alu1"
Info (12128): Elaborating entity "alu1Bit" for hierarchy "alu16:alu|alu4Bit:alu2|alu2Bit:alu1|alu1Bit:alu1"
Info (12128): Elaborating entity "alu1BitMsb" for hierarchy "alu16:alu|alu1BitMsb:alu10"
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:shtr"
Info (12128): Elaborating entity "mirror" for hierarchy "shifter:shtr|mirror:miror1"
Info (12128): Elaborating entity "mux16Bit2x1" for hierarchy "shifter:shtr|mux16Bit2x1:mux1"
Info (12128): Elaborating entity "barrelShifter" for hierarchy "shifter:shtr|barrelShifter:bshifter"
Info (12128): Elaborating entity "barrelShifterL1" for hierarchy "shifter:shtr|barrelShifter:bshifter|barrelShifterL1:l1"
Info (12128): Elaborating entity "barrelShifterL2" for hierarchy "shifter:shtr|barrelShifter:bshifter|barrelShifterL2:l2"
Info (12128): Elaborating entity "barrelShifterL3" for hierarchy "shifter:shtr|barrelShifter:bshifter|barrelShifterL3:l3"
Info (12128): Elaborating entity "barrelShifterL4" for hierarchy "shifter:shtr|barrelShifter:bshifter|barrelShifterL4:l4"
Info (12128): Elaborating entity "dataMemory" for hierarchy "dataMemory:datamemory"
Info (144001): Generated suppressed messages file D:/org/CSE343-Computer-Organization/FinalProject/Verilog/output_files/cpu16.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock"
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4691 megabytes
    Info: Processing ended: Sat Jan 21 01:05:17 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/org/CSE343-Computer-Organization/FinalProject/Verilog/output_files/cpu16.map.smsg.


