;redcode
;assert 1
	SPL 0, <902
	CMP -207, <-126
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB 12, @10
	MOV @-127, 100
	SUB -207, <-126
	SPL 0, <902
	SUB -207, <-126
	MOV -1, -70
	MOV -1, -70
	MOV -1, -70
	SUB @126, @106
	SUB 12, @10
	MOV -16, <-20
	MOV -16, <-20
	JMN 0, <902
	MOV -1, <-20
	MOV -1, <-20
	ADD #10, <70
	ADD #10, <70
	SUB 12, @10
	SUB <20, @12
	MOV @-127, 100
	SUB <101, 107
	SUB <101, 107
	MOV -16, <-20
	CMP @-127, 100
	SUB <101, 107
	SUB #512, @4
	ADD -30, 9
	CMP -207, <-126
	SUB @126, @106
	CMP -207, <-126
	JMZ 0, #3
	MOV @-127, 100
	SUB -207, <-126
	MOV @-127, 100
	SUB -7, <-120
	CMP -207, <-126
	MOV @-127, 100
	JMN 0, <902
	MOV -16, <-20
	MOV -16, <-20
	SUB -7, <-120
	MOV -1, -70
	CMP -207, <-126
	MOV -1, -70
	MOV -1, <-20
