# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RISK_processor.srcs/sources_1/new/ALU_unit.vhd" \
"../../../../RISK_processor.srcs/sources_1/new/DataMemory_unit.vhd" \
"../../../../RISK_processor.srcs/sources_1/new/InstructionMemory_unit.vhd" \
"../../../../RISK_processor.srcs/sources_1/new/Pipeline_unit.vhd" \
"../../../../RISK_processor.srcs/sources_1/new/RegBank_unit.vhd" \
"../../../../RISK_processor.srcs/sim_1/new/Test_Pipeline_unit.vhd" \

# Do not sort compile order
nosort
