
*** Running vivado
    with args -log system_sinewave_gen_periphe_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_sinewave_gen_periphe_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_sinewave_gen_periphe_0_0.tcl -notrace
Command: synth_design -top system_sinewave_gen_periphe_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 151517 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1274.781 ; gain = 88.000 ; free physical = 9335 ; free virtual = 17564
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_sinewave_gen_periphe_0_0' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ip/system_sinewave_gen_periphe_0_0/synth/system_sinewave_gen_periphe_0_0.vhd:83]
	Parameter C_SW_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SW_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SINEWAVE_OUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sinewave_gen_peripheral_v1_0_0' declared at '/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0.vhd:5' bound to instance 'U0' of component 'sinewave_gen_peripheral_v1_0_0' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ip/system_sinewave_gen_periphe_0_0/synth/system_sinewave_gen_periphe_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'sinewave_gen_peripheral_v1_0_0' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0.vhd:51]
	Parameter C_SW_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SW_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SINEWAVE_OUT_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SINEWAVE_OUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sinewave_gen_peripheral_v1_0_0_SW_AXI' declared at '/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0_SW_AXI.vhd:5' bound to instance 'sinewave_gen_peripheral_v1_0_0_SW_AXI_inst' of component 'sinewave_gen_peripheral_v1_0_0_SW_AXI' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'sinewave_gen_peripheral_v1_0_0_SW_AXI' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0_SW_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter SINEWAVE_OUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0_SW_AXI.vhd:242]
INFO: [Synth 8-226] default block is never used [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0_SW_AXI.vhd:372]
	Parameter SINE_FREQ_DIV bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'sine_gen' declared at '/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/sine_gen.vhd:6' bound to instance 'sine_ge_pl_inst' of component 'sine_gen' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0_SW_AXI.vhd:406]
INFO: [Synth 8-638] synthesizing module 'sine_gen' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/sine_gen.vhd:20]
	Parameter SINE_FREQ_DIV bound to: 3 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 10 - type: integer 
	Parameter COUNT_OFFSET_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'generic_counter' declared at '/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/generic_counter.vhd:5' bound to instance 'counter' of component 'generic_counter' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/sine_gen.vhd:48]
INFO: [Synth 8-638] synthesizing module 'generic_counter' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/generic_counter.vhd:19]
	Parameter OUTPUT_WIDTH bound to: 10 - type: integer 
	Parameter COUNT_OFFSET_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_counter' (1#1) [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/generic_counter.vhd:19]
INFO: [Synth 8-3491] module 'sine_lut' declared at '/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/sine_lut.vhd:5' bound to instance 'sine' of component 'sine_lut' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/sine_gen.vhd:58]
INFO: [Synth 8-638] synthesizing module 'sine_lut' [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/sine_lut.vhd:12]
INFO: [Synth 8-226] default block is never used [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/sine_lut.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sine_lut' (2#1) [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/sine_lut.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sine_gen' (3#1) [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/src/sine_gen.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0_SW_AXI.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'sinewave_gen_peripheral_v1_0_0_SW_AXI' (4#1) [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0_SW_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'sinewave_gen_peripheral_v1_0_0' (5#1) [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ipshared/a5a1/hdl/sinewave_gen_peripheral_v1_0_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'system_sinewave_gen_periphe_0_0' (6#1) [/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ip/system_sinewave_gen_periphe_0_0/synth/system_sinewave_gen_periphe_0_0.vhd:83]
WARNING: [Synth 8-3331] design sine_gen has unconnected port slv_reg_wren
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design sine_gen has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design sinewave_gen_peripheral_v1_0_0_SW_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sinewave_gen_peripheral_v1_0_0_SW_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sinewave_gen_peripheral_v1_0_0_SW_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sinewave_gen_peripheral_v1_0_0_SW_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sinewave_gen_peripheral_v1_0_0_SW_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sinewave_gen_peripheral_v1_0_0_SW_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1320.391 ; gain = 133.609 ; free physical = 9317 ; free virtual = 17546
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1320.391 ; gain = 133.609 ; free physical = 9291 ; free virtual = 17521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1320.391 ; gain = 133.609 ; free physical = 9291 ; free virtual = 17520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1656.012 ; gain = 0.000 ; free physical = 8654 ; free virtual = 16870
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8688 ; free virtual = 16947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8688 ; free virtual = 16947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8702 ; free virtual = 16955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8712 ; free virtual = 16962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module sine_gen 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sinewave_gen_peripheral_v1_0_0_SW_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_sinewave_gen_periphe_0_0 has unconnected port sw_axi_awprot[2]
WARNING: [Synth 8-3331] design system_sinewave_gen_periphe_0_0 has unconnected port sw_axi_awprot[1]
WARNING: [Synth 8-3331] design system_sinewave_gen_periphe_0_0 has unconnected port sw_axi_awprot[0]
WARNING: [Synth 8-3331] design system_sinewave_gen_periphe_0_0 has unconnected port sw_axi_arprot[2]
WARNING: [Synth 8-3331] design system_sinewave_gen_periphe_0_0 has unconnected port sw_axi_arprot[1]
WARNING: [Synth 8-3331] design system_sinewave_gen_periphe_0_0 has unconnected port sw_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/aw_en_reg) is unused and will be removed from module system_sinewave_gen_periphe_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_sinewave_gen_periphe_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_sinewave_gen_periphe_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_sinewave_gen_periphe_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_sinewave_gen_periphe_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_sinewave_gen_periphe_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_sinewave_gen_periphe_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8661 ; free virtual = 16914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------------+-----------------------------------------------------------------------------+---------------+----------------+
|Module Name                     | RTL Object                                                                  | Depth x Width | Implemented As | 
+--------------------------------+-----------------------------------------------------------------------------+---------------+----------------+
|sine_lut                        | data_out                                                                    | 1024x8        | LUT            | 
|system_sinewave_gen_periphe_0_0 | U0/sinewave_gen_peripheral_v1_0_0_SW_AXI_inst/sine_ge_pl_inst/sine/data_out | 1024x8        | LUT            | 
+--------------------------------+-----------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8387 ; free virtual = 16627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8384 ; free virtual = 16624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8430 ; free virtual = 16670
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8184 ; free virtual = 16422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8191 ; free virtual = 16429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8192 ; free virtual = 16430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8194 ; free virtual = 16432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8191 ; free virtual = 16429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8191 ; free virtual = 16429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     1|
|3     |LUT2   |     5|
|4     |LUT3   |     7|
|5     |LUT4   |    20|
|6     |LUT5   |     5|
|7     |LUT6   |   142|
|8     |MUXF7  |    38|
|9     |MUXF8  |    19|
|10    |FDRE   |   190|
|11    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------------+--------------------------------------+------+
|      |Instance                                       |Module                                |Cells |
+------+-----------------------------------------------+--------------------------------------+------+
|1     |top                                            |                                      |   432|
|2     |  U0                                           |sinewave_gen_peripheral_v1_0_0        |   432|
|3     |    sinewave_gen_peripheral_v1_0_0_SW_AXI_inst |sinewave_gen_peripheral_v1_0_0_SW_AXI |   432|
|4     |      sine_ge_pl_inst                          |sine_gen                              |   203|
|5     |        counter                                |generic_counter                       |    26|
|6     |        sine                                   |sine_lut                              |   171|
+------+-----------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:05 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8191 ; free virtual = 16429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1656.012 ; gain = 133.609 ; free physical = 8245 ; free virtual = 16483
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 1656.012 ; gain = 469.230 ; free physical = 8245 ; free virtual = 16483
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:07 . Memory (MB): peak = 1656.012 ; gain = 488.688 ; free physical = 8758 ; free virtual = 17010
INFO: [Common 17-1381] The checkpoint '/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/system_sinewave_gen_periphe_0_0_synth_1/system_sinewave_gen_periphe_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/bd/system/ip/system_sinewave_gen_periphe_0_0/system_sinewave_gen_periphe_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lorsi/Desktop/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/system_sinewave_gen_periphe_0_0_synth_1/system_sinewave_gen_periphe_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_sinewave_gen_periphe_0_0_utilization_synth.rpt -pb system_sinewave_gen_periphe_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1680.023 ; gain = 0.000 ; free physical = 8757 ; free virtual = 17010
INFO: [Common 17-206] Exiting Vivado at Sun Nov 21 15:09:48 2021...
