# risc_v_core
RISC V core written in SystemVerilog and verified with UVM


Using tbengy https://github.com/prasadp4009/tbengy created by Prasad Pandit to generate the initial UVM structure for each DUT
