OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 733930 733930 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     23999
Number of terminals:      771
Number of snets:          2
Number of nets:           17836

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 340.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 721318.
[INFO DRT-0033] mcon shape region query size = 473344.
[INFO DRT-0033] met1 shape region query size = 151354.
[INFO DRT-0033] via shape region query size = 35645.
[INFO DRT-0033] met2 shape region query size = 21745.
[INFO DRT-0033] via2 shape region query size = 28516.
[INFO DRT-0033] met3 shape region query size = 21800.
[INFO DRT-0033] via3 shape region query size = 28516.
[INFO DRT-0033] met4 shape region query size = 8587.
[INFO DRT-0033] via4 shape region query size = 1405.
[INFO DRT-0033] met5 shape region query size = 1458.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11284 groups.
#scanned instances     = 23999
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:22, elapsed time = 00:02:08, memory = 446.98 (MB), peak = 460.92 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     184147

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53255.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51582.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32785.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8841.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2155.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 229.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 509.56 (MB), peak = 509.56 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88195 vertical wires in 3 frboxes and 60652 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14239 vertical wires in 3 frboxes and 17789 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 1005.00 (MB), peak = 1005.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1005.00 (MB), peak = 1005.00 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:19, memory = 1215.02 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:33, memory = 1478.41 (MB).
    Completing 30% with 2890 violations.
    elapsed time = 00:00:52, memory = 1626.70 (MB).
    Completing 40% with 2890 violations.
    elapsed time = 00:01:14, memory = 1739.75 (MB).
    Completing 50% with 2890 violations.
    elapsed time = 00:01:38, memory = 1653.87 (MB).
    Completing 60% with 5807 violations.
    elapsed time = 00:02:03, memory = 1680.66 (MB).
    Completing 70% with 5807 violations.
    elapsed time = 00:02:20, memory = 1716.94 (MB).
    Completing 80% with 8928 violations.
    elapsed time = 00:02:40, memory = 1741.58 (MB).
    Completing 90% with 8928 violations.
    elapsed time = 00:03:07, memory = 1820.50 (MB).
    Completing 100% with 11871 violations.
    elapsed time = 00:03:15, memory = 1735.20 (MB).
[INFO DRT-0199]   Number of violations = 13874.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     36      0      0      0      0      0      1      0
Metal Spacing        5      0   2260      0    819    156     32      0     37
Min Hole             0      0     18      0      0      0      0      0      0
Recheck             38      0   1101      0    631    125     62      0     46
Short                5      6   6264      7   1943    219     26      2     35
[INFO DRT-0267] cpu time = 00:23:57, elapsed time = 00:03:16, memory = 1864.45 (MB), peak = 1894.12 (MB)
Total wire length = 1005257 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 282482 um.
Total wire length on LAYER met2 = 423318 um.
Total wire length on LAYER met3 = 192722 um.
Total wire length on LAYER met4 = 95766 um.
Total wire length on LAYER met5 = 10967 um.
Total number of vias = 164846.
Up-via summary (total 164846):

-------------------------
 FR_MASTERSLICE         0
            li1     64521
           met1     81448
           met2     14836
           met3      3684
           met4       357
-------------------------
               164846


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13874 violations.
    elapsed time = 00:00:16, memory = 1882.23 (MB).
    Completing 20% with 13874 violations.
    elapsed time = 00:00:33, memory = 1986.42 (MB).
    Completing 30% with 11806 violations.
    elapsed time = 00:00:51, memory = 1886.86 (MB).
    Completing 40% with 11806 violations.
    elapsed time = 00:01:16, memory = 1949.70 (MB).
    Completing 50% with 11806 violations.
    elapsed time = 00:01:35, memory = 1983.64 (MB).
    Completing 60% with 10108 violations.
    elapsed time = 00:01:53, memory = 2011.74 (MB).
    Completing 70% with 10108 violations.
    elapsed time = 00:02:08, memory = 2019.03 (MB).
    Completing 80% with 8295 violations.
    elapsed time = 00:02:22, memory = 2048.50 (MB).
    Completing 90% with 8295 violations.
    elapsed time = 00:02:43, memory = 2059.45 (MB).
    Completing 100% with 6868 violations.
    elapsed time = 00:02:52, memory = 2033.01 (MB).
[INFO DRT-0199]   Number of violations = 6868.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         17      0      0      0      0      0
Metal Spacing        0   1245    415     49     10      0
Min Hole             0      1      0      0      0      0
Short                0   4301    786     36      7      1
[INFO DRT-0267] cpu time = 00:21:32, elapsed time = 00:02:53, memory = 1981.00 (MB), peak = 2068.14 (MB)
Total wire length = 998165 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 280439 um.
Total wire length on LAYER met2 = 419772 um.
Total wire length on LAYER met3 = 192464 um.
Total wire length on LAYER met4 = 95231 um.
Total wire length on LAYER met5 = 10256 um.
Total number of vias = 163424.
Up-via summary (total 163424):

-------------------------
 FR_MASTERSLICE         0
            li1     64488
           met1     80246
           met2     14776
           met3      3609
           met4       305
-------------------------
               163424


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6868 violations.
    elapsed time = 00:00:15, memory = 2002.58 (MB).
    Completing 20% with 6868 violations.
    elapsed time = 00:00:35, memory = 2070.89 (MB).
    Completing 30% with 6845 violations.
    elapsed time = 00:00:44, memory = 2006.80 (MB).
    Completing 40% with 6845 violations.
    elapsed time = 00:01:11, memory = 2006.80 (MB).
    Completing 50% with 6845 violations.
    elapsed time = 00:01:27, memory = 2019.38 (MB).
    Completing 60% with 6797 violations.
    elapsed time = 00:01:43, memory = 2019.38 (MB).
    Completing 70% with 6797 violations.
    elapsed time = 00:02:00, memory = 2058.09 (MB).
    Completing 80% with 6650 violations.
    elapsed time = 00:02:17, memory = 2019.60 (MB).
    Completing 90% with 6650 violations.
    elapsed time = 00:02:38, memory = 2057.52 (MB).
    Completing 100% with 6395 violations.
    elapsed time = 00:02:55, memory = 2019.60 (MB).
[INFO DRT-0199]   Number of violations = 6395.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         19      0      1      0      0      0
Metal Spacing        0   1202      0    361     60      8
Min Hole             0      1      0      0      0      0
Short                0   4058      0    658     14     13
[INFO DRT-0267] cpu time = 00:21:06, elapsed time = 00:02:55, memory = 2019.60 (MB), peak = 2105.02 (MB)
Total wire length = 996375 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279827 um.
Total wire length on LAYER met2 = 419083 um.
Total wire length on LAYER met3 = 192848 um.
Total wire length on LAYER met4 = 95149 um.
Total wire length on LAYER met5 = 9467 um.
Total number of vias = 162877.
Up-via summary (total 162877):

-------------------------
 FR_MASTERSLICE         0
            li1     64505
           met1     79914
           met2     14624
           met3      3573
           met4       261
-------------------------
               162877


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6395 violations.
    elapsed time = 00:00:10, memory = 2019.60 (MB).
    Completing 20% with 6395 violations.
    elapsed time = 00:00:23, memory = 2048.65 (MB).
    Completing 30% with 5065 violations.
    elapsed time = 00:00:35, memory = 2085.96 (MB).
    Completing 40% with 5065 violations.
    elapsed time = 00:00:51, memory = 2156.80 (MB).
    Completing 50% with 5065 violations.
    elapsed time = 00:01:22, memory = 2104.07 (MB).
    Completing 60% with 3543 violations.
    elapsed time = 00:01:34, memory = 2104.07 (MB).
    Completing 70% with 3543 violations.
    elapsed time = 00:01:46, memory = 2131.37 (MB).
    Completing 80% with 2090 violations.
    elapsed time = 00:01:58, memory = 2158.48 (MB).
    Completing 90% with 2090 violations.
    elapsed time = 00:02:09, memory = 2159.75 (MB).
    Completing 100% with 804 violations.
    elapsed time = 00:02:17, memory = 2159.75 (MB).
[INFO DRT-0199]   Number of violations = 804.
Viol/Layer        met1    via   met2   met3   met4
Cut Spacing          0      2      0      0      0
Metal Spacing      218      0     67      1      0
Min Hole             1      0      0      0      0
Short              409      0    104      1      1
[INFO DRT-0267] cpu time = 00:15:36, elapsed time = 00:02:18, memory = 2096.55 (MB), peak = 2268.68 (MB)
Total wire length = 996147 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270818 um.
Total wire length on LAYER met2 = 415929 um.
Total wire length on LAYER met3 = 201335 um.
Total wire length on LAYER met4 = 98657 um.
Total wire length on LAYER met5 = 9406 um.
Total number of vias = 165709.
Up-via summary (total 165709):

-------------------------
 FR_MASTERSLICE         0
            li1     64524
           met1     80535
           met2     16448
           met3      3946
           met4       256
-------------------------
               165709


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 804 violations.
    elapsed time = 00:00:00, memory = 2096.55 (MB).
    Completing 20% with 804 violations.
    elapsed time = 00:00:02, memory = 2096.55 (MB).
    Completing 30% with 523 violations.
    elapsed time = 00:00:04, memory = 2044.56 (MB).
    Completing 40% with 523 violations.
    elapsed time = 00:00:08, memory = 2121.89 (MB).
    Completing 50% with 523 violations.
    elapsed time = 00:00:15, memory = 2044.66 (MB).
    Completing 60% with 336 violations.
    elapsed time = 00:00:17, memory = 2044.66 (MB).
    Completing 70% with 336 violations.
    elapsed time = 00:00:19, memory = 2081.39 (MB).
    Completing 80% with 175 violations.
    elapsed time = 00:00:23, memory = 2044.67 (MB).
    Completing 90% with 175 violations.
    elapsed time = 00:00:26, memory = 2089.21 (MB).
    Completing 100% with 69 violations.
    elapsed time = 00:00:28, memory = 2056.45 (MB).
[INFO DRT-0199]   Number of violations = 69.
Viol/Layer        met1   met2
Metal Spacing       22      5
Short               35      7
[INFO DRT-0267] cpu time = 00:02:57, elapsed time = 00:00:29, memory = 2056.45 (MB), peak = 2268.68 (MB)
Total wire length = 996061 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270025 um.
Total wire length on LAYER met2 = 415603 um.
Total wire length on LAYER met3 = 201969 um.
Total wire length on LAYER met4 = 99056 um.
Total wire length on LAYER met5 = 9406 um.
Total number of vias = 165932.
Up-via summary (total 165932):

-------------------------
 FR_MASTERSLICE         0
            li1     64520
           met1     80613
           met2     16568
           met3      3975
           met4       256
-------------------------
               165932


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 69 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 20% with 69 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 40% with 60 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 50% with 60 violations.
    elapsed time = 00:00:02, memory = 2056.45 (MB).
    Completing 60% with 51 violations.
    elapsed time = 00:00:02, memory = 2056.45 (MB).
    Completing 70% with 51 violations.
    elapsed time = 00:00:02, memory = 2056.45 (MB).
    Completing 80% with 50 violations.
    elapsed time = 00:00:03, memory = 2056.45 (MB).
    Completing 90% with 50 violations.
    elapsed time = 00:00:03, memory = 2056.45 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:06, memory = 2056.45 (MB).
[INFO DRT-0199]   Number of violations = 33.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing       10      0      4
Short               16      0      2
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2056.45 (MB), peak = 2268.68 (MB)
Total wire length = 996089 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270014 um.
Total wire length on LAYER met2 = 415565 um.
Total wire length on LAYER met3 = 202003 um.
Total wire length on LAYER met4 = 99099 um.
Total wire length on LAYER met5 = 9406 um.
Total number of vias = 165943.
Up-via summary (total 165943):

-------------------------
 FR_MASTERSLICE         0
            li1     64519
           met1     80616
           met2     16572
           met3      3980
           met4       256
-------------------------
               165943


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 50% with 33 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 2056.45 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 2056.45 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing        3      0      2
Short                2      0      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2056.45 (MB), peak = 2268.68 (MB)
Total wire length = 996070 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269970 um.
Total wire length on LAYER met2 = 415538 um.
Total wire length on LAYER met3 = 202031 um.
Total wire length on LAYER met4 = 99123 um.
Total wire length on LAYER met5 = 9406 um.
Total number of vias = 165944.
Up-via summary (total 165944):

-------------------------
 FR_MASTERSLICE         0
            li1     64518
           met1     80611
           met2     16573
           met3      3986
           met4       256
-------------------------
               165944


[INFO DRT-0195] Start 7th stubborn tiles iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:01, memory = 2056.45 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:02, memory = 2056.45 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:04, memory = 2056.45 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:04, memory = 2056.45 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:06, memory = 2056.45 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:10, memory = 2196.70 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:12, memory = 2280.28 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:17, memory = 2476.85 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:20, memory = 2594.09 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:29, memory = 2681.11 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:04, elapsed time = 00:00:29, memory = 2681.11 (MB), peak = 2704.57 (MB)
Total wire length = 996071 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269981 um.
Total wire length on LAYER met2 = 415534 um.
Total wire length on LAYER met3 = 202025 um.
Total wire length on LAYER met4 = 99123 um.
Total wire length on LAYER met5 = 9406 um.
Total number of vias = 165949.
Up-via summary (total 165949):

-------------------------
 FR_MASTERSLICE         0
            li1     64518
           met1     80617
           met2     16572
           met3      3986
           met4       256
-------------------------
               165949


[INFO DRT-0198] Complete detail routing.
Total wire length = 996071 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269981 um.
Total wire length on LAYER met2 = 415534 um.
Total wire length on LAYER met3 = 202025 um.
Total wire length on LAYER met4 = 99123 um.
Total wire length on LAYER met5 = 9406 um.
Total number of vias = 165949.
Up-via summary (total 165949):

-------------------------
 FR_MASTERSLICE         0
            li1     64518
           met1     80617
           met2     16572
           met3      3986
           met4       256
-------------------------
               165949


[INFO DRT-0267] cpu time = 01:28:32, elapsed time = 00:12:32, memory = 2681.11 (MB), peak = 2704.57 (MB)

[INFO DRT-0180] Post processing.
Took 889 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 17 antenna violations.
[INFO GRT-0015] Inserted 28 diodes.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11283 groups.
#scanned instances     = 24027
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:26, elapsed time = 00:02:09, memory = 2612.70 (MB), peak = 2704.57 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193699

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53266.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51578.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32778.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8820.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2120.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 215.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2612.70 (MB), peak = 2704.57 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88164 vertical wires in 3 frboxes and 60613 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14170 vertical wires in 3 frboxes and 17775 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 2612.96 (MB), peak = 2704.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2612.96 (MB), peak = 2704.57 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2613.21 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2614.00 (MB).
    Completing 30% with 117 violations.
    elapsed time = 00:00:09, memory = 2614.00 (MB).
    Completing 40% with 117 violations.
    elapsed time = 00:00:13, memory = 2649.52 (MB).
    Completing 50% with 117 violations.
    elapsed time = 00:00:16, memory = 2614.16 (MB).
    Completing 60% with 207 violations.
    elapsed time = 00:00:20, memory = 2614.16 (MB).
    Completing 70% with 207 violations.
    elapsed time = 00:00:23, memory = 2614.42 (MB).
    Completing 80% with 273 violations.
    elapsed time = 00:00:26, memory = 2614.42 (MB).
    Completing 90% with 273 violations.
    elapsed time = 00:00:30, memory = 2614.42 (MB).
    Completing 100% with 330 violations.
    elapsed time = 00:00:32, memory = 2614.42 (MB).
[INFO DRT-0199]   Number of violations = 383.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       14     18     30      5      4
Recheck              1     14     23     13      2
Short               47    104     92     11      5
[INFO DRT-0267] cpu time = 00:04:02, elapsed time = 00:00:33, memory = 2700.64 (MB), peak = 2704.57 (MB)
Total wire length = 996028 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269912 um.
Total wire length on LAYER met2 = 415904 um.
Total wire length on LAYER met3 = 201370 um.
Total wire length on LAYER met4 = 98918 um.
Total wire length on LAYER met5 = 9922 um.
Total number of vias = 165974.
Up-via summary (total 165974):

-------------------------
 FR_MASTERSLICE         0
            li1     64550
           met1     80618
           met2     16592
           met3      3963
           met4       251
-------------------------
               165974


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 383 violations.
    elapsed time = 00:00:03, memory = 2700.64 (MB).
    Completing 20% with 383 violations.
    elapsed time = 00:00:06, memory = 2700.64 (MB).
    Completing 30% with 372 violations.
    elapsed time = 00:00:09, memory = 2700.64 (MB).
    Completing 40% with 372 violations.
    elapsed time = 00:00:13, memory = 2700.64 (MB).
    Completing 50% with 372 violations.
    elapsed time = 00:00:15, memory = 2700.64 (MB).
    Completing 60% with 319 violations.
    elapsed time = 00:00:20, memory = 2700.64 (MB).
    Completing 70% with 319 violations.
    elapsed time = 00:00:22, memory = 2700.64 (MB).
    Completing 80% with 282 violations.
    elapsed time = 00:00:25, memory = 2700.64 (MB).
    Completing 90% with 282 violations.
    elapsed time = 00:00:30, memory = 2700.64 (MB).
    Completing 100% with 209 violations.
    elapsed time = 00:00:31, memory = 2700.64 (MB).
[INFO DRT-0199]   Number of violations = 209.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       14     20     13      0      6
Short               33     36     71      9      7
[INFO DRT-0267] cpu time = 00:03:59, elapsed time = 00:00:32, memory = 2700.90 (MB), peak = 2704.57 (MB)
Total wire length = 995980 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269933 um.
Total wire length on LAYER met2 = 415842 um.
Total wire length on LAYER met3 = 201322 um.
Total wire length on LAYER met4 = 98948 um.
Total wire length on LAYER met5 = 9933 um.
Total number of vias = 165982.
Up-via summary (total 165982):

-------------------------
 FR_MASTERSLICE         0
            li1     64554
           met1     80623
           met2     16592
           met3      3962
           met4       251
-------------------------
               165982


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 209 violations.
    elapsed time = 00:00:01, memory = 2700.90 (MB).
    Completing 20% with 209 violations.
    elapsed time = 00:00:01, memory = 2700.90 (MB).
    Completing 30% with 203 violations.
    elapsed time = 00:00:03, memory = 2700.90 (MB).
    Completing 40% with 203 violations.
    elapsed time = 00:00:04, memory = 2700.90 (MB).
    Completing 50% with 203 violations.
    elapsed time = 00:00:05, memory = 2700.90 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:06, memory = 2700.90 (MB).
    Completing 70% with 193 violations.
    elapsed time = 00:00:07, memory = 2700.90 (MB).
    Completing 80% with 169 violations.
    elapsed time = 00:00:08, memory = 2700.90 (MB).
    Completing 90% with 169 violations.
    elapsed time = 00:00:08, memory = 2700.90 (MB).
    Completing 100% with 174 violations.
    elapsed time = 00:00:10, memory = 2700.90 (MB).
[INFO DRT-0199]   Number of violations = 174.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       16      5     12      1      8
Short               45     31     43      7      6
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:10, memory = 2703.67 (MB), peak = 2704.57 (MB)
Total wire length = 995966 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269916 um.
Total wire length on LAYER met2 = 415815 um.
Total wire length on LAYER met3 = 201348 um.
Total wire length on LAYER met4 = 98954 um.
Total wire length on LAYER met5 = 9930 um.
Total number of vias = 165958.
Up-via summary (total 165958):

-------------------------
 FR_MASTERSLICE         0
            li1     64552
           met1     80612
           met2     16582
           met3      3961
           met4       251
-------------------------
               165958


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 174 violations.
    elapsed time = 00:00:01, memory = 2703.67 (MB).
    Completing 20% with 174 violations.
    elapsed time = 00:00:01, memory = 2703.67 (MB).
    Completing 30% with 111 violations.
    elapsed time = 00:00:02, memory = 2703.67 (MB).
    Completing 40% with 111 violations.
    elapsed time = 00:00:03, memory = 2703.67 (MB).
    Completing 50% with 111 violations.
    elapsed time = 00:00:11, memory = 2703.67 (MB).
    Completing 60% with 85 violations.
    elapsed time = 00:00:11, memory = 2703.67 (MB).
    Completing 70% with 85 violations.
    elapsed time = 00:00:12, memory = 2703.67 (MB).
    Completing 80% with 54 violations.
    elapsed time = 00:00:13, memory = 2703.67 (MB).
    Completing 90% with 54 violations.
    elapsed time = 00:00:15, memory = 2703.67 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:37, memory = 2703.67 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        met2   met4   met5
Metal Spacing        0      1      9
Short                2      1      3
[INFO DRT-0267] cpu time = 00:01:33, elapsed time = 00:00:37, memory = 2703.67 (MB), peak = 2705.67 (MB)
Total wire length = 995948 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270247 um.
Total wire length on LAYER met2 = 415947 um.
Total wire length on LAYER met3 = 201139 um.
Total wire length on LAYER met4 = 98864 um.
Total wire length on LAYER met5 = 9749 um.
Total number of vias = 166076.
Up-via summary (total 166076):

-------------------------
 FR_MASTERSLICE         0
            li1     64552
           met1     80676
           met2     16629
           met3      3969
           met4       250
-------------------------
               166076


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 2703.67 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 2703.67 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 2703.67 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 2703.67 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:09, memory = 2703.67 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:09, memory = 2703.67 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:09, memory = 2703.67 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:09, memory = 2703.67 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:09, memory = 2703.67 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:10, memory = 2703.67 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met5
Metal Spacing        3
Short                3
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:10, memory = 2703.67 (MB), peak = 2705.67 (MB)
Total wire length = 995990 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270270 um.
Total wire length on LAYER met2 = 415945 um.
Total wire length on LAYER met3 = 201130 um.
Total wire length on LAYER met4 = 98906 um.
Total wire length on LAYER met5 = 9737 um.
Total number of vias = 166096.
Up-via summary (total 166096):

-------------------------
 FR_MASTERSLICE         0
            li1     64553
           met1     80693
           met2     16633
           met3      3969
           met4       248
-------------------------
               166096


[INFO DRT-0195] Start 5th stubborn tiles iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:01, memory = 2703.67 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:01, memory = 2703.67 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:03, memory = 2703.67 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:04, memory = 2703.67 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:05, memory = 2703.67 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:05, memory = 2703.67 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:07, memory = 2703.67 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:09, memory = 2703.67 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:11, memory = 2703.67 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:12, memory = 2703.67 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:01:17, elapsed time = 00:00:12, memory = 2703.67 (MB), peak = 2705.67 (MB)
Total wire length = 995981 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270271 um.
Total wire length on LAYER met2 = 415950 um.
Total wire length on LAYER met3 = 201194 um.
Total wire length on LAYER met4 = 98903 um.
Total wire length on LAYER met5 = 9659 um.
Total number of vias = 166113.
Up-via summary (total 166113):

-------------------------
 FR_MASTERSLICE         0
            li1     64553
           met1     80695
           met2     16638
           met3      3978
           met4       249
-------------------------
               166113


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2703.67 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:02, memory = 2703.67 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 2703.67 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:03, memory = 2703.67 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 2703.67 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:05, memory = 2703.67 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:05, memory = 2703.67 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:07, memory = 2703.67 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:07, memory = 2703.67 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:08, memory = 2640.55 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:08, memory = 2640.55 (MB), peak = 2705.67 (MB)
Total wire length = 995974 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270298 um.
Total wire length on LAYER met2 = 415950 um.
Total wire length on LAYER met3 = 201190 um.
Total wire length on LAYER met4 = 98896 um.
Total wire length on LAYER met5 = 9638 um.
Total number of vias = 166108.
Up-via summary (total 166108):

-------------------------
 FR_MASTERSLICE         0
            li1     64553
           met1     80695
           met2     16637
           met3      3976
           met4       247
-------------------------
               166108


[INFO DRT-0198] Complete detail routing.
Total wire length = 995974 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270298 um.
Total wire length on LAYER met2 = 415950 um.
Total wire length on LAYER met3 = 201190 um.
Total wire length on LAYER met4 = 98896 um.
Total wire length on LAYER met5 = 9638 um.
Total number of vias = 166108.
Up-via summary (total 166108):

-------------------------
 FR_MASTERSLICE         0
            li1     64553
           met1     80695
           met2     16637
           met3      3976
           met4       247
-------------------------
               166108


[INFO DRT-0267] cpu time = 00:13:21, elapsed time = 00:02:24, memory = 2640.55 (MB), peak = 2705.67 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 3 net violations.
[INFO ANT-0001] Found 3 pin violations.
[INFO GRT-0012] Found 3 antenna violations.
[INFO GRT-0015] Inserted 21 diodes.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11283 groups.
#scanned instances     = 24048
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:27, elapsed time = 00:02:09, memory = 2577.30 (MB), peak = 2705.67 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193731

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53271.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51583.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32778.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8821.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2123.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 216.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2577.30 (MB), peak = 2705.67 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88172 vertical wires in 3 frboxes and 60620 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14143 vertical wires in 3 frboxes and 17792 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2577.30 (MB), peak = 2705.67 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2577.30 (MB), peak = 2705.67 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2577.30 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2577.30 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:08, memory = 2577.30 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:12, memory = 2577.30 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:14, memory = 2577.30 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:19, memory = 2577.30 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:21, memory = 2577.30 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:24, memory = 2515.05 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:29, memory = 2515.05 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:30, memory = 2515.05 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met3
Metal Spacing        0      1
Short                2      0
[INFO DRT-0267] cpu time = 00:03:48, elapsed time = 00:00:30, memory = 2541.20 (MB), peak = 2705.67 (MB)
Total wire length = 995982 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270307 um.
Total wire length on LAYER met2 = 415852 um.
Total wire length on LAYER met3 = 201250 um.
Total wire length on LAYER met4 = 98974 um.
Total wire length on LAYER met5 = 9596 um.
Total number of vias = 166126.
Up-via summary (total 166126):

-------------------------
 FR_MASTERSLICE         0
            li1     64577
           met1     80694
           met2     16629
           met3      3977
           met4       249
-------------------------
               166126


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:03, memory = 2541.20 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:06, memory = 2541.20 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:08, memory = 2541.30 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:13, memory = 2541.30 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:16, memory = 2541.30 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:20, memory = 2541.30 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:23, memory = 2541.30 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:26, memory = 2541.30 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:31, memory = 2541.30 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:33, memory = 2541.30 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:07, elapsed time = 00:00:33, memory = 2541.30 (MB), peak = 2705.67 (MB)
Total wire length = 995975 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270305 um.
Total wire length on LAYER met2 = 415867 um.
Total wire length on LAYER met3 = 201249 um.
Total wire length on LAYER met4 = 98960 um.
Total wire length on LAYER met5 = 9591 um.
Total number of vias = 166127.
Up-via summary (total 166127):

-------------------------
 FR_MASTERSLICE         0
            li1     64578
           met1     80697
           met2     16629
           met3      3974
           met4       249
-------------------------
               166127


[INFO DRT-0198] Complete detail routing.
Total wire length = 995975 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270305 um.
Total wire length on LAYER met2 = 415867 um.
Total wire length on LAYER met3 = 201249 um.
Total wire length on LAYER met4 = 98960 um.
Total wire length on LAYER met5 = 9591 um.
Total number of vias = 166127.
Up-via summary (total 166127):

-------------------------
 FR_MASTERSLICE         0
            li1     64578
           met1     80697
           met2     16629
           met3      3974
           met4       249
-------------------------
               166127


[INFO DRT-0267] cpu time = 00:07:56, elapsed time = 00:01:04, memory = 2541.30 (MB), peak = 2705.67 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 23:45.20[h:]min:sec. CPU time: user 9980.96 sys 12.55 (701%). Peak memory: 2770608KB.
