[{"commit":{"message":"Add tmpReg to replace the t1 register"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/x\/x_riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/z\/z_riscv.ad"}],"sha":"a97d3627c7b2bda96914c0da19e74eb4821e8b94"}]