-------------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenSwFlatFile module.
-------------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-------------------------------------------------------------------

----------------------------------------------------------------------------------------
-- BASE PMD9655.REVID_BASE (level 1)
----------------------------------------------------------------------------------------
REVID_BASE BASE 0x00000100 revidaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.REVID_BASE.REVID (level 2)
----------------------------------------------------------------------------------------
revid MODULE OFFSET=REVID_BASE+0x00000000 MAX=REVID_BASE+0x000000FF APRE=REVID_ SPRE=REVID_ BPRE=REVID_ ABPRE=REVID_ FPRE=REVID_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0F
	SUBTYPE BIT[7:0]

SBL_ID_0 ADDRESS 0x0050 RW
SBL_ID_0 RESET_VALUE 0x00
	VERSION BIT[7:0]

SBL_ID_1 ADDRESS 0x0051 RW
SBL_ID_1 RESET_VALUE 0x00
	VERSION BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.REVID1_BASE (level 1)
----------------------------------------------------------------------------------------
REVID1_BASE BASE 0x00010100 revid1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.REVID1_BASE.REVID1 (level 2)
----------------------------------------------------------------------------------------
revid1 MODULE OFFSET=REVID1_BASE+0x00000000 MAX=REVID1_BASE+0x000000FF APRE=REVID1_ SPRE=REVID1_ BPRE=REVID1_ ABPRE=REVID1_ FPRE=REVID1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0F
	SUBTYPE BIT[7:0]

SBL_ID_0 ADDRESS 0x0050 RW
SBL_ID_0 RESET_VALUE 0x00
	VERSION BIT[7:0]

SBL_ID_1 ADDRESS 0x0051 RW
SBL_ID_1 RESET_VALUE 0x00
	VERSION BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.BUS_BASE (level 1)
----------------------------------------------------------------------------------------
BUS_BASE BASE 0x00000400 busaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.BUS_BASE.BUS (level 2)
----------------------------------------------------------------------------------------
bus MODULE OFFSET=BUS_BASE+0x00000000 MAX=BUS_BASE+0x000000FF APRE=BUS_ SPRE=BUS_ BPRE=BUS_ ABPRE=BUS_ FPRE=BUS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]
		INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
		INTBUS_ARB VALUE 0x02
		INTBUS_ARB_WITH_LOGGER VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	LOGGER_OK BIT[7]
		LOGGER_INACTIVE VALUE 0x0
		LOGGER_ACTIVE VALUE 0x1
	LOGGER_FULL BIT[6]
		LOGGER_NOT_FULL VALUE 0x0
		LOGGER_IS_FULL VALUE 0x1
	HALF_ENTRY BIT[5]
		FULL_ENTRIES VALUE 0x0
		LAST_HALF_ENTRY VALUE 0x1
	INTBUS_ARB_GNT BIT[3:0]

FIFO_SIZE ADDRESS 0x000B R
FIFO_SIZE RESET_VALUE 0x01
	FIFO_SIZE BIT[1:0]
		FIFO64X64 VALUE 0x0
		FIFO128X64 VALUE 0x1
		FIFO256X64 VALUE 0x2

TIMEOUT ADDRESS 0x0044 RW
TIMEOUT RESET_VALUE 0x00
	TIMEOUT_MANT BIT[7:4]
	TIMEOUT_EXP BIT[3:0]

LOGGER_EN ADDRESS 0x0046 RW
LOGGER_EN RESET_VALUE 0x00
	LOGGER_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

LOGGER_CTL ADDRESS 0x0050 RW
LOGGER_CTL RESET_VALUE 0x00
	PERPH_FILTER BIT[3]
		PERPH_FILTER_OFF VALUE 0x0
		PERPH_FILTER_ON VALUE 0x1
	IGNORE_TIMESTAMP BIT[2]
		LOG_TIMESTAMP VALUE 0x0
		IGNORE_TIMESTAMP VALUE 0x1
	IGNORE_READS BIT[1]
		LOG_READS_AND_WRITES VALUE 0x0
		LOG_WRITES_ONLY VALUE 0x1
	WRAP BIT[0]
		NO_WRAP VALUE 0x0
		WRAP VALUE 0x1

LOGGER_PID ADDRESS 0x0052 RW
LOGGER_PID RESET_VALUE 0x00
	LOGGER_PID BIT[7:0]

LOGGER_SID ADDRESS 0x0053 RW
LOGGER_SID RESET_VALUE 0x00
	LOGGER_SID BIT[1:0]

MEM_INTF_ADDR ADDRESS 0x0054 RW
MEM_INTF_ADDR RESET_VALUE 0x00
	MEM_INTF_ADDR BIT[7:0]

CAPTURE_INC ADDRESS 0x0056 W
CAPTURE_INC RESET_VALUE 0x00
	CAPTURE_INC BIT[0]
		CAPTURE_AND_INC VALUE 0x1

MEM_INTF_DATA0 ADDRESS 0x0058 RW
MEM_INTF_DATA0 RESET_VALUE 0x00
	MEM_INTF_DATA0 BIT[7:0]

MEM_INTF_DATA1 ADDRESS 0x0059 RW
MEM_INTF_DATA1 RESET_VALUE 0x00
	MEM_INTF_DATA1 BIT[7:0]

MEM_INTF_DATA2 ADDRESS 0x005A RW
MEM_INTF_DATA2 RESET_VALUE 0x00
	MEM_INTF_DATA2 BIT[7:0]

MEM_INTF_DATA3 ADDRESS 0x005B RW
MEM_INTF_DATA3 RESET_VALUE 0x00
	MEM_INTF_DATA3 BIT[7:0]

MEM_INTF_DATA4 ADDRESS 0x005C RW
MEM_INTF_DATA4 RESET_VALUE 0x00
	MEM_INTF_DATA4 BIT[7:0]

MEM_INTF_DATA5 ADDRESS 0x005D RW
MEM_INTF_DATA5 RESET_VALUE 0x00
	MEM_INTF_DATA5 BIT[7:0]

MEM_INTF_DATA6 ADDRESS 0x005E RW
MEM_INTF_DATA6 RESET_VALUE 0x00
	MEM_INTF_DATA6 BIT[7:0]

MEM_INTF_DATA7 ADDRESS 0x005F RW
MEM_INTF_DATA7 RESET_VALUE 0x00
	MEM_INTF_DATA7 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.INT_BASE (level 1)
----------------------------------------------------------------------------------------
INT_BASE BASE 0x00000500 intaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.INT_BASE.INT (level 2)
----------------------------------------------------------------------------------------
int MODULE OFFSET=INT_BASE+0x00000000 MAX=INT_BASE+0x000000FF APRE=INT_ SPRE=INT_ BPRE=INT_ ABPRE=INT_ FPRE=INT_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x03
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0A
	TYPE BIT[7:0]
		INTERRUPT VALUE 0x0A

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		PNP_INTERRUPT VALUE 0x01

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_REQ BIT[1]
		NO_CLOCK_REQ VALUE 0x0
		CLOCK_REQUESTED VALUE 0x1
	SEND_REQ BIT[0]
		NO_SEND_REQ VALUE 0x0
		SEND_REQUESTED VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	LAST_WINNER BIT[7:0]

INT_RESEND_ALL ADDRESS 0x0040 W
INT_RESEND_ALL RESET_VALUE 0x00
	INT_RESEND_ALL BIT[0]
		RESEND_ALL VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	INTR_EN BIT[7]
		PERIPHERAL_DISABLED VALUE 0x0
		PERIPHERAL_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.SPMI_BASE (level 1)
----------------------------------------------------------------------------------------
SPMI_BASE BASE 0x00000600 spmiaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.SPMI_BASE.SPMI (level 2)
----------------------------------------------------------------------------------------
spmi MODULE OFFSET=SPMI_BASE+0x00000000 MAX=SPMI_BASE+0x000000FF APRE=SPMI_ SPRE=SPMI_ BPRE=SPMI_ ABPRE=SPMI_ FPRE=SPMI_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x06
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]
		INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		SPMI VALUE 0x01

ERROR_SYNDROME ADDRESS 0x0008 R
ERROR_SYNDROME RESET_VALUE 0x00
	ERROR_SYNDROME BIT[7:0]

ERROR_DATA ADDRESS 0x000B R
ERROR_DATA RESET_VALUE 0x00
	ERROR_DATA BIT[7:0]

ERROR_ADDR_LO ADDRESS 0x000C R
ERROR_ADDR_LO RESET_VALUE 0x00
	ERROR_ADDR_LO BIT[7:0]

ERROR_ADDR_MD ADDRESS 0x000D R
ERROR_ADDR_MD RESET_VALUE 0x00
	ERROR_ADDR_MD BIT[7:0]

ERROR_ADDR_HI ADDRESS 0x000E R
ERROR_ADDR_HI RESET_VALUE 0x00
	ERROR_ADDR_HI BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SPMI_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x01
	SPMI_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0x01
	SPMI_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
	SPMI_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SPMI_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SPMI_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SPMI_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SPMI_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SPMI_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

SPMI_BUF_CFG ADDRESS 0x0040 RW
SPMI_BUF_CFG RESET_VALUE 0x01
	BUFFER_STRENGTH BIT[1:0]
		LOW10PF VALUE 0x0
		MID20PF VALUE 0x1
		HIGH40PF VALUE 0x2
		VERYHIGH50PF VALUE 0x3

SSC_DETECT_CFG ADDRESS 0x0041 RW
SSC_DETECT_CFG RESET_VALUE 0x00
	SSC_DETECT_CFG BIT[2:0]
		WINDOW_DISABLED_Q1_DELAY_ENABLED VALUE 0x0
		WINDOW_DISABLED_Q1_DELAY_DISABLED VALUE 0x1
		WINDOW_ENABLED_Q1_DELAY_ENABLED VALUE 0x2
		WINDOW_ENABLED_Q1_DELAY_DISABLED VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.PON_BASE (level 1)
----------------------------------------------------------------------------------------
PON_BASE BASE 0x00000800 ponaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.PON_BASE.PON (level 2)
----------------------------------------------------------------------------------------
pon MODULE OFFSET=PON_BASE+0x00000000 MAX=PON_BASE+0x000000FF APRE=PON_ SPRE=PON_ BPRE=PON_ ABPRE=PON_ FPRE=PON_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x01
	TYPE BIT[7:0]
		PON VALUE 0x01

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
	SUBTYPE BIT[7:0]
		PON_PRIMARY VALUE 0x01
		PON_SECONDARY VALUE 0x02
		PON_1REG VALUE 0x03
		PON_GEN2_PRIMARY VALUE 0x04
		PON_GEN2_SECONDARY VALUE 0x05

PON_PBL_STATUS ADDRESS 0x0007 R
PON_PBL_STATUS RESET_VALUE 0xX0
	DVDD_RB_OCCURRED BIT[7]
		NO_RESET VALUE 0x0
		RESET_OCCURRED VALUE 0x1
	XVDD_RB_OCCURRED BIT[6]
		NO_RESET VALUE 0x0
		RESET_OCCURRED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	K_R_BARK BIT[5]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	RESIN_BARK BIT[4]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	RESIN_ON BIT[1]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	PMIC_WD_BARK BIT[6]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	K_R_BARK BIT[5]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	RESIN_BARK BIT[4]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	KPDPWR_BARK BIT[3]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	CBLPWR_ON BIT[2]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	RESIN_ON BIT[1]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	KPDPWR_ON BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	K_R_BARK BIT[5]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	RESIN_BARK BIT[4]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	KPDPWR_BARK BIT[3]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	CBLPWR_ON BIT[2]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	RESIN_ON BIT[1]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	KPDPWR_ON BIT[0]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	PMIC_WD_BARK BIT[6]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	K_R_BARK BIT[5]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	RESIN_BARK BIT[4]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	KPDPWR_BARK BIT[3]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	CBLPWR_ON BIT[2]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	RESIN_ON BIT[1]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	KPDPWR_ON BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

KPDPWR_N_RESET_S1_TIMER ADDRESS 0x0040 RW
KPDPWR_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

KPDPWR_N_RESET_S2_TIMER ADDRESS 0x0041 RW
KPDPWR_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

KPDPWR_N_RESET_S2_CTL ADDRESS 0x0042 RW
KPDPWR_N_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

KPDPWR_N_RESET_S2_CTL2 ADDRESS 0x0043 RW
KPDPWR_N_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RESIN_N_RESET_S1_TIMER ADDRESS 0x0044 RW
RESIN_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

RESIN_N_RESET_S2_TIMER ADDRESS 0x0045 RW
RESIN_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

RESIN_N_RESET_S2_CTL ADDRESS 0x0046 RW
RESIN_N_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_N_RESET_S2_CTL2 ADDRESS 0x0047 RW
RESIN_N_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RESIN_AND_KPDPWR_RESET_S1_TIMER ADDRESS 0x0048 RW
RESIN_AND_KPDPWR_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_TIMER ADDRESS 0x0049 RW
RESIN_AND_KPDPWR_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

RESIN_AND_KPDPWR_RESET_S2_CTL ADDRESS 0x004A RW
RESIN_AND_KPDPWR_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_CTL2 ADDRESS 0x004B RW
RESIN_AND_KPDPWR_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP2_RESET_S1_TIMER ADDRESS 0x004C RW
GP2_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

GP2_RESET_S2_TIMER ADDRESS 0x004D RW
GP2_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

GP2_RESET_S2_CTL ADDRESS 0x004E RW
GP2_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP2_RESET_S2_CTL2 ADDRESS 0x004F RW
GP2_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP1_RESET_S1_TIMER ADDRESS 0x0050 RW
GP1_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

GP1_RESET_S2_TIMER ADDRESS 0x0051 RW
GP1_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

GP1_RESET_S2_CTL ADDRESS 0x0052 RW
GP1_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP1_RESET_S2_CTL2 ADDRESS 0x0053 RW
GP1_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PMIC_WD_RESET_S1_TIMER ADDRESS 0x0054 RW
PMIC_WD_RESET_S1_TIMER RESET_VALUE 0x1F
	S1_TIMER BIT[6:0]
		SEC_0 VALUE 0x00
		SEC_1 VALUE 0x01
		SEC_2 VALUE 0x02
		SEC_3 VALUE 0x03
		SEC_4 VALUE 0x04
		SEC_5 VALUE 0x05
		SEC_6 VALUE 0x06
		SEC_7 VALUE 0x07
		SEC_8 VALUE 0x08
		SEC_9 VALUE 0x09
		SEC_10 VALUE 0x0A
		SEC_11 VALUE 0x0B
		SEC_12 VALUE 0x0C
		SEC_13 VALUE 0x0D
		SEC_14 VALUE 0x0E
		SEC_15 VALUE 0x0F
		SEC_16 VALUE 0x10
		SEC_17 VALUE 0x11
		SEC_18 VALUE 0x12
		SEC_19 VALUE 0x13
		SEC_20 VALUE 0x14
		SEC_21 VALUE 0x15
		SEC_22 VALUE 0x16
		SEC_23 VALUE 0x17
		SEC_24 VALUE 0x18
		SEC_25 VALUE 0x19
		SEC_26 VALUE 0x1A
		SEC_27 VALUE 0x1B
		SEC_28 VALUE 0x1C
		SEC_29 VALUE 0x1D
		SEC_30 VALUE 0x1E
		SEC_31 VALUE 0x1F
		SEC_32 VALUE 0x20
		SEC_33 VALUE 0x21
		SEC_34 VALUE 0x22
		SEC_35 VALUE 0x23
		SEC_36 VALUE 0x24
		SEC_37 VALUE 0x25
		SEC_38 VALUE 0x26
		SEC_39 VALUE 0x27
		SEC_40 VALUE 0x28
		SEC_41 VALUE 0x29
		SEC_42 VALUE 0x2A
		SEC_43 VALUE 0x2B
		SEC_44 VALUE 0x2C
		SEC_45 VALUE 0x2D
		SEC_46 VALUE 0x2E
		SEC_47 VALUE 0x2F
		SEC_48 VALUE 0x30
		SEC_49 VALUE 0x31
		SEC_50 VALUE 0x32
		SEC_51 VALUE 0x33
		SEC_52 VALUE 0x34
		SEC_53 VALUE 0x35
		SEC_54 VALUE 0x36
		SEC_55 VALUE 0x37
		SEC_56 VALUE 0x38
		SEC_57 VALUE 0x39
		SEC_58 VALUE 0x3A
		SEC_59 VALUE 0x3B
		SEC_60 VALUE 0x3C
		SEC_61 VALUE 0x3D
		SEC_62 VALUE 0x3E
		SEC_63 VALUE 0x3F
		SEC_64 VALUE 0x40
		SEC_65 VALUE 0x41
		SEC_66 VALUE 0x42
		SEC_67 VALUE 0x43
		SEC_68 VALUE 0x44
		SEC_69 VALUE 0x45
		SEC_70 VALUE 0x46
		SEC_71 VALUE 0x47
		SEC_72 VALUE 0x48
		SEC_73 VALUE 0x49
		SEC_74 VALUE 0x4A
		SEC_75 VALUE 0x4B
		SEC_76 VALUE 0x4C
		SEC_77 VALUE 0x4D
		SEC_78 VALUE 0x4E
		SEC_79 VALUE 0x4F
		SEC_80 VALUE 0x50
		SEC_81 VALUE 0x51
		SEC_82 VALUE 0x52
		SEC_83 VALUE 0x53
		SEC_84 VALUE 0x54
		SEC_85 VALUE 0x55
		SEC_86 VALUE 0x56
		SEC_87 VALUE 0x57
		SEC_88 VALUE 0x58
		SEC_89 VALUE 0x59
		SEC_90 VALUE 0x5A
		SEC_91 VALUE 0x5B
		SEC_92 VALUE 0x5C
		SEC_93 VALUE 0x5D
		SEC_94 VALUE 0x5E
		SEC_95 VALUE 0x5F
		SEC_96 VALUE 0x60
		SEC_97 VALUE 0x61
		SEC_98 VALUE 0x62
		SEC_99 VALUE 0x63
		SEC_100 VALUE 0x64
		SEC_101 VALUE 0x65
		SEC_102 VALUE 0x66
		SEC_103 VALUE 0x67
		SEC_104 VALUE 0x68
		SEC_105 VALUE 0x69
		SEC_106 VALUE 0x6A
		SEC_107 VALUE 0x6B
		SEC_108 VALUE 0x6C
		SEC_109 VALUE 0x6D
		SEC_110 VALUE 0x6E
		SEC_111 VALUE 0x6F
		SEC_112 VALUE 0x70
		SEC_113 VALUE 0x71
		SEC_114 VALUE 0x72
		SEC_115 VALUE 0x73
		SEC_116 VALUE 0x74
		SEC_117 VALUE 0x75
		SEC_118 VALUE 0x76
		SEC_119 VALUE 0x77
		SEC_120 VALUE 0x78
		SEC_121 VALUE 0x79
		SEC_122 VALUE 0x7A
		SEC_123 VALUE 0x7B
		SEC_124 VALUE 0x7C
		SEC_125 VALUE 0x7D
		SEC_126 VALUE 0x7E
		SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_TIMER ADDRESS 0x0055 RW
PMIC_WD_RESET_S2_TIMER RESET_VALUE 0x01
	S2_TIMER BIT[6:0]
		SEC_0 VALUE 0x00
		SEC_1 VALUE 0x01
		SEC_2 VALUE 0x02
		SEC_3 VALUE 0x03
		SEC_4 VALUE 0x04
		SEC_5 VALUE 0x05
		SEC_6 VALUE 0x06
		SEC_7 VALUE 0x07
		SEC_8 VALUE 0x08
		SEC_9 VALUE 0x09
		SEC_10 VALUE 0x0A
		SEC_11 VALUE 0x0B
		SEC_12 VALUE 0x0C
		SEC_13 VALUE 0x0D
		SEC_14 VALUE 0x0E
		SEC_15 VALUE 0x0F
		SEC_16 VALUE 0x10
		SEC_17 VALUE 0x11
		SEC_18 VALUE 0x12
		SEC_19 VALUE 0x13
		SEC_20 VALUE 0x14
		SEC_21 VALUE 0x15
		SEC_22 VALUE 0x16
		SEC_23 VALUE 0x17
		SEC_24 VALUE 0x18
		SEC_25 VALUE 0x19
		SEC_26 VALUE 0x1A
		SEC_27 VALUE 0x1B
		SEC_28 VALUE 0x1C
		SEC_29 VALUE 0x1D
		SEC_30 VALUE 0x1E
		SEC_31 VALUE 0x1F
		SEC_32 VALUE 0x20
		SEC_33 VALUE 0x21
		SEC_34 VALUE 0x22
		SEC_35 VALUE 0x23
		SEC_36 VALUE 0x24
		SEC_37 VALUE 0x25
		SEC_38 VALUE 0x26
		SEC_39 VALUE 0x27
		SEC_40 VALUE 0x28
		SEC_41 VALUE 0x29
		SEC_42 VALUE 0x2A
		SEC_43 VALUE 0x2B
		SEC_44 VALUE 0x2C
		SEC_45 VALUE 0x2D
		SEC_46 VALUE 0x2E
		SEC_47 VALUE 0x2F
		SEC_48 VALUE 0x30
		SEC_49 VALUE 0x31
		SEC_50 VALUE 0x32
		SEC_51 VALUE 0x33
		SEC_52 VALUE 0x34
		SEC_53 VALUE 0x35
		SEC_54 VALUE 0x36
		SEC_55 VALUE 0x37
		SEC_56 VALUE 0x38
		SEC_57 VALUE 0x39
		SEC_58 VALUE 0x3A
		SEC_59 VALUE 0x3B
		SEC_60 VALUE 0x3C
		SEC_61 VALUE 0x3D
		SEC_62 VALUE 0x3E
		SEC_63 VALUE 0x3F
		SEC_64 VALUE 0x40
		SEC_65 VALUE 0x41
		SEC_66 VALUE 0x42
		SEC_67 VALUE 0x43
		SEC_68 VALUE 0x44
		SEC_69 VALUE 0x45
		SEC_70 VALUE 0x46
		SEC_71 VALUE 0x47
		SEC_72 VALUE 0x48
		SEC_73 VALUE 0x49
		SEC_74 VALUE 0x4A
		SEC_75 VALUE 0x4B
		SEC_76 VALUE 0x4C
		SEC_77 VALUE 0x4D
		SEC_78 VALUE 0x4E
		SEC_79 VALUE 0x4F
		SEC_80 VALUE 0x50
		SEC_81 VALUE 0x51
		SEC_82 VALUE 0x52
		SEC_83 VALUE 0x53
		SEC_84 VALUE 0x54
		SEC_85 VALUE 0x55
		SEC_86 VALUE 0x56
		SEC_87 VALUE 0x57
		SEC_88 VALUE 0x58
		SEC_89 VALUE 0x59
		SEC_90 VALUE 0x5A
		SEC_91 VALUE 0x5B
		SEC_92 VALUE 0x5C
		SEC_93 VALUE 0x5D
		SEC_94 VALUE 0x5E
		SEC_95 VALUE 0x5F
		SEC_96 VALUE 0x60
		SEC_97 VALUE 0x61
		SEC_98 VALUE 0x62
		SEC_99 VALUE 0x63
		SEC_100 VALUE 0x64
		SEC_101 VALUE 0x65
		SEC_102 VALUE 0x66
		SEC_103 VALUE 0x67
		SEC_104 VALUE 0x68
		SEC_105 VALUE 0x69
		SEC_106 VALUE 0x6A
		SEC_107 VALUE 0x6B
		SEC_108 VALUE 0x6C
		SEC_109 VALUE 0x6D
		SEC_110 VALUE 0x6E
		SEC_111 VALUE 0x6F
		SEC_112 VALUE 0x70
		SEC_113 VALUE 0x71
		SEC_114 VALUE 0x72
		SEC_115 VALUE 0x73
		SEC_116 VALUE 0x74
		SEC_117 VALUE 0x75
		SEC_118 VALUE 0x76
		SEC_119 VALUE 0x77
		SEC_120 VALUE 0x78
		SEC_121 VALUE 0x79
		SEC_122 VALUE 0x7A
		SEC_123 VALUE 0x7B
		SEC_124 VALUE 0x7C
		SEC_125 VALUE 0x7D
		SEC_126 VALUE 0x7E
		SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_CTL ADDRESS 0x0056 RW
PMIC_WD_RESET_S2_CTL RESET_VALUE 0x06
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		RESERVED10 VALUE 0xA
		RESERVED11 VALUE 0xB
		RESERVED12 VALUE 0xC
		RESERVED13 VALUE 0xD
		RESERVED14 VALUE 0xE
		RESERVED15 VALUE 0xF

PMIC_WD_RESET_S2_CTL2 ADDRESS 0x0057 RW
PMIC_WD_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PMIC_WD_RESET_PET ADDRESS 0x0058 W
PMIC_WD_RESET_PET RESET_VALUE 0x00
	WATCHDOG_PET BIT[0]
		NOP_WD VALUE 0x0
		PET_WD VALUE 0x1

PS_HOLD_RESET_CTL ADDRESS 0x005A RW
PS_HOLD_RESET_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		RESERVED10 VALUE 0xA
		RESERVED11 VALUE 0xB
		RESERVED12 VALUE 0xC
		RESERVED13 VALUE 0xD
		RESERVED14 VALUE 0xE
		RESERVED15 VALUE 0xF

PS_HOLD_RESET_CTL2 ADDRESS 0x005B RW
PS_HOLD_RESET_CTL2 RESET_VALUE 0x80
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PULL_CTL ADDRESS 0x0070 RW
PULL_CTL RESET_VALUE 0x1F
	FAULT_N_PU_EN BIT[4]
		PU_DISABLED VALUE 0x0
		PU_ENABLED VALUE 0x1
	PON1_PD_EN BIT[3]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1
	CBLPWR_N_PU_EN BIT[2]
		PU_DISABLED VALUE 0x0
		PU_ENABLED VALUE 0x1
	KPDPWR_N_PU_EN BIT[1]
		PU_DISABLED VALUE 0x0
		PU_ENABLED VALUE 0x1
	RESIN_N_PU_EN BIT[0]
		PU_DISABLED VALUE 0x0
		PU_ENABLED VALUE 0x1

DEBOUNCE_CTL ADDRESS 0x0071 RW
DEBOUNCE_CTL RESET_VALUE 0x05
	DEBOUNCE BIT[3:0]
		MS_0P06 VALUE 0x0
		MS_0P12 VALUE 0x1
		MS_0P24 VALUE 0x2
		MS_0P49 VALUE 0x3
		MS_0P98 VALUE 0x4
		MS_2P0 VALUE 0x5
		MS_3P9 VALUE 0x6
		MS_7P8 VALUE 0x7
		MS_15P6 VALUE 0x8
		MS_31P2 VALUE 0x9
		MS_62P5 VALUE 0xA
		MS_125 VALUE 0xB
		MS_250 VALUE 0xC
		RESERVED1 VALUE 0xD
		RESERVED2 VALUE 0xE
		RESERVED3 VALUE 0xF

RESET_S3_SRC ADDRESS 0x0074 RW
RESET_S3_SRC RESET_VALUE 0x03
	RESET_S3_SOURCE BIT[1:0]
		KPDPWR_N VALUE 0x0
		RESIN_N VALUE 0x1
		KPDPWR_AND_RESIN VALUE 0x2
		KPDPWR_OR_RESIN VALUE 0x3

RESET_S3_TIMER ADDRESS 0x0075 RW
RESET_S3_TIMER RESET_VALUE 0x04
	S3_TIMER BIT[2:0]
		IMMEDIATE VALUE 0x0
		SEC_2 VALUE 0x1
		SEC_4 VALUE 0x2
		SEC_8 VALUE 0x3
		SEC_16 VALUE 0x4
		SEC_32 VALUE 0x5
		SEC_64 VALUE 0x6
		SEC_128 VALUE 0x7

SMPL_CTL ADDRESS 0x007F RW
SMPL_CTL RESET_VALUE 0x00
	SMPL_EN BIT[7]
		SMPL_DISABLE VALUE 0x0
		SMPL_ENABLED VALUE 0x1

PON_TRIGGER_EN ADDRESS 0x0080 RW
PON_TRIGGER_EN RESET_VALUE 0xFC
	KPDPWR_N BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CBLPWR_N BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PON1 BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	USB_CHG BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DC_CHG BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RTC BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

UVLO_RB_STATUS ADDRESS 0x0085 R
UVLO_RB_STATUS RESET_VALUE 0xX0
	UVLO_RB BIT[7]
		DEASSERTED VALUE 0x0
		ASSERTED VALUE 0x1

OVLO_RB_STATUS ADDRESS 0x0087 R
OVLO_RB_STATUS RESET_VALUE 0xX0
	OVLO_RB BIT[7]
		DEASSERTED VALUE 0x0
		ASSERTED VALUE 0x1

PERPH_RB_SPARE ADDRESS 0x008C RW
PERPH_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

DVDD_RB_SPARE ADDRESS 0x008D RW
DVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

XVDD_RB_SPARE ADDRESS 0x008E RW
XVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

SOFT_RB_SPARE ADDRESS 0x008F RW
SOFT_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

PS_HOLD_STATUS ADDRESS 0x009A R
PS_HOLD_STATUS RESET_VALUE 0xX0
	PS_HOLD BIT[7]
		ASSERTED VALUE 0x0
		DEASSERTED VALUE 0x1

PON_REASON1 ADDRESS 0x00C0 R
PON_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	CBLPWR_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	PON1 BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	USB_CHG BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	DC_CHG BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	RTC BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	SMPL BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	HARD_RESET BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON1 ADDRESS 0x00C2 R
WARM_RESET_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

ON_REASON ADDRESS 0x00C4 R
ON_REASON RESET_VALUE 0xX0
	PON_SEQ BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	WARM_SEQ BIT[6]
		TRIGGER_RECEIVED VALUE 0x1

POFF_REASON1 ADDRESS 0x00C5 R
POFF_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

OFF_REASON ADDRESS 0x00C7 R
OFF_REASON RESET_VALUE 0xXX
	POFF_SEQ BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	FAULT_SEQ BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	S3_RESET BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	IMMEDIATE_XVDD_SHUTDOWN BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	RAW_DVDD_RB_OCCURED BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	RAW_XVDD_RB_OCCURED BIT[2]
		TRIGGER_RECEIVED VALUE 0x1

FAULT_REASON1 ADDRESS 0x00C8 R
FAULT_REASON1 RESET_VALUE 0xXX
	AVDD_RB BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	UVLO BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	OVLO BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	MBG_FAULT BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP_FAULT3 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	GP_FAULT2 BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	GP_FAULT1 BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	GP_FAULT0 BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

FAULT_REASON2 ADDRESS 0x00C9 R
FAULT_REASON2 RESET_VALUE 0xXX
	OTST3 BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESTART_PON BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	PBS_NACK BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	PBS_WATCHDOG_TO BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	FAULT_N BIT[3]
		TRIGGER_RECEIVED VALUE 0x1

S3_RESET_REASON ADDRESS 0x00CA R
S3_RESET_REASON RESET_VALUE 0xX0
	KPDPWR_ANDOR_RESIN BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	PBS_NACK BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	PBS_WATCHDOG_TO BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	FAULT_N BIT[4]
		TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON1 ADDRESS 0x00CB R
SOFT_RESET_REASON1 RESET_VALUE 0x0X
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.MISC_BASE (level 1)
----------------------------------------------------------------------------------------
MISC_BASE BASE 0x00000900 miscaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.MISC_BASE.MISC (level 2)
----------------------------------------------------------------------------------------
misc MODULE OFFSET=MISC_BASE+0x00000000 MAX=MISC_BASE+0x000000FF APRE=MISC_ SPRE=MISC_ BPRE=MISC_ ABPRE=MISC_ FPRE=MISC_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x16
	SUBTYPE BIT[7:0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xXX
	DTEST BIT[7:0]

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		DATA_NOT_OVERWRITTEN VALUE 0x0
		DATA_OVERWRITTEN VALUE 0x1
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1

TEST_CONNECT ADDRESS 0x0040 RW
TEST_CONNECT RESET_VALUE 0x00
	DTEST_CONN_8_4 BIT[7]
		DTEST_CONNECT_8_TO_4_DISABLED VALUE 0x0
		DTEST_CONNECT_8_TO_4_ENABLED VALUE 0x1
	DTEST_CONN_7_3 BIT[6]
		DTEST_CONNECT_7_TO_3_DISABLED VALUE 0x0
		DTEST_CONNECT_7_TO_3_ENABLED VALUE 0x1
	DTEST_CONN_6_2 BIT[5]
		DTEST_CONNECT_6_TO_2_DISABLED VALUE 0x0
		DTEST_CONNECT_6_TO_2_ENABLED VALUE 0x1
	DTEST_CONN_5_1 BIT[4]
		DTEST_CONNECT_5_TO_1_DISABLED VALUE 0x0
		DTEST_CONNECT_5_TO_1_ENABLED VALUE 0x1
	DTEST_CONN_4_8 BIT[3]
		DTEST_CONNECT_4_TO_8_DISABLED VALUE 0x0
		DTEST_CONNECT_4_TO_8_ENABLED VALUE 0x1
	DTEST_CONN_3_7 BIT[2]
		DTEST_CONNECT_3_TO_7_DISABLED VALUE 0x0
		DTEST_CONNECT_3_TO_7_ENABLED VALUE 0x1
	DTEST_CONN_2_6 BIT[1]
		DTEST_CONNECT_2_TO_6_DISABLED VALUE 0x0
		DTEST_CONNECT_2_TO_6_ENABLED VALUE 0x1
	DTEST_CONN_1_5 BIT[0]
		DTEST_CONNECT_1_TO_5_DISABLED VALUE 0x0
		DTEST_CONNECT_1_TO_5_ENABLED VALUE 0x1

DTEST_DRV_CTL ADDRESS 0x0043 RW
DTEST_DRV_CTL RESET_VALUE 0x00
	DTEST8_DRV_EN BIT[7]
		DTEST8_DRV_DISABLED VALUE 0x0
		DTEST8_DRV_ENABLED VALUE 0x1
	DTEST7_DRV_EN BIT[6]
		DTEST7_DRV_DISABLED VALUE 0x0
		DTEST7_DRV_ENABLED VALUE 0x1
	DTEST6_DRV_EN BIT[5]
		DTEST6_DRV_DISABLED VALUE 0x0
		DTEST6_DRV_ENABLED VALUE 0x1
	DTEST5_DRV_EN BIT[4]
		DTEST5_DRV_DISABLED VALUE 0x0
		DTEST5_DRV_ENABLED VALUE 0x1
	DTEST4_DRV_EN BIT[3]
		DTEST4_DRV_DISABLED VALUE 0x0
		DTEST4_DRV_ENABLED VALUE 0x1
	DTEST3_DRV_EN BIT[2]
		DTEST3_DRV_DISABLED VALUE 0x0
		DTEST3_DRV_ENABLED VALUE 0x1
	DTEST2_DRV_EN BIT[1]
		DTEST2_DRV_DISABLED VALUE 0x0
		DTEST2_DRV_ENABLED VALUE 0x1
	DTEST1_DRV_EN BIT[0]
		DTEST1_DRV_DISABLED VALUE 0x0
		DTEST1_DRV_ENABLED VALUE 0x1

DTEST_DRV_VAL ADDRESS 0x0044 RW
DTEST_DRV_VAL RESET_VALUE 0x00
	DTEST8_VAL BIT[7]
		DTEST8_VAL_LOW VALUE 0x0
		DTEST8_VAL_HIGH VALUE 0x1
	DTEST7_VAL BIT[6]
		DTEST7_VAL_LOW VALUE 0x0
		DTEST7_VAL_HIGH VALUE 0x1
	DTEST6_VAL BIT[5]
		DTEST6_VAL_LOW VALUE 0x0
		DTEST6_VAL_HIGH VALUE 0x1
	DTEST5_VAL BIT[4]
		DTEST5_VAL_LOW VALUE 0x0
		DTEST5_VAL_HIGH VALUE 0x1
	DTEST4_VAL BIT[3]
		DTEST4_VAL_LOW VALUE 0x0
		DTEST4_VAL_HIGH VALUE 0x1
	DTEST3_VAL BIT[2]
		DTEST3_VAL_LOW VALUE 0x0
		DTEST3_VAL_HIGH VALUE 0x1
	DTEST2_VAL BIT[1]
		DTEST2_VAL_LOW VALUE 0x0
		DTEST2_VAL_HIGH VALUE 0x1
	DTEST1_VAL BIT[0]
		DTEST1_VAL_LOW VALUE 0x0
		DTEST1_VAL_HIGH VALUE 0x1

MISC_CTL1 ADDRESS 0x0046 RW
MISC_CTL1 RESET_VALUE 0x00
	EN_VREF_BUFF_0P3 BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	EN_VREF_BUFF_0P6 BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP1RESET_CTL1 ADDRESS 0x0047 RW
GP1RESET_CTL1 RESET_VALUE 0x00
	GP1RESET_POLARITY BIT[7]
	GP1RESET_PON_SEL BIT[6]

GP2RESET_CTL1 ADDRESS 0x0048 RW
GP2RESET_CTL1 RESET_VALUE 0x00
	GP2RESET_POLARITY BIT[7]

PWM_SEL ADDRESS 0x0049 RW
PWM_SEL RESET_VALUE 0x00
	PWM_SEL BIT[1:0]
		ZERO VALUE 0x0
		PWM1 VALUE 0x1
		PWM2 VALUE 0x2
		PWM1_AND_PWM2 VALUE 0x3

SEL_BI ADDRESS 0x004A RW
SEL_BI RESET_VALUE 0x00
	SEL_BI BIT[7]

FORCE_PWM_EN ADDRESS 0x004B RW
FORCE_PWM_EN RESET_VALUE 0x01
	BUCK_FORCE_PWM_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP_DRIVER_EN ADDRESS 0x004C RW
GP_DRIVER_EN RESET_VALUE 0x00
	GP_DRIVER_ENABLE BIT[0]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

MISC_CTL2 ADDRESS 0x004D RW
MISC_CTL2 RESET_VALUE 0x00
	MISC_CTL2 BIT[7:0]

RF_CLK_LDO_HW_EN ADDRESS 0x0070 RW
RF_CLK_LDO_HW_EN RESET_VALUE 0x00
	RF_CLK3_SEL BIT[2]
		BUFFER VALUE 0x0
		PIN VALUE 0x1
	RF_CLK2_SEL BIT[1]
		BUFFER VALUE 0x0
		PIN VALUE 0x1
	RF_CLK1_SEL BIT[0]
		BUFFER VALUE 0x0
		PIN VALUE 0x1

LB_BCLK_LDO_HW_EN ADDRESS 0x0071 RW
LB_BCLK_LDO_HW_EN RESET_VALUE 0x00
	LB_BCLK1_SEL BIT[0]
		BUFFER VALUE 0x0
		PIN VALUE 0x1

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_NOT_FORCED_ON VALUE 0x0
		ECM_FORCED_ON VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]

TEST_ACCESS ADDRESS 0x00E0 RW
TEST_ACCESS RESET_VALUE 0x00
	TEST_ACCESS_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VREF1_BASE (level 1)
----------------------------------------------------------------------------------------
VREF1_BASE BASE 0x00000A00 vref1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VREF1_BASE.VREF1 (level 2)
----------------------------------------------------------------------------------------
vref1 MODULE OFFSET=VREF1_BASE+0x00000000 MAX=VREF1_BASE+0x000000FF APRE=VREF1_ SPRE=VREF1_ BPRE=VREF1_ ABPRE=VREF1_ FPRE=VREF1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREF_LPDDR2_PERPH_EN BIT[7]
	VREF_LPDDR2_EN BIT[6]

VREF_LPDDR2_EN ADDRESS 0x0044 RW
VREF_LPDDR2_EN RESET_VALUE 0x80
	REF_EN BIT[7]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	PERPH_EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VREF2_BASE (level 1)
----------------------------------------------------------------------------------------
VREF2_BASE BASE 0x00000B00 vref2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VREF2_BASE.VREF2 (level 2)
----------------------------------------------------------------------------------------
vref2 MODULE OFFSET=VREF2_BASE+0x00000000 MAX=VREF2_BASE+0x000000FF APRE=VREF2_ SPRE=VREF2_ BPRE=VREF2_ ABPRE=VREF2_ FPRE=VREF2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x17
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREF_MDM_PERPH_EN BIT[7]
		PERPH_EN_LOW VALUE 0x0
		PERPH_EN_HIGH VALUE 0x1
	VREF_MDM_EN BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

VREF_MDM_EN ADDRESS 0x0044 RW
VREF_MDM_EN RESET_VALUE 0x80
	REF_EN BIT[7]
		REF_DISABLED VALUE 0x0
		REF_ENABLED VALUE 0x1
	LPM_EN BIT[0]
		LPM_DISABLED VALUE 0x0
		LPM_ENABLED VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	PERPH_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VREF3_BASE (level 1)
----------------------------------------------------------------------------------------
VREF3_BASE BASE 0x00000C00 vref3addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VREF3_BASE.VREF3 (level 2)
----------------------------------------------------------------------------------------
vref3 MODULE OFFSET=VREF3_BASE+0x00000000 MAX=VREF3_BASE+0x000000FF APRE=VREF3_ SPRE=VREF3_ BPRE=VREF3_ ABPRE=VREF3_ FPRE=VREF3_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x18
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREF_WTR_PERPH_EN BIT[7]
		PERPH_EN_LOW VALUE 0x0
		PERPH_EN_HIGH VALUE 0x1
	VREF_WTR_EN BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

VREF_WTR_EN ADDRESS 0x0044 RW
VREF_WTR_EN RESET_VALUE 0x80
	REF_EN BIT[7]
		REF_DISABLED VALUE 0x0
		REF_ENABLED VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	PERPH_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VBUS_DET_BASE (level 1)
----------------------------------------------------------------------------------------
VBUS_DET_BASE BASE 0x00000D00 vbus_detaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VBUS_DET_BASE.VBUS_DET (level 2)
----------------------------------------------------------------------------------------
vbus_det MODULE OFFSET=VBUS_DET_BASE+0x00000000 MAX=VBUS_DET_BASE+0x000000FF APRE=VBUS_DET_ SPRE=VBUS_DET_ BPRE=VBUS_DET_ ABPRE=VBUS_DET_ FPRE=VBUS_DET_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VBUS_DET BIT[7]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
	VBUS_DET_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VBUS_DET_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VBUS_DET_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VBUS_DET_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VBUS_DET_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VBUS_DET_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VBUS_DET_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VBUS_DET_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VBUS_DET_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.BUA_4UICC_DUAL_BATT_ALARM_BASE (level 1)
----------------------------------------------------------------------------------------
BUA_4UICC_DUAL_BATT_ALARM_BASE BASE 0x00001C00 bua_4uicc_dual_batt_alarmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.BUA_4UICC_DUAL_BATT_ALARM_BASE.BUA_4UICC_DUAL_BATT_ALARM (level 2)
----------------------------------------------------------------------------------------
bua_4uicc_dual_batt_alarm MODULE OFFSET=BUA_4UICC_DUAL_BATT_ALARM_BASE+0x00000000 MAX=BUA_4UICC_DUAL_BATT_ALARM_BASE+0x000000FF APRE=BUA_4UICC_DUAL_BATT_ALARM_ SPRE=BUA_4UICC_DUAL_BATT_ALARM_ BPRE=BUA_4UICC_DUAL_BATT_ALARM_ ABPRE=BUA_4UICC_DUAL_BATT_ALARM_ FPRE=BUA_4UICC_DUAL_BATT_ALARM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1E
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
	BUA_EN BIT[7]
	BATT_GONE_DETECTED BIT[6]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	UICC4_ALARM_DETECTED BIT[3]
	UICC3_ALARM_DETECTED BIT[2]
	UICC2_ALARM_DETECTED BIT[1]
	UICC1_ALARM_DETECTED BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
	UICC4_ALARM_STS BIT[4]
	UICC3_ALARM_STS BIT[3]
	UICC2_ALARM_STS BIT[2]
	UICC1_ALARM_STS BIT[1]
	BATT_ALARM_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	UICC4_ALARM_TYPE BIT[4]
	UICC3_ALARM_TYPE BIT[3]
	UICC2_ALARM_TYPE BIT[2]
	UICC1_ALARM_TYPE BIT[1]
	BATT_ALARM_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	UICC4_ALARM_HIGH BIT[4]
	UICC3_ALARM_HIGH BIT[3]
	UICC2_ALARM_HIGH BIT[2]
	UICC1_ALARM_HIGH BIT[1]
	BATT_ALARM_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	UICC4_ALARM_LOW BIT[4]
	UICC3_ALARM_LOW BIT[3]
	UICC2_ALARM_LOW BIT[2]
	UICC1_ALARM_LOW BIT[1]
	BATT_ALARM_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	UICC4_ALARM_LATCHED_CLR BIT[4]
	UICC3_ALARM_LATCHED_CLR BIT[3]
	UICC2_ALARM_LATCHED_CLR BIT[2]
	UICC1_ALARM_LATCHED_CLR BIT[1]
	BATT_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	UICC4_ALARM_EN_SET BIT[4]
	UICC3_ALARM_EN_SET BIT[3]
	UICC2_ALARM_EN_SET BIT[2]
	UICC1_ALARM_EN_SET BIT[1]
	BATT_ALARM_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	UICC4_ALARM_EN_CLR BIT[4]
	UICC3_ALARM_EN_CLR BIT[3]
	UICC2_ALARM_EN_CLR BIT[2]
	UICC1_ALARM_EN_CLR BIT[1]
	BATT_ALARM_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	UICC4_ALARM_LATCHED_STS BIT[4]
	UICC3_ALARM_LATCHED_STS BIT[3]
	UICC2_ALARM_LATCHED_STS BIT[2]
	UICC1_ALARM_LATCHED_STS BIT[1]
	BATT_ALARM_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	UICC4_ALARM_PENDING_STS BIT[4]
	UICC3_ALARM_PENDING_STS BIT[3]
	UICC2_ALARM_PENDING_STS BIT[2]
	UICC1_ALARM_PENDING_STS BIT[1]
	BATT_ALARMPENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

BUA_CTL1 ADDRESS 0x0040 RW
BUA_CTL1 RESET_VALUE 0x16
	BAT_GONE_SEL BIT[7]
	BATT_RMV_DEB BIT[6:4]
	LDO_SHUTDOWN_DELAY BIT[2:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	BUA_EN BIT[7]

EN_CTL2 ADDRESS 0x0047 RW
EN_CTL2 RESET_VALUE 0x00
	EN_BAT_GONE_COMP BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.TEMP_ALARM_BASE (level 1)
----------------------------------------------------------------------------------------
TEMP_ALARM_BASE BASE 0x00002400 temp_alarmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.TEMP_ALARM_BASE.TEMP_ALARM (level 2)
----------------------------------------------------------------------------------------
temp_alarm MODULE OFFSET=TEMP_ALARM_BASE+0x00000000 MAX=TEMP_ALARM_BASE+0x000000FF APRE=TEMP_ALARM_ SPRE=TEMP_ALARM_ BPRE=TEMP_ALARM_ ABPRE=TEMP_ALARM_ FPRE=TEMP_ALARM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
	TYPE BIT[7:0]
		ALARM VALUE 0x09

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
		TEMP_GEN2 VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	TEMP_ALARM_OK BIT[7]
		TEMP_ALARM_DISABLED VALUE 0x0
		TEMP_ALARM_ENABLED VALUE 0x1
	TEMP_ALARM_FSM_STATE BIT[6:4]
		STATE_0 VALUE 0x0
		STATE_1A VALUE 0x1
		STATE_1B VALUE 0x2
		STATE_2A VALUE 0x3
		STATE_2B VALUE 0x4
		STATE_3 VALUE 0x5
	ST3_SHUTDOWN_STS BIT[3]
		NO_EVENT VALUE 0x0
		ST3_EVENT_OCCURRED VALUE 0x1
	ST2_SHUTDOWN_STS BIT[2]
		NO_EVENT VALUE 0x0
		ST2_EVENT_OCCURRED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	TEMP_ALARM_RT_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	TEMP_ALARM_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	TEMP_ALARM_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	TEMP_ALARM_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	TEMP_ALARM_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	TEMP_ALARM_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	TEMP_ALARM_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

SHUTDOWN_CTL1 ADDRESS 0x0040 RW
SHUTDOWN_CTL1 RESET_VALUE 0x09
	OVRD_ST3_EN BIT[7]
		NO_ST3_OVERRIDE VALUE 0x0
		OVERTEMP_ST3_SHUTDOWN_BLOCKED VALUE 0x1
	OVRD_ST2_EN BIT[6]
		NO_ST2_OVERRIDE VALUE 0x0
		OVERTEMP_ST2_SHUTDOWN_BLOCKED VALUE 0x1
	TEMP_ALARM_CLK_RATE BIT[3:2]
		TEMP_ALARM_CLK_RATE_0 VALUE 0x0
		TEMP_ALARM_CLK_RATE_1 VALUE 0x1
		TEMP_ALARM_CLK_RATE_2 VALUE 0x2
		TEMP_ALARM_CLK_RATE_3 VALUE 0x3
	TEMP_THRESH_CNTRL BIT[1:0]
		THRESH_105C_125C_145C VALUE 0x0
		THRESH_110C_130C_150C VALUE 0x1
		THRESH_115C_135C_155C VALUE 0x2
		THRESH_120C_140C_160C VALUE 0x3

SHUTDOWN_CTL2 ADDRESS 0x0042 W
SHUTDOWN_CTL2 RESET_VALUE 0x00
	ST3_SHUTDOWN_CLR BIT[7]
	ST2_SHUTDOWN_CLR BIT[6]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x01
	TEMP_ALARM_EN BIT[7]
		TEMP_ALARM_DISABLED VALUE 0x0
		TEMP_ALARM_FORCED_ON VALUE 0x1
	FOLLOW_TEMP_ALARM_HW_EN BIT[0]
		FOLLOW_HW_TEMP_ALARM_DISABLED VALUE 0x0
		TEMP_ALARM_FOLLOWS_HW_EN VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.MBG1_BASE (level 1)
----------------------------------------------------------------------------------------
MBG1_BASE BASE 0x00002C00 mbg1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.MBG1_BASE.MBG1 (level 2)
----------------------------------------------------------------------------------------
mbg1 MODULE OFFSET=MBG1_BASE+0x00000000 MAX=MBG1_BASE+0x000000FF APRE=MBG1_ SPRE=MBG1_ BPRE=MBG1_ ABPRE=MBG1_ FPRE=MBG1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0E
	TYPE BIT[7:0]
		MBG VALUE 0x0E

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
		MBG_GEN2 VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
	MBG_OK BIT[7]
		MBG_NOT_OK VALUE 0x0
		MBG_IS_OK VALUE 0x1

MODE_CTRL ADDRESS 0x0044 RW
MODE_CTRL RESET_VALUE 0xE0
	STARTUP_EN BIT[7]
	CC_EN BIT[6]
		CC_DISABLED VALUE 0x0
		CC_ENABLED VALUE 0x1
	TEMP_COMP_OFFSET_EN BIT[5]
	MBG_OK_DELAY BIT[4]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	MBG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VADC_HM1_USR_BASE (level 1)
----------------------------------------------------------------------------------------
VADC_HM1_USR_BASE BASE 0x00003100 vadc_hm1_usraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VADC_HM1_USR_BASE.VADC_HM1_USR (level 2)
----------------------------------------------------------------------------------------
vadc_hm1_usr MODULE OFFSET=VADC_HM1_USR_BASE+0x00000000 MAX=VADC_HM1_USR_BASE+0x000000FF APRE=VADC_HM1_USR_ SPRE=VADC_HM1_USR_ BPRE=VADC_HM1_USR_ ABPRE=VADC_HM1_USR_ FPRE=VADC_HM1_USR_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	CONV_SEQ_STATE BIT[7:4]
		IDLE_REQ VALUE 0x0
		WAIT_HOLDOFF_RST VALUE 0x1
		WAIT_HOLDOFF VALUE 0x2
		RST_CH_ARB VALUE 0x3
		GET_NEXT_CH VALUE 0x4
		WAIT_CAL VALUE 0x5
		WAIT_ADC_EOC VALUE 0x6
		GEN_IRQ VALUE 0x7
	REQ_STS BIT[1]
		REQ_NOT_IN_PROGRESS VALUE 0x0
		REQ_IN_PROGRESS VALUE 0x1
	EOC BIT[0]
		CONV_NOT_COMPLETE VALUE 0x0
		CONV_COMPLETE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VBAT_MIN_THR_INT_RT_STS BIT[1]
		VBAT_MIN_THR_INT_FALSE VALUE 0x0
		VBAT_MIN_THR_INT_TRUE VALUE 0x1
	EOC_INT_RT_STS BIT[0]
		CONV_COMPLETE_INT_FALSE VALUE 0x0
		CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VBAT_MIN_THR_INT_TYPE BIT[1]
		VBAT_MIN_THR_LEVEL VALUE 0x0
		VBAT_MIN_THR_EDGE VALUE 0x1
	EOC_SET_INT_TYPE BIT[0]
		EOC_LEVEL VALUE 0x0
		EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VBAT_MIN_INT_HIGH BIT[1]
		VBAT_MIN_INT_POL_HIGH_DISABLED VALUE 0x0
		VBAT_MIN_INT_POL_HIGH_ENABLED VALUE 0x1
	EOC_INT_HIGH BIT[0]
		EOC_INT_POL_HIGH_DISABLED VALUE 0x0
		EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VBAT_MIN_INT_LOW BIT[1]
		VBAT_MIN_INT_POL_LOW_DISABLED VALUE 0x0
		VBAT_MIN_INT_POL_LOW_ENABLED VALUE 0x1
	EOC_INT_LOW BIT[0]
		EOC_INT_POL_LOW_DISABLED VALUE 0x0
		EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VBAT_MIN_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VBAT_MIN_INT_EN_SET BIT[1]
		VBAT_MIN_INT_DISABLED VALUE 0x0
		VBAT_MIN_INT_ENBLED VALUE 0x1
	EOC_INT_EN_SET BIT[0]
		EOC_INT_DISABLED VALUE 0x0
		EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VBAT_MIN_INT_EN_CLR BIT[1]
		VBAT_MIN_INT_DISABLED VALUE 0x0
		VBAT_MIN_INT_ENBLED VALUE 0x1
	EOC_INT_EN_CLR BIT[0]
		EOC_INT_DISABLED VALUE 0x0
		EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VBAT_MIN_INT_LATCHED_STS BIT[1]
		VBAT_MIN_INT_LATCHED_FALSE VALUE 0x0
		VBAT_MIN_INT_LATCHED_TRUE VALUE 0x1
	EOC_INT_LATCHED_STS BIT[0]
		EOC_INT_LATCHED_FALSE VALUE 0x0
		EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VBAT_MIN_INT_PENDING_STS BIT[1]
		VBAT_MIN_INT_PENDING_FALSE VALUE 0x0
		VBAT_MIN_INT_PENDING_TRUE VALUE 0x1
	EOC_INT_PENDING_STS BIT[0]
		EOC_INT_PENDING_FALSE VALUE 0x0
		EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

DATA_HOLD_CTL ADDRESS 0x003F RW
DATA_HOLD_CTL RESET_VALUE 0x00
	HOLD BIT[0]
		FREE_RUNNING VALUE 0x0
		HOLD_DATA VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x18
	CAL_VAL BIT[6]
		TIMER_CAL VALUE 0x0
		NEW_CAL VALUE 0x1
	CAL_SEL BIT[5:4]
		NO_CAL VALUE 0x0
		RATIO_CAL VALUE 0x1
		ABS_CAL VALUE 0x2
	DEC_RATIO_SEL BIT[3:2]
		DEC_RATIO_256 VALUE 0x0
		DEC_RATIO_512 VALUE 0x1
		DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
	FAST_AVG_EN BIT[7]
		FAST_AVG_DISABLED VALUE 0x0
		FAST_AVG_ENABLED VALUE 0x1
	FAST_AVG_SAMPLES BIT[2:0]
		AVG_1_SAMPLE VALUE 0x0
		AVG_2_SAMPLES VALUE 0x1
		AVG_4_SAMPLES VALUE 0x2
		AVG_8_SAMPLES VALUE 0x3
		AVG_16_SAMPLES VALUE 0x4

ADC_CH_SEL_CTL ADDRESS 0x0044 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
	ADC_CH_SEL BIT[7:0]

DELAY_CTL ADDRESS 0x0045 RW
DELAY_CTL RESET_VALUE 0x00
	HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]
		ADC_DISABLED VALUE 0x0
		ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]
		NO_OPERATION VALUE 0x0
		START_CONV_REQ VALUE 0x1

VBAT_MIN_THR0 ADDRESS 0x0048 RW
VBAT_MIN_THR0 RESET_VALUE 0x00
	VBAT_MIN_THR_7_0 BIT[7:0]

VBAT_MIN_THR1 ADDRESS 0x0049 RW
VBAT_MIN_THR1 RESET_VALUE 0x00
	VBAT_MIN_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0050 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0051 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

VBAT_MIN_DATA0 ADDRESS 0x0052 R
VBAT_MIN_DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

VBAT_MIN_DATA1 ADDRESS 0x0053 R
VBAT_MIN_DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VADC_HM2_MDM_BASE (level 1)
----------------------------------------------------------------------------------------
VADC_HM2_MDM_BASE BASE 0x00003200 vadc_hm2_mdmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VADC_HM2_MDM_BASE.VADC_HM2_MDM (level 2)
----------------------------------------------------------------------------------------
vadc_hm2_mdm MODULE OFFSET=VADC_HM2_MDM_BASE+0x00000000 MAX=VADC_HM2_MDM_BASE+0x000000FF APRE=VADC_HM2_MDM_ SPRE=VADC_HM2_MDM_ BPRE=VADC_HM2_MDM_ ABPRE=VADC_HM2_MDM_ FPRE=VADC_HM2_MDM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	CONV_SEQ_STATE BIT[7:4]
		IDLE_REQ VALUE 0x0
		WAIT_HOLDOFF_RST VALUE 0x1
		WAIT_HOLDOFF VALUE 0x2
		RST_CH_ARB VALUE 0x3
		GET_NEXT_CH VALUE 0x4
		WAIT_CAL VALUE 0x5
		WAIT_ADC_EOC VALUE 0x6
		GEN_IRQ VALUE 0x7
	REQ_STS BIT[1]
		REQ_NOT_IN_PROGRESS VALUE 0x0
		REQ_IN_PROGRESS VALUE 0x1
	EOC BIT[0]
		CONV_NOT_COMPLETE VALUE 0x0
		CONV_COMPLETE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VBAT_MIN_THR_INT_RT_STS BIT[1]
		VBAT_MIN_THR_INT_FALSE VALUE 0x0
		VBAT_MIN_THR_INT_TRUE VALUE 0x1
	EOC_INT_RT_STS BIT[0]
		CONV_COMPLETE_INT_FALSE VALUE 0x0
		CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VBAT_MIN_THR_INT_TYPE BIT[1]
		VBAT_MIN_THR_LEVEL VALUE 0x0
		VBAT_MIN_THR_EDGE VALUE 0x1
	EOC_SET_INT_TYPE BIT[0]
		EOC_LEVEL VALUE 0x0
		EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VBAT_MIN_INT_HIGH BIT[1]
		VBAT_MIN_INT_POL_HIGH_DISABLED VALUE 0x0
		VBAT_MIN_INT_POL_HIGH_ENABLED VALUE 0x1
	EOC_INT_HIGH BIT[0]
		EOC_INT_POL_HIGH_DISABLED VALUE 0x0
		EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VBAT_MIN_INT_LOW BIT[1]
		VBAT_MIN_INT_POL_LOW_DISABLED VALUE 0x0
		VBAT_MIN_INT_POL_LOW_ENABLED VALUE 0x1
	EOC_INT_LOW BIT[0]
		EOC_INT_POL_LOW_DISABLED VALUE 0x0
		EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VBAT_MIN_INT_LATCHED_CLR BIT[1]
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VBAT_MIN_INT_EN_SET BIT[1]
		VBAT_MIN_INT_DISABLED VALUE 0x0
		VBAT_MIN_INT_ENBLED VALUE 0x1
	EOC_INT_EN_SET BIT[0]
		EOC_INT_DISABLED VALUE 0x0
		EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VBAT_MIN_INT_EN_CLR BIT[1]
		VBAT_MIN_INT_DISABLED VALUE 0x0
		VBAT_MIN_INT_ENBLED VALUE 0x1
	EOC_INT_EN_CLR BIT[0]
		EOC_INT_DISABLED VALUE 0x0
		EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VBAT_MIN_INT_LATCHED_STS BIT[1]
		VBAT_MIN_INT_LATCHED_FALSE VALUE 0x0
		VBAT_MIN_INT_LATCHED_TRUE VALUE 0x1
	EOC_INT_LATCHED_STS BIT[0]
		EOC_INT_LATCHED_FALSE VALUE 0x0
		EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VBAT_MIN_INT_PENDING_STS BIT[1]
		VBAT_MIN_INT_PENDING_FALSE VALUE 0x0
		VBAT_MIN_INT_PENDING_TRUE VALUE 0x1
	EOC_INT_PENDING_STS BIT[0]
		EOC_INT_PENDING_FALSE VALUE 0x0
		EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

DATA_HOLD_CTL ADDRESS 0x003F RW
DATA_HOLD_CTL RESET_VALUE 0x00
	HOLD BIT[0]
		FREE_RUNNING VALUE 0x0
		HOLD_DATA VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x18
	CAL_VAL BIT[6]
		TIMER_CAL VALUE 0x0
		NEW_CAL VALUE 0x1
	CAL_SEL BIT[5:4]
		NO_CAL VALUE 0x0
		RATIO_CAL VALUE 0x1
		ABS_CAL VALUE 0x2
	DEC_RATIO_SEL BIT[3:2]
		DEC_RATIO_256 VALUE 0x0
		DEC_RATIO_512 VALUE 0x1
		DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
	FAST_AVG_EN BIT[7]
		FAST_AVG_DISABLED VALUE 0x0
		FAST_AVG_ENABLED VALUE 0x1
	FAST_AVG_SAMPLES BIT[2:0]
		AVG_1_SAMPLE VALUE 0x0
		AVG_2_SAMPLES VALUE 0x1
		AVG_4_SAMPLES VALUE 0x2
		AVG_8_SAMPLES VALUE 0x3
		AVG_16_SAMPLES VALUE 0x4

ADC_CH_SEL_CTL ADDRESS 0x0044 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
	ADC_CH_SEL BIT[7:0]

DELAY_CTL ADDRESS 0x0045 RW
DELAY_CTL RESET_VALUE 0x00
	HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]
		ADC_DISABLED VALUE 0x0
		ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]
		NO_OPERATION VALUE 0x0
		START_CONV_REQ VALUE 0x1

VBAT_MIN_THR0 ADDRESS 0x0048 RW
VBAT_MIN_THR0 RESET_VALUE 0x00
	VBAT_MIN_THR_7_0 BIT[7:0]

VBAT_MIN_THR1 ADDRESS 0x0049 RW
VBAT_MIN_THR1 RESET_VALUE 0x00
	VBAT_MIN_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0050 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0051 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

VBAT_MIN_DATA0 ADDRESS 0x0052 R
VBAT_MIN_DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

VBAT_MIN_DATA1 ADDRESS 0x0053 R
VBAT_MIN_DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VADC_HM3_PBS_BASE (level 1)
----------------------------------------------------------------------------------------
VADC_HM3_PBS_BASE BASE 0x00003600 vadc_hm3_pbsaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VADC_HM3_PBS_BASE.VADC_HM3_PBS (level 2)
----------------------------------------------------------------------------------------
vadc_hm3_pbs MODULE OFFSET=VADC_HM3_PBS_BASE+0x00000000 MAX=VADC_HM3_PBS_BASE+0x000000FF APRE=VADC_HM3_PBS_ SPRE=VADC_HM3_PBS_ BPRE=VADC_HM3_PBS_ ABPRE=VADC_HM3_PBS_ FPRE=VADC_HM3_PBS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	CONV_SEQ_STATE BIT[7:4]
		IDLE_REQ VALUE 0x0
		WAIT_HOLDOFF_RST VALUE 0x1
		WAIT_HOLDOFF VALUE 0x2
		RST_CH_ARB VALUE 0x3
		GET_NEXT_CH VALUE 0x4
		WAIT_CAL VALUE 0x5
		WAIT_ADC_EOC VALUE 0x6
		GEN_IRQ VALUE 0x7
	REQ_STS BIT[1]
		REQ_NOT_IN_PROGRESS VALUE 0x0
		REQ_IN_PROGRESS VALUE 0x1
	EOC BIT[0]
		CONV_NOT_COMPLETE VALUE 0x0
		CONV_COMPLETE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	EOC_INT_RT_STS BIT[0]
		CONV_COMPLETE_INT_FALSE VALUE 0x0
		CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	EOC_SET_INT_TYPE BIT[0]
		EOC_LEVEL VALUE 0x0
		EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	EOC_INT_HIGH BIT[0]
		EOC_INT_POL_HIGH_DISABLED VALUE 0x0
		EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	EOC_INT_LOW BIT[0]
		EOC_INT_POL_LOW_DISABLED VALUE 0x0
		EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	EOC_INT_EN_SET BIT[0]
		EOC_INT_DISABLED VALUE 0x0
		EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	EOC_INT_EN_CLR BIT[0]
		EOC_INT_DISABLED VALUE 0x0
		EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	EOC_INT_LATCHED_STS BIT[0]
		EOC_INT_LATCHED_FALSE VALUE 0x0
		EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	EOC_INT_PENDING_STS BIT[0]
		EOC_INT_PENDING_FALSE VALUE 0x0
		EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x18
	CAL_VAL BIT[6]
		TIMER_CAL VALUE 0x0
		NEW_CAL VALUE 0x1
	CAL_SEL BIT[5:4]
		NO_CAL VALUE 0x0
		RATIO_CAL VALUE 0x1
		ABS_CAL VALUE 0x2
	DEC_RATIO_SEL BIT[3:2]
		DEC_RATIO_256 VALUE 0x0
		DEC_RATIO_512 VALUE 0x1
		DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
	FAST_AVG_EN BIT[7]
		FAST_AVG_DISABLED VALUE 0x0
		FAST_AVG_ENABLED VALUE 0x1
	FAST_AVG_SAMPLES BIT[2:0]
		AVG_1_SAMPLE VALUE 0x0
		AVG_2_SAMPLES VALUE 0x1
		AVG_4_SAMPLES VALUE 0x2
		AVG_8_SAMPLES VALUE 0x3
		AVG_16_SAMPLES VALUE 0x4

ADC_CH_SEL_CTL ADDRESS 0x0044 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
	ADC_CH_SEL BIT[7:0]

DELAY_CTL ADDRESS 0x0045 RW
DELAY_CTL RESET_VALUE 0x00
	HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]
		ADC_DISABLED VALUE 0x0
		ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]
		NO_OPERATION VALUE 0x0
		START_CONV_REQ VALUE 0x1

DATA0 ADDRESS 0x0050 R
DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0051 R
DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VADC_HM4_CAL_BASE (level 1)
----------------------------------------------------------------------------------------
VADC_HM4_CAL_BASE BASE 0x00003700 vadc_hm4_caladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VADC_HM4_CAL_BASE.VADC_HM4_CAL (level 2)
----------------------------------------------------------------------------------------
vadc_hm4_cal MODULE OFFSET=VADC_HM4_CAL_BASE+0x00000000 MAX=VADC_HM4_CAL_BASE+0x000000FF APRE=VADC_HM4_CAL_ SPRE=VADC_HM4_CAL_ BPRE=VADC_HM4_CAL_ ABPRE=VADC_HM4_CAL_ FPRE=VADC_HM4_CAL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	CONV_SEQ_STATE BIT[7:4]
		IDLE_REQ VALUE 0x0
		WAIT_HOLDOFF_RST VALUE 0x1
		WAIT_HOLDOFF VALUE 0x2
		RST_CH_ARB VALUE 0x3
		GET_NEXT_CH VALUE 0x4
		WAIT_CAL VALUE 0x5
		WAIT_ADC_EOC VALUE 0x6
		GEN_IRQ VALUE 0x7
	REQ_STS BIT[1]
		REQ_NOT_IN_PROGRESS VALUE 0x0
		REQ_IN_PROGRESS VALUE 0x1
	EOC BIT[0]
		CONV_NOT_COMPLETE VALUE 0x0
		CONV_COMPLETE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	EOC_INT_RT_STS BIT[0]
		CONV_COMPLETE_INT_FALSE VALUE 0x0
		CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	EOC_SET_INT_TYPE BIT[0]
		EOC_LEVEL VALUE 0x0
		EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	EOC_INT_HIGH BIT[0]
		EOC_INT_POL_HIGH_DISABLED VALUE 0x0
		EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	EOC_INT_LOW BIT[0]
		EOC_INT_POL_LOW_DISABLED VALUE 0x0
		EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	EOC_INT_EN_SET BIT[0]
		EOC_INT_DISABLED VALUE 0x0
		EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	EOC_INT_EN_CLR BIT[0]
		EOC_INT_DISABLED VALUE 0x0
		EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	EOC_INT_LATCHED_STS BIT[0]
		EOC_INT_LATCHED_FALSE VALUE 0x0
		EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	EOC_INT_PENDING_STS BIT[0]
		EOC_INT_PENDING_FALSE VALUE 0x0
		EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x08
	DEC_RATIO_SEL BIT[3:2]
		DEC_RATIO_256 VALUE 0x0
		DEC_RATIO_512 VALUE 0x1
		DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
	FAST_AVG_EN BIT[7]
		FAST_AVG_DISABLED VALUE 0x0
		FAST_AVG_ENABLED VALUE 0x1
	FAST_AVG_SAMPLES BIT[2:0]
		AVG_1_SAMPLE VALUE 0x0
		AVG_2_SAMPLES VALUE 0x1
		AVG_4_SAMPLES VALUE 0x2
		AVG_8_SAMPLES VALUE 0x3
		AVG_16_SAMPLES VALUE 0x4

DELAY_CTL ADDRESS 0x0045 RW
DELAY_CTL RESET_VALUE 0x11
	CAL_MEAS_INTERVAL_TIME BIT[7:4]
		MEAS_INTERVAL1_10S VALUE 0x0
		MEAS_INTERVAL1_60S VALUE 0x1
		MEAS_INTERVAL1_120S VALUE 0x2
		MEAS_INTERVAL1_180S VALUE 0x3
		MEAS_INTERVAL1_240S VALUE 0x4
		MEAS_INTERVAL1_300S VALUE 0x5
		MEAS_INTERVAL1_360S VALUE 0x6
		MEAS_INTERVAL1_420S VALUE 0x7
		MEAS_INTERVAL1_480S VALUE 0x8
		MEAS_INTERVAL1_540S VALUE 0x9
		MEAS_INTERVAL1_600S VALUE 0xA
		MEAS_INTERVAL1_660S VALUE 0xB
		MEAS_INTERVAL1_720S VALUE 0xC
		MEAS_INTERVAL1_780S VALUE 0xD
		MEAS_INTERVAL1_840S VALUE 0xE
		MEAS_INTERVAL1_900S VALUE 0xF
	HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]
		ADC_DISABLED VALUE 0x0
		ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]
		NO_OPERATION VALUE 0x0
		START_CONV_REQ VALUE 0x1

GND_REF_D0 ADDRESS 0x0050 R
GND_REF_D0 RESET_VALUE 0xXX
	GND_REF_DATA_7_0 BIT[7:0]

GND_REF_D1 ADDRESS 0x0051 R
GND_REF_D1 RESET_VALUE 0xXX
	GND_REF_DATA_15_8 BIT[7:0]

VREF_VADC_D0 ADDRESS 0x0052 R
VREF_VADC_D0 RESET_VALUE 0xXX
	VREF_VADC_DATA_7_0 BIT[7:0]

VREF_VADC_D1 ADDRESS 0x0053 R
VREF_VADC_D1 RESET_VALUE 0xXX
	VREF_VADC_DATA_15_8 BIT[7:0]

REF_1P25_D0 ADDRESS 0x0054 R
REF_1P25_D0 RESET_VALUE 0xXX
	REF_1P25_DATA_7_0 BIT[7:0]

REF_1P25_D1 ADDRESS 0x0055 R
REF_1P25_D1 RESET_VALUE 0xXX
	REF_1P25_DATA_15_8 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VADC_HM9_BTM_2_BASE (level 1)
----------------------------------------------------------------------------------------
VADC_HM9_BTM_2_BASE BASE 0x00003800 vadc_hm9_btm_2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VADC_HM9_BTM_2_BASE.VADC_HM9_BTM_2 (level 2)
----------------------------------------------------------------------------------------
vadc_hm9_btm_2 MODULE OFFSET=VADC_HM9_BTM_2_BASE+0x00000000 MAX=VADC_HM9_BTM_2_BASE+0x000000FF APRE=VADC_HM9_BTM_2_ SPRE=VADC_HM9_BTM_2_ BPRE=VADC_HM9_BTM_2_ ABPRE=VADC_HM9_BTM_2_ FPRE=VADC_HM9_BTM_2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
	CONV_SEQ_STATE BIT[6:3]
		IDLE_REQ VALUE 0x0
		WAIT_HOLDOFF_RST VALUE 0x1
		WAIT_HOLDOFF VALUE 0x2
		RST_CH_ARB VALUE 0x3
		GET_NEXT_CH VALUE 0x4
		WAIT_CAL VALUE 0x5
		WAIT_ADC_EOC VALUE 0x6
		GEN_IRQ VALUE 0x7
	REQ_STS BIT[1]
		REQ_NOT_IN_PROGRESS VALUE 0x0
		REQ_IN_PROGRESS VALUE 0x1
	EOC BIT[0]
		CONV_NOT_COMPLETE VALUE 0x0
		CONV_COMPLETE VALUE 0x1

STATUS_LOW ADDRESS 0x000A R
STATUS_LOW RESET_VALUE 0x00
	M1_LOW BIT[1]
		M1_LOW_FALSE VALUE 0x0
		M1_LOW_TRUE VALUE 0x1
	M0_LOW BIT[0]
		M0_LOW_FALSE VALUE 0x0
		M0_LOW_TRUE VALUE 0x1

STATUS_HIGH ADDRESS 0x000B R
STATUS_HIGH RESET_VALUE 0x00
	M1_HIGH BIT[1]
		M1_HIGH_FALSE VALUE 0x0
		M1_HIGH_TRUE VALUE 0x1
	M0_HIGH BIT[0]
		M0_HIGH_FALSE VALUE 0x0
		M0_HIGH_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VCOMP_HI_INT_RT_STS BIT[5]
		VCOMP_HI_INT_FALSE VALUE 0x0
		VCOMP_HI_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW2_INT_RT_STS BIT[4]
		VCOMP_FAST_LOW2_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW2_INT_TRUE VALUE 0x1
	VCOMP_LOW2_INT_RT_STS BIT[3]
		VCOMP_LOW2_INT_FALSE VALUE 0x0
		VCOMP_LOW2_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW1_INT_RT_STS BIT[2]
		VCOMP_FAST_LOW1_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW1_INT_TRUE VALUE 0x1
	VCOMP_LOW1_INT_RT_STS BIT[1]
		VCOMP_LOW1_INT_FALSE VALUE 0x0
		VCOMP_LOW1_INT_TRUE VALUE 0x1
	THR_INT_RT_STS BIT[0]
		THR_INT_FALSE VALUE 0x0
		THR_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VCOMP_HI_INT_SET_TYPE BIT[5]
		VCOMP_HI_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_HI_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	VCOMP_FAST_LOW2_INT_SET_TYPE BIT[4]
		VCOMP_FAST_LOW2_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_FAST_LOW2_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	VCOMP_LOW2_INT_SET_TYPE BIT[3]
		VCOMP_LOW2_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_LOW2_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	VCOMP_FAST_LOW1_INT_SET_TYPE BIT[2]
		VCOMP_FAST_LOW1_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_FAST_LOW1_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	VCOMP_LOW1_INT_SET_TYPE BIT[1]
		VCOMP_LOW1_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_LOW1_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	THR_INT_SET_TYPE BIT[0]
		THR_INT_POL_HIGH_DISABLED VALUE 0x0
		THR_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VCOMP_HI_INT_HIGH BIT[5]
		VCOMP_HI_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_HI_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	VCOMP_FAST_LOW2_INT_HIGH BIT[4]
		VCOMP_FAST_LOW2_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_FAST_LOW2_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	VCOMP_LOW2_INT_HIGH BIT[3]
		VCOMP_LOW2_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_LOW2_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	VCOMP_FAST_LOW1_INT_HIGH BIT[2]
		VCOMP_FAST_LOW1_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_FAST_LOW1_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	VCOMP_LOW1_INT_HIGH BIT[1]
		VCOMP_LOW1_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		VCOMP_LOW1_THR_INT_POL_HIGH_ENABLED VALUE 0x1
	THR_INT_HIGH BIT[0]
		HIGH_THR_INT_POL_HIGH_DISABLED VALUE 0x0
		HIGH_THR_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VCOMP_HI_INT_LOW BIT[5]
		VCOMP_HI_THR_INT_POL_DISABLED VALUE 0x0
		VCOMP_HI_THR_INT_POL_ENABLED VALUE 0x1
	VCOMP_FAST_LOW2_INT_LOW BIT[4]
		VCOMP_FAST_LOW2_THR_INT_POL_DISABLED VALUE 0x0
		VCOMP_FAST_LOW2_THR_INT_POL_ENABLED VALUE 0x1
	VCOMP_LOW2_INT_LOW BIT[3]
		VCOMP_LOW2_THR_INT_POL_DISABLED VALUE 0x0
		VCOMP_LOW2_THR_INT_POL_ENABLED VALUE 0x1
	VCOMP_FAST_LOW1_INT_LOW BIT[2]
		VCOMP_FAST_LOW1_THR_INT_POL_DISABLED VALUE 0x0
		VCOMP_FAST_LOW1_THR_INT_POL_ENABLED VALUE 0x1
	VCOMP_LOW1_INT_LOW BIT[1]
		VCOMP_LOW1_THR_INT_POL_DISABLED VALUE 0x0
		VCOMP_LOW1_THR_INT_POL_ENABLED VALUE 0x1
	THR_INT_LOW BIT[0]
		THR_INT_POL_DISABLED VALUE 0x0
		THR_INT_POL_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VCOMP_HI_INT_LATCHED_CLR BIT[5]
		VCOMP_HI_INT_FALSE VALUE 0x0
		VCOMP_HI_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW2_INT_LATCHED_CLR BIT[4]
		VCOMP_FAST_LOW2_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW2_INT_TRUE VALUE 0x1
	VCOMP_LOW2_INT_LATCHED_CLR BIT[3]
		VCOMP_LOW2_INT_FALSE VALUE 0x0
		VCOMP_LOW2_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW1_INT_LATCHED_CLR BIT[2]
		VCOMP_FAST_LOW1_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW1_INT_TRUE VALUE 0x1
	VCOMP_LOW1_INT_LATCHED_CLR BIT[1]
		VCOMP_LOW1_INT_FALSE VALUE 0x0
		VCOMP_LOW1_INT_TRUE VALUE 0x1
	THR_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VCOMP_HI_INT_EN_SET BIT[5]
		VCOMP_HI_INT_FALSE VALUE 0x0
		VCOMP_HI_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW2_INT_EN_SET BIT[4]
		VCOMP_FAST_LOW2_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW2_INT_TRUE VALUE 0x1
	VCOMP_LOW2_INT_EN_SET BIT[3]
		VCOMP_LOW2_INT_FALSE VALUE 0x0
		VCOMP_LOW2_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW1_INT_EN_SET BIT[2]
		VCOMP_FAST_LOW1_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW1_INT_TRUE VALUE 0x1
	VCOMP_LOW1_INT_EN_SET BIT[1]
		VCOMP_LOW1_INT_FALSE VALUE 0x0
		VCOMP_LOW1_INT_TRUE VALUE 0x1
	THR_INT_EN_SET BIT[0]
		THR_INT_DISABLED VALUE 0x0
		THR_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VCOMP_HI_INT_EN_CLR BIT[5]
		VCOMP_HI_INT_FALSE VALUE 0x0
		VCOMP_HI_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW2_INT_EN_CLR BIT[4]
		VCOMP_FAST_LOW2_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW2_INT_TRUE VALUE 0x1
	VCOMP_LOW2_INT_EN_CLR BIT[3]
		VCOMP_LOW2_INT_FALSE VALUE 0x0
		VCOMP_LOW2_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW1_INT_EN_CLR BIT[2]
		VCOMP_FAST_LOW1_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW1_INT_TRUE VALUE 0x1
	VCOMP_LOW1_INT_EN_CLR BIT[1]
		VCOMP_LOW1_INT_FALSE VALUE 0x0
		VCOMP_LOW1_INT_TRUE VALUE 0x1
	THR_INT_EN_CLR BIT[0]
		THR_INT_DISABLED VALUE 0x0
		THR_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VCOMP_HI_INT_LATCHED_STS BIT[5]
		VCOMP_HI_INT_FALSE VALUE 0x0
		VCOMP_HI_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW2_INT_LATCHED_STS BIT[4]
		VCOMP_FAST_LOW2_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW2_INT_TRUE VALUE 0x1
	VCOMP_LOW2_INT_LATCHED_STS BIT[3]
		VCOMP_LOW2_INT_FALSE VALUE 0x0
		VCOMP_LOW2_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW1_INT_LATCHED_STS BIT[2]
		VCOMP_FAST_LOW1_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW1_INT_TRUE VALUE 0x1
	VCOMP_LOW1_INT_LATCHED_STS BIT[1]
		VCOMP_LOW1_INT_FALSE VALUE 0x0
		VCOMP_LOW1_INT_TRUE VALUE 0x1
	THR_INT_LATCHED_STS BIT[0]
		THR_INT_LATCHED_FALSE VALUE 0x0
		THR_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VCOMP_HI_INT_LATCHED_STS BIT[5]
		VCOMP_HI_INT_FALSE VALUE 0x0
		VCOMP_HI_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW2_INT_LATCHED_STS BIT[4]
		VCOMP_FAST_LOW2_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW2_INT_TRUE VALUE 0x1
	VCOMP_LOW2_INT_LATCHED_STS BIT[3]
		VCOMP_LOW2_INT_FALSE VALUE 0x0
		VCOMP_LOW2_INT_TRUE VALUE 0x1
	VCOMP_FAST_LOW1_INT_LATCHED_STS BIT[2]
		VCOMP_FAST_LOW1_INT_FALSE VALUE 0x0
		VCOMP_FAST_LOW1_INT_TRUE VALUE 0x1
	VCOMP_LOW1_INT_LATCHED_STS BIT[1]
		VCOMP_LOW1_INT_FALSE VALUE 0x0
		VCOMP_LOW1_INT_TRUE VALUE 0x1
	THR_INT_PENDING_STS BIT[0]
		THR_INT_PENDING_FALSE VALUE 0x0
		THR_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

DATA_HOLD_CTL ADDRESS 0x003F RW
DATA_HOLD_CTL RESET_VALUE 0x00
	HOLD BIT[0]
		FREE_RUNNING VALUE 0x0
		HOLD_DATA VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	VCOMP_HI_EN BIT[4]
		VCOMP_HI_EN_FALSE VALUE 0x0
		VCOMP_HI_EN_TRUE VALUE 0x1
	VCOMP_LOW2_EN BIT[3]
		VCOMP_LOW2_EN_FALSE VALUE 0x0
		VCOMP_LOW2_EN_TRUE VALUE 0x1
	VCOMP_LOW1_EN BIT[2]
		VCOMP_LOW1_EN_FALSE VALUE 0x0
		VCOMP_LOW1_EN_TRUE VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x08
	DEC_RATIO_SEL BIT[3:2]
		DEC_RATIO_256 VALUE 0x0
		DEC_RATIO_512 VALUE 0x1
		DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
	FAST_AVG_EN BIT[7]
		FAST_AVG_DISABLED VALUE 0x0
		FAST_AVG_ENABLED VALUE 0x1
	FAST_AVG_SAMPLES BIT[2:0]
		AVG_1_SAMPLE VALUE 0x0
		AVG_2_SAMPLES VALUE 0x1
		AVG_4_SAMPLES VALUE 0x2
		AVG_8_SAMPLES VALUE 0x3
		AVG_16_SAMPLES VALUE 0x4

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ADC_EN BIT[7]
		ADC_DISABLED VALUE 0x0
		ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
	REQ BIT[7]
		NO_OPERATION VALUE 0x0
		START_CONV_REQ VALUE 0x1

VCOMP_HI_THR ADDRESS 0x0048 RW
VCOMP_HI_THR RESET_VALUE 0x7F
	VCOMP_HI_THR BIT[6:0]
		VCOMP_HI_THR_2250MV VALUE 0x00
		VCOMP_HI_THR_2275MV VALUE 0x01
		VCOMP_HI_THR_2300MV VALUE 0x02
		VCOMP_HI_THR_2325MV VALUE 0x03
		VCOMP_HI_THR_2350MV VALUE 0x04
		VCOMP_HI_THR_2375MV VALUE 0x05
		VCOMP_HI_THR_2400MV VALUE 0x06
		VCOMP_HI_THR_2425MV VALUE 0x07
		VCOMP_HI_THR_2450MV VALUE 0x08
		VCOMP_HI_THR_2475MV VALUE 0x09
		VCOMP_HI_THR_2500MV VALUE 0x0A
		VCOMP_HI_THR_2525MV VALUE 0x0B
		VCOMP_HI_THR_2550MV VALUE 0x0C
		VCOMP_HI_THR_2575MV VALUE 0x0D
		VCOMP_HI_THR_2600MV VALUE 0x0E
		VCOMP_HI_THR_2625MV VALUE 0x0F
		VCOMP_HI_THR_2650MV VALUE 0x10
		VCOMP_HI_THR_2675MV VALUE 0x11
		VCOMP_HI_THR_2700MV VALUE 0x12
		VCOMP_HI_THR_2725MV VALUE 0x13
		VCOMP_HI_THR_2750MV VALUE 0x14
		VCOMP_HI_THR_2775MV VALUE 0x15
		VCOMP_HI_THR_2800MV VALUE 0x16
		VCOMP_HI_THR_2825MV VALUE 0x17
		VCOMP_HI_THR_2850MV VALUE 0x18
		VCOMP_HI_THR_2875MV VALUE 0x19
		VCOMP_HI_THR_2900MV VALUE 0x1A
		VCOMP_HI_THR_2925MV VALUE 0x1B
		VCOMP_HI_THR_2950MV VALUE 0x1C
		VCOMP_HI_THR_2975MV VALUE 0x1D
		VCOMP_HI_THR_3000MV VALUE 0x1E
		VCOMP_HI_THR_3025MV VALUE 0x1F
		VCOMP_HI_THR_3050MV VALUE 0x20
		VCOMP_HI_THR_3075MV VALUE 0x21
		VCOMP_HI_THR_3100MV VALUE 0x22
		VCOMP_HI_THR_3125MV VALUE 0x23
		VCOMP_HI_THR_3150MV VALUE 0x24
		VCOMP_HI_THR_3175MV VALUE 0x25
		VCOMP_HI_THR_3200MV VALUE 0x26
		VCOMP_HI_THR_3225MV VALUE 0x27
		VCOMP_HI_THR_3250MV VALUE 0x28
		VCOMP_HI_THR_3275MV VALUE 0x29
		VCOMP_HI_THR_3300MV VALUE 0x2A
		VCOMP_HI_THR_3325MV VALUE 0x2B
		VCOMP_HI_THR_3350MV VALUE 0x2C
		VCOMP_HI_THR_3375MV VALUE 0x2D
		VCOMP_HI_THR_3400MV VALUE 0x2E
		VCOMP_HI_THR_3425MV VALUE 0x2F
		VCOMP_HI_THR_3450MV VALUE 0x30
		VCOMP_HI_THR_3475MV VALUE 0x31
		VCOMP_HI_THR_3500MV VALUE 0x32
		VCOMP_HI_THR_3525MV VALUE 0x33
		VCOMP_HI_THR_3550MV VALUE 0x34
		VCOMP_HI_THR_3575MV VALUE 0x35
		VCOMP_HI_THR_3600MV VALUE 0x36
		VCOMP_HI_THR_3625MV VALUE 0x37
		VCOMP_HI_THR_3650MV VALUE 0x38
		VCOMP_HI_THR_3675MV VALUE 0x39
		VCOMP_HI_THR_3700MV VALUE 0x3A
		VCOMP_HI_THR_3725MV VALUE 0x3B
		VCOMP_HI_THR_3750MV VALUE 0x3C
		VCOMP_HI_THR_3775MV VALUE 0x3D
		VCOMP_HI_THR_3800MV VALUE 0x3E
		VCOMP_HI_THR_3825MV VALUE 0x3F
		VCOMP_HI_THR_3850MV VALUE 0x40
		VCOMP_HI_THR_3875MV VALUE 0x41
		VCOMP_HI_THR_3900MV VALUE 0x42
		VCOMP_HI_THR_3925MV VALUE 0x43
		VCOMP_HI_THR_3950MV VALUE 0x44
		VCOMP_HI_THR_3975MV VALUE 0x45
		VCOMP_HI_THR_4000MV VALUE 0x46
		VCOMP_HI_THR_4025MV VALUE 0x47
		VCOMP_HI_THR_4050MV VALUE 0x48
		VCOMP_HI_THR_4075MV VALUE 0x49
		VCOMP_HI_THR_4100MV VALUE 0x4A
		VCOMP_HI_THR_4125MV VALUE 0x4B
		VCOMP_HI_THR_4150MV VALUE 0x4C
		VCOMP_HI_THR_4175MV VALUE 0x4D
		VCOMP_HI_THR_4200MV VALUE 0x4E
		VCOMP_HI_THR_4225MV VALUE 0x4F
		VCOMP_HI_THR_4250MV VALUE 0x50
		VCOMP_HI_THR_4275MV VALUE 0x51
		VCOMP_HI_THR_4300MV VALUE 0x52
		VCOMP_HI_THR_4325MV VALUE 0x53
		VCOMP_HI_THR_4350MV VALUE 0x54
		VCOMP_HI_THR_4375MV VALUE 0x55
		VCOMP_HI_THR_4400MV VALUE 0x56
		VCOMP_HI_THR_4425MV VALUE 0x57
		VCOMP_HI_THR_4450MV VALUE 0x58
		VCOMP_HI_THR_4475MV VALUE 0x59
		VCOMP_HI_THR_4500MV VALUE 0x5A
		VCOMP_HI_THR_4525MV VALUE 0x5B
		VCOMP_HI_THR_4550MV VALUE 0x5C
		VCOMP_HI_THR_4575MV VALUE 0x5D
		VCOMP_HI_THR_4600MV VALUE 0x5E
		VCOMP_HI_THR_4625MV VALUE 0x5F
		VCOMP_HI_THR_4650MV VALUE 0x60
		VCOMP_HI_THR_4675MV VALUE 0x61
		VCOMP_HI_THR_4700MV VALUE 0x62
		VCOMP_HI_THR_4725MV VALUE 0x63
		VCOMP_HI_THR_4750MV VALUE 0x64
		VCOMP_HI_THR_4775MV VALUE 0x65
		VCOMP_HI_THR_4800MV VALUE 0x66
		VCOMP_HI_THR_4825MV VALUE 0x67
		VCOMP_HI_THR_4850MV VALUE 0x68
		VCOMP_HI_THR_4875MV VALUE 0x69
		VCOMP_HI_THR_4900MV VALUE 0x6A
		VCOMP_HI_THR_4925MV VALUE 0x6B
		VCOMP_HI_THR_4950MV VALUE 0x6C
		VCOMP_HI_THR_4975MV VALUE 0x6D
		VCOMP_HI_THR_5000MV VALUE 0x6E
		VCOMP_HI_THR_5025MV VALUE 0x6F
		VCOMP_HI_THR_5050MV VALUE 0x70
		VCOMP_HI_THR_5075MV VALUE 0x71
		VCOMP_HI_THR_5100MV VALUE 0x72
		VCOMP_HI_THR_5125MV VALUE 0x73
		VCOMP_HI_THR_5150MV VALUE 0x74
		VCOMP_HI_THR_5175MV VALUE 0x75
		VCOMP_HI_THR_5200MV VALUE 0x76
		VCOMP_HI_THR_5225MV VALUE 0x77
		VCOMP_HI_THR_5250MV VALUE 0x78
		VCOMP_HI_THR_5275MV VALUE 0x79
		VCOMP_HI_THR_5300MV VALUE 0x7A
		VCOMP_HI_THR_5325MV VALUE 0x7B
		VCOMP_HI_THR_5350MV VALUE 0x7C
		VCOMP_HI_THR_5375MV VALUE 0x7D
		VCOMP_HI_THR_5400MV VALUE 0x7E
		VCOMP_HI_THR_5425MV VALUE 0x7F

VCOMP_LOW2_THR ADDRESS 0x0049 RW
VCOMP_LOW2_THR RESET_VALUE 0x00
	VCOMP_LOW2_THR BIT[6:0]
		VCOMP_LOW2_THR_2250MV VALUE 0x00
		VCOMP_LOW2_THR_2275MV VALUE 0x01
		VCOMP_LOW2_THR_2300MV VALUE 0x02
		VCOMP_LOW2_THR_2325MV VALUE 0x03
		VCOMP_LOW2_THR_2350MV VALUE 0x04
		VCOMP_LOW2_THR_2375MV VALUE 0x05
		VCOMP_LOW2_THR_2400MV VALUE 0x06
		VCOMP_LOW2_THR_2425MV VALUE 0x07
		VCOMP_LOW2_THR_2450MV VALUE 0x08
		VCOMP_LOW2_THR_2475MV VALUE 0x09
		VCOMP_LOW2_THR_2500MV VALUE 0x0A
		VCOMP_LOW2_THR_2525MV VALUE 0x0B
		VCOMP_LOW2_THR_2550MV VALUE 0x0C
		VCOMP_LOW2_THR_2575MV VALUE 0x0D
		VCOMP_LOW2_THR_2600MV VALUE 0x0E
		VCOMP_LOW2_THR_2625MV VALUE 0x0F
		VCOMP_LOW2_THR_2650MV VALUE 0x10
		VCOMP_LOW2_THR_2675MV VALUE 0x11
		VCOMP_LOW2_THR_2700MV VALUE 0x12
		VCOMP_LOW2_THR_2725MV VALUE 0x13
		VCOMP_LOW2_THR_2750MV VALUE 0x14
		VCOMP_LOW2_THR_2775MV VALUE 0x15
		VCOMP_LOW2_THR_2800MV VALUE 0x16
		VCOMP_LOW2_THR_2825MV VALUE 0x17
		VCOMP_LOW2_THR_2850MV VALUE 0x18
		VCOMP_LOW2_THR_2875MV VALUE 0x19
		VCOMP_LOW2_THR_2900MV VALUE 0x1A
		VCOMP_LOW2_THR_2925MV VALUE 0x1B
		VCOMP_LOW2_THR_2950MV VALUE 0x1C
		VCOMP_LOW2_THR_2975MV VALUE 0x1D
		VCOMP_LOW2_THR_3000MV VALUE 0x1E
		VCOMP_LOW2_THR_3025MV VALUE 0x1F
		VCOMP_LOW2_THR_3050MV VALUE 0x20
		VCOMP_LOW2_THR_3075MV VALUE 0x21
		VCOMP_LOW2_THR_3100MV VALUE 0x22
		VCOMP_LOW2_THR_3125MV VALUE 0x23
		VCOMP_LOW2_THR_3150MV VALUE 0x24
		VCOMP_LOW2_THR_3175MV VALUE 0x25
		VCOMP_LOW2_THR_3200MV VALUE 0x26
		VCOMP_LOW2_THR_3225MV VALUE 0x27
		VCOMP_LOW2_THR_3250MV VALUE 0x28
		VCOMP_LOW2_THR_3275MV VALUE 0x29
		VCOMP_LOW2_THR_3300MV VALUE 0x2A
		VCOMP_LOW2_THR_3325MV VALUE 0x2B
		VCOMP_LOW2_THR_3350MV VALUE 0x2C
		VCOMP_LOW2_THR_3375MV VALUE 0x2D
		VCOMP_LOW2_THR_3400MV VALUE 0x2E
		VCOMP_LOW2_THR_3425MV VALUE 0x2F
		VCOMP_LOW2_THR_3450MV VALUE 0x30
		VCOMP_LOW2_THR_3475MV VALUE 0x31
		VCOMP_LOW2_THR_3500MV VALUE 0x32
		VCOMP_LOW2_THR_3525MV VALUE 0x33
		VCOMP_LOW2_THR_3550MV VALUE 0x34
		VCOMP_LOW2_THR_3575MV VALUE 0x35
		VCOMP_LOW2_THR_3600MV VALUE 0x36
		VCOMP_LOW2_THR_3625MV VALUE 0x37
		VCOMP_LOW2_THR_3650MV VALUE 0x38
		VCOMP_LOW2_THR_3675MV VALUE 0x39
		VCOMP_LOW2_THR_3700MV VALUE 0x3A
		VCOMP_LOW2_THR_3725MV VALUE 0x3B
		VCOMP_LOW2_THR_3750MV VALUE 0x3C
		VCOMP_LOW2_THR_3775MV VALUE 0x3D
		VCOMP_LOW2_THR_3800MV VALUE 0x3E
		VCOMP_LOW2_THR_3825MV VALUE 0x3F
		VCOMP_LOW2_THR_3850MV VALUE 0x40
		VCOMP_LOW2_THR_3875MV VALUE 0x41
		VCOMP_LOW2_THR_3900MV VALUE 0x42
		VCOMP_LOW2_THR_3925MV VALUE 0x43
		VCOMP_LOW2_THR_3950MV VALUE 0x44
		VCOMP_LOW2_THR_3975MV VALUE 0x45
		VCOMP_LOW2_THR_4000MV VALUE 0x46
		VCOMP_LOW2_THR_4025MV VALUE 0x47
		VCOMP_LOW2_THR_4050MV VALUE 0x48
		VCOMP_LOW2_THR_4075MV VALUE 0x49
		VCOMP_LOW2_THR_4100MV VALUE 0x4A
		VCOMP_LOW2_THR_4125MV VALUE 0x4B
		VCOMP_LOW2_THR_4150MV VALUE 0x4C
		VCOMP_LOW2_THR_4175MV VALUE 0x4D
		VCOMP_LOW2_THR_4200MV VALUE 0x4E
		VCOMP_LOW2_THR_4225MV VALUE 0x4F
		VCOMP_LOW2_THR_4250MV VALUE 0x50
		VCOMP_LOW2_THR_4275MV VALUE 0x51
		VCOMP_LOW2_THR_4300MV VALUE 0x52
		VCOMP_LOW2_THR_4325MV VALUE 0x53
		VCOMP_LOW2_THR_4350MV VALUE 0x54
		VCOMP_LOW2_THR_4375MV VALUE 0x55
		VCOMP_LOW2_THR_4400MV VALUE 0x56
		VCOMP_LOW2_THR_4425MV VALUE 0x57
		VCOMP_LOW2_THR_4450MV VALUE 0x58
		VCOMP_LOW2_THR_4475MV VALUE 0x59
		VCOMP_LOW2_THR_4500MV VALUE 0x5A
		VCOMP_LOW2_THR_4525MV VALUE 0x5B
		VCOMP_LOW2_THR_4550MV VALUE 0x5C
		VCOMP_LOW2_THR_4575MV VALUE 0x5D
		VCOMP_LOW2_THR_4600MV VALUE 0x5E
		VCOMP_LOW2_THR_4625MV VALUE 0x5F
		VCOMP_LOW2_THR_4650MV VALUE 0x60
		VCOMP_LOW2_THR_4675MV VALUE 0x61
		VCOMP_LOW2_THR_4700MV VALUE 0x62
		VCOMP_LOW2_THR_4725MV VALUE 0x63
		VCOMP_LOW2_THR_4750MV VALUE 0x64
		VCOMP_LOW2_THR_4775MV VALUE 0x65
		VCOMP_LOW2_THR_4800MV VALUE 0x66
		VCOMP_LOW2_THR_4825MV VALUE 0x67
		VCOMP_LOW2_THR_4850MV VALUE 0x68
		VCOMP_LOW2_THR_4875MV VALUE 0x69
		VCOMP_LOW2_THR_4900MV VALUE 0x6A
		VCOMP_LOW2_THR_4925MV VALUE 0x6B
		VCOMP_LOW2_THR_4950MV VALUE 0x6C
		VCOMP_LOW2_THR_4975MV VALUE 0x6D
		VCOMP_LOW2_THR_5000MV VALUE 0x6E
		VCOMP_LOW2_THR_5025MV VALUE 0x6F
		VCOMP_LOW2_THR_5050MV VALUE 0x70
		VCOMP_LOW2_THR_5075MV VALUE 0x71
		VCOMP_LOW2_THR_5100MV VALUE 0x72
		VCOMP_LOW2_THR_5125MV VALUE 0x73
		VCOMP_LOW2_THR_5150MV VALUE 0x74
		VCOMP_LOW2_THR_5175MV VALUE 0x75
		VCOMP_LOW2_THR_5200MV VALUE 0x76
		VCOMP_LOW2_THR_5225MV VALUE 0x77
		VCOMP_LOW2_THR_5250MV VALUE 0x78
		VCOMP_LOW2_THR_5275MV VALUE 0x79
		VCOMP_LOW2_THR_5300MV VALUE 0x7A
		VCOMP_LOW2_THR_5325MV VALUE 0x7B
		VCOMP_LOW2_THR_5350MV VALUE 0x7C
		VCOMP_LOW2_THR_5375MV VALUE 0x7D
		VCOMP_LOW2_THR_5400MV VALUE 0x7E
		VCOMP_LOW2_THR_5425MV VALUE 0x7F

VCOMP_LOW1_THR ADDRESS 0x004A RW
VCOMP_LOW1_THR RESET_VALUE 0x00
	VCOMP_LOW1_THR BIT[6:0]
		VCOMP_LOW1_THR_2250MV VALUE 0x00
		VCOMP_LOW1_THR_2275MV VALUE 0x01
		VCOMP_LOW1_THR_2300MV VALUE 0x02
		VCOMP_LOW1_THR_2325MV VALUE 0x03
		VCOMP_LOW1_THR_2350MV VALUE 0x04
		VCOMP_LOW1_THR_2375MV VALUE 0x05
		VCOMP_LOW1_THR_2400MV VALUE 0x06
		VCOMP_LOW1_THR_2425MV VALUE 0x07
		VCOMP_LOW1_THR_2450MV VALUE 0x08
		VCOMP_LOW1_THR_2475MV VALUE 0x09
		VCOMP_LOW1_THR_2500MV VALUE 0x0A
		VCOMP_LOW1_THR_2525MV VALUE 0x0B
		VCOMP_LOW1_THR_2550MV VALUE 0x0C
		VCOMP_LOW1_THR_2575MV VALUE 0x0D
		VCOMP_LOW1_THR_2600MV VALUE 0x0E
		VCOMP_LOW1_THR_2625MV VALUE 0x0F
		VCOMP_LOW1_THR_2650MV VALUE 0x10
		VCOMP_LOW1_THR_2675MV VALUE 0x11
		VCOMP_LOW1_THR_2700MV VALUE 0x12
		VCOMP_LOW1_THR_2725MV VALUE 0x13
		VCOMP_LOW1_THR_2750MV VALUE 0x14
		VCOMP_LOW1_THR_2775MV VALUE 0x15
		VCOMP_LOW1_THR_2800MV VALUE 0x16
		VCOMP_LOW1_THR_2825MV VALUE 0x17
		VCOMP_LOW1_THR_2850MV VALUE 0x18
		VCOMP_LOW1_THR_2875MV VALUE 0x19
		VCOMP_LOW1_THR_2900MV VALUE 0x1A
		VCOMP_LOW1_THR_2925MV VALUE 0x1B
		VCOMP_LOW1_THR_2950MV VALUE 0x1C
		VCOMP_LOW1_THR_2975MV VALUE 0x1D
		VCOMP_LOW1_THR_3000MV VALUE 0x1E
		VCOMP_LOW1_THR_3025MV VALUE 0x1F
		VCOMP_LOW1_THR_3050MV VALUE 0x20
		VCOMP_LOW1_THR_3075MV VALUE 0x21
		VCOMP_LOW1_THR_3100MV VALUE 0x22
		VCOMP_LOW1_THR_3125MV VALUE 0x23
		VCOMP_LOW1_THR_3150MV VALUE 0x24
		VCOMP_LOW1_THR_3175MV VALUE 0x25
		VCOMP_LOW1_THR_3200MV VALUE 0x26
		VCOMP_LOW1_THR_3225MV VALUE 0x27
		VCOMP_LOW1_THR_3250MV VALUE 0x28
		VCOMP_LOW1_THR_3275MV VALUE 0x29
		VCOMP_LOW1_THR_3300MV VALUE 0x2A
		VCOMP_LOW1_THR_3325MV VALUE 0x2B
		VCOMP_LOW1_THR_3350MV VALUE 0x2C
		VCOMP_LOW1_THR_3375MV VALUE 0x2D
		VCOMP_LOW1_THR_3400MV VALUE 0x2E
		VCOMP_LOW1_THR_3425MV VALUE 0x2F
		VCOMP_LOW1_THR_3450MV VALUE 0x30
		VCOMP_LOW1_THR_3475MV VALUE 0x31
		VCOMP_LOW1_THR_3500MV VALUE 0x32
		VCOMP_LOW1_THR_3525MV VALUE 0x33
		VCOMP_LOW1_THR_3550MV VALUE 0x34
		VCOMP_LOW1_THR_3575MV VALUE 0x35
		VCOMP_LOW1_THR_3600MV VALUE 0x36
		VCOMP_LOW1_THR_3625MV VALUE 0x37
		VCOMP_LOW1_THR_3650MV VALUE 0x38
		VCOMP_LOW1_THR_3675MV VALUE 0x39
		VCOMP_LOW1_THR_3700MV VALUE 0x3A
		VCOMP_LOW1_THR_3725MV VALUE 0x3B
		VCOMP_LOW1_THR_3750MV VALUE 0x3C
		VCOMP_LOW1_THR_3775MV VALUE 0x3D
		VCOMP_LOW1_THR_3800MV VALUE 0x3E
		VCOMP_LOW1_THR_3825MV VALUE 0x3F
		VCOMP_LOW1_THR_3850MV VALUE 0x40
		VCOMP_LOW1_THR_3875MV VALUE 0x41
		VCOMP_LOW1_THR_3900MV VALUE 0x42
		VCOMP_LOW1_THR_3925MV VALUE 0x43
		VCOMP_LOW1_THR_3950MV VALUE 0x44
		VCOMP_LOW1_THR_3975MV VALUE 0x45
		VCOMP_LOW1_THR_4000MV VALUE 0x46
		VCOMP_LOW1_THR_4025MV VALUE 0x47
		VCOMP_LOW1_THR_4050MV VALUE 0x48
		VCOMP_LOW1_THR_4075MV VALUE 0x49
		VCOMP_LOW1_THR_4100MV VALUE 0x4A
		VCOMP_LOW1_THR_4125MV VALUE 0x4B
		VCOMP_LOW1_THR_4150MV VALUE 0x4C
		VCOMP_LOW1_THR_4175MV VALUE 0x4D
		VCOMP_LOW1_THR_4200MV VALUE 0x4E
		VCOMP_LOW1_THR_4225MV VALUE 0x4F
		VCOMP_LOW1_THR_4250MV VALUE 0x50
		VCOMP_LOW1_THR_4275MV VALUE 0x51
		VCOMP_LOW1_THR_4300MV VALUE 0x52
		VCOMP_LOW1_THR_4325MV VALUE 0x53
		VCOMP_LOW1_THR_4350MV VALUE 0x54
		VCOMP_LOW1_THR_4375MV VALUE 0x55
		VCOMP_LOW1_THR_4400MV VALUE 0x56
		VCOMP_LOW1_THR_4425MV VALUE 0x57
		VCOMP_LOW1_THR_4450MV VALUE 0x58
		VCOMP_LOW1_THR_4475MV VALUE 0x59
		VCOMP_LOW1_THR_4500MV VALUE 0x5A
		VCOMP_LOW1_THR_4525MV VALUE 0x5B
		VCOMP_LOW1_THR_4550MV VALUE 0x5C
		VCOMP_LOW1_THR_4575MV VALUE 0x5D
		VCOMP_LOW1_THR_4600MV VALUE 0x5E
		VCOMP_LOW1_THR_4625MV VALUE 0x5F
		VCOMP_LOW1_THR_4650MV VALUE 0x60
		VCOMP_LOW1_THR_4675MV VALUE 0x61
		VCOMP_LOW1_THR_4700MV VALUE 0x62
		VCOMP_LOW1_THR_4725MV VALUE 0x63
		VCOMP_LOW1_THR_4750MV VALUE 0x64
		VCOMP_LOW1_THR_4775MV VALUE 0x65
		VCOMP_LOW1_THR_4800MV VALUE 0x66
		VCOMP_LOW1_THR_4825MV VALUE 0x67
		VCOMP_LOW1_THR_4850MV VALUE 0x68
		VCOMP_LOW1_THR_4875MV VALUE 0x69
		VCOMP_LOW1_THR_4900MV VALUE 0x6A
		VCOMP_LOW1_THR_4925MV VALUE 0x6B
		VCOMP_LOW1_THR_4950MV VALUE 0x6C
		VCOMP_LOW1_THR_4975MV VALUE 0x6D
		VCOMP_LOW1_THR_5000MV VALUE 0x6E
		VCOMP_LOW1_THR_5025MV VALUE 0x6F
		VCOMP_LOW1_THR_5050MV VALUE 0x70
		VCOMP_LOW1_THR_5075MV VALUE 0x71
		VCOMP_LOW1_THR_5100MV VALUE 0x72
		VCOMP_LOW1_THR_5125MV VALUE 0x73
		VCOMP_LOW1_THR_5150MV VALUE 0x74
		VCOMP_LOW1_THR_5175MV VALUE 0x75
		VCOMP_LOW1_THR_5200MV VALUE 0x76
		VCOMP_LOW1_THR_5225MV VALUE 0x77
		VCOMP_LOW1_THR_5250MV VALUE 0x78
		VCOMP_LOW1_THR_5275MV VALUE 0x79
		VCOMP_LOW1_THR_5300MV VALUE 0x7A
		VCOMP_LOW1_THR_5325MV VALUE 0x7B
		VCOMP_LOW1_THR_5350MV VALUE 0x7C
		VCOMP_LOW1_THR_5375MV VALUE 0x7D
		VCOMP_LOW1_THR_5400MV VALUE 0x7E
		VCOMP_LOW1_THR_5425MV VALUE 0x7F

VCOMP_HI_DEBOUNCE ADDRESS 0x004B RW
VCOMP_HI_DEBOUNCE RESET_VALUE 0x00
	VCOMP_HI_DEBOUNCE BIT[2:0]
		DEB_0 VALUE 0x0
		DEB_1US VALUE 0x1
		DEB_2US VALUE 0x2
		DEB_4US VALUE 0x3
		DEB_8US VALUE 0x4

VCOMP_LOW2_DEBOUNCE ADDRESS 0x004C RW
VCOMP_LOW2_DEBOUNCE RESET_VALUE 0x00
	VCOMP_LOW2_DEBOUNCE BIT[3:0]
		DEB_0 VALUE 0x0
		DEB_1US VALUE 0x1
		DEB_2US VALUE 0x2
		DEB_4US VALUE 0x3
		DEB_8US VALUE 0x4
		DEB_16US VALUE 0x5
		DEB_32US VALUE 0x6
		DEB_64US VALUE 0x7
		DEB_128US VALUE 0x8
		DEB_256US VALUE 0x9

VCOMP_LOW1_DEBOUNCE ADDRESS 0x004D RW
VCOMP_LOW1_DEBOUNCE RESET_VALUE 0x00
	VCOMP_LOW1_DEBOUNCE BIT[3:0]
		DEB_0 VALUE 0x0
		DEB_1US VALUE 0x1
		DEB_2US VALUE 0x2
		DEB_4US VALUE 0x3
		DEB_8US VALUE 0x4
		DEB_16US VALUE 0x5
		DEB_32US VALUE 0x6
		DEB_64US VALUE 0x7
		DEB_128US VALUE 0x8
		DEB_256US VALUE 0x9

MEAS_INTERVAL_CTL ADDRESS 0x0050 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
	MEAS_INTERVAL_TIME1 BIT[3:0]
		MEAS_INTERVAL1_0MS VALUE 0x0
		MEAS_INTERVAL1_1P0MS VALUE 0x1
		MEAS_INTERVAL1_2P0MS VALUE 0x2
		MEAS_INTERVAL1_3P9MS VALUE 0x3
		MEAS_INTERVAL1_7P8MS VALUE 0x4
		MEAS_INTERVAL1_15P6MS VALUE 0x5
		MEAS_INTERVAL1_31P3MS VALUE 0x6
		MEAS_INTERVAL1_62P5MS VALUE 0x7
		MEAS_INTERVAL1_125MS VALUE 0x8
		MEAS_INTERVAL1_250MS VALUE 0x9
		MEAS_INTERVAL1_500MS VALUE 0xA
		MEAS_INTERVAL1_1S VALUE 0xB
		MEAS_INTERVAL1_2S VALUE 0xC
		MEAS_INTERVAL1_4S VALUE 0xD
		MEAS_INTERVAL1_8S VALUE 0xE
		MEAS_INTERVAL1_16S VALUE 0xF

MEAS_INTERVAL_CTL2 ADDRESS 0x0051 RW
MEAS_INTERVAL_CTL2 RESET_VALUE 0x00
	MEAS_INTERVAL_TIME2 BIT[7:4]
		MEAS_INTERVAL2_0MS VALUE 0x0
		MEAS_INTERVAL2_100MS VALUE 0x1
		MEAS_INTERVAL2_200MS VALUE 0x2
		MEAS_INTERVAL2_300MS VALUE 0x3
		MEAS_INTERVAL2_400MS VALUE 0x4
		MEAS_INTERVAL2_500MS VALUE 0x5
		MEAS_INTERVAL2_600MS VALUE 0x6
		MEAS_INTERVAL2_700MS VALUE 0x7
		MEAS_INTERVAL2_800MS VALUE 0x8
		MEAS_INTERVAL2_900MS VALUE 0x9
		MEAS_INTERVAL2_1000MS VALUE 0xA
		MEAS_INTERVAL2_1100MS VALUE 0xB
		MEAS_INTERVAL2_1200MS VALUE 0xC
		MEAS_INTERVAL2_1300MS VALUE 0xD
		MEAS_INTERVAL2_1400MS VALUE 0xE
		MEAS_INTERVAL2_1500MS VALUE 0xF
	MEAS_INTERVAL_TIME3 BIT[3:0]
		MEAS_INTERVAL3_0S VALUE 0x0
		MEAS_INTERVAL3_1S VALUE 0x1
		MEAS_INTERVAL3_2S VALUE 0x2
		MEAS_INTERVAL3_3S VALUE 0x3
		MEAS_INTERVAL3_4S VALUE 0x4
		MEAS_INTERVAL3_5S VALUE 0x5
		MEAS_INTERVAL3_6S VALUE 0x6
		MEAS_INTERVAL3_7S VALUE 0x7
		MEAS_INTERVAL3_8S VALUE 0x8
		MEAS_INTERVAL3_9S VALUE 0x9
		MEAS_INTERVAL3_10S VALUE 0xA
		MEAS_INTERVAL3_11S VALUE 0xB
		MEAS_INTERVAL3_12S VALUE 0xC
		MEAS_INTERVAL3_13S VALUE 0xD
		MEAS_INTERVAL3_14S VALUE 0xE
		MEAS_INTERVAL3_15S VALUE 0xF

M0_ADC_CH_SEL_CTL ADDRESS 0x0060 RW
M0_ADC_CH_SEL_CTL RESET_VALUE 0xFF
	ADC_CH_SEL BIT[7:0]

M0_LOW_THR0 ADDRESS 0x0061 RW
M0_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M0_LOW_THR1 ADDRESS 0x0062 RW
M0_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M0_HIGH_THR0 ADDRESS 0x0063 RW
M0_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M0_HIGH_THR1 ADDRESS 0x0064 RW
M0_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M0_MEAS_INTERVAL_CTL ADDRESS 0x0065 RW
M0_MEAS_INTERVAL_CTL RESET_VALUE 0x00
	M0_MEAS_INTERVAL_TIME BIT[1:0]
		M0_USING_TIMER1 VALUE 0x0
		M0_USING_TIMER2 VALUE 0x1
		M0_USING_TIMER3 VALUE 0x2

M0_CTL ADDRESS 0x0066 RW
M0_CTL RESET_VALUE 0x00
	M0_CAL_VAL BIT[6]
		TIMER_CAL VALUE 0x0
		NEW_CAL VALUE 0x1
	M0_CAL_SEL BIT[5:4]
		NO_CAL VALUE 0x0
		RATIO_CAL VALUE 0x1
		ABS_CAL VALUE 0x2
	M0_HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF

M0_EN ADDRESS 0x0067 RW
M0_EN RESET_VALUE 0x00
	M0_MEAS_EN BIT[7]
		M0_MEAS_DISABLE VALUE 0x0
		M0_MEAS_ENABLE VALUE 0x1
	M0_HIGH_THR_INT_EN BIT[1]
		M0_HIGH_THR_INT_DISABLED VALUE 0x0
		M0_HIGH_THR_INT_ENABLED VALUE 0x1
	M0_LOW_THR_INT_EN BIT[0]
		M0_LOW_THR_INT_DISABLED VALUE 0x0
		M0_LOW_THR_INT_ENABLED VALUE 0x1

M1_ADC_CH_SEL_CTL ADDRESS 0x0068 RW
M1_ADC_CH_SEL_CTL RESET_VALUE 0x00
	ADC_CH_SEL BIT[7:0]

M1_LOW_THR0 ADDRESS 0x0069 RW
M1_LOW_THR0 RESET_VALUE 0x00
	LOW_THR_7_0 BIT[7:0]

M1_LOW_THR1 ADDRESS 0x006A RW
M1_LOW_THR1 RESET_VALUE 0x00
	LOW_THR_15_8 BIT[7:0]

M1_HIGH_THR0 ADDRESS 0x006B RW
M1_HIGH_THR0 RESET_VALUE 0xFF
	HIGH_THR_7_0 BIT[7:0]

M1_HIGH_THR1 ADDRESS 0x006C RW
M1_HIGH_THR1 RESET_VALUE 0xFF
	HIGH_THR_15_8 BIT[7:0]

M1_MEAS_INTERVAL_CTL ADDRESS 0x006D RW
M1_MEAS_INTERVAL_CTL RESET_VALUE 0x00
	M1_MEAS_INTERVAL_TIME BIT[1:0]
		M1_USING_TIMER1 VALUE 0x0
		M1_USING_TIMER2 VALUE 0x1
		M1_USING_TIMER3 VALUE 0x2

M1_CTL ADDRESS 0x006E RW
M1_CTL RESET_VALUE 0x00
	M1_CAL_VAL BIT[6]
		TIMER_CAL VALUE 0x0
		NEW_CAL VALUE 0x1
	M1_CAL_SEL BIT[5:4]
		NO_CAL VALUE 0x0
		RATIO_CAL VALUE 0x1
		ABS_CAL VALUE 0x2
	M1_HW_SETTLE_DELAY BIT[3:0]
		HW_SETTLE_DELAY_0US VALUE 0x0
		HW_SETTLE_DELAY_100US VALUE 0x1
		HW_SETTLE_DELAY_200US VALUE 0x2
		HW_SETTLE_DELAY_30US VALUE 0x3
		HW_SETTLE_DELAY_400US VALUE 0x4
		HW_SETTLE_DELAY_500US VALUE 0x5
		HW_SETTLE_DELAY_600US VALUE 0x6
		HW_SETTLE_DELAY_700US VALUE 0x7
		HW_SETTLE_DELAY_800US VALUE 0x8
		HW_SETTLE_DELAY_900US VALUE 0x9
		HW_SETTLE_DELAY_1MS VALUE 0xA
		HW_SETTLE_DELAY_2MS VALUE 0xB
		HW_SETTLE_DELAY_4MS VALUE 0xC
		HW_SETTLE_DELAY_6MS VALUE 0xD
		HW_SETTLE_DELAY_8MS VALUE 0xE
		HW_SETTLE_DELAY_10MS VALUE 0xF

M1_EN ADDRESS 0x006F RW
M1_EN RESET_VALUE 0x00
	M1_MEAS_EN BIT[7]
		M1_MEAS_DISABLE VALUE 0x0
		M1_MEAS_ENABLE VALUE 0x1
	M1_HIGH_THR_INT_EN BIT[1]
		M1_HIGH_THR_INT_DISABLED VALUE 0x0
		M1_HIGH_THR_INT_ENABLED VALUE 0x1
	M1_LOW_THR_INT_EN BIT[0]
		M1_LOW_THR_INT_DISABLED VALUE 0x0
		M1_LOW_THR_INT_ENABLED VALUE 0x1

M0_DATA0 ADDRESS 0x00A0 R
M0_DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

M0_DATA1 ADDRESS 0x00A1 R
M0_DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

M1_DATA0 ADDRESS 0x00A2 R
M1_DATA0 RESET_VALUE 0xXX
	DATA_7_0 BIT[7:0]

M1_DATA1 ADDRESS 0x00A3 R
M1_DATA1 RESET_VALUE 0xXX
	DATA_15_8 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.VADC_HM10_CMN_BASE (level 1)
----------------------------------------------------------------------------------------
VADC_HM10_CMN_BASE BASE 0x00003900 vadc_hm10_cmnaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VADC_HM10_CMN_BASE.VADC_HM10_CMN (level 2)
----------------------------------------------------------------------------------------
vadc_hm10_cmn MODULE OFFSET=VADC_HM10_CMN_BASE+0x00000000 MAX=VADC_HM10_CMN_BASE+0x000000FF APRE=VADC_HM10_CMN_ SPRE=VADC_HM10_CMN_ BPRE=VADC_HM10_CMN_ ABPRE=VADC_HM10_CMN_ FPRE=VADC_HM10_CMN_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CONV_FSM BIT[7:4]
		IDLE_CONV VALUE 0x0
		WAIT_VREG VALUE 0x1
		NEXT_REQ_1 VALUE 0x2
		EN_DSM_AMUX VALUE 0x3
		WAIT_SETTLE VALUE 0x4
		WAIT_EOC VALUE 0x5
		NEXT_REQ_2 VALUE 0x6
		DIS_DSM_AMUX VALUE 0x7
	INFRASTRUCTURE_FAULT BIT[1]
		NO_INFRASTRUCTURE_FAULT VALUE 0x0
		INFRASTRUCTURE_FAULT VALUE 0x1
	VREG_FAULT BIT[0]
		NO_VREG_FAULT VALUE 0x0
		VREG_FAULT VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.ECM_MSTR_BASE (level 1)
----------------------------------------------------------------------------------------
ECM_MSTR_BASE BASE 0x00003A00 ecm_mstraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.ECM_MSTR_BASE.ECM_MSTR (level 2)
----------------------------------------------------------------------------------------
ecm_mstr MODULE OFFSET=ECM_MSTR_BASE+0x00000000 MAX=ECM_MSTR_BASE+0x000000FF APRE=ECM_MSTR_ SPRE=ECM_MSTR_ BPRE=ECM_MSTR_ ABPRE=ECM_MSTR_ FPRE=ECM_MSTR_

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CTL_OK BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	GLOBAL_ENABLE BIT[7]
		DISABLE VALUE 0x0
		ENABLE VALUE 0x1

CAL_CTRL ADDRESS 0x0050 RW
CAL_CTRL RESET_VALUE 0x3C
	CALIBRATION_ENABLE BIT[7]
		CALIBRATION_DISABLE VALUE 0x0
		CALIBRATION_ENABLE VALUE 0x1
	CALIBRATION_COUNT BIT[6:2]
		CNT_1 VALUE 0x00
		CNT_2 VALUE 0x01
		CNT_3 VALUE 0x02
		CNT_4 VALUE 0x03
		CNT_5 VALUE 0x04
		CNT_6 VALUE 0x05
		CNT_7 VALUE 0x06
		CNT_8 VALUE 0x07
		CNT_9 VALUE 0x08
		CNT_10 VALUE 0x09
		CNT_11 VALUE 0x0A
		CNT_12 VALUE 0x0B
		CNT_13 VALUE 0x0C
		CNT_14 VALUE 0x0D
		CNT_15 VALUE 0x0E
		CNT_16 VALUE 0x0F
		CNT_17 VALUE 0x10
		CNT_18 VALUE 0x11
		CNT_19 VALUE 0x12
		CNT_20 VALUE 0x13
		CNT_21 VALUE 0x14
		CNT_22 VALUE 0x15
		CNT_23 VALUE 0x16
		CNT_24 VALUE 0x17
		CNT_25 VALUE 0x18
		CNT_26 VALUE 0x19
		CNT_27 VALUE 0x1A
		CNT_28 VALUE 0x1B
		CNT_29 VALUE 0x1C
		CNT_30 VALUE 0x1D
		CNT_31 VALUE 0x1E
		CNT_32 VALUE 0x1F

SAMP_A ADDRESS 0x0054 RW
SAMP_A RESET_VALUE 0x00
	SAMP_A BIT[3:0]
		T_1MS VALUE 0x0
		T_2MS VALUE 0x1
		T_4MS VALUE 0x2
		T_8MS VALUE 0x3
		T_16MS VALUE 0x4
		T_32MS VALUE 0x5
		T_64MS VALUE 0x6
		T_128MS VALUE 0x7
		T_256MS VALUE 0x8
		T_512MS VALUE 0x9

SAMP_B ADDRESS 0x0055 RW
SAMP_B RESET_VALUE 0x00
	SAMP_B BIT[3:0]
		T_1MS VALUE 0x0
		T_2MS VALUE 0x1
		T_4MS VALUE 0x2
		T_8MS VALUE 0x3
		T_16MS VALUE 0x4
		T_32MS VALUE 0x5
		T_64MS VALUE 0x6
		T_128MS VALUE 0x7
		T_256MS VALUE 0x8
		T_512MS VALUE 0x9

SAMP_CTRL0 ADDRESS 0x0056 RW
SAMP_CTRL0 RESET_VALUE 0x00
	SAMP_SEL BIT[0]
		SAMP_A VALUE 0x0
		SAMP_B VALUE 0x1

CHOP_CTRL ADDRESS 0x0057 RW
CHOP_CTRL RESET_VALUE 0x00
	CHOP_SEL BIT[0]
		CHOP_HALF VALUE 0x0
		CHOP_05MS VALUE 0x1

COUNT_CTL ADDRESS 0x0060 RW
COUNT_CTL RESET_VALUE 0x00
	COUNTER_ENABLE BIT[7]
		COUNTER_DISABLE VALUE 0x0
		COUNTER_ENABLE VALUE 0x1
	COUNTER_CLEAR BIT[6]
		COUNTER_CLEAR_FALSE VALUE 0x0
		COUNTER_CLEAR_TRUE VALUE 0x1
	COUNTER_MODE BIT[5]
		COUNTER_INCR_RISING_EDGE VALUE 0x0
		COUNTER_INCR_LEVEL VALUE 0x1
	COUNTER_SRC BIT[4:3]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3

COUNT_0 ADDRESS 0x0061 R
COUNT_0 RESET_VALUE 0x00
	COUNTER_0 BIT[7:0]

COUNT_1 ADDRESS 0x0062 R
COUNT_1 RESET_VALUE 0x00
	COUNTER_1 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.BUCK_ECM_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
BUCK_ECM_FREQ_BASE BASE 0x00003B00 buck_ecm_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.BUCK_ECM_FREQ_BASE.BUCK_ECM_FREQ (level 2)
----------------------------------------------------------------------------------------
buck_ecm_freq MODULE OFFSET=BUCK_ECM_FREQ_BASE+0x00000000 MAX=BUCK_ECM_FREQ_BASE+0x000000FF APRE=BUCK_ECM_FREQ_ SPRE=BUCK_ECM_FREQ_ BPRE=BUCK_ECM_FREQ_ ABPRE=BUCK_ECM_FREQ_ FPRE=BUCK_ECM_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1A
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0A
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x07
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.VDDGEN_BASE (level 1)
----------------------------------------------------------------------------------------
VDDGEN_BASE BASE 0x00003C00 vddgenaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.VDDGEN_BASE.VDDGEN (level 2)
----------------------------------------------------------------------------------------
vddgen MODULE OFFSET=VDDGEN_BASE+0x00000000 MAX=VDDGEN_BASE+0x000000FF APRE=VDDGEN_ SPRE=VDDGEN_ BPRE=VDDGEN_ ABPRE=VDDGEN_ FPRE=VDDGEN_

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	AVDD_RB BIT[7]
	AVDD_ENABLE BIT[6]
	AVDD_PM BIT[5]
	DVDD_PM BIT[4]
	PVDD_RB BIT[3]

AUTO_TRIM_STATUS ADDRESS 0x000A R
AUTO_TRIM_STATUS RESET_VALUE 0x00
	TRIM_COMP BIT[7]

AVDD_REG_CTL ADDRESS 0x0040 RW
AVDD_REG_CTL RESET_VALUE 0xE0
	AVDD_MODE_CTRL BIT[7:6]
		LPM VALUE 0x0
		AUTOM VALUE 0x1
		HPM1 VALUE 0x2
		HPM2 VALUE 0x3
	AVDD_REF_OVR BIT[5]
		AUTO VALUE 0x0
		FORCE_MINI_BG VALUE 0x1

DVDD_REG_CTL ADDRESS 0x0041 RW
DVDD_REG_CTL RESET_VALUE 0x40
	DVDD_MODE_CTRL BIT[7:6]
		LPM VALUE 0x0
		AUTOM VALUE 0x1
		HPM1 VALUE 0x2
		HPM2 VALUE 0x3
	XVDD_DVDD_SRC_CTRL BIT[5:4]
		DVDD_SRC_FROM_LDO VALUE 0x0
		DVDD_SRC_FROM_SMPS VALUE 0x1
		DVDD_SRC_FROM_DVDDREG VALUE 0x2
		DVDD_SRC_FROM_DVDDREG1 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.PFIFO_BASE (level 1)
----------------------------------------------------------------------------------------
PFIFO_BASE BASE 0x00003D00 pfifoaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.PFIFO_BASE.PFIFO (level 2)
----------------------------------------------------------------------------------------
pfifo MODULE OFFSET=PFIFO_BASE+0x00000000 MAX=PFIFO_BASE+0x000000FF APRE=PFIFO_ SPRE=PFIFO_ BPRE=PFIFO_ ABPRE=PFIFO_ FPRE=PFIFO_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x25
	TYPE BIT[7:0]
		INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
		SPMI VALUE 0x01

STAT_0 ADDRESS 0x0008 R
STAT_0 RESET_VALUE 0x00
	FILL_0 BIT[7:0]

STAT_1 ADDRESS 0x0009 R
STAT_1 RESET_VALUE 0x00
	FILL_1 BIT[3:0]

STAT_2 ADDRESS 0x000A R
STAT_2 RESET_VALUE 0x08
	EMPTY BIT[3]
		NOT_EMPTY VALUE 0x0
		IS_EMPTY VALUE 0x1
	FULL BIT[2]
		NOT_FULL VALUE 0x0
		IS_FULL VALUE 0x1
	UFLOW BIT[1]
		NOT_UNDERFLOW VALUE 0x0
		UNDERFLOW_DETECTED VALUE 0x1
	OFLOW BIT[0]
		NOT_OVERFLOW VALUE 0x0
		OVERFLOW_DETECTED VALUE 0x1

PFIFO_SIZE ADDRESS 0x000B R
PFIFO_SIZE RESET_VALUE 0x01
	PFIFO_SIZE BIT[1:0]
		PFIFO_128X32 VALUE 0x0
		PFIFO_256X32 VALUE 0x1
		PFIFO_512X32 VALUE 0x2

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	AFULL_INT_RT_STS BIT[1]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	PFIFO_ERR_INT_RT_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x03
	AFULL_INT_TYPE BIT[1]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	PFIFO_ERR_INT_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0x03
	AFULL_INT_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	PFIFO_ERR_INT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
	AFULL_INT_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	PFIFO_ERR_INT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	AFULL_INT_LATCHED_CLR BIT[1]
		DONT_CLR VALUE 0x0
		CLR_LATCHED VALUE 0x1
	PFIFO_ERR_INT_LATCHED_CLR BIT[0]
		DONT_CLR VALUE 0x0
		CLR_LATCHED VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	AFULL_INT_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PFIFO_ERR_INT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	AFULL_INT_EN_CLR BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PFIFO_ERR_INT_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	AFULL_INT_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1
	PFIFO_ERR_INT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	AFULL_INT_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	PFIFO_ERR_INT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

DATA_0 ADDRESS 0x0060 RW
DATA_0 RESET_VALUE 0x00
	DATA_0 BIT[7:0]

DATA_1 ADDRESS 0x0061 RW
DATA_1 RESET_VALUE 0x00
	DATA_1 BIT[7:0]

DATA_2 ADDRESS 0x0062 RW
DATA_2 RESET_VALUE 0x00
	DATA_2 BIT[7:0]

DATA_3 ADDRESS 0x0063 RW
DATA_3 RESET_VALUE 0x00
	DATA_3 BIT[7:0]

DATA_4 ADDRESS 0x0064 RW
DATA_4 RESET_VALUE 0x00
	DATA_4 BIT[7:0]

DATA_5 ADDRESS 0x0065 RW
DATA_5 RESET_VALUE 0x00
	DATA_5 BIT[7:0]

DATA_6 ADDRESS 0x0066 RW
DATA_6 RESET_VALUE 0x00
	DATA_6 BIT[7:0]

DATA_7 ADDRESS 0x0067 RW
DATA_7 RESET_VALUE 0x00
	DATA_7 BIT[7:0]

CTRL_1 ADDRESS 0x006B W
CTRL_1 RESET_VALUE 0x00
	CLRERR BIT[1]
		DONT_CLR_ERROR VALUE 0x0
		CLR_ERROR VALUE 0x1
	RESET BIT[0]
		DONT_RESET VALUE 0x0
		DO_RESET VALUE 0x1

THRS_0 ADDRESS 0x006C RW
THRS_0 RESET_VALUE 0x00
	THRS_0 BIT[7:0]

THRS_1 ADDRESS 0x006D RW
THRS_1 RESET_VALUE 0x02
	THRS_1 BIT[2:0]

WRAP ADDRESS 0x006F RW
WRAP RESET_VALUE 0x00
	WRAP BIT[0]
		NO_WRAP_MODE VALUE 0x0
		WRAP_MODE VALUE 0x1

WRPTRLO ADDRESS 0x0070 RW
WRPTRLO RESET_VALUE 0x00
	WRPTRLO BIT[7:0]

WRPTRHI ADDRESS 0x0071 RW
WRPTRHI RESET_VALUE 0x00
	WRPTRHI BIT[2:0]

RDPTRLO ADDRESS 0x0072 RW
RDPTRLO RESET_VALUE 0x00
	RDPTRLO BIT[7:0]

RDPTRHI ADDRESS 0x0073 RW
RDPTRHI RESET_VALUE 0x00
	RDPTRHI BIT[2:0]

HEAD ADDRESS 0x0074 RW
HEAD RESET_VALUE 0x00
	WRHEAD BIT[7:0]

TAIL ADDRESS 0x0075 RW
TAIL RESET_VALUE 0x00
	RDHEAD BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.XO_BASE (level 1)
----------------------------------------------------------------------------------------
XO_BASE BASE 0x00005000 xoaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.XO_BASE.XO (level 2)
----------------------------------------------------------------------------------------
xo MODULE OFFSET=XO_BASE+0x00000000 MAX=XO_BASE+0x000000FF APRE=XO_ SPRE=XO_ BPRE=XO_ ABPRE=XO_ FPRE=XO_

----------------------------------------------------------------------------------------
-- BASE PMD9655.RF_CLK1_BASE (level 1)
----------------------------------------------------------------------------------------
RF_CLK1_BASE BASE 0x00005400 rf_clk1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.RF_CLK1_BASE.RF_CLK1 (level 2)
----------------------------------------------------------------------------------------
rf_clk1 MODULE OFFSET=RF_CLK1_BASE+0x00000000 MAX=RF_CLK1_BASE+0x000000FF APRE=RF_CLK1_ SPRE=RF_CLK1_ BPRE=RF_CLK1_ ABPRE=RF_CLK1_ FPRE=RF_CLK1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
		CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
		RF_CLK VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
		RFCLK_OFF VALUE 0x0
		RFCLK_ON VALUE 0x1
	CLK_ENA_HOLD BIT[6]
		RFCLK_UNLATCH VALUE 0x0
		RFCLK_LATCH VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x02
	OUT_EDGE BIT[1:0]

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
		ONE_X VALUE 0x0
		TWO_X VALUE 0x1
		THREE_X VALUE 0x2
		FOUR_X VALUE 0x3

CLKBUFF_HOLD_CTL ADDRESS 0x0045 RW
CLKBUFF_HOLD_CTL RESET_VALUE 0x00
	CLKBUFF_HOLD BIT[3:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
		RFCLK_NOT_FORCE VALUE 0x0
		RFCLK_FORCE_EN VALUE 0x1
	PC_POLARITY BIT[1]
		POS_PINCONTROL_POLARITY VALUE 0x0
		NEG_PINCONTROL_POLARITY VALUE 0x1
	FOLLOW_PC_EN BIT[0]
		NOT_FOLLOW_PIN VALUE 0x0
		FOLLOW_PIN VALUE 0x1

CLK_EN_CTL ADDRESS 0x0047 RW
CLK_EN_CTL RESET_VALUE 0x00
	FOLLOW_PC_EN BIT[0]
		NOT_FOLLOW_PIN VALUE 0x0
		FOLLOW_PIN VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.RF_CLK2_BASE (level 1)
----------------------------------------------------------------------------------------
RF_CLK2_BASE BASE 0x00005500 rf_clk2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.RF_CLK2_BASE.RF_CLK2 (level 2)
----------------------------------------------------------------------------------------
rf_clk2 MODULE OFFSET=RF_CLK2_BASE+0x00000000 MAX=RF_CLK2_BASE+0x000000FF APRE=RF_CLK2_ SPRE=RF_CLK2_ BPRE=RF_CLK2_ ABPRE=RF_CLK2_ FPRE=RF_CLK2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
		CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
		RF_CLK VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
		RFCLK_OFF VALUE 0x0
		RFCLK_ON VALUE 0x1
	CLK_ENA_HOLD BIT[6]
		RFCLK_UNLATCH VALUE 0x0
		RFCLK_LATCH VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x02
	OUT_EDGE BIT[1:0]

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
		ONE_X VALUE 0x0
		TWO_X VALUE 0x1
		THREE_X VALUE 0x2
		FOUR_X VALUE 0x3

CLKBUFF_HOLD_CTL ADDRESS 0x0045 RW
CLKBUFF_HOLD_CTL RESET_VALUE 0x00
	CLKBUFF_HOLD BIT[3:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
		RFCLK_NOT_FORCE VALUE 0x0
		RFCLK_FORCE_EN VALUE 0x1
	PC_POLARITY BIT[1]
		POS_PINCONTROL_POLARITY VALUE 0x0
		NEG_PINCONTROL_POLARITY VALUE 0x1
	FOLLOW_PC_EN BIT[0]
		NOT_FOLLOW_PIN VALUE 0x0
		FOLLOW_PIN VALUE 0x1

CLK_EN_CTL ADDRESS 0x0047 RW
CLK_EN_CTL RESET_VALUE 0x00
	FOLLOW_PC_EN BIT[0]
		NOT_FOLLOW_PIN VALUE 0x0
		FOLLOW_PIN VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.RF_CLK3_BASE (level 1)
----------------------------------------------------------------------------------------
RF_CLK3_BASE BASE 0x00005600 rf_clk3addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.RF_CLK3_BASE.RF_CLK3 (level 2)
----------------------------------------------------------------------------------------
rf_clk3 MODULE OFFSET=RF_CLK3_BASE+0x00000000 MAX=RF_CLK3_BASE+0x000000FF APRE=RF_CLK3_ SPRE=RF_CLK3_ BPRE=RF_CLK3_ ABPRE=RF_CLK3_ FPRE=RF_CLK3_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
		CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
		RF_CLK VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
		RFCLK_OFF VALUE 0x0
		RFCLK_ON VALUE 0x1
	CLK_ENA_HOLD BIT[6]
		RFCLK_UNLATCH VALUE 0x0
		RFCLK_LATCH VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x02
	OUT_EDGE BIT[1:0]

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
		ONE_X VALUE 0x0
		TWO_X VALUE 0x1
		THREE_X VALUE 0x2
		FOUR_X VALUE 0x3

CLKBUFF_HOLD_CTL ADDRESS 0x0045 RW
CLKBUFF_HOLD_CTL RESET_VALUE 0x00
	CLKBUFF_HOLD BIT[3:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
		RFCLK_NOT_FORCE VALUE 0x0
		RFCLK_FORCE_EN VALUE 0x1
	PC_POLARITY BIT[1]
		POS_PINCONTROL_POLARITY VALUE 0x0
		NEG_PINCONTROL_POLARITY VALUE 0x1
	FOLLOW_PC_EN BIT[0]
		NOT_FOLLOW_PIN VALUE 0x0
		FOLLOW_PIN VALUE 0x1

CLK_EN_CTL ADDRESS 0x0047 RW
CLK_EN_CTL RESET_VALUE 0x00
	FOLLOW_PC_EN BIT[0]
		NOT_FOLLOW_PIN VALUE 0x0
		FOLLOW_PIN VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.LN_BB_CLK_BASE (level 1)
----------------------------------------------------------------------------------------
LN_BB_CLK_BASE BASE 0x00005800 ln_bb_clkaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LN_BB_CLK_BASE.LN_BB_CLK (level 2)
----------------------------------------------------------------------------------------
ln_bb_clk MODULE OFFSET=LN_BB_CLK_BASE+0x00000000 MAX=LN_BB_CLK_BASE+0x000000FF APRE=LN_BB_CLK_ SPRE=LN_BB_CLK_ BPRE=LN_BB_CLK_ ABPRE=LN_BB_CLK_ FPRE=LN_BB_CLK_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
		CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
		BB_CLK VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_OK BIT[7]
		BBCLK_OFF VALUE 0x0
		BBCLK_ON VALUE 0x1
	CLK_ENA_HOLD BIT[6]
		RFCLK_UNLATCH VALUE 0x0
		RFCLK_LATCH VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x02
	OUT_EDGE BIT[1:0]
		ONE_X VALUE 0x0
		TWO_X VALUE 0x1
		THREE_X VALUE 0x2
		FOUR_X VALUE 0x3

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
	OUT_DRV BIT[1:0]
		ONE_X VALUE 0x0
		TWO_X VALUE 0x1
		THREE_X VALUE 0x2
		FOUR_X VALUE 0x3

CLKBUFF_HOLD_CTL ADDRESS 0x0045 RW
CLKBUFF_HOLD_CTL RESET_VALUE 0x00
	CLKBUFF_HOLD BIT[3:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	CLK_EN BIT[7]
		BBCLK_NOT_FORCE VALUE 0x0
		BBCLK_FORCE_EN VALUE 0x1
	PC_POLARITY BIT[1]
		POS_PINCONTROL_POLARITY VALUE 0x0
		NEG_PINCONTROL_POLARITY VALUE 0x1
	FOLLOW_PC_EN BIT[0]
		NOT_FOLLOW_PIN VALUE 0x0
		FOLLOW_PIN VALUE 0x1

CLK_EN_CTL ADDRESS 0x0047 RW
CLK_EN_CTL RESET_VALUE 0x00
	FOLLOW_PC_EN BIT[0]
		NOT_FOLLOW_PIN VALUE 0x0
		FOLLOW_PIN VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.CLK_DIST_BASE (level 1)
----------------------------------------------------------------------------------------
CLK_DIST_BASE BASE 0x00005900 clk_distaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.CLK_DIST_BASE.CLK_DIST (level 2)
----------------------------------------------------------------------------------------
clk_dist MODULE OFFSET=CLK_DIST_BASE+0x00000000 MAX=CLK_DIST_BASE+0x000000FF APRE=CLK_DIST_ SPRE=CLK_DIST_ BPRE=CLK_DIST_ ABPRE=CLK_DIST_ FPRE=CLK_DIST_

----------------------------------------------------------------------------------------
-- BASE PMD9655.SLEEP_CLK1_BASE (level 1)
----------------------------------------------------------------------------------------
SLEEP_CLK1_BASE BASE 0x00005A00 sleep_clk1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.SLEEP_CLK1_BASE.SLEEP_CLK1 (level 2)
----------------------------------------------------------------------------------------
sleep_clk1 MODULE OFFSET=SLEEP_CLK1_BASE+0x00000000 MAX=SLEEP_CLK1_BASE+0x000000FF APRE=SLEEP_CLK1_ SPRE=SLEEP_CLK1_ BPRE=SLEEP_CLK1_ ABPRE=SLEEP_CLK1_ FPRE=SLEEP_CLK1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
		CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0C
	SUBTYPE BIT[7:0]
		SLP_CLK VALUE 0x0C

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	FORCE_SLPCLK_PAD_EN BIT[7]
		NOT_FORCE_SLPCLK_PAD_EN VALUE 0x0
		FORCE_SLPCLK_PAD_EN VALUE 0x1
	FOLOW_HW_SLPCLK_PAD_EN BIT[0]
		NOT_FOLLOW_HW_SLPCLK_PAD_EN VALUE 0x0
		FOLLOW_HW_SLPCLK_PAD_EN VALUE 0x1

CAL_RC3 ADDRESS 0x005A RW
CAL_RC3 RESET_VALUE 0x01
	LFRC_DRIFT_DET_EN_BATT BIT[0]
		DRIFT_DET_DISABLED VALUE 0x0
		DRIFT_DET_ENABLED VALUE 0x1

CAL_RC4 ADDRESS 0x005B RW
CAL_RC4 RESET_VALUE 0x00
	CALRC_EN BIT[7]
		CALRC_DISABLED VALUE 0x0
		CALRC_ENABLED VALUE 0x1
	COINCELL_GOOD BIT[6]
		WEAK_COINCAP VALUE 0x0
		STRONG_COINCAP VALUE 0x1
	LFRC_DRIFT_DET_EN_COIN BIT[4]
		DRIFT_DET_DISABLED VALUE 0x0
		DRIFT_DET_ENABLED VALUE 0x1
	CALRC_DTEST_EN BIT[0]
		NORMAL VALUE 0x0
		CALRC_STATE_ON_DTEST VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.DIV_CLK1_BASE (level 1)
----------------------------------------------------------------------------------------
DIV_CLK1_BASE BASE 0x00005B00 div_clk1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.DIV_CLK1_BASE.DIV_CLK1 (level 2)
----------------------------------------------------------------------------------------
div_clk1 MODULE OFFSET=DIV_CLK1_BASE+0x00000000 MAX=DIV_CLK1_BASE+0x000000FF APRE=DIV_CLK1_ SPRE=DIV_CLK1_ BPRE=DIV_CLK1_ ABPRE=DIV_CLK1_ FPRE=DIV_CLK1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
	TYPE BIT[7:0]
		CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]
		DIV_CLK VALUE 0x0B

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	DIVCLK_OK BIT[7]
		DIVIDER_OFF VALUE 0x0
		DIVIDER_ON VALUE 0x1

DIV_CTL1 ADDRESS 0x0043 RW
DIV_CTL1 RESET_VALUE 0x00
	DIV_FACTOR BIT[2:0]
		XO_DIV1_0 VALUE 0x0
		XO_DIV1 VALUE 0x1
		XO_DIV2 VALUE 0x2
		XO_DIV4 VALUE 0x3
		XO_DIV8 VALUE 0x4
		XO_DIV16 VALUE 0x5
		XO_DIV32 VALUE 0x6
		XO_DIV64 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	DIVCLK_EN BIT[7]
		DIVCLK_DIS VALUE 0x0
		DIVCLK_EN VALUE 0x1
	FOLLOW_PC_EN BIT[0]
		NOT_FOLLOW_PIN VALUE 0x0
		FOLLOW_PIN VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.RTC_RW_BASE (level 1)
----------------------------------------------------------------------------------------
RTC_RW_BASE BASE 0x00006000 rtc_rwaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.RTC_RW_BASE.RTC_RW (level 2)
----------------------------------------------------------------------------------------
rtc_rw MODULE OFFSET=RTC_RW_BASE+0x00000000 MAX=RTC_RW_BASE+0x000000FF APRE=RTC_RW_ SPRE=RTC_RW_ BPRE=RTC_RW_ ABPRE=RTC_RW_ FPRE=RTC_RW_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
	TYPE BIT[7:0]
		RTC VALUE 0x07

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		RTC_RW VALUE 0x01

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	RTC_OK BIT[7]
		RTC_OFF VALUE 0x0
		RTC_ON VALUE 0x1

STATUS2 ADDRESS 0x0009 RW
STATUS2 RESET_VALUE 0x80
	RTC_RST BIT[7]
		RTC_OFF VALUE 0x0
		RTC_ON VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	RTC_EN BIT[7]
		RTC_COUNTER_DIS VALUE 0x0
		RTC_COUNTER_EN VALUE 0x1

RDATA0 ADDRESS 0x0048 R
RDATA0 RESET_VALUE 0x00
	RTC_RDATA0 BIT[7:0]

RDATA1 ADDRESS 0x0049 R
RDATA1 RESET_VALUE 0x00
	RTC_RDATA1 BIT[7:0]

RDATA2 ADDRESS 0x004A R
RDATA2 RESET_VALUE 0x00
	RTC_RDATA2 BIT[7:0]

RDATA3 ADDRESS 0x004B R
RDATA3 RESET_VALUE 0x00
	RTC_RDATA3 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.RTC_ALARM_BASE (level 1)
----------------------------------------------------------------------------------------
RTC_ALARM_BASE BASE 0x00006100 rtc_alarmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.RTC_ALARM_BASE.RTC_ALARM (level 2)
----------------------------------------------------------------------------------------
rtc_alarm MODULE OFFSET=RTC_ALARM_BASE+0x00000000 MAX=RTC_ALARM_BASE+0x000000FF APRE=RTC_ALARM_ SPRE=RTC_ALARM_ BPRE=RTC_ALARM_ ABPRE=RTC_ALARM_ FPRE=RTC_ALARM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
	TYPE BIT[7:0]
		RTC VALUE 0x07

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
		RTC_ALARM VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	RTC_ALARM_OK BIT[7]
		RTC_ALARM_DIS VALUE 0x0
		RTC_ALARM_EN VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	RTC_ALARM BIT[1]
		RTC_ALARM_NOT_EXPIRED VALUE 0x0
		RTC_ALARM_EXPIRED VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	RTC_ALARM BIT[1]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	RTC_ALARM BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	RTC_ALARM BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	RTC_ALARM BIT[1]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	RTC_ALARM BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	RTC_ALARM BIT[1]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	RTC_ALARM BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	RTC_ALARM BIT[1]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

ALARM_DATA0 ADDRESS 0x0040 RW
ALARM_DATA0 RESET_VALUE 0x00
	RTC_ALARM_DATA0 BIT[7:0]

ALARM_DATA1 ADDRESS 0x0041 RW
ALARM_DATA1 RESET_VALUE 0x00
	RTC_ALARM_DATA1 BIT[7:0]

ALARM_DATA2 ADDRESS 0x0042 RW
ALARM_DATA2 RESET_VALUE 0x00
	RTC_ALARM_DATA2 BIT[7:0]

ALARM_DATA3 ADDRESS 0x0043 RW
ALARM_DATA3 RESET_VALUE 0x00
	RTC_ALARM_DATA3 BIT[7:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	ALARM_EN BIT[7]
		RTC_ALARM_DIS VALUE 0x0
		RTC_ALARM_EN VALUE 0x1
	ABORT_EN BIT[0]
		RTC_STARTUP_DOESNT_ABORT VALUE 0x0
		RTC_STARTUP_ABORT_EN VALUE 0x1

ALARM_CTL ADDRESS 0x0047 RW
ALARM_CTL RESET_VALUE 0x00
	ALARM_CTL BIT[0]
		ALARMED_GREATER VALUE 0x0
		ALARMED_EQUAL VALUE 0x1

ALARM_CLR ADDRESS 0x0048 W
ALARM_CLR RESET_VALUE 0x00
	ALARM_CLR BIT[0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.RTC_TIMER_BASE (level 1)
----------------------------------------------------------------------------------------
RTC_TIMER_BASE BASE 0x00006200 rtc_timeraddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.RTC_TIMER_BASE.RTC_TIMER (level 2)
----------------------------------------------------------------------------------------
rtc_timer MODULE OFFSET=RTC_TIMER_BASE+0x00000000 MAX=RTC_TIMER_BASE+0x000000FF APRE=RTC_TIMER_ SPRE=RTC_TIMER_ BPRE=RTC_TIMER_ ABPRE=RTC_TIMER_ FPRE=RTC_TIMER_

----------------------------------------------------------------------------------------
-- BASE PMD9655.PBS_CORE_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CORE_BASE BASE 0x00007000 pbs_coreaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.PBS_CORE_BASE.PBS_CORE (level 2)
----------------------------------------------------------------------------------------
pbs_core MODULE OFFSET=PBS_CORE_BASE+0x00000000 MAX=PBS_CORE_BASE+0x000000FF APRE=PBS_CORE_ SPRE=PBS_CORE_ BPRE=PBS_CORE_ ABPRE=PBS_CORE_ FPRE=PBS_CORE_

----------------------------------------------------------------------------------------
-- BASE PMD9655.PBS_CLIENT0_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT0_BASE BASE 0x00007100 pbs_client0addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.PBS_CLIENT0_BASE.PBS_CLIENT0 (level 2)
----------------------------------------------------------------------------------------
pbs_client0 MODULE OFFSET=PBS_CLIENT0_BASE+0x00000000 MAX=PBS_CLIENT0_BASE+0x000000FF APRE=PBS_CLIENT0_ SPRE=PBS_CLIENT0_ BPRE=PBS_CLIENT0_ ABPRE=PBS_CLIENT0_ FPRE=PBS_CLIENT0_

----------------------------------------------------------------------------------------
-- BASE PMD9655.PBS_CLIENT1_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT1_BASE BASE 0x00007200 pbs_client1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.PBS_CLIENT1_BASE.PBS_CLIENT1 (level 2)
----------------------------------------------------------------------------------------
pbs_client1 MODULE OFFSET=PBS_CLIENT1_BASE+0x00000000 MAX=PBS_CLIENT1_BASE+0x000000FF APRE=PBS_CLIENT1_ SPRE=PBS_CLIENT1_ BPRE=PBS_CLIENT1_ ABPRE=PBS_CLIENT1_ FPRE=PBS_CLIENT1_

----------------------------------------------------------------------------------------
-- BASE PMD9655.PBS_CLIENT2_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT2_BASE BASE 0x00007300 pbs_client2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.PBS_CLIENT2_BASE.PBS_CLIENT2 (level 2)
----------------------------------------------------------------------------------------
pbs_client2 MODULE OFFSET=PBS_CLIENT2_BASE+0x00000000 MAX=PBS_CLIENT2_BASE+0x000000FF APRE=PBS_CLIENT2_ SPRE=PBS_CLIENT2_ BPRE=PBS_CLIENT2_ ABPRE=PBS_CLIENT2_ FPRE=PBS_CLIENT2_

----------------------------------------------------------------------------------------
-- BASE PMD9655.PBS_CLIENT3_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT3_BASE BASE 0x00007400 pbs_client3addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.PBS_CLIENT3_BASE.PBS_CLIENT3 (level 2)
----------------------------------------------------------------------------------------
pbs_client3 MODULE OFFSET=PBS_CLIENT3_BASE+0x00000000 MAX=PBS_CLIENT3_BASE+0x000000FF APRE=PBS_CLIENT3_ SPRE=PBS_CLIENT3_ BPRE=PBS_CLIENT3_ ABPRE=PBS_CLIENT3_ FPRE=PBS_CLIENT3_

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO01_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO01_BASE BASE 0x0000C000 gpio01addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO01_BASE.GPIO01 (level 2)
----------------------------------------------------------------------------------------
gpio01 MODULE OFFSET=GPIO01_BASE+0x00000000 MAX=GPIO01_BASE+0x000000FF APRE=GPIO01_ SPRE=GPIO01_ BPRE=GPIO01_ ABPRE=GPIO01_ FPRE=GPIO01_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO02_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO02_BASE BASE 0x0000C100 gpio02addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO02_BASE.GPIO02 (level 2)
----------------------------------------------------------------------------------------
gpio02 MODULE OFFSET=GPIO02_BASE+0x00000000 MAX=GPIO02_BASE+0x000000FF APRE=GPIO02_ SPRE=GPIO02_ BPRE=GPIO02_ ABPRE=GPIO02_ FPRE=GPIO02_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO03_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO03_BASE BASE 0x0000C200 gpio03addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO03_BASE.GPIO03 (level 2)
----------------------------------------------------------------------------------------
gpio03 MODULE OFFSET=GPIO03_BASE+0x00000000 MAX=GPIO03_BASE+0x000000FF APRE=GPIO03_ SPRE=GPIO03_ BPRE=GPIO03_ ABPRE=GPIO03_ FPRE=GPIO03_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO04_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO04_BASE BASE 0x0000C300 gpio04addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO04_BASE.GPIO04 (level 2)
----------------------------------------------------------------------------------------
gpio04 MODULE OFFSET=GPIO04_BASE+0x00000000 MAX=GPIO04_BASE+0x000000FF APRE=GPIO04_ SPRE=GPIO04_ BPRE=GPIO04_ ABPRE=GPIO04_ FPRE=GPIO04_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO05_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO05_BASE BASE 0x0000C400 gpio05addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO05_BASE.GPIO05 (level 2)
----------------------------------------------------------------------------------------
gpio05 MODULE OFFSET=GPIO05_BASE+0x00000000 MAX=GPIO05_BASE+0x000000FF APRE=GPIO05_ SPRE=GPIO05_ BPRE=GPIO05_ ABPRE=GPIO05_ FPRE=GPIO05_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO06_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO06_BASE BASE 0x0000C500 gpio06addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO06_BASE.GPIO06 (level 2)
----------------------------------------------------------------------------------------
gpio06 MODULE OFFSET=GPIO06_BASE+0x00000000 MAX=GPIO06_BASE+0x000000FF APRE=GPIO06_ SPRE=GPIO06_ BPRE=GPIO06_ ABPRE=GPIO06_ FPRE=GPIO06_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO07_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO07_BASE BASE 0x0000C600 gpio07addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO07_BASE.GPIO07 (level 2)
----------------------------------------------------------------------------------------
gpio07 MODULE OFFSET=GPIO07_BASE+0x00000000 MAX=GPIO07_BASE+0x000000FF APRE=GPIO07_ SPRE=GPIO07_ BPRE=GPIO07_ ABPRE=GPIO07_ FPRE=GPIO07_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO08_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO08_BASE BASE 0x0000C700 gpio08addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO08_BASE.GPIO08 (level 2)
----------------------------------------------------------------------------------------
gpio08 MODULE OFFSET=GPIO08_BASE+0x00000000 MAX=GPIO08_BASE+0x000000FF APRE=GPIO08_ SPRE=GPIO08_ BPRE=GPIO08_ ABPRE=GPIO08_ FPRE=GPIO08_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO09_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO09_BASE BASE 0x0000C800 gpio09addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO09_BASE.GPIO09 (level 2)
----------------------------------------------------------------------------------------
gpio09 MODULE OFFSET=GPIO09_BASE+0x00000000 MAX=GPIO09_BASE+0x000000FF APRE=GPIO09_ SPRE=GPIO09_ BPRE=GPIO09_ ABPRE=GPIO09_ FPRE=GPIO09_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO10_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO10_BASE BASE 0x0000C900 gpio10addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO10_BASE.GPIO10 (level 2)
----------------------------------------------------------------------------------------
gpio10 MODULE OFFSET=GPIO10_BASE+0x00000000 MAX=GPIO10_BASE+0x000000FF APRE=GPIO10_ SPRE=GPIO10_ BPRE=GPIO10_ ABPRE=GPIO10_ FPRE=GPIO10_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO11_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO11_BASE BASE 0x0000CA00 gpio11addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO11_BASE.GPIO11 (level 2)
----------------------------------------------------------------------------------------
gpio11 MODULE OFFSET=GPIO11_BASE+0x00000000 MAX=GPIO11_BASE+0x000000FF APRE=GPIO11_ SPRE=GPIO11_ BPRE=GPIO11_ ABPRE=GPIO11_ FPRE=GPIO11_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.GPIO12_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO12_BASE BASE 0x0000CB00 gpio12addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.GPIO12_BASE.GPIO12 (level 2)
----------------------------------------------------------------------------------------
gpio12 MODULE OFFSET=GPIO12_BASE+0x00000000 MAX=GPIO12_BASE+0x000000FF APRE=GPIO12_ SPRE=GPIO12_ BPRE=GPIO12_ ABPRE=GPIO12_ FPRE=GPIO12_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED VALUE 0x6

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.BUCK_CMN_MOD_BASE (level 1)
----------------------------------------------------------------------------------------
BUCK_CMN_MOD_BASE BASE 0x00011000 buck_cmn_modaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.BUCK_CMN_MOD_BASE.BUCK_CMN_MOD (level 2)
----------------------------------------------------------------------------------------
buck_cmn_mod MODULE OFFSET=BUCK_CMN_MOD_BASE+0x00000000 MAX=BUCK_CMN_MOD_BASE+0x000000FF APRE=BUCK_CMN_MOD_ SPRE=BUCK_CMN_MOD_ BPRE=BUCK_CMN_MOD_ ABPRE=BUCK_CMN_MOD_ FPRE=BUCK_CMN_MOD_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

STATUS_BUF_TRIM ADDRESS 0x000A R
STATUS_BUF_TRIM RESET_VALUE 0x00
	BUFFER_TRIM_OUT BIT[7]

ECM_VREF_PROG ADDRESS 0x0052 RW
ECM_VREF_PROG RESET_VALUE 0x00
	ECM_VREF_PROG BIT[1:0]

VREF_PRECH_PROG ADDRESS 0x0053 RW
VREF_PRECH_PROG RESET_VALUE 0x00
	VREF_PRECH_PROG BIT[1:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.S1_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S1_CTRL_BASE BASE 0x00011400 s1_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S1_CTRL_BASE.S1_CTRL (level 2)
----------------------------------------------------------------------------------------
s1_ctrl MODULE OFFSET=S1_CTRL_BASE+0x00000000 MAX=S1_CTRL_BASE+0x000000FF APRE=S1_CTRL_ SPRE=S1_CTRL_ BPRE=S1_CTRL_ ABPRE=S1_CTRL_ FPRE=S1_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]
		VOLTAGE_MODE_PWM_CONTROLLER VALUE 0x0A

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREG_READY BIT[7]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_ERROR BIT[6]
		VREG_ERR_FALSE VALUE 0x0
		VREG_ERR_TRUE VALUE 0x1
	VREG_OCP BIT[5]
		NO_FAULT VALUE 0x0
		FAULT VALUE 0x1
	NPM_TRUE BIT[4]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	PS_TRUE BIT[3]
		PS_TRUE_FALSE VALUE 0x0
		PS_TRUE_TRUE VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1
	TIME_SPEND_PWM_READY BIT[1]
		TIME_SPEND_PWM_READY_FALSE VALUE 0x0
		TIME_SPEND_PWM_READY_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	TIME_SPEND_PWM BIT[7:0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
	CAL_COMP_STATE BIT[7]
		CAL_COMP_STATE_FALSE VALUE 0x0
		CAL_COMP_STATE_TRUE VALUE 0x1
	CAL_REQUEST BIT[6]
		CAL_REQUEST_FALSE VALUE 0x0
		CAL_REQUEST_TRUE VALUE 0x1
	CAL_FAULT BIT[5:1]
	CAL_DONE_FLAG BIT[0]
		CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
		CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		VREG_FAULT_FALSE VALUE 0x0
		VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x88
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		BUCK_ENABLE_FALSE VALUE 0x0
		BUCK_ENABLE_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	FOLLOW_AWAKE_CFG BIT[7]
		FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
		FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN2_CFG BIT[6]
		FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN1_CFG BIT[5]
		FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN0_CFG BIT[4]
		FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HWEN2 BIT[2]
		EN_FOLLOW_HWEN2_FALSE VALUE 0x0
		EN_FOLLOW_HWEN2_TRUE VALUE 0x1
	EN_FOLLOW_HWEN1 BIT[1]
		EN_FOLLOW_HWEN1_FALSE VALUE 0x0
		EN_FOLLOW_HWEN1_TRUE VALUE 0x1
	EN_FOLLOW_HWEN0 BIT[0]
		EN_FOLLOW_HWEN0_FALSE VALUE 0x0
		EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ENABLE_FALSE VALUE 0x0
		STRONG_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_ENABLE_FALSE VALUE 0x0
		WEAK_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_PFM_FALSE VALUE 0x0
		WEAK_PD_PFM_TRUE VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_PWM_FALSE VALUE 0x0
		WEAK_PD_PWM_TRUE VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAK_PD_EN_FALSE VALUE 0x0
		LEAK_PD_EN_TRUE VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
	MODE_SECONDARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x08
	FREQ_CTL BIT[3:0]
		FS_6P4MHZ VALUE 0x2
		FS_4P8MHZ VALUE 0x3
		FS_3P84MHZ VALUE 0x4
		FS_3P2MHZ VALUE 0x5
		FS_2P74MHZ VALUE 0x6
		FS_2P4MHZ VALUE 0x7
		FS_2P13MHZ VALUE 0x8
		FS_1P92MHZ VALUE 0x9
		FS_1P74MHZ VALUE 0xA
		FS_1P6MHZ VALUE 0xB

OCP ADDRESS 0x0066 RW
OCP RESET_VALUE 0x48
	OCP_LATCH_EN BIT[6]
		OCP_LATCH_EN_FALSE VALUE 0x0
		OCP_LATCH_EN_TRUE VALUE 0x1
	VREG_FOLDBACK_EN BIT[5]
		FORCE_FOLDBACK_FALSE VALUE 0x0
		FORCE_FOLDBACK_TRUE VALUE 0x1
	INZERO_WAIT_OCP_TIMER BIT[4:3]
		INZERO_WAIT_40US_OCP_TIMER_320US VALUE 0x0
		INZERO_WAIT_80US_OCP_TIMER_640US VALUE 0x1
		INZERO_WAIT_160US_OCP_TIMER_1280_US VALUE 0x2
		INZERO_WAIT_160US_OCP_TIMER_1280US VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
		OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
	OCP_STATUS_CLEAR BIT[1]
		OCP_STATUS_CLEAR_FALSE VALUE 0x0
		OCP_STATUS_CLEAR_TRUE VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
	VREG_READY_DEB BIT[5:4]
		READY_DEB_0_LFRC_DIV2 VALUE 0x0
		READY_DEB_1_LFRC_DIV4 VALUE 0x1
		READY_DEB_2_LFRC_DIV8 VALUE 0x2
		READY_DEB_3_LFRC_DIV16 VALUE 0x3
	VREG_ERROR_DEB BIT[1:0]
		ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
		ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
		ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
		ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.S1_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S1_PS_BASE BASE 0x00011500 s1_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S1_PS_BASE.S1_PS (level 2)
----------------------------------------------------------------------------------------
s1_ps MODULE OFFSET=S1_PS_BASE+0x00000000 MAX=S1_PS_BASE+0x000000FF APRE=S1_PS_ SPRE=S1_PS_ BPRE=S1_PS_ ABPRE=S1_PS_ FPRE=S1_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x16
	SUBTYPE BIT[7:0]
		PSLV_0P5A VALUE 0x11
		PSLV_1A VALUE 0x12
		PSLV_1P5A VALUE 0x13
		PSLV_2A VALUE 0x14
		PSLV_2P5A VALUE 0x15
		PSLV_3A VALUE 0x16
		PSLV_3P5A VALUE 0x17
		PSLV_4A VALUE 0x18
		PSHV_0P5A VALUE 0x20
		PSHV_1A VALUE 0x21
		PSHV_1P5A VALUE 0x22
		PSHV_2A VALUE 0x23
		PSHV_2P5A VALUE 0x24
		PSHV_3A VALUE 0x25
		PSHV_3P5A VALUE 0x26
		PSHV_4A VALUE 0x27

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		ECM_MISSED_DATA_FALSE VALUE 0x0
		ECM_MISSED_DATA_TRUE VALUE 0x1
	ECM_DATA_TYPE BIT[6:5]
		ECM_DATA_TYPE_MEASUREMENT VALUE 0x0
		ECM_DATA_TYPE_REFERENCE VALUE 0x1
		ECM_DATA_TYPE_OFFSET VALUE 0x2
		ECM_DATA_TYPE_RESERVED VALUE 0x3
	ECM_PRESENT BIT[4]
		ECM_PRESENT_FALSE VALUE 0x0
		ECM_PRESENT_TRUE VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_REQ_SW_CALIB BIT[2]
		ECM_REQ_SW_CALIB_FALSE VALUE 0x0
		ECM_REQ_SW_CALIB_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1
	ECM_DATA_NEGATIVE BIT[0]
		ECM_DATA_NEGATIVE_FALSE VALUE 0x0
		ECM_DATA_NEGATIVE_TRUE VALUE 0x1

PFM_FREQ_CTL ADDRESS 0x0044 RW
PFM_FREQ_CTL RESET_VALUE 0x00
	PFM_FREQ_DITH_EN BIT[7]
		PFM_DITHERING_EN_FALSE VALUE 0x0
		PFM_DITHERING_EN_TRUE VALUE 0x1

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_EN_FALSE VALUE 0x0
		ECM_LOCAL_EN_TRUE VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.S1_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S1_FREQ_BASE BASE 0x00011600 s1_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S1_FREQ_BASE.S1_FREQ (level 2)
----------------------------------------------------------------------------------------
s1_freq MODULE OFFSET=S1_FREQ_BASE+0x00000000 MAX=S1_FREQ_BASE+0x000000FF APRE=S1_FREQ_ SPRE=S1_FREQ_ BPRE=S1_FREQ_ ABPRE=S1_FREQ_ FPRE=S1_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1A
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x08
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x01
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.S2_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S2_CTRL_BASE BASE 0x00011700 s2_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S2_CTRL_BASE.S2_CTRL (level 2)
----------------------------------------------------------------------------------------
s2_ctrl MODULE OFFSET=S2_CTRL_BASE+0x00000000 MAX=S2_CTRL_BASE+0x000000FF APRE=S2_CTRL_ SPRE=S2_CTRL_ BPRE=S2_CTRL_ ABPRE=S2_CTRL_ FPRE=S2_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]
		VOLTAGE_MODE_PWM_CONTROLLER VALUE 0x0A

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREG_READY BIT[7]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_ERROR BIT[6]
		VREG_ERR_FALSE VALUE 0x0
		VREG_ERR_TRUE VALUE 0x1
	VREG_OCP BIT[5]
		NO_FAULT VALUE 0x0
		FAULT VALUE 0x1
	NPM_TRUE BIT[4]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	PS_TRUE BIT[3]
		PS_TRUE_FALSE VALUE 0x0
		PS_TRUE_TRUE VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1
	TIME_SPEND_PWM_READY BIT[1]
		TIME_SPEND_PWM_READY_FALSE VALUE 0x0
		TIME_SPEND_PWM_READY_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	TIME_SPEND_PWM BIT[7:0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
	CAL_COMP_STATE BIT[7]
		CAL_COMP_STATE_FALSE VALUE 0x0
		CAL_COMP_STATE_TRUE VALUE 0x1
	CAL_REQUEST BIT[6]
		CAL_REQUEST_FALSE VALUE 0x0
		CAL_REQUEST_TRUE VALUE 0x1
	CAL_FAULT BIT[5:1]
	CAL_DONE_FLAG BIT[0]
		CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
		CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		VREG_FAULT_FALSE VALUE 0x0
		VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x18
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x05
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		BUCK_ENABLE_FALSE VALUE 0x0
		BUCK_ENABLE_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	FOLLOW_AWAKE_CFG BIT[7]
		FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
		FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN2_CFG BIT[6]
		FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN1_CFG BIT[5]
		FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN0_CFG BIT[4]
		FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HWEN2 BIT[2]
		EN_FOLLOW_HWEN2_FALSE VALUE 0x0
		EN_FOLLOW_HWEN2_TRUE VALUE 0x1
	EN_FOLLOW_HWEN1 BIT[1]
		EN_FOLLOW_HWEN1_FALSE VALUE 0x0
		EN_FOLLOW_HWEN1_TRUE VALUE 0x1
	EN_FOLLOW_HWEN0 BIT[0]
		EN_FOLLOW_HWEN0_FALSE VALUE 0x0
		EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ENABLE_FALSE VALUE 0x0
		STRONG_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_ENABLE_FALSE VALUE 0x0
		WEAK_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_PFM_FALSE VALUE 0x0
		WEAK_PD_PFM_TRUE VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_PWM_FALSE VALUE 0x0
		WEAK_PD_PWM_TRUE VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAK_PD_EN_FALSE VALUE 0x0
		LEAK_PD_EN_TRUE VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
	MODE_SECONDARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x0B
	FREQ_CTL BIT[3:0]
		FS_6P4MHZ VALUE 0x2
		FS_4P8MHZ VALUE 0x3
		FS_3P84MHZ VALUE 0x4
		FS_3P2MHZ VALUE 0x5
		FS_2P74MHZ VALUE 0x6
		FS_2P4MHZ VALUE 0x7
		FS_2P13MHZ VALUE 0x8
		FS_1P92MHZ VALUE 0x9
		FS_1P74MHZ VALUE 0xA
		FS_1P6MHZ VALUE 0xB

OCP ADDRESS 0x0066 RW
OCP RESET_VALUE 0x48
	OCP_LATCH_EN BIT[6]
		OCP_LATCH_EN_FALSE VALUE 0x0
		OCP_LATCH_EN_TRUE VALUE 0x1
	VREG_FOLDBACK_EN BIT[5]
		FORCE_FOLDBACK_FALSE VALUE 0x0
		FORCE_FOLDBACK_TRUE VALUE 0x1
	INZERO_WAIT_OCP_TIMER BIT[4:3]
		INZERO_WAIT_40US_OCP_TIMER_320US VALUE 0x0
		INZERO_WAIT_80US_OCP_TIMER_640US VALUE 0x1
		INZERO_WAIT_160US_OCP_TIMER_1280_US VALUE 0x2
		INZERO_WAIT_160US_OCP_TIMER_1280US VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
		OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
	OCP_STATUS_CLEAR BIT[1]
		OCP_STATUS_CLEAR_FALSE VALUE 0x0
		OCP_STATUS_CLEAR_TRUE VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
	VREG_READY_DEB BIT[5:4]
		READY_DEB_0_LFRC_DIV2 VALUE 0x0
		READY_DEB_1_LFRC_DIV4 VALUE 0x1
		READY_DEB_2_LFRC_DIV8 VALUE 0x2
		READY_DEB_3_LFRC_DIV16 VALUE 0x3
	VREG_ERROR_DEB BIT[1:0]
		ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
		ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
		ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
		ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.S2_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S2_PS_BASE BASE 0x00011800 s2_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S2_PS_BASE.S2_PS (level 2)
----------------------------------------------------------------------------------------
s2_ps MODULE OFFSET=S2_PS_BASE+0x00000000 MAX=S2_PS_BASE+0x000000FF APRE=S2_PS_ SPRE=S2_PS_ BPRE=S2_PS_ ABPRE=S2_PS_ FPRE=S2_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x12
	SUBTYPE BIT[7:0]
		PSLV_0P5A VALUE 0x11
		PSLV_1A VALUE 0x12
		PSLV_1P5A VALUE 0x13
		PSLV_2A VALUE 0x14
		PSLV_2P5A VALUE 0x15
		PSLV_3A VALUE 0x16
		PSLV_3P5A VALUE 0x17
		PSLV_4A VALUE 0x18
		PSHV_0P5A VALUE 0x20
		PSHV_1A VALUE 0x21
		PSHV_1P5A VALUE 0x22
		PSHV_2A VALUE 0x23
		PSHV_2P5A VALUE 0x24
		PSHV_3A VALUE 0x25
		PSHV_3P5A VALUE 0x26
		PSHV_4A VALUE 0x27

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		ECM_MISSED_DATA_FALSE VALUE 0x0
		ECM_MISSED_DATA_TRUE VALUE 0x1
	ECM_DATA_TYPE BIT[6:5]
		ECM_DATA_TYPE_MEASUREMENT VALUE 0x0
		ECM_DATA_TYPE_REFERENCE VALUE 0x1
		ECM_DATA_TYPE_OFFSET VALUE 0x2
		ECM_DATA_TYPE_RESERVED VALUE 0x3
	ECM_PRESENT BIT[4]
		ECM_PRESENT_FALSE VALUE 0x0
		ECM_PRESENT_TRUE VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_REQ_SW_CALIB BIT[2]
		ECM_REQ_SW_CALIB_FALSE VALUE 0x0
		ECM_REQ_SW_CALIB_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1
	ECM_DATA_NEGATIVE BIT[0]
		ECM_DATA_NEGATIVE_FALSE VALUE 0x0
		ECM_DATA_NEGATIVE_TRUE VALUE 0x1

PFM_FREQ_CTL ADDRESS 0x0044 RW
PFM_FREQ_CTL RESET_VALUE 0x00
	PFM_FREQ_DITH_EN BIT[7]
		PFM_DITHERING_EN_FALSE VALUE 0x0
		PFM_DITHERING_EN_TRUE VALUE 0x1

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_EN_FALSE VALUE 0x0
		ECM_LOCAL_EN_TRUE VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.S2_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S2_FREQ_BASE BASE 0x00011900 s2_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S2_FREQ_BASE.S2_FREQ (level 2)
----------------------------------------------------------------------------------------
s2_freq MODULE OFFSET=S2_FREQ_BASE+0x00000000 MAX=S2_FREQ_BASE+0x000000FF APRE=S2_FREQ_ SPRE=S2_FREQ_ BPRE=S2_FREQ_ ABPRE=S2_FREQ_ FPRE=S2_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1A
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0B
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x04
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.S3_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S3_CTRL_BASE BASE 0x00011A00 s3_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S3_CTRL_BASE.S3_CTRL (level 2)
----------------------------------------------------------------------------------------
s3_ctrl MODULE OFFSET=S3_CTRL_BASE+0x00000000 MAX=S3_CTRL_BASE+0x000000FF APRE=S3_CTRL_ SPRE=S3_CTRL_ BPRE=S3_CTRL_ ABPRE=S3_CTRL_ FPRE=S3_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]
		VOLTAGE_MODE_PWM_CONTROLLER VALUE 0x0A

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREG_READY BIT[7]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_ERROR BIT[6]
		VREG_ERR_FALSE VALUE 0x0
		VREG_ERR_TRUE VALUE 0x1
	VREG_OCP BIT[5]
		NO_FAULT VALUE 0x0
		FAULT VALUE 0x1
	NPM_TRUE BIT[4]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	PS_TRUE BIT[3]
		PS_TRUE_FALSE VALUE 0x0
		PS_TRUE_TRUE VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1
	TIME_SPEND_PWM_READY BIT[1]
		TIME_SPEND_PWM_READY_FALSE VALUE 0x0
		TIME_SPEND_PWM_READY_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	TIME_SPEND_PWM BIT[7:0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
	CAL_COMP_STATE BIT[7]
		CAL_COMP_STATE_FALSE VALUE 0x0
		CAL_COMP_STATE_TRUE VALUE 0x1
	CAL_REQUEST BIT[6]
		CAL_REQUEST_FALSE VALUE 0x0
		CAL_REQUEST_TRUE VALUE 0x1
	CAL_FAULT BIT[5:1]
	CAL_DONE_FLAG BIT[0]
		CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
		CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		VREG_FAULT_FALSE VALUE 0x0
		VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x50
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x04
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		BUCK_ENABLE_FALSE VALUE 0x0
		BUCK_ENABLE_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	FOLLOW_AWAKE_CFG BIT[7]
		FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
		FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN2_CFG BIT[6]
		FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN1_CFG BIT[5]
		FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN0_CFG BIT[4]
		FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HWEN2 BIT[2]
		EN_FOLLOW_HWEN2_FALSE VALUE 0x0
		EN_FOLLOW_HWEN2_TRUE VALUE 0x1
	EN_FOLLOW_HWEN1 BIT[1]
		EN_FOLLOW_HWEN1_FALSE VALUE 0x0
		EN_FOLLOW_HWEN1_TRUE VALUE 0x1
	EN_FOLLOW_HWEN0 BIT[0]
		EN_FOLLOW_HWEN0_FALSE VALUE 0x0
		EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ENABLE_FALSE VALUE 0x0
		STRONG_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_ENABLE_FALSE VALUE 0x0
		WEAK_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_PFM_FALSE VALUE 0x0
		WEAK_PD_PFM_TRUE VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_PWM_FALSE VALUE 0x0
		WEAK_PD_PWM_TRUE VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAK_PD_EN_FALSE VALUE 0x0
		LEAK_PD_EN_TRUE VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
	MODE_SECONDARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x0B
	FREQ_CTL BIT[3:0]
		FS_6P4MHZ VALUE 0x2
		FS_4P8MHZ VALUE 0x3
		FS_3P84MHZ VALUE 0x4
		FS_3P2MHZ VALUE 0x5
		FS_2P74MHZ VALUE 0x6
		FS_2P4MHZ VALUE 0x7
		FS_2P13MHZ VALUE 0x8
		FS_1P92MHZ VALUE 0x9
		FS_1P74MHZ VALUE 0xA
		FS_1P6MHZ VALUE 0xB

OCP ADDRESS 0x0066 RW
OCP RESET_VALUE 0x48
	OCP_LATCH_EN BIT[6]
		OCP_LATCH_EN_FALSE VALUE 0x0
		OCP_LATCH_EN_TRUE VALUE 0x1
	VREG_FOLDBACK_EN BIT[5]
		FORCE_FOLDBACK_FALSE VALUE 0x0
		FORCE_FOLDBACK_TRUE VALUE 0x1
	INZERO_WAIT_OCP_TIMER BIT[4:3]
		INZERO_WAIT_40US_OCP_TIMER_320US VALUE 0x0
		INZERO_WAIT_80US_OCP_TIMER_640US VALUE 0x1
		INZERO_WAIT_160US_OCP_TIMER_1280_US VALUE 0x2
		INZERO_WAIT_160US_OCP_TIMER_1280US VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
		OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
	OCP_STATUS_CLEAR BIT[1]
		OCP_STATUS_CLEAR_FALSE VALUE 0x0
		OCP_STATUS_CLEAR_TRUE VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
	VREG_READY_DEB BIT[5:4]
		READY_DEB_0_LFRC_DIV2 VALUE 0x0
		READY_DEB_1_LFRC_DIV4 VALUE 0x1
		READY_DEB_2_LFRC_DIV8 VALUE 0x2
		READY_DEB_3_LFRC_DIV16 VALUE 0x3
	VREG_ERROR_DEB BIT[1:0]
		ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
		ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
		ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
		ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.S3_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S3_PS_BASE BASE 0x00011B00 s3_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S3_PS_BASE.S3_PS (level 2)
----------------------------------------------------------------------------------------
s3_ps MODULE OFFSET=S3_PS_BASE+0x00000000 MAX=S3_PS_BASE+0x000000FF APRE=S3_PS_ SPRE=S3_PS_ BPRE=S3_PS_ ABPRE=S3_PS_ FPRE=S3_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x14
	SUBTYPE BIT[7:0]
		PSLV_0P5A VALUE 0x11
		PSLV_1A VALUE 0x12
		PSLV_1P5A VALUE 0x13
		PSLV_2A VALUE 0x14
		PSLV_2P5A VALUE 0x15
		PSLV_3A VALUE 0x16
		PSLV_3P5A VALUE 0x17
		PSLV_4A VALUE 0x18
		PSHV_0P5A VALUE 0x20
		PSHV_1A VALUE 0x21
		PSHV_1P5A VALUE 0x22
		PSHV_2A VALUE 0x23
		PSHV_2P5A VALUE 0x24
		PSHV_3A VALUE 0x25
		PSHV_3P5A VALUE 0x26
		PSHV_4A VALUE 0x27

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		ECM_MISSED_DATA_FALSE VALUE 0x0
		ECM_MISSED_DATA_TRUE VALUE 0x1
	ECM_DATA_TYPE BIT[6:5]
		ECM_DATA_TYPE_MEASUREMENT VALUE 0x0
		ECM_DATA_TYPE_REFERENCE VALUE 0x1
		ECM_DATA_TYPE_OFFSET VALUE 0x2
		ECM_DATA_TYPE_RESERVED VALUE 0x3
	ECM_PRESENT BIT[4]
		ECM_PRESENT_FALSE VALUE 0x0
		ECM_PRESENT_TRUE VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_REQ_SW_CALIB BIT[2]
		ECM_REQ_SW_CALIB_FALSE VALUE 0x0
		ECM_REQ_SW_CALIB_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1
	ECM_DATA_NEGATIVE BIT[0]
		ECM_DATA_NEGATIVE_FALSE VALUE 0x0
		ECM_DATA_NEGATIVE_TRUE VALUE 0x1

PFM_FREQ_CTL ADDRESS 0x0044 RW
PFM_FREQ_CTL RESET_VALUE 0x00
	PFM_FREQ_DITH_EN BIT[7]
		PFM_DITHERING_EN_FALSE VALUE 0x0
		PFM_DITHERING_EN_TRUE VALUE 0x1

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_EN_FALSE VALUE 0x0
		ECM_LOCAL_EN_TRUE VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.S3_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S3_FREQ_BASE BASE 0x00011C00 s3_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S3_FREQ_BASE.S3_FREQ (level 2)
----------------------------------------------------------------------------------------
s3_freq MODULE OFFSET=S3_FREQ_BASE+0x00000000 MAX=S3_FREQ_BASE+0x000000FF APRE=S3_FREQ_ SPRE=S3_FREQ_ BPRE=S3_FREQ_ ABPRE=S3_FREQ_ FPRE=S3_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1A
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0B
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x06
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.S4_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S4_CTRL_BASE BASE 0x00011D00 s4_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S4_CTRL_BASE.S4_CTRL (level 2)
----------------------------------------------------------------------------------------
s4_ctrl MODULE OFFSET=S4_CTRL_BASE+0x00000000 MAX=S4_CTRL_BASE+0x000000FF APRE=S4_CTRL_ SPRE=S4_CTRL_ BPRE=S4_CTRL_ ABPRE=S4_CTRL_ FPRE=S4_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]
		VOLTAGE_MODE_PWM_CONTROLLER VALUE 0x0A

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREG_READY BIT[7]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_ERROR BIT[6]
		VREG_ERR_FALSE VALUE 0x0
		VREG_ERR_TRUE VALUE 0x1
	VREG_OCP BIT[5]
		NO_FAULT VALUE 0x0
		FAULT VALUE 0x1
	NPM_TRUE BIT[4]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	PS_TRUE BIT[3]
		PS_TRUE_FALSE VALUE 0x0
		PS_TRUE_TRUE VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1
	TIME_SPEND_PWM_READY BIT[1]
		TIME_SPEND_PWM_READY_FALSE VALUE 0x0
		TIME_SPEND_PWM_READY_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	TIME_SPEND_PWM BIT[7:0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
	CAL_COMP_STATE BIT[7]
		CAL_COMP_STATE_FALSE VALUE 0x0
		CAL_COMP_STATE_TRUE VALUE 0x1
	CAL_REQUEST BIT[6]
		CAL_REQUEST_FALSE VALUE 0x0
		CAL_REQUEST_TRUE VALUE 0x1
	CAL_FAULT BIT[5:1]
	CAL_DONE_FLAG BIT[0]
		CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
		CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		VREG_FAULT_FALSE VALUE 0x0
		VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x68
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x07
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		BUCK_ENABLE_FALSE VALUE 0x0
		BUCK_ENABLE_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	FOLLOW_AWAKE_CFG BIT[7]
		FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
		FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN2_CFG BIT[6]
		FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN1_CFG BIT[5]
		FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN0_CFG BIT[4]
		FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HWEN2 BIT[2]
		EN_FOLLOW_HWEN2_FALSE VALUE 0x0
		EN_FOLLOW_HWEN2_TRUE VALUE 0x1
	EN_FOLLOW_HWEN1 BIT[1]
		EN_FOLLOW_HWEN1_FALSE VALUE 0x0
		EN_FOLLOW_HWEN1_TRUE VALUE 0x1
	EN_FOLLOW_HWEN0 BIT[0]
		EN_FOLLOW_HWEN0_FALSE VALUE 0x0
		EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ENABLE_FALSE VALUE 0x0
		STRONG_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_ENABLE_FALSE VALUE 0x0
		WEAK_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_PFM_FALSE VALUE 0x0
		WEAK_PD_PFM_TRUE VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_PWM_FALSE VALUE 0x0
		WEAK_PD_PWM_TRUE VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAK_PD_EN_FALSE VALUE 0x0
		LEAK_PD_EN_TRUE VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
	MODE_SECONDARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x0B
	FREQ_CTL BIT[3:0]
		FS_6P4MHZ VALUE 0x2
		FS_4P8MHZ VALUE 0x3
		FS_3P84MHZ VALUE 0x4
		FS_3P2MHZ VALUE 0x5
		FS_2P74MHZ VALUE 0x6
		FS_2P4MHZ VALUE 0x7
		FS_2P13MHZ VALUE 0x8
		FS_1P92MHZ VALUE 0x9
		FS_1P74MHZ VALUE 0xA
		FS_1P6MHZ VALUE 0xB

OCP ADDRESS 0x0066 RW
OCP RESET_VALUE 0x48
	OCP_LATCH_EN BIT[6]
		OCP_LATCH_EN_FALSE VALUE 0x0
		OCP_LATCH_EN_TRUE VALUE 0x1
	VREG_FOLDBACK_EN BIT[5]
		FORCE_FOLDBACK_FALSE VALUE 0x0
		FORCE_FOLDBACK_TRUE VALUE 0x1
	INZERO_WAIT_OCP_TIMER BIT[4:3]
		INZERO_WAIT_40US_OCP_TIMER_320US VALUE 0x0
		INZERO_WAIT_80US_OCP_TIMER_640US VALUE 0x1
		INZERO_WAIT_160US_OCP_TIMER_1280_US VALUE 0x2
		INZERO_WAIT_160US_OCP_TIMER_1280US VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
		OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
	OCP_STATUS_CLEAR BIT[1]
		OCP_STATUS_CLEAR_FALSE VALUE 0x0
		OCP_STATUS_CLEAR_TRUE VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
	VREG_READY_DEB BIT[5:4]
		READY_DEB_0_LFRC_DIV2 VALUE 0x0
		READY_DEB_1_LFRC_DIV4 VALUE 0x1
		READY_DEB_2_LFRC_DIV8 VALUE 0x2
		READY_DEB_3_LFRC_DIV16 VALUE 0x3
	VREG_ERROR_DEB BIT[1:0]
		ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
		ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
		ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
		ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.S4_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S4_PS_BASE BASE 0x00011E00 s4_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S4_PS_BASE.S4_PS (level 2)
----------------------------------------------------------------------------------------
s4_ps MODULE OFFSET=S4_PS_BASE+0x00000000 MAX=S4_PS_BASE+0x000000FF APRE=S4_PS_ SPRE=S4_PS_ BPRE=S4_PS_ ABPRE=S4_PS_ FPRE=S4_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x21
	SUBTYPE BIT[7:0]
		PSLV_0P5A VALUE 0x11
		PSLV_1A VALUE 0x12
		PSLV_1P5A VALUE 0x13
		PSLV_2A VALUE 0x14
		PSLV_2P5A VALUE 0x15
		PSLV_3A VALUE 0x16
		PSLV_3P5A VALUE 0x17
		PSLV_4A VALUE 0x18
		PSHV_0P5A VALUE 0x20
		PSHV_1A VALUE 0x21
		PSHV_1P5A VALUE 0x22
		PSHV_2A VALUE 0x23
		PSHV_2P5A VALUE 0x24
		PSHV_3A VALUE 0x25
		PSHV_3P5A VALUE 0x26
		PSHV_4A VALUE 0x27

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		ECM_MISSED_DATA_FALSE VALUE 0x0
		ECM_MISSED_DATA_TRUE VALUE 0x1
	ECM_DATA_TYPE BIT[6:5]
		ECM_DATA_TYPE_MEASUREMENT VALUE 0x0
		ECM_DATA_TYPE_REFERENCE VALUE 0x1
		ECM_DATA_TYPE_OFFSET VALUE 0x2
		ECM_DATA_TYPE_RESERVED VALUE 0x3
	ECM_PRESENT BIT[4]
		ECM_PRESENT_FALSE VALUE 0x0
		ECM_PRESENT_TRUE VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_REQ_SW_CALIB BIT[2]
		ECM_REQ_SW_CALIB_FALSE VALUE 0x0
		ECM_REQ_SW_CALIB_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1
	ECM_DATA_NEGATIVE BIT[0]
		ECM_DATA_NEGATIVE_FALSE VALUE 0x0
		ECM_DATA_NEGATIVE_TRUE VALUE 0x1

PFM_FREQ_CTL ADDRESS 0x0044 RW
PFM_FREQ_CTL RESET_VALUE 0x00
	PFM_FREQ_DITH_EN BIT[7]
		PFM_DITHERING_EN_FALSE VALUE 0x0
		PFM_DITHERING_EN_TRUE VALUE 0x1

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_EN_FALSE VALUE 0x0
		ECM_LOCAL_EN_TRUE VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.S4_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S4_FREQ_BASE BASE 0x00011F00 s4_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S4_FREQ_BASE.S4_FREQ (level 2)
----------------------------------------------------------------------------------------
s4_freq MODULE OFFSET=S4_FREQ_BASE+0x00000000 MAX=S4_FREQ_BASE+0x000000FF APRE=S4_FREQ_ SPRE=S4_FREQ_ BPRE=S4_FREQ_ ABPRE=S4_FREQ_ FPRE=S4_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1A
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0B
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x08
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1D
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.S5_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S5_CTRL_BASE BASE 0x00012000 s5_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S5_CTRL_BASE.S5_CTRL (level 2)
----------------------------------------------------------------------------------------
s5_ctrl MODULE OFFSET=S5_CTRL_BASE+0x00000000 MAX=S5_CTRL_BASE+0x000000FF APRE=S5_CTRL_ SPRE=S5_CTRL_ BPRE=S5_CTRL_ ABPRE=S5_CTRL_ FPRE=S5_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]
		VOLTAGE_MODE_PWM_CONTROLLER VALUE 0x0A

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	VREG_READY BIT[7]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_ERROR BIT[6]
		VREG_ERR_FALSE VALUE 0x0
		VREG_ERR_TRUE VALUE 0x1
	VREG_OCP BIT[5]
		NO_FAULT VALUE 0x0
		FAULT VALUE 0x1
	NPM_TRUE BIT[4]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	PS_TRUE BIT[3]
		PS_TRUE_FALSE VALUE 0x0
		PS_TRUE_TRUE VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1
	TIME_SPEND_PWM_READY BIT[1]
		TIME_SPEND_PWM_READY_FALSE VALUE 0x0
		TIME_SPEND_PWM_READY_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	TIME_SPEND_PWM BIT[7:0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
	CAL_COMP_STATE BIT[7]
		CAL_COMP_STATE_FALSE VALUE 0x0
		CAL_COMP_STATE_TRUE VALUE 0x1
	CAL_REQUEST BIT[6]
		CAL_REQUEST_FALSE VALUE 0x0
		CAL_REQUEST_TRUE VALUE 0x1
	CAL_FAULT BIT[5:1]
	CAL_DONE_FLAG BIT[0]
		CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
		CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		VREG_FAULT_FALSE VALUE 0x0
		VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x88
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		BUCK_ENABLE_FALSE VALUE 0x0
		BUCK_ENABLE_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	FOLLOW_AWAKE_CFG BIT[7]
		FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
		FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN2_CFG BIT[6]
		FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN1_CFG BIT[5]
		FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN0_CFG BIT[4]
		FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HWEN2 BIT[2]
		EN_FOLLOW_HWEN2_FALSE VALUE 0x0
		EN_FOLLOW_HWEN2_TRUE VALUE 0x1
	EN_FOLLOW_HWEN1 BIT[1]
		EN_FOLLOW_HWEN1_FALSE VALUE 0x0
		EN_FOLLOW_HWEN1_TRUE VALUE 0x1
	EN_FOLLOW_HWEN0 BIT[0]
		EN_FOLLOW_HWEN0_FALSE VALUE 0x0
		EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ENABLE_FALSE VALUE 0x0
		STRONG_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_ENABLE_FALSE VALUE 0x0
		WEAK_PD_ENABLE_TRUE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_PFM_FALSE VALUE 0x0
		WEAK_PD_PFM_TRUE VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_PWM_FALSE VALUE 0x0
		WEAK_PD_PWM_TRUE VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAK_PD_EN_FALSE VALUE 0x0
		LEAK_PD_EN_TRUE VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
	MODE_SECONDARY BIT[2:0]
		FORCED_NPM_0 VALUE 0x0
		FORCED_NPM_1 VALUE 0x1
		FORCED_NPM_2 VALUE 0x2
		FORCED_NPM_3 VALUE 0x3
		FORCED_RETENTION VALUE 0x4
		FORCED_LPM VALUE 0x5
		AUTO_MODE VALUE 0x6
		FORCED_NPM_7 VALUE 0x7

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x0B
	FREQ_CTL BIT[3:0]
		FS_6P4MHZ VALUE 0x2
		FS_4P8MHZ VALUE 0x3
		FS_3P84MHZ VALUE 0x4
		FS_3P2MHZ VALUE 0x5
		FS_2P74MHZ VALUE 0x6
		FS_2P4MHZ VALUE 0x7
		FS_2P13MHZ VALUE 0x8
		FS_1P92MHZ VALUE 0x9
		FS_1P74MHZ VALUE 0xA
		FS_1P6MHZ VALUE 0xB

OCP ADDRESS 0x0066 RW
OCP RESET_VALUE 0x48
	OCP_LATCH_EN BIT[6]
		OCP_LATCH_EN_FALSE VALUE 0x0
		OCP_LATCH_EN_TRUE VALUE 0x1
	VREG_FOLDBACK_EN BIT[5]
		FORCE_FOLDBACK_FALSE VALUE 0x0
		FORCE_FOLDBACK_TRUE VALUE 0x1
	INZERO_WAIT_OCP_TIMER BIT[4:3]
		INZERO_WAIT_40US_OCP_TIMER_320US VALUE 0x0
		INZERO_WAIT_80US_OCP_TIMER_640US VALUE 0x1
		INZERO_WAIT_160US_OCP_TIMER_1280_US VALUE 0x2
		INZERO_WAIT_160US_OCP_TIMER_1280US VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
		OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
	OCP_STATUS_CLEAR BIT[1]
		OCP_STATUS_CLEAR_FALSE VALUE 0x0
		OCP_STATUS_CLEAR_TRUE VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
	VREG_READY_DEB BIT[5:4]
		READY_DEB_0_LFRC_DIV2 VALUE 0x0
		READY_DEB_1_LFRC_DIV4 VALUE 0x1
		READY_DEB_2_LFRC_DIV8 VALUE 0x2
		READY_DEB_3_LFRC_DIV16 VALUE 0x3
	VREG_ERROR_DEB BIT[1:0]
		ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
		ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
		ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
		ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PMD9655.S5_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S5_PS_BASE BASE 0x00012100 s5_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S5_PS_BASE.S5_PS (level 2)
----------------------------------------------------------------------------------------
s5_ps MODULE OFFSET=S5_PS_BASE+0x00000000 MAX=S5_PS_BASE+0x000000FF APRE=S5_PS_ SPRE=S5_PS_ BPRE=S5_PS_ ABPRE=S5_PS_ FPRE=S5_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x13
	SUBTYPE BIT[7:0]
		PSLV_0P5A VALUE 0x11
		PSLV_1A VALUE 0x12
		PSLV_1P5A VALUE 0x13
		PSLV_2A VALUE 0x14
		PSLV_2P5A VALUE 0x15
		PSLV_3A VALUE 0x16
		PSLV_3P5A VALUE 0x17
		PSLV_4A VALUE 0x18
		PSHV_0P5A VALUE 0x20
		PSHV_1A VALUE 0x21
		PSHV_1P5A VALUE 0x22
		PSHV_2A VALUE 0x23
		PSHV_2P5A VALUE 0x24
		PSHV_3A VALUE 0x25
		PSHV_3P5A VALUE 0x26
		PSHV_4A VALUE 0x27

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		ECM_MISSED_DATA_FALSE VALUE 0x0
		ECM_MISSED_DATA_TRUE VALUE 0x1
	ECM_DATA_TYPE BIT[6:5]
		ECM_DATA_TYPE_MEASUREMENT VALUE 0x0
		ECM_DATA_TYPE_REFERENCE VALUE 0x1
		ECM_DATA_TYPE_OFFSET VALUE 0x2
		ECM_DATA_TYPE_RESERVED VALUE 0x3
	ECM_PRESENT BIT[4]
		ECM_PRESENT_FALSE VALUE 0x0
		ECM_PRESENT_TRUE VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_REQ_SW_CALIB BIT[2]
		ECM_REQ_SW_CALIB_FALSE VALUE 0x0
		ECM_REQ_SW_CALIB_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1
	ECM_DATA_NEGATIVE BIT[0]
		ECM_DATA_NEGATIVE_FALSE VALUE 0x0
		ECM_DATA_NEGATIVE_TRUE VALUE 0x1

PFM_FREQ_CTL ADDRESS 0x0044 RW
PFM_FREQ_CTL RESET_VALUE 0x00
	PFM_FREQ_DITH_EN BIT[7]
		PFM_DITHERING_EN_FALSE VALUE 0x0
		PFM_DITHERING_EN_TRUE VALUE 0x1

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_EN_FALSE VALUE 0x0
		ECM_LOCAL_EN_TRUE VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.S5_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S5_FREQ_BASE BASE 0x00012200 s5_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.S5_FREQ_BASE.S5_FREQ (level 2)
----------------------------------------------------------------------------------------
s5_freq MODULE OFFSET=S5_FREQ_BASE+0x00000000 MAX=S5_FREQ_BASE+0x000000FF APRE=S5_FREQ_ SPRE=S5_FREQ_ BPRE=S5_FREQ_ ABPRE=S5_FREQ_ FPRE=S5_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1A
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0B
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0A
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO01_BASE (level 1)
----------------------------------------------------------------------------------------
LDO01_BASE BASE 0x00014000 ldo01addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO01_BASE.LDO01 (level 2)
----------------------------------------------------------------------------------------
ldo01 MODULE OFFSET=LDO01_BASE+0x00000000 MAX=LDO01_BASE+0x000000FF APRE=LDO01_ SPRE=LDO01_ BPRE=LDO01_ ABPRE=LDO01_ FPRE=LDO01_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x32
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	DIG_ASSISTED_BYPASS_DETECTED BIT[3]
		DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
		DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		DATA_NOT_OVERWRITTEN VALUE 0x0
		DATA_OVERWRITTEN VALUE 0x1
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
	STEPPER_EN BIT[7]
		STEPPER_DIABLED VALUE 0x0
		STEPPER_ENABLED VALUE 0x1
	STEP_DELAY BIT[1:0]
		DELAY_2_CLK VALUE 0x0
		DELAY_4_CLK VALUE 0x1
		DELAY_8_CLK VALUE 0x2
		DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_DIS VALUE 0x0
		ECM_LOCAL_EN VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO02_BASE (level 1)
----------------------------------------------------------------------------------------
LDO02_BASE BASE 0x00014100 ldo02addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO02_BASE.LDO02 (level 2)
----------------------------------------------------------------------------------------
ldo02 MODULE OFFSET=LDO02_BASE+0x00000000 MAX=LDO02_BASE+0x000000FF APRE=LDO02_ SPRE=LDO02_ BPRE=LDO02_ ABPRE=LDO02_ FPRE=LDO02_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x32
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	DIG_ASSISTED_BYPASS_DETECTED BIT[3]
		DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
		DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		DATA_NOT_OVERWRITTEN VALUE 0x0
		DATA_OVERWRITTEN VALUE 0x1
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
	STEPPER_EN BIT[7]
		STEPPER_DIABLED VALUE 0x0
		STEPPER_ENABLED VALUE 0x1
	STEP_DELAY BIT[1:0]
		DELAY_2_CLK VALUE 0x0
		DELAY_4_CLK VALUE 0x1
		DELAY_8_CLK VALUE 0x2
		DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_DIS VALUE 0x0
		ECM_LOCAL_EN VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO03_BASE (level 1)
----------------------------------------------------------------------------------------
LDO03_BASE BASE 0x00014200 ldo03addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO03_BASE.LDO03 (level 2)
----------------------------------------------------------------------------------------
ldo03 MODULE OFFSET=LDO03_BASE+0x00000000 MAX=LDO03_BASE+0x000000FF APRE=LDO03_ SPRE=LDO03_ BPRE=LDO03_ ABPRE=LDO03_ FPRE=LDO03_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x32
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	DIG_ASSISTED_BYPASS_DETECTED BIT[3]
		DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
		DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		DATA_NOT_OVERWRITTEN VALUE 0x0
		DATA_OVERWRITTEN VALUE 0x1
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
	STEPPER_EN BIT[7]
		STEPPER_DIABLED VALUE 0x0
		STEPPER_ENABLED VALUE 0x1
	STEP_DELAY BIT[1:0]
		DELAY_2_CLK VALUE 0x0
		DELAY_4_CLK VALUE 0x1
		DELAY_8_CLK VALUE 0x2
		DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_DIS VALUE 0x0
		ECM_LOCAL_EN VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO04_BASE (level 1)
----------------------------------------------------------------------------------------
LDO04_BASE BASE 0x00014300 ldo04addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO04_BASE.LDO04 (level 2)
----------------------------------------------------------------------------------------
ldo04 MODULE OFFSET=LDO04_BASE+0x00000000 MAX=LDO04_BASE+0x000000FF APRE=LDO04_ SPRE=LDO04_ BPRE=LDO04_ ABPRE=LDO04_ FPRE=LDO04_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x30
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	DIG_ASSISTED_BYPASS_DETECTED BIT[3]
		DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
		DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		DATA_NOT_OVERWRITTEN VALUE 0x0
		DATA_OVERWRITTEN VALUE 0x1
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
	STEPPER_EN BIT[7]
		STEPPER_DIABLED VALUE 0x0
		STEPPER_ENABLED VALUE 0x1
	STEP_DELAY BIT[1:0]
		DELAY_2_CLK VALUE 0x0
		DELAY_4_CLK VALUE 0x1
		DELAY_8_CLK VALUE 0x2
		DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_DIS VALUE 0x0
		ECM_LOCAL_EN VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO05_BASE (level 1)
----------------------------------------------------------------------------------------
LDO05_BASE BASE 0x00014400 ldo05addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO05_BASE.LDO05 (level 2)
----------------------------------------------------------------------------------------
ldo05 MODULE OFFSET=LDO05_BASE+0x00000000 MAX=LDO05_BASE+0x000000FF APRE=LDO05_ SPRE=LDO05_ BPRE=LDO05_ ABPRE=LDO05_ FPRE=LDO05_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x3D
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	DIG_ASSISTED_BYPASS_DETECTED BIT[3]
		DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
		DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		DATA_NOT_OVERWRITTEN VALUE 0x0
		DATA_OVERWRITTEN VALUE 0x1
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_DIS VALUE 0x0
		ECM_LOCAL_EN VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO06_BASE (level 1)
----------------------------------------------------------------------------------------
LDO06_BASE BASE 0x00014500 ldo06addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO06_BASE.LDO06 (level 2)
----------------------------------------------------------------------------------------
ldo06 MODULE OFFSET=LDO06_BASE+0x00000000 MAX=LDO06_BASE+0x000000FF APRE=LDO06_ SPRE=LDO06_ BPRE=LDO06_ ABPRE=LDO06_ FPRE=LDO06_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x3D
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	DIG_ASSISTED_BYPASS_DETECTED BIT[3]
		DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
		DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		DATA_NOT_OVERWRITTEN VALUE 0x0
		DATA_OVERWRITTEN VALUE 0x1
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_DIS VALUE 0x0
		ECM_LOCAL_EN VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO07_BASE (level 1)
----------------------------------------------------------------------------------------
LDO07_BASE BASE 0x00014600 ldo07addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO07_BASE.LDO07 (level 2)
----------------------------------------------------------------------------------------
ldo07 MODULE OFFSET=LDO07_BASE+0x00000000 MAX=LDO07_BASE+0x000000FF APRE=LDO07_ SPRE=LDO07_ BPRE=LDO07_ ABPRE=LDO07_ FPRE=LDO07_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x35
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO08_BASE (level 1)
----------------------------------------------------------------------------------------
LDO08_BASE BASE 0x00014700 ldo08addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO08_BASE.LDO08 (level 2)
----------------------------------------------------------------------------------------
ldo08 MODULE OFFSET=LDO08_BASE+0x00000000 MAX=LDO08_BASE+0x000000FF APRE=LDO08_ SPRE=LDO08_ BPRE=LDO08_ ABPRE=LDO08_ FPRE=LDO08_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x32
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	DIG_ASSISTED_BYPASS_DETECTED BIT[3]
		DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
		DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		DATA_NOT_OVERWRITTEN VALUE 0x0
		DATA_OVERWRITTEN VALUE 0x1
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
	STEPPER_EN BIT[7]
		STEPPER_DIABLED VALUE 0x0
		STEPPER_ENABLED VALUE 0x1
	STEP_DELAY BIT[1:0]
		DELAY_2_CLK VALUE 0x0
		DELAY_4_CLK VALUE 0x1
		DELAY_8_CLK VALUE 0x2
		DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_DIS VALUE 0x0
		ECM_LOCAL_EN VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO09_BASE (level 1)
----------------------------------------------------------------------------------------
LDO09_BASE BASE 0x00014800 ldo09addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO09_BASE.LDO09 (level 2)
----------------------------------------------------------------------------------------
ldo09 MODULE OFFSET=LDO09_BASE+0x00000000 MAX=LDO09_BASE+0x000000FF APRE=LDO09_ SPRE=LDO09_ BPRE=LDO09_ ABPRE=LDO09_ FPRE=LDO09_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x32
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	DIG_ASSISTED_BYPASS_DETECTED BIT[3]
		DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
		DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x10
	ECM_DATA_OVERWRITTEN BIT[7]
		DATA_NOT_OVERWRITTEN VALUE 0x0
		DATA_OVERWRITTEN VALUE 0x1
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1
	ECM_DATA_READY BIT[3]
		ECM_DATA_READY_FALSE VALUE 0x0
		ECM_DATA_READY_TRUE VALUE 0x1
	ECM_READY BIT[1]
		ECM_READY_FALSE VALUE 0x0
		ECM_READY_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
	STEPPER_EN BIT[7]
		STEPPER_DIABLED VALUE 0x0
		STEPPER_ENABLED VALUE 0x1
	STEP_DELAY BIT[1:0]
		DELAY_2_CLK VALUE 0x0
		DELAY_4_CLK VALUE 0x1
		DELAY_8_CLK VALUE 0x2
		DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

ECM_EN_CTL ADDRESS 0x0080 RW
ECM_EN_CTL RESET_VALUE 0x00
	ECM_LOCAL_EN BIT[7]
		ECM_LOCAL_DIS VALUE 0x0
		ECM_LOCAL_EN VALUE 0x1

ECM_DATA_LB ADDRESS 0x0084 R
ECM_DATA_LB RESET_VALUE 0x00
	ECM_DATA_LB BIT[7:0]

ECM_DATA_UB ADDRESS 0x0085 R
ECM_DATA_UB RESET_VALUE 0x00
	ECM_DATA_UB BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO10_BASE (level 1)
----------------------------------------------------------------------------------------
LDO10_BASE BASE 0x00014900 ldo10addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO10_BASE.LDO10 (level 2)
----------------------------------------------------------------------------------------
ldo10 MODULE OFFSET=LDO10_BASE+0x00000000 MAX=LDO10_BASE+0x000000FF APRE=LDO10_ SPRE=LDO10_ BPRE=LDO10_ ABPRE=LDO10_ FPRE=LDO10_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x34
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO11_BASE (level 1)
----------------------------------------------------------------------------------------
LDO11_BASE BASE 0x00014A00 ldo11addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO11_BASE.LDO11 (level 2)
----------------------------------------------------------------------------------------
ldo11 MODULE OFFSET=LDO11_BASE+0x00000000 MAX=LDO11_BASE+0x000000FF APRE=LDO11_ SPRE=LDO11_ BPRE=LDO11_ ABPRE=LDO11_ FPRE=LDO11_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x35
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO12_BASE (level 1)
----------------------------------------------------------------------------------------
LDO12_BASE BASE 0x00014B00 ldo12addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO12_BASE.LDO12 (level 2)
----------------------------------------------------------------------------------------
ldo12 MODULE OFFSET=LDO12_BASE+0x00000000 MAX=LDO12_BASE+0x000000FF APRE=LDO12_ SPRE=LDO12_ BPRE=LDO12_ ABPRE=LDO12_ FPRE=LDO12_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x35
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.LDO13_BASE (level 1)
----------------------------------------------------------------------------------------
LDO13_BASE BASE 0x00014C00 ldo13addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.LDO13_BASE.LDO13 (level 2)
----------------------------------------------------------------------------------------
ldo13 MODULE OFFSET=LDO13_BASE+0x00000000 MAX=LDO13_BASE+0x000000FF APRE=LDO13_ SPRE=LDO13_ BPRE=LDO13_ ABPRE=LDO13_ FPRE=LDO13_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x35
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_READY BIT[7]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_ERROR BIT[6]
		LDO_NO_ERR VALUE 0x0
		LDO_ERR VALUE 0x1
	VREG_OCP BIT[5]
		NO_OCP VALUE 0x0
		OCP VALUE 0x1
	NPM_TRUE BIT[4]
		NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
		LDO_ON_NPM VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
	ECM_PRESENT BIT[4]
		ECM_NOT_PRESENT VALUE 0x0
		ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		LDO_NOT_READY VALUE 0x0
		LDO_READY VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		LDO_NO_FAULT VALUE 0x0
		LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	MODE_FOLLOW_PMIC_AWAKE BIT[7]
		MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN2 BIT[6]
		MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN1 BIT[5]
		MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
	MODE_FOLLOW_HW_EN0 BIT[4]
		MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
		MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN2 BIT[2]
		EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN1 BIT[1]
		EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
	EN_FOLLOW_HW_EN0 BIT[0]
		EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
		EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABLED VALUE 0x0
		WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
	MODE_SECONDARY BIT[2:0]
		UNUSED_0 VALUE 0x0
		ACTIVE_BYPASS_LPM VALUE 0x1
		ACTIVE_BYPASS_NPM VALUE 0x2
		FORCED_BYPASS VALUE 0x3
		RETENTION VALUE 0x4
		LPM VALUE 0x5
		UNUSED_6 VALUE 0x6
		NPM VALUE 0x7

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
	OCP_EN BIT[7]
		OCP_DISABLED VALUE 0x0
		OCP_ENABLED VALUE 0x1
	OCP_SELF_SHUTDOWN_EN BIT[6]
		OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
		OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
	OCP_DEB BIT[5:4]
		DEB_4_SCLK VALUE 0x0
		DEB_8_SCLK VALUE 0x1
		DEB_16_SCLK VALUE 0x2
		DEB_32_SCLK VALUE 0x3
	OCP_GLOBAL_BROADCAST_EN BIT[2]
		OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
		OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
	OCP_STATUS_CLR BIT[1]
	OCP_TESTMODE_EN BIT[0]
		OCP_TESTMODE_DISABLED VALUE 0x0
		OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
	ULS_VSET_UB BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PMD9655.PWM1_BASE (level 1)
----------------------------------------------------------------------------------------
PWM1_BASE BASE 0x0001BC00 pwm1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.PWM1_BASE.PWM1 (level 2)
----------------------------------------------------------------------------------------
pwm1 MODULE OFFSET=PWM1_BASE+0x00000000 MAX=PWM1_BASE+0x000000FF APRE=PWM1_ SPRE=PWM1_ BPRE=PWM1_ ABPRE=PWM1_ FPRE=PWM1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x13
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

PWM_SIZE_CLK ADDRESS 0x0041 RW
PWM_SIZE_CLK RESET_VALUE 0x04
	PWM_SIZE BIT[2]
		PWM_6BIT VALUE 0x0
		PWM_9BIT VALUE 0x1
	PWM_FREQ_CLK_SELECT BIT[1:0]
		NOCLK VALUE 0x0
		CLK_1KHZ VALUE 0x1
		CLK_32KHZ VALUE 0x2
		CLK_19P2MHZ VALUE 0x3

PWM_FREQ_PREDIV_CLK ADDRESS 0x0042 RW
PWM_FREQ_PREDIV_CLK RESET_VALUE 0x00
	PWM_FREQ_PRE_DIVIDE BIT[6:5]
		PREDIV_ONE VALUE 0x0
		PREDIV_THREE VALUE 0x1
		PREDIV_FIVE VALUE 0x2
		PREDIV_SIX VALUE 0x3
	PWM_FREQ_EXPONENT BIT[2:0]
		EXP_ZERO VALUE 0x0
		EXP_ONE VALUE 0x1
		EXP_TWO VALUE 0x2
		EXP_THREE VALUE 0x3
		EXP_FOUR VALUE 0x4
		EXP_FIVE VALUE 0x5
		EXP_SIX VALUE 0x6
		EXP_SEVEN VALUE 0x7

PWM_TYPE_CONFIG ADDRESS 0x0043 RW
PWM_TYPE_CONFIG RESET_VALUE 0x00
	EN_GLITCH_REMOVAL BIT[5]
		GLITCH_REMOVE_DIS VALUE 0x0
		GLITCH_REMOVE_EN VALUE 0x1

PWM_VALUE_LSB ADDRESS 0x0044 RW
PWM_VALUE_LSB RESET_VALUE 0x00
	PWM_VALUE_LSB BIT[7:0]

PWM_VALUE_MSB ADDRESS 0x0045 RW
PWM_VALUE_MSB RESET_VALUE 0x00
	PWM_VALUE_MSB BIT[0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x00
	EN_MODULE BIT[7]
		PWM_DISABLE VALUE 0x0
		PWM_ENABLE VALUE 0x1

PWM_SYNC ADDRESS 0x0047 W
PWM_SYNC RESET_VALUE 0x00
	SYNC_PWM BIT[0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.PWM2_BASE (level 1)
----------------------------------------------------------------------------------------
PWM2_BASE BASE 0x0001BD00 pwm2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.PWM2_BASE.PWM2 (level 2)
----------------------------------------------------------------------------------------
pwm2 MODULE OFFSET=PWM2_BASE+0x00000000 MAX=PWM2_BASE+0x000000FF APRE=PWM2_ SPRE=PWM2_ BPRE=PWM2_ ABPRE=PWM2_ FPRE=PWM2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x13
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
	SUBTYPE BIT[7:0]

PWM_SIZE_CLK ADDRESS 0x0041 RW
PWM_SIZE_CLK RESET_VALUE 0x04
	PWM_SIZE BIT[2]
		PWM_6BIT VALUE 0x0
		PWM_9BIT VALUE 0x1
	PWM_FREQ_CLK_SELECT BIT[1:0]
		NOCLK VALUE 0x0
		CLK_1KHZ VALUE 0x1
		CLK_32KHZ VALUE 0x2
		CLK_19P2MHZ VALUE 0x3

PWM_FREQ_PREDIV_CLK ADDRESS 0x0042 RW
PWM_FREQ_PREDIV_CLK RESET_VALUE 0x00
	PWM_FREQ_PRE_DIVIDE BIT[6:5]
		PREDIV_ONE VALUE 0x0
		PREDIV_THREE VALUE 0x1
		PREDIV_FIVE VALUE 0x2
		PREDIV_SIX VALUE 0x3
	PWM_FREQ_EXPONENT BIT[2:0]
		EXP_ZERO VALUE 0x0
		EXP_ONE VALUE 0x1
		EXP_TWO VALUE 0x2
		EXP_THREE VALUE 0x3
		EXP_FOUR VALUE 0x4
		EXP_FIVE VALUE 0x5
		EXP_SIX VALUE 0x6
		EXP_SEVEN VALUE 0x7

PWM_TYPE_CONFIG ADDRESS 0x0043 RW
PWM_TYPE_CONFIG RESET_VALUE 0x00
	EN_GLITCH_REMOVAL BIT[5]
		GLITCH_REMOVE_DIS VALUE 0x0
		GLITCH_REMOVE_EN VALUE 0x1

PWM_VALUE_LSB ADDRESS 0x0044 RW
PWM_VALUE_LSB RESET_VALUE 0x00
	PWM_VALUE_LSB BIT[7:0]

PWM_VALUE_MSB ADDRESS 0x0045 RW
PWM_VALUE_MSB RESET_VALUE 0x00
	PWM_VALUE_MSB BIT[0]

ENABLE_CONTROL ADDRESS 0x0046 RW
ENABLE_CONTROL RESET_VALUE 0x00
	EN_MODULE BIT[7]
		PWM_DISABLE VALUE 0x0
		PWM_ENABLE VALUE 0x1

PWM_SYNC ADDRESS 0x0047 W
PWM_SYNC RESET_VALUE 0x00
	SYNC_PWM BIT[0]

----------------------------------------------------------------------------------------
-- BASE PMD9655.SPMI_OPTIONS_BASE (level 1)
----------------------------------------------------------------------------------------
SPMI_OPTIONS_BASE BASE 0x00020600 spmi_optionsaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PMD9655.SPMI_OPTIONS_BASE.SPMI_OPTIONS (level 2)
----------------------------------------------------------------------------------------
spmi_options MODULE OFFSET=SPMI_OPTIONS_BASE+0x00000000 MAX=SPMI_OPTIONS_BASE+0x000000FF APRE=SPMI_OPTIONS_ SPRE=SPMI_OPTIONS_ BPRE=SPMI_OPTIONS_ ABPRE=SPMI_OPTIONS_ FPRE=SPMI_OPTIONS_

