{"vcs1":{"timestamp_begin":1731519495.148474354, "rt":1.47, "ut":0.50, "st":0.24}}
{"vcselab":{"timestamp_begin":1731519496.693451169, "rt":0.92, "ut":0.24, "st":0.14}}
{"link":{"timestamp_begin":1731519497.690753607, "rt":0.34, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731519494.502399512}
{"VCS_COMP_START_TIME": 1731519494.502399512}
{"VCS_COMP_END_TIME": 1731519502.021330053}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 332840}}
{"stitch_vcselab": {"peak_mem": 231548}}
