<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"informatics" | Genetic Logic Lab</title><link>/tag/informatics/</link><atom:link href="/tag/informatics/index.xml" rel="self" type="application/rss+xml"/><description>"informatics"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 01 Jun 2008 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"informatics"</title><link>/tag/informatics/</link></image><item><title>A Behavioral Synthesis Method for Asynchronous Circuits with Bundled-Data Implementation (Tool Paper)</title><link>/publication/behavioral-synthesis-method-naohirohamada-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/behavioral-synthesis-method-naohirohamada-2008/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>/publication/hazard-checking-timed-beal-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/hazard-checking-timed-beal-2007/</guid><description/></item><item><title>Synthesis of Timed Circuits Based on Decomposition</title><link>/publication/synthesis-timed-circuits-yoneda-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-circuits-yoneda-2007/</guid><description/></item><item><title>ILP-Based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/il-pbased-scheduling-asynchronous-saito-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/il-pbased-scheduling-asynchronous-saito-2006/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005-a/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005-a/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005/</guid><description/></item><item><title>Synthesis of Speed Independent Circuits Based on Decomposition</title><link>/publication/synthesis-speed-independent-yoneda-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/synthesis-speed-independent-yoneda-2004/</guid><description/></item><item><title>Level Oriented Formal Model for Asynchronous Circuit Verification and Its Efficient Analysis Method</title><link>/publication/level-oriented-formal-kitai-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/level-oriented-formal-kitai-2002/</guid><description/></item></channel></rss>