{
  "comments": [
    {
      "key": {
        "uuid": "dedd6d2d_979bdc71",
        "filename": "runtime/arch/arm64/quick_entrypoints_arm64.S",
        "patchSetId": 12
      },
      "lineNbr": 1799,
      "author": {
        "id": 1021471
      },
      "writtenOn": "2016-08-12T18:38:58Z",
      "side": 1,
      "message": "Don\u0027t think we need LDXP here, it\u0027s too much synchronization (\u003dslower). A regular LDR seems like it would suffice?\n\nARMv8 Translation Table System and Memory Model 3.2\n\n\"All reads generated by load instructions that load a single general purpose register, and that are aligned\nto the size of the read in that instruction are single-copy atomic\"\n\n(this is also why you\u0027d want a DCHECK_ALIGNED in your C++ code)",
      "revId": "b584908abbb81908f2f59611500559c8b585c32d",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "dedd6d2d_1296fa3d",
        "filename": "runtime/arch/arm64/quick_entrypoints_arm64.S",
        "patchSetId": 12
      },
      "lineNbr": 1806,
      "author": {
        "id": 1021471
      },
      "writtenOn": "2016-08-12T18:38:58Z",
      "side": 1,
      "message": "nit: align whitespace of comments in this file if you can",
      "revId": "b584908abbb81908f2f59611500559c8b585c32d",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    }
  ]
}