m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/sumador8bits/simulation/qsim
Esumador8bits
Z1 w1731958127
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
!i122 0
R0
Z9 8sumador8bits.vho
Z10 Fsumador8bits.vho
l0
L37 1
Vk_`KbZBGecG`B=I7]Q?JT1
!s100 aYeE>UznRfR3nc>zGhfJ11
Z11 OV;C;2020.1;71
32
Z12 !s110 1731958129
!i10b 1
Z13 !s108 1731958129.000000
Z14 !s90 -work|work|sumador8bits.vho|
Z15 !s107 sumador8bits.vho|
!i113 1
Z16 o-work work
Z17 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 12 sumador8bits 0 22 k_`KbZBGecG`B=I7]Q?JT1
!i122 0
l134
L72 529
V30[N>SB1=POO<a5UInLE:1
!s100 ?QjNJKdzVI9BD;46F19273
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Esumador8bits_vhd_vec_tst
Z18 w1731958124
R6
R7
!i122 1
R0
Z19 8Waveform.vwf.vht
Z20 FWaveform.vwf.vht
l0
L32 1
Vf:]5T12P1T^Ua@z9lPMKi3
!s100 4JPfA[GY6CCJgAK4QA3451
R11
32
Z21 !s110 1731958130
!i10b 1
Z22 !s108 1731958130.000000
Z23 !s90 -work|work|Waveform.vwf.vht|
!s107 Waveform.vwf.vht|
!i113 1
R16
R17
Asumador8bits_arch
R6
R7
DEx4 work 24 sumador8bits_vhd_vec_tst 0 22 f:]5T12P1T^Ua@z9lPMKi3
!i122 1
l47
L34 1690
V7WlJYoX7g_J[6;bZ^AmBR2
!s100 g=SeH<Z=lcnbfgKB7SQ>E1
R11
32
R21
!i10b 1
R22
R23
Z24 !s107 Waveform.vwf.vht|
!i113 1
R16
R17
