#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun 12 17:13:59 2021
# Process ID: 19608
# Current directory: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22584 C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.3\lab10.3.xpr
# Log file: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/vivado.log
# Journal file: C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 730.762 ; gain = 147.414
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pearray.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 827.160 ; gain = 32.113
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name floating_point_0 -dir c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src
set_property -dict [list CONFIG.Operation_Type {FMA} CONFIG.Add_Sub_Value {Add} CONFIG.Flow_Control {NonBlocking} CONFIG.Has_ARESETn {true} CONFIG.A_Precision_Type {Single} CONFIG.C_A_Exponent_Width {8} CONFIG.C_A_Fraction_Width {24} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Medium_Usage} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {16} CONFIG.C_Rate {1}] [get_ips floating_point_0]
generate_target {instantiation_template} [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_0'...
set_property generate_synth_checkpoint false [get_files  c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci]
generate_target all [get_files  c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'floating_point_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'floating_point_0'...
export_ip_user_files -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/floating_point_0_1/floating_point_0.xci] -directory c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/khj/desktop/hsd/hsd_lab/lab10.3/lab10.3.tmp/myip_v1_0_project/myip_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab10.3
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] clk_wiz_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v}
ERROR: [Vivado 12-3630] The destination file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v' already exists, please use -force if you want to overwrite!
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse -copy_to c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v}
ERROR: [Vivado 12-3630] The destination file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v' already exists, please use -force if you want to overwrite!
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
add_files -norecurse -copy_to c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v}
ERROR: [Vivado 12-3630] The destination file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/bk/pe_controller.v C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/bk/my_pe.v}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo'
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.tmp/myip_v1_0_project c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/my_pearray.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/src/pe_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 986.199 ; gain = 1.328
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] floating_point_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10_ip_repo'
report_ip_status
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun 12 17:27:55 2021
| Host         : DESKTOP-P34S2E3 running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 7 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+---------------------------------+---------------------------------------------------------------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| Instance Name                   | Status                                                              | Recommendation      | Change    | IP Name            | IP      | New Version   | New        | Original Part        |
|                                 |                                                                     |                     | Log       |                    | Version |               | License    |                      |
+---------------------------------+---------------------------------------------------------------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_bram_ctrl_0_0      | Up-to-date                                                          | No changes required |  *(1)     | AXI BRAM           | 4.1     | 4.1           | Included   | xc7z020clg484-1      |
|                                 |                                                                     |                     |           | Controller         |         |               |            |                      |
+---------------------------------+---------------------------------------------------------------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_axi_mem_intercon_0     | Up-to-date                                                          | No changes required |  *(2)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 19) | Included   | xc7z020clg484-1      |
|                                 |                                                                     |                     |           |                    | (Rev.   |               |            |                      |
|                                 |                                                                     |                     |           |                    | 19)     |               |            |                      |
+---------------------------------+---------------------------------------------------------------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_blk_mem_gen_0_0        | Up-to-date                                                          | No changes required |  *(3)     | Block Memory       | 8.4     | 8.4 (Rev. 2)  | Included   | xc7z020clg484-1      |
|                                 |                                                                     |                     |           | Generator          | (Rev.   |               |            |                      |
|                                 |                                                                     |                     |           |                    | 2)      |               |            |                      |
+---------------------------------+---------------------------------------------------------------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_myip_0_0               | IP revision change. IP definition 'myip_v1.0 (1.0)' changed on disk | Upgrade IP          | Change    | myip_v1.0          | 1.0     | 1.0 (Rev. 13) | Included   | xc7z020clg484-1      |
|                                 |                                                                     |                     | Log not   |                    | (Rev.   |               |            |                      |
|                                 |                                                                     |                     | available |                    | 11)     |               |            |                      |
+---------------------------------+---------------------------------------------------------------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_processing_system7_0_0 | Up-to-date                                                          | No changes required |  *(4)     | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 6)  | Included   | xc7z020clg484-1      |
|                                 |                                                                     |                     |           | System             | (Rev.   |               |            |                      |
|                                 |                                                                     |                     |           |                    | 6)      |               |            |                      |
+---------------------------------+---------------------------------------------------------------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| design_1_rst_ps7_0_50M_0        | Up-to-date                                                          | No changes required |  *(5)     | Processor System   | 5.0     | 5.0 (Rev. 13) | Included   | xc7z020clg484-1      |
|                                 |                                                                     |                     |           | Reset              | (Rev.   |               |            |                      |
|                                 |                                                                     |                     |           |                    | 13)     |               |            |                      |
+---------------------------------+---------------------------------------------------------------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
| clk_wiz_0                       | IP definition 'Clocking Wizard (6.0)' changed on disk               | Upgrade IP          |  *(6)     | Clocking Wizard    | 6.0     | 6.0 (Rev. 2)  | Included   | xc7z020clg484-1      |
|                                 |                                                                     |                     |           |                    | (Rev.   |               |            |                      |
|                                 |                                                                     |                     |           |                    | 2)      |               |            |                      |
+---------------------------------+---------------------------------------------------------------------+---------------------+-----------+--------------------+---------+---------------+------------+----------------------+
*(1) d:/xilinx/Vivado/2018.3/data/ip/xilinx/axi_bram_ctrl_v4_1/doc/axi_bram_ctrl_v4_1_changelog.txt
*(2) d:/xilinx/Vivado/2018.3/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(3) d:/xilinx/Vivado/2018.3/data/ip/xilinx/blk_mem_gen_v8_4/doc/blk_mem_gen_v8_4_changelog.txt
*(4) d:/xilinx/Vivado/2018.3/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(5) d:/xilinx/Vivado/2018.3/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(6) d:/xilinx/Vivado/2018.3/data/ip/xilinx/clk_wiz_v6_0/doc/clk_wiz_v6_0_changelog.txt


open_bd_design {C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- user.org:user:myip:1.0 - myip_0
Successfully read diagram <design_1> from BD file <C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.277 ; gain = 64.336
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myip_0_0 (myip_v1.0 1.0) from revision 11 to revision 13
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.3\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <C:\Users\KHJ\Desktop\HSD\HSD_LAB\lab10.3\lab10.3.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
Exporting to file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1333.777 ; gain = 273.137
export_ip_user_files -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.ip_user_files -ipstatic_source_dir C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.cache/compile_simlib/modelsim} {questa=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.cache/compile_simlib/questa} {riviera=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.cache/compile_simlib/riviera} {activehdl=C:/Users/KHJ/Desktop/HSD/HSD_LAB/lab10.3/lab10.3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 12 17:29:26 2021...
