// Seed: 3287397762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  output id_1;
  reg id_10;
  assign id_10 = id_4;
  logic id_11;
  type_26(
      1
  );
  initial
    @(1) begin
      id_7 <= id_4;
    end
  logic id_12 = id_2;
  logic id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  logic id_23;
endmodule
