// Seed: 838043223
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3,
    output wor id_4,
    input supply1 id_5,
    output wire id_6,
    output tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input uwire id_10,
    output wor id_11,
    input tri1 id_12,
    input wand id_13,
    output uwire id_14
);
  assign id_3  = 1'b0;
  assign id_14 = id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output wor id_5
);
  assign id_2 = 1;
  wand id_7;
  assign id_7 = 1'h0;
  module_0(
      id_3, id_1, id_4, id_2, id_5, id_0, id_5, id_5, id_0, id_4, id_3, id_2, id_4, id_0, id_2
  );
  assign id_2 = id_1;
endmodule
