<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3252" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3252{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_3252{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_3252{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3252{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_3252{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3252{left:69px;bottom:1060px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#t7_3252{left:69px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3252{left:828px;bottom:1050px;}
#t9_3252{left:835px;bottom:1043px;}
#ta_3252{left:69px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_3252{left:69px;bottom:1010px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tc_3252{left:69px;bottom:987px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3252{left:69px;bottom:970px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_3252{left:471px;bottom:977px;}
#tf_3252{left:478px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3252{left:69px;bottom:953px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3252{left:69px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#ti_3252{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3252{left:96px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3252{left:137px;bottom:852px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tl_3252{left:96px;bottom:834px;letter-spacing:-0.14px;}
#tm_3252{left:96px;bottom:816px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tn_3252{left:96px;bottom:797px;letter-spacing:-0.19px;word-spacing:-0.48px;}
#to_3252{left:137px;bottom:779px;letter-spacing:-0.26px;word-spacing:-0.38px;}
#tp_3252{left:137px;bottom:761px;letter-spacing:-0.25px;word-spacing:-0.37px;}
#tq_3252{left:96px;bottom:742px;letter-spacing:-0.14px;}
#tr_3252{left:96px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ts_3252{left:329px;bottom:724px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tt_3252{left:96px;bottom:706px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tu_3252{left:96px;bottom:687px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#tv_3252{left:96px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tw_3252{left:96px;bottom:651px;letter-spacing:-0.22px;word-spacing:-0.45px;}
#tx_3252{left:330px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3252{left:96px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_3252{left:138px;bottom:614px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t10_3252{left:96px;bottom:596px;letter-spacing:-0.14px;}
#t11_3252{left:96px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3252{left:138px;bottom:559px;letter-spacing:-0.23px;word-spacing:-0.41px;}
#t13_3252{left:96px;bottom:541px;letter-spacing:-0.14px;}
#t14_3252{left:96px;bottom:522px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#t15_3252{left:96px;bottom:504px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_3252{left:138px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_3252{left:96px;bottom:467px;letter-spacing:-0.14px;}
#t18_3252{left:96px;bottom:449px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t19_3252{left:96px;bottom:431px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t1a_3252{left:96px;bottom:412px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#t1b_3252{left:96px;bottom:394px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1c_3252{left:69px;bottom:348px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1d_3252{left:69px;bottom:331px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1e_3252{left:69px;bottom:315px;letter-spacing:-0.15px;}
#t1f_3252{left:69px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1g_3252{left:69px;bottom:275px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1h_3252{left:69px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1i_3252{left:69px;bottom:188px;letter-spacing:-0.16px;}
#t1j_3252{left:91px;bottom:188px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t1k_3252{left:91px;bottom:171px;letter-spacing:-0.11px;}
#t1l_3252{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t1m_3252{left:69px;bottom:133px;letter-spacing:-0.12px;}
#t1n_3252{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1o_3252{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_3252{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3252{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3252{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3252{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3252{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3252{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3252" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3252Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3252" style="-webkit-user-select: none;"><object width="935" height="1210" data="3252/3252.svg" type="image/svg+xml" id="pdf3252" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3252" class="t s1_3252">7-4 </span><span id="t2_3252" class="t s1_3252">Vol. 3A </span>
<span id="t3_3252" class="t s2_3252">USER INTERRUPTS </span>
<span id="t4_3252" class="t s3_3252">7.4.2 </span><span id="t5_3252" class="t s3_3252">User-Interrupt Delivery </span>
<span id="t6_3252" class="t s4_3252">If CR4.UINTR = 1 and a user interrupt has been recognized (see Section 7.4.1), it will be delivered at an instruction </span>
<span id="t7_3252" class="t s4_3252">boundary when the following conditions all hold: (1) UIF = 1; (2) there is no blocking by MOV SS or by POP SS </span>
<span id="t8_3252" class="t s5_3252">3 </span>
<span id="t9_3252" class="t s4_3252">; </span>
<span id="ta_3252" class="t s4_3252">(3) CPL = 3; (4) IA32_EFER.LMA = CS.L = 1 (the logical processor is in 64-bit mode); and (5) software is not </span>
<span id="tb_3252" class="t s4_3252">executing inside an enclave. </span>
<span id="tc_3252" class="t s4_3252">User-interrupt delivery has priority just below that of ordinary interrupts. It wakes a logical processor from the </span>
<span id="td_3252" class="t s4_3252">states entered using the TPAUSE and UMWAIT instructions </span>
<span id="te_3252" class="t s5_3252">4 </span>
<span id="tf_3252" class="t s4_3252">; it does not wake a logical processor in the shutdown </span>
<span id="tg_3252" class="t s4_3252">state or in the wait-for-SIPI state. </span>
<span id="th_3252" class="t s4_3252">User-interrupt delivery does not change CPL (it occurs entirely with CPL = 3). The following pseudocode details the </span>
<span id="ti_3252" class="t s4_3252">behavior of user-interrupt delivery: </span>
<span id="tj_3252" class="t s4_3252">IF UIHANDLER is not canonical in current paging mode </span>
<span id="tk_3252" class="t s4_3252">THEN #GP(0); </span>
<span id="tl_3252" class="t s4_3252">FI; </span>
<span id="tm_3252" class="t s4_3252">holdRSP := RSP; </span>
<span id="tn_3252" class="t s4_3252">IF UISTACKADJUST[0] = 1 </span>
<span id="to_3252" class="t s4_3252">THEN RSP := UISTACKADJUST; </span>
<span id="tp_3252" class="t s4_3252">ELSE RSP := RSP â€“ UISTACKADJUST; </span>
<span id="tq_3252" class="t s4_3252">FI; </span>
<span id="tr_3252" class="t s4_3252">RSP := RSP &amp; ~FH; </span><span id="ts_3252" class="t s4_3252">// force the stack to be 16-byte aligned </span>
<span id="tt_3252" class="t s4_3252">Push holdRSP; </span>
<span id="tu_3252" class="t s4_3252">Push RFLAGS; </span>
<span id="tv_3252" class="t s4_3252">Push RIP; </span>
<span id="tw_3252" class="t s4_3252">Push UIRRV; </span><span id="tx_3252" class="t s4_3252">// 64-bit push; upper 58 bits pushed as 0 </span>
<span id="ty_3252" class="t s4_3252">IF shadow stack is enabled for CPL = 3 </span>
<span id="tz_3252" class="t s4_3252">THEN ShadowStackPush RIP; </span>
<span id="t10_3252" class="t s4_3252">FI; </span>
<span id="t11_3252" class="t s4_3252">IF end-branch is enabled for CPL = 3 </span>
<span id="t12_3252" class="t s4_3252">THEN IA32_U_CET.TRACKER := WAIT_FOR_ENDBRANCH; </span>
<span id="t13_3252" class="t s4_3252">FI; </span>
<span id="t14_3252" class="t s4_3252">UIRR[Vector] := 0; </span>
<span id="t15_3252" class="t s4_3252">IF UIRR = 0 </span>
<span id="t16_3252" class="t s4_3252">THEN cease recognition of any pending user interrupt; </span>
<span id="t17_3252" class="t s4_3252">FI; </span>
<span id="t18_3252" class="t s4_3252">UIF := 0; </span>
<span id="t19_3252" class="t s4_3252">RFLAGS.TF := 0; </span>
<span id="t1a_3252" class="t s4_3252">RFLAGS.RF := 0; </span>
<span id="t1b_3252" class="t s4_3252">RIP := UIHANDLER; </span>
<span id="t1c_3252" class="t s4_3252">If UISTACKADJUST[0] = 0, user-interrupt delivery decrements RSP by UISTACKADJUST; otherwise, it loads RSP </span>
<span id="t1d_3252" class="t s4_3252">with UISTACKADJUST. In either case, user-interrupt delivery aligns RSP to a 16-byte boundary by clearing </span>
<span id="t1e_3252" class="t s4_3252">RSP[3:0]. </span>
<span id="t1f_3252" class="t s4_3252">User-interrupt delivery that occurs during transactional execution causes transactional execution to abort and a </span>
<span id="t1g_3252" class="t s4_3252">transition to a non-transactional execution. The transactional abort loads EAX as it would had it been due to an </span>
<span id="t1h_3252" class="t s4_3252">ordinary interrupt. User-interrupt delivery occurs after the transactional abort. </span>
<span id="t1i_3252" class="t s6_3252">3. </span><span id="t1j_3252" class="t s6_3252">Execution of the STI instruction does not block delivery of user interrupts for one instruction as it does ordinary interrupts. If a user </span>
<span id="t1k_3252" class="t s6_3252">interrupt is delivered immediately following execution of a STI instruction, ordinary interrupts are not blocked after delivery of the </span>
<span id="t1l_3252" class="t s6_3252">user interrupt. </span>
<span id="t1m_3252" class="t s6_3252">4. </span><span id="t1n_3252" class="t s6_3252">User-interrupt delivery occurs only if CPL = 3. Since the HLT and MWAIT instructions can be executed only if CPL = 0, a user inter- </span>
<span id="t1o_3252" class="t s6_3252">rupt can never be delivered when a logical processor is an activity state that was entered using one of those instructions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
