`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 01:46:36 CST (May  4 2021 17:46:36 UTC)

module DC_Filter_Add_11U_12_4(in1, out1);
  input [10:0] in1;
  output [10:0] out1;
  wire [10:0] in1;
  wire [10:0] out1;
  assign out1[0] = in1[0];
  assign out1[1] = in1[1];
  assign out1[2] = in1[2];
  assign out1[3] = in1[3];
  assign out1[4] = in1[4];
  assign out1[5] = in1[5];
  assign out1[6] = in1[6];
  assign out1[7] = in1[7];
  assign out1[8] = in1[8];
  assign out1[9] = in1[9];
  assign out1[10] = in1[10];
endmodule

