Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Thu Dec 25 01:40:41 2025
| Host              : DESKTOP-DI4989O running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      1           
TIMING-6   Critical Warning  No common primary clock between related clocks          2           
TIMING-7   Critical Warning  No common node between related clocks                   2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.187        0.000                      0                21311        0.009        0.000                      0                21311        2.225        0.000                       0                  7442  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
ap_clk    {0.000 2.500}        5.000           200.000         
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.187        0.000                      0                10005        0.009        0.000                      0                10005        2.225        0.000                       0                  5012  
clk_pl_0            5.662        0.000                      0                 6275        0.028        0.000                      0                 6275        3.500        0.000                       0                  2430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_0      ap_clk              0.380        0.000                      0                 7624        0.108        0.000                      0                 7624  
ap_clk        clk_pl_0            0.963        0.000                      0                  374        0.093        0.000                      0                  374  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.270ns (5.854%)  route 4.342ns (94.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 7.186 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.955ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.261     6.742    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X13Y11         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.152     6.894 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[13][42]_i_1/O
                         net (fo=1, routed)           0.081     6.975    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[13][42]_i_1_n_0
    SLICE_X13Y11         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.186     7.186    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X13Y11         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][42]/C
                         clock pessimism              0.093     7.279    
                         clock uncertainty           -0.160     7.119    
    SLICE_X13Y11         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     7.162    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][42]
  -------------------------------------------------------------------
                         required time                          7.162    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[17][52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.254ns (5.521%)  route 4.347ns (94.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 7.182 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.955ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.278     6.759    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X16Y10         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.136     6.895 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[17][52]_i_1/O
                         net (fo=1, routed)           0.069     6.964    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[17][52]_i_1_n_0
    SLICE_X16Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[17][52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.182     7.182    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[17][52]/C
                         clock pessimism              0.093     7.275    
                         clock uncertainty           -0.160     7.115    
    SLICE_X16Y10         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044     7.159    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[17][52]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[14][42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.201ns (4.370%)  route 4.398ns (95.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 7.186 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.955ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.325     6.806    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X13Y11         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083     6.889 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[14][42]_i_1/O
                         net (fo=1, routed)           0.073     6.962    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[14][42]_i_1_n_0
    SLICE_X13Y11         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[14][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.186     7.186    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X13Y11         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[14][42]/C
                         clock pessimism              0.093     7.279    
                         clock uncertainty           -0.160     7.119    
    SLICE_X13Y11         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     7.163    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[14][42]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.339ns (7.374%)  route 4.258ns (92.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 7.185 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.955ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.189     6.670    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X16Y11         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     6.891 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[19][52]_i_1/O
                         net (fo=1, routed)           0.069     6.960    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[19][52]_i_1_n_0
    SLICE_X16Y11         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.185     7.185    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y11         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][52]/C
                         clock pessimism              0.093     7.278    
                         clock uncertainty           -0.160     7.118    
    SLICE_X16Y11         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     7.162    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[19][52]
  -------------------------------------------------------------------
                         required time                          7.162    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[4][59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.200ns (4.368%)  route 4.379ns (95.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 7.178 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.955ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.298     6.778    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X17Y12         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.082     6.860 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[4][59]_i_1/O
                         net (fo=1, routed)           0.081     6.941    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[4][59]_i_1_n_0
    SLICE_X17Y12         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[4][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.178     7.178    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X17Y12         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[4][59]/C
                         clock pessimism              0.093     7.271    
                         clock uncertainty           -0.160     7.111    
    SLICE_X17Y12         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     7.154    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[4][59]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[15][52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.176ns (3.838%)  route 4.409ns (96.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 7.186 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.955ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.339     6.820    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X16Y14         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     6.878 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[15][52]_i_1/O
                         net (fo=1, routed)           0.070     6.948    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[15][52]_i_1_n_0
    SLICE_X16Y14         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[15][52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.186     7.186    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y14         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[15][52]/C
                         clock pessimism              0.093     7.279    
                         clock uncertainty           -0.160     7.119    
    SLICE_X16Y14         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     7.163    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[15][52]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.201ns (4.394%)  route 4.374ns (95.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.178ns = ( 7.178 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.178ns (routing 0.955ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.301     6.781    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X17Y12         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.083     6.864 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[6][56]_i_1/O
                         net (fo=1, routed)           0.073     6.937    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[6][56]_i_1_n_0
    SLICE_X17Y12         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.178     7.178    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X17Y12         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][56]/C
                         clock pessimism              0.093     7.271    
                         clock uncertainty           -0.160     7.111    
    SLICE_X17Y12         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     7.155    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][56]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[11][60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.176ns (3.841%)  route 4.406ns (96.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 7.186 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.955ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.336     6.817    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X14Y8          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     6.875 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[11][60]_i_1/O
                         net (fo=1, routed)           0.070     6.945    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[11][60]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[11][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.186     7.186    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X14Y8          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[11][60]/C
                         clock pessimism              0.093     7.279    
                         clock uncertainty           -0.160     7.119    
    SLICE_X14Y8          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     7.163    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[11][60]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.339ns (7.503%)  route 4.179ns (92.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 7.127 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.127ns (routing 0.955ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.110     6.591    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X0Y17          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221     6.812 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[3][62]_i_1/O
                         net (fo=1, routed)           0.069     6.881    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[3][62]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.127     7.127    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X0Y17          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][62]/C
                         clock pessimism              0.093     7.220    
                         clock uncertainty           -0.160     7.060    
    SLICE_X0Y17          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     7.104    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][62]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.304ns (6.675%)  route 4.250ns (93.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 7.170 - 5.000 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 1.045ns, distribution 1.318ns)
  Clock Net Delay (Destination): 2.170ns (routing 0.955ns, distribution 1.215ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.363     2.363    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X4Y65          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.481 r  top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg[1]/Q
                         net (fo=1610, routed)        4.170     6.651    top_i/keccak_core_0/U0/perm_inst/FSM_onehot_gen_pipelined_fsm.fsm_reg_n_0_[1]
    SLICE_X12Y10         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     6.837 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[13][43]_i_1/O
                         net (fo=1, routed)           0.080     6.917    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[13][43]_i_1_n_0
    SLICE_X12Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.170     7.170    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X12Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][43]/C
                         clock pessimism              0.093     7.263    
                         clock uncertainty           -0.160     7.103    
    SLICE_X12Y10         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     7.146    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[13][43]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  0.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[20][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.159ns (58.564%)  route 0.112ns (41.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      2.177ns (routing 0.955ns, distribution 1.222ns)
  Clock Net Delay (Destination): 2.430ns (routing 1.045ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.177     2.177    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X14Y60         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[20][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.289 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[20][4]/Q
                         net (fo=3, routed)           0.101     2.391    top_i/keccak_core_0/U0/perm_inst/perm_out[20][4]
    SLICE_X15Y59         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.047     2.438 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[20][4]_i_1/O
                         net (fo=1, routed)           0.011     2.449    top_i/keccak_core_0/U0/perm_inst/theta_out[20]_24[4]
    SLICE_X15Y59         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.430     2.430    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y59         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][4]/C
                         clock pessimism             -0.093     2.337    
    SLICE_X15Y59         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     2.440    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[20][4]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.145ns (51.907%)  route 0.134ns (48.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      2.183ns (routing 0.955ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.045ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.183     2.183    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y59         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.295 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[0][4]/Q
                         net (fo=3, routed)           0.105     2.401    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[0]_1[4]
    SLICE_X15Y62         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.033     2.434 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.029     2.463    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[0][4]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.434     2.434    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y62         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][4]/C
                         clock pessimism             -0.093     2.341    
    SLICE_X15Y62         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.442    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[7][26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.204ns (68.778%)  route 0.093ns (31.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      2.139ns (routing 0.955ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.393ns (routing 1.045ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.139     2.139    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X6Y59          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[7][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.251 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[7][26]/Q
                         net (fo=3, routed)           0.082     2.333    top_i/keccak_core_0/U0/perm_inst/perm_out[7][26]
    SLICE_X6Y60          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.092     2.425 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[7][26]_i_1/O
                         net (fo=1, routed)           0.011     2.436    top_i/keccak_core_0/U0/perm_inst/theta_out[7]_19[26]
    SLICE_X6Y60          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.393     2.393    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X6Y60          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][26]/C
                         clock pessimism             -0.093     2.300    
    SLICE_X6Y60          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.403    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][26]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[14][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[14][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.145ns (58.146%)  route 0.104ns (41.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      2.183ns (routing 0.955ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.428ns (routing 1.045ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.183     2.183    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y57         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.295 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[14][4]/Q
                         net (fo=3, routed)           0.075     2.371    top_i/keccak_core_0/U0/perm_inst/perm_out[14][4]
    SLICE_X14Y57         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.033     2.404 r  top_i/keccak_core_0/U0/perm_inst/state[14][4]_i_1/O
                         net (fo=1, routed)           0.029     2.433    top_i/keccak_core_0/U0/perm_inst_n_474
    SLICE_X14Y57         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.428     2.428    top_i/keccak_core_0/U0/ap_clk
    SLICE_X14Y57         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[14][4]/C
                         clock pessimism             -0.134     2.294    
    SLICE_X14Y57         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     2.395    top_i/keccak_core_0/U0/state_reg[14][4]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/state_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.145ns (47.728%)  route 0.159ns (52.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      2.184ns (routing 0.955ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.045ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.184     2.184    top_i/keccak_core_0/U0/ap_clk
    SLICE_X13Y59         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.295 r  top_i/keccak_core_0/U0/state_reg[5][6]/Q
                         net (fo=5, routed)           0.127     2.422    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][63]_0[6]
    SLICE_X15Y62         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034     2.456 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.032     2.488    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[5][6]_i_1_n_0
    SLICE_X15Y62         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.440     2.440    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y62         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][6]/C
                         clock pessimism             -0.093     2.347    
    SLICE_X15Y62         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.448    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.159ns (49.180%)  route 0.164ns (50.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      2.186ns (routing 0.955ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.452ns (routing 1.045ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.186     2.186    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X19Y59         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.298 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][5]/Q
                         net (fo=3, routed)           0.153     2.451    top_i/keccak_core_0/U0/perm_inst/perm_out[3][5]
    SLICE_X22Y61         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.047     2.498 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[3][5]_i_1/O
                         net (fo=1, routed)           0.011     2.509    top_i/keccak_core_0/U0/perm_inst/theta_out[3]_5[5]
    SLICE_X22Y61         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.452     2.452    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X22Y61         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][5]/C
                         clock pessimism             -0.093     2.359    
    SLICE_X22Y61         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.462    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.290%)  route 0.113ns (40.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      2.132ns (routing 0.955ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.389ns (routing 1.045ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.132     2.132    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X1Y56          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.244 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][15]/Q
                         net (fo=3, routed)           0.099     2.343    top_i/keccak_core_0/U0/perm_inst/perm_out[1][15]
    SLICE_X2Y56          LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.052     2.395 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[1][15]_i_1/O
                         net (fo=1, routed)           0.014     2.409    top_i/keccak_core_0/U0/perm_inst/theta_out[1]_9[15]
    SLICE_X2Y56          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.389     2.389    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X2Y56          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[1][15]/C
                         clock pessimism             -0.134     2.255    
    SLICE_X2Y56          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.357    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.198ns (63.538%)  route 0.114ns (36.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      2.183ns (routing 0.955ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.045ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.183     2.183    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y59         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.295 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[0][4]/Q
                         net (fo=3, routed)           0.085     2.380    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[0]_1[4]
    SLICE_X15Y61         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.086     2.466 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[3][4]_i_1/O
                         net (fo=1, routed)           0.029     2.495    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[3][4]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.434     2.434    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y61         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][4]/C
                         clock pessimism             -0.093     2.341    
    SLICE_X15Y61         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     2.442    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.167ns (64.156%)  route 0.093ns (35.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      2.120ns (routing 0.955ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.358ns (routing 1.045ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.120     2.120    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X6Y53          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.232 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][19]/Q
                         net (fo=3, routed)           0.076     2.308    top_i/keccak_core_0/U0/perm_inst/perm_out[1][19]
    SLICE_X7Y53          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.055     2.363 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg[1][19]_i_1/O
                         net (fo=1, routed)           0.017     2.380    top_i/keccak_core_0/U0/perm_inst/theta_out[1]_9[19]
    SLICE_X7Y53          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.358     2.358    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X7Y53          FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[1][19]/C
                         clock pessimism             -0.134     2.224    
    SLICE_X7Y53          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.326    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/state_reg[12][41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[12][41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.099%)  route 0.109ns (39.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      2.173ns (routing 0.955ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.423ns (routing 1.045ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.173     2.173    top_i/keccak_core_0/U0/ap_clk
    SLICE_X17Y10         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[12][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.285 r  top_i/keccak_core_0/U0/state_reg[12][41]/Q
                         net (fo=4, routed)           0.080     2.365    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[12][63]_0[41]
    SLICE_X16Y10         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.052     2.417 r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[12][41]_i_1/O
                         net (fo=1, routed)           0.029     2.446    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg[12][41]_i_1_n_0
    SLICE_X16Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[12][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.423     2.423    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[12][41]/C
                         clock pessimism             -0.134     2.289    
    SLICE_X16Y10         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.390    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[12][41]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { top_i/keccak_core_0/U0/ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X0Y64  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__1/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__10/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X0Y64  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__11/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X2Y65  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__12/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X1Y65  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__2/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X1Y64  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__3/C
Min Period        n/a     FDRE/C   n/a            0.550         5.000       4.450      SLICE_X1Y64  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__4/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X0Y64  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X0Y64  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__10/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__10/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X0Y64  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X0Y64  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X2Y63  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__10/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         2.500       2.225      SLICE_X3Y62  top_i/keccak_core_0/U0/FSM_sequential_fsm_state_reg[0]_rep__10/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.468ns (12.387%)  route 3.310ns (87.613%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.045ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.412     2.679    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X14Y74         FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.793 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg/Q
                         net (fo=5, routed)           0.601     3.394    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axis_tready_i
    SLICE_X3Y75          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.217     3.611 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_i_1/O
                         net (fo=27, routed)          0.929     4.540    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X14Y74         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.137     4.677 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          1.780     6.457    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.195    12.741    
                         clock uncertainty           -0.160    12.581    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.119    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.119    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.493ns (37.367%)  route 2.502ns (62.633%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 1.045ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.955ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.350     2.617    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.730 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/Q
                         net (fo=4, routed)           0.355     3.085    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
    SLICE_X3Y83          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.238 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20/O
                         net (fo=1, routed)           0.015     3.253    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20_n_0
    SLICE_X3Y83          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     3.425 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10/CO[7]
                         net (fo=1, routed)           0.030     3.455    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10_n_0
    SLICE_X3Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.616 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_9/O[5]
                         net (fo=1, routed)           0.381     3.997    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[22]
    SLICE_X1Y83          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.225 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0/O
                         net (fo=1, routed)           0.021     4.246    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0_n_0
    SLICE_X1Y83          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.421 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[7]
                         net (fo=1, routed)           0.030     4.451    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X1Y84          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.530 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[2]
                         net (fo=2, routed)           0.383     4.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_5
    SLICE_X6Y81          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     5.139 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_i_4/O
                         net (fo=2, routed)           0.295     5.434    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg_1
    SLICE_X7Y81          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.620 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.992     6.612    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.118    12.334    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
                         clock pessimism              0.192    12.526    
                         clock uncertainty           -0.160    12.366    
    SLICE_X7Y78          FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.080    12.286    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.493ns (37.367%)  route 2.502ns (62.633%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 1.045ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.955ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.350     2.617    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.730 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/Q
                         net (fo=4, routed)           0.355     3.085    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
    SLICE_X3Y83          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.238 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20/O
                         net (fo=1, routed)           0.015     3.253    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20_n_0
    SLICE_X3Y83          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     3.425 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10/CO[7]
                         net (fo=1, routed)           0.030     3.455    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10_n_0
    SLICE_X3Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.616 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_9/O[5]
                         net (fo=1, routed)           0.381     3.997    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[22]
    SLICE_X1Y83          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.225 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0/O
                         net (fo=1, routed)           0.021     4.246    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0_n_0
    SLICE_X1Y83          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.421 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[7]
                         net (fo=1, routed)           0.030     4.451    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X1Y84          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.530 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[2]
                         net (fo=2, routed)           0.383     4.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_5
    SLICE_X6Y81          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     5.139 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_i_4/O
                         net (fo=2, routed)           0.295     5.434    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg_1
    SLICE_X7Y81          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.620 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.992     6.612    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.118    12.334    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/C
                         clock pessimism              0.192    12.526    
                         clock uncertainty           -0.160    12.366    
    SLICE_X7Y78          FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.080    12.286    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.493ns (37.367%)  route 2.502ns (62.633%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 1.045ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.955ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.350     2.617    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.730 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/Q
                         net (fo=4, routed)           0.355     3.085    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
    SLICE_X3Y83          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.238 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20/O
                         net (fo=1, routed)           0.015     3.253    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20_n_0
    SLICE_X3Y83          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     3.425 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10/CO[7]
                         net (fo=1, routed)           0.030     3.455    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10_n_0
    SLICE_X3Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.616 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_9/O[5]
                         net (fo=1, routed)           0.381     3.997    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[22]
    SLICE_X1Y83          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.225 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0/O
                         net (fo=1, routed)           0.021     4.246    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0_n_0
    SLICE_X1Y83          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.421 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[7]
                         net (fo=1, routed)           0.030     4.451    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X1Y84          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.530 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[2]
                         net (fo=2, routed)           0.383     4.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_5
    SLICE_X6Y81          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     5.139 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_i_4/O
                         net (fo=2, routed)           0.295     5.434    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg_1
    SLICE_X7Y81          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.620 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.992     6.612    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.118    12.334    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/C
                         clock pessimism              0.192    12.526    
                         clock uncertainty           -0.160    12.366    
    SLICE_X7Y78          FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.080    12.286    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.493ns (37.367%)  route 2.502ns (62.633%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 1.045ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.955ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.350     2.617    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.730 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/Q
                         net (fo=4, routed)           0.355     3.085    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
    SLICE_X3Y83          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.238 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20/O
                         net (fo=1, routed)           0.015     3.253    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20_n_0
    SLICE_X3Y83          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     3.425 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10/CO[7]
                         net (fo=1, routed)           0.030     3.455    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10_n_0
    SLICE_X3Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.616 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_9/O[5]
                         net (fo=1, routed)           0.381     3.997    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[22]
    SLICE_X1Y83          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.225 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0/O
                         net (fo=1, routed)           0.021     4.246    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0_n_0
    SLICE_X1Y83          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.421 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[7]
                         net (fo=1, routed)           0.030     4.451    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X1Y84          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.530 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[2]
                         net (fo=2, routed)           0.383     4.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_5
    SLICE_X6Y81          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     5.139 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_i_4/O
                         net (fo=2, routed)           0.295     5.434    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg_1
    SLICE_X7Y81          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.620 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.992     6.612    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.118    12.334    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[9]/C
                         clock pessimism              0.192    12.526    
                         clock uncertainty           -0.160    12.366    
    SLICE_X7Y78          FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080    12.286    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.493ns (37.386%)  route 2.500ns (62.614%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 1.045ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.955ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.350     2.617    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.730 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/Q
                         net (fo=4, routed)           0.355     3.085    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
    SLICE_X3Y83          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.238 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20/O
                         net (fo=1, routed)           0.015     3.253    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20_n_0
    SLICE_X3Y83          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     3.425 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10/CO[7]
                         net (fo=1, routed)           0.030     3.455    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10_n_0
    SLICE_X3Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.616 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_9/O[5]
                         net (fo=1, routed)           0.381     3.997    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[22]
    SLICE_X1Y83          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.225 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0/O
                         net (fo=1, routed)           0.021     4.246    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0_n_0
    SLICE_X1Y83          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.421 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[7]
                         net (fo=1, routed)           0.030     4.451    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X1Y84          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.530 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[2]
                         net (fo=2, routed)           0.383     4.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_5
    SLICE_X6Y81          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     5.139 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_i_4/O
                         net (fo=2, routed)           0.295     5.434    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg_1
    SLICE_X7Y81          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.620 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.990     6.610    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.118    12.334    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/C
                         clock pessimism              0.192    12.526    
                         clock uncertainty           -0.160    12.366    
    SLICE_X7Y78          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    12.285    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.493ns (37.386%)  route 2.500ns (62.614%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 1.045ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.955ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.350     2.617    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.730 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/Q
                         net (fo=4, routed)           0.355     3.085    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
    SLICE_X3Y83          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.238 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20/O
                         net (fo=1, routed)           0.015     3.253    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20_n_0
    SLICE_X3Y83          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     3.425 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10/CO[7]
                         net (fo=1, routed)           0.030     3.455    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10_n_0
    SLICE_X3Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.616 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_9/O[5]
                         net (fo=1, routed)           0.381     3.997    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[22]
    SLICE_X1Y83          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.225 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0/O
                         net (fo=1, routed)           0.021     4.246    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0_n_0
    SLICE_X1Y83          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.421 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[7]
                         net (fo=1, routed)           0.030     4.451    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X1Y84          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.530 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[2]
                         net (fo=2, routed)           0.383     4.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_5
    SLICE_X6Y81          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     5.139 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_i_4/O
                         net (fo=2, routed)           0.295     5.434    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg_1
    SLICE_X7Y81          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.620 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.990     6.610    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.118    12.334    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/C
                         clock pessimism              0.192    12.526    
                         clock uncertainty           -0.160    12.366    
    SLICE_X7Y78          FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081    12.285    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.493ns (37.386%)  route 2.500ns (62.614%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 1.045ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.955ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.350     2.617    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.730 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/Q
                         net (fo=4, routed)           0.355     3.085    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
    SLICE_X3Y83          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.238 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20/O
                         net (fo=1, routed)           0.015     3.253    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20_n_0
    SLICE_X3Y83          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     3.425 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10/CO[7]
                         net (fo=1, routed)           0.030     3.455    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10_n_0
    SLICE_X3Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.616 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_9/O[5]
                         net (fo=1, routed)           0.381     3.997    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[22]
    SLICE_X1Y83          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.225 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0/O
                         net (fo=1, routed)           0.021     4.246    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0_n_0
    SLICE_X1Y83          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.421 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[7]
                         net (fo=1, routed)           0.030     4.451    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X1Y84          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.530 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[2]
                         net (fo=2, routed)           0.383     4.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_5
    SLICE_X6Y81          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     5.139 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_i_4/O
                         net (fo=2, routed)           0.295     5.434    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg_1
    SLICE_X7Y81          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.620 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.990     6.610    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.118    12.334    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/C
                         clock pessimism              0.192    12.526    
                         clock uncertainty           -0.160    12.366    
    SLICE_X7Y78          FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    12.285    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.493ns (37.386%)  route 2.500ns (62.614%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 1.045ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.955ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.350     2.617    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.730 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/Q
                         net (fo=4, routed)           0.355     3.085    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
    SLICE_X3Y83          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.238 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20/O
                         net (fo=1, routed)           0.015     3.253    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20_n_0
    SLICE_X3Y83          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     3.425 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10/CO[7]
                         net (fo=1, routed)           0.030     3.455    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10_n_0
    SLICE_X3Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.616 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_9/O[5]
                         net (fo=1, routed)           0.381     3.997    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[22]
    SLICE_X1Y83          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.225 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0/O
                         net (fo=1, routed)           0.021     4.246    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0_n_0
    SLICE_X1Y83          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.421 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[7]
                         net (fo=1, routed)           0.030     4.451    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X1Y84          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.530 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[2]
                         net (fo=2, routed)           0.383     4.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_5
    SLICE_X6Y81          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     5.139 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_i_4/O
                         net (fo=2, routed)           0.295     5.434    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg_1
    SLICE_X7Y81          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.620 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.990     6.610    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.118    12.334    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X7Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]/C
                         clock pessimism              0.192    12.526    
                         clock uncertainty           -0.160    12.366    
    SLICE_X7Y78          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081    12.285    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.493ns (37.976%)  route 2.438ns (62.024%))
  Logic Levels:           8  (CARRY8=4 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 12.348 - 10.000 ) 
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 1.045ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.955ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.350     2.617    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y84          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     2.730 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]/Q
                         net (fo=4, routed)           0.355     3.085    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]
    SLICE_X3Y83          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     3.238 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20/O
                         net (fo=1, routed)           0.015     3.253    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_20_n_0
    SLICE_X3Y83          CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     3.425 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10/CO[7]
                         net (fo=1, routed)           0.030     3.455    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_10_n_0
    SLICE_X3Y84          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.616 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_9/O[5]
                         net (fo=1, routed)           0.381     3.997    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[22]
    SLICE_X1Y83          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     4.225 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0/O
                         net (fo=1, routed)           0.021     4.246    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_1__0_n_0
    SLICE_X1Y83          CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.421 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[7]
                         net (fo=1, routed)           0.030     4.451    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X1Y84          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.079     4.530 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[2]
                         net (fo=2, routed)           0.383     4.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_5
    SLICE_X6Y81          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     5.139 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_sb_wr_en_i_4/O
                         net (fo=2, routed)           0.295     5.434    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg_1
    SLICE_X7Y81          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.186     5.620 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.928     6.548    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.132    12.348    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X5Y78          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/C
                         clock pessimism              0.192    12.540    
                         clock uncertainty           -0.160    12.380    
    SLICE_X5Y78          FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.080    12.300    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  5.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.113ns (46.526%)  route 0.130ns (53.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.115ns (routing 0.955ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.371ns (routing 1.045ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.115     2.331    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y91          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.444 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[112]/Q
                         net (fo=2, routed)           0.130     2.574    top_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/s_axi_awid[0]
    SLICE_X6Y89          FDRE                                         r  top_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.371     2.638    top_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/aclk
    SLICE_X6Y89          FDRE                                         r  top_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg[1]/C
                         clock pessimism             -0.192     2.445    
    SLICE_X6Y89          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.546    top_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1043]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.114ns (49.351%)  route 0.117ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.172ns (routing 0.955ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.045ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.172     2.388    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X4Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1043]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     2.502 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1043]/Q
                         net (fo=2, routed)           0.117     2.619    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[14]
    SLICE_X5Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.412     2.679    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X5Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[14]/C
                         clock pessimism             -0.195     2.484    
    SLICE_X5Y134         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.586    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1042]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.112ns (48.153%)  route 0.121ns (51.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.172ns (routing 0.955ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.045ns, distribution 1.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.172     2.388    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X4Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1042]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.500 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1042]/Q
                         net (fo=2, routed)           0.121     2.621    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[13]
    SLICE_X5Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.412     2.679    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X5Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[13]/C
                         clock pessimism             -0.195     2.484    
    SLICE_X5Y134         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     2.586    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1030]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.112ns (43.339%)  route 0.146ns (56.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.167ns (routing 0.955ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.433ns (routing 1.045ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.167     2.383    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X0Y130         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1030]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.495 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1030]/Q
                         net (fo=2, routed)           0.146     2.642    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[1]
    SLICE_X3Y130         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.433     2.700    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X3Y130         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[1]/C
                         clock pessimism             -0.195     2.505    
    SLICE_X3Y130         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     2.607    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.165ns (61.526%)  route 0.103ns (38.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.124ns (routing 0.955ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.395ns (routing 1.045ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.124     2.340    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X7Y69          FDSE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.455 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=6, routed)           0.092     2.547    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_1
    SLICE_X8Y69          LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.050     2.597 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1/O
                         net (fo=1, routed)           0.011     2.608    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/write_only
    SLICE_X8Y69          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.395     2.662    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X8Y69          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg/C
                         clock pessimism             -0.192     2.470    
    SLICE_X8Y69          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.573    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.111ns (47.732%)  route 0.122ns (52.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.172ns (routing 0.955ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.411ns (routing 1.045ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.172     2.388    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X4Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.499 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]/Q
                         net (fo=2, routed)           0.122     2.621    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector[15]
    SLICE_X5Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.411     2.678    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X5Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]/C
                         clock pessimism             -0.195     2.483    
    SLICE_X5Y134         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.585    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.159ns (64.898%)  route 0.086ns (35.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.121ns (routing 0.955ns, distribution 1.166ns)
  Clock Net Delay (Destination): 2.367ns (routing 1.045ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.121     2.337    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X7Y74          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.449 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg/Q
                         net (fo=1, routed)           0.075     2.524    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg_n_0
    SLICE_X6Y74          LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.047     2.571 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][17]_i_1/O
                         net (fo=1, routed)           0.011     2.582    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]
    SLICE_X6Y74          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.367     2.634    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X6Y74          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]/C
                         clock pessimism             -0.192     2.442    
    SLICE_X6Y74          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     2.545    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.113ns (41.780%)  route 0.157ns (58.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.122ns (routing 0.955ns, distribution 1.167ns)
  Clock Net Delay (Destination): 2.391ns (routing 1.045ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.122     2.338    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y75          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.451 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/Q
                         net (fo=6, routed)           0.157     2.609    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/DIB
    SLICE_X5Y74          RAMD64E                                      r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.391     2.658    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/WCLK
    SLICE_X5Y74          RAMD64E                                      r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB/CLK
                         clock pessimism             -0.192     2.466    
    SLICE_X5Y74          RAMD64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.104     2.570    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1042]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.339%)  route 0.125ns (52.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.172ns (routing 0.955ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.411ns (routing 1.045ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.172     2.388    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X4Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1042]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.500 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1042]/Q
                         net (fo=2, routed)           0.125     2.625    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_vector[13]
    SLICE_X5Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.411     2.678    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X5Y134         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[13]/C
                         clock pessimism             -0.195     2.483    
    SLICE_X5Y134         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.585    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.281%)  route 0.130ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.106ns (routing 0.955ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.045ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.106     2.322    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X0Y94          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.434 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i_reg[1044]/Q
                         net (fo=2, routed)           0.130     2.564    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arid[15]
    SLICE_X1Y95          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.346     2.613    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X1Y95          FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[15]/C
                         clock pessimism             -0.192     2.421    
    SLICE_X1Y95          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.523    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y14  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y14  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y13  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y13  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X7Y73   top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][56]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.114ns (2.830%)  route 3.914ns (97.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.914     6.727    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X18Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][56]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.195     7.195    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X18Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][56]/C
                         clock pessimism              0.190     7.386    
                         clock uncertainty           -0.160     7.225    
    SLICE_X18Y10         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119     7.106    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[0][56]
  -------------------------------------------------------------------
                         required time                          7.106    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[21][57]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.114ns (2.830%)  route 3.914ns (97.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.914     6.727    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X18Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[21][57]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.195     7.195    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X18Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[21][57]/C
                         clock pessimism              0.190     7.386    
                         clock uncertainty           -0.160     7.225    
    SLICE_X18Y10         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.119     7.106    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[21][57]
  -------------------------------------------------------------------
                         required time                          7.106    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[22][57]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.114ns (2.830%)  route 3.914ns (97.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 7.195 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.955ns, distribution 1.240ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.914     6.727    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X18Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[22][57]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.195     7.195    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X18Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[22][57]/C
                         clock pessimism              0.190     7.386    
                         clock uncertainty           -0.160     7.225    
    SLICE_X18Y10         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.119     7.106    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[22][57]
  -------------------------------------------------------------------
                         required time                          7.106    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[12][57]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.114ns (2.841%)  route 3.899ns (97.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 7.191 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.955ns, distribution 1.236ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.899     6.712    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X19Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[12][57]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.191     7.191    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X19Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[12][57]/C
                         clock pessimism              0.190     7.382    
                         clock uncertainty           -0.160     7.222    
    SLICE_X19Y10         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.118     7.104    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[12][57]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[17][57]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.114ns (2.841%)  route 3.899ns (97.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 7.191 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.955ns, distribution 1.236ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.899     6.712    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X19Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[17][57]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.191     7.191    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X19Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[17][57]/C
                         clock pessimism              0.190     7.382    
                         clock uncertainty           -0.160     7.222    
    SLICE_X19Y10         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.118     7.104    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[17][57]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[22][57]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.114ns (2.841%)  route 3.899ns (97.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 7.191 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.955ns, distribution 1.236ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.899     6.712    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X19Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[22][57]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.191     7.191    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X19Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[22][57]/C
                         clock pessimism              0.190     7.382    
                         clock uncertainty           -0.160     7.222    
    SLICE_X19Y10         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.118     7.104    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[22][57]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][57]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.114ns (2.841%)  route 3.899ns (97.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.191ns = ( 7.191 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.955ns, distribution 1.236ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.899     6.712    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X19Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][57]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.191     7.191    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X19Y10         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][57]/C
                         clock pessimism              0.190     7.382    
                         clock uncertainty           -0.160     7.222    
    SLICE_X19Y10         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.118     7.104    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[7][57]
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[24][57]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.114ns (2.899%)  route 3.819ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 7.186 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.955ns, distribution 1.231ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.819     6.631    top_i/keccak_core_0/U0/peripheral_aresetn[0]_repN_13_alias
    SLICE_X20Y9          FDRE                                         r  top_i/keccak_core_0/U0/state_reg[24][57]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.186     7.186    top_i/keccak_core_0/U0/ap_clk
    SLICE_X20Y9          FDRE                                         r  top_i/keccak_core_0/U0/state_reg[24][57]/C
                         clock pessimism              0.134     7.320    
                         clock uncertainty           -0.160     7.159    
    SLICE_X20Y9          FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119     7.040    top_i/keccak_core_0/U0/state_reg[24][57]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[23][57]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.114ns (2.945%)  route 3.757ns (97.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 7.185 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.955ns, distribution 1.230ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.757     6.569    top_i/keccak_core_0/U0/peripheral_aresetn[0]_repN_13_alias
    SLICE_X20Y10         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[23][57]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.185     7.185    top_i/keccak_core_0/U0/ap_clk
    SLICE_X20Y10         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[23][57]/C
                         clock pessimism              0.134     7.319    
                         clock uncertainty           -0.160     7.158    
    SLICE_X20Y10         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118     7.040    top_i/keccak_core_0/U0/state_reg[23][57]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[17][35]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.114ns (2.946%)  route 3.755ns (97.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 7.187 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.045ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.187ns (routing 0.955ns, distribution 1.232ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.432     2.699    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y24         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.813 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=213, routed)         3.755     6.568    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_13_alias
    SLICE_X15Y13         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[17][35]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.187     7.187    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y13         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[17][35]/C
                         clock pessimism              0.133     7.321    
                         clock uncertainty           -0.160     7.161    
    SLICE_X15Y13         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.119     7.042    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.theta_out_reg_reg[17][35]
  -------------------------------------------------------------------
                         required time                          7.042    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  0.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/control_inst/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.083ns (38.122%)  route 0.135ns (61.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.267ns (routing 0.572ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.623ns, distribution 0.778ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.267     1.418    top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y91          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.501 r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[117]/Q
                         net (fo=2, routed)           0.135     1.635    top_i/keccak_core_0/U0/control_inst/s_axi_control_AWADDR[1]
    SLICE_X5Y89          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.401     1.401    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X5Y89          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/waddr_reg[3]/C
                         clock pessimism             -0.078     1.322    
                         clock uncertainty            0.160     1.482    
    SLICE_X5Y89          FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.045     1.527    top_i/keccak_core_0/U0/control_inst/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.084ns (42.369%)  route 0.114ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.572ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.308     1.459    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y60         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.543 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/Q
                         net (fo=67, routed)          0.114     1.657    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_29_alias
    SLICE_X15Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.441     1.441    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][8]/C
                         clock pessimism             -0.052     1.389    
                         clock uncertainty            0.160     1.549    
    SLICE_X15Y58         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.008     1.541    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[2][8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.084ns (42.369%)  route 0.114ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.572ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.308     1.459    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y60         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.543 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/Q
                         net (fo=67, routed)          0.114     1.657    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_29_alias
    SLICE_X16Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[2][8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.441     1.441    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[2][8]/C
                         clock pessimism             -0.052     1.389    
                         clock uncertainty            0.160     1.549    
    SLICE_X16Y58         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.008     1.541    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.084ns (42.369%)  route 0.114ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.572ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.308     1.459    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y60         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.543 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/Q
                         net (fo=67, routed)          0.114     1.657    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_29_alias
    SLICE_X16Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.441     1.441    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][8]/C
                         clock pessimism             -0.052     1.389    
                         clock uncertainty            0.160     1.549    
    SLICE_X16Y58         FDRE (Hold_CFF_SLICEL_C_R)
                                                     -0.008     1.541    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.084ns (42.369%)  route 0.114ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.572ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.308     1.459    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y60         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.543 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/Q
                         net (fo=67, routed)          0.114     1.657    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_29_alias
    SLICE_X16Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.441     1.441    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][8]/C
                         clock pessimism             -0.052     1.389    
                         clock uncertainty            0.160     1.549    
    SLICE_X16Y58         FDRE (Hold_BFF_SLICEL_C_R)
                                                     -0.008     1.541    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[6][8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[7][8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.084ns (42.369%)  route 0.114ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.572ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.308     1.459    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y60         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.543 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/Q
                         net (fo=67, routed)          0.114     1.657    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_29_alias
    SLICE_X16Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[7][8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.441     1.441    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X16Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[7][8]/C
                         clock pessimism             -0.052     1.389    
                         clock uncertainty            0.160     1.549    
    SLICE_X16Y58         FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.008     1.541    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[8][8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.084ns (42.369%)  route 0.114ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.572ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.623ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.308     1.459    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y60         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.543 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_29/Q
                         net (fo=67, routed)          0.114     1.657    top_i/keccak_core_0/U0/perm_inst/peripheral_aresetn[0]_repN_29_alias
    SLICE_X15Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[8][8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.441     1.441    top_i/keccak_core_0/U0/perm_inst/ap_clk
    SLICE_X15Y58         FDRE                                         r  top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[8][8]/C
                         clock pessimism             -0.052     1.389    
                         clock uncertainty            0.160     1.549    
    SLICE_X15Y58         FDRE (Hold_CFF_SLICEL_C_R)
                                                     -0.008     1.541    top_i/keccak_core_0/U0/perm_inst/gen_pipelined_fsm.state_reg_reg[8][8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_19/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[19][32]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.976%)  route 0.099ns (54.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.572ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.623ns, distribution 0.823ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.312     1.463    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.547 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_19/Q
                         net (fo=74, routed)          0.099     1.646    top_i/keccak_core_0/U0/peripheral_aresetn[0]_repN_19_alias
    SLICE_X22Y39         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[19][32]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.446     1.446    top_i/keccak_core_0/U0/ap_clk
    SLICE_X22Y39         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[19][32]/C
                         clock pessimism             -0.070     1.376    
                         clock uncertainty            0.160     1.536    
    SLICE_X22Y39         FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.008     1.528    top_i/keccak_core_0/U0/state_reg[19][32]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_19/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[19][40]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.976%)  route 0.099ns (54.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.572ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.623ns, distribution 0.823ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.312     1.463    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.547 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_19/Q
                         net (fo=74, routed)          0.099     1.646    top_i/keccak_core_0/U0/peripheral_aresetn[0]_repN_19_alias
    SLICE_X22Y39         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[19][40]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.446     1.446    top_i/keccak_core_0/U0/ap_clk
    SLICE_X22Y39         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[19][40]/C
                         clock pessimism             -0.070     1.376    
                         clock uncertainty            0.160     1.536    
    SLICE_X22Y39         FDRE (Hold_GFF_SLICEL_C_R)
                                                     -0.008     1.528    top_i/keccak_core_0/U0/state_reg[19][40]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_19/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/keccak_core_0/U0/state_reg[18][40]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.084ns (45.976%)  route 0.099ns (54.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.312ns (routing 0.572ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.623ns, distribution 0.819ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.312     1.463    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.547 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_19/Q
                         net (fo=74, routed)          0.099     1.646    top_i/keccak_core_0/U0/peripheral_aresetn[0]_repN_19_alias
    SLICE_X22Y39         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[18][40]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.442     1.442    top_i/keccak_core_0/U0/ap_clk
    SLICE_X22Y39         FDRE                                         r  top_i/keccak_core_0/U0/state_reg[18][40]/C
                         clock pessimism             -0.070     1.372    
                         clock uncertainty            0.160     1.532    
    SLICE_X22Y39         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.008     1.524    top_i/keccak_core_0/U0/state_reg[18][40]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.708ns  (logic 0.473ns (12.758%)  route 3.235ns (87.242%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.394ns = ( 7.394 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.045ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.394     7.394    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y64          FDRE                                         r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     7.506 r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/Q
                         net (fo=70, routed)          0.297     7.802    top_i/keccak_core_0/U0/squeeze_idx_reg_n_0_[2]
    SLICE_X6Y64          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     7.937 r  top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4/O
                         net (fo=32, routed)          1.215     9.152    top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4_n_0
    SLICE_X13Y48         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.226     9.378 r  top_i/keccak_core_0/U0/output_stream_TDATA[31]_INST_0/O
                         net (fo=1, routed)           1.723    11.101    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[31]
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[31])
                                                     -0.466    12.064    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/output_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.727ns  (logic 0.402ns (10.787%)  route 3.325ns (89.213%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.378ns = ( 7.378 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.378ns (routing 1.045ns, distribution 1.333ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.378     7.378    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y66          FDRE                                         r  top_i/keccak_core_0/U0/output_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     7.491 r  top_i/keccak_core_0/U0/output_valid_i_reg/Q
                         net (fo=8, routed)           0.616     8.107    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/axi_str_rxd_tvalid
    SLICE_X3Y75          LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.152     8.259 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_i_1/O
                         net (fo=27, routed)          0.929     9.187    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X14Y74         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.137     9.324 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=38, routed)          1.780    11.104    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462    12.068    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/squeeze_idx_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.688ns  (logic 0.529ns (14.343%)  route 3.159ns (85.657%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.394ns = ( 7.394 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.045ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.394     7.394    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y64          FDRE                                         r  top_i/keccak_core_0/U0/squeeze_idx_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     7.510 r  top_i/keccak_core_0/U0/squeeze_idx_reg[1]_rep/Q
                         net (fo=72, routed)          1.189     8.699    top_i/keccak_core_0/U0/squeeze_idx_reg[1]_rep_n_0
    SLICE_X20Y48         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.137     8.836 r  top_i/keccak_core_0/U0/output_stream_TDATA[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.022     8.858    top_i/keccak_core_0/U0/output_stream_TDATA[29]_INST_0_i_8_n_0
    SLICE_X20Y48         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.094     8.952 r  top_i/keccak_core_0/U0/output_stream_TDATA[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.952    top_i/keccak_core_0/U0/output_stream_TDATA[29]_INST_0_i_5_n_0
    SLICE_X20Y48         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     8.985 r  top_i/keccak_core_0/U0/output_stream_TDATA[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.514     9.499    top_i/keccak_core_0/U0/output_stream_TDATA[29]_INST_0_i_1_n_0
    SLICE_X20Y49         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     9.648 r  top_i/keccak_core_0/U0/output_stream_TDATA[29]_INST_0/O
                         net (fo=1, routed)           1.434    11.082    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[29]
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[29])
                                                     -0.473    12.057    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.740ns  (logic 0.397ns (10.616%)  route 3.343ns (89.384%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.394ns = ( 7.394 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.045ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.394     7.394    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y64          FDRE                                         r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     7.506 r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/Q
                         net (fo=70, routed)          0.297     7.802    top_i/keccak_core_0/U0/squeeze_idx_reg_n_0_[2]
    SLICE_X6Y64          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     7.937 r  top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4/O
                         net (fo=32, routed)          1.686     9.623    top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4_n_0
    SLICE_X19Y63         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.150     9.773 r  top_i/keccak_core_0/U0/output_stream_TDATA[6]_INST_0/O
                         net (fo=1, routed)           1.360    11.133    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[6])
                                                     -0.406    12.124    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.613ns  (logic 0.473ns (13.093%)  route 3.140ns (86.907%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.394ns = ( 7.394 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.045ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.394     7.394    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y64          FDRE                                         r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     7.506 r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/Q
                         net (fo=70, routed)          0.297     7.802    top_i/keccak_core_0/U0/squeeze_idx_reg_n_0_[2]
    SLICE_X6Y64          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     7.937 r  top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4/O
                         net (fo=32, routed)          1.668     9.605    top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4_n_0
    SLICE_X19Y64         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.226     9.831 r  top_i/keccak_core_0/U0/output_stream_TDATA[30]_INST_0/O
                         net (fo=1, routed)           1.175    11.006    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[30])
                                                     -0.531    11.999    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/squeeze_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.590ns  (logic 0.593ns (16.516%)  route 2.997ns (83.484%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns = ( 7.392 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.392ns (routing 1.045ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.392     7.392    top_i/keccak_core_0/U0/ap_clk
    SLICE_X6Y64          FDRE                                         r  top_i/keccak_core_0/U0/squeeze_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.506 r  top_i/keccak_core_0/U0/squeeze_idx_reg[0]/Q
                         net (fo=129, routed)         0.973     8.479    top_i/keccak_core_0/U0/squeeze_idx_reg_n_0_[0]
    SLICE_X11Y40         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.224     8.703 r  top_i/keccak_core_0/U0/output_stream_TDATA[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.013     8.716    top_i/keccak_core_0/U0/output_stream_TDATA[0]_INST_0_i_8_n_0
    SLICE_X11Y40         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.088     8.804 r  top_i/keccak_core_0/U0/output_stream_TDATA[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.804    top_i/keccak_core_0/U0/output_stream_TDATA[0]_INST_0_i_5_n_0
    SLICE_X11Y40         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.030     8.834 r  top_i/keccak_core_0/U0/output_stream_TDATA[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.505     9.339    top_i/keccak_core_0/U0/output_stream_TDATA[0]_INST_0_i_1_n_0
    SLICE_X10Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     9.476 r  top_i/keccak_core_0/U0/output_stream_TDATA[0]_INST_0/O
                         net (fo=1, routed)           1.506    10.982    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[0])
                                                     -0.480    12.050    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.641ns  (logic 0.473ns (12.990%)  route 3.168ns (87.010%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.394ns = ( 7.394 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.045ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.394     7.394    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y64          FDRE                                         r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     7.506 r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/Q
                         net (fo=70, routed)          0.297     7.802    top_i/keccak_core_0/U0/squeeze_idx_reg_n_0_[2]
    SLICE_X6Y64          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     7.937 r  top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4/O
                         net (fo=32, routed)          1.183     9.120    top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4_n_0
    SLICE_X13Y47         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.226     9.346 r  top_i/keccak_core_0/U0/output_stream_TDATA[21]_INST_0/O
                         net (fo=1, routed)           1.689    11.035    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[21])
                                                     -0.415    12.115    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/squeeze_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.645ns  (logic 0.604ns (16.572%)  route 3.041ns (83.428%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.392ns = ( 7.392 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.392ns (routing 1.045ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.392     7.392    top_i/keccak_core_0/U0/ap_clk
    SLICE_X6Y64          FDRE                                         r  top_i/keccak_core_0/U0/squeeze_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.506 r  top_i/keccak_core_0/U0/squeeze_idx_reg[0]/Q
                         net (fo=129, routed)         1.250     8.755    top_i/keccak_core_0/U0/squeeze_idx_reg_n_0_[0]
    SLICE_X17Y43         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.137     8.892 r  top_i/keccak_core_0/U0/output_stream_TDATA[13]_INST_0_i_8/O
                         net (fo=1, routed)           0.022     8.914    top_i/keccak_core_0/U0/output_stream_TDATA[13]_INST_0_i_8_n_0
    SLICE_X17Y43         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.094     9.008 r  top_i/keccak_core_0/U0/output_stream_TDATA[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.008    top_i/keccak_core_0/U0/output_stream_TDATA[13]_INST_0_i_5_n_0
    SLICE_X17Y43         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     9.041 r  top_i/keccak_core_0/U0/output_stream_TDATA[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.195     9.236    top_i/keccak_core_0/U0/output_stream_TDATA[13]_INST_0_i_1_n_0
    SLICE_X17Y42         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     9.462 r  top_i/keccak_core_0/U0/output_stream_TDATA[13]_INST_0/O
                         net (fo=1, routed)           1.574    11.036    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[13])
                                                     -0.409    12.121    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.633ns  (logic 0.433ns (11.917%)  route 3.200ns (88.083%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.394ns = ( 7.394 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 1.045ns, distribution 1.349ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.394     7.394    top_i/keccak_core_0/U0/ap_clk
    SLICE_X5Y64          FDRE                                         r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     7.506 r  top_i/keccak_core_0/U0/squeeze_idx_reg[2]/Q
                         net (fo=70, routed)          0.297     7.802    top_i/keccak_core_0/U0/squeeze_idx_reg_n_0_[2]
    SLICE_X6Y64          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     7.937 r  top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4/O
                         net (fo=32, routed)          1.748     9.685    top_i/keccak_core_0/U0/output_stream_TDATA[63]_INST_0_i_4_n_0
    SLICE_X20Y62         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     9.871 r  top_i/keccak_core_0/U0/output_stream_TDATA[12]_INST_0/O
                         net (fo=1, routed)           1.156    11.027    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y14         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[12])
                                                     -0.397    12.133    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 top_i/keccak_core_0/U0/input_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@10.000ns - ap_clk rise@5.000ns)
  Data Path Delay:        3.546ns  (logic 0.296ns (8.348%)  route 3.250ns (91.652%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 12.546 - 10.000 ) 
    Source Clock Delay      (SCD):    2.393ns = ( 7.393 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.393ns (routing 1.045ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.955ns, distribution 1.375ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     5.000     5.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     5.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.393     7.393    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y65          FDRE                                         r  top_i/keccak_core_0/U0/input_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     7.506 r  top_i/keccak_core_0/U0/input_ready_i_reg/Q
                         net (fo=70, routed)          0.759     8.265    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X5Y69          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.091     8.356 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=17, routed)          0.751     9.107    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X9Y72          LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.092     9.199 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          1.739    10.938    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X0Y13         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.330    12.546    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y13         RAMB36E2                                     r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.144    12.690    
                         clock uncertainty           -0.160    12.530    
    RAMB36_X0Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462    12.068    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  1.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/output_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.rx_len_wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.161ns (31.043%)  route 0.358ns (68.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.572ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.623ns, distribution 0.776ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.286     1.286    top_i/keccak_core_0/U0/ap_clk
    SLICE_X3Y66          FDRE                                         r  top_i/keccak_core_0/U0/output_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.370 r  top_i/keccak_core_0/U0/output_valid_i_reg/Q
                         net (fo=8, routed)           0.228     1.598    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/axi_str_rxd_tvalid
    SLICE_X3Y75          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.077     1.675 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/grxd.rx_len_wr_en_i_2/O
                         net (fo=1, routed)           0.130     1.805    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/rx_complete
    SLICE_X4Y75          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.rx_len_wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.399     1.586    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X4Y75          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.rx_len_wr_en_reg/C
                         clock pessimism             -0.078     1.508    
                         clock uncertainty            0.160     1.668    
    SLICE_X4Y75          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     1.712    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.rx_len_wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/control_inst/rdata_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.140ns (27.237%)  route 0.374ns (72.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.572ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.623ns, distribution 0.768ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.272     1.272    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X4Y86          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.358 r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[11]/Q
                         net (fo=1, routed)           0.367     1.725    top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[51]
    SLICE_X4Y86          LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.054     1.779 r  top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[34]_INST_0/O
                         net (fo=1, routed)           0.007     1.786    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[15]
    SLICE_X4Y86          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.391     1.578    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y86          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[34]/C
                         clock pessimism             -0.107     1.471    
                         clock uncertainty            0.160     1.631    
    SLICE_X4Y86          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     1.676    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/control_inst/rdata_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.119ns (21.915%)  route 0.424ns (78.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.276ns (routing 0.572ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.623ns, distribution 0.771ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.276     1.276    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X4Y80          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.358 r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[2]/Q
                         net (fo=1, routed)           0.397     1.755    top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[42]
    SLICE_X5Y84          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.792 r  top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[25]_INST_0/O
                         net (fo=1, routed)           0.027     1.819    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[6]
    SLICE_X5Y84          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.394     1.581    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y84          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/C
                         clock pessimism             -0.078     1.503    
                         clock uncertainty            0.160     1.663    
    SLICE_X5Y84          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     1.707    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/control_inst/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.163ns (29.586%)  route 0.388ns (70.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.572ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.623ns, distribution 0.775ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.274     1.274    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X5Y90          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.360 f  top_i/keccak_core_0/U0/control_inst/FSM_onehot_rstate_reg[2]/Q
                         net (fo=6, routed)           0.370     1.730    top_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X9Y89          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.077     1.807 r  top_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask[0]_i_1/O
                         net (fo=1, routed)           0.018     1.825    top_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask[0]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  top_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.398     1.585    top_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X9Y89          FDRE                                         r  top_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]/C
                         clock pessimism             -0.078     1.506    
                         clock uncertainty            0.160     1.666    
    SLICE_X9Y89          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     1.710    top_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_minimal_area.req_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/control_inst/rdata_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.160ns (30.476%)  route 0.365ns (69.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.572ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.623ns, distribution 0.768ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.272     1.272    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X4Y86          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.355 r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[10]/Q
                         net (fo=1, routed)           0.342     1.697    top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[50]
    SLICE_X4Y86          LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.077     1.774 r  top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[33]_INST_0/O
                         net (fo=1, routed)           0.023     1.797    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[14]
    SLICE_X4Y86          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.391     1.578    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y86          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]/C
                         clock pessimism             -0.107     1.471    
                         clock uncertainty            0.160     1.631    
    SLICE_X4Y86          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     1.675    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/control_inst/rdata_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.120ns (21.583%)  route 0.436ns (78.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.276ns (routing 0.572ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.623ns, distribution 0.771ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.276     1.276    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X4Y80          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.359 r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[0]/Q
                         net (fo=1, routed)           0.407     1.766    top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[40]
    SLICE_X5Y84          LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     1.803 r  top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[23]_INST_0/O
                         net (fo=1, routed)           0.029     1.832    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[4]
    SLICE_X5Y84          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.394     1.581    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y84          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/C
                         clock pessimism             -0.078     1.503    
                         clock uncertainty            0.160     1.663    
    SLICE_X5Y84          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.044     1.707    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/control_inst/rdata_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.174ns (32.463%)  route 0.362ns (67.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.623ns, distribution 0.769ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.284     1.284    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X3Y79          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.368 r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[6]/Q
                         net (fo=1, routed)           0.344     1.712    top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[46]
    SLICE_X3Y86          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     1.802 r  top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[29]_INST_0/O
                         net (fo=1, routed)           0.018     1.820    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[10]
    SLICE_X3Y86          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.392     1.579    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y86          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/C
                         clock pessimism             -0.103     1.477    
                         clock uncertainty            0.160     1.637    
    SLICE_X3Y86          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     1.681    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/control_inst/rdata_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.107ns (19.742%)  route 0.435ns (80.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.279ns (routing 0.572ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.623ns, distribution 0.774ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.279     1.279    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X3Y81          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     1.363 r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[13]/Q
                         net (fo=1, routed)           0.428     1.791    top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[53]
    SLICE_X3Y81          LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.023     1.814 r  top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[36]_INST_0/O
                         net (fo=1, routed)           0.007     1.821    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[17]
    SLICE_X3Y81          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.397     1.584    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y81          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[36]/C
                         clock pessimism             -0.109     1.476    
                         clock uncertainty            0.160     1.636    
    SLICE_X3Y81          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.045     1.681    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/control_inst/rdata_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.127ns (23.133%)  route 0.422ns (76.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.284ns (routing 0.572ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.623ns, distribution 0.774ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.284     1.284    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X3Y79          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.368 r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[5]/Q
                         net (fo=1, routed)           0.415     1.783    top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[45]
    SLICE_X3Y81          LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.043     1.826 r  top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[28]_INST_0/O
                         net (fo=1, routed)           0.007     1.833    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[9]
    SLICE_X3Y81          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.397     1.584    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X3Y81          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/C
                         clock pessimism             -0.102     1.482    
                         clock uncertainty            0.160     1.642    
    SLICE_X3Y81          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     1.687    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 top_i/keccak_core_0/U0/control_inst/rdata_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.138ns (25.045%)  route 0.413ns (74.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.272ns (routing 0.572ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.623ns, distribution 0.768ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    BUFG_PS_X0Y80        BUFG_PS                      0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.272     1.272    top_i/keccak_core_0/U0/control_inst/ap_clk
    SLICE_X4Y86          FDRE                                         r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     1.355 r  top_i/keccak_core_0/U0/control_inst/rdata_data_reg[15]/Q
                         net (fo=1, routed)           0.404     1.759    top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[55]
    SLICE_X4Y86          LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.055     1.814 r  top_i/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[38]_INST_0/O
                         net (fo=1, routed)           0.009     1.823    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[19]
    SLICE_X4Y86          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.391     1.578    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X4Y86          FDRE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]/C
                         clock pessimism             -0.107     1.471    
                         clock uncertainty            0.160     1.631    
    SLICE_X4Y86          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.045     1.676    top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.146    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 0.226ns (11.548%)  route 1.731ns (88.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.209ns (routing 0.955ns, distribution 1.254ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.515     1.515    top_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X19Y142        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     1.741 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.216     1.957    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X19Y142        FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.209     2.425    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X19Y142        FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.104ns (12.855%)  route 0.705ns (87.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.460ns (routing 0.623ns, distribution 0.837ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.648     0.648    top_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X19Y142        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.104     0.752 r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.057     0.809    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X19Y142        FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.460     1.647    top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X19Y142        FDRE                                         r  top_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.159ns  (logic 0.334ns (15.470%)  route 1.825ns (84.530%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.380ns (routing 1.045ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.955ns, distribution 1.208ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.380     2.647    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y80          FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.761 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26/Q
                         net (fo=149, routed)         1.152     3.913    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/peripheral_aresetn[0]_repN_26_alias
    SLICE_X6Y75          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     4.049 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=4, routed)           0.202     4.251    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aresetn
    SLICE_X10Y75         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     4.335 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.471     4.806    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X13Y75         FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.163     2.379    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X13Y75         FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.004ns  (logic 0.116ns (5.788%)  route 1.888ns (94.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.955ns, distribution 1.149ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.403     2.670    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.786 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.888     4.674    top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y90          FDCE                                         f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.104     2.320    top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y90          FDCE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.004ns  (logic 0.116ns (5.788%)  route 1.888ns (94.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.955ns, distribution 1.149ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.403     2.670    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.786 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.888     4.674    top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y90          FDCE                                         f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.104     2.320    top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y90          FDCE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.004ns  (logic 0.116ns (5.788%)  route 1.888ns (94.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.955ns, distribution 1.149ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.403     2.670    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.786 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.888     4.674    top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y90          FDCE                                         f  top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.104     2.320    top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y90          FDCE                                         r  top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.015ns  (logic 0.454ns (22.534%)  route 1.561ns (77.466%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.380ns (routing 1.045ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.955ns, distribution 1.174ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.380     2.647    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X9Y80          FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.761 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_26/Q
                         net (fo=149, routed)         0.952     3.713    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/peripheral_aresetn[0]_repN_26_alias
    SLICE_X7Y81          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.188     3.901 f  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.381     4.282    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aresetn
    SLICE_X8Y72          LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.152     4.434 r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.227     4.661    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X8Y70          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.129     2.345    top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X8Y70          FDRE                                         r  top_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.911ns  (logic 0.116ns (6.069%)  route 1.795ns (93.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.955ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.403     2.670    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.786 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.795     4.581    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y119         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.126     2.342    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y119         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.911ns  (logic 0.116ns (6.069%)  route 1.795ns (93.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.955ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.403     2.670    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.786 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.795     4.581    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y119         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.126     2.342    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y119         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.911ns  (logic 0.116ns (6.069%)  route 1.795ns (93.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.955ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.403     2.670    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.786 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.795     4.581    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y119         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.126     2.342    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y119         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.891ns  (logic 0.116ns (6.133%)  route 1.775ns (93.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.955ns, distribution 1.157ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.403     2.670    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.786 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.775     4.561    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y84          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.112     2.328    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y84          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.891ns  (logic 0.116ns (6.133%)  route 1.775ns (93.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.045ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.955ns, distribution 1.157ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.403     2.670    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.786 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          1.775     4.561    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y84          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        2.112     2.328    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y84          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.083ns (45.696%)  route 0.099ns (54.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.572ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.623ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.311     1.462    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.545 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          0.099     1.644    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y121         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.451     1.638    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y121         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.083ns (45.696%)  route 0.099ns (54.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.572ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.623ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.311     1.462    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.545 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          0.099     1.644    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y121         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.451     1.638    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y121         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.083ns (45.696%)  route 0.099ns (54.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.572ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.623ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.311     1.462    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.545 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          0.099     1.644    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y121         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.451     1.638    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y121         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.151ns (56.981%)  route 0.114ns (43.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.572ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.623ns, distribution 0.829ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.308     1.459    top_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X3Y122         FDRE                                         r  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.543 f  top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.026     1.569    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X3Y122         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.067     1.636 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.088     1.724    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X2Y120         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.452     1.639    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X2Y120         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.083ns (20.379%)  route 0.324ns (79.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.572ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.623ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.311     1.462    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.545 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          0.324     1.869    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y93          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.394     1.581    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y93          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.083ns (20.379%)  route 0.324ns (79.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.572ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.623ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.311     1.462    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.545 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          0.324     1.869    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y93          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.394     1.581    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y93          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.083ns (20.379%)  route 0.324ns (79.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.572ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.623ns, distribution 0.771ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.311     1.462    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.545 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          0.324     1.869    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y93          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.394     1.581    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y93          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.083ns (18.695%)  route 0.361ns (81.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.572ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.623ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.311     1.462    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.545 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          0.361     1.906    top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y91         FDCE                                         f  top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.392     1.579    top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y91         FDCE                                         r  top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.083ns (18.695%)  route 0.361ns (81.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.572ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.623ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.311     1.462    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.545 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          0.361     1.906    top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y91         FDCE                                         f  top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.392     1.579    top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y91         FDCE                                         r  top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.083ns (18.695%)  route 0.361ns (81.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.572ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.623ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.311     1.462    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y121         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.545 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=99, routed)          0.361     1.906    top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y91         FDCE                                         f  top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=7444, routed)        1.392     1.579    top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y91         FDCE                                         r  top_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





