INFO: [VRFC 10-2263] Analyzing Verilog file "C:/03 Digital Lab/Lab05/full_adder_df/full_adder_df.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
