Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'PcieFifo'...
Applying external generics to 'PcieFifo'...
Delivering associated files for 'PcieFifo'...
Delivering EJava files for 'PcieFifo'...
Generating implementation netlist for 'PcieFifo'...
INFO:sim - Pre-processing HDL files for 'PcieFifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'PcieFifo'
Running ngcbuild...
Writing VHO instantiation template for 'PcieFifo'...
Writing VHDL behavioral simulation model for 'PcieFifo'...
WARNING:sim - Overwriting existing file
   /afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcie
   Master/coregen/tmp/_cg/PcieFifo/doc/fifo_generator_v9_3_vinfo.html with file
   from view xilinx_documentation
Delivered 3 files into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo
Delivered 1 file into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'PcieFifo'...
Generating ISE project...
XCO file found: PcieFifo.xco
XMDF file found: PcieFifo_xmdf.tcl
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo.asy -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMa
ster/coregen/tmp/_cg/PcieFifo.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMa
ster/coregen/tmp/_cg/PcieFifo.ngc" device information matches project device.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPci
   eMaster/coregen/tmp/_cg/PcieFifo.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/PcieFifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'PcieFifo' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'PcieFifo'...
WARNING:sim - A core named 'PcieFifo' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'PcieFifo'...
Delivering associated files for 'PcieFifo'...
Delivering EJava files for 'PcieFifo'...
Generating implementation netlist for 'PcieFifo'...
INFO:sim - Pre-processing HDL files for 'PcieFifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'PcieFifo'
Running ngcbuild...
Writing VHO instantiation template for 'PcieFifo'...
Writing VHDL behavioral simulation model for 'PcieFifo'...
WARNING:sim - Overwriting existing file
   /afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcie
   Master/coregen/tmp/_cg/PcieFifo/doc/fifo_generator_v9_3_vinfo.html with file
   from view xilinx_documentation
Delivered 3 files into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo
Delivered 1 file into directory
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'PcieFifo'...
Generating ISE project...
XCO file found: PcieFifo.xco
XMDF file found: PcieFifo_xmdf.tcl
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo.asy -view all -origin_type imported
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo.ngc -view all -origin_type created
Checking file
"/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMa
ster/coregen/tmp/_cg/PcieFifo.ngc" for project device match ...
File
"/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMa
ster/coregen/tmp/_cg/PcieFifo.ngc" device information matches project device.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPci
   eMaster/coregen/tmp/_cg/PcieFifo.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/afs/slac.stanford.edu/u/ey/rherbst/projects/rce/dpm_working/modules/ZynqPcieMas
ter/coregen/tmp/_cg/PcieFifo.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/PcieFifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
