%TF.GenerationSoftware,KiCad,Pcbnew,9.0.6*%
%TF.CreationDate,2026-01-12T08:11:23-05:00*%
%TF.ProjectId,clock,636c6f63-6b2e-46b6-9963-61645f706362,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.6) date 2026-01-12 08:11:23*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,1.524000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12RoundRect,0.375000X-0.375000X0.375000X-0.375000X-0.375000X0.375000X-0.375000X0.375000X0.375000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,1.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD14C,0.200000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U1,1,GPIO26/ADC0/A0*%
%TO.N,Net-(U1-GPIO26{slash}ADC0{slash}A0)*%
X85148500Y-122620000D03*
%TO.P,U1,2,GPIO27/ADC1/A1*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X87688500Y-122620000D03*
%TO.P,U1,3,GPIO28/ADC2/A2*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X90228500Y-122620000D03*
%TO.P,U1,4,GPIO29/ADC3/A3*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X92768500Y-122620000D03*
%TO.P,U1,5,GPIO6/SDA*%
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X95308500Y-122620000D03*
%TO.P,U1,6,GPIO7/SCL*%
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X97848500Y-122620000D03*
%TO.P,U1,7,GPIO0/TX*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X100388500Y-122620000D03*
%TO.P,U1,8,GPIO1/RX*%
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X100388500Y-107380000D03*
%TO.P,U1,9,GPIO2/SCK*%
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X97848500Y-107380000D03*
%TO.P,U1,10,GPIO4/MISO*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X95308500Y-107380000D03*
%TO.P,U1,11,GPIO3/MOSI*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X92768500Y-107380000D03*
%TO.P,U1,12,3V3*%
%TO.N,unconnected-(U1-3V3-Pad12)*%
X90228500Y-107380000D03*
%TO.P,U1,13,GND*%
%TO.N,unconnected-(U1-GND-Pad13)*%
X87688500Y-107380000D03*
%TO.P,U1,14,VBUS*%
%TO.N,unconnected-(U1-VBUS-Pad14)*%
X85148500Y-107380000D03*
%TD*%
D11*
%TO.P,R6,1*%
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X115880000Y-115250000D03*
%TO.P,R6,2*%
%TO.N,Net-(U2-F)*%
X123500000Y-115250000D03*
%TD*%
%TO.P,R5,1*%
%TO.N,Net-(U2-E)*%
X123370000Y-112000000D03*
%TO.P,R5,2*%
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X115750000Y-112000000D03*
%TD*%
%TO.P,R4,1*%
%TO.N,Net-(U1-GPIO29{slash}ADC3{slash}A3)*%
X104380000Y-121250000D03*
%TO.P,R4,2*%
%TO.N,Net-(U2-D)*%
X112000000Y-121250000D03*
%TD*%
D12*
%TO.P,U2,1,CA1*%
%TO.N,Net-(U1-GPIO3{slash}MOSI)*%
X156030000Y-108340000D03*
D13*
%TO.P,U2,2,CA2*%
%TO.N,Net-(U1-GPIO4{slash}MISO)*%
X153490000Y-108340000D03*
%TO.P,U2,3,D*%
%TO.N,Net-(U2-D)*%
X150950000Y-108340000D03*
%TO.P,U2,4,CAL*%
%TO.N,unconnected-(U2-CAL-Pad4)*%
X148410000Y-108340000D03*
%TO.P,U2,5,E*%
%TO.N,Net-(U2-E)*%
X145870000Y-108340000D03*
%TO.P,U2,6,CA3*%
%TO.N,Net-(U1-GPIO2{slash}SCK)*%
X143330000Y-108340000D03*
%TO.P,U2,7,DP*%
%TO.N,unconnected-(U2-DP-Pad7)*%
X140790000Y-108340000D03*
%TO.P,U2,8,CA4*%
%TO.N,Net-(U1-GPIO1{slash}RX)*%
X138250000Y-108340000D03*
%TO.P,U2,9,NC*%
%TO.N,unconnected-(U2-NC-Pad9)*%
X138250000Y-118500000D03*
%TO.P,U2,11,F*%
%TO.N,Net-(U2-F)*%
X143330000Y-118500000D03*
%TO.P,U2,13,C*%
%TO.N,Net-(U2-C)*%
X148410000Y-118500000D03*
%TO.P,U2,14,A*%
%TO.N,Net-(U2-A)*%
X150950000Y-118500000D03*
%TO.P,U2,15,G*%
%TO.N,Net-(U2-G)*%
X153490000Y-118500000D03*
%TO.P,U2,16,B*%
%TO.N,Net-(U2-B)*%
X156030000Y-118500000D03*
%TD*%
D11*
%TO.P,R7,1*%
%TO.N,Net-(U2-G)*%
X123370000Y-118500000D03*
%TO.P,R7,2*%
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X115750000Y-118500000D03*
%TD*%
%TO.P,R1,1*%
%TO.N,Net-(U2-A)*%
X111870000Y-111500000D03*
%TO.P,R1,2*%
%TO.N,Net-(U1-GPIO26{slash}ADC0{slash}A0)*%
X104250000Y-111500000D03*
%TD*%
%TO.P,R3,1*%
%TO.N,Net-(U2-C)*%
X112120000Y-118000000D03*
%TO.P,R3,2*%
%TO.N,Net-(U1-GPIO28{slash}ADC2{slash}A2)*%
X104500000Y-118000000D03*
%TD*%
%TO.P,R2,1*%
%TO.N,Net-(U2-B)*%
X112000000Y-114750000D03*
%TO.P,R2,2*%
%TO.N,Net-(U1-GPIO27{slash}ADC1{slash}A1)*%
X104380000Y-114750000D03*
%TD*%
D14*
%TO.N,Net-(U2-D)*%
X146833950Y-112456050D02*
X150950000Y-108340000D01*
X112000000Y-121250000D02*
X115677050Y-121250000D01*
X124471000Y-112456050D02*
X146833950Y-112456050D01*
X115677050Y-121250000D02*
X124471000Y-112456050D01*
%TO.N,Net-(U2-E)*%
X123370000Y-112000000D02*
X142210000Y-112000000D01*
X142210000Y-112000000D02*
X145870000Y-108340000D01*
%TO.N,Net-(U1-GPIO6{slash}SDA)*%
X112985050Y-112000000D02*
X104836050Y-120149000D01*
X115750000Y-112000000D02*
X112985050Y-112000000D01*
X97779500Y-120149000D02*
X95308500Y-122620000D01*
X104836050Y-120149000D02*
X97779500Y-120149000D01*
%TO.N,Net-(U1-GPIO7{slash}SCL)*%
X98968500Y-121500000D02*
X97848500Y-122620000D01*
X115880000Y-115250000D02*
X113057050Y-115250000D01*
X113057050Y-115250000D02*
X105956050Y-122351000D01*
X100771810Y-121500000D02*
X98968500Y-121500000D01*
X105956050Y-122351000D02*
X101622810Y-122351000D01*
X101622810Y-122351000D02*
X100771810Y-121500000D01*
%TO.N,Net-(U2-F)*%
X123500000Y-115250000D02*
X140080000Y-115250000D01*
X140080000Y-115250000D02*
X143330000Y-118500000D01*
%TO.N,Net-(U1-GPIO0{slash}TX)*%
X115750000Y-118500000D02*
X113177050Y-118500000D01*
X113177050Y-118500000D02*
X108295051Y-123381999D01*
X101150499Y-123381999D02*
X100388500Y-122620000D01*
X108295051Y-123381999D02*
X101150499Y-123381999D01*
%TO.N,Net-(U2-G)*%
X123370000Y-118500000D02*
X124421000Y-119551000D01*
X124421000Y-119551000D02*
X152439000Y-119551000D01*
X152439000Y-119551000D02*
X153490000Y-118500000D01*
%TD*%
M02*
