\begin{itemize}
  \itemsep-0.5em
\item Lint-clean Verilog RTL source code synthesizable for ASIC and FPGA
\item Verilog testbench and simulation scripts for 100\% code coverage
\item ASIC synthesis script and timing constraints
\item FPGA synthesis scripts  and timing constraints
\item Bare-metal software driver and example user firmware
\item Comprehensive user guide
\item Upon request: linting, simulation coverage, and synthesis reports, and FPGA testing environment.
\end{itemize}
