<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <p>SmartTime Version 12.500.0.22</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.0 (Version 12.500.0.22)
Date: Mon Mar 25 16:52:55 2019 </p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>Top_Level</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>IGLOO2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2GL025</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 85 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
        </table>
        <p/>
        <p/>
        <h2>Coverage Summary</h2>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>        14204</td>
                <td>            9</td>
                <td>        14213</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>         1328</td>
                <td>           29</td>
                <td>         1357</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            7</td>
                <td>            7</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>        15532</td>
                <td>           45</td>
                <td>        15577</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>        14204</td>
                <td>            9</td>
                <td>        14213</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>         1328</td>
                <td>           29</td>
                <td>         1357</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            7</td>
                <td>            7</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>        15532</td>
                <td>           45</td>
                <td>        15577</td>
            </tr>
        </table>
        <h3>Clock domain: </h3>
        <p>MSS_SubSystem_sb_0/CCC_0/GL0</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>        13273</td>
                <td>            3</td>
                <td>        13276</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>         1193</td>
                <td>            4</td>
                <td>         1197</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            5</td>
                <td>            5</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>        14466</td>
                <td>           12</td>
                <td>        14478</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>        13273</td>
                <td>            3</td>
                <td>        13276</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>         1193</td>
                <td>            4</td>
                <td>         1197</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            5</td>
                <td>            5</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>        14466</td>
                <td>           12</td>
                <td>        14478</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Max input delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>FTDI_UART0_TXD</li>
            <li>TCK</li>
            <li>TRSTB</li>
            <li>USER_BUTTON1</li>
            <li>USER_BUTTON2</li>
        </ul>
        <p/>
        <p> - Min input delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>FTDI_UART0_TXD</li>
            <li>TCK</li>
            <li>TRSTB</li>
            <li>USER_BUTTON1</li>
            <li>USER_BUTTON2</li>
        </ul>
        <p/>
        <p/>
        <p> - Max output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>FTDI_UART0_RXD</li>
            <li>LED1_GREEN</li>
            <li>LED1_RED</li>
            <li>LED2_GREEN</li>
            <li>LED2_RED</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>FTDI_UART0_RXD</li>
            <li>LED1_GREEN</li>
            <li>LED1_RED</li>
            <li>LED2_GREEN</li>
            <li>LED2_RED</li>
        </ul>
        <p/>
        <p/>
        <p> - Setup uncconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>PB_Debouncer_0/SPB:D</li>
            <li>PB_Debouncer_1/SPB:D</li>
            <li>UART_Term_0/UART_Term_0/uUART/make_RX/samples[2]:D</li>
        </ul>
        <p/>
        <p> - Recovery uncconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>MSS_SubSystem_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</li>
            <li>MSS_SubSystem_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</li>
            <li>MSS_SubSystem_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</li>
            <li>MSS_SubSystem_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</li>
        </ul>
        <p/>
        <p> - Hold uncconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>PB_Debouncer_0/SPB:D</li>
            <li>PB_Debouncer_1/SPB:D</li>
            <li>UART_Term_0/UART_Term_0/uUART/make_RX/samples[2]:D</li>
        </ul>
        <p/>
        <p> - Removal uncconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>MSS_SubSystem_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</li>
            <li>MSS_SubSystem_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</li>
            <li>MSS_SubSystem_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</li>
            <li>MSS_SubSystem_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</li>
        </ul>
        <p/>
        <h3>Clock domain: </h3>
        <p>MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>           33</td>
                <td>            0</td>
                <td>           33</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>           22</td>
                <td>            0</td>
                <td>           22</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>           55</td>
                <td>            0</td>
                <td>           55</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>           33</td>
                <td>            0</td>
                <td>           33</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>           22</td>
                <td>            0</td>
                <td>           22</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>           55</td>
                <td>            0</td>
                <td>           55</td>
            </tr>
        </table>
        <h3>Clock domain: </h3>
        <p>MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>          191</td>
                <td>            0</td>
                <td>          191</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>           74</td>
                <td>            0</td>
                <td>           74</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>          265</td>
                <td>            0</td>
                <td>          265</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>          191</td>
                <td>            0</td>
                <td>          191</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>           74</td>
                <td>            0</td>
                <td>           74</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            0</td>
                <td>            0</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>          265</td>
                <td>            0</td>
                <td>          265</td>
            </tr>
        </table>
        <h3>Clock domain: </h3>
        <p>TCK</p>
        <p/>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Setup</td>
                <td>          707</td>
                <td>            6</td>
                <td>          713</td>
            </tr>
            <tr>
                <td>Recovery</td>
                <td>           39</td>
                <td>           25</td>
                <td>           64</td>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Total Setup</td>
                <td>          746</td>
                <td>           32</td>
                <td>          778</td>
            </tr>
            <tr>
                <td>Hold</td>
                <td>          707</td>
                <td>            6</td>
                <td>          713</td>
            </tr>
            <tr>
                <td>Removal</td>
                <td>           39</td>
                <td>           25</td>
                <td>           64</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Total Hold</td>
                <td>          746</td>
                <td>           32</td>
                <td>          778</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Max input delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>TCK</li>
            <li>TDI</li>
            <li>TMS</li>
            <li>TRSTB</li>
        </ul>
        <p/>
        <p> - Min input delay constraint missing on ports:</p>
        <p/>
        <ul>
            <li>TCK</li>
            <li>TDI</li>
            <li>TMS</li>
            <li>TRSTB</li>
        </ul>
        <p/>
        <p/>
        <p> - Max output delay constraint missing on port:</p>
        <p/>
        <ul>
            <li>TDO</li>
        </ul>
        <p/>
        <p> - Min output delay constraint missing on port:</p>
        <p/>
        <ul>
            <li>TDO</li>
        </ul>
        <p/>
        <p/>
        <p> - Setup uncconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>JTAG_0/JTAG_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TDI</li>
            <li>JTAG_0/JTAG_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TMS</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/UTDO:EN</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/UTDODRV:D</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/pauselow:D</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$:D</li>
        </ul>
        <p/>
        <p> - Recovery uncconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>JTAG_0/JTAG_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TRSTB</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/UTDO:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/UTDODRV:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[0]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[1]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[2]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[3]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[4]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/pauselow:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[0]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[1]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[2]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[3]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[4]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/tckgo:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:ALn</li>
        </ul>
        <p/>
        <p> - Hold uncconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>JTAG_0/JTAG_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TDI</li>
            <li>JTAG_0/JTAG_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TMS</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/UTDO:EN</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/UTDODRV:D</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/pauselow:D</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$:D</li>
        </ul>
        <p/>
        <p> - Removal uncconstrained for the following pins:</p>
        <p/>
        <ul>
            <li>JTAG_0/JTAG_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TRSTB</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/UTDO:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/UTDODRV:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[0]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[1]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[2]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[3]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[4]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/pauselow:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[0]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[1]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[2]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[3]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/state[4]:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/tckgo:ALn</li>
            <li>JTAG_0/JTAG_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:ALn</li>
            <li>MiV_Core32_0/MiV_Core32_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:ALn</li>
        </ul>
        <p/>
        <h3>Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th>Type of check</th>
                <th>Constrained</th>
                <th>UnConstrained</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Output Setup</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
            <tr>
                <td>Output Hold</td>
                <td>            0</td>
                <td>            1</td>
                <td>            1</td>
            </tr>
        </table>
        <h4>Enhancement Suggestions</h4>
        <p/>
        <p> - Max delay constraint missing on input port:</p>
        <p/>
        <ul>
            <li>TCK</li>
        </ul>
        <p/>
        <p> - Min delay constraint missing on input port:</p>
        <p/>
        <ul>
            <li>TCK</li>
        </ul>
        <p/>
        <p/>
        <p> - Max delay constraint missing on output port:</p>
        <p/>
        <ul>
            <li>TDO</li>
        </ul>
        <p/>
        <p> - Min delay constraint missing on output port:</p>
        <p/>
        <ul>
            <li>TDO</li>
        </ul>
        <p/>
        <p/>
    </body>
</html>
