#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  3 15:14:03 2023
# Process ID: 2520
# Current directory: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse_encoder_decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2452 C:\Users\xceles00\Documents\digital-electronics-1-projekt\morse_encoder_decoder\morse_encoder_decoder.xpr
# Log file: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse_encoder_decoder/vivado.log
# Journal file: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse_encoder_decoder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder' since last save.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.gen/sources_1', nor could it be found using path 'C:/Users/jehli/digital-electronics-1-projekt/morse_encoder_decoder/morse_encoder_decoder.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ClassicSocBoot
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'morse_encoder_decoder.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/appz/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as morse C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse -force
save_project_as: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 999.230 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_encoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_encoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sim_1/new/tb_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.sim/sim_1/behav/xsim'
"xelab -wto 69736fedc0254b558b683223a6c240c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 69736fedc0254b558b683223a6c240c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=25000000)\]
Compiling architecture behavioral of entity xil_defaultlib.encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_encoder
Built simulation snapshot tb_encoder_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.sim/sim_1/behav/xsim/xsim.dir/tb_encoder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.sim/sim_1/behav/xsim/xsim.dir/tb_encoder_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May  3 15:15:34 2023. For additional details about this file, please refer to the WebTalk help file at C:/appz/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May  3 15:15:34 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 999.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_encoder_behav -key {Behavioral:sim_1:Functional:tb_encoder} -tclbatch {tb_encoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_encoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20s
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sim_1/new/tb_encoder.vhd
Note: Stimulus process finished
Time: 15 s  Iteration: 0  Process: /tb_encoder/p_stimulus  File: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sim_1/new/tb_encoder.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_encoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20s
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 999.230 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: encoder
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1298.953 ; gain = 248.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:57]
INFO: [Synth 8-3491] module 'digi_clk' declared at 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:7' bound to instance 'clk_div' of component 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:64]
ERROR: [Synth 8-3493] module 'digi_clk' declared at 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:7' does not have matching formal port for component port 'clk_in' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:64]
ERROR: [Synth 8-285] failed synthesizing module 'encoder' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1351.672 ; gain = 301.320
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: encoder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1351.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
WARNING: [Synth 8-5640] Port 'clk' is missing in component declaration [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:57]
INFO: [Synth 8-3491] module 'digi_clk' declared at 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:7' bound to instance 'clk_div' of component 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:64]
ERROR: [Synth 8-3493] module 'digi_clk' declared at 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:7' does not have matching formal port for component port 'clk_in' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:64]
ERROR: [Synth 8-285] failed synthesizing module 'encoder' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.547 ; gain = 6.875
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
reset_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: encoder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1384.828 ; gain = 20.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
INFO: [Synth 8-3491] module 'digi_clk' declared at 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:7' bound to instance 'clk_div' of component 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:64]
INFO: [Synth 8-638] synthesizing module 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'digi_clk' (1#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'encoder' (3#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.828 ; gain = 20.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.660 ; gain = 23.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.660 ; gain = 23.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1387.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blank'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1502.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1585.562 ; gain = 221.324
9 Infos, 24 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1585.562 ; gain = 221.324
set_property top top [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1606.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/04-segment/display/display.srcs/sources_1/new/top.vhd:50]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
INFO: [Synth 8-3491] module 'digi_clk' declared at 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:7' bound to instance 'clk_div' of component 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:64]
INFO: [Synth 8-638] synthesizing module 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'digi_clk' (1#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'encoder' (3#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
INFO: [Synth 8-638] synthesizing module 'digi_clk__parameterized0' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'digi_clk__parameterized0' (3#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/04-segment/display/display.srcs/sources_1/new/top.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1606.273 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1606.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1606.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1606.273 ; gain = 0.000
15 Infos, 7 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1606.273 ; gain = 0.000
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May  3 15:25:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/synth_1/runme.log
[Wed May  3 15:25:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1606.273 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7E20A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2924.270 ; gain = 1317.996
set_property PROGRAM.FILE {C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3033.773 ; gain = 72.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/04-segment/display/display.srcs/sources_1/new/top.vhd:50]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
INFO: [Synth 8-3491] module 'digi_clk' declared at 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:7' bound to instance 'clk_div' of component 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:64]
INFO: [Synth 8-638] synthesizing module 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'digi_clk' (1#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:24]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'encoder' (3#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:45]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:24]
	Parameter g_MAX bound to: 20000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (3#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:24]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/04-segment/display/display.srcs/sources_1/new/top.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3072.301 ; gain = 110.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3094.203 ; gain = 132.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3094.203 ; gain = 132.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3094.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3201.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3221.184 ; gain = 259.445
15 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3221.184 ; gain = 259.445
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3237.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/04-segment/display/display.srcs/sources_1/new/top.vhd:50]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:47]
INFO: [Synth 8-3491] module 'digi_clk' declared at 'C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:7' bound to instance 'clk_div' of component 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:66]
INFO: [Synth 8-638] synthesizing module 'digi_clk' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'digi_clk' (1#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/clock_divider.vhd:13]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:24]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'encoder' (3#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/new/encoder.vhd:47]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:24]
	Parameter g_MAX bound to: 20000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (3#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:24]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (4#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/07-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/sources_1/imports/labs_2023/04-segment/display/display.srcs/sources_1/new/top.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3237.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3237.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3237.879 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3237.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.srcs/constrs_1/imports/new/Nexys A7-50T.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3242.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3242.719 ; gain = 4.840
15 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3242.719 ; gain = 4.840
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May  3 15:46:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/synth_1/runme.log
[Wed May  3 15:46:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3242.719 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7E20A
set_property PROGRAM.FILE {C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May  3 15:53:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/synth_1/runme.log
[Wed May  3 15:53:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/xceles00/Documents/digital-electronics-1-projekt/morse/morse.runs/impl_1/runme.log
