$date
	Sun Oct 23 04:27:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1015549
b100 !
1"
#1015550
b100 &
b100 %
1$
#1015551
0"
#1015554
b10 &
b10 %
#1015558
b1 &
1#
b1 %
#1015562
b0 &
b0 %
0#
0$
#1984835
b11010 !
1"
#1984838
b11010 &
b11010 %
1$
#1984839
0"
#1984842
b1101 &
b1101 %
#1984846
b101000 &
b101000 %
#1984850
b10100 &
b10100 %
#1984854
b1010 &
b1010 %
#1984858
b101 &
b101 %
#1984862
b10000 &
b10000 %
#1984866
b1000 &
b1000 %
#1984870
b100 &
b100 %
#1984874
b10 &
b10 %
#1984878
b1 &
1#
b1 %
#1984882
b0 &
b0 %
0#
0$
#2975511
b10010 !
1"
#2975514
b10010 &
b10010 %
1$
#2975515
0"
#2975518
b1001 &
b1001 %
#2975522
b11100 &
b11100 %
#2975526
b1110 &
b1110 %
#2975530
b111 &
b111 %
#2975534
b10110 &
b10110 %
#2975538
b1011 &
b1011 %
#2975542
b100010 &
b100010 %
#2975546
b10001 &
b10001 %
#2975550
b110100 &
b110100 %
#2975554
b11010 &
b11010 %
#2975558
b1101 &
b1101 %
#2975562
b101000 &
b101000 %
#2975566
b10100 &
b10100 %
#2975570
b1010 &
b1010 %
#2975574
b101 &
b101 %
#2975578
b10000 &
b10000 %
#2975582
b1000 &
b1000 %
#2975586
b100 &
b100 %
#2975590
b10 &
b10 %
#2975594
b1 &
b1 %
1#
#2975598
b0 &
0#
b0 %
0$
#4500012
