
rtos2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a6c  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002b2c  08002b2c  00012b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b94  08002b94  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b94  08002b94  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b94  08002b94  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b94  08002b94  00012b94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b98  08002b98  00012b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001008  2000000c  08002ba8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001014  08002ba8  00021014  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e77c  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023f3  00000000  00000000  0002e7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  00030ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  00031918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011383  00000000  00000000  00032570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e6f6  00000000  00000000  000438f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068c9f  00000000  00000000  00051fe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bac88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f34  00000000  00000000  000bacdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002b14 	.word	0x08002b14

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002b14 	.word	0x08002b14

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800022c:	68fb      	ldr	r3, [r7, #12]
 800022e:	4a06      	ldr	r2, [pc, #24]	; (8000248 <vApplicationGetIdleTaskMemory+0x28>)
 8000230:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	4a05      	ldr	r2, [pc, #20]	; (800024c <vApplicationGetIdleTaskMemory+0x2c>)
 8000236:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2280      	movs	r2, #128	; 0x80
 800023c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	46bd      	mov	sp, r7
 8000242:	b004      	add	sp, #16
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	20000028 	.word	0x20000028
 800024c:	2000007c 	.word	0x2000007c

08000250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b089      	sub	sp, #36	; 0x24
 8000254:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000256:	f000 f9cd 	bl	80005f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800025a:	f000 f819 	bl	8000290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025e:	f000 f861 	bl	8000324 <MX_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000262:	1d3b      	adds	r3, r7, #4
 8000264:	4a08      	ldr	r2, [pc, #32]	; (8000288 <main+0x38>)
 8000266:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000268:	c313      	stmia	r3!, {r0, r1, r4}
 800026a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800026c:	c313      	stmia	r3!, {r0, r1, r4}
 800026e:	6812      	ldr	r2, [r2, #0]
 8000270:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000272:	1d3b      	adds	r3, r7, #4
 8000274:	2100      	movs	r1, #0
 8000276:	0018      	movs	r0, r3
 8000278:	f001 fb77 	bl	800196a <osThreadCreate>
 800027c:	0002      	movs	r2, r0
 800027e:	4b03      	ldr	r3, [pc, #12]	; (800028c <main+0x3c>)
 8000280:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000282:	f001 fb5a 	bl	800193a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000286:	e7fe      	b.n	8000286 <main+0x36>
 8000288:	08002b38 	.word	0x08002b38
 800028c:	20000fc4 	.word	0x20000fc4

08000290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000290:	b590      	push	{r4, r7, lr}
 8000292:	b091      	sub	sp, #68	; 0x44
 8000294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000296:	2410      	movs	r4, #16
 8000298:	193b      	adds	r3, r7, r4
 800029a:	0018      	movs	r0, r3
 800029c:	2330      	movs	r3, #48	; 0x30
 800029e:	001a      	movs	r2, r3
 80002a0:	2100      	movs	r1, #0
 80002a2:	f002 fc2f 	bl	8002b04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a6:	003b      	movs	r3, r7
 80002a8:	0018      	movs	r0, r3
 80002aa:	2310      	movs	r3, #16
 80002ac:	001a      	movs	r2, r3
 80002ae:	2100      	movs	r1, #0
 80002b0:	f002 fc28 	bl	8002b04 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002b4:	0021      	movs	r1, r4
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2202      	movs	r2, #2
 80002ba:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2201      	movs	r2, #1
 80002c0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2210      	movs	r2, #16
 80002c6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2202      	movs	r2, #2
 80002cc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2200      	movs	r2, #0
 80002d2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	22a0      	movs	r2, #160	; 0xa0
 80002d8:	0392      	lsls	r2, r2, #14
 80002da:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	2200      	movs	r2, #0
 80002e0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	0018      	movs	r0, r3
 80002e6:	f000 fc0b 	bl	8000b00 <HAL_RCC_OscConfig>
 80002ea:	1e03      	subs	r3, r0, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80002ee:	f000 f8b1 	bl	8000454 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f2:	003b      	movs	r3, r7
 80002f4:	2207      	movs	r2, #7
 80002f6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f8:	003b      	movs	r3, r7
 80002fa:	2202      	movs	r2, #2
 80002fc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fe:	003b      	movs	r3, r7
 8000300:	2200      	movs	r2, #0
 8000302:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000304:	003b      	movs	r3, r7
 8000306:	2200      	movs	r2, #0
 8000308:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800030a:	003b      	movs	r3, r7
 800030c:	2101      	movs	r1, #1
 800030e:	0018      	movs	r0, r3
 8000310:	f000 ff10 	bl	8001134 <HAL_RCC_ClockConfig>
 8000314:	1e03      	subs	r3, r0, #0
 8000316:	d001      	beq.n	800031c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000318:	f000 f89c 	bl	8000454 <Error_Handler>
  }
}
 800031c:	46c0      	nop			; (mov r8, r8)
 800031e:	46bd      	mov	sp, r7
 8000320:	b011      	add	sp, #68	; 0x44
 8000322:	bd90      	pop	{r4, r7, pc}

08000324 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000324:	b590      	push	{r4, r7, lr}
 8000326:	b089      	sub	sp, #36	; 0x24
 8000328:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800032a:	240c      	movs	r4, #12
 800032c:	193b      	adds	r3, r7, r4
 800032e:	0018      	movs	r0, r3
 8000330:	2314      	movs	r3, #20
 8000332:	001a      	movs	r2, r3
 8000334:	2100      	movs	r1, #0
 8000336:	f002 fbe5 	bl	8002b04 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800033a:	4b26      	ldr	r3, [pc, #152]	; (80003d4 <MX_GPIO_Init+0xb0>)
 800033c:	695a      	ldr	r2, [r3, #20]
 800033e:	4b25      	ldr	r3, [pc, #148]	; (80003d4 <MX_GPIO_Init+0xb0>)
 8000340:	2180      	movs	r1, #128	; 0x80
 8000342:	0289      	lsls	r1, r1, #10
 8000344:	430a      	orrs	r2, r1
 8000346:	615a      	str	r2, [r3, #20]
 8000348:	4b22      	ldr	r3, [pc, #136]	; (80003d4 <MX_GPIO_Init+0xb0>)
 800034a:	695a      	ldr	r2, [r3, #20]
 800034c:	2380      	movs	r3, #128	; 0x80
 800034e:	029b      	lsls	r3, r3, #10
 8000350:	4013      	ands	r3, r2
 8000352:	60bb      	str	r3, [r7, #8]
 8000354:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000356:	4b1f      	ldr	r3, [pc, #124]	; (80003d4 <MX_GPIO_Init+0xb0>)
 8000358:	695a      	ldr	r2, [r3, #20]
 800035a:	4b1e      	ldr	r3, [pc, #120]	; (80003d4 <MX_GPIO_Init+0xb0>)
 800035c:	2180      	movs	r1, #128	; 0x80
 800035e:	0309      	lsls	r1, r1, #12
 8000360:	430a      	orrs	r2, r1
 8000362:	615a      	str	r2, [r3, #20]
 8000364:	4b1b      	ldr	r3, [pc, #108]	; (80003d4 <MX_GPIO_Init+0xb0>)
 8000366:	695a      	ldr	r2, [r3, #20]
 8000368:	2380      	movs	r3, #128	; 0x80
 800036a:	031b      	lsls	r3, r3, #12
 800036c:	4013      	ands	r3, r2
 800036e:	607b      	str	r3, [r7, #4]
 8000370:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000372:	23c0      	movs	r3, #192	; 0xc0
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	4818      	ldr	r0, [pc, #96]	; (80003d8 <MX_GPIO_Init+0xb4>)
 8000378:	2200      	movs	r2, #0
 800037a:	0019      	movs	r1, r3
 800037c:	f000 fb88 	bl	8000a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000380:	193b      	adds	r3, r7, r4
 8000382:	2201      	movs	r2, #1
 8000384:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000386:	193b      	adds	r3, r7, r4
 8000388:	2290      	movs	r2, #144	; 0x90
 800038a:	0352      	lsls	r2, r2, #13
 800038c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038e:	193b      	adds	r3, r7, r4
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000394:	193a      	adds	r2, r7, r4
 8000396:	2390      	movs	r3, #144	; 0x90
 8000398:	05db      	lsls	r3, r3, #23
 800039a:	0011      	movs	r1, r2
 800039c:	0018      	movs	r0, r3
 800039e:	f000 fa07 	bl	80007b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80003a2:	0021      	movs	r1, r4
 80003a4:	187b      	adds	r3, r7, r1
 80003a6:	22c0      	movs	r2, #192	; 0xc0
 80003a8:	0092      	lsls	r2, r2, #2
 80003aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ac:	187b      	adds	r3, r7, r1
 80003ae:	2201      	movs	r2, #1
 80003b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	2200      	movs	r2, #0
 80003b6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2200      	movs	r2, #0
 80003bc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003be:	187b      	adds	r3, r7, r1
 80003c0:	4a05      	ldr	r2, [pc, #20]	; (80003d8 <MX_GPIO_Init+0xb4>)
 80003c2:	0019      	movs	r1, r3
 80003c4:	0010      	movs	r0, r2
 80003c6:	f000 f9f3 	bl	80007b0 <HAL_GPIO_Init>

}
 80003ca:	46c0      	nop			; (mov r8, r8)
 80003cc:	46bd      	mov	sp, r7
 80003ce:	b009      	add	sp, #36	; 0x24
 80003d0:	bd90      	pop	{r4, r7, pc}
 80003d2:	46c0      	nop			; (mov r8, r8)
 80003d4:	40021000 	.word	0x40021000
 80003d8:	48000800 	.word	0x48000800

080003dc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b084      	sub	sp, #16
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	 // print = "hello";
	HAL_GPIO_TogglePin(GPIOC, LD3_Pin);
 80003e4:	2380      	movs	r3, #128	; 0x80
 80003e6:	009b      	lsls	r3, r3, #2
 80003e8:	4a0e      	ldr	r2, [pc, #56]	; (8000424 <StartDefaultTask+0x48>)
 80003ea:	0019      	movs	r1, r3
 80003ec:	0010      	movs	r0, r2
 80003ee:	f000 fb6c 	bl	8000aca <HAL_GPIO_TogglePin>
    osDelay(1000);
 80003f2:	23fa      	movs	r3, #250	; 0xfa
 80003f4:	009b      	lsls	r3, r3, #2
 80003f6:	0018      	movs	r0, r3
 80003f8:	f001 fb04 	bl	8001a04 <osDelay>
    count++;
 80003fc:	4b0a      	ldr	r3, [pc, #40]	; (8000428 <StartDefaultTask+0x4c>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	1c5a      	adds	r2, r3, #1
 8000402:	4b09      	ldr	r3, [pc, #36]	; (8000428 <StartDefaultTask+0x4c>)
 8000404:	601a      	str	r2, [r3, #0]
    if(count == 10)
 8000406:	4b08      	ldr	r3, [pc, #32]	; (8000428 <StartDefaultTask+0x4c>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2b0a      	cmp	r3, #10
 800040c:	d1ea      	bne.n	80003e4 <StartDefaultTask+0x8>
    {
    	uint32_t PreviousWakeTime = osKernelSysTick();
 800040e:	f001 fa9c 	bl	800194a <osKernelSysTick>
 8000412:	0003      	movs	r3, r0
 8000414:	60fb      	str	r3, [r7, #12]
    	osDelayUntil(PreviousWakeTime, 10000);
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	4a04      	ldr	r2, [pc, #16]	; (800042c <StartDefaultTask+0x50>)
 800041a:	0011      	movs	r1, r2
 800041c:	0018      	movs	r0, r3
 800041e:	f001 fb05 	bl	8001a2c <osDelayUntil>
	HAL_GPIO_TogglePin(GPIOC, LD3_Pin);
 8000422:	e7df      	b.n	80003e4 <StartDefaultTask+0x8>
 8000424:	48000800 	.word	0x48000800
 8000428:	2000027c 	.word	0x2000027c
 800042c:	00002710 	.word	0x00002710

08000430 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a04      	ldr	r2, [pc, #16]	; (8000450 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d101      	bne.n	8000446 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000442:	f000 f8eb 	bl	800061c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000446:	46c0      	nop			; (mov r8, r8)
 8000448:	46bd      	mov	sp, r7
 800044a:	b002      	add	sp, #8
 800044c:	bd80      	pop	{r7, pc}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	40012c00 	.word	0x40012c00

08000454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000458:	b672      	cpsid	i
}
 800045a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800045c:	e7fe      	b.n	800045c <Error_Handler+0x8>
	...

08000460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000466:	4b12      	ldr	r3, [pc, #72]	; (80004b0 <HAL_MspInit+0x50>)
 8000468:	699a      	ldr	r2, [r3, #24]
 800046a:	4b11      	ldr	r3, [pc, #68]	; (80004b0 <HAL_MspInit+0x50>)
 800046c:	2101      	movs	r1, #1
 800046e:	430a      	orrs	r2, r1
 8000470:	619a      	str	r2, [r3, #24]
 8000472:	4b0f      	ldr	r3, [pc, #60]	; (80004b0 <HAL_MspInit+0x50>)
 8000474:	699b      	ldr	r3, [r3, #24]
 8000476:	2201      	movs	r2, #1
 8000478:	4013      	ands	r3, r2
 800047a:	607b      	str	r3, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800047e:	4b0c      	ldr	r3, [pc, #48]	; (80004b0 <HAL_MspInit+0x50>)
 8000480:	69da      	ldr	r2, [r3, #28]
 8000482:	4b0b      	ldr	r3, [pc, #44]	; (80004b0 <HAL_MspInit+0x50>)
 8000484:	2180      	movs	r1, #128	; 0x80
 8000486:	0549      	lsls	r1, r1, #21
 8000488:	430a      	orrs	r2, r1
 800048a:	61da      	str	r2, [r3, #28]
 800048c:	4b08      	ldr	r3, [pc, #32]	; (80004b0 <HAL_MspInit+0x50>)
 800048e:	69da      	ldr	r2, [r3, #28]
 8000490:	2380      	movs	r3, #128	; 0x80
 8000492:	055b      	lsls	r3, r3, #21
 8000494:	4013      	ands	r3, r2
 8000496:	603b      	str	r3, [r7, #0]
 8000498:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800049a:	2302      	movs	r3, #2
 800049c:	425b      	negs	r3, r3
 800049e:	2200      	movs	r2, #0
 80004a0:	2103      	movs	r1, #3
 80004a2:	0018      	movs	r0, r3
 80004a4:	f000 f95e 	bl	8000764 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004a8:	46c0      	nop			; (mov r8, r8)
 80004aa:	46bd      	mov	sp, r7
 80004ac:	b002      	add	sp, #8
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	40021000 	.word	0x40021000

080004b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08a      	sub	sp, #40	; 0x28
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80004bc:	2300      	movs	r3, #0
 80004be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 80004c0:	2300      	movs	r3, #0
 80004c2:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	2200      	movs	r2, #0
 80004c8:	0019      	movs	r1, r3
 80004ca:	200d      	movs	r0, #13
 80004cc:	f000 f94a 	bl	8000764 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80004d0:	200d      	movs	r0, #13
 80004d2:	f000 f95c 	bl	800078e <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80004d6:	4b21      	ldr	r3, [pc, #132]	; (800055c <HAL_InitTick+0xa8>)
 80004d8:	699a      	ldr	r2, [r3, #24]
 80004da:	4b20      	ldr	r3, [pc, #128]	; (800055c <HAL_InitTick+0xa8>)
 80004dc:	2180      	movs	r1, #128	; 0x80
 80004de:	0109      	lsls	r1, r1, #4
 80004e0:	430a      	orrs	r2, r1
 80004e2:	619a      	str	r2, [r3, #24]
 80004e4:	4b1d      	ldr	r3, [pc, #116]	; (800055c <HAL_InitTick+0xa8>)
 80004e6:	699a      	ldr	r2, [r3, #24]
 80004e8:	2380      	movs	r3, #128	; 0x80
 80004ea:	011b      	lsls	r3, r3, #4
 80004ec:	4013      	ands	r3, r2
 80004ee:	60bb      	str	r3, [r7, #8]
 80004f0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004f2:	230c      	movs	r3, #12
 80004f4:	18fa      	adds	r2, r7, r3
 80004f6:	2310      	movs	r3, #16
 80004f8:	18fb      	adds	r3, r7, r3
 80004fa:	0011      	movs	r1, r2
 80004fc:	0018      	movs	r0, r3
 80004fe:	f000 ff6b 	bl	80013d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000502:	f000 ff53 	bl	80013ac <HAL_RCC_GetPCLK1Freq>
 8000506:	0003      	movs	r3, r0
 8000508:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800050a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800050c:	4914      	ldr	r1, [pc, #80]	; (8000560 <HAL_InitTick+0xac>)
 800050e:	0018      	movs	r0, r3
 8000510:	f7ff fdfa 	bl	8000108 <__udivsi3>
 8000514:	0003      	movs	r3, r0
 8000516:	3b01      	subs	r3, #1
 8000518:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800051a:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0xb0>)
 800051c:	4a12      	ldr	r2, [pc, #72]	; (8000568 <HAL_InitTick+0xb4>)
 800051e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000520:	4b10      	ldr	r3, [pc, #64]	; (8000564 <HAL_InitTick+0xb0>)
 8000522:	4a12      	ldr	r2, [pc, #72]	; (800056c <HAL_InitTick+0xb8>)
 8000524:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000526:	4b0f      	ldr	r3, [pc, #60]	; (8000564 <HAL_InitTick+0xb0>)
 8000528:	6a3a      	ldr	r2, [r7, #32]
 800052a:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 800052c:	4b0d      	ldr	r3, [pc, #52]	; (8000564 <HAL_InitTick+0xb0>)
 800052e:	2200      	movs	r2, #0
 8000530:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <HAL_InitTick+0xb0>)
 8000534:	2200      	movs	r2, #0
 8000536:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000538:	4b0a      	ldr	r3, [pc, #40]	; (8000564 <HAL_InitTick+0xb0>)
 800053a:	0018      	movs	r0, r3
 800053c:	f000 ff76 	bl	800142c <HAL_TIM_Base_Init>
 8000540:	1e03      	subs	r3, r0, #0
 8000542:	d105      	bne.n	8000550 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000544:	4b07      	ldr	r3, [pc, #28]	; (8000564 <HAL_InitTick+0xb0>)
 8000546:	0018      	movs	r0, r3
 8000548:	f000 ffc8 	bl	80014dc <HAL_TIM_Base_Start_IT>
 800054c:	0003      	movs	r3, r0
 800054e:	e000      	b.n	8000552 <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 8000550:	2301      	movs	r3, #1
}
 8000552:	0018      	movs	r0, r3
 8000554:	46bd      	mov	sp, r7
 8000556:	b00a      	add	sp, #40	; 0x28
 8000558:	bd80      	pop	{r7, pc}
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	40021000 	.word	0x40021000
 8000560:	000f4240 	.word	0x000f4240
 8000564:	20000fc8 	.word	0x20000fc8
 8000568:	40012c00 	.word	0x40012c00
 800056c:	000003e7 	.word	0x000003e7

08000570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000574:	e7fe      	b.n	8000574 <NMI_Handler+0x4>

08000576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000576:	b580      	push	{r7, lr}
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800057a:	e7fe      	b.n	800057a <HardFault_Handler+0x4>

0800057c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000580:	4b03      	ldr	r3, [pc, #12]	; (8000590 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000582:	0018      	movs	r0, r3
 8000584:	f000 fff6 	bl	8001574 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000588:	46c0      	nop			; (mov r8, r8)
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	20000fc8 	.word	0x20000fc8

08000594 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000598:	46c0      	nop			; (mov r8, r8)
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
	...

080005a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005a0:	480d      	ldr	r0, [pc, #52]	; (80005d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005a4:	480d      	ldr	r0, [pc, #52]	; (80005dc <LoopForever+0x6>)
  ldr r1, =_edata
 80005a6:	490e      	ldr	r1, [pc, #56]	; (80005e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005a8:	4a0e      	ldr	r2, [pc, #56]	; (80005e4 <LoopForever+0xe>)
  movs r3, #0
 80005aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005ac:	e002      	b.n	80005b4 <LoopCopyDataInit>

080005ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005b2:	3304      	adds	r3, #4

080005b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005b8:	d3f9      	bcc.n	80005ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ba:	4a0b      	ldr	r2, [pc, #44]	; (80005e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005bc:	4c0b      	ldr	r4, [pc, #44]	; (80005ec <LoopForever+0x16>)
  movs r3, #0
 80005be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c0:	e001      	b.n	80005c6 <LoopFillZerobss>

080005c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005c4:	3204      	adds	r2, #4

080005c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005c8:	d3fb      	bcc.n	80005c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80005ca:	f7ff ffe3 	bl	8000594 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80005ce:	f002 fa75 	bl	8002abc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005d2:	f7ff fe3d 	bl	8000250 <main>

080005d6 <LoopForever>:

LoopForever:
    b LoopForever
 80005d6:	e7fe      	b.n	80005d6 <LoopForever>
  ldr   r0, =_estack
 80005d8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80005dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005e4:	08002b9c 	.word	0x08002b9c
  ldr r2, =_sbss
 80005e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005ec:	20001014 	.word	0x20001014

080005f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f0:	e7fe      	b.n	80005f0 <ADC1_IRQHandler>
	...

080005f4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005f8:	4b07      	ldr	r3, [pc, #28]	; (8000618 <HAL_Init+0x24>)
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	4b06      	ldr	r3, [pc, #24]	; (8000618 <HAL_Init+0x24>)
 80005fe:	2110      	movs	r1, #16
 8000600:	430a      	orrs	r2, r1
 8000602:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000604:	2000      	movs	r0, #0
 8000606:	f7ff ff55 	bl	80004b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800060a:	f7ff ff29 	bl	8000460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800060e:	2300      	movs	r3, #0
}
 8000610:	0018      	movs	r0, r3
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	40022000 	.word	0x40022000

0800061c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000620:	4b05      	ldr	r3, [pc, #20]	; (8000638 <HAL_IncTick+0x1c>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	001a      	movs	r2, r3
 8000626:	4b05      	ldr	r3, [pc, #20]	; (800063c <HAL_IncTick+0x20>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	18d2      	adds	r2, r2, r3
 800062c:	4b03      	ldr	r3, [pc, #12]	; (800063c <HAL_IncTick+0x20>)
 800062e:	601a      	str	r2, [r3, #0]
}
 8000630:	46c0      	nop			; (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	20000004 	.word	0x20000004
 800063c:	20001010 	.word	0x20001010

08000640 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  return uwTick;
 8000644:	4b02      	ldr	r3, [pc, #8]	; (8000650 <HAL_GetTick+0x10>)
 8000646:	681b      	ldr	r3, [r3, #0]
}
 8000648:	0018      	movs	r0, r3
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	20001010 	.word	0x20001010

08000654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	0002      	movs	r2, r0
 800065c:	1dfb      	adds	r3, r7, #7
 800065e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000660:	1dfb      	adds	r3, r7, #7
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b7f      	cmp	r3, #127	; 0x7f
 8000666:	d809      	bhi.n	800067c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000668:	1dfb      	adds	r3, r7, #7
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	001a      	movs	r2, r3
 800066e:	231f      	movs	r3, #31
 8000670:	401a      	ands	r2, r3
 8000672:	4b04      	ldr	r3, [pc, #16]	; (8000684 <__NVIC_EnableIRQ+0x30>)
 8000674:	2101      	movs	r1, #1
 8000676:	4091      	lsls	r1, r2
 8000678:	000a      	movs	r2, r1
 800067a:	601a      	str	r2, [r3, #0]
  }
}
 800067c:	46c0      	nop			; (mov r8, r8)
 800067e:	46bd      	mov	sp, r7
 8000680:	b002      	add	sp, #8
 8000682:	bd80      	pop	{r7, pc}
 8000684:	e000e100 	.word	0xe000e100

08000688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000688:	b590      	push	{r4, r7, lr}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	0002      	movs	r2, r0
 8000690:	6039      	str	r1, [r7, #0]
 8000692:	1dfb      	adds	r3, r7, #7
 8000694:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b7f      	cmp	r3, #127	; 0x7f
 800069c:	d828      	bhi.n	80006f0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800069e:	4a2f      	ldr	r2, [pc, #188]	; (800075c <__NVIC_SetPriority+0xd4>)
 80006a0:	1dfb      	adds	r3, r7, #7
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	b25b      	sxtb	r3, r3
 80006a6:	089b      	lsrs	r3, r3, #2
 80006a8:	33c0      	adds	r3, #192	; 0xc0
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	589b      	ldr	r3, [r3, r2]
 80006ae:	1dfa      	adds	r2, r7, #7
 80006b0:	7812      	ldrb	r2, [r2, #0]
 80006b2:	0011      	movs	r1, r2
 80006b4:	2203      	movs	r2, #3
 80006b6:	400a      	ands	r2, r1
 80006b8:	00d2      	lsls	r2, r2, #3
 80006ba:	21ff      	movs	r1, #255	; 0xff
 80006bc:	4091      	lsls	r1, r2
 80006be:	000a      	movs	r2, r1
 80006c0:	43d2      	mvns	r2, r2
 80006c2:	401a      	ands	r2, r3
 80006c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	019b      	lsls	r3, r3, #6
 80006ca:	22ff      	movs	r2, #255	; 0xff
 80006cc:	401a      	ands	r2, r3
 80006ce:	1dfb      	adds	r3, r7, #7
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	0018      	movs	r0, r3
 80006d4:	2303      	movs	r3, #3
 80006d6:	4003      	ands	r3, r0
 80006d8:	00db      	lsls	r3, r3, #3
 80006da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006dc:	481f      	ldr	r0, [pc, #124]	; (800075c <__NVIC_SetPriority+0xd4>)
 80006de:	1dfb      	adds	r3, r7, #7
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	b25b      	sxtb	r3, r3
 80006e4:	089b      	lsrs	r3, r3, #2
 80006e6:	430a      	orrs	r2, r1
 80006e8:	33c0      	adds	r3, #192	; 0xc0
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80006ee:	e031      	b.n	8000754 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006f0:	4a1b      	ldr	r2, [pc, #108]	; (8000760 <__NVIC_SetPriority+0xd8>)
 80006f2:	1dfb      	adds	r3, r7, #7
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	0019      	movs	r1, r3
 80006f8:	230f      	movs	r3, #15
 80006fa:	400b      	ands	r3, r1
 80006fc:	3b08      	subs	r3, #8
 80006fe:	089b      	lsrs	r3, r3, #2
 8000700:	3306      	adds	r3, #6
 8000702:	009b      	lsls	r3, r3, #2
 8000704:	18d3      	adds	r3, r2, r3
 8000706:	3304      	adds	r3, #4
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	1dfa      	adds	r2, r7, #7
 800070c:	7812      	ldrb	r2, [r2, #0]
 800070e:	0011      	movs	r1, r2
 8000710:	2203      	movs	r2, #3
 8000712:	400a      	ands	r2, r1
 8000714:	00d2      	lsls	r2, r2, #3
 8000716:	21ff      	movs	r1, #255	; 0xff
 8000718:	4091      	lsls	r1, r2
 800071a:	000a      	movs	r2, r1
 800071c:	43d2      	mvns	r2, r2
 800071e:	401a      	ands	r2, r3
 8000720:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	019b      	lsls	r3, r3, #6
 8000726:	22ff      	movs	r2, #255	; 0xff
 8000728:	401a      	ands	r2, r3
 800072a:	1dfb      	adds	r3, r7, #7
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	0018      	movs	r0, r3
 8000730:	2303      	movs	r3, #3
 8000732:	4003      	ands	r3, r0
 8000734:	00db      	lsls	r3, r3, #3
 8000736:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000738:	4809      	ldr	r0, [pc, #36]	; (8000760 <__NVIC_SetPriority+0xd8>)
 800073a:	1dfb      	adds	r3, r7, #7
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	001c      	movs	r4, r3
 8000740:	230f      	movs	r3, #15
 8000742:	4023      	ands	r3, r4
 8000744:	3b08      	subs	r3, #8
 8000746:	089b      	lsrs	r3, r3, #2
 8000748:	430a      	orrs	r2, r1
 800074a:	3306      	adds	r3, #6
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	18c3      	adds	r3, r0, r3
 8000750:	3304      	adds	r3, #4
 8000752:	601a      	str	r2, [r3, #0]
}
 8000754:	46c0      	nop			; (mov r8, r8)
 8000756:	46bd      	mov	sp, r7
 8000758:	b003      	add	sp, #12
 800075a:	bd90      	pop	{r4, r7, pc}
 800075c:	e000e100 	.word	0xe000e100
 8000760:	e000ed00 	.word	0xe000ed00

08000764 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	60b9      	str	r1, [r7, #8]
 800076c:	607a      	str	r2, [r7, #4]
 800076e:	210f      	movs	r1, #15
 8000770:	187b      	adds	r3, r7, r1
 8000772:	1c02      	adds	r2, r0, #0
 8000774:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000776:	68ba      	ldr	r2, [r7, #8]
 8000778:	187b      	adds	r3, r7, r1
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	b25b      	sxtb	r3, r3
 800077e:	0011      	movs	r1, r2
 8000780:	0018      	movs	r0, r3
 8000782:	f7ff ff81 	bl	8000688 <__NVIC_SetPriority>
}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	b004      	add	sp, #16
 800078c:	bd80      	pop	{r7, pc}

0800078e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b082      	sub	sp, #8
 8000792:	af00      	add	r7, sp, #0
 8000794:	0002      	movs	r2, r0
 8000796:	1dfb      	adds	r3, r7, #7
 8000798:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	b25b      	sxtb	r3, r3
 80007a0:	0018      	movs	r0, r3
 80007a2:	f7ff ff57 	bl	8000654 <__NVIC_EnableIRQ>
}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b002      	add	sp, #8
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007ba:	2300      	movs	r3, #0
 80007bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007be:	e14f      	b.n	8000a60 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	2101      	movs	r1, #1
 80007c6:	697a      	ldr	r2, [r7, #20]
 80007c8:	4091      	lsls	r1, r2
 80007ca:	000a      	movs	r2, r1
 80007cc:	4013      	ands	r3, r2
 80007ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d100      	bne.n	80007d8 <HAL_GPIO_Init+0x28>
 80007d6:	e140      	b.n	8000a5a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	2203      	movs	r2, #3
 80007de:	4013      	ands	r3, r2
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	d005      	beq.n	80007f0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	2203      	movs	r2, #3
 80007ea:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80007ec:	2b02      	cmp	r3, #2
 80007ee:	d130      	bne.n	8000852 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	689b      	ldr	r3, [r3, #8]
 80007f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	005b      	lsls	r3, r3, #1
 80007fa:	2203      	movs	r2, #3
 80007fc:	409a      	lsls	r2, r3
 80007fe:	0013      	movs	r3, r2
 8000800:	43da      	mvns	r2, r3
 8000802:	693b      	ldr	r3, [r7, #16]
 8000804:	4013      	ands	r3, r2
 8000806:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	68da      	ldr	r2, [r3, #12]
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	005b      	lsls	r3, r3, #1
 8000810:	409a      	lsls	r2, r3
 8000812:	0013      	movs	r3, r2
 8000814:	693a      	ldr	r2, [r7, #16]
 8000816:	4313      	orrs	r3, r2
 8000818:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	693a      	ldr	r2, [r7, #16]
 800081e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000826:	2201      	movs	r2, #1
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	409a      	lsls	r2, r3
 800082c:	0013      	movs	r3, r2
 800082e:	43da      	mvns	r2, r3
 8000830:	693b      	ldr	r3, [r7, #16]
 8000832:	4013      	ands	r3, r2
 8000834:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	685b      	ldr	r3, [r3, #4]
 800083a:	091b      	lsrs	r3, r3, #4
 800083c:	2201      	movs	r2, #1
 800083e:	401a      	ands	r2, r3
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	409a      	lsls	r2, r3
 8000844:	0013      	movs	r3, r2
 8000846:	693a      	ldr	r2, [r7, #16]
 8000848:	4313      	orrs	r3, r2
 800084a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	693a      	ldr	r2, [r7, #16]
 8000850:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	2203      	movs	r2, #3
 8000858:	4013      	ands	r3, r2
 800085a:	2b03      	cmp	r3, #3
 800085c:	d017      	beq.n	800088e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	68db      	ldr	r3, [r3, #12]
 8000862:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	2203      	movs	r2, #3
 800086a:	409a      	lsls	r2, r3
 800086c:	0013      	movs	r3, r2
 800086e:	43da      	mvns	r2, r3
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	4013      	ands	r3, r2
 8000874:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	689a      	ldr	r2, [r3, #8]
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	409a      	lsls	r2, r3
 8000880:	0013      	movs	r3, r2
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	4313      	orrs	r3, r2
 8000886:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	693a      	ldr	r2, [r7, #16]
 800088c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	2203      	movs	r2, #3
 8000894:	4013      	ands	r3, r2
 8000896:	2b02      	cmp	r3, #2
 8000898:	d123      	bne.n	80008e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	08da      	lsrs	r2, r3, #3
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	3208      	adds	r2, #8
 80008a2:	0092      	lsls	r2, r2, #2
 80008a4:	58d3      	ldr	r3, [r2, r3]
 80008a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	2207      	movs	r2, #7
 80008ac:	4013      	ands	r3, r2
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	220f      	movs	r2, #15
 80008b2:	409a      	lsls	r2, r3
 80008b4:	0013      	movs	r3, r2
 80008b6:	43da      	mvns	r2, r3
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	4013      	ands	r3, r2
 80008bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	691a      	ldr	r2, [r3, #16]
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	2107      	movs	r1, #7
 80008c6:	400b      	ands	r3, r1
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	409a      	lsls	r2, r3
 80008cc:	0013      	movs	r3, r2
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	08da      	lsrs	r2, r3, #3
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	3208      	adds	r2, #8
 80008dc:	0092      	lsls	r2, r2, #2
 80008de:	6939      	ldr	r1, [r7, #16]
 80008e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	2203      	movs	r2, #3
 80008ee:	409a      	lsls	r2, r3
 80008f0:	0013      	movs	r3, r2
 80008f2:	43da      	mvns	r2, r3
 80008f4:	693b      	ldr	r3, [r7, #16]
 80008f6:	4013      	ands	r3, r2
 80008f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	2203      	movs	r2, #3
 8000900:	401a      	ands	r2, r3
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	409a      	lsls	r2, r3
 8000908:	0013      	movs	r3, r2
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	4313      	orrs	r3, r2
 800090e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	693a      	ldr	r2, [r7, #16]
 8000914:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	685a      	ldr	r2, [r3, #4]
 800091a:	23c0      	movs	r3, #192	; 0xc0
 800091c:	029b      	lsls	r3, r3, #10
 800091e:	4013      	ands	r3, r2
 8000920:	d100      	bne.n	8000924 <HAL_GPIO_Init+0x174>
 8000922:	e09a      	b.n	8000a5a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000924:	4b54      	ldr	r3, [pc, #336]	; (8000a78 <HAL_GPIO_Init+0x2c8>)
 8000926:	699a      	ldr	r2, [r3, #24]
 8000928:	4b53      	ldr	r3, [pc, #332]	; (8000a78 <HAL_GPIO_Init+0x2c8>)
 800092a:	2101      	movs	r1, #1
 800092c:	430a      	orrs	r2, r1
 800092e:	619a      	str	r2, [r3, #24]
 8000930:	4b51      	ldr	r3, [pc, #324]	; (8000a78 <HAL_GPIO_Init+0x2c8>)
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	2201      	movs	r2, #1
 8000936:	4013      	ands	r3, r2
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800093c:	4a4f      	ldr	r2, [pc, #316]	; (8000a7c <HAL_GPIO_Init+0x2cc>)
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	089b      	lsrs	r3, r3, #2
 8000942:	3302      	adds	r3, #2
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	589b      	ldr	r3, [r3, r2]
 8000948:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	2203      	movs	r2, #3
 800094e:	4013      	ands	r3, r2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	220f      	movs	r2, #15
 8000954:	409a      	lsls	r2, r3
 8000956:	0013      	movs	r3, r2
 8000958:	43da      	mvns	r2, r3
 800095a:	693b      	ldr	r3, [r7, #16]
 800095c:	4013      	ands	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	2390      	movs	r3, #144	; 0x90
 8000964:	05db      	lsls	r3, r3, #23
 8000966:	429a      	cmp	r2, r3
 8000968:	d013      	beq.n	8000992 <HAL_GPIO_Init+0x1e2>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4a44      	ldr	r2, [pc, #272]	; (8000a80 <HAL_GPIO_Init+0x2d0>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d00d      	beq.n	800098e <HAL_GPIO_Init+0x1de>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a43      	ldr	r2, [pc, #268]	; (8000a84 <HAL_GPIO_Init+0x2d4>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d007      	beq.n	800098a <HAL_GPIO_Init+0x1da>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a42      	ldr	r2, [pc, #264]	; (8000a88 <HAL_GPIO_Init+0x2d8>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d101      	bne.n	8000986 <HAL_GPIO_Init+0x1d6>
 8000982:	2303      	movs	r3, #3
 8000984:	e006      	b.n	8000994 <HAL_GPIO_Init+0x1e4>
 8000986:	2305      	movs	r3, #5
 8000988:	e004      	b.n	8000994 <HAL_GPIO_Init+0x1e4>
 800098a:	2302      	movs	r3, #2
 800098c:	e002      	b.n	8000994 <HAL_GPIO_Init+0x1e4>
 800098e:	2301      	movs	r3, #1
 8000990:	e000      	b.n	8000994 <HAL_GPIO_Init+0x1e4>
 8000992:	2300      	movs	r3, #0
 8000994:	697a      	ldr	r2, [r7, #20]
 8000996:	2103      	movs	r1, #3
 8000998:	400a      	ands	r2, r1
 800099a:	0092      	lsls	r2, r2, #2
 800099c:	4093      	lsls	r3, r2
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80009a4:	4935      	ldr	r1, [pc, #212]	; (8000a7c <HAL_GPIO_Init+0x2cc>)
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	089b      	lsrs	r3, r3, #2
 80009aa:	3302      	adds	r3, #2
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	693a      	ldr	r2, [r7, #16]
 80009b0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009b2:	4b36      	ldr	r3, [pc, #216]	; (8000a8c <HAL_GPIO_Init+0x2dc>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	43da      	mvns	r2, r3
 80009bc:	693b      	ldr	r3, [r7, #16]
 80009be:	4013      	ands	r3, r2
 80009c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	685a      	ldr	r2, [r3, #4]
 80009c6:	2380      	movs	r3, #128	; 0x80
 80009c8:	025b      	lsls	r3, r3, #9
 80009ca:	4013      	ands	r3, r2
 80009cc:	d003      	beq.n	80009d6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80009d6:	4b2d      	ldr	r3, [pc, #180]	; (8000a8c <HAL_GPIO_Init+0x2dc>)
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80009dc:	4b2b      	ldr	r3, [pc, #172]	; (8000a8c <HAL_GPIO_Init+0x2dc>)
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	43da      	mvns	r2, r3
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	4013      	ands	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685a      	ldr	r2, [r3, #4]
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	029b      	lsls	r3, r3, #10
 80009f4:	4013      	ands	r3, r2
 80009f6:	d003      	beq.n	8000a00 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80009f8:	693a      	ldr	r2, [r7, #16]
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a00:	4b22      	ldr	r3, [pc, #136]	; (8000a8c <HAL_GPIO_Init+0x2dc>)
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a06:	4b21      	ldr	r3, [pc, #132]	; (8000a8c <HAL_GPIO_Init+0x2dc>)
 8000a08:	689b      	ldr	r3, [r3, #8]
 8000a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	43da      	mvns	r2, r3
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	4013      	ands	r3, r2
 8000a14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	685a      	ldr	r2, [r3, #4]
 8000a1a:	2380      	movs	r3, #128	; 0x80
 8000a1c:	035b      	lsls	r3, r3, #13
 8000a1e:	4013      	ands	r3, r2
 8000a20:	d003      	beq.n	8000a2a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a2a:	4b18      	ldr	r3, [pc, #96]	; (8000a8c <HAL_GPIO_Init+0x2dc>)
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000a30:	4b16      	ldr	r3, [pc, #88]	; (8000a8c <HAL_GPIO_Init+0x2dc>)
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	43da      	mvns	r2, r3
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	685a      	ldr	r2, [r3, #4]
 8000a44:	2380      	movs	r3, #128	; 0x80
 8000a46:	039b      	lsls	r3, r3, #14
 8000a48:	4013      	ands	r3, r2
 8000a4a:	d003      	beq.n	8000a54 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a54:	4b0d      	ldr	r3, [pc, #52]	; (8000a8c <HAL_GPIO_Init+0x2dc>)
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000a5a:	697b      	ldr	r3, [r7, #20]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	40da      	lsrs	r2, r3
 8000a68:	1e13      	subs	r3, r2, #0
 8000a6a:	d000      	beq.n	8000a6e <HAL_GPIO_Init+0x2be>
 8000a6c:	e6a8      	b.n	80007c0 <HAL_GPIO_Init+0x10>
  } 
}
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	46c0      	nop			; (mov r8, r8)
 8000a72:	46bd      	mov	sp, r7
 8000a74:	b006      	add	sp, #24
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	40010000 	.word	0x40010000
 8000a80:	48000400 	.word	0x48000400
 8000a84:	48000800 	.word	0x48000800
 8000a88:	48000c00 	.word	0x48000c00
 8000a8c:	40010400 	.word	0x40010400

08000a90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	0008      	movs	r0, r1
 8000a9a:	0011      	movs	r1, r2
 8000a9c:	1cbb      	adds	r3, r7, #2
 8000a9e:	1c02      	adds	r2, r0, #0
 8000aa0:	801a      	strh	r2, [r3, #0]
 8000aa2:	1c7b      	adds	r3, r7, #1
 8000aa4:	1c0a      	adds	r2, r1, #0
 8000aa6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000aa8:	1c7b      	adds	r3, r7, #1
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d004      	beq.n	8000aba <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ab0:	1cbb      	adds	r3, r7, #2
 8000ab2:	881a      	ldrh	r2, [r3, #0]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ab8:	e003      	b.n	8000ac2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000aba:	1cbb      	adds	r3, r7, #2
 8000abc:	881a      	ldrh	r2, [r3, #0]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b002      	add	sp, #8
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b084      	sub	sp, #16
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
 8000ad2:	000a      	movs	r2, r1
 8000ad4:	1cbb      	adds	r3, r7, #2
 8000ad6:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	695b      	ldr	r3, [r3, #20]
 8000adc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000ade:	1cbb      	adds	r3, r7, #2
 8000ae0:	881b      	ldrh	r3, [r3, #0]
 8000ae2:	68fa      	ldr	r2, [r7, #12]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	041a      	lsls	r2, r3, #16
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	43db      	mvns	r3, r3
 8000aec:	1cb9      	adds	r1, r7, #2
 8000aee:	8809      	ldrh	r1, [r1, #0]
 8000af0:	400b      	ands	r3, r1
 8000af2:	431a      	orrs	r2, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	619a      	str	r2, [r3, #24]
}
 8000af8:	46c0      	nop			; (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b004      	add	sp, #16
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b088      	sub	sp, #32
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d101      	bne.n	8000b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e301      	b.n	8001116 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2201      	movs	r2, #1
 8000b18:	4013      	ands	r3, r2
 8000b1a:	d100      	bne.n	8000b1e <HAL_RCC_OscConfig+0x1e>
 8000b1c:	e08d      	b.n	8000c3a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b1e:	4bc3      	ldr	r3, [pc, #780]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	220c      	movs	r2, #12
 8000b24:	4013      	ands	r3, r2
 8000b26:	2b04      	cmp	r3, #4
 8000b28:	d00e      	beq.n	8000b48 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b2a:	4bc0      	ldr	r3, [pc, #768]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	220c      	movs	r2, #12
 8000b30:	4013      	ands	r3, r2
 8000b32:	2b08      	cmp	r3, #8
 8000b34:	d116      	bne.n	8000b64 <HAL_RCC_OscConfig+0x64>
 8000b36:	4bbd      	ldr	r3, [pc, #756]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b38:	685a      	ldr	r2, [r3, #4]
 8000b3a:	2380      	movs	r3, #128	; 0x80
 8000b3c:	025b      	lsls	r3, r3, #9
 8000b3e:	401a      	ands	r2, r3
 8000b40:	2380      	movs	r3, #128	; 0x80
 8000b42:	025b      	lsls	r3, r3, #9
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d10d      	bne.n	8000b64 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b48:	4bb8      	ldr	r3, [pc, #736]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	2380      	movs	r3, #128	; 0x80
 8000b4e:	029b      	lsls	r3, r3, #10
 8000b50:	4013      	ands	r3, r2
 8000b52:	d100      	bne.n	8000b56 <HAL_RCC_OscConfig+0x56>
 8000b54:	e070      	b.n	8000c38 <HAL_RCC_OscConfig+0x138>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d000      	beq.n	8000b60 <HAL_RCC_OscConfig+0x60>
 8000b5e:	e06b      	b.n	8000c38 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000b60:	2301      	movs	r3, #1
 8000b62:	e2d8      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d107      	bne.n	8000b7c <HAL_RCC_OscConfig+0x7c>
 8000b6c:	4baf      	ldr	r3, [pc, #700]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	4bae      	ldr	r3, [pc, #696]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	0249      	lsls	r1, r1, #9
 8000b76:	430a      	orrs	r2, r1
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	e02f      	b.n	8000bdc <HAL_RCC_OscConfig+0xdc>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d10c      	bne.n	8000b9e <HAL_RCC_OscConfig+0x9e>
 8000b84:	4ba9      	ldr	r3, [pc, #676]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	4ba8      	ldr	r3, [pc, #672]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b8a:	49a9      	ldr	r1, [pc, #676]	; (8000e30 <HAL_RCC_OscConfig+0x330>)
 8000b8c:	400a      	ands	r2, r1
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	4ba6      	ldr	r3, [pc, #664]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	4ba5      	ldr	r3, [pc, #660]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000b96:	49a7      	ldr	r1, [pc, #668]	; (8000e34 <HAL_RCC_OscConfig+0x334>)
 8000b98:	400a      	ands	r2, r1
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	e01e      	b.n	8000bdc <HAL_RCC_OscConfig+0xdc>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	2b05      	cmp	r3, #5
 8000ba4:	d10e      	bne.n	8000bc4 <HAL_RCC_OscConfig+0xc4>
 8000ba6:	4ba1      	ldr	r3, [pc, #644]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	4ba0      	ldr	r3, [pc, #640]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000bac:	2180      	movs	r1, #128	; 0x80
 8000bae:	02c9      	lsls	r1, r1, #11
 8000bb0:	430a      	orrs	r2, r1
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	4b9d      	ldr	r3, [pc, #628]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	4b9c      	ldr	r3, [pc, #624]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000bba:	2180      	movs	r1, #128	; 0x80
 8000bbc:	0249      	lsls	r1, r1, #9
 8000bbe:	430a      	orrs	r2, r1
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	e00b      	b.n	8000bdc <HAL_RCC_OscConfig+0xdc>
 8000bc4:	4b99      	ldr	r3, [pc, #612]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b98      	ldr	r3, [pc, #608]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000bca:	4999      	ldr	r1, [pc, #612]	; (8000e30 <HAL_RCC_OscConfig+0x330>)
 8000bcc:	400a      	ands	r2, r1
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	4b96      	ldr	r3, [pc, #600]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000bd2:	681a      	ldr	r2, [r3, #0]
 8000bd4:	4b95      	ldr	r3, [pc, #596]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000bd6:	4997      	ldr	r1, [pc, #604]	; (8000e34 <HAL_RCC_OscConfig+0x334>)
 8000bd8:	400a      	ands	r2, r1
 8000bda:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d014      	beq.n	8000c0e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be4:	f7ff fd2c 	bl	8000640 <HAL_GetTick>
 8000be8:	0003      	movs	r3, r0
 8000bea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bec:	e008      	b.n	8000c00 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bee:	f7ff fd27 	bl	8000640 <HAL_GetTick>
 8000bf2:	0002      	movs	r2, r0
 8000bf4:	69bb      	ldr	r3, [r7, #24]
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	2b64      	cmp	r3, #100	; 0x64
 8000bfa:	d901      	bls.n	8000c00 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	e28a      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c00:	4b8a      	ldr	r3, [pc, #552]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	2380      	movs	r3, #128	; 0x80
 8000c06:	029b      	lsls	r3, r3, #10
 8000c08:	4013      	ands	r3, r2
 8000c0a:	d0f0      	beq.n	8000bee <HAL_RCC_OscConfig+0xee>
 8000c0c:	e015      	b.n	8000c3a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c0e:	f7ff fd17 	bl	8000640 <HAL_GetTick>
 8000c12:	0003      	movs	r3, r0
 8000c14:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c16:	e008      	b.n	8000c2a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c18:	f7ff fd12 	bl	8000640 <HAL_GetTick>
 8000c1c:	0002      	movs	r2, r0
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	2b64      	cmp	r3, #100	; 0x64
 8000c24:	d901      	bls.n	8000c2a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000c26:	2303      	movs	r3, #3
 8000c28:	e275      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c2a:	4b80      	ldr	r3, [pc, #512]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	2380      	movs	r3, #128	; 0x80
 8000c30:	029b      	lsls	r3, r3, #10
 8000c32:	4013      	ands	r3, r2
 8000c34:	d1f0      	bne.n	8000c18 <HAL_RCC_OscConfig+0x118>
 8000c36:	e000      	b.n	8000c3a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c38:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2202      	movs	r2, #2
 8000c40:	4013      	ands	r3, r2
 8000c42:	d100      	bne.n	8000c46 <HAL_RCC_OscConfig+0x146>
 8000c44:	e069      	b.n	8000d1a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000c46:	4b79      	ldr	r3, [pc, #484]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	220c      	movs	r2, #12
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	d00b      	beq.n	8000c68 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000c50:	4b76      	ldr	r3, [pc, #472]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	220c      	movs	r2, #12
 8000c56:	4013      	ands	r3, r2
 8000c58:	2b08      	cmp	r3, #8
 8000c5a:	d11c      	bne.n	8000c96 <HAL_RCC_OscConfig+0x196>
 8000c5c:	4b73      	ldr	r3, [pc, #460]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000c5e:	685a      	ldr	r2, [r3, #4]
 8000c60:	2380      	movs	r3, #128	; 0x80
 8000c62:	025b      	lsls	r3, r3, #9
 8000c64:	4013      	ands	r3, r2
 8000c66:	d116      	bne.n	8000c96 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c68:	4b70      	ldr	r3, [pc, #448]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2202      	movs	r2, #2
 8000c6e:	4013      	ands	r3, r2
 8000c70:	d005      	beq.n	8000c7e <HAL_RCC_OscConfig+0x17e>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d001      	beq.n	8000c7e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e24b      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c7e:	4b6b      	ldr	r3, [pc, #428]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	22f8      	movs	r2, #248	; 0xf8
 8000c84:	4393      	bics	r3, r2
 8000c86:	0019      	movs	r1, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	691b      	ldr	r3, [r3, #16]
 8000c8c:	00da      	lsls	r2, r3, #3
 8000c8e:	4b67      	ldr	r3, [pc, #412]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000c90:	430a      	orrs	r2, r1
 8000c92:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c94:	e041      	b.n	8000d1a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	68db      	ldr	r3, [r3, #12]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d024      	beq.n	8000ce8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c9e:	4b63      	ldr	r3, [pc, #396]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	4b62      	ldr	r3, [pc, #392]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	430a      	orrs	r2, r1
 8000ca8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000caa:	f7ff fcc9 	bl	8000640 <HAL_GetTick>
 8000cae:	0003      	movs	r3, r0
 8000cb0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cb2:	e008      	b.n	8000cc6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cb4:	f7ff fcc4 	bl	8000640 <HAL_GetTick>
 8000cb8:	0002      	movs	r2, r0
 8000cba:	69bb      	ldr	r3, [r7, #24]
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d901      	bls.n	8000cc6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	e227      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cc6:	4b59      	ldr	r3, [pc, #356]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2202      	movs	r2, #2
 8000ccc:	4013      	ands	r3, r2
 8000cce:	d0f1      	beq.n	8000cb4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cd0:	4b56      	ldr	r3, [pc, #344]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	22f8      	movs	r2, #248	; 0xf8
 8000cd6:	4393      	bics	r3, r2
 8000cd8:	0019      	movs	r1, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	691b      	ldr	r3, [r3, #16]
 8000cde:	00da      	lsls	r2, r3, #3
 8000ce0:	4b52      	ldr	r3, [pc, #328]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	e018      	b.n	8000d1a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ce8:	4b50      	ldr	r3, [pc, #320]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	4b4f      	ldr	r3, [pc, #316]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000cee:	2101      	movs	r1, #1
 8000cf0:	438a      	bics	r2, r1
 8000cf2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf4:	f7ff fca4 	bl	8000640 <HAL_GetTick>
 8000cf8:	0003      	movs	r3, r0
 8000cfa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cfc:	e008      	b.n	8000d10 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cfe:	f7ff fc9f 	bl	8000640 <HAL_GetTick>
 8000d02:	0002      	movs	r2, r0
 8000d04:	69bb      	ldr	r3, [r7, #24]
 8000d06:	1ad3      	subs	r3, r2, r3
 8000d08:	2b02      	cmp	r3, #2
 8000d0a:	d901      	bls.n	8000d10 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	e202      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d10:	4b46      	ldr	r3, [pc, #280]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2202      	movs	r2, #2
 8000d16:	4013      	ands	r3, r2
 8000d18:	d1f1      	bne.n	8000cfe <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2208      	movs	r2, #8
 8000d20:	4013      	ands	r3, r2
 8000d22:	d036      	beq.n	8000d92 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	69db      	ldr	r3, [r3, #28]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d019      	beq.n	8000d60 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d2c:	4b3f      	ldr	r3, [pc, #252]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000d2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d30:	4b3e      	ldr	r3, [pc, #248]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000d32:	2101      	movs	r1, #1
 8000d34:	430a      	orrs	r2, r1
 8000d36:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d38:	f7ff fc82 	bl	8000640 <HAL_GetTick>
 8000d3c:	0003      	movs	r3, r0
 8000d3e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d40:	e008      	b.n	8000d54 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d42:	f7ff fc7d 	bl	8000640 <HAL_GetTick>
 8000d46:	0002      	movs	r2, r0
 8000d48:	69bb      	ldr	r3, [r7, #24]
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	2b02      	cmp	r3, #2
 8000d4e:	d901      	bls.n	8000d54 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000d50:	2303      	movs	r3, #3
 8000d52:	e1e0      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d54:	4b35      	ldr	r3, [pc, #212]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d58:	2202      	movs	r2, #2
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	d0f1      	beq.n	8000d42 <HAL_RCC_OscConfig+0x242>
 8000d5e:	e018      	b.n	8000d92 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d60:	4b32      	ldr	r3, [pc, #200]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000d62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d64:	4b31      	ldr	r3, [pc, #196]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000d66:	2101      	movs	r1, #1
 8000d68:	438a      	bics	r2, r1
 8000d6a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d6c:	f7ff fc68 	bl	8000640 <HAL_GetTick>
 8000d70:	0003      	movs	r3, r0
 8000d72:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d74:	e008      	b.n	8000d88 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d76:	f7ff fc63 	bl	8000640 <HAL_GetTick>
 8000d7a:	0002      	movs	r2, r0
 8000d7c:	69bb      	ldr	r3, [r7, #24]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d901      	bls.n	8000d88 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000d84:	2303      	movs	r3, #3
 8000d86:	e1c6      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d88:	4b28      	ldr	r3, [pc, #160]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d8c:	2202      	movs	r2, #2
 8000d8e:	4013      	ands	r3, r2
 8000d90:	d1f1      	bne.n	8000d76 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2204      	movs	r2, #4
 8000d98:	4013      	ands	r3, r2
 8000d9a:	d100      	bne.n	8000d9e <HAL_RCC_OscConfig+0x29e>
 8000d9c:	e0b4      	b.n	8000f08 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d9e:	201f      	movs	r0, #31
 8000da0:	183b      	adds	r3, r7, r0
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000da6:	4b21      	ldr	r3, [pc, #132]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000da8:	69da      	ldr	r2, [r3, #28]
 8000daa:	2380      	movs	r3, #128	; 0x80
 8000dac:	055b      	lsls	r3, r3, #21
 8000dae:	4013      	ands	r3, r2
 8000db0:	d110      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000db2:	4b1e      	ldr	r3, [pc, #120]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000db4:	69da      	ldr	r2, [r3, #28]
 8000db6:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000db8:	2180      	movs	r1, #128	; 0x80
 8000dba:	0549      	lsls	r1, r1, #21
 8000dbc:	430a      	orrs	r2, r1
 8000dbe:	61da      	str	r2, [r3, #28]
 8000dc0:	4b1a      	ldr	r3, [pc, #104]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000dc2:	69da      	ldr	r2, [r3, #28]
 8000dc4:	2380      	movs	r3, #128	; 0x80
 8000dc6:	055b      	lsls	r3, r3, #21
 8000dc8:	4013      	ands	r3, r2
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000dce:	183b      	adds	r3, r7, r0
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dd4:	4b18      	ldr	r3, [pc, #96]	; (8000e38 <HAL_RCC_OscConfig+0x338>)
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	2380      	movs	r3, #128	; 0x80
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	4013      	ands	r3, r2
 8000dde:	d11a      	bne.n	8000e16 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000de0:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <HAL_RCC_OscConfig+0x338>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <HAL_RCC_OscConfig+0x338>)
 8000de6:	2180      	movs	r1, #128	; 0x80
 8000de8:	0049      	lsls	r1, r1, #1
 8000dea:	430a      	orrs	r2, r1
 8000dec:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dee:	f7ff fc27 	bl	8000640 <HAL_GetTick>
 8000df2:	0003      	movs	r3, r0
 8000df4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000df6:	e008      	b.n	8000e0a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000df8:	f7ff fc22 	bl	8000640 <HAL_GetTick>
 8000dfc:	0002      	movs	r2, r0
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	2b64      	cmp	r3, #100	; 0x64
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e185      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e0a:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <HAL_RCC_OscConfig+0x338>)
 8000e0c:	681a      	ldr	r2, [r3, #0]
 8000e0e:	2380      	movs	r3, #128	; 0x80
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	4013      	ands	r3, r2
 8000e14:	d0f0      	beq.n	8000df8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	689b      	ldr	r3, [r3, #8]
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d10e      	bne.n	8000e3c <HAL_RCC_OscConfig+0x33c>
 8000e1e:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000e20:	6a1a      	ldr	r2, [r3, #32]
 8000e22:	4b02      	ldr	r3, [pc, #8]	; (8000e2c <HAL_RCC_OscConfig+0x32c>)
 8000e24:	2101      	movs	r1, #1
 8000e26:	430a      	orrs	r2, r1
 8000e28:	621a      	str	r2, [r3, #32]
 8000e2a:	e035      	b.n	8000e98 <HAL_RCC_OscConfig+0x398>
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	fffeffff 	.word	0xfffeffff
 8000e34:	fffbffff 	.word	0xfffbffff
 8000e38:	40007000 	.word	0x40007000
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d10c      	bne.n	8000e5e <HAL_RCC_OscConfig+0x35e>
 8000e44:	4bb6      	ldr	r3, [pc, #728]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e46:	6a1a      	ldr	r2, [r3, #32]
 8000e48:	4bb5      	ldr	r3, [pc, #724]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	438a      	bics	r2, r1
 8000e4e:	621a      	str	r2, [r3, #32]
 8000e50:	4bb3      	ldr	r3, [pc, #716]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e52:	6a1a      	ldr	r2, [r3, #32]
 8000e54:	4bb2      	ldr	r3, [pc, #712]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e56:	2104      	movs	r1, #4
 8000e58:	438a      	bics	r2, r1
 8000e5a:	621a      	str	r2, [r3, #32]
 8000e5c:	e01c      	b.n	8000e98 <HAL_RCC_OscConfig+0x398>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	2b05      	cmp	r3, #5
 8000e64:	d10c      	bne.n	8000e80 <HAL_RCC_OscConfig+0x380>
 8000e66:	4bae      	ldr	r3, [pc, #696]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e68:	6a1a      	ldr	r2, [r3, #32]
 8000e6a:	4bad      	ldr	r3, [pc, #692]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e6c:	2104      	movs	r1, #4
 8000e6e:	430a      	orrs	r2, r1
 8000e70:	621a      	str	r2, [r3, #32]
 8000e72:	4bab      	ldr	r3, [pc, #684]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e74:	6a1a      	ldr	r2, [r3, #32]
 8000e76:	4baa      	ldr	r3, [pc, #680]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e78:	2101      	movs	r1, #1
 8000e7a:	430a      	orrs	r2, r1
 8000e7c:	621a      	str	r2, [r3, #32]
 8000e7e:	e00b      	b.n	8000e98 <HAL_RCC_OscConfig+0x398>
 8000e80:	4ba7      	ldr	r3, [pc, #668]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e82:	6a1a      	ldr	r2, [r3, #32]
 8000e84:	4ba6      	ldr	r3, [pc, #664]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e86:	2101      	movs	r1, #1
 8000e88:	438a      	bics	r2, r1
 8000e8a:	621a      	str	r2, [r3, #32]
 8000e8c:	4ba4      	ldr	r3, [pc, #656]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e8e:	6a1a      	ldr	r2, [r3, #32]
 8000e90:	4ba3      	ldr	r3, [pc, #652]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000e92:	2104      	movs	r1, #4
 8000e94:	438a      	bics	r2, r1
 8000e96:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d014      	beq.n	8000eca <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea0:	f7ff fbce 	bl	8000640 <HAL_GetTick>
 8000ea4:	0003      	movs	r3, r0
 8000ea6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ea8:	e009      	b.n	8000ebe <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000eaa:	f7ff fbc9 	bl	8000640 <HAL_GetTick>
 8000eae:	0002      	movs	r2, r0
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	1ad3      	subs	r3, r2, r3
 8000eb4:	4a9b      	ldr	r2, [pc, #620]	; (8001124 <HAL_RCC_OscConfig+0x624>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d901      	bls.n	8000ebe <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e12b      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ebe:	4b98      	ldr	r3, [pc, #608]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000ec0:	6a1b      	ldr	r3, [r3, #32]
 8000ec2:	2202      	movs	r2, #2
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	d0f0      	beq.n	8000eaa <HAL_RCC_OscConfig+0x3aa>
 8000ec8:	e013      	b.n	8000ef2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eca:	f7ff fbb9 	bl	8000640 <HAL_GetTick>
 8000ece:	0003      	movs	r3, r0
 8000ed0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ed2:	e009      	b.n	8000ee8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ed4:	f7ff fbb4 	bl	8000640 <HAL_GetTick>
 8000ed8:	0002      	movs	r2, r0
 8000eda:	69bb      	ldr	r3, [r7, #24]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	4a91      	ldr	r2, [pc, #580]	; (8001124 <HAL_RCC_OscConfig+0x624>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d901      	bls.n	8000ee8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	e116      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ee8:	4b8d      	ldr	r3, [pc, #564]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000eea:	6a1b      	ldr	r3, [r3, #32]
 8000eec:	2202      	movs	r2, #2
 8000eee:	4013      	ands	r3, r2
 8000ef0:	d1f0      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000ef2:	231f      	movs	r3, #31
 8000ef4:	18fb      	adds	r3, r7, r3
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d105      	bne.n	8000f08 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000efc:	4b88      	ldr	r3, [pc, #544]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000efe:	69da      	ldr	r2, [r3, #28]
 8000f00:	4b87      	ldr	r3, [pc, #540]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f02:	4989      	ldr	r1, [pc, #548]	; (8001128 <HAL_RCC_OscConfig+0x628>)
 8000f04:	400a      	ands	r2, r1
 8000f06:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2210      	movs	r2, #16
 8000f0e:	4013      	ands	r3, r2
 8000f10:	d063      	beq.n	8000fda <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	695b      	ldr	r3, [r3, #20]
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d12a      	bne.n	8000f70 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000f1a:	4b81      	ldr	r3, [pc, #516]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f1e:	4b80      	ldr	r3, [pc, #512]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f20:	2104      	movs	r1, #4
 8000f22:	430a      	orrs	r2, r1
 8000f24:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000f26:	4b7e      	ldr	r3, [pc, #504]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f2a:	4b7d      	ldr	r3, [pc, #500]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f32:	f7ff fb85 	bl	8000640 <HAL_GetTick>
 8000f36:	0003      	movs	r3, r0
 8000f38:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000f3a:	e008      	b.n	8000f4e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000f3c:	f7ff fb80 	bl	8000640 <HAL_GetTick>
 8000f40:	0002      	movs	r2, r0
 8000f42:	69bb      	ldr	r3, [r7, #24]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d901      	bls.n	8000f4e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e0e3      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000f4e:	4b74      	ldr	r3, [pc, #464]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f52:	2202      	movs	r2, #2
 8000f54:	4013      	ands	r3, r2
 8000f56:	d0f1      	beq.n	8000f3c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000f58:	4b71      	ldr	r3, [pc, #452]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f5c:	22f8      	movs	r2, #248	; 0xf8
 8000f5e:	4393      	bics	r3, r2
 8000f60:	0019      	movs	r1, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	00da      	lsls	r2, r3, #3
 8000f68:	4b6d      	ldr	r3, [pc, #436]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	635a      	str	r2, [r3, #52]	; 0x34
 8000f6e:	e034      	b.n	8000fda <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	695b      	ldr	r3, [r3, #20]
 8000f74:	3305      	adds	r3, #5
 8000f76:	d111      	bne.n	8000f9c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000f78:	4b69      	ldr	r3, [pc, #420]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f7c:	4b68      	ldr	r3, [pc, #416]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f7e:	2104      	movs	r1, #4
 8000f80:	438a      	bics	r2, r1
 8000f82:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000f84:	4b66      	ldr	r3, [pc, #408]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f88:	22f8      	movs	r2, #248	; 0xf8
 8000f8a:	4393      	bics	r3, r2
 8000f8c:	0019      	movs	r1, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	699b      	ldr	r3, [r3, #24]
 8000f92:	00da      	lsls	r2, r3, #3
 8000f94:	4b62      	ldr	r3, [pc, #392]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f96:	430a      	orrs	r2, r1
 8000f98:	635a      	str	r2, [r3, #52]	; 0x34
 8000f9a:	e01e      	b.n	8000fda <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000f9c:	4b60      	ldr	r3, [pc, #384]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000f9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fa0:	4b5f      	ldr	r3, [pc, #380]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000fa2:	2104      	movs	r1, #4
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000fa8:	4b5d      	ldr	r3, [pc, #372]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000faa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fac:	4b5c      	ldr	r3, [pc, #368]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000fae:	2101      	movs	r1, #1
 8000fb0:	438a      	bics	r2, r1
 8000fb2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fb4:	f7ff fb44 	bl	8000640 <HAL_GetTick>
 8000fb8:	0003      	movs	r3, r0
 8000fba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000fbe:	f7ff fb3f 	bl	8000640 <HAL_GetTick>
 8000fc2:	0002      	movs	r2, r0
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e0a2      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000fd0:	4b53      	ldr	r3, [pc, #332]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	d1f1      	bne.n	8000fbe <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6a1b      	ldr	r3, [r3, #32]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d100      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x4e4>
 8000fe2:	e097      	b.n	8001114 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fe4:	4b4e      	ldr	r3, [pc, #312]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	220c      	movs	r2, #12
 8000fea:	4013      	ands	r3, r2
 8000fec:	2b08      	cmp	r3, #8
 8000fee:	d100      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x4f2>
 8000ff0:	e06b      	b.n	80010ca <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6a1b      	ldr	r3, [r3, #32]
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d14c      	bne.n	8001094 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ffa:	4b49      	ldr	r3, [pc, #292]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	4b48      	ldr	r3, [pc, #288]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8001000:	494a      	ldr	r1, [pc, #296]	; (800112c <HAL_RCC_OscConfig+0x62c>)
 8001002:	400a      	ands	r2, r1
 8001004:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001006:	f7ff fb1b 	bl	8000640 <HAL_GetTick>
 800100a:	0003      	movs	r3, r0
 800100c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800100e:	e008      	b.n	8001022 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001010:	f7ff fb16 	bl	8000640 <HAL_GetTick>
 8001014:	0002      	movs	r2, r0
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	2b02      	cmp	r3, #2
 800101c:	d901      	bls.n	8001022 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800101e:	2303      	movs	r3, #3
 8001020:	e079      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001022:	4b3f      	ldr	r3, [pc, #252]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	2380      	movs	r3, #128	; 0x80
 8001028:	049b      	lsls	r3, r3, #18
 800102a:	4013      	ands	r3, r2
 800102c:	d1f0      	bne.n	8001010 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800102e:	4b3c      	ldr	r3, [pc, #240]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8001030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001032:	220f      	movs	r2, #15
 8001034:	4393      	bics	r3, r2
 8001036:	0019      	movs	r1, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800103c:	4b38      	ldr	r3, [pc, #224]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 800103e:	430a      	orrs	r2, r1
 8001040:	62da      	str	r2, [r3, #44]	; 0x2c
 8001042:	4b37      	ldr	r3, [pc, #220]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	4a3a      	ldr	r2, [pc, #232]	; (8001130 <HAL_RCC_OscConfig+0x630>)
 8001048:	4013      	ands	r3, r2
 800104a:	0019      	movs	r1, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001054:	431a      	orrs	r2, r3
 8001056:	4b32      	ldr	r3, [pc, #200]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8001058:	430a      	orrs	r2, r1
 800105a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800105c:	4b30      	ldr	r3, [pc, #192]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4b2f      	ldr	r3, [pc, #188]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8001062:	2180      	movs	r1, #128	; 0x80
 8001064:	0449      	lsls	r1, r1, #17
 8001066:	430a      	orrs	r2, r1
 8001068:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106a:	f7ff fae9 	bl	8000640 <HAL_GetTick>
 800106e:	0003      	movs	r3, r0
 8001070:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001072:	e008      	b.n	8001086 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001074:	f7ff fae4 	bl	8000640 <HAL_GetTick>
 8001078:	0002      	movs	r2, r0
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	2b02      	cmp	r3, #2
 8001080:	d901      	bls.n	8001086 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001082:	2303      	movs	r3, #3
 8001084:	e047      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001086:	4b26      	ldr	r3, [pc, #152]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	2380      	movs	r3, #128	; 0x80
 800108c:	049b      	lsls	r3, r3, #18
 800108e:	4013      	ands	r3, r2
 8001090:	d0f0      	beq.n	8001074 <HAL_RCC_OscConfig+0x574>
 8001092:	e03f      	b.n	8001114 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001094:	4b22      	ldr	r3, [pc, #136]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4b21      	ldr	r3, [pc, #132]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 800109a:	4924      	ldr	r1, [pc, #144]	; (800112c <HAL_RCC_OscConfig+0x62c>)
 800109c:	400a      	ands	r2, r1
 800109e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a0:	f7ff face 	bl	8000640 <HAL_GetTick>
 80010a4:	0003      	movs	r3, r0
 80010a6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010a8:	e008      	b.n	80010bc <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010aa:	f7ff fac9 	bl	8000640 <HAL_GetTick>
 80010ae:	0002      	movs	r2, r0
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d901      	bls.n	80010bc <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80010b8:	2303      	movs	r3, #3
 80010ba:	e02c      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010bc:	4b18      	ldr	r3, [pc, #96]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	2380      	movs	r3, #128	; 0x80
 80010c2:	049b      	lsls	r3, r3, #18
 80010c4:	4013      	ands	r3, r2
 80010c6:	d1f0      	bne.n	80010aa <HAL_RCC_OscConfig+0x5aa>
 80010c8:	e024      	b.n	8001114 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6a1b      	ldr	r3, [r3, #32]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d101      	bne.n	80010d6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e01f      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80010d6:	4b12      	ldr	r3, [pc, #72]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80010dc:	4b10      	ldr	r3, [pc, #64]	; (8001120 <HAL_RCC_OscConfig+0x620>)
 80010de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010e0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80010e2:	697a      	ldr	r2, [r7, #20]
 80010e4:	2380      	movs	r3, #128	; 0x80
 80010e6:	025b      	lsls	r3, r3, #9
 80010e8:	401a      	ands	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d10e      	bne.n	8001110 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	220f      	movs	r2, #15
 80010f6:	401a      	ands	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d107      	bne.n	8001110 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001100:	697a      	ldr	r2, [r7, #20]
 8001102:	23f0      	movs	r3, #240	; 0xf0
 8001104:	039b      	lsls	r3, r3, #14
 8001106:	401a      	ands	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800110c:	429a      	cmp	r2, r3
 800110e:	d001      	beq.n	8001114 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e000      	b.n	8001116 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001114:	2300      	movs	r3, #0
}
 8001116:	0018      	movs	r0, r3
 8001118:	46bd      	mov	sp, r7
 800111a:	b008      	add	sp, #32
 800111c:	bd80      	pop	{r7, pc}
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	40021000 	.word	0x40021000
 8001124:	00001388 	.word	0x00001388
 8001128:	efffffff 	.word	0xefffffff
 800112c:	feffffff 	.word	0xfeffffff
 8001130:	ffc2ffff 	.word	0xffc2ffff

08001134 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d101      	bne.n	8001148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e0b3      	b.n	80012b0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001148:	4b5b      	ldr	r3, [pc, #364]	; (80012b8 <HAL_RCC_ClockConfig+0x184>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2201      	movs	r2, #1
 800114e:	4013      	ands	r3, r2
 8001150:	683a      	ldr	r2, [r7, #0]
 8001152:	429a      	cmp	r2, r3
 8001154:	d911      	bls.n	800117a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001156:	4b58      	ldr	r3, [pc, #352]	; (80012b8 <HAL_RCC_ClockConfig+0x184>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2201      	movs	r2, #1
 800115c:	4393      	bics	r3, r2
 800115e:	0019      	movs	r1, r3
 8001160:	4b55      	ldr	r3, [pc, #340]	; (80012b8 <HAL_RCC_ClockConfig+0x184>)
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	430a      	orrs	r2, r1
 8001166:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001168:	4b53      	ldr	r3, [pc, #332]	; (80012b8 <HAL_RCC_ClockConfig+0x184>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2201      	movs	r2, #1
 800116e:	4013      	ands	r3, r2
 8001170:	683a      	ldr	r2, [r7, #0]
 8001172:	429a      	cmp	r2, r3
 8001174:	d001      	beq.n	800117a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e09a      	b.n	80012b0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2202      	movs	r2, #2
 8001180:	4013      	ands	r3, r2
 8001182:	d015      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2204      	movs	r2, #4
 800118a:	4013      	ands	r3, r2
 800118c:	d006      	beq.n	800119c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800118e:	4b4b      	ldr	r3, [pc, #300]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	4b4a      	ldr	r3, [pc, #296]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 8001194:	21e0      	movs	r1, #224	; 0xe0
 8001196:	00c9      	lsls	r1, r1, #3
 8001198:	430a      	orrs	r2, r1
 800119a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800119c:	4b47      	ldr	r3, [pc, #284]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	22f0      	movs	r2, #240	; 0xf0
 80011a2:	4393      	bics	r3, r2
 80011a4:	0019      	movs	r1, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	689a      	ldr	r2, [r3, #8]
 80011aa:	4b44      	ldr	r3, [pc, #272]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 80011ac:	430a      	orrs	r2, r1
 80011ae:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2201      	movs	r2, #1
 80011b6:	4013      	ands	r3, r2
 80011b8:	d040      	beq.n	800123c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d107      	bne.n	80011d2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011c2:	4b3e      	ldr	r3, [pc, #248]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	2380      	movs	r3, #128	; 0x80
 80011c8:	029b      	lsls	r3, r3, #10
 80011ca:	4013      	ands	r3, r2
 80011cc:	d114      	bne.n	80011f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e06e      	b.n	80012b0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d107      	bne.n	80011ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011da:	4b38      	ldr	r3, [pc, #224]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	049b      	lsls	r3, r3, #18
 80011e2:	4013      	ands	r3, r2
 80011e4:	d108      	bne.n	80011f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e062      	b.n	80012b0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ea:	4b34      	ldr	r3, [pc, #208]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2202      	movs	r2, #2
 80011f0:	4013      	ands	r3, r2
 80011f2:	d101      	bne.n	80011f8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e05b      	b.n	80012b0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011f8:	4b30      	ldr	r3, [pc, #192]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	2203      	movs	r2, #3
 80011fe:	4393      	bics	r3, r2
 8001200:	0019      	movs	r1, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685a      	ldr	r2, [r3, #4]
 8001206:	4b2d      	ldr	r3, [pc, #180]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 8001208:	430a      	orrs	r2, r1
 800120a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800120c:	f7ff fa18 	bl	8000640 <HAL_GetTick>
 8001210:	0003      	movs	r3, r0
 8001212:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001214:	e009      	b.n	800122a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001216:	f7ff fa13 	bl	8000640 <HAL_GetTick>
 800121a:	0002      	movs	r2, r0
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	4a27      	ldr	r2, [pc, #156]	; (80012c0 <HAL_RCC_ClockConfig+0x18c>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d901      	bls.n	800122a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e042      	b.n	80012b0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800122a:	4b24      	ldr	r3, [pc, #144]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	220c      	movs	r2, #12
 8001230:	401a      	ands	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	429a      	cmp	r2, r3
 800123a:	d1ec      	bne.n	8001216 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800123c:	4b1e      	ldr	r3, [pc, #120]	; (80012b8 <HAL_RCC_ClockConfig+0x184>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2201      	movs	r2, #1
 8001242:	4013      	ands	r3, r2
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	429a      	cmp	r2, r3
 8001248:	d211      	bcs.n	800126e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800124a:	4b1b      	ldr	r3, [pc, #108]	; (80012b8 <HAL_RCC_ClockConfig+0x184>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2201      	movs	r2, #1
 8001250:	4393      	bics	r3, r2
 8001252:	0019      	movs	r1, r3
 8001254:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <HAL_RCC_ClockConfig+0x184>)
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	430a      	orrs	r2, r1
 800125a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800125c:	4b16      	ldr	r3, [pc, #88]	; (80012b8 <HAL_RCC_ClockConfig+0x184>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2201      	movs	r2, #1
 8001262:	4013      	ands	r3, r2
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	429a      	cmp	r2, r3
 8001268:	d001      	beq.n	800126e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e020      	b.n	80012b0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2204      	movs	r2, #4
 8001274:	4013      	ands	r3, r2
 8001276:	d009      	beq.n	800128c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001278:	4b10      	ldr	r3, [pc, #64]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	4a11      	ldr	r2, [pc, #68]	; (80012c4 <HAL_RCC_ClockConfig+0x190>)
 800127e:	4013      	ands	r3, r2
 8001280:	0019      	movs	r1, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68da      	ldr	r2, [r3, #12]
 8001286:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 8001288:	430a      	orrs	r2, r1
 800128a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800128c:	f000 f820 	bl	80012d0 <HAL_RCC_GetSysClockFreq>
 8001290:	0001      	movs	r1, r0
 8001292:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <HAL_RCC_ClockConfig+0x188>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	091b      	lsrs	r3, r3, #4
 8001298:	220f      	movs	r2, #15
 800129a:	4013      	ands	r3, r2
 800129c:	4a0a      	ldr	r2, [pc, #40]	; (80012c8 <HAL_RCC_ClockConfig+0x194>)
 800129e:	5cd3      	ldrb	r3, [r2, r3]
 80012a0:	000a      	movs	r2, r1
 80012a2:	40da      	lsrs	r2, r3
 80012a4:	4b09      	ldr	r3, [pc, #36]	; (80012cc <HAL_RCC_ClockConfig+0x198>)
 80012a6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80012a8:	2000      	movs	r0, #0
 80012aa:	f7ff f903 	bl	80004b4 <HAL_InitTick>
  
  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
}
 80012b0:	0018      	movs	r0, r3
 80012b2:	46bd      	mov	sp, r7
 80012b4:	b004      	add	sp, #16
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40022000 	.word	0x40022000
 80012bc:	40021000 	.word	0x40021000
 80012c0:	00001388 	.word	0x00001388
 80012c4:	fffff8ff 	.word	0xfffff8ff
 80012c8:	08002b7c 	.word	0x08002b7c
 80012cc:	20000000 	.word	0x20000000

080012d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012d0:	b590      	push	{r4, r7, lr}
 80012d2:	b08f      	sub	sp, #60	; 0x3c
 80012d4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80012d6:	2314      	movs	r3, #20
 80012d8:	18fb      	adds	r3, r7, r3
 80012da:	4a2b      	ldr	r2, [pc, #172]	; (8001388 <HAL_RCC_GetSysClockFreq+0xb8>)
 80012dc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80012de:	c313      	stmia	r3!, {r0, r1, r4}
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	4a29      	ldr	r2, [pc, #164]	; (800138c <HAL_RCC_GetSysClockFreq+0xbc>)
 80012e8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80012ea:	c313      	stmia	r3!, {r0, r1, r4}
 80012ec:	6812      	ldr	r2, [r2, #0]
 80012ee:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012f4:	2300      	movs	r3, #0
 80012f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80012f8:	2300      	movs	r3, #0
 80012fa:	637b      	str	r3, [r7, #52]	; 0x34
 80012fc:	2300      	movs	r3, #0
 80012fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001300:	2300      	movs	r3, #0
 8001302:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001304:	4b22      	ldr	r3, [pc, #136]	; (8001390 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800130a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800130c:	220c      	movs	r2, #12
 800130e:	4013      	ands	r3, r2
 8001310:	2b04      	cmp	r3, #4
 8001312:	d002      	beq.n	800131a <HAL_RCC_GetSysClockFreq+0x4a>
 8001314:	2b08      	cmp	r3, #8
 8001316:	d003      	beq.n	8001320 <HAL_RCC_GetSysClockFreq+0x50>
 8001318:	e02d      	b.n	8001376 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800131a:	4b1e      	ldr	r3, [pc, #120]	; (8001394 <HAL_RCC_GetSysClockFreq+0xc4>)
 800131c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800131e:	e02d      	b.n	800137c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001322:	0c9b      	lsrs	r3, r3, #18
 8001324:	220f      	movs	r2, #15
 8001326:	4013      	ands	r3, r2
 8001328:	2214      	movs	r2, #20
 800132a:	18ba      	adds	r2, r7, r2
 800132c:	5cd3      	ldrb	r3, [r2, r3]
 800132e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001330:	4b17      	ldr	r3, [pc, #92]	; (8001390 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001334:	220f      	movs	r2, #15
 8001336:	4013      	ands	r3, r2
 8001338:	1d3a      	adds	r2, r7, #4
 800133a:	5cd3      	ldrb	r3, [r2, r3]
 800133c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800133e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001340:	2380      	movs	r3, #128	; 0x80
 8001342:	025b      	lsls	r3, r3, #9
 8001344:	4013      	ands	r3, r2
 8001346:	d009      	beq.n	800135c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001348:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800134a:	4812      	ldr	r0, [pc, #72]	; (8001394 <HAL_RCC_GetSysClockFreq+0xc4>)
 800134c:	f7fe fedc 	bl	8000108 <__udivsi3>
 8001350:	0003      	movs	r3, r0
 8001352:	001a      	movs	r2, r3
 8001354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001356:	4353      	muls	r3, r2
 8001358:	637b      	str	r3, [r7, #52]	; 0x34
 800135a:	e009      	b.n	8001370 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800135c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800135e:	000a      	movs	r2, r1
 8001360:	0152      	lsls	r2, r2, #5
 8001362:	1a52      	subs	r2, r2, r1
 8001364:	0193      	lsls	r3, r2, #6
 8001366:	1a9b      	subs	r3, r3, r2
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	185b      	adds	r3, r3, r1
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001372:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001374:	e002      	b.n	800137c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001376:	4b07      	ldr	r3, [pc, #28]	; (8001394 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001378:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800137a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800137c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800137e:	0018      	movs	r0, r3
 8001380:	46bd      	mov	sp, r7
 8001382:	b00f      	add	sp, #60	; 0x3c
 8001384:	bd90      	pop	{r4, r7, pc}
 8001386:	46c0      	nop			; (mov r8, r8)
 8001388:	08002b54 	.word	0x08002b54
 800138c:	08002b64 	.word	0x08002b64
 8001390:	40021000 	.word	0x40021000
 8001394:	007a1200 	.word	0x007a1200

08001398 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800139c:	4b02      	ldr	r3, [pc, #8]	; (80013a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800139e:	681b      	ldr	r3, [r3, #0]
}
 80013a0:	0018      	movs	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	20000000 	.word	0x20000000

080013ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80013b0:	f7ff fff2 	bl	8001398 <HAL_RCC_GetHCLKFreq>
 80013b4:	0001      	movs	r1, r0
 80013b6:	4b06      	ldr	r3, [pc, #24]	; (80013d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	0a1b      	lsrs	r3, r3, #8
 80013bc:	2207      	movs	r2, #7
 80013be:	4013      	ands	r3, r2
 80013c0:	4a04      	ldr	r2, [pc, #16]	; (80013d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80013c2:	5cd3      	ldrb	r3, [r2, r3]
 80013c4:	40d9      	lsrs	r1, r3
 80013c6:	000b      	movs	r3, r1
}    
 80013c8:	0018      	movs	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	40021000 	.word	0x40021000
 80013d4:	08002b8c 	.word	0x08002b8c

080013d8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2207      	movs	r2, #7
 80013e6:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013e8:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <HAL_RCC_GetClockConfig+0x4c>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2203      	movs	r2, #3
 80013ee:	401a      	ands	r2, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80013f4:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <HAL_RCC_GetClockConfig+0x4c>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	22f0      	movs	r2, #240	; 0xf0
 80013fa:	401a      	ands	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8001400:	4b08      	ldr	r3, [pc, #32]	; (8001424 <HAL_RCC_GetClockConfig+0x4c>)
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	23e0      	movs	r3, #224	; 0xe0
 8001406:	00db      	lsls	r3, r3, #3
 8001408:	401a      	ands	r2, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <HAL_RCC_GetClockConfig+0x50>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2201      	movs	r2, #1
 8001414:	401a      	ands	r2, r3
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	601a      	str	r2, [r3, #0]
}
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	46bd      	mov	sp, r7
 800141e:	b002      	add	sp, #8
 8001420:	bd80      	pop	{r7, pc}
 8001422:	46c0      	nop			; (mov r8, r8)
 8001424:	40021000 	.word	0x40021000
 8001428:	40022000 	.word	0x40022000

0800142c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e042      	b.n	80014c4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	223d      	movs	r2, #61	; 0x3d
 8001442:	5c9b      	ldrb	r3, [r3, r2]
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d107      	bne.n	800145a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	223c      	movs	r2, #60	; 0x3c
 800144e:	2100      	movs	r1, #0
 8001450:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	0018      	movs	r0, r3
 8001456:	f000 f839 	bl	80014cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	223d      	movs	r2, #61	; 0x3d
 800145e:	2102      	movs	r1, #2
 8001460:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	3304      	adds	r3, #4
 800146a:	0019      	movs	r1, r3
 800146c:	0010      	movs	r0, r2
 800146e:	f000 f9b7 	bl	80017e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2246      	movs	r2, #70	; 0x46
 8001476:	2101      	movs	r1, #1
 8001478:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	223e      	movs	r2, #62	; 0x3e
 800147e:	2101      	movs	r1, #1
 8001480:	5499      	strb	r1, [r3, r2]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	223f      	movs	r2, #63	; 0x3f
 8001486:	2101      	movs	r1, #1
 8001488:	5499      	strb	r1, [r3, r2]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2240      	movs	r2, #64	; 0x40
 800148e:	2101      	movs	r1, #1
 8001490:	5499      	strb	r1, [r3, r2]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2241      	movs	r2, #65	; 0x41
 8001496:	2101      	movs	r1, #1
 8001498:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2242      	movs	r2, #66	; 0x42
 800149e:	2101      	movs	r1, #1
 80014a0:	5499      	strb	r1, [r3, r2]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2243      	movs	r2, #67	; 0x43
 80014a6:	2101      	movs	r1, #1
 80014a8:	5499      	strb	r1, [r3, r2]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2244      	movs	r2, #68	; 0x44
 80014ae:	2101      	movs	r1, #1
 80014b0:	5499      	strb	r1, [r3, r2]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2245      	movs	r2, #69	; 0x45
 80014b6:	2101      	movs	r1, #1
 80014b8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	223d      	movs	r2, #61	; 0x3d
 80014be:	2101      	movs	r1, #1
 80014c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80014c2:	2300      	movs	r3, #0
}
 80014c4:	0018      	movs	r0, r3
 80014c6:	46bd      	mov	sp, r7
 80014c8:	b002      	add	sp, #8
 80014ca:	bd80      	pop	{r7, pc}

080014cc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014d4:	46c0      	nop			; (mov r8, r8)
 80014d6:	46bd      	mov	sp, r7
 80014d8:	b002      	add	sp, #8
 80014da:	bd80      	pop	{r7, pc}

080014dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	223d      	movs	r2, #61	; 0x3d
 80014e8:	5c9b      	ldrb	r3, [r3, r2]
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d001      	beq.n	80014f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e035      	b.n	8001560 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	223d      	movs	r2, #61	; 0x3d
 80014f8:	2102      	movs	r1, #2
 80014fa:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	68da      	ldr	r2, [r3, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2101      	movs	r1, #1
 8001508:	430a      	orrs	r2, r1
 800150a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a15      	ldr	r2, [pc, #84]	; (8001568 <HAL_TIM_Base_Start_IT+0x8c>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d009      	beq.n	800152a <HAL_TIM_Base_Start_IT+0x4e>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a14      	ldr	r2, [pc, #80]	; (800156c <HAL_TIM_Base_Start_IT+0x90>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d004      	beq.n	800152a <HAL_TIM_Base_Start_IT+0x4e>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a12      	ldr	r2, [pc, #72]	; (8001570 <HAL_TIM_Base_Start_IT+0x94>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d111      	bne.n	800154e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	2207      	movs	r2, #7
 8001532:	4013      	ands	r3, r2
 8001534:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2b06      	cmp	r3, #6
 800153a:	d010      	beq.n	800155e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2101      	movs	r1, #1
 8001548:	430a      	orrs	r2, r1
 800154a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800154c:	e007      	b.n	800155e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2101      	movs	r1, #1
 800155a:	430a      	orrs	r2, r1
 800155c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800155e:	2300      	movs	r3, #0
}
 8001560:	0018      	movs	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	b004      	add	sp, #16
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40012c00 	.word	0x40012c00
 800156c:	40000400 	.word	0x40000400
 8001570:	40014000 	.word	0x40014000

08001574 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	691b      	ldr	r3, [r3, #16]
 8001582:	2202      	movs	r2, #2
 8001584:	4013      	ands	r3, r2
 8001586:	2b02      	cmp	r3, #2
 8001588:	d124      	bne.n	80015d4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	2202      	movs	r2, #2
 8001592:	4013      	ands	r3, r2
 8001594:	2b02      	cmp	r3, #2
 8001596:	d11d      	bne.n	80015d4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2203      	movs	r2, #3
 800159e:	4252      	negs	r2, r2
 80015a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2201      	movs	r2, #1
 80015a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	2203      	movs	r2, #3
 80015b0:	4013      	ands	r3, r2
 80015b2:	d004      	beq.n	80015be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	0018      	movs	r0, r3
 80015b8:	f000 f8fa 	bl	80017b0 <HAL_TIM_IC_CaptureCallback>
 80015bc:	e007      	b.n	80015ce <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	0018      	movs	r0, r3
 80015c2:	f000 f8ed 	bl	80017a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	0018      	movs	r0, r3
 80015ca:	f000 f8f9 	bl	80017c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2200      	movs	r2, #0
 80015d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	691b      	ldr	r3, [r3, #16]
 80015da:	2204      	movs	r2, #4
 80015dc:	4013      	ands	r3, r2
 80015de:	2b04      	cmp	r3, #4
 80015e0:	d125      	bne.n	800162e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	2204      	movs	r2, #4
 80015ea:	4013      	ands	r3, r2
 80015ec:	2b04      	cmp	r3, #4
 80015ee:	d11e      	bne.n	800162e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2205      	movs	r2, #5
 80015f6:	4252      	negs	r2, r2
 80015f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2202      	movs	r2, #2
 80015fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	699a      	ldr	r2, [r3, #24]
 8001606:	23c0      	movs	r3, #192	; 0xc0
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4013      	ands	r3, r2
 800160c:	d004      	beq.n	8001618 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	0018      	movs	r0, r3
 8001612:	f000 f8cd 	bl	80017b0 <HAL_TIM_IC_CaptureCallback>
 8001616:	e007      	b.n	8001628 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	0018      	movs	r0, r3
 800161c:	f000 f8c0 	bl	80017a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	0018      	movs	r0, r3
 8001624:	f000 f8cc 	bl	80017c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2200      	movs	r2, #0
 800162c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	2208      	movs	r2, #8
 8001636:	4013      	ands	r3, r2
 8001638:	2b08      	cmp	r3, #8
 800163a:	d124      	bne.n	8001686 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	68db      	ldr	r3, [r3, #12]
 8001642:	2208      	movs	r2, #8
 8001644:	4013      	ands	r3, r2
 8001646:	2b08      	cmp	r3, #8
 8001648:	d11d      	bne.n	8001686 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2209      	movs	r2, #9
 8001650:	4252      	negs	r2, r2
 8001652:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2204      	movs	r2, #4
 8001658:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	69db      	ldr	r3, [r3, #28]
 8001660:	2203      	movs	r2, #3
 8001662:	4013      	ands	r3, r2
 8001664:	d004      	beq.n	8001670 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	0018      	movs	r0, r3
 800166a:	f000 f8a1 	bl	80017b0 <HAL_TIM_IC_CaptureCallback>
 800166e:	e007      	b.n	8001680 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	0018      	movs	r0, r3
 8001674:	f000 f894 	bl	80017a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	0018      	movs	r0, r3
 800167c:	f000 f8a0 	bl	80017c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	2210      	movs	r2, #16
 800168e:	4013      	ands	r3, r2
 8001690:	2b10      	cmp	r3, #16
 8001692:	d125      	bne.n	80016e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	2210      	movs	r2, #16
 800169c:	4013      	ands	r3, r2
 800169e:	2b10      	cmp	r3, #16
 80016a0:	d11e      	bne.n	80016e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2211      	movs	r2, #17
 80016a8:	4252      	negs	r2, r2
 80016aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2208      	movs	r2, #8
 80016b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	69da      	ldr	r2, [r3, #28]
 80016b8:	23c0      	movs	r3, #192	; 0xc0
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4013      	ands	r3, r2
 80016be:	d004      	beq.n	80016ca <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	0018      	movs	r0, r3
 80016c4:	f000 f874 	bl	80017b0 <HAL_TIM_IC_CaptureCallback>
 80016c8:	e007      	b.n	80016da <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	0018      	movs	r0, r3
 80016ce:	f000 f867 	bl	80017a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	0018      	movs	r0, r3
 80016d6:	f000 f873 	bl	80017c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	691b      	ldr	r3, [r3, #16]
 80016e6:	2201      	movs	r2, #1
 80016e8:	4013      	ands	r3, r2
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d10f      	bne.n	800170e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	2201      	movs	r2, #1
 80016f6:	4013      	ands	r3, r2
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d108      	bne.n	800170e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2202      	movs	r2, #2
 8001702:	4252      	negs	r2, r2
 8001704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	0018      	movs	r0, r3
 800170a:	f7fe fe91 	bl	8000430 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	2280      	movs	r2, #128	; 0x80
 8001716:	4013      	ands	r3, r2
 8001718:	2b80      	cmp	r3, #128	; 0x80
 800171a:	d10f      	bne.n	800173c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	2280      	movs	r2, #128	; 0x80
 8001724:	4013      	ands	r3, r2
 8001726:	2b80      	cmp	r3, #128	; 0x80
 8001728:	d108      	bne.n	800173c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	2281      	movs	r2, #129	; 0x81
 8001730:	4252      	negs	r2, r2
 8001732:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	0018      	movs	r0, r3
 8001738:	f000 f8d0 	bl	80018dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	2240      	movs	r2, #64	; 0x40
 8001744:	4013      	ands	r3, r2
 8001746:	2b40      	cmp	r3, #64	; 0x40
 8001748:	d10f      	bne.n	800176a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	2240      	movs	r2, #64	; 0x40
 8001752:	4013      	ands	r3, r2
 8001754:	2b40      	cmp	r3, #64	; 0x40
 8001756:	d108      	bne.n	800176a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2241      	movs	r2, #65	; 0x41
 800175e:	4252      	negs	r2, r2
 8001760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	0018      	movs	r0, r3
 8001766:	f000 f833 	bl	80017d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	2220      	movs	r2, #32
 8001772:	4013      	ands	r3, r2
 8001774:	2b20      	cmp	r3, #32
 8001776:	d10f      	bne.n	8001798 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	68db      	ldr	r3, [r3, #12]
 800177e:	2220      	movs	r2, #32
 8001780:	4013      	ands	r3, r2
 8001782:	2b20      	cmp	r3, #32
 8001784:	d108      	bne.n	8001798 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2221      	movs	r2, #33	; 0x21
 800178c:	4252      	negs	r2, r2
 800178e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	0018      	movs	r0, r3
 8001794:	f000 f89a 	bl	80018cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001798:	46c0      	nop			; (mov r8, r8)
 800179a:	46bd      	mov	sp, r7
 800179c:	b002      	add	sp, #8
 800179e:	bd80      	pop	{r7, pc}

080017a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80017a8:	46c0      	nop			; (mov r8, r8)
 80017aa:	46bd      	mov	sp, r7
 80017ac:	b002      	add	sp, #8
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80017b8:	46c0      	nop			; (mov r8, r8)
 80017ba:	46bd      	mov	sp, r7
 80017bc:	b002      	add	sp, #8
 80017be:	bd80      	pop	{r7, pc}

080017c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80017c8:	46c0      	nop			; (mov r8, r8)
 80017ca:	46bd      	mov	sp, r7
 80017cc:	b002      	add	sp, #8
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80017d8:	46c0      	nop			; (mov r8, r8)
 80017da:	46bd      	mov	sp, r7
 80017dc:	b002      	add	sp, #8
 80017de:	bd80      	pop	{r7, pc}

080017e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a2f      	ldr	r2, [pc, #188]	; (80018b0 <TIM_Base_SetConfig+0xd0>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d003      	beq.n	8001800 <TIM_Base_SetConfig+0x20>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a2e      	ldr	r2, [pc, #184]	; (80018b4 <TIM_Base_SetConfig+0xd4>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d108      	bne.n	8001812 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2270      	movs	r2, #112	; 0x70
 8001804:	4393      	bics	r3, r2
 8001806:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	68fa      	ldr	r2, [r7, #12]
 800180e:	4313      	orrs	r3, r2
 8001810:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4a26      	ldr	r2, [pc, #152]	; (80018b0 <TIM_Base_SetConfig+0xd0>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d013      	beq.n	8001842 <TIM_Base_SetConfig+0x62>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a25      	ldr	r2, [pc, #148]	; (80018b4 <TIM_Base_SetConfig+0xd4>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d00f      	beq.n	8001842 <TIM_Base_SetConfig+0x62>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a24      	ldr	r2, [pc, #144]	; (80018b8 <TIM_Base_SetConfig+0xd8>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d00b      	beq.n	8001842 <TIM_Base_SetConfig+0x62>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a23      	ldr	r2, [pc, #140]	; (80018bc <TIM_Base_SetConfig+0xdc>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d007      	beq.n	8001842 <TIM_Base_SetConfig+0x62>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a22      	ldr	r2, [pc, #136]	; (80018c0 <TIM_Base_SetConfig+0xe0>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d003      	beq.n	8001842 <TIM_Base_SetConfig+0x62>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a21      	ldr	r2, [pc, #132]	; (80018c4 <TIM_Base_SetConfig+0xe4>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d108      	bne.n	8001854 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	4a20      	ldr	r2, [pc, #128]	; (80018c8 <TIM_Base_SetConfig+0xe8>)
 8001846:	4013      	ands	r3, r2
 8001848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	4313      	orrs	r3, r2
 8001852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2280      	movs	r2, #128	; 0x80
 8001858:	4393      	bics	r3, r2
 800185a:	001a      	movs	r2, r3
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	695b      	ldr	r3, [r3, #20]
 8001860:	4313      	orrs	r3, r2
 8001862:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a0c      	ldr	r2, [pc, #48]	; (80018b0 <TIM_Base_SetConfig+0xd0>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d00b      	beq.n	800189a <TIM_Base_SetConfig+0xba>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a0d      	ldr	r2, [pc, #52]	; (80018bc <TIM_Base_SetConfig+0xdc>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d007      	beq.n	800189a <TIM_Base_SetConfig+0xba>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a0c      	ldr	r2, [pc, #48]	; (80018c0 <TIM_Base_SetConfig+0xe0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d003      	beq.n	800189a <TIM_Base_SetConfig+0xba>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <TIM_Base_SetConfig+0xe4>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d103      	bne.n	80018a2 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	691a      	ldr	r2, [r3, #16]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2201      	movs	r2, #1
 80018a6:	615a      	str	r2, [r3, #20]
}
 80018a8:	46c0      	nop			; (mov r8, r8)
 80018aa:	46bd      	mov	sp, r7
 80018ac:	b004      	add	sp, #16
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40012c00 	.word	0x40012c00
 80018b4:	40000400 	.word	0x40000400
 80018b8:	40002000 	.word	0x40002000
 80018bc:	40014000 	.word	0x40014000
 80018c0:	40014400 	.word	0x40014400
 80018c4:	40014800 	.word	0x40014800
 80018c8:	fffffcff 	.word	0xfffffcff

080018cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80018d4:	46c0      	nop			; (mov r8, r8)
 80018d6:	46bd      	mov	sp, r7
 80018d8:	b002      	add	sp, #8
 80018da:	bd80      	pop	{r7, pc}

080018dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80018e4:	46c0      	nop			; (mov r8, r8)
 80018e6:	46bd      	mov	sp, r7
 80018e8:	b002      	add	sp, #8
 80018ea:	bd80      	pop	{r7, pc}

080018ec <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	0002      	movs	r2, r0
 80018f4:	1dbb      	adds	r3, r7, #6
 80018f6:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80018fc:	1dbb      	adds	r3, r7, #6
 80018fe:	2200      	movs	r2, #0
 8001900:	5e9b      	ldrsh	r3, [r3, r2]
 8001902:	2b84      	cmp	r3, #132	; 0x84
 8001904:	d006      	beq.n	8001914 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8001906:	1dbb      	adds	r3, r7, #6
 8001908:	2200      	movs	r2, #0
 800190a:	5e9a      	ldrsh	r2, [r3, r2]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	18d3      	adds	r3, r2, r3
 8001910:	3303      	adds	r3, #3
 8001912:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001914:	68fb      	ldr	r3, [r7, #12]
}
 8001916:	0018      	movs	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	b004      	add	sp, #16
 800191c:	bd80      	pop	{r7, pc}

0800191e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b082      	sub	sp, #8
 8001922:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001924:	f3ef 8305 	mrs	r3, IPSR
 8001928:	607b      	str	r3, [r7, #4]
  return(result);
 800192a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800192c:	1e5a      	subs	r2, r3, #1
 800192e:	4193      	sbcs	r3, r2
 8001930:	b2db      	uxtb	r3, r3
}
 8001932:	0018      	movs	r0, r3
 8001934:	46bd      	mov	sp, r7
 8001936:	b002      	add	sp, #8
 8001938:	bd80      	pop	{r7, pc}

0800193a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800193e:	f000 fabb 	bl	8001eb8 <vTaskStartScheduler>
  
  return osOK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	0018      	movs	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800194e:	f7ff ffe6 	bl	800191e <inHandlerMode>
 8001952:	1e03      	subs	r3, r0, #0
 8001954:	d003      	beq.n	800195e <osKernelSysTick+0x14>
    return xTaskGetTickCountFromISR();
 8001956:	f000 fba3 	bl	80020a0 <xTaskGetTickCountFromISR>
 800195a:	0003      	movs	r3, r0
 800195c:	e002      	b.n	8001964 <osKernelSysTick+0x1a>
  }
  else {
    return xTaskGetTickCount();
 800195e:	f000 fb91 	bl	8002084 <xTaskGetTickCount>
 8001962:	0003      	movs	r3, r0
  }
}
 8001964:	0018      	movs	r0, r3
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800196a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800196c:	b089      	sub	sp, #36	; 0x24
 800196e:	af04      	add	r7, sp, #16
 8001970:	6078      	str	r0, [r7, #4]
 8001972:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	695b      	ldr	r3, [r3, #20]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d020      	beq.n	80019be <osThreadCreate+0x54>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d01c      	beq.n	80019be <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	685c      	ldr	r4, [r3, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681d      	ldr	r5, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	691e      	ldr	r6, [r3, #16]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2208      	movs	r2, #8
 8001994:	5e9b      	ldrsh	r3, [r3, r2]
 8001996:	0018      	movs	r0, r3
 8001998:	f7ff ffa8 	bl	80018ec <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	695a      	ldr	r2, [r3, #20]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019a4:	6839      	ldr	r1, [r7, #0]
 80019a6:	9302      	str	r3, [sp, #8]
 80019a8:	9201      	str	r2, [sp, #4]
 80019aa:	9000      	str	r0, [sp, #0]
 80019ac:	000b      	movs	r3, r1
 80019ae:	0032      	movs	r2, r6
 80019b0:	0029      	movs	r1, r5
 80019b2:	0020      	movs	r0, r4
 80019b4:	f000 f8ed 	bl	8001b92 <xTaskCreateStatic>
 80019b8:	0003      	movs	r3, r0
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	e01d      	b.n	80019fa <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685c      	ldr	r4, [r3, #4]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80019ca:	b29e      	uxth	r6, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2208      	movs	r2, #8
 80019d0:	5e9b      	ldrsh	r3, [r3, r2]
 80019d2:	0018      	movs	r0, r3
 80019d4:	f7ff ff8a 	bl	80018ec <makeFreeRtosPriority>
 80019d8:	0001      	movs	r1, r0
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	230c      	movs	r3, #12
 80019de:	18fb      	adds	r3, r7, r3
 80019e0:	9301      	str	r3, [sp, #4]
 80019e2:	9100      	str	r1, [sp, #0]
 80019e4:	0013      	movs	r3, r2
 80019e6:	0032      	movs	r2, r6
 80019e8:	0029      	movs	r1, r5
 80019ea:	0020      	movs	r0, r4
 80019ec:	f000 f914 	bl	8001c18 <xTaskCreate>
 80019f0:	0003      	movs	r3, r0
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d001      	beq.n	80019fa <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	e000      	b.n	80019fc <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80019fa:	68fb      	ldr	r3, [r7, #12]
}
 80019fc:	0018      	movs	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	b005      	add	sp, #20
 8001a02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a04 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <osDelay+0x16>
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	e000      	b.n	8001a1c <osDelay+0x18>
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	f000 fa25 	bl	8001e6c <vTaskDelay>
  
  return osOK;
 8001a22:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001a24:	0018      	movs	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b004      	add	sp, #16
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 8001a36:	2381      	movs	r3, #129	; 0x81
#endif
}
 8001a38:	0018      	movs	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b002      	add	sp, #8
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3308      	adds	r3, #8
 8001a4c:	001a      	movs	r2, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	4252      	negs	r2, r2
 8001a58:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	3308      	adds	r3, #8
 8001a5e:	001a      	movs	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3308      	adds	r3, #8
 8001a68:	001a      	movs	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001a74:	46c0      	nop			; (mov r8, r8)
 8001a76:	46bd      	mov	sp, r7
 8001a78:	b002      	add	sp, #8
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001a8a:	46c0      	nop			; (mov r8, r8)
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	b002      	add	sp, #8
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b084      	sub	sp, #16
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
 8001a9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	689a      	ldr	r2, [r3, #8]
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	683a      	ldr	r2, [r7, #0]
 8001abc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	1c5a      	adds	r2, r3, #1
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	601a      	str	r2, [r3, #0]
}
 8001ace:	46c0      	nop			; (mov r8, r8)
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	b004      	add	sp, #16
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b084      	sub	sp, #16
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
 8001ade:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	d103      	bne.n	8001af4 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	691b      	ldr	r3, [r3, #16]
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	e00c      	b.n	8001b0e <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3308      	adds	r3, #8
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	e002      	b.n	8001b02 <vListInsert+0x2c>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	68ba      	ldr	r2, [r7, #8]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d2f6      	bcs.n	8001afc <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	685a      	ldr	r2, [r3, #4]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	683a      	ldr	r2, [r7, #0]
 8001b1c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	68fa      	ldr	r2, [r7, #12]
 8001b22:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	1c5a      	adds	r2, r3, #1
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	601a      	str	r2, [r3, #0]
}
 8001b3a:	46c0      	nop			; (mov r8, r8)
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	b004      	add	sp, #16
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b084      	sub	sp, #16
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6892      	ldr	r2, [r2, #8]
 8001b58:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	6852      	ldr	r2, [r2, #4]
 8001b62:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d103      	bne.n	8001b76 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689a      	ldr	r2, [r3, #8]
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	1e5a      	subs	r2, r3, #1
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
}
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b004      	add	sp, #16
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001b92:	b590      	push	{r4, r7, lr}
 8001b94:	b08d      	sub	sp, #52	; 0x34
 8001b96:	af04      	add	r7, sp, #16
 8001b98:	60f8      	str	r0, [r7, #12]
 8001b9a:	60b9      	str	r1, [r7, #8]
 8001b9c:	607a      	str	r2, [r7, #4]
 8001b9e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <xTaskCreateStatic+0x18>
 8001ba6:	b672      	cpsid	i
 8001ba8:	e7fe      	b.n	8001ba8 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8001baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <xTaskCreateStatic+0x22>
 8001bb0:	b672      	cpsid	i
 8001bb2:	e7fe      	b.n	8001bb2 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001bb4:	2354      	movs	r3, #84	; 0x54
 8001bb6:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	2b54      	cmp	r3, #84	; 0x54
 8001bbc:	d001      	beq.n	8001bc2 <xTaskCreateStatic+0x30>
 8001bbe:	b672      	cpsid	i
 8001bc0:	e7fe      	b.n	8001bc0 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d020      	beq.n	8001c0a <xTaskCreateStatic+0x78>
 8001bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d01d      	beq.n	8001c0a <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bd0:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001bd6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	2251      	movs	r2, #81	; 0x51
 8001bdc:	2102      	movs	r1, #2
 8001bde:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001be0:	683c      	ldr	r4, [r7, #0]
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	68b9      	ldr	r1, [r7, #8]
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	2300      	movs	r3, #0
 8001bea:	9303      	str	r3, [sp, #12]
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	9302      	str	r3, [sp, #8]
 8001bf0:	2318      	movs	r3, #24
 8001bf2:	18fb      	adds	r3, r7, r3
 8001bf4:	9301      	str	r3, [sp, #4]
 8001bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	0023      	movs	r3, r4
 8001bfc:	f000 f858 	bl	8001cb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	0018      	movs	r0, r3
 8001c04:	f000 f8ce 	bl	8001da4 <prvAddNewTaskToReadyList>
 8001c08:	e001      	b.n	8001c0e <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001c0e:	69bb      	ldr	r3, [r7, #24]
	}
 8001c10:	0018      	movs	r0, r3
 8001c12:	46bd      	mov	sp, r7
 8001c14:	b009      	add	sp, #36	; 0x24
 8001c16:	bd90      	pop	{r4, r7, pc}

08001c18 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001c18:	b590      	push	{r4, r7, lr}
 8001c1a:	b08d      	sub	sp, #52	; 0x34
 8001c1c:	af04      	add	r7, sp, #16
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	1dbb      	adds	r3, r7, #6
 8001c26:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c28:	1dbb      	adds	r3, r7, #6
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	0018      	movs	r0, r3
 8001c30:	f000 fd9e 	bl	8002770 <pvPortMalloc>
 8001c34:	0003      	movs	r3, r0
 8001c36:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d010      	beq.n	8001c60 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001c3e:	2054      	movs	r0, #84	; 0x54
 8001c40:	f000 fd96 	bl	8002770 <pvPortMalloc>
 8001c44:	0003      	movs	r3, r0
 8001c46:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d003      	beq.n	8001c56 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	697a      	ldr	r2, [r7, #20]
 8001c52:	631a      	str	r2, [r3, #48]	; 0x30
 8001c54:	e006      	b.n	8001c64 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	0018      	movs	r0, r3
 8001c5a:	f000 fe2f 	bl	80028bc <vPortFree>
 8001c5e:	e001      	b.n	8001c64 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d01a      	beq.n	8001ca0 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	2251      	movs	r2, #81	; 0x51
 8001c6e:	2100      	movs	r1, #0
 8001c70:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001c72:	1dbb      	adds	r3, r7, #6
 8001c74:	881a      	ldrh	r2, [r3, #0]
 8001c76:	683c      	ldr	r4, [r7, #0]
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	9303      	str	r3, [sp, #12]
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	9302      	str	r3, [sp, #8]
 8001c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c86:	9301      	str	r3, [sp, #4]
 8001c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	0023      	movs	r3, r4
 8001c8e:	f000 f80f 	bl	8001cb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	0018      	movs	r0, r3
 8001c96:	f000 f885 	bl	8001da4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	61bb      	str	r3, [r7, #24]
 8001c9e:	e002      	b.n	8001ca6 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	425b      	negs	r3, r3
 8001ca4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001ca6:	69bb      	ldr	r3, [r7, #24]
	}
 8001ca8:	0018      	movs	r0, r3
 8001caa:	46bd      	mov	sp, r7
 8001cac:	b009      	add	sp, #36	; 0x24
 8001cae:	bd90      	pop	{r4, r7, pc}

08001cb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
 8001cbc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4936      	ldr	r1, [pc, #216]	; (8001da0 <prvInitialiseNewTask+0xf0>)
 8001cc6:	468c      	mov	ip, r1
 8001cc8:	4463      	add	r3, ip
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	18d3      	adds	r3, r2, r3
 8001cce:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	2207      	movs	r2, #7
 8001cd4:	4393      	bics	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	2207      	movs	r2, #7
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d001      	beq.n	8001ce4 <prvInitialiseNewTask+0x34>
 8001ce0:	b672      	cpsid	i
 8001ce2:	e7fe      	b.n	8001ce2 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	e013      	b.n	8001d12 <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	18d3      	adds	r3, r2, r3
 8001cf0:	7818      	ldrb	r0, [r3, #0]
 8001cf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cf4:	2134      	movs	r1, #52	; 0x34
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	18d3      	adds	r3, r2, r3
 8001cfa:	185b      	adds	r3, r3, r1
 8001cfc:	1c02      	adds	r2, r0, #0
 8001cfe:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001d00:	68ba      	ldr	r2, [r7, #8]
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	18d3      	adds	r3, r2, r3
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d006      	beq.n	8001d1a <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	2b0f      	cmp	r3, #15
 8001d16:	d9e8      	bls.n	8001cea <prvInitialiseNewTask+0x3a>
 8001d18:	e000      	b.n	8001d1c <prvInitialiseNewTask+0x6c>
		{
			break;
 8001d1a:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d1e:	2243      	movs	r2, #67	; 0x43
 8001d20:	2100      	movs	r1, #0
 8001d22:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001d24:	6a3b      	ldr	r3, [r7, #32]
 8001d26:	2b06      	cmp	r3, #6
 8001d28:	d901      	bls.n	8001d2e <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001d2a:	2306      	movs	r3, #6
 8001d2c:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d30:	6a3a      	ldr	r2, [r7, #32]
 8001d32:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d36:	6a3a      	ldr	r2, [r7, #32]
 8001d38:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d42:	3304      	adds	r3, #4
 8001d44:	0018      	movs	r0, r3
 8001d46:	f7ff fe99 	bl	8001a7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d4c:	3318      	adds	r3, #24
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f7ff fe94 	bl	8001a7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d58:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d5a:	6a3b      	ldr	r3, [r7, #32]
 8001d5c:	2207      	movs	r2, #7
 8001d5e:	1ad2      	subs	r2, r2, r3
 8001d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d62:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d68:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d72:	2250      	movs	r2, #80	; 0x50
 8001d74:	2100      	movs	r1, #0
 8001d76:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001d78:	683a      	ldr	r2, [r7, #0]
 8001d7a:	68f9      	ldr	r1, [r7, #12]
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	0018      	movs	r0, r3
 8001d80:	f000 fbc6 	bl	8002510 <pxPortInitialiseStack>
 8001d84:	0002      	movs	r2, r0
 8001d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d88:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d002      	beq.n	8001d96 <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	b006      	add	sp, #24
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	46c0      	nop			; (mov r8, r8)
 8001da0:	3fffffff 	.word	0x3fffffff

08001da4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001dac:	f000 fc48 	bl	8002640 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001db0:	4b28      	ldr	r3, [pc, #160]	; (8001e54 <prvAddNewTaskToReadyList+0xb0>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	1c5a      	adds	r2, r3, #1
 8001db6:	4b27      	ldr	r3, [pc, #156]	; (8001e54 <prvAddNewTaskToReadyList+0xb0>)
 8001db8:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001dba:	4b27      	ldr	r3, [pc, #156]	; (8001e58 <prvAddNewTaskToReadyList+0xb4>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d109      	bne.n	8001dd6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001dc2:	4b25      	ldr	r3, [pc, #148]	; (8001e58 <prvAddNewTaskToReadyList+0xb4>)
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001dc8:	4b22      	ldr	r3, [pc, #136]	; (8001e54 <prvAddNewTaskToReadyList+0xb0>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d110      	bne.n	8001df2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001dd0:	f000 fa8c 	bl	80022ec <prvInitialiseTaskLists>
 8001dd4:	e00d      	b.n	8001df2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001dd6:	4b21      	ldr	r3, [pc, #132]	; (8001e5c <prvAddNewTaskToReadyList+0xb8>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d109      	bne.n	8001df2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001dde:	4b1e      	ldr	r3, [pc, #120]	; (8001e58 <prvAddNewTaskToReadyList+0xb4>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d802      	bhi.n	8001df2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001dec:	4b1a      	ldr	r3, [pc, #104]	; (8001e58 <prvAddNewTaskToReadyList+0xb4>)
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001df2:	4b1b      	ldr	r3, [pc, #108]	; (8001e60 <prvAddNewTaskToReadyList+0xbc>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	1c5a      	adds	r2, r3, #1
 8001df8:	4b19      	ldr	r3, [pc, #100]	; (8001e60 <prvAddNewTaskToReadyList+0xbc>)
 8001dfa:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e00:	4b18      	ldr	r3, [pc, #96]	; (8001e64 <prvAddNewTaskToReadyList+0xc0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d903      	bls.n	8001e10 <prvAddNewTaskToReadyList+0x6c>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e0c:	4b15      	ldr	r3, [pc, #84]	; (8001e64 <prvAddNewTaskToReadyList+0xc0>)
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e14:	0013      	movs	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	189b      	adds	r3, r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	4a12      	ldr	r2, [pc, #72]	; (8001e68 <prvAddNewTaskToReadyList+0xc4>)
 8001e1e:	189a      	adds	r2, r3, r2
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3304      	adds	r3, #4
 8001e24:	0019      	movs	r1, r3
 8001e26:	0010      	movs	r0, r2
 8001e28:	f7ff fe33 	bl	8001a92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001e2c:	f000 fc1a 	bl	8002664 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001e30:	4b0a      	ldr	r3, [pc, #40]	; (8001e5c <prvAddNewTaskToReadyList+0xb8>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d008      	beq.n	8001e4a <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001e38:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <prvAddNewTaskToReadyList+0xb4>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d201      	bcs.n	8001e4a <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001e46:	f000 fbeb 	bl	8002620 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	b002      	add	sp, #8
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	46c0      	nop			; (mov r8, r8)
 8001e54:	20000380 	.word	0x20000380
 8001e58:	20000280 	.word	0x20000280
 8001e5c:	2000038c 	.word	0x2000038c
 8001e60:	2000039c 	.word	0x2000039c
 8001e64:	20000388 	.word	0x20000388
 8001e68:	20000284 	.word	0x20000284

08001e6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d010      	beq.n	8001ea0 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001e7e:	4b0d      	ldr	r3, [pc, #52]	; (8001eb4 <vTaskDelay+0x48>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <vTaskDelay+0x1e>
 8001e86:	b672      	cpsid	i
 8001e88:	e7fe      	b.n	8001e88 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8001e8a:	f000 f863 	bl	8001f54 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2100      	movs	r1, #0
 8001e92:	0018      	movs	r0, r3
 8001e94:	f000 fae8 	bl	8002468 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001e98:	f000 f868 	bl	8001f6c <xTaskResumeAll>
 8001e9c:	0003      	movs	r3, r0
 8001e9e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8001ea6:	f000 fbbb 	bl	8002620 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001eaa:	46c0      	nop			; (mov r8, r8)
 8001eac:	46bd      	mov	sp, r7
 8001eae:	b004      	add	sp, #16
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	46c0      	nop			; (mov r8, r8)
 8001eb4:	200003a8 	.word	0x200003a8

08001eb8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001eb8:	b590      	push	{r4, r7, lr}
 8001eba:	b089      	sub	sp, #36	; 0x24
 8001ebc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001ec6:	003a      	movs	r2, r7
 8001ec8:	1d39      	adds	r1, r7, #4
 8001eca:	2308      	movs	r3, #8
 8001ecc:	18fb      	adds	r3, r7, r3
 8001ece:	0018      	movs	r0, r3
 8001ed0:	f7fe f9a6 	bl	8000220 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001ed4:	683c      	ldr	r4, [r7, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68ba      	ldr	r2, [r7, #8]
 8001eda:	4918      	ldr	r1, [pc, #96]	; (8001f3c <vTaskStartScheduler+0x84>)
 8001edc:	4818      	ldr	r0, [pc, #96]	; (8001f40 <vTaskStartScheduler+0x88>)
 8001ede:	9202      	str	r2, [sp, #8]
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	0022      	movs	r2, r4
 8001eea:	f7ff fe52 	bl	8001b92 <xTaskCreateStatic>
 8001eee:	0002      	movs	r2, r0
 8001ef0:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <vTaskStartScheduler+0x8c>)
 8001ef2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001ef4:	4b13      	ldr	r3, [pc, #76]	; (8001f44 <vTaskStartScheduler+0x8c>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d002      	beq.n	8001f02 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001efc:	2301      	movs	r3, #1
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	e001      	b.n	8001f06 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d10d      	bne.n	8001f28 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8001f0c:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <vTaskStartScheduler+0x90>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	4252      	negs	r2, r2
 8001f14:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001f16:	4b0d      	ldr	r3, [pc, #52]	; (8001f4c <vTaskStartScheduler+0x94>)
 8001f18:	2201      	movs	r2, #1
 8001f1a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <vTaskStartScheduler+0x98>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001f22:	f000 fb59 	bl	80025d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001f26:	e004      	b.n	8001f32 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	d101      	bne.n	8001f32 <vTaskStartScheduler+0x7a>
 8001f2e:	b672      	cpsid	i
 8001f30:	e7fe      	b.n	8001f30 <vTaskStartScheduler+0x78>
}
 8001f32:	46c0      	nop			; (mov r8, r8)
 8001f34:	46bd      	mov	sp, r7
 8001f36:	b005      	add	sp, #20
 8001f38:	bd90      	pop	{r4, r7, pc}
 8001f3a:	46c0      	nop			; (mov r8, r8)
 8001f3c:	08002b74 	.word	0x08002b74
 8001f40:	080022cd 	.word	0x080022cd
 8001f44:	200003a4 	.word	0x200003a4
 8001f48:	200003a0 	.word	0x200003a0
 8001f4c:	2000038c 	.word	0x2000038c
 8001f50:	20000384 	.word	0x20000384

08001f54 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001f58:	4b03      	ldr	r3, [pc, #12]	; (8001f68 <vTaskSuspendAll+0x14>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	1c5a      	adds	r2, r3, #1
 8001f5e:	4b02      	ldr	r3, [pc, #8]	; (8001f68 <vTaskSuspendAll+0x14>)
 8001f60:	601a      	str	r2, [r3, #0]
}
 8001f62:	46c0      	nop			; (mov r8, r8)
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	200003a8 	.word	0x200003a8

08001f6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001f7a:	4b3a      	ldr	r3, [pc, #232]	; (8002064 <xTaskResumeAll+0xf8>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <xTaskResumeAll+0x1a>
 8001f82:	b672      	cpsid	i
 8001f84:	e7fe      	b.n	8001f84 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001f86:	f000 fb5b 	bl	8002640 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001f8a:	4b36      	ldr	r3, [pc, #216]	; (8002064 <xTaskResumeAll+0xf8>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	1e5a      	subs	r2, r3, #1
 8001f90:	4b34      	ldr	r3, [pc, #208]	; (8002064 <xTaskResumeAll+0xf8>)
 8001f92:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f94:	4b33      	ldr	r3, [pc, #204]	; (8002064 <xTaskResumeAll+0xf8>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d15b      	bne.n	8002054 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001f9c:	4b32      	ldr	r3, [pc, #200]	; (8002068 <xTaskResumeAll+0xfc>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d057      	beq.n	8002054 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001fa4:	e02f      	b.n	8002006 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001fa6:	4b31      	ldr	r3, [pc, #196]	; (800206c <xTaskResumeAll+0x100>)
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	3318      	adds	r3, #24
 8001fb2:	0018      	movs	r0, r3
 8001fb4:	f7ff fdc5 	bl	8001b42 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	3304      	adds	r3, #4
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	f7ff fdc0 	bl	8001b42 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fc6:	4b2a      	ldr	r3, [pc, #168]	; (8002070 <xTaskResumeAll+0x104>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d903      	bls.n	8001fd6 <xTaskResumeAll+0x6a>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fd2:	4b27      	ldr	r3, [pc, #156]	; (8002070 <xTaskResumeAll+0x104>)
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fda:	0013      	movs	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	189b      	adds	r3, r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4a24      	ldr	r2, [pc, #144]	; (8002074 <xTaskResumeAll+0x108>)
 8001fe4:	189a      	adds	r2, r3, r2
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	3304      	adds	r3, #4
 8001fea:	0019      	movs	r1, r3
 8001fec:	0010      	movs	r0, r2
 8001fee:	f7ff fd50 	bl	8001a92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ff6:	4b20      	ldr	r3, [pc, #128]	; (8002078 <xTaskResumeAll+0x10c>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d302      	bcc.n	8002006 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8002000:	4b1e      	ldr	r3, [pc, #120]	; (800207c <xTaskResumeAll+0x110>)
 8002002:	2201      	movs	r2, #1
 8002004:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002006:	4b19      	ldr	r3, [pc, #100]	; (800206c <xTaskResumeAll+0x100>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1cb      	bne.n	8001fa6 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002014:	f000 fa04 	bl	8002420 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002018:	4b19      	ldr	r3, [pc, #100]	; (8002080 <xTaskResumeAll+0x114>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d00f      	beq.n	8002044 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002024:	f000 f84c 	bl	80020c0 <xTaskIncrementTick>
 8002028:	1e03      	subs	r3, r0, #0
 800202a:	d002      	beq.n	8002032 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800202c:	4b13      	ldr	r3, [pc, #76]	; (800207c <xTaskResumeAll+0x110>)
 800202e:	2201      	movs	r2, #1
 8002030:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3b01      	subs	r3, #1
 8002036:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1f2      	bne.n	8002024 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 800203e:	4b10      	ldr	r3, [pc, #64]	; (8002080 <xTaskResumeAll+0x114>)
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002044:	4b0d      	ldr	r3, [pc, #52]	; (800207c <xTaskResumeAll+0x110>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d003      	beq.n	8002054 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800204c:	2301      	movs	r3, #1
 800204e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002050:	f000 fae6 	bl	8002620 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002054:	f000 fb06 	bl	8002664 <vPortExitCritical>

	return xAlreadyYielded;
 8002058:	68bb      	ldr	r3, [r7, #8]
}
 800205a:	0018      	movs	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	b004      	add	sp, #16
 8002060:	bd80      	pop	{r7, pc}
 8002062:	46c0      	nop			; (mov r8, r8)
 8002064:	200003a8 	.word	0x200003a8
 8002068:	20000380 	.word	0x20000380
 800206c:	20000340 	.word	0x20000340
 8002070:	20000388 	.word	0x20000388
 8002074:	20000284 	.word	0x20000284
 8002078:	20000280 	.word	0x20000280
 800207c:	20000394 	.word	0x20000394
 8002080:	20000390 	.word	0x20000390

08002084 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800208a:	4b04      	ldr	r3, [pc, #16]	; (800209c <xTaskGetTickCount+0x18>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002090:	687b      	ldr	r3, [r7, #4]
}
 8002092:	0018      	movs	r0, r3
 8002094:	46bd      	mov	sp, r7
 8002096:	b002      	add	sp, #8
 8002098:	bd80      	pop	{r7, pc}
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	20000384 	.word	0x20000384

080020a0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80020a6:	2300      	movs	r3, #0
 80020a8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80020aa:	4b04      	ldr	r3, [pc, #16]	; (80020bc <xTaskGetTickCountFromISR+0x1c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80020b0:	683b      	ldr	r3, [r7, #0]
}
 80020b2:	0018      	movs	r0, r3
 80020b4:	46bd      	mov	sp, r7
 80020b6:	b002      	add	sp, #8
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	20000384 	.word	0x20000384

080020c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80020ca:	4b4c      	ldr	r3, [pc, #304]	; (80021fc <xTaskIncrementTick+0x13c>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d000      	beq.n	80020d4 <xTaskIncrementTick+0x14>
 80020d2:	e083      	b.n	80021dc <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80020d4:	4b4a      	ldr	r3, [pc, #296]	; (8002200 <xTaskIncrementTick+0x140>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	3301      	adds	r3, #1
 80020da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80020dc:	4b48      	ldr	r3, [pc, #288]	; (8002200 <xTaskIncrementTick+0x140>)
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d117      	bne.n	8002118 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80020e8:	4b46      	ldr	r3, [pc, #280]	; (8002204 <xTaskIncrementTick+0x144>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <xTaskIncrementTick+0x36>
 80020f2:	b672      	cpsid	i
 80020f4:	e7fe      	b.n	80020f4 <xTaskIncrementTick+0x34>
 80020f6:	4b43      	ldr	r3, [pc, #268]	; (8002204 <xTaskIncrementTick+0x144>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	4b42      	ldr	r3, [pc, #264]	; (8002208 <xTaskIncrementTick+0x148>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4b40      	ldr	r3, [pc, #256]	; (8002204 <xTaskIncrementTick+0x144>)
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	4b40      	ldr	r3, [pc, #256]	; (8002208 <xTaskIncrementTick+0x148>)
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	4b40      	ldr	r3, [pc, #256]	; (800220c <xTaskIncrementTick+0x14c>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	1c5a      	adds	r2, r3, #1
 8002110:	4b3e      	ldr	r3, [pc, #248]	; (800220c <xTaskIncrementTick+0x14c>)
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	f000 f984 	bl	8002420 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002118:	4b3d      	ldr	r3, [pc, #244]	; (8002210 <xTaskIncrementTick+0x150>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	429a      	cmp	r2, r3
 8002120:	d34e      	bcc.n	80021c0 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002122:	4b38      	ldr	r3, [pc, #224]	; (8002204 <xTaskIncrementTick+0x144>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d101      	bne.n	8002130 <xTaskIncrementTick+0x70>
 800212c:	2301      	movs	r3, #1
 800212e:	e000      	b.n	8002132 <xTaskIncrementTick+0x72>
 8002130:	2300      	movs	r3, #0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d004      	beq.n	8002140 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002136:	4b36      	ldr	r3, [pc, #216]	; (8002210 <xTaskIncrementTick+0x150>)
 8002138:	2201      	movs	r2, #1
 800213a:	4252      	negs	r2, r2
 800213c:	601a      	str	r2, [r3, #0]
					break;
 800213e:	e03f      	b.n	80021c0 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002140:	4b30      	ldr	r3, [pc, #192]	; (8002204 <xTaskIncrementTick+0x144>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	429a      	cmp	r2, r3
 8002156:	d203      	bcs.n	8002160 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002158:	4b2d      	ldr	r3, [pc, #180]	; (8002210 <xTaskIncrementTick+0x150>)
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	601a      	str	r2, [r3, #0]
						break;
 800215e:	e02f      	b.n	80021c0 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	3304      	adds	r3, #4
 8002164:	0018      	movs	r0, r3
 8002166:	f7ff fcec 	bl	8001b42 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216e:	2b00      	cmp	r3, #0
 8002170:	d004      	beq.n	800217c <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	3318      	adds	r3, #24
 8002176:	0018      	movs	r0, r3
 8002178:	f7ff fce3 	bl	8001b42 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002180:	4b24      	ldr	r3, [pc, #144]	; (8002214 <xTaskIncrementTick+0x154>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	429a      	cmp	r2, r3
 8002186:	d903      	bls.n	8002190 <xTaskIncrementTick+0xd0>
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800218c:	4b21      	ldr	r3, [pc, #132]	; (8002214 <xTaskIncrementTick+0x154>)
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002194:	0013      	movs	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	189b      	adds	r3, r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4a1e      	ldr	r2, [pc, #120]	; (8002218 <xTaskIncrementTick+0x158>)
 800219e:	189a      	adds	r2, r3, r2
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	3304      	adds	r3, #4
 80021a4:	0019      	movs	r1, r3
 80021a6:	0010      	movs	r0, r2
 80021a8:	f7ff fc73 	bl	8001a92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021b0:	4b1a      	ldr	r3, [pc, #104]	; (800221c <xTaskIncrementTick+0x15c>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d3b3      	bcc.n	8002122 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 80021ba:	2301      	movs	r3, #1
 80021bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021be:	e7b0      	b.n	8002122 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80021c0:	4b16      	ldr	r3, [pc, #88]	; (800221c <xTaskIncrementTick+0x15c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021c6:	4914      	ldr	r1, [pc, #80]	; (8002218 <xTaskIncrementTick+0x158>)
 80021c8:	0013      	movs	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	189b      	adds	r3, r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	585b      	ldr	r3, [r3, r1]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d907      	bls.n	80021e6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80021d6:	2301      	movs	r3, #1
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	e004      	b.n	80021e6 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80021dc:	4b10      	ldr	r3, [pc, #64]	; (8002220 <xTaskIncrementTick+0x160>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	4b0f      	ldr	r3, [pc, #60]	; (8002220 <xTaskIncrementTick+0x160>)
 80021e4:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80021e6:	4b0f      	ldr	r3, [pc, #60]	; (8002224 <xTaskIncrementTick+0x164>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 80021ee:	2301      	movs	r3, #1
 80021f0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80021f2:	697b      	ldr	r3, [r7, #20]
}
 80021f4:	0018      	movs	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	b006      	add	sp, #24
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	200003a8 	.word	0x200003a8
 8002200:	20000384 	.word	0x20000384
 8002204:	20000338 	.word	0x20000338
 8002208:	2000033c 	.word	0x2000033c
 800220c:	20000398 	.word	0x20000398
 8002210:	200003a0 	.word	0x200003a0
 8002214:	20000388 	.word	0x20000388
 8002218:	20000284 	.word	0x20000284
 800221c:	20000280 	.word	0x20000280
 8002220:	20000390 	.word	0x20000390
 8002224:	20000394 	.word	0x20000394

08002228 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800222e:	4b22      	ldr	r3, [pc, #136]	; (80022b8 <vTaskSwitchContext+0x90>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d003      	beq.n	800223e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002236:	4b21      	ldr	r3, [pc, #132]	; (80022bc <vTaskSwitchContext+0x94>)
 8002238:	2201      	movs	r2, #1
 800223a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800223c:	e037      	b.n	80022ae <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 800223e:	4b1f      	ldr	r3, [pc, #124]	; (80022bc <vTaskSwitchContext+0x94>)
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002244:	4b1e      	ldr	r3, [pc, #120]	; (80022c0 <vTaskSwitchContext+0x98>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	607b      	str	r3, [r7, #4]
 800224a:	e007      	b.n	800225c <vTaskSwitchContext+0x34>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <vTaskSwitchContext+0x2e>
 8002252:	b672      	cpsid	i
 8002254:	e7fe      	b.n	8002254 <vTaskSwitchContext+0x2c>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3b01      	subs	r3, #1
 800225a:	607b      	str	r3, [r7, #4]
 800225c:	4919      	ldr	r1, [pc, #100]	; (80022c4 <vTaskSwitchContext+0x9c>)
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	0013      	movs	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	189b      	adds	r3, r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	585b      	ldr	r3, [r3, r1]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0ee      	beq.n	800224c <vTaskSwitchContext+0x24>
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	0013      	movs	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	189b      	adds	r3, r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4a12      	ldr	r2, [pc, #72]	; (80022c4 <vTaskSwitchContext+0x9c>)
 800227a:	189b      	adds	r3, r3, r2
 800227c:	603b      	str	r3, [r7, #0]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	605a      	str	r2, [r3, #4]
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	3308      	adds	r3, #8
 8002290:	429a      	cmp	r2, r3
 8002292:	d104      	bne.n	800229e <vTaskSwitchContext+0x76>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	68da      	ldr	r2, [r3, #12]
 80022a4:	4b08      	ldr	r3, [pc, #32]	; (80022c8 <vTaskSwitchContext+0xa0>)
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <vTaskSwitchContext+0x98>)
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	601a      	str	r2, [r3, #0]
}
 80022ae:	46c0      	nop			; (mov r8, r8)
 80022b0:	46bd      	mov	sp, r7
 80022b2:	b002      	add	sp, #8
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	200003a8 	.word	0x200003a8
 80022bc:	20000394 	.word	0x20000394
 80022c0:	20000388 	.word	0x20000388
 80022c4:	20000284 	.word	0x20000284
 80022c8:	20000280 	.word	0x20000280

080022cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80022d4:	f000 f84e 	bl	8002374 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80022d8:	4b03      	ldr	r3, [pc, #12]	; (80022e8 <prvIdleTask+0x1c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d9f9      	bls.n	80022d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80022e0:	f000 f99e 	bl	8002620 <vPortYield>
		prvCheckTasksWaitingTermination();
 80022e4:	e7f6      	b.n	80022d4 <prvIdleTask+0x8>
 80022e6:	46c0      	nop			; (mov r8, r8)
 80022e8:	20000284 	.word	0x20000284

080022ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80022f2:	2300      	movs	r3, #0
 80022f4:	607b      	str	r3, [r7, #4]
 80022f6:	e00c      	b.n	8002312 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	0013      	movs	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	189b      	adds	r3, r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4a14      	ldr	r2, [pc, #80]	; (8002354 <prvInitialiseTaskLists+0x68>)
 8002304:	189b      	adds	r3, r3, r2
 8002306:	0018      	movs	r0, r3
 8002308:	f7ff fb9a 	bl	8001a40 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3301      	adds	r3, #1
 8002310:	607b      	str	r3, [r7, #4]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2b06      	cmp	r3, #6
 8002316:	d9ef      	bls.n	80022f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002318:	4b0f      	ldr	r3, [pc, #60]	; (8002358 <prvInitialiseTaskLists+0x6c>)
 800231a:	0018      	movs	r0, r3
 800231c:	f7ff fb90 	bl	8001a40 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002320:	4b0e      	ldr	r3, [pc, #56]	; (800235c <prvInitialiseTaskLists+0x70>)
 8002322:	0018      	movs	r0, r3
 8002324:	f7ff fb8c 	bl	8001a40 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002328:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <prvInitialiseTaskLists+0x74>)
 800232a:	0018      	movs	r0, r3
 800232c:	f7ff fb88 	bl	8001a40 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002330:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <prvInitialiseTaskLists+0x78>)
 8002332:	0018      	movs	r0, r3
 8002334:	f7ff fb84 	bl	8001a40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002338:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <prvInitialiseTaskLists+0x7c>)
 800233a:	0018      	movs	r0, r3
 800233c:	f7ff fb80 	bl	8001a40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002340:	4b0a      	ldr	r3, [pc, #40]	; (800236c <prvInitialiseTaskLists+0x80>)
 8002342:	4a05      	ldr	r2, [pc, #20]	; (8002358 <prvInitialiseTaskLists+0x6c>)
 8002344:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002346:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <prvInitialiseTaskLists+0x84>)
 8002348:	4a04      	ldr	r2, [pc, #16]	; (800235c <prvInitialiseTaskLists+0x70>)
 800234a:	601a      	str	r2, [r3, #0]
}
 800234c:	46c0      	nop			; (mov r8, r8)
 800234e:	46bd      	mov	sp, r7
 8002350:	b002      	add	sp, #8
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20000284 	.word	0x20000284
 8002358:	20000310 	.word	0x20000310
 800235c:	20000324 	.word	0x20000324
 8002360:	20000340 	.word	0x20000340
 8002364:	20000354 	.word	0x20000354
 8002368:	2000036c 	.word	0x2000036c
 800236c:	20000338 	.word	0x20000338
 8002370:	2000033c 	.word	0x2000033c

08002374 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800237a:	e01a      	b.n	80023b2 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800237c:	f000 f960 	bl	8002640 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002380:	4b10      	ldr	r3, [pc, #64]	; (80023c4 <prvCheckTasksWaitingTermination+0x50>)
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3304      	adds	r3, #4
 800238c:	0018      	movs	r0, r3
 800238e:	f7ff fbd8 	bl	8001b42 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <prvCheckTasksWaitingTermination+0x54>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	1e5a      	subs	r2, r3, #1
 8002398:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <prvCheckTasksWaitingTermination+0x54>)
 800239a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800239c:	4b0b      	ldr	r3, [pc, #44]	; (80023cc <prvCheckTasksWaitingTermination+0x58>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	1e5a      	subs	r2, r3, #1
 80023a2:	4b0a      	ldr	r3, [pc, #40]	; (80023cc <prvCheckTasksWaitingTermination+0x58>)
 80023a4:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80023a6:	f000 f95d 	bl	8002664 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	0018      	movs	r0, r3
 80023ae:	f000 f80f 	bl	80023d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <prvCheckTasksWaitingTermination+0x58>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1e0      	bne.n	800237c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80023ba:	46c0      	nop			; (mov r8, r8)
 80023bc:	46c0      	nop			; (mov r8, r8)
 80023be:	46bd      	mov	sp, r7
 80023c0:	b002      	add	sp, #8
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20000354 	.word	0x20000354
 80023c8:	20000380 	.word	0x20000380
 80023cc:	20000368 	.word	0x20000368

080023d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2251      	movs	r2, #81	; 0x51
 80023dc:	5c9b      	ldrb	r3, [r3, r2]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d109      	bne.n	80023f6 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	0018      	movs	r0, r3
 80023e8:	f000 fa68 	bl	80028bc <vPortFree>
				vPortFree( pxTCB );
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	0018      	movs	r0, r3
 80023f0:	f000 fa64 	bl	80028bc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80023f4:	e010      	b.n	8002418 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2251      	movs	r2, #81	; 0x51
 80023fa:	5c9b      	ldrb	r3, [r3, r2]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d104      	bne.n	800240a <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	0018      	movs	r0, r3
 8002404:	f000 fa5a 	bl	80028bc <vPortFree>
	}
 8002408:	e006      	b.n	8002418 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2251      	movs	r2, #81	; 0x51
 800240e:	5c9b      	ldrb	r3, [r3, r2]
 8002410:	2b02      	cmp	r3, #2
 8002412:	d001      	beq.n	8002418 <prvDeleteTCB+0x48>
 8002414:	b672      	cpsid	i
 8002416:	e7fe      	b.n	8002416 <prvDeleteTCB+0x46>
	}
 8002418:	46c0      	nop			; (mov r8, r8)
 800241a:	46bd      	mov	sp, r7
 800241c:	b002      	add	sp, #8
 800241e:	bd80      	pop	{r7, pc}

08002420 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002426:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <prvResetNextTaskUnblockTime+0x40>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <prvResetNextTaskUnblockTime+0x14>
 8002430:	2301      	movs	r3, #1
 8002432:	e000      	b.n	8002436 <prvResetNextTaskUnblockTime+0x16>
 8002434:	2300      	movs	r3, #0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d004      	beq.n	8002444 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800243a:	4b0a      	ldr	r3, [pc, #40]	; (8002464 <prvResetNextTaskUnblockTime+0x44>)
 800243c:	2201      	movs	r2, #1
 800243e:	4252      	negs	r2, r2
 8002440:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002442:	e008      	b.n	8002456 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002444:	4b06      	ldr	r3, [pc, #24]	; (8002460 <prvResetNextTaskUnblockTime+0x40>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	4b04      	ldr	r3, [pc, #16]	; (8002464 <prvResetNextTaskUnblockTime+0x44>)
 8002454:	601a      	str	r2, [r3, #0]
}
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	46bd      	mov	sp, r7
 800245a:	b002      	add	sp, #8
 800245c:	bd80      	pop	{r7, pc}
 800245e:	46c0      	nop			; (mov r8, r8)
 8002460:	20000338 	.word	0x20000338
 8002464:	200003a0 	.word	0x200003a0

08002468 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002472:	4b21      	ldr	r3, [pc, #132]	; (80024f8 <prvAddCurrentTaskToDelayedList+0x90>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002478:	4b20      	ldr	r3, [pc, #128]	; (80024fc <prvAddCurrentTaskToDelayedList+0x94>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	3304      	adds	r3, #4
 800247e:	0018      	movs	r0, r3
 8002480:	f7ff fb5f 	bl	8001b42 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	3301      	adds	r3, #1
 8002488:	d10b      	bne.n	80024a2 <prvAddCurrentTaskToDelayedList+0x3a>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d008      	beq.n	80024a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002490:	4b1a      	ldr	r3, [pc, #104]	; (80024fc <prvAddCurrentTaskToDelayedList+0x94>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	1d1a      	adds	r2, r3, #4
 8002496:	4b1a      	ldr	r3, [pc, #104]	; (8002500 <prvAddCurrentTaskToDelayedList+0x98>)
 8002498:	0011      	movs	r1, r2
 800249a:	0018      	movs	r0, r3
 800249c:	f7ff faf9 	bl	8001a92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80024a0:	e026      	b.n	80024f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	18d3      	adds	r3, r2, r3
 80024a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80024aa:	4b14      	ldr	r3, [pc, #80]	; (80024fc <prvAddCurrentTaskToDelayedList+0x94>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80024b2:	68ba      	ldr	r2, [r7, #8]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d209      	bcs.n	80024ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024ba:	4b12      	ldr	r3, [pc, #72]	; (8002504 <prvAddCurrentTaskToDelayedList+0x9c>)
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	4b0f      	ldr	r3, [pc, #60]	; (80024fc <prvAddCurrentTaskToDelayedList+0x94>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	3304      	adds	r3, #4
 80024c4:	0019      	movs	r1, r3
 80024c6:	0010      	movs	r0, r2
 80024c8:	f7ff fb05 	bl	8001ad6 <vListInsert>
}
 80024cc:	e010      	b.n	80024f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80024ce:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <prvAddCurrentTaskToDelayedList+0xa0>)
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	4b0a      	ldr	r3, [pc, #40]	; (80024fc <prvAddCurrentTaskToDelayedList+0x94>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	3304      	adds	r3, #4
 80024d8:	0019      	movs	r1, r3
 80024da:	0010      	movs	r0, r2
 80024dc:	f7ff fafb 	bl	8001ad6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80024e0:	4b0a      	ldr	r3, [pc, #40]	; (800250c <prvAddCurrentTaskToDelayedList+0xa4>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d202      	bcs.n	80024f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80024ea:	4b08      	ldr	r3, [pc, #32]	; (800250c <prvAddCurrentTaskToDelayedList+0xa4>)
 80024ec:	68ba      	ldr	r2, [r7, #8]
 80024ee:	601a      	str	r2, [r3, #0]
}
 80024f0:	46c0      	nop			; (mov r8, r8)
 80024f2:	46bd      	mov	sp, r7
 80024f4:	b004      	add	sp, #16
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	20000384 	.word	0x20000384
 80024fc:	20000280 	.word	0x20000280
 8002500:	2000036c 	.word	0x2000036c
 8002504:	2000033c 	.word	0x2000033c
 8002508:	20000338 	.word	0x20000338
 800250c:	200003a0 	.word	0x200003a0

08002510 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	3b04      	subs	r3, #4
 8002520:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2280      	movs	r2, #128	; 0x80
 8002526:	0452      	lsls	r2, r2, #17
 8002528:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	3b04      	subs	r3, #4
 800252e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8002530:	68ba      	ldr	r2, [r7, #8]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	3b04      	subs	r3, #4
 800253a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800253c:	4a08      	ldr	r2, [pc, #32]	; (8002560 <pxPortInitialiseStack+0x50>)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	3b14      	subs	r3, #20
 8002546:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3b20      	subs	r3, #32
 8002552:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002554:	68fb      	ldr	r3, [r7, #12]
}
 8002556:	0018      	movs	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	b004      	add	sp, #16
 800255c:	bd80      	pop	{r7, pc}
 800255e:	46c0      	nop			; (mov r8, r8)
 8002560:	08002565 	.word	0x08002565

08002564 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800256a:	2300      	movs	r3, #0
 800256c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800256e:	4b08      	ldr	r3, [pc, #32]	; (8002590 <prvTaskExitError+0x2c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	3301      	adds	r3, #1
 8002574:	d001      	beq.n	800257a <prvTaskExitError+0x16>
 8002576:	b672      	cpsid	i
 8002578:	e7fe      	b.n	8002578 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800257a:	b672      	cpsid	i
	while( ulDummy == 0 )
 800257c:	46c0      	nop			; (mov r8, r8)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d0fc      	beq.n	800257e <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002584:	46c0      	nop			; (mov r8, r8)
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	46bd      	mov	sp, r7
 800258a:	b002      	add	sp, #8
 800258c:	bd80      	pop	{r7, pc}
 800258e:	46c0      	nop			; (mov r8, r8)
 8002590:	20000008 	.word	0x20000008

08002594 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8002598:	46c0      	nop			; (mov r8, r8)
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80025a0:	4a0b      	ldr	r2, [pc, #44]	; (80025d0 <pxCurrentTCBConst2>)
 80025a2:	6813      	ldr	r3, [r2, #0]
 80025a4:	6818      	ldr	r0, [r3, #0]
 80025a6:	3020      	adds	r0, #32
 80025a8:	f380 8809 	msr	PSP, r0
 80025ac:	2002      	movs	r0, #2
 80025ae:	f380 8814 	msr	CONTROL, r0
 80025b2:	f3bf 8f6f 	isb	sy
 80025b6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80025b8:	46ae      	mov	lr, r5
 80025ba:	bc08      	pop	{r3}
 80025bc:	bc04      	pop	{r2}
 80025be:	b662      	cpsie	i
 80025c0:	4718      	bx	r3
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	46c0      	nop			; (mov r8, r8)
 80025c6:	46c0      	nop			; (mov r8, r8)
 80025c8:	46c0      	nop			; (mov r8, r8)
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	46c0      	nop			; (mov r8, r8)
 80025ce:	46c0      	nop			; (mov r8, r8)

080025d0 <pxCurrentTCBConst2>:
 80025d0:	20000280 	.word	0x20000280
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80025d4:	46c0      	nop			; (mov r8, r8)
 80025d6:	46c0      	nop			; (mov r8, r8)

080025d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80025dc:	4b0e      	ldr	r3, [pc, #56]	; (8002618 <xPortStartScheduler+0x40>)
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	4b0d      	ldr	r3, [pc, #52]	; (8002618 <xPortStartScheduler+0x40>)
 80025e2:	21ff      	movs	r1, #255	; 0xff
 80025e4:	0409      	lsls	r1, r1, #16
 80025e6:	430a      	orrs	r2, r1
 80025e8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80025ea:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <xPortStartScheduler+0x40>)
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	4b0a      	ldr	r3, [pc, #40]	; (8002618 <xPortStartScheduler+0x40>)
 80025f0:	21ff      	movs	r1, #255	; 0xff
 80025f2:	0609      	lsls	r1, r1, #24
 80025f4:	430a      	orrs	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 80025f8:	f000 f898 	bl	800272c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80025fc:	4b07      	ldr	r3, [pc, #28]	; (800261c <xPortStartScheduler+0x44>)
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8002602:	f7ff ffcd 	bl	80025a0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002606:	f7ff fe0f 	bl	8002228 <vTaskSwitchContext>
	prvTaskExitError();
 800260a:	f7ff ffab 	bl	8002564 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800260e:	2300      	movs	r3, #0
}
 8002610:	0018      	movs	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	46c0      	nop			; (mov r8, r8)
 8002618:	e000ed20 	.word	0xe000ed20
 800261c:	20000008 	.word	0x20000008

08002620 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8002624:	4b05      	ldr	r3, [pc, #20]	; (800263c <vPortYield+0x1c>)
 8002626:	2280      	movs	r2, #128	; 0x80
 8002628:	0552      	lsls	r2, r2, #21
 800262a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800262c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002630:	f3bf 8f6f 	isb	sy
}
 8002634:	46c0      	nop			; (mov r8, r8)
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	e000ed04 	.word	0xe000ed04

08002640 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8002644:	b672      	cpsid	i
    uxCriticalNesting++;
 8002646:	4b06      	ldr	r3, [pc, #24]	; (8002660 <vPortEnterCritical+0x20>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	1c5a      	adds	r2, r3, #1
 800264c:	4b04      	ldr	r3, [pc, #16]	; (8002660 <vPortEnterCritical+0x20>)
 800264e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8002650:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002654:	f3bf 8f6f 	isb	sy
}
 8002658:	46c0      	nop			; (mov r8, r8)
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	46c0      	nop			; (mov r8, r8)
 8002660:	20000008 	.word	0x20000008

08002664 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002668:	4b09      	ldr	r3, [pc, #36]	; (8002690 <vPortExitCritical+0x2c>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <vPortExitCritical+0x10>
 8002670:	b672      	cpsid	i
 8002672:	e7fe      	b.n	8002672 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8002674:	4b06      	ldr	r3, [pc, #24]	; (8002690 <vPortExitCritical+0x2c>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	1e5a      	subs	r2, r3, #1
 800267a:	4b05      	ldr	r3, [pc, #20]	; (8002690 <vPortExitCritical+0x2c>)
 800267c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800267e:	4b04      	ldr	r3, [pc, #16]	; (8002690 <vPortExitCritical+0x2c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d100      	bne.n	8002688 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8002686:	b662      	cpsie	i
    }
}
 8002688:	46c0      	nop			; (mov r8, r8)
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	46c0      	nop			; (mov r8, r8)
 8002690:	20000008 	.word	0x20000008

08002694 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8002694:	f3ef 8010 	mrs	r0, PRIMASK
 8002698:	b672      	cpsid	i
 800269a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800269c:	46c0      	nop			; (mov r8, r8)
 800269e:	0018      	movs	r0, r3

080026a0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80026a0:	f380 8810 	msr	PRIMASK, r0
 80026a4:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 80026a6:	46c0      	nop			; (mov r8, r8)
	...

080026b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80026b0:	f3ef 8009 	mrs	r0, PSP
 80026b4:	4b0e      	ldr	r3, [pc, #56]	; (80026f0 <pxCurrentTCBConst>)
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	3820      	subs	r0, #32
 80026ba:	6010      	str	r0, [r2, #0]
 80026bc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80026be:	4644      	mov	r4, r8
 80026c0:	464d      	mov	r5, r9
 80026c2:	4656      	mov	r6, sl
 80026c4:	465f      	mov	r7, fp
 80026c6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80026c8:	b508      	push	{r3, lr}
 80026ca:	b672      	cpsid	i
 80026cc:	f7ff fdac 	bl	8002228 <vTaskSwitchContext>
 80026d0:	b662      	cpsie	i
 80026d2:	bc0c      	pop	{r2, r3}
 80026d4:	6811      	ldr	r1, [r2, #0]
 80026d6:	6808      	ldr	r0, [r1, #0]
 80026d8:	3010      	adds	r0, #16
 80026da:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80026dc:	46a0      	mov	r8, r4
 80026de:	46a9      	mov	r9, r5
 80026e0:	46b2      	mov	sl, r6
 80026e2:	46bb      	mov	fp, r7
 80026e4:	f380 8809 	msr	PSP, r0
 80026e8:	3820      	subs	r0, #32
 80026ea:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80026ec:	4718      	bx	r3
 80026ee:	46c0      	nop			; (mov r8, r8)

080026f0 <pxCurrentTCBConst>:
 80026f0:	20000280 	.word	0x20000280
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80026f4:	46c0      	nop			; (mov r8, r8)
 80026f6:	46c0      	nop			; (mov r8, r8)

080026f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80026fe:	f7ff ffc9 	bl	8002694 <ulSetInterruptMaskFromISR>
 8002702:	0003      	movs	r3, r0
 8002704:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002706:	f7ff fcdb 	bl	80020c0 <xTaskIncrementTick>
 800270a:	1e03      	subs	r3, r0, #0
 800270c:	d003      	beq.n	8002716 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800270e:	4b06      	ldr	r3, [pc, #24]	; (8002728 <SysTick_Handler+0x30>)
 8002710:	2280      	movs	r2, #128	; 0x80
 8002712:	0552      	lsls	r2, r2, #21
 8002714:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	0018      	movs	r0, r3
 800271a:	f7ff ffc1 	bl	80026a0 <vClearInterruptMaskFromISR>
}
 800271e:	46c0      	nop			; (mov r8, r8)
 8002720:	46bd      	mov	sp, r7
 8002722:	b002      	add	sp, #8
 8002724:	bd80      	pop	{r7, pc}
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	e000ed04 	.word	0xe000ed04

0800272c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8002730:	4b0b      	ldr	r3, [pc, #44]	; (8002760 <prvSetupTimerInterrupt+0x34>)
 8002732:	2200      	movs	r2, #0
 8002734:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8002736:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <prvSetupTimerInterrupt+0x38>)
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800273c:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <prvSetupTimerInterrupt+0x3c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	22fa      	movs	r2, #250	; 0xfa
 8002742:	0091      	lsls	r1, r2, #2
 8002744:	0018      	movs	r0, r3
 8002746:	f7fd fcdf 	bl	8000108 <__udivsi3>
 800274a:	0003      	movs	r3, r0
 800274c:	001a      	movs	r2, r3
 800274e:	4b07      	ldr	r3, [pc, #28]	; (800276c <prvSetupTimerInterrupt+0x40>)
 8002750:	3a01      	subs	r2, #1
 8002752:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8002754:	4b02      	ldr	r3, [pc, #8]	; (8002760 <prvSetupTimerInterrupt+0x34>)
 8002756:	2207      	movs	r2, #7
 8002758:	601a      	str	r2, [r3, #0]
}
 800275a:	46c0      	nop			; (mov r8, r8)
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	e000e010 	.word	0xe000e010
 8002764:	e000e018 	.word	0xe000e018
 8002768:	20000000 	.word	0x20000000
 800276c:	e000e014 	.word	0xe000e014

08002770 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002778:	2300      	movs	r3, #0
 800277a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800277c:	f7ff fbea 	bl	8001f54 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002780:	4b49      	ldr	r3, [pc, #292]	; (80028a8 <pvPortMalloc+0x138>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002788:	f000 f8e0 	bl	800294c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800278c:	4b47      	ldr	r3, [pc, #284]	; (80028ac <pvPortMalloc+0x13c>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	4013      	ands	r3, r2
 8002794:	d000      	beq.n	8002798 <pvPortMalloc+0x28>
 8002796:	e079      	b.n	800288c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d012      	beq.n	80027c4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800279e:	2208      	movs	r2, #8
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	189b      	adds	r3, r3, r2
 80027a4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2207      	movs	r2, #7
 80027aa:	4013      	ands	r3, r2
 80027ac:	d00a      	beq.n	80027c4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2207      	movs	r2, #7
 80027b2:	4393      	bics	r3, r2
 80027b4:	3308      	adds	r3, #8
 80027b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2207      	movs	r2, #7
 80027bc:	4013      	ands	r3, r2
 80027be:	d001      	beq.n	80027c4 <pvPortMalloc+0x54>
 80027c0:	b672      	cpsid	i
 80027c2:	e7fe      	b.n	80027c2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d060      	beq.n	800288c <pvPortMalloc+0x11c>
 80027ca:	4b39      	ldr	r3, [pc, #228]	; (80028b0 <pvPortMalloc+0x140>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d85b      	bhi.n	800288c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80027d4:	4b37      	ldr	r3, [pc, #220]	; (80028b4 <pvPortMalloc+0x144>)
 80027d6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80027d8:	4b36      	ldr	r3, [pc, #216]	; (80028b4 <pvPortMalloc+0x144>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80027de:	e004      	b.n	80027ea <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d903      	bls.n	80027fc <pvPortMalloc+0x8c>
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1f1      	bne.n	80027e0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80027fc:	4b2a      	ldr	r3, [pc, #168]	; (80028a8 <pvPortMalloc+0x138>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	429a      	cmp	r2, r3
 8002804:	d042      	beq.n	800288c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2208      	movs	r2, #8
 800280c:	189b      	adds	r3, r3, r2
 800280e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	1ad2      	subs	r2, r2, r3
 8002820:	2308      	movs	r3, #8
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	429a      	cmp	r2, r3
 8002826:	d916      	bls.n	8002856 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	18d3      	adds	r3, r2, r3
 800282e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	2207      	movs	r2, #7
 8002834:	4013      	ands	r3, r2
 8002836:	d001      	beq.n	800283c <pvPortMalloc+0xcc>
 8002838:	b672      	cpsid	i
 800283a:	e7fe      	b.n	800283a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	1ad2      	subs	r2, r2, r3
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	0018      	movs	r0, r3
 8002852:	f000 f8db 	bl	8002a0c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002856:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <pvPortMalloc+0x140>)
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	1ad2      	subs	r2, r2, r3
 8002860:	4b13      	ldr	r3, [pc, #76]	; (80028b0 <pvPortMalloc+0x140>)
 8002862:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002864:	4b12      	ldr	r3, [pc, #72]	; (80028b0 <pvPortMalloc+0x140>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4b13      	ldr	r3, [pc, #76]	; (80028b8 <pvPortMalloc+0x148>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	429a      	cmp	r2, r3
 800286e:	d203      	bcs.n	8002878 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002870:	4b0f      	ldr	r3, [pc, #60]	; (80028b0 <pvPortMalloc+0x140>)
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <pvPortMalloc+0x148>)
 8002876:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	4b0b      	ldr	r3, [pc, #44]	; (80028ac <pvPortMalloc+0x13c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	431a      	orrs	r2, r3
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800288c:	f7ff fb6e 	bl	8001f6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2207      	movs	r2, #7
 8002894:	4013      	ands	r3, r2
 8002896:	d001      	beq.n	800289c <pvPortMalloc+0x12c>
 8002898:	b672      	cpsid	i
 800289a:	e7fe      	b.n	800289a <pvPortMalloc+0x12a>
	return pvReturn;
 800289c:	68fb      	ldr	r3, [r7, #12]
}
 800289e:	0018      	movs	r0, r3
 80028a0:	46bd      	mov	sp, r7
 80028a2:	b006      	add	sp, #24
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	20000fb4 	.word	0x20000fb4
 80028ac:	20000fc0 	.word	0x20000fc0
 80028b0:	20000fb8 	.word	0x20000fb8
 80028b4:	20000fac 	.word	0x20000fac
 80028b8:	20000fbc 	.word	0x20000fbc

080028bc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d035      	beq.n	800293a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80028ce:	2308      	movs	r3, #8
 80028d0:	425b      	negs	r3, r3
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	18d3      	adds	r3, r2, r3
 80028d6:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	4b18      	ldr	r3, [pc, #96]	; (8002944 <vPortFree+0x88>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4013      	ands	r3, r2
 80028e6:	d101      	bne.n	80028ec <vPortFree+0x30>
 80028e8:	b672      	cpsid	i
 80028ea:	e7fe      	b.n	80028ea <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <vPortFree+0x3c>
 80028f4:	b672      	cpsid	i
 80028f6:	e7fe      	b.n	80028f6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	4b11      	ldr	r3, [pc, #68]	; (8002944 <vPortFree+0x88>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4013      	ands	r3, r2
 8002902:	d01a      	beq.n	800293a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d116      	bne.n	800293a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	685a      	ldr	r2, [r3, #4]
 8002910:	4b0c      	ldr	r3, [pc, #48]	; (8002944 <vPortFree+0x88>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	43db      	mvns	r3, r3
 8002916:	401a      	ands	r2, r3
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800291c:	f7ff fb1a 	bl	8001f54 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	4b08      	ldr	r3, [pc, #32]	; (8002948 <vPortFree+0x8c>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	18d2      	adds	r2, r2, r3
 800292a:	4b07      	ldr	r3, [pc, #28]	; (8002948 <vPortFree+0x8c>)
 800292c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	0018      	movs	r0, r3
 8002932:	f000 f86b 	bl	8002a0c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002936:	f7ff fb19 	bl	8001f6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800293a:	46c0      	nop			; (mov r8, r8)
 800293c:	46bd      	mov	sp, r7
 800293e:	b004      	add	sp, #16
 8002940:	bd80      	pop	{r7, pc}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	20000fc0 	.word	0x20000fc0
 8002948:	20000fb8 	.word	0x20000fb8

0800294c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002952:	23c0      	movs	r3, #192	; 0xc0
 8002954:	011b      	lsls	r3, r3, #4
 8002956:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002958:	4b26      	ldr	r3, [pc, #152]	; (80029f4 <prvHeapInit+0xa8>)
 800295a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2207      	movs	r2, #7
 8002960:	4013      	ands	r3, r2
 8002962:	d00c      	beq.n	800297e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	3307      	adds	r3, #7
 8002968:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2207      	movs	r2, #7
 800296e:	4393      	bics	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	1ad2      	subs	r2, r2, r3
 8002978:	4b1e      	ldr	r3, [pc, #120]	; (80029f4 <prvHeapInit+0xa8>)
 800297a:	18d3      	adds	r3, r2, r3
 800297c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002982:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <prvHeapInit+0xac>)
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002988:	4b1b      	ldr	r3, [pc, #108]	; (80029f8 <prvHeapInit+0xac>)
 800298a:	2200      	movs	r2, #0
 800298c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68ba      	ldr	r2, [r7, #8]
 8002992:	18d3      	adds	r3, r2, r3
 8002994:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002996:	2208      	movs	r2, #8
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	1a9b      	subs	r3, r3, r2
 800299c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2207      	movs	r2, #7
 80029a2:	4393      	bics	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	4b14      	ldr	r3, [pc, #80]	; (80029fc <prvHeapInit+0xb0>)
 80029aa:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80029ac:	4b13      	ldr	r3, [pc, #76]	; (80029fc <prvHeapInit+0xb0>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2200      	movs	r2, #0
 80029b2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80029b4:	4b11      	ldr	r3, [pc, #68]	; (80029fc <prvHeapInit+0xb0>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	68fa      	ldr	r2, [r7, #12]
 80029c4:	1ad2      	subs	r2, r2, r3
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80029ca:	4b0c      	ldr	r3, [pc, #48]	; (80029fc <prvHeapInit+0xb0>)
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	4b0a      	ldr	r3, [pc, #40]	; (8002a00 <prvHeapInit+0xb4>)
 80029d8:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	4b09      	ldr	r3, [pc, #36]	; (8002a04 <prvHeapInit+0xb8>)
 80029e0:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80029e2:	4b09      	ldr	r3, [pc, #36]	; (8002a08 <prvHeapInit+0xbc>)
 80029e4:	2280      	movs	r2, #128	; 0x80
 80029e6:	0612      	lsls	r2, r2, #24
 80029e8:	601a      	str	r2, [r3, #0]
}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b004      	add	sp, #16
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	46c0      	nop			; (mov r8, r8)
 80029f4:	200003ac 	.word	0x200003ac
 80029f8:	20000fac 	.word	0x20000fac
 80029fc:	20000fb4 	.word	0x20000fb4
 8002a00:	20000fbc 	.word	0x20000fbc
 8002a04:	20000fb8 	.word	0x20000fb8
 8002a08:	20000fc0 	.word	0x20000fc0

08002a0c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002a14:	4b27      	ldr	r3, [pc, #156]	; (8002ab4 <prvInsertBlockIntoFreeList+0xa8>)
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	e002      	b.n	8002a20 <prvInsertBlockIntoFreeList+0x14>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d8f7      	bhi.n	8002a1a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	18d3      	adds	r3, r2, r3
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d108      	bne.n	8002a4e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	18d2      	adds	r2, r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	18d2      	adds	r2, r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d118      	bne.n	8002a94 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	4b14      	ldr	r3, [pc, #80]	; (8002ab8 <prvInsertBlockIntoFreeList+0xac>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d00d      	beq.n	8002a8a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	18d2      	adds	r2, r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	e008      	b.n	8002a9c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002a8a:	4b0b      	ldr	r3, [pc, #44]	; (8002ab8 <prvInsertBlockIntoFreeList+0xac>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	e003      	b.n	8002a9c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002a9c:	68fa      	ldr	r2, [r7, #12]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d002      	beq.n	8002aaa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002aaa:	46c0      	nop			; (mov r8, r8)
 8002aac:	46bd      	mov	sp, r7
 8002aae:	b004      	add	sp, #16
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	46c0      	nop			; (mov r8, r8)
 8002ab4:	20000fac 	.word	0x20000fac
 8002ab8:	20000fb4 	.word	0x20000fb4

08002abc <__libc_init_array>:
 8002abc:	b570      	push	{r4, r5, r6, lr}
 8002abe:	2600      	movs	r6, #0
 8002ac0:	4d0c      	ldr	r5, [pc, #48]	; (8002af4 <__libc_init_array+0x38>)
 8002ac2:	4c0d      	ldr	r4, [pc, #52]	; (8002af8 <__libc_init_array+0x3c>)
 8002ac4:	1b64      	subs	r4, r4, r5
 8002ac6:	10a4      	asrs	r4, r4, #2
 8002ac8:	42a6      	cmp	r6, r4
 8002aca:	d109      	bne.n	8002ae0 <__libc_init_array+0x24>
 8002acc:	2600      	movs	r6, #0
 8002ace:	f000 f821 	bl	8002b14 <_init>
 8002ad2:	4d0a      	ldr	r5, [pc, #40]	; (8002afc <__libc_init_array+0x40>)
 8002ad4:	4c0a      	ldr	r4, [pc, #40]	; (8002b00 <__libc_init_array+0x44>)
 8002ad6:	1b64      	subs	r4, r4, r5
 8002ad8:	10a4      	asrs	r4, r4, #2
 8002ada:	42a6      	cmp	r6, r4
 8002adc:	d105      	bne.n	8002aea <__libc_init_array+0x2e>
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
 8002ae0:	00b3      	lsls	r3, r6, #2
 8002ae2:	58eb      	ldr	r3, [r5, r3]
 8002ae4:	4798      	blx	r3
 8002ae6:	3601      	adds	r6, #1
 8002ae8:	e7ee      	b.n	8002ac8 <__libc_init_array+0xc>
 8002aea:	00b3      	lsls	r3, r6, #2
 8002aec:	58eb      	ldr	r3, [r5, r3]
 8002aee:	4798      	blx	r3
 8002af0:	3601      	adds	r6, #1
 8002af2:	e7f2      	b.n	8002ada <__libc_init_array+0x1e>
 8002af4:	08002b94 	.word	0x08002b94
 8002af8:	08002b94 	.word	0x08002b94
 8002afc:	08002b94 	.word	0x08002b94
 8002b00:	08002b98 	.word	0x08002b98

08002b04 <memset>:
 8002b04:	0003      	movs	r3, r0
 8002b06:	1882      	adds	r2, r0, r2
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d100      	bne.n	8002b0e <memset+0xa>
 8002b0c:	4770      	bx	lr
 8002b0e:	7019      	strb	r1, [r3, #0]
 8002b10:	3301      	adds	r3, #1
 8002b12:	e7f9      	b.n	8002b08 <memset+0x4>

08002b14 <_init>:
 8002b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b16:	46c0      	nop			; (mov r8, r8)
 8002b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b1a:	bc08      	pop	{r3}
 8002b1c:	469e      	mov	lr, r3
 8002b1e:	4770      	bx	lr

08002b20 <_fini>:
 8002b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b22:	46c0      	nop			; (mov r8, r8)
 8002b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b26:	bc08      	pop	{r3}
 8002b28:	469e      	mov	lr, r3
 8002b2a:	4770      	bx	lr
