   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_i2c.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.i2c_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	i2c_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	i2c_deinit:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \file    gd32f30x_i2c.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief   I2C driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** #include "gd32f30x_i2c.h"
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** #define I2C_ERROR_HANDLE(s)           do{}while(1)
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** #define I2CCLK_MAX                    ((uint32_t)0x0000003CU)             /*!< i2cclk maximum value
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** #define I2CCLK_MIN                    ((uint32_t)0x00000002U)             /*!< i2cclk minimum value
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** #define I2C_FLAG_MASK                 ((uint32_t)0x0000FFFFU)             /*!< i2c flag mask */
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** #define I2C_ADDRESS_MASK              ((uint32_t)0x000003FFU)             /*!< i2c address mask */
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** #define I2C_ADDRESS2_MASK             ((uint32_t)0x000000FEU)             /*!< the second i2c addre
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /* I2C register bit offset */
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** #define STAT1_PECV_OFFSET             ((uint32_t)0x00000008U)             /* bit offset of PECV in 
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      reset I2C
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_deinit(uint32_t i2c_periph)
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
  27              		.loc 1 55 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     switch(i2c_periph){
  40              		.loc 1 56 5
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 0F4A     		ldr	r2, .L6
  43 000c 9342     		cmp	r3, r2
  44 000e 04D0     		beq	.L2
  45 0010 7B68     		ldr	r3, [r7, #4]
  46 0012 0E4A     		ldr	r2, .L6+4
  47 0014 9342     		cmp	r3, r2
  48 0016 09D0     		beq	.L3
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     case I2C0:
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* reset I2C0 */
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         rcu_periph_reset_enable(RCU_I2C0RST);
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C0RST);
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         break;
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     case I2C1:
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* reset I2C1 */
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         rcu_periph_reset_enable(RCU_I2C1RST);
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C1RST);
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         break;
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     default:
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         break;
  49              		.loc 1 68 9
  50 0018 11E0     		b	.L5
  51              	.L2:
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C0RST);
  52              		.loc 1 59 9
  53 001a 40F21540 		movw	r0, #1045
  54 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         break;
  55              		.loc 1 60 9
  56 0022 40F21540 		movw	r0, #1045
  57 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     case I2C1:
  58              		.loc 1 61 9
  59 002a 08E0     		b	.L5
  60              	.L3:
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C1RST);
  61              		.loc 1 64 9
  62 002c 40F21640 		movw	r0, #1046
  63 0030 FFF7FEFF 		bl	rcu_periph_reset_enable
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         break;
  64              		.loc 1 65 9
  65 0034 40F21640 		movw	r0, #1046
  66 0038 FFF7FEFF 		bl	rcu_periph_reset_disable
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     default:
  67              		.loc 1 66 9
  68 003c 00BF     		nop
  69              	.L5:
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
  70              		.loc 1 70 1
  71 003e 00BF     		nop
  72 0040 0837     		adds	r7, r7, #8
  73              		.cfi_def_cfa_offset 8
  74 0042 BD46     		mov	sp, r7
  75              		.cfi_def_cfa_register 13
  76              		@ sp needed
  77 0044 80BD     		pop	{r7, pc}
  78              	.L7:
  79 0046 00BF     		.align	2
  80              	.L6:
  81 0048 00540040 		.word	1073763328
  82 004c 00580040 		.word	1073764352
  83              		.cfi_endproc
  84              	.LFE116:
  86              		.section	.text.i2c_clock_config,"ax",%progbits
  87              		.align	1
  88              		.global	i2c_clock_config
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  92              		.fpu softvfp
  94              	i2c_clock_config:
  95              	.LFB117:
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure I2C clock
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  clkspeed: I2C clock speed, supports standard mode (up to 100 kHz), fast mode (up to
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                           and fast mode plus (up to 1MHz)
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  dutycyc: duty cycle in fast mode or fast mode plus
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_DTCY_2: T_low/T_high=2 
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_DTCY_16_9: T_low/T_high=16/9
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_clock_config(uint32_t i2c_periph, uint32_t clkspeed, uint32_t dutycyc)
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
  96              		.loc 1 85 1
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 40
  99              		@ frame_needed = 1, uses_anonymous_args = 0
 100 0000 80B5     		push	{r7, lr}
 101              		.cfi_def_cfa_offset 8
 102              		.cfi_offset 7, -8
 103              		.cfi_offset 14, -4
 104 0002 8AB0     		sub	sp, sp, #40
 105              		.cfi_def_cfa_offset 48
 106 0004 00AF     		add	r7, sp, #0
 107              		.cfi_def_cfa_register 7
 108 0006 F860     		str	r0, [r7, #12]
 109 0008 B960     		str	r1, [r7, #8]
 110 000a 7A60     		str	r2, [r7, #4]
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t pclk1, clkc, freq, risetime;
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t temp;
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* check the clkspeed value */
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if(0U == clkspeed){
 111              		.loc 1 90 7
 112 000c BB68     		ldr	r3, [r7, #8]
 113 000e 002B     		cmp	r3, #0
 114 0010 00D1     		bne	.L9
 115              	.L10:
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_ERROR_HANDLE("the parameter can not be 0 \r\n");
 116              		.loc 1 91 9 discriminator 1
 117 0012 FEE7     		b	.L10
 118              	.L9:
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     pclk1 = rcu_clock_freq_get(CK_APB1);
 119              		.loc 1 94 13
 120 0014 0220     		movs	r0, #2
 121 0016 FFF7FEFF 		bl	rcu_clock_freq_get
 122 001a F861     		str	r0, [r7, #28]
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* I2C peripheral clock frequency */
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     freq = (uint32_t)(pclk1/1000000U);
 123              		.loc 1 96 10
 124 001c FB69     		ldr	r3, [r7, #28]
 125 001e 794A     		ldr	r2, .L25
 126 0020 A2FB0323 		umull	r2, r3, r2, r3
 127 0024 9B0C     		lsrs	r3, r3, #18
 128 0026 3B62     		str	r3, [r7, #32]
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if(freq >= I2CCLK_MAX){
 129              		.loc 1 97 7
 130 0028 3B6A     		ldr	r3, [r7, #32]
 131 002a 3B2B     		cmp	r3, #59
 132 002c 01D9     		bls	.L11
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         freq = I2CCLK_MAX;
 133              		.loc 1 98 14
 134 002e 3C23     		movs	r3, #60
 135 0030 3B62     		str	r3, [r7, #32]
 136              	.L11:
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     temp = I2C_CTL1(i2c_periph);
 137              		.loc 1 100 12
 138 0032 FB68     		ldr	r3, [r7, #12]
 139 0034 0433     		adds	r3, r3, #4
 140              		.loc 1 100 10
 141 0036 1B68     		ldr	r3, [r3]
 142 0038 BB61     		str	r3, [r7, #24]
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     temp &= ~I2C_CTL1_I2CCLK;
 143              		.loc 1 101 10
 144 003a BB69     		ldr	r3, [r7, #24]
 145 003c 23F07F03 		bic	r3, r3, #127
 146 0040 BB61     		str	r3, [r7, #24]
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     temp |= freq;
 147              		.loc 1 102 10
 148 0042 BA69     		ldr	r2, [r7, #24]
 149 0044 3B6A     		ldr	r3, [r7, #32]
 150 0046 1343     		orrs	r3, r3, r2
 151 0048 BB61     		str	r3, [r7, #24]
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL1(i2c_periph) = temp;
 152              		.loc 1 104 5
 153 004a FB68     		ldr	r3, [r7, #12]
 154 004c 0433     		adds	r3, r3, #4
 155 004e 1A46     		mov	r2, r3
 156              		.loc 1 104 26
 157 0050 BB69     		ldr	r3, [r7, #24]
 158 0052 1360     		str	r3, [r2]
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if(100000U >= clkspeed){
 159              		.loc 1 106 7
 160 0054 BB68     		ldr	r3, [r7, #8]
 161 0056 6C4A     		ldr	r2, .L25+4
 162 0058 9342     		cmp	r3, r2
 163 005a 33D8     		bhi	.L12
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* the maximum SCL rise time is 1000ns in standard mode */
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         risetime = (uint32_t)((pclk1/1000000U)+1U);
 164              		.loc 1 108 37
 165 005c FB69     		ldr	r3, [r7, #28]
 166 005e 694A     		ldr	r2, .L25
 167 0060 A2FB0323 		umull	r2, r3, r2, r3
 168 0064 9B0C     		lsrs	r3, r3, #18
 169              		.loc 1 108 18
 170 0066 0133     		adds	r3, r3, #1
 171 0068 7B61     		str	r3, [r7, #20]
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(risetime >= I2CCLK_MAX){
 172              		.loc 1 109 11
 173 006a 7B69     		ldr	r3, [r7, #20]
 174 006c 3B2B     		cmp	r3, #59
 175 006e 05D9     		bls	.L13
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_RT(i2c_periph) = I2CCLK_MAX;
 176              		.loc 1 110 13
 177 0070 FB68     		ldr	r3, [r7, #12]
 178 0072 2033     		adds	r3, r3, #32
 179 0074 1A46     		mov	r2, r3
 180              		.loc 1 110 32
 181 0076 3C23     		movs	r3, #60
 182 0078 1360     		str	r3, [r2]
 183 007a 0DE0     		b	.L14
 184              	.L13:
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }else if(risetime <= I2CCLK_MIN){
 185              		.loc 1 111 17
 186 007c 7B69     		ldr	r3, [r7, #20]
 187 007e 022B     		cmp	r3, #2
 188 0080 05D8     		bhi	.L15
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_RT(i2c_periph) = I2CCLK_MIN;
 189              		.loc 1 112 13
 190 0082 FB68     		ldr	r3, [r7, #12]
 191 0084 2033     		adds	r3, r3, #32
 192 0086 1A46     		mov	r2, r3
 193              		.loc 1 112 32
 194 0088 0223     		movs	r3, #2
 195 008a 1360     		str	r3, [r2]
 196 008c 04E0     		b	.L14
 197              	.L15:
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }else{
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_RT(i2c_periph) = risetime;
 198              		.loc 1 114 13
 199 008e FB68     		ldr	r3, [r7, #12]
 200 0090 2033     		adds	r3, r3, #32
 201 0092 1A46     		mov	r2, r3
 202              		.loc 1 114 32
 203 0094 7B69     		ldr	r3, [r7, #20]
 204 0096 1360     		str	r3, [r2]
 205              	.L14:
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         clkc = (uint32_t)(pclk1/(clkspeed*2U));
 206              		.loc 1 116 42
 207 0098 BB68     		ldr	r3, [r7, #8]
 208 009a 5B00     		lsls	r3, r3, #1
 209              		.loc 1 116 14
 210 009c FA69     		ldr	r2, [r7, #28]
 211 009e B2FBF3F3 		udiv	r3, r2, r3
 212 00a2 7B62     		str	r3, [r7, #36]
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(clkc < 0x04U){
 213              		.loc 1 117 11
 214 00a4 7B6A     		ldr	r3, [r7, #36]
 215 00a6 032B     		cmp	r3, #3
 216 00a8 01D8     		bhi	.L16
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* the CLKC in standard mode minmum value is 4 */
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             clkc = 0x04U;
 217              		.loc 1 119 18
 218 00aa 0423     		movs	r3, #4
 219 00ac 7B62     		str	r3, [r7, #36]
 220              	.L16:
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_CKCFG(i2c_periph) |= (I2C_CKCFG_CLKC & clkc);
 221              		.loc 1 121 31
 222 00ae FB68     		ldr	r3, [r7, #12]
 223 00b0 1C33     		adds	r3, r3, #28
 224 00b2 1A68     		ldr	r2, [r3]
 225              		.loc 1 121 50
 226 00b4 7B6A     		ldr	r3, [r7, #36]
 227 00b6 C3F30B03 		ubfx	r3, r3, #0, #12
 228              		.loc 1 121 31
 229 00ba F968     		ldr	r1, [r7, #12]
 230 00bc 1C31     		adds	r1, r1, #28
 231 00be 1343     		orrs	r3, r3, r2
 232 00c0 0B60     		str	r3, [r1]
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }else if(400000U >= clkspeed){
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* the maximum SCL rise time is 300ns in fast mode */
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_RT(i2c_periph) = (uint32_t)(((freq*(uint32_t)300U)/(uint32_t)1000U)+(uint32_t)1U);
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* I2C duty cycle is 2 */
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             clkc = (uint32_t)(pclk1/(clkspeed*3U));
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }else{
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* I2C duty cycle is 16/9 */
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             clkc = (uint32_t)(pclk1/(clkspeed*25U));
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(0U == (clkc & I2C_CKCFG_CLKC)){
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* the CLKC in fast mode minmum value is 1 */
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             clkc |= 0x0001U;  
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_CKCFG(i2c_periph) |= I2C_CKCFG_FAST;
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }else{
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* fast mode plus, the maximum SCL rise time is 120ns */
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_RT(i2c_periph) = (uint32_t)(((freq*(uint32_t)120U)/(uint32_t)1000U)+(uint32_t)1U);
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* I2C duty cycle is 2 */
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             clkc = (uint32_t)(pclk1/(clkspeed*3U));
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }else{
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* I2C duty cycle is 16/9 */
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             clkc = (uint32_t)(pclk1/(clkspeed*25U));
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* enable fast mode */
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_CKCFG(i2c_periph) |= I2C_CKCFG_FAST;
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* enable I2C fast mode plus */
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_FMPCFG(i2c_periph) = I2C_FMPCFG_FMPEN;
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 233              		.loc 1 159 1
 234 00c2 9BE0     		b	.L24
 235              	.L12:
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* the maximum SCL rise time is 300ns in fast mode */
 236              		.loc 1 123 13
 237 00c4 BB68     		ldr	r3, [r7, #8]
 238 00c6 514A     		ldr	r2, .L25+8
 239 00c8 9342     		cmp	r3, r2
 240 00ca 4DD8     		bhi	.L18
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 241              		.loc 1 125 47
 242 00cc 3B6A     		ldr	r3, [r7, #32]
 243 00ce 4FF49672 		mov	r2, #300
 244 00d2 02FB03F3 		mul	r3, r2, r3
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 245              		.loc 1 125 63
 246 00d6 4E4A     		ldr	r2, .L25+12
 247 00d8 A2FB0323 		umull	r2, r3, r2, r3
 248 00dc 9B09     		lsrs	r3, r3, #6
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 249              		.loc 1 125 9
 250 00de FA68     		ldr	r2, [r7, #12]
 251 00e0 2032     		adds	r2, r2, #32
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 252              		.loc 1 125 30
 253 00e2 0133     		adds	r3, r3, #1
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 254              		.loc 1 125 28
 255 00e4 1360     		str	r3, [r2]
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* I2C duty cycle is 2 */
 256              		.loc 1 126 11
 257 00e6 7B68     		ldr	r3, [r7, #4]
 258 00e8 002B     		cmp	r3, #0
 259 00ea 10D1     		bne	.L19
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 260              		.loc 1 128 46
 261 00ec BA68     		ldr	r2, [r7, #8]
 262 00ee 1346     		mov	r3, r2
 263 00f0 5B00     		lsls	r3, r3, #1
 264 00f2 1344     		add	r3, r3, r2
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 265              		.loc 1 128 18
 266 00f4 FA69     		ldr	r2, [r7, #28]
 267 00f6 B2FBF3F3 		udiv	r3, r2, r3
 268 00fa 7B62     		str	r3, [r7, #36]
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }else{
 269              		.loc 1 129 35
 270 00fc FB68     		ldr	r3, [r7, #12]
 271 00fe 1C33     		adds	r3, r3, #28
 272 0100 1B68     		ldr	r3, [r3]
 273 0102 FA68     		ldr	r2, [r7, #12]
 274 0104 1C32     		adds	r2, r2, #28
 275 0106 23F48043 		bic	r3, r3, #16384
 276 010a 1360     		str	r3, [r2]
 277 010c 11E0     		b	.L20
 278              	.L19:
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 279              		.loc 1 132 46
 280 010e BA68     		ldr	r2, [r7, #8]
 281 0110 1346     		mov	r3, r2
 282 0112 9B00     		lsls	r3, r3, #2
 283 0114 1344     		add	r3, r3, r2
 284 0116 9A00     		lsls	r2, r3, #2
 285 0118 1344     		add	r3, r3, r2
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 286              		.loc 1 132 18
 287 011a FA69     		ldr	r2, [r7, #28]
 288 011c B2FBF3F3 		udiv	r3, r2, r3
 289 0120 7B62     		str	r3, [r7, #36]
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }
 290              		.loc 1 133 35
 291 0122 FB68     		ldr	r3, [r7, #12]
 292 0124 1C33     		adds	r3, r3, #28
 293 0126 1B68     		ldr	r3, [r3]
 294 0128 FA68     		ldr	r2, [r7, #12]
 295 012a 1C32     		adds	r2, r2, #28
 296 012c 43F48043 		orr	r3, r3, #16384
 297 0130 1360     		str	r3, [r2]
 298              	.L20:
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* the CLKC in fast mode minmum value is 1 */
 299              		.loc 1 135 24
 300 0132 7B6A     		ldr	r3, [r7, #36]
 301 0134 C3F30B03 		ubfx	r3, r3, #0, #12
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* the CLKC in fast mode minmum value is 1 */
 302              		.loc 1 135 11
 303 0138 002B     		cmp	r3, #0
 304 013a 03D1     		bne	.L21
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }
 305              		.loc 1 137 18
 306 013c 7B6A     		ldr	r3, [r7, #36]
 307 013e 43F00103 		orr	r3, r3, #1
 308 0142 7B62     		str	r3, [r7, #36]
 309              	.L21:
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 310              		.loc 1 139 31
 311 0144 FB68     		ldr	r3, [r7, #12]
 312 0146 1C33     		adds	r3, r3, #28
 313 0148 1B68     		ldr	r3, [r3]
 314 014a FA68     		ldr	r2, [r7, #12]
 315 014c 1C32     		adds	r2, r2, #28
 316 014e 43F40043 		orr	r3, r3, #32768
 317 0152 1360     		str	r3, [r2]
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }else{
 318              		.loc 1 140 31
 319 0154 FB68     		ldr	r3, [r7, #12]
 320 0156 1C33     		adds	r3, r3, #28
 321 0158 1A68     		ldr	r2, [r3]
 322 015a FB68     		ldr	r3, [r7, #12]
 323 015c 1C33     		adds	r3, r3, #28
 324 015e 1946     		mov	r1, r3
 325 0160 7B6A     		ldr	r3, [r7, #36]
 326 0162 1343     		orrs	r3, r3, r2
 327 0164 0B60     		str	r3, [r1]
 328              		.loc 1 159 1
 329 0166 49E0     		b	.L24
 330              	.L18:
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 331              		.loc 1 143 47
 332 0168 3A6A     		ldr	r2, [r7, #32]
 333 016a 1346     		mov	r3, r2
 334 016c 1B01     		lsls	r3, r3, #4
 335 016e 9B1A     		subs	r3, r3, r2
 336 0170 DB00     		lsls	r3, r3, #3
 337 0172 1A46     		mov	r2, r3
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 338              		.loc 1 143 63
 339 0174 264B     		ldr	r3, .L25+12
 340 0176 A3FB0223 		umull	r2, r3, r3, r2
 341 017a 9B09     		lsrs	r3, r3, #6
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 342              		.loc 1 143 9
 343 017c FA68     		ldr	r2, [r7, #12]
 344 017e 2032     		adds	r2, r2, #32
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 345              		.loc 1 143 30
 346 0180 0133     		adds	r3, r3, #1
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 347              		.loc 1 143 28
 348 0182 1360     		str	r3, [r2]
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             /* I2C duty cycle is 2 */
 349              		.loc 1 144 11
 350 0184 7B68     		ldr	r3, [r7, #4]
 351 0186 002B     		cmp	r3, #0
 352 0188 10D1     		bne	.L22
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 353              		.loc 1 146 46
 354 018a BA68     		ldr	r2, [r7, #8]
 355 018c 1346     		mov	r3, r2
 356 018e 5B00     		lsls	r3, r3, #1
 357 0190 1344     		add	r3, r3, r2
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 358              		.loc 1 146 18
 359 0192 FA69     		ldr	r2, [r7, #28]
 360 0194 B2FBF3F3 		udiv	r3, r2, r3
 361 0198 7B62     		str	r3, [r7, #36]
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }else{
 362              		.loc 1 147 35
 363 019a FB68     		ldr	r3, [r7, #12]
 364 019c 1C33     		adds	r3, r3, #28
 365 019e 1B68     		ldr	r3, [r3]
 366 01a0 FA68     		ldr	r2, [r7, #12]
 367 01a2 1C32     		adds	r2, r2, #28
 368 01a4 23F48043 		bic	r3, r3, #16384
 369 01a8 1360     		str	r3, [r2]
 370 01aa 11E0     		b	.L23
 371              	.L22:
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 372              		.loc 1 150 46
 373 01ac BA68     		ldr	r2, [r7, #8]
 374 01ae 1346     		mov	r3, r2
 375 01b0 9B00     		lsls	r3, r3, #2
 376 01b2 1344     		add	r3, r3, r2
 377 01b4 9A00     		lsls	r2, r3, #2
 378 01b6 1344     		add	r3, r3, r2
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 379              		.loc 1 150 18
 380 01b8 FA69     		ldr	r2, [r7, #28]
 381 01ba B2FBF3F3 		udiv	r3, r2, r3
 382 01be 7B62     		str	r3, [r7, #36]
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }
 383              		.loc 1 151 35
 384 01c0 FB68     		ldr	r3, [r7, #12]
 385 01c2 1C33     		adds	r3, r3, #28
 386 01c4 1B68     		ldr	r3, [r3]
 387 01c6 FA68     		ldr	r2, [r7, #12]
 388 01c8 1C32     		adds	r2, r2, #28
 389 01ca 43F48043 		orr	r3, r3, #16384
 390 01ce 1360     		str	r3, [r2]
 391              	.L23:
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 392              		.loc 1 154 31
 393 01d0 FB68     		ldr	r3, [r7, #12]
 394 01d2 1C33     		adds	r3, r3, #28
 395 01d4 1B68     		ldr	r3, [r3]
 396 01d6 FA68     		ldr	r2, [r7, #12]
 397 01d8 1C32     		adds	r2, r2, #28
 398 01da 43F40043 		orr	r3, r3, #32768
 399 01de 1360     		str	r3, [r2]
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* enable I2C fast mode plus */
 400              		.loc 1 155 31
 401 01e0 FB68     		ldr	r3, [r7, #12]
 402 01e2 1C33     		adds	r3, r3, #28
 403 01e4 1A68     		ldr	r2, [r3]
 404 01e6 FB68     		ldr	r3, [r7, #12]
 405 01e8 1C33     		adds	r3, r3, #28
 406 01ea 1946     		mov	r1, r3
 407 01ec 7B6A     		ldr	r3, [r7, #36]
 408 01ee 1343     		orrs	r3, r3, r2
 409 01f0 0B60     		str	r3, [r1]
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 410              		.loc 1 157 9
 411 01f2 FB68     		ldr	r3, [r7, #12]
 412 01f4 9033     		adds	r3, r3, #144
 413 01f6 1A46     		mov	r2, r3
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 414              		.loc 1 157 32
 415 01f8 0123     		movs	r3, #1
 416 01fa 1360     		str	r3, [r2]
 417              	.L24:
 418              		.loc 1 159 1
 419 01fc 00BF     		nop
 420 01fe 2837     		adds	r7, r7, #40
 421              		.cfi_def_cfa_offset 8
 422 0200 BD46     		mov	sp, r7
 423              		.cfi_def_cfa_register 13
 424              		@ sp needed
 425 0202 80BD     		pop	{r7, pc}
 426              	.L26:
 427              		.align	2
 428              	.L25:
 429 0204 83DE1B43 		.word	1125899907
 430 0208 A0860100 		.word	100000
 431 020c 801A0600 		.word	400000
 432 0210 D34D6210 		.word	274877907
 433              		.cfi_endproc
 434              	.LFE117:
 436              		.section	.text.i2c_mode_addr_config,"ax",%progbits
 437              		.align	1
 438              		.global	i2c_mode_addr_config
 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 442              		.fpu softvfp
 444              	i2c_mode_addr_config:
 445              	.LFB118:
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure I2C address 
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  mode:
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_I2CMODE_ENABLE: I2C mode
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_SMBUSMODE_ENABLE: SMBus mode
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  addformat: 7bits or 10bits
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_ADDFORMAT_7BITS: address format is 7bits
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_ADDFORMAT_10BITS: address format is 10bits
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  addr: I2C address
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_mode_addr_config(uint32_t i2c_periph, uint32_t mode, uint32_t addformat, uint32_t addr)
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 446              		.loc 1 177 1
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 24
 449              		@ frame_needed = 1, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 451 0000 80B4     		push	{r7}
 452              		.cfi_def_cfa_offset 4
 453              		.cfi_offset 7, -4
 454 0002 87B0     		sub	sp, sp, #28
 455              		.cfi_def_cfa_offset 32
 456 0004 00AF     		add	r7, sp, #0
 457              		.cfi_def_cfa_register 7
 458 0006 F860     		str	r0, [r7, #12]
 459 0008 B960     		str	r1, [r7, #8]
 460 000a 7A60     		str	r2, [r7, #4]
 461 000c 3B60     		str	r3, [r7]
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* SMBus/I2C mode selected */
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 462              		.loc 1 179 14
 463 000e 0023     		movs	r3, #0
 464 0010 7B61     		str	r3, [r7, #20]
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 465              		.loc 1 181 11
 466 0012 FB68     		ldr	r3, [r7, #12]
 467              		.loc 1 181 9
 468 0014 1B68     		ldr	r3, [r3]
 469 0016 7B61     		str	r3, [r7, #20]
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_SMBEN); 
 470              		.loc 1 182 9
 471 0018 7B69     		ldr	r3, [r7, #20]
 472 001a 23F00203 		bic	r3, r3, #2
 473 001e 7B61     		str	r3, [r7, #20]
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= mode;
 474              		.loc 1 183 9
 475 0020 7A69     		ldr	r2, [r7, #20]
 476 0022 BB68     		ldr	r3, [r7, #8]
 477 0024 1343     		orrs	r3, r3, r2
 478 0026 7B61     		str	r3, [r7, #20]
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 479              		.loc 1 184 5
 480 0028 FB68     		ldr	r3, [r7, #12]
 481              		.loc 1 184 26
 482 002a 7A69     		ldr	r2, [r7, #20]
 483 002c 1A60     		str	r2, [r3]
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* configure address */
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     addr = addr & I2C_ADDRESS_MASK;
 484              		.loc 1 186 10
 485 002e 3B68     		ldr	r3, [r7]
 486 0030 C3F30903 		ubfx	r3, r3, #0, #10
 487 0034 3B60     		str	r3, [r7]
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_SADDR0(i2c_periph) = (addformat | addr);
 488              		.loc 1 187 5
 489 0036 FB68     		ldr	r3, [r7, #12]
 490 0038 0833     		adds	r3, r3, #8
 491 003a 1946     		mov	r1, r3
 492              		.loc 1 187 41
 493 003c 7A68     		ldr	r2, [r7, #4]
 494 003e 3B68     		ldr	r3, [r7]
 495 0040 1343     		orrs	r3, r3, r2
 496              		.loc 1 187 28
 497 0042 0B60     		str	r3, [r1]
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 498              		.loc 1 188 1
 499 0044 00BF     		nop
 500 0046 1C37     		adds	r7, r7, #28
 501              		.cfi_def_cfa_offset 4
 502 0048 BD46     		mov	sp, r7
 503              		.cfi_def_cfa_register 13
 504              		@ sp needed
 505 004a 80BC     		pop	{r7}
 506              		.cfi_restore 7
 507              		.cfi_def_cfa_offset 0
 508 004c 7047     		bx	lr
 509              		.cfi_endproc
 510              	.LFE118:
 512              		.section	.text.i2c_smbus_type_config,"ax",%progbits
 513              		.align	1
 514              		.global	i2c_smbus_type_config
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 518              		.fpu softvfp
 520              	i2c_smbus_type_config:
 521              	.LFB119:
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      select SMBus type
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  type:
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_SMBUS_DEVICE: device
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_SMBUS_HOST: host
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_smbus_type_config(uint32_t i2c_periph, uint32_t type)
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 522              		.loc 1 201 1
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 8
 525              		@ frame_needed = 1, uses_anonymous_args = 0
 526              		@ link register save eliminated.
 527 0000 80B4     		push	{r7}
 528              		.cfi_def_cfa_offset 4
 529              		.cfi_offset 7, -4
 530 0002 83B0     		sub	sp, sp, #12
 531              		.cfi_def_cfa_offset 16
 532 0004 00AF     		add	r7, sp, #0
 533              		.cfi_def_cfa_register 7
 534 0006 7860     		str	r0, [r7, #4]
 535 0008 3960     		str	r1, [r7]
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if(I2C_SMBUS_HOST == type){
 536              		.loc 1 202 7
 537 000a 3B68     		ldr	r3, [r7]
 538 000c 082B     		cmp	r3, #8
 539 000e 06D1     		bne	.L29
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_CTL0(i2c_periph) |= I2C_CTL0_SMBSEL;
 540              		.loc 1 203 30
 541 0010 7B68     		ldr	r3, [r7, #4]
 542 0012 1A68     		ldr	r2, [r3]
 543 0014 7B68     		ldr	r3, [r7, #4]
 544 0016 42F00802 		orr	r2, r2, #8
 545 001a 1A60     		str	r2, [r3]
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }else{
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_CTL0(i2c_periph) &= ~(I2C_CTL0_SMBSEL);
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 546              		.loc 1 207 1
 547 001c 05E0     		b	.L31
 548              	.L29:
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 549              		.loc 1 205 30
 550 001e 7B68     		ldr	r3, [r7, #4]
 551 0020 1A68     		ldr	r2, [r3]
 552 0022 7B68     		ldr	r3, [r7, #4]
 553 0024 22F00802 		bic	r2, r2, #8
 554 0028 1A60     		str	r2, [r3]
 555              	.L31:
 556              		.loc 1 207 1
 557 002a 00BF     		nop
 558 002c 0C37     		adds	r7, r7, #12
 559              		.cfi_def_cfa_offset 4
 560 002e BD46     		mov	sp, r7
 561              		.cfi_def_cfa_register 13
 562              		@ sp needed
 563 0030 80BC     		pop	{r7}
 564              		.cfi_restore 7
 565              		.cfi_def_cfa_offset 0
 566 0032 7047     		bx	lr
 567              		.cfi_endproc
 568              	.LFE119:
 570              		.section	.text.i2c_ack_config,"ax",%progbits
 571              		.align	1
 572              		.global	i2c_ack_config
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 576              		.fpu softvfp
 578              	i2c_ack_config:
 579              	.LFB120:
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      whether or not to send an ACK
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  ack:
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_ACK_ENABLE: ACK will be sent
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_ACK_DISABLE: ACK will not be sent
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_ack_config(uint32_t i2c_periph, uint32_t ack)
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 580              		.loc 1 220 1
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 16
 583              		@ frame_needed = 1, uses_anonymous_args = 0
 584              		@ link register save eliminated.
 585 0000 80B4     		push	{r7}
 586              		.cfi_def_cfa_offset 4
 587              		.cfi_offset 7, -4
 588 0002 85B0     		sub	sp, sp, #20
 589              		.cfi_def_cfa_offset 24
 590 0004 00AF     		add	r7, sp, #0
 591              		.cfi_def_cfa_register 7
 592 0006 7860     		str	r0, [r7, #4]
 593 0008 3960     		str	r1, [r7]
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 594              		.loc 1 221 14
 595 000a 0023     		movs	r3, #0
 596 000c FB60     		str	r3, [r7, #12]
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 597              		.loc 1 223 11
 598 000e 7B68     		ldr	r3, [r7, #4]
 599              		.loc 1 223 9
 600 0010 1B68     		ldr	r3, [r3]
 601 0012 FB60     		str	r3, [r7, #12]
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_ACKEN);
 602              		.loc 1 224 9
 603 0014 FB68     		ldr	r3, [r7, #12]
 604 0016 23F48063 		bic	r3, r3, #1024
 605 001a FB60     		str	r3, [r7, #12]
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= ack;
 606              		.loc 1 225 9
 607 001c FA68     		ldr	r2, [r7, #12]
 608 001e 3B68     		ldr	r3, [r7]
 609 0020 1343     		orrs	r3, r3, r2
 610 0022 FB60     		str	r3, [r7, #12]
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 611              		.loc 1 226 5
 612 0024 7B68     		ldr	r3, [r7, #4]
 613              		.loc 1 226 26
 614 0026 FA68     		ldr	r2, [r7, #12]
 615 0028 1A60     		str	r2, [r3]
 227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 616              		.loc 1 227 1
 617 002a 00BF     		nop
 618 002c 1437     		adds	r7, r7, #20
 619              		.cfi_def_cfa_offset 4
 620 002e BD46     		mov	sp, r7
 621              		.cfi_def_cfa_register 13
 622              		@ sp needed
 623 0030 80BC     		pop	{r7}
 624              		.cfi_restore 7
 625              		.cfi_def_cfa_offset 0
 626 0032 7047     		bx	lr
 627              		.cfi_endproc
 628              	.LFE120:
 630              		.section	.text.i2c_ackpos_config,"ax",%progbits
 631              		.align	1
 632              		.global	i2c_ackpos_config
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu softvfp
 638              	i2c_ackpos_config:
 639              	.LFB121:
 228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure I2C POAP position
 231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  pos:
 233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_ACKPOS_CURRENT: ACKEN bit decides whether or not to send ACK or not for the c
 235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_ACKPOS_NEXT: ACKEN bit decides whether or not to send ACK for the next byte
 236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_ackpos_config(uint32_t i2c_periph, uint32_t pos)
 240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 640              		.loc 1 240 1
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 16
 643              		@ frame_needed = 1, uses_anonymous_args = 0
 644              		@ link register save eliminated.
 645 0000 80B4     		push	{r7}
 646              		.cfi_def_cfa_offset 4
 647              		.cfi_offset 7, -4
 648 0002 85B0     		sub	sp, sp, #20
 649              		.cfi_def_cfa_offset 24
 650 0004 00AF     		add	r7, sp, #0
 651              		.cfi_def_cfa_register 7
 652 0006 7860     		str	r0, [r7, #4]
 653 0008 3960     		str	r1, [r7]
 241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 654              		.loc 1 241 14
 655 000a 0023     		movs	r3, #0
 656 000c FB60     		str	r3, [r7, #12]
 242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* configure I2C POAP position */
 243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 657              		.loc 1 243 11
 658 000e 7B68     		ldr	r3, [r7, #4]
 659              		.loc 1 243 9
 660 0010 1B68     		ldr	r3, [r3]
 661 0012 FB60     		str	r3, [r7, #12]
 244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_POAP);
 662              		.loc 1 244 9
 663 0014 FB68     		ldr	r3, [r7, #12]
 664 0016 23F40063 		bic	r3, r3, #2048
 665 001a FB60     		str	r3, [r7, #12]
 245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= pos;
 666              		.loc 1 245 9
 667 001c FA68     		ldr	r2, [r7, #12]
 668 001e 3B68     		ldr	r3, [r7]
 669 0020 1343     		orrs	r3, r3, r2
 670 0022 FB60     		str	r3, [r7, #12]
 246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 671              		.loc 1 246 5
 672 0024 7B68     		ldr	r3, [r7, #4]
 673              		.loc 1 246 26
 674 0026 FA68     		ldr	r2, [r7, #12]
 675 0028 1A60     		str	r2, [r3]
 247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 676              		.loc 1 247 1
 677 002a 00BF     		nop
 678 002c 1437     		adds	r7, r7, #20
 679              		.cfi_def_cfa_offset 4
 680 002e BD46     		mov	sp, r7
 681              		.cfi_def_cfa_register 13
 682              		@ sp needed
 683 0030 80BC     		pop	{r7}
 684              		.cfi_restore 7
 685              		.cfi_def_cfa_offset 0
 686 0032 7047     		bx	lr
 687              		.cfi_endproc
 688              	.LFE121:
 690              		.section	.text.i2c_master_addressing,"ax",%progbits
 691              		.align	1
 692              		.global	i2c_master_addressing
 693              		.syntax unified
 694              		.thumb
 695              		.thumb_func
 696              		.fpu softvfp
 698              	i2c_master_addressing:
 699              	.LFB122:
 248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      master sends slave address
 251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  addr: slave address  
 253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  trandirection: transmitter or receiver
 254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_TRANSMITTER: transmitter  
 256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_RECEIVER: receiver  
 257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_master_addressing(uint32_t i2c_periph, uint32_t addr, uint32_t trandirection)
 261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 700              		.loc 1 261 1
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 16
 703              		@ frame_needed = 1, uses_anonymous_args = 0
 704              		@ link register save eliminated.
 705 0000 80B4     		push	{r7}
 706              		.cfi_def_cfa_offset 4
 707              		.cfi_offset 7, -4
 708 0002 85B0     		sub	sp, sp, #20
 709              		.cfi_def_cfa_offset 24
 710 0004 00AF     		add	r7, sp, #0
 711              		.cfi_def_cfa_register 7
 712 0006 F860     		str	r0, [r7, #12]
 713 0008 B960     		str	r1, [r7, #8]
 714 000a 7A60     		str	r2, [r7, #4]
 262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* master is a transmitter or a receiver */
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if(I2C_TRANSMITTER == trandirection){
 715              		.loc 1 263 7
 716 000c 7B68     		ldr	r3, [r7, #4]
 717 000e 13F1020F 		cmn	r3, #2
 718 0012 04D1     		bne	.L35
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         addr = addr & I2C_TRANSMITTER;
 719              		.loc 1 264 14
 720 0014 BB68     		ldr	r3, [r7, #8]
 721 0016 23F00103 		bic	r3, r3, #1
 722 001a BB60     		str	r3, [r7, #8]
 723 001c 03E0     		b	.L36
 724              	.L35:
 265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }else{
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         addr = addr | I2C_RECEIVER;
 725              		.loc 1 266 14
 726 001e BB68     		ldr	r3, [r7, #8]
 727 0020 43F00103 		orr	r3, r3, #1
 728 0024 BB60     		str	r3, [r7, #8]
 729              	.L36:
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* send slave address */
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_DATA(i2c_periph) = addr;
 730              		.loc 1 269 5
 731 0026 FB68     		ldr	r3, [r7, #12]
 732 0028 1033     		adds	r3, r3, #16
 733 002a 1A46     		mov	r2, r3
 734              		.loc 1 269 26
 735 002c BB68     		ldr	r3, [r7, #8]
 736 002e 1360     		str	r3, [r2]
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 737              		.loc 1 270 1
 738 0030 00BF     		nop
 739 0032 1437     		adds	r7, r7, #20
 740              		.cfi_def_cfa_offset 4
 741 0034 BD46     		mov	sp, r7
 742              		.cfi_def_cfa_register 13
 743              		@ sp needed
 744 0036 80BC     		pop	{r7}
 745              		.cfi_restore 7
 746              		.cfi_def_cfa_offset 0
 747 0038 7047     		bx	lr
 748              		.cfi_endproc
 749              	.LFE122:
 751              		.section	.text.i2c_dualaddr_enable,"ax",%progbits
 752              		.align	1
 753              		.global	i2c_dualaddr_enable
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 757              		.fpu softvfp
 759              	i2c_dualaddr_enable:
 760              	.LFB123:
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      enable dual-address mode
 274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  dualaddr: the second address in dual-address mode
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_dualaddr_enable(uint32_t i2c_periph, uint32_t dualaddr)
 280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 761              		.loc 1 280 1
 762              		.cfi_startproc
 763              		@ args = 0, pretend = 0, frame = 8
 764              		@ frame_needed = 1, uses_anonymous_args = 0
 765              		@ link register save eliminated.
 766 0000 80B4     		push	{r7}
 767              		.cfi_def_cfa_offset 4
 768              		.cfi_offset 7, -4
 769 0002 83B0     		sub	sp, sp, #12
 770              		.cfi_def_cfa_offset 16
 771 0004 00AF     		add	r7, sp, #0
 772              		.cfi_def_cfa_register 7
 773 0006 7860     		str	r0, [r7, #4]
 774 0008 3960     		str	r1, [r7]
 281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* configure address */
 282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     dualaddr = dualaddr & I2C_ADDRESS2_MASK;
 775              		.loc 1 282 14
 776 000a 3B68     		ldr	r3, [r7]
 777 000c 03F0FE03 		and	r3, r3, #254
 778 0010 3B60     		str	r3, [r7]
 283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_SADDR1(i2c_periph) = (I2C_SADDR1_DUADEN | dualaddr);
 779              		.loc 1 283 5
 780 0012 7B68     		ldr	r3, [r7, #4]
 781 0014 0C33     		adds	r3, r3, #12
 782 0016 1A46     		mov	r2, r3
 783              		.loc 1 283 49
 784 0018 3B68     		ldr	r3, [r7]
 785 001a 43F00103 		orr	r3, r3, #1
 786              		.loc 1 283 28
 787 001e 1360     		str	r3, [r2]
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 788              		.loc 1 284 1
 789 0020 00BF     		nop
 790 0022 0C37     		adds	r7, r7, #12
 791              		.cfi_def_cfa_offset 4
 792 0024 BD46     		mov	sp, r7
 793              		.cfi_def_cfa_register 13
 794              		@ sp needed
 795 0026 80BC     		pop	{r7}
 796              		.cfi_restore 7
 797              		.cfi_def_cfa_offset 0
 798 0028 7047     		bx	lr
 799              		.cfi_endproc
 800              	.LFE123:
 802              		.section	.text.i2c_dualaddr_disable,"ax",%progbits
 803              		.align	1
 804              		.global	i2c_dualaddr_disable
 805              		.syntax unified
 806              		.thumb
 807              		.thumb_func
 808              		.fpu softvfp
 810              	i2c_dualaddr_disable:
 811              	.LFB124:
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      disable dual-address mode
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1) 
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_dualaddr_disable(uint32_t i2c_periph)
 293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 812              		.loc 1 293 1
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 8
 815              		@ frame_needed = 1, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 817 0000 80B4     		push	{r7}
 818              		.cfi_def_cfa_offset 4
 819              		.cfi_offset 7, -4
 820 0002 83B0     		sub	sp, sp, #12
 821              		.cfi_def_cfa_offset 16
 822 0004 00AF     		add	r7, sp, #0
 823              		.cfi_def_cfa_register 7
 824 0006 7860     		str	r0, [r7, #4]
 294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_SADDR1(i2c_periph) &= ~(I2C_SADDR1_DUADEN);
 825              		.loc 1 294 28
 826 0008 7B68     		ldr	r3, [r7, #4]
 827 000a 0C33     		adds	r3, r3, #12
 828 000c 1B68     		ldr	r3, [r3]
 829 000e 7A68     		ldr	r2, [r7, #4]
 830 0010 0C32     		adds	r2, r2, #12
 831 0012 23F00103 		bic	r3, r3, #1
 832 0016 1360     		str	r3, [r2]
 295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 833              		.loc 1 295 1
 834 0018 00BF     		nop
 835 001a 0C37     		adds	r7, r7, #12
 836              		.cfi_def_cfa_offset 4
 837 001c BD46     		mov	sp, r7
 838              		.cfi_def_cfa_register 13
 839              		@ sp needed
 840 001e 80BC     		pop	{r7}
 841              		.cfi_restore 7
 842              		.cfi_def_cfa_offset 0
 843 0020 7047     		bx	lr
 844              		.cfi_endproc
 845              	.LFE124:
 847              		.section	.text.i2c_enable,"ax",%progbits
 848              		.align	1
 849              		.global	i2c_enable
 850              		.syntax unified
 851              		.thumb
 852              		.thumb_func
 853              		.fpu softvfp
 855              	i2c_enable:
 856              	.LFB125:
 296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      enable I2C
 299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1) 
 300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_enable(uint32_t i2c_periph)
 304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 857              		.loc 1 304 1
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 8
 860              		@ frame_needed = 1, uses_anonymous_args = 0
 861              		@ link register save eliminated.
 862 0000 80B4     		push	{r7}
 863              		.cfi_def_cfa_offset 4
 864              		.cfi_offset 7, -4
 865 0002 83B0     		sub	sp, sp, #12
 866              		.cfi_def_cfa_offset 16
 867 0004 00AF     		add	r7, sp, #0
 868              		.cfi_def_cfa_register 7
 869 0006 7860     		str	r0, [r7, #4]
 305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) |= I2C_CTL0_I2CEN;
 870              		.loc 1 305 26
 871 0008 7B68     		ldr	r3, [r7, #4]
 872 000a 1A68     		ldr	r2, [r3]
 873 000c 7B68     		ldr	r3, [r7, #4]
 874 000e 42F00102 		orr	r2, r2, #1
 875 0012 1A60     		str	r2, [r3]
 306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 876              		.loc 1 306 1
 877 0014 00BF     		nop
 878 0016 0C37     		adds	r7, r7, #12
 879              		.cfi_def_cfa_offset 4
 880 0018 BD46     		mov	sp, r7
 881              		.cfi_def_cfa_register 13
 882              		@ sp needed
 883 001a 80BC     		pop	{r7}
 884              		.cfi_restore 7
 885              		.cfi_def_cfa_offset 0
 886 001c 7047     		bx	lr
 887              		.cfi_endproc
 888              	.LFE125:
 890              		.section	.text.i2c_disable,"ax",%progbits
 891              		.align	1
 892              		.global	i2c_disable
 893              		.syntax unified
 894              		.thumb
 895              		.thumb_func
 896              		.fpu softvfp
 898              	i2c_disable:
 899              	.LFB126:
 307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      disable I2C
 310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1) 
 311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_disable(uint32_t i2c_periph)
 315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 900              		.loc 1 315 1
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 8
 903              		@ frame_needed = 1, uses_anonymous_args = 0
 904              		@ link register save eliminated.
 905 0000 80B4     		push	{r7}
 906              		.cfi_def_cfa_offset 4
 907              		.cfi_offset 7, -4
 908 0002 83B0     		sub	sp, sp, #12
 909              		.cfi_def_cfa_offset 16
 910 0004 00AF     		add	r7, sp, #0
 911              		.cfi_def_cfa_register 7
 912 0006 7860     		str	r0, [r7, #4]
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) &= ~(I2C_CTL0_I2CEN);
 913              		.loc 1 316 26
 914 0008 7B68     		ldr	r3, [r7, #4]
 915 000a 1A68     		ldr	r2, [r3]
 916 000c 7B68     		ldr	r3, [r7, #4]
 917 000e 22F00102 		bic	r2, r2, #1
 918 0012 1A60     		str	r2, [r3]
 317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 919              		.loc 1 317 1
 920 0014 00BF     		nop
 921 0016 0C37     		adds	r7, r7, #12
 922              		.cfi_def_cfa_offset 4
 923 0018 BD46     		mov	sp, r7
 924              		.cfi_def_cfa_register 13
 925              		@ sp needed
 926 001a 80BC     		pop	{r7}
 927              		.cfi_restore 7
 928              		.cfi_def_cfa_offset 0
 929 001c 7047     		bx	lr
 930              		.cfi_endproc
 931              	.LFE126:
 933              		.section	.text.i2c_start_on_bus,"ax",%progbits
 934              		.align	1
 935              		.global	i2c_start_on_bus
 936              		.syntax unified
 937              		.thumb
 938              		.thumb_func
 939              		.fpu softvfp
 941              	i2c_start_on_bus:
 942              	.LFB127:
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      generate a START condition on I2C bus
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_start_on_bus(uint32_t i2c_periph)
 326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 943              		.loc 1 326 1
 944              		.cfi_startproc
 945              		@ args = 0, pretend = 0, frame = 8
 946              		@ frame_needed = 1, uses_anonymous_args = 0
 947              		@ link register save eliminated.
 948 0000 80B4     		push	{r7}
 949              		.cfi_def_cfa_offset 4
 950              		.cfi_offset 7, -4
 951 0002 83B0     		sub	sp, sp, #12
 952              		.cfi_def_cfa_offset 16
 953 0004 00AF     		add	r7, sp, #0
 954              		.cfi_def_cfa_register 7
 955 0006 7860     		str	r0, [r7, #4]
 327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) |= I2C_CTL0_START;
 956              		.loc 1 327 26
 957 0008 7B68     		ldr	r3, [r7, #4]
 958 000a 1A68     		ldr	r2, [r3]
 959 000c 7B68     		ldr	r3, [r7, #4]
 960 000e 42F48072 		orr	r2, r2, #256
 961 0012 1A60     		str	r2, [r3]
 328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 962              		.loc 1 328 1
 963 0014 00BF     		nop
 964 0016 0C37     		adds	r7, r7, #12
 965              		.cfi_def_cfa_offset 4
 966 0018 BD46     		mov	sp, r7
 967              		.cfi_def_cfa_register 13
 968              		@ sp needed
 969 001a 80BC     		pop	{r7}
 970              		.cfi_restore 7
 971              		.cfi_def_cfa_offset 0
 972 001c 7047     		bx	lr
 973              		.cfi_endproc
 974              	.LFE127:
 976              		.section	.text.i2c_stop_on_bus,"ax",%progbits
 977              		.align	1
 978              		.global	i2c_stop_on_bus
 979              		.syntax unified
 980              		.thumb
 981              		.thumb_func
 982              		.fpu softvfp
 984              	i2c_stop_on_bus:
 985              	.LFB128:
 329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      generate a STOP condition on I2C bus
 332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_stop_on_bus(uint32_t i2c_periph)
 337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 986              		.loc 1 337 1
 987              		.cfi_startproc
 988              		@ args = 0, pretend = 0, frame = 8
 989              		@ frame_needed = 1, uses_anonymous_args = 0
 990              		@ link register save eliminated.
 991 0000 80B4     		push	{r7}
 992              		.cfi_def_cfa_offset 4
 993              		.cfi_offset 7, -4
 994 0002 83B0     		sub	sp, sp, #12
 995              		.cfi_def_cfa_offset 16
 996 0004 00AF     		add	r7, sp, #0
 997              		.cfi_def_cfa_register 7
 998 0006 7860     		str	r0, [r7, #4]
 338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) |= I2C_CTL0_STOP;
 999              		.loc 1 338 26
 1000 0008 7B68     		ldr	r3, [r7, #4]
 1001 000a 1A68     		ldr	r2, [r3]
 1002 000c 7B68     		ldr	r3, [r7, #4]
 1003 000e 42F40072 		orr	r2, r2, #512
 1004 0012 1A60     		str	r2, [r3]
 339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1005              		.loc 1 339 1
 1006 0014 00BF     		nop
 1007 0016 0C37     		adds	r7, r7, #12
 1008              		.cfi_def_cfa_offset 4
 1009 0018 BD46     		mov	sp, r7
 1010              		.cfi_def_cfa_register 13
 1011              		@ sp needed
 1012 001a 80BC     		pop	{r7}
 1013              		.cfi_restore 7
 1014              		.cfi_def_cfa_offset 0
 1015 001c 7047     		bx	lr
 1016              		.cfi_endproc
 1017              	.LFE128:
 1019              		.section	.text.i2c_data_transmit,"ax",%progbits
 1020              		.align	1
 1021              		.global	i2c_data_transmit
 1022              		.syntax unified
 1023              		.thumb
 1024              		.thumb_func
 1025              		.fpu softvfp
 1027              	i2c_data_transmit:
 1028              	.LFB129:
 340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      I2C transmit data function
 343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  data: data of transmission 
 345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_data_transmit(uint32_t i2c_periph, uint8_t data)
 349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1029              		.loc 1 349 1
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 8
 1032              		@ frame_needed = 1, uses_anonymous_args = 0
 1033              		@ link register save eliminated.
 1034 0000 80B4     		push	{r7}
 1035              		.cfi_def_cfa_offset 4
 1036              		.cfi_offset 7, -4
 1037 0002 83B0     		sub	sp, sp, #12
 1038              		.cfi_def_cfa_offset 16
 1039 0004 00AF     		add	r7, sp, #0
 1040              		.cfi_def_cfa_register 7
 1041 0006 7860     		str	r0, [r7, #4]
 1042 0008 0B46     		mov	r3, r1
 1043 000a FB70     		strb	r3, [r7, #3]
 350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_DATA(i2c_periph) = DATA_TRANS(data);
 1044              		.loc 1 350 5
 1045 000c 7B68     		ldr	r3, [r7, #4]
 1046 000e 1033     		adds	r3, r3, #16
 1047 0010 1A46     		mov	r2, r3
 1048              		.loc 1 350 28
 1049 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1050              		.loc 1 350 26
 1051 0014 1360     		str	r3, [r2]
 351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1052              		.loc 1 351 1
 1053 0016 00BF     		nop
 1054 0018 0C37     		adds	r7, r7, #12
 1055              		.cfi_def_cfa_offset 4
 1056 001a BD46     		mov	sp, r7
 1057              		.cfi_def_cfa_register 13
 1058              		@ sp needed
 1059 001c 80BC     		pop	{r7}
 1060              		.cfi_restore 7
 1061              		.cfi_def_cfa_offset 0
 1062 001e 7047     		bx	lr
 1063              		.cfi_endproc
 1064              	.LFE129:
 1066              		.section	.text.i2c_data_receive,"ax",%progbits
 1067              		.align	1
 1068              		.global	i2c_data_receive
 1069              		.syntax unified
 1070              		.thumb
 1071              		.thumb_func
 1072              		.fpu softvfp
 1074              	i2c_data_receive:
 1075              	.LFB130:
 352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      I2C receive data function
 355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     data of received
 358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** uint8_t i2c_data_receive(uint32_t i2c_periph)
 360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1076              		.loc 1 360 1
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 8
 1079              		@ frame_needed = 1, uses_anonymous_args = 0
 1080              		@ link register save eliminated.
 1081 0000 80B4     		push	{r7}
 1082              		.cfi_def_cfa_offset 4
 1083              		.cfi_offset 7, -4
 1084 0002 83B0     		sub	sp, sp, #12
 1085              		.cfi_def_cfa_offset 16
 1086 0004 00AF     		add	r7, sp, #0
 1087              		.cfi_def_cfa_register 7
 1088 0006 7860     		str	r0, [r7, #4]
 361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     return (uint8_t)DATA_RECV(I2C_DATA(i2c_periph));
 1089              		.loc 1 361 21
 1090 0008 7B68     		ldr	r3, [r7, #4]
 1091 000a 1033     		adds	r3, r3, #16
 1092 000c 1B68     		ldr	r3, [r3]
 1093              		.loc 1 361 12
 1094 000e DBB2     		uxtb	r3, r3
 362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1095              		.loc 1 362 1
 1096 0010 1846     		mov	r0, r3
 1097 0012 0C37     		adds	r7, r7, #12
 1098              		.cfi_def_cfa_offset 4
 1099 0014 BD46     		mov	sp, r7
 1100              		.cfi_def_cfa_register 13
 1101              		@ sp needed
 1102 0016 80BC     		pop	{r7}
 1103              		.cfi_restore 7
 1104              		.cfi_def_cfa_offset 0
 1105 0018 7047     		bx	lr
 1106              		.cfi_endproc
 1107              	.LFE130:
 1109              		.section	.text.i2c_dma_config,"ax",%progbits
 1110              		.align	1
 1111              		.global	i2c_dma_config
 1112              		.syntax unified
 1113              		.thumb
 1114              		.thumb_func
 1115              		.fpu softvfp
 1117              	i2c_dma_config:
 1118              	.LFB131:
 363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure I2C DMA mode 
 366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  dmastate:
 368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_DMA_ON: enable DMA mode
 370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_DMA_OFF: disable DMA mode
 371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_dma_config(uint32_t i2c_periph, uint32_t dmastate)
 375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1119              		.loc 1 375 1
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 16
 1122              		@ frame_needed = 1, uses_anonymous_args = 0
 1123              		@ link register save eliminated.
 1124 0000 80B4     		push	{r7}
 1125              		.cfi_def_cfa_offset 4
 1126              		.cfi_offset 7, -4
 1127 0002 85B0     		sub	sp, sp, #20
 1128              		.cfi_def_cfa_offset 24
 1129 0004 00AF     		add	r7, sp, #0
 1130              		.cfi_def_cfa_register 7
 1131 0006 7860     		str	r0, [r7, #4]
 1132 0008 3960     		str	r1, [r7]
 376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* configure I2C DMA function */
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 1133              		.loc 1 377 14
 1134 000a 0023     		movs	r3, #0
 1135 000c FB60     		str	r3, [r7, #12]
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL1(i2c_periph);
 1136              		.loc 1 379 11
 1137 000e 7B68     		ldr	r3, [r7, #4]
 1138 0010 0433     		adds	r3, r3, #4
 1139              		.loc 1 379 9
 1140 0012 1B68     		ldr	r3, [r3]
 1141 0014 FB60     		str	r3, [r7, #12]
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL1_DMAON); 
 1142              		.loc 1 380 9
 1143 0016 FB68     		ldr	r3, [r7, #12]
 1144 0018 23F40063 		bic	r3, r3, #2048
 1145 001c FB60     		str	r3, [r7, #12]
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= dmastate;
 1146              		.loc 1 381 9
 1147 001e FA68     		ldr	r2, [r7, #12]
 1148 0020 3B68     		ldr	r3, [r7]
 1149 0022 1343     		orrs	r3, r3, r2
 1150 0024 FB60     		str	r3, [r7, #12]
 382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL1(i2c_periph) = ctl;
 1151              		.loc 1 382 5
 1152 0026 7B68     		ldr	r3, [r7, #4]
 1153 0028 0433     		adds	r3, r3, #4
 1154 002a 1A46     		mov	r2, r3
 1155              		.loc 1 382 26
 1156 002c FB68     		ldr	r3, [r7, #12]
 1157 002e 1360     		str	r3, [r2]
 383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1158              		.loc 1 383 1
 1159 0030 00BF     		nop
 1160 0032 1437     		adds	r7, r7, #20
 1161              		.cfi_def_cfa_offset 4
 1162 0034 BD46     		mov	sp, r7
 1163              		.cfi_def_cfa_register 13
 1164              		@ sp needed
 1165 0036 80BC     		pop	{r7}
 1166              		.cfi_restore 7
 1167              		.cfi_def_cfa_offset 0
 1168 0038 7047     		bx	lr
 1169              		.cfi_endproc
 1170              	.LFE131:
 1172              		.section	.text.i2c_dma_last_transfer_config,"ax",%progbits
 1173              		.align	1
 1174              		.global	i2c_dma_last_transfer_config
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1178              		.fpu softvfp
 1180              	i2c_dma_last_transfer_config:
 1181              	.LFB132:
 384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure whether next DMA EOT is DMA last transfer or not
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  dmalast:
 389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_DMALST_ON: next DMA EOT is the last transfer
 391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_DMALST_OFF: next DMA EOT is not the last transfer
 392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_dma_last_transfer_config(uint32_t i2c_periph, uint32_t dmalast)
 396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1182              		.loc 1 396 1
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 16
 1185              		@ frame_needed = 1, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 1187 0000 80B4     		push	{r7}
 1188              		.cfi_def_cfa_offset 4
 1189              		.cfi_offset 7, -4
 1190 0002 85B0     		sub	sp, sp, #20
 1191              		.cfi_def_cfa_offset 24
 1192 0004 00AF     		add	r7, sp, #0
 1193              		.cfi_def_cfa_register 7
 1194 0006 7860     		str	r0, [r7, #4]
 1195 0008 3960     		str	r1, [r7]
 397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* configure DMA last transfer */
 398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 1196              		.loc 1 398 14
 1197 000a 0023     		movs	r3, #0
 1198 000c FB60     		str	r3, [r7, #12]
 399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL1(i2c_periph);
 1199              		.loc 1 400 11
 1200 000e 7B68     		ldr	r3, [r7, #4]
 1201 0010 0433     		adds	r3, r3, #4
 1202              		.loc 1 400 9
 1203 0012 1B68     		ldr	r3, [r3]
 1204 0014 FB60     		str	r3, [r7, #12]
 401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL1_DMALST); 
 1205              		.loc 1 401 9
 1206 0016 FB68     		ldr	r3, [r7, #12]
 1207 0018 23F48053 		bic	r3, r3, #4096
 1208 001c FB60     		str	r3, [r7, #12]
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= dmalast;
 1209              		.loc 1 402 9
 1210 001e FA68     		ldr	r2, [r7, #12]
 1211 0020 3B68     		ldr	r3, [r7]
 1212 0022 1343     		orrs	r3, r3, r2
 1213 0024 FB60     		str	r3, [r7, #12]
 403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL1(i2c_periph) = ctl;
 1214              		.loc 1 403 5
 1215 0026 7B68     		ldr	r3, [r7, #4]
 1216 0028 0433     		adds	r3, r3, #4
 1217 002a 1A46     		mov	r2, r3
 1218              		.loc 1 403 26
 1219 002c FB68     		ldr	r3, [r7, #12]
 1220 002e 1360     		str	r3, [r2]
 404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1221              		.loc 1 404 1
 1222 0030 00BF     		nop
 1223 0032 1437     		adds	r7, r7, #20
 1224              		.cfi_def_cfa_offset 4
 1225 0034 BD46     		mov	sp, r7
 1226              		.cfi_def_cfa_register 13
 1227              		@ sp needed
 1228 0036 80BC     		pop	{r7}
 1229              		.cfi_restore 7
 1230              		.cfi_def_cfa_offset 0
 1231 0038 7047     		bx	lr
 1232              		.cfi_endproc
 1233              	.LFE132:
 1235              		.section	.text.i2c_stretch_scl_low_config,"ax",%progbits
 1236              		.align	1
 1237              		.global	i2c_stretch_scl_low_config
 1238              		.syntax unified
 1239              		.thumb
 1240              		.thumb_func
 1241              		.fpu softvfp
 1243              	i2c_stretch_scl_low_config:
 1244              	.LFB133:
 405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      whether to stretch SCL low when data is not ready in slave mode 
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  stretchpara:
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_SCLSTRETCH_ENABLE: enable SCL stretching
 412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_SCLSTRETCH_DISABLE: disable SCL stretching
 413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_stretch_scl_low_config(uint32_t i2c_periph, uint32_t stretchpara)
 417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1245              		.loc 1 417 1
 1246              		.cfi_startproc
 1247              		@ args = 0, pretend = 0, frame = 16
 1248              		@ frame_needed = 1, uses_anonymous_args = 0
 1249              		@ link register save eliminated.
 1250 0000 80B4     		push	{r7}
 1251              		.cfi_def_cfa_offset 4
 1252              		.cfi_offset 7, -4
 1253 0002 85B0     		sub	sp, sp, #20
 1254              		.cfi_def_cfa_offset 24
 1255 0004 00AF     		add	r7, sp, #0
 1256              		.cfi_def_cfa_register 7
 1257 0006 7860     		str	r0, [r7, #4]
 1258 0008 3960     		str	r1, [r7]
 418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* configure I2C SCL strerching */
 419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 1259              		.loc 1 419 14
 1260 000a 0023     		movs	r3, #0
 1261 000c FB60     		str	r3, [r7, #12]
 420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1262              		.loc 1 421 11
 1263 000e 7B68     		ldr	r3, [r7, #4]
 1264              		.loc 1 421 9
 1265 0010 1B68     		ldr	r3, [r3]
 1266 0012 FB60     		str	r3, [r7, #12]
 422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_SS); 
 1267              		.loc 1 422 9
 1268 0014 FB68     		ldr	r3, [r7, #12]
 1269 0016 23F08003 		bic	r3, r3, #128
 1270 001a FB60     		str	r3, [r7, #12]
 423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= stretchpara;
 1271              		.loc 1 423 9
 1272 001c FA68     		ldr	r2, [r7, #12]
 1273 001e 3B68     		ldr	r3, [r7]
 1274 0020 1343     		orrs	r3, r3, r2
 1275 0022 FB60     		str	r3, [r7, #12]
 424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1276              		.loc 1 424 5
 1277 0024 7B68     		ldr	r3, [r7, #4]
 1278              		.loc 1 424 26
 1279 0026 FA68     		ldr	r2, [r7, #12]
 1280 0028 1A60     		str	r2, [r3]
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1281              		.loc 1 425 1
 1282 002a 00BF     		nop
 1283 002c 1437     		adds	r7, r7, #20
 1284              		.cfi_def_cfa_offset 4
 1285 002e BD46     		mov	sp, r7
 1286              		.cfi_def_cfa_register 13
 1287              		@ sp needed
 1288 0030 80BC     		pop	{r7}
 1289              		.cfi_restore 7
 1290              		.cfi_def_cfa_offset 0
 1291 0032 7047     		bx	lr
 1292              		.cfi_endproc
 1293              	.LFE133:
 1295              		.section	.text.i2c_slave_response_to_gcall_config,"ax",%progbits
 1296              		.align	1
 1297              		.global	i2c_slave_response_to_gcall_config
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1301              		.fpu softvfp
 1303              	i2c_slave_response_to_gcall_config:
 1304              	.LFB134:
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      whether or not to response to a general call 
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  gcallpara:
 431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_GCEN_ENABLE: slave will response to a general call
 433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_GCEN_DISABLE: slave will not response to a general call
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_slave_response_to_gcall_config(uint32_t i2c_periph, uint32_t gcallpara)
 438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1305              		.loc 1 438 1
 1306              		.cfi_startproc
 1307              		@ args = 0, pretend = 0, frame = 16
 1308              		@ frame_needed = 1, uses_anonymous_args = 0
 1309              		@ link register save eliminated.
 1310 0000 80B4     		push	{r7}
 1311              		.cfi_def_cfa_offset 4
 1312              		.cfi_offset 7, -4
 1313 0002 85B0     		sub	sp, sp, #20
 1314              		.cfi_def_cfa_offset 24
 1315 0004 00AF     		add	r7, sp, #0
 1316              		.cfi_def_cfa_register 7
 1317 0006 7860     		str	r0, [r7, #4]
 1318 0008 3960     		str	r1, [r7]
 439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* configure slave response to a general call enable or disable */
 440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 1319              		.loc 1 440 14
 1320 000a 0023     		movs	r3, #0
 1321 000c FB60     		str	r3, [r7, #12]
 441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1322              		.loc 1 442 11
 1323 000e 7B68     		ldr	r3, [r7, #4]
 1324              		.loc 1 442 9
 1325 0010 1B68     		ldr	r3, [r3]
 1326 0012 FB60     		str	r3, [r7, #12]
 443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_GCEN); 
 1327              		.loc 1 443 9
 1328 0014 FB68     		ldr	r3, [r7, #12]
 1329 0016 23F04003 		bic	r3, r3, #64
 1330 001a FB60     		str	r3, [r7, #12]
 444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= gcallpara;
 1331              		.loc 1 444 9
 1332 001c FA68     		ldr	r2, [r7, #12]
 1333 001e 3B68     		ldr	r3, [r7]
 1334 0020 1343     		orrs	r3, r3, r2
 1335 0022 FB60     		str	r3, [r7, #12]
 445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1336              		.loc 1 445 5
 1337 0024 7B68     		ldr	r3, [r7, #4]
 1338              		.loc 1 445 26
 1339 0026 FA68     		ldr	r2, [r7, #12]
 1340 0028 1A60     		str	r2, [r3]
 446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1341              		.loc 1 446 1
 1342 002a 00BF     		nop
 1343 002c 1437     		adds	r7, r7, #20
 1344              		.cfi_def_cfa_offset 4
 1345 002e BD46     		mov	sp, r7
 1346              		.cfi_def_cfa_register 13
 1347              		@ sp needed
 1348 0030 80BC     		pop	{r7}
 1349              		.cfi_restore 7
 1350              		.cfi_def_cfa_offset 0
 1351 0032 7047     		bx	lr
 1352              		.cfi_endproc
 1353              	.LFE134:
 1355              		.section	.text.i2c_software_reset_config,"ax",%progbits
 1356              		.align	1
 1357              		.global	i2c_software_reset_config
 1358              		.syntax unified
 1359              		.thumb
 1360              		.thumb_func
 1361              		.fpu softvfp
 1363              	i2c_software_reset_config:
 1364              	.LFB135:
 447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure software reset of I2C
 450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  sreset:
 452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_SRESET_SET: I2C is under reset
 454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_SRESET_RESET: I2C is not under reset
 455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_software_reset_config(uint32_t i2c_periph, uint32_t sreset)
 459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1365              		.loc 1 459 1
 1366              		.cfi_startproc
 1367              		@ args = 0, pretend = 0, frame = 16
 1368              		@ frame_needed = 1, uses_anonymous_args = 0
 1369              		@ link register save eliminated.
 1370 0000 80B4     		push	{r7}
 1371              		.cfi_def_cfa_offset 4
 1372              		.cfi_offset 7, -4
 1373 0002 85B0     		sub	sp, sp, #20
 1374              		.cfi_def_cfa_offset 24
 1375 0004 00AF     		add	r7, sp, #0
 1376              		.cfi_def_cfa_register 7
 1377 0006 7860     		str	r0, [r7, #4]
 1378 0008 3960     		str	r1, [r7]
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* modify CTL0 and configure software reset I2C state */
 461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 1379              		.loc 1 461 14
 1380 000a 0023     		movs	r3, #0
 1381 000c FB60     		str	r3, [r7, #12]
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1382              		.loc 1 463 11
 1383 000e 7B68     		ldr	r3, [r7, #4]
 1384              		.loc 1 463 9
 1385 0010 1B68     		ldr	r3, [r3]
 1386 0012 FB60     		str	r3, [r7, #12]
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_SRESET); 
 1387              		.loc 1 464 9
 1388 0014 FB68     		ldr	r3, [r7, #12]
 1389 0016 23F40043 		bic	r3, r3, #32768
 1390 001a FB60     		str	r3, [r7, #12]
 465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= sreset;
 1391              		.loc 1 465 9
 1392 001c FA68     		ldr	r2, [r7, #12]
 1393 001e 3B68     		ldr	r3, [r7]
 1394 0020 1343     		orrs	r3, r3, r2
 1395 0022 FB60     		str	r3, [r7, #12]
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1396              		.loc 1 466 5
 1397 0024 7B68     		ldr	r3, [r7, #4]
 1398              		.loc 1 466 26
 1399 0026 FA68     		ldr	r2, [r7, #12]
 1400 0028 1A60     		str	r2, [r3]
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1401              		.loc 1 467 1
 1402 002a 00BF     		nop
 1403 002c 1437     		adds	r7, r7, #20
 1404              		.cfi_def_cfa_offset 4
 1405 002e BD46     		mov	sp, r7
 1406              		.cfi_def_cfa_register 13
 1407              		@ sp needed
 1408 0030 80BC     		pop	{r7}
 1409              		.cfi_restore 7
 1410              		.cfi_def_cfa_offset 0
 1411 0032 7047     		bx	lr
 1412              		.cfi_endproc
 1413              	.LFE135:
 1415              		.section	.text.i2c_pec_config,"ax",%progbits
 1416              		.align	1
 1417              		.global	i2c_pec_config
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1421              		.fpu softvfp
 1423              	i2c_pec_config:
 1424              	.LFB136:
 468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure I2C PEC calculation
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  pecpara:
 473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_PEC_ENABLE: PEC calculation on 
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_PEC_DISABLE: PEC calculation off 
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_pec_config(uint32_t i2c_periph, uint32_t pecstate)
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1425              		.loc 1 480 1
 1426              		.cfi_startproc
 1427              		@ args = 0, pretend = 0, frame = 16
 1428              		@ frame_needed = 1, uses_anonymous_args = 0
 1429              		@ link register save eliminated.
 1430 0000 80B4     		push	{r7}
 1431              		.cfi_def_cfa_offset 4
 1432              		.cfi_offset 7, -4
 1433 0002 85B0     		sub	sp, sp, #20
 1434              		.cfi_def_cfa_offset 24
 1435 0004 00AF     		add	r7, sp, #0
 1436              		.cfi_def_cfa_register 7
 1437 0006 7860     		str	r0, [r7, #4]
 1438 0008 3960     		str	r1, [r7]
 481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* on/off PEC calculation */
 482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 1439              		.loc 1 482 14
 1440 000a 0023     		movs	r3, #0
 1441 000c FB60     		str	r3, [r7, #12]
 483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1442              		.loc 1 484 11
 1443 000e 7B68     		ldr	r3, [r7, #4]
 1444              		.loc 1 484 9
 1445 0010 1B68     		ldr	r3, [r3]
 1446 0012 FB60     		str	r3, [r7, #12]
 485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_PECEN);
 1447              		.loc 1 485 9
 1448 0014 FB68     		ldr	r3, [r7, #12]
 1449 0016 23F02003 		bic	r3, r3, #32
 1450 001a FB60     		str	r3, [r7, #12]
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= pecstate;
 1451              		.loc 1 486 9
 1452 001c FA68     		ldr	r2, [r7, #12]
 1453 001e 3B68     		ldr	r3, [r7]
 1454 0020 1343     		orrs	r3, r3, r2
 1455 0022 FB60     		str	r3, [r7, #12]
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1456              		.loc 1 487 5
 1457 0024 7B68     		ldr	r3, [r7, #4]
 1458              		.loc 1 487 26
 1459 0026 FA68     		ldr	r2, [r7, #12]
 1460 0028 1A60     		str	r2, [r3]
 488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1461              		.loc 1 488 1
 1462 002a 00BF     		nop
 1463 002c 1437     		adds	r7, r7, #20
 1464              		.cfi_def_cfa_offset 4
 1465 002e BD46     		mov	sp, r7
 1466              		.cfi_def_cfa_register 13
 1467              		@ sp needed
 1468 0030 80BC     		pop	{r7}
 1469              		.cfi_restore 7
 1470              		.cfi_def_cfa_offset 0
 1471 0032 7047     		bx	lr
 1472              		.cfi_endproc
 1473              	.LFE136:
 1475              		.section	.text.i2c_pec_transfer_config,"ax",%progbits
 1476              		.align	1
 1477              		.global	i2c_pec_transfer_config
 1478              		.syntax unified
 1479              		.thumb
 1480              		.thumb_func
 1481              		.fpu softvfp
 1483              	i2c_pec_transfer_config:
 1484              	.LFB137:
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure whether to transfer PEC value
 492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  pecpara:
 494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_PECTRANS_ENABLE: transfer PEC 
 496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_PECTRANS_DISABLE: not transfer PEC 
 497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_pec_transfer_config(uint32_t i2c_periph, uint32_t pecpara)
 501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1485              		.loc 1 501 1
 1486              		.cfi_startproc
 1487              		@ args = 0, pretend = 0, frame = 16
 1488              		@ frame_needed = 1, uses_anonymous_args = 0
 1489              		@ link register save eliminated.
 1490 0000 80B4     		push	{r7}
 1491              		.cfi_def_cfa_offset 4
 1492              		.cfi_offset 7, -4
 1493 0002 85B0     		sub	sp, sp, #20
 1494              		.cfi_def_cfa_offset 24
 1495 0004 00AF     		add	r7, sp, #0
 1496              		.cfi_def_cfa_register 7
 1497 0006 7860     		str	r0, [r7, #4]
 1498 0008 3960     		str	r1, [r7]
 502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* whether to transfer PEC */
 503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 1499              		.loc 1 503 14
 1500 000a 0023     		movs	r3, #0
 1501 000c FB60     		str	r3, [r7, #12]
 504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1502              		.loc 1 505 11
 1503 000e 7B68     		ldr	r3, [r7, #4]
 1504              		.loc 1 505 9
 1505 0010 1B68     		ldr	r3, [r3]
 1506 0012 FB60     		str	r3, [r7, #12]
 506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_PECTRANS);
 1507              		.loc 1 506 9
 1508 0014 FB68     		ldr	r3, [r7, #12]
 1509 0016 23F48053 		bic	r3, r3, #4096
 1510 001a FB60     		str	r3, [r7, #12]
 507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= pecpara;
 1511              		.loc 1 507 9
 1512 001c FA68     		ldr	r2, [r7, #12]
 1513 001e 3B68     		ldr	r3, [r7]
 1514 0020 1343     		orrs	r3, r3, r2
 1515 0022 FB60     		str	r3, [r7, #12]
 508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1516              		.loc 1 508 5
 1517 0024 7B68     		ldr	r3, [r7, #4]
 1518              		.loc 1 508 26
 1519 0026 FA68     		ldr	r2, [r7, #12]
 1520 0028 1A60     		str	r2, [r3]
 509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1521              		.loc 1 509 1
 1522 002a 00BF     		nop
 1523 002c 1437     		adds	r7, r7, #20
 1524              		.cfi_def_cfa_offset 4
 1525 002e BD46     		mov	sp, r7
 1526              		.cfi_def_cfa_register 13
 1527              		@ sp needed
 1528 0030 80BC     		pop	{r7}
 1529              		.cfi_restore 7
 1530              		.cfi_def_cfa_offset 0
 1531 0032 7047     		bx	lr
 1532              		.cfi_endproc
 1533              	.LFE137:
 1535              		.section	.text.i2c_pec_value_get,"ax",%progbits
 1536              		.align	1
 1537              		.global	i2c_pec_value_get
 1538              		.syntax unified
 1539              		.thumb
 1540              		.thumb_func
 1541              		.fpu softvfp
 1543              	i2c_pec_value_get:
 1544              	.LFB138:
 510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      get packet error checking value 
 513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     PEC value
 516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** uint8_t i2c_pec_value_get(uint32_t i2c_periph)
 518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1545              		.loc 1 518 1
 1546              		.cfi_startproc
 1547              		@ args = 0, pretend = 0, frame = 8
 1548              		@ frame_needed = 1, uses_anonymous_args = 0
 1549              		@ link register save eliminated.
 1550 0000 80B4     		push	{r7}
 1551              		.cfi_def_cfa_offset 4
 1552              		.cfi_offset 7, -4
 1553 0002 83B0     		sub	sp, sp, #12
 1554              		.cfi_def_cfa_offset 16
 1555 0004 00AF     		add	r7, sp, #0
 1556              		.cfi_def_cfa_register 7
 1557 0006 7860     		str	r0, [r7, #4]
 519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     return (uint8_t)((I2C_STAT1(i2c_periph) & I2C_STAT1_PECV)>>STAT1_PECV_OFFSET);
 1558              		.loc 1 519 23
 1559 0008 7B68     		ldr	r3, [r7, #4]
 1560 000a 1833     		adds	r3, r3, #24
 1561 000c 1B68     		ldr	r3, [r3]
 1562              		.loc 1 519 62
 1563 000e 1B0A     		lsrs	r3, r3, #8
 1564              		.loc 1 519 12
 1565 0010 DBB2     		uxtb	r3, r3
 520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1566              		.loc 1 520 1
 1567 0012 1846     		mov	r0, r3
 1568 0014 0C37     		adds	r7, r7, #12
 1569              		.cfi_def_cfa_offset 4
 1570 0016 BD46     		mov	sp, r7
 1571              		.cfi_def_cfa_register 13
 1572              		@ sp needed
 1573 0018 80BC     		pop	{r7}
 1574              		.cfi_restore 7
 1575              		.cfi_def_cfa_offset 0
 1576 001a 7047     		bx	lr
 1577              		.cfi_endproc
 1578              	.LFE138:
 1580              		.section	.text.i2c_smbus_alert_config,"ax",%progbits
 1581              		.align	1
 1582              		.global	i2c_smbus_alert_config
 1583              		.syntax unified
 1584              		.thumb
 1585              		.thumb_func
 1586              		.fpu softvfp
 1588              	i2c_smbus_alert_config:
 1589              	.LFB139:
 521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure I2C alert through SMBA pin 
 524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  smbuspara:
 526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_SALTSEND_ENABLE: issue alert through SMBA pin 
 528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_SALTSEND_DISABLE: not issue alert through SMBA pin 
 529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_smbus_alert_config(uint32_t i2c_periph, uint32_t smbuspara)
 533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1590              		.loc 1 533 1
 1591              		.cfi_startproc
 1592              		@ args = 0, pretend = 0, frame = 16
 1593              		@ frame_needed = 1, uses_anonymous_args = 0
 1594              		@ link register save eliminated.
 1595 0000 80B4     		push	{r7}
 1596              		.cfi_def_cfa_offset 4
 1597              		.cfi_offset 7, -4
 1598 0002 85B0     		sub	sp, sp, #20
 1599              		.cfi_def_cfa_offset 24
 1600 0004 00AF     		add	r7, sp, #0
 1601              		.cfi_def_cfa_register 7
 1602 0006 7860     		str	r0, [r7, #4]
 1603 0008 3960     		str	r1, [r7]
 534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* issue alert through SMBA pin configure*/
 535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 1604              		.loc 1 535 14
 1605 000a 0023     		movs	r3, #0
 1606 000c FB60     		str	r3, [r7, #12]
 536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1607              		.loc 1 537 11
 1608 000e 7B68     		ldr	r3, [r7, #4]
 1609              		.loc 1 537 9
 1610 0010 1B68     		ldr	r3, [r3]
 1611 0012 FB60     		str	r3, [r7, #12]
 538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_SALT);
 1612              		.loc 1 538 9
 1613 0014 FB68     		ldr	r3, [r7, #12]
 1614 0016 23F40053 		bic	r3, r3, #8192
 1615 001a FB60     		str	r3, [r7, #12]
 539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= smbuspara;
 1616              		.loc 1 539 9
 1617 001c FA68     		ldr	r2, [r7, #12]
 1618 001e 3B68     		ldr	r3, [r7]
 1619 0020 1343     		orrs	r3, r3, r2
 1620 0022 FB60     		str	r3, [r7, #12]
 540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1621              		.loc 1 540 5
 1622 0024 7B68     		ldr	r3, [r7, #4]
 1623              		.loc 1 540 26
 1624 0026 FA68     		ldr	r2, [r7, #12]
 1625 0028 1A60     		str	r2, [r3]
 541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1626              		.loc 1 541 1
 1627 002a 00BF     		nop
 1628 002c 1437     		adds	r7, r7, #20
 1629              		.cfi_def_cfa_offset 4
 1630 002e BD46     		mov	sp, r7
 1631              		.cfi_def_cfa_register 13
 1632              		@ sp needed
 1633 0030 80BC     		pop	{r7}
 1634              		.cfi_restore 7
 1635              		.cfi_def_cfa_offset 0
 1636 0032 7047     		bx	lr
 1637              		.cfi_endproc
 1638              	.LFE139:
 1640              		.section	.text.i2c_smbus_arp_config,"ax",%progbits
 1641              		.align	1
 1642              		.global	i2c_smbus_arp_config
 1643              		.syntax unified
 1644              		.thumb
 1645              		.thumb_func
 1646              		.fpu softvfp
 1648              	i2c_smbus_arp_config:
 1649              	.LFB140:
 542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      configure I2C ARP protocol in SMBus
 545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  smbuspara:
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_ARP_ENABLE: enable ARP
 549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_ARP_DISABLE: disable ARP
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_smbus_arp_config(uint32_t i2c_periph, uint32_t arpstate)
 554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1650              		.loc 1 554 1
 1651              		.cfi_startproc
 1652              		@ args = 0, pretend = 0, frame = 16
 1653              		@ frame_needed = 1, uses_anonymous_args = 0
 1654              		@ link register save eliminated.
 1655 0000 80B4     		push	{r7}
 1656              		.cfi_def_cfa_offset 4
 1657              		.cfi_offset 7, -4
 1658 0002 85B0     		sub	sp, sp, #20
 1659              		.cfi_def_cfa_offset 24
 1660 0004 00AF     		add	r7, sp, #0
 1661              		.cfi_def_cfa_register 7
 1662 0006 7860     		str	r0, [r7, #4]
 1663 0008 3960     		str	r1, [r7]
 555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* enable or disable I2C ARP protocol*/
 556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t ctl = 0U;
 1664              		.loc 1 556 14
 1665 000a 0023     		movs	r3, #0
 1666 000c FB60     		str	r3, [r7, #12]
 557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1667              		.loc 1 558 11
 1668 000e 7B68     		ldr	r3, [r7, #4]
 1669              		.loc 1 558 9
 1670 0010 1B68     		ldr	r3, [r3]
 1671 0012 FB60     		str	r3, [r7, #12]
 559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl &= ~(I2C_CTL0_ARPEN);
 1672              		.loc 1 559 9
 1673 0014 FB68     		ldr	r3, [r7, #12]
 1674 0016 23F01003 		bic	r3, r3, #16
 1675 001a FB60     		str	r3, [r7, #12]
 560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     ctl |= arpstate;
 1676              		.loc 1 560 9
 1677 001c FA68     		ldr	r2, [r7, #12]
 1678 001e 3B68     		ldr	r3, [r7]
 1679 0020 1343     		orrs	r3, r3, r2
 1680 0022 FB60     		str	r3, [r7, #12]
 561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1681              		.loc 1 561 5
 1682 0024 7B68     		ldr	r3, [r7, #4]
 1683              		.loc 1 561 26
 1684 0026 FA68     		ldr	r2, [r7, #12]
 1685 0028 1A60     		str	r2, [r3]
 562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1686              		.loc 1 562 1
 1687 002a 00BF     		nop
 1688 002c 1437     		adds	r7, r7, #20
 1689              		.cfi_def_cfa_offset 4
 1690 002e BD46     		mov	sp, r7
 1691              		.cfi_def_cfa_register 13
 1692              		@ sp needed
 1693 0030 80BC     		pop	{r7}
 1694              		.cfi_restore 7
 1695              		.cfi_def_cfa_offset 0
 1696 0032 7047     		bx	lr
 1697              		.cfi_endproc
 1698              	.LFE140:
 1700              		.section	.text.i2c_flag_get,"ax",%progbits
 1701              		.align	1
 1702              		.global	i2c_flag_get
 1703              		.syntax unified
 1704              		.thumb
 1705              		.thumb_func
 1706              		.fpu softvfp
 1708              	i2c_flag_get:
 1709              	.LFB141:
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      get I2C flag status
 566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  flag: I2C flags, refer to i2c_flag_enum
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_SBSEND: start condition sent out in master mode 
 570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_ADDSEND: address is sent in master mode or received and matches in slave
 571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_BTC: byte transmission finishes
 572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_ADD10SEND: header of 10-bit address is sent in master mode
 573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_STPDET: stop condition detected in slave mode
 574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_RBNE: I2C_DATA is not empty during receiving
 575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_TBE: I2C_DATA is empty during transmitting
 576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_BERR: a bus error occurs indication a unexpected start or stop condition
 577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_LOSTARB: arbitration lost in master mode
 578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_AERR: acknowledge error
 579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_OUERR: overrun or underrun situation occurs in slave mode
 580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_PECERR: PEC error when receiving data
 581:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_SMBTO: timeout signal in SMBus mode
 582:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_SMBALT: SMBus alert status
 583:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_MASTER: a flag indicating whether I2C block is in master or slave mode
 584:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_I2CBSY: busy flag
 585:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_TRS: whether the I2C is a transmitter or a receiver
 586:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_RXGC: general call address (00h) received
 587:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_DEFSMB: default address of SMBus device
 588:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_HSTSMB: SMBus host header detected in slave mode
 589:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_FLAG_DUMOD: dual flag in slave mode indicating which address is matched in du
 590:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 591:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     FlagStatus: SET or RESET
 592:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 593:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** FlagStatus i2c_flag_get(uint32_t i2c_periph, i2c_flag_enum flag)
 594:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1710              		.loc 1 594 1
 1711              		.cfi_startproc
 1712              		@ args = 0, pretend = 0, frame = 8
 1713              		@ frame_needed = 1, uses_anonymous_args = 0
 1714              		@ link register save eliminated.
 1715 0000 80B4     		push	{r7}
 1716              		.cfi_def_cfa_offset 4
 1717              		.cfi_offset 7, -4
 1718 0002 83B0     		sub	sp, sp, #12
 1719              		.cfi_def_cfa_offset 16
 1720 0004 00AF     		add	r7, sp, #0
 1721              		.cfi_def_cfa_register 7
 1722 0006 7860     		str	r0, [r7, #4]
 1723 0008 0B46     		mov	r3, r1
 1724 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 595:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if(RESET != (I2C_REG_VAL(i2c_periph, flag) & BIT(I2C_BIT_POS(flag)))){
 1725              		.loc 1 595 18
 1726 000c 7B88     		ldrh	r3, [r7, #2]
 1727 000e 9B09     		lsrs	r3, r3, #6
 1728 0010 9BB2     		uxth	r3, r3
 1729 0012 1A46     		mov	r2, r3
 1730 0014 7B68     		ldr	r3, [r7, #4]
 1731 0016 1344     		add	r3, r3, r2
 1732 0018 1A68     		ldr	r2, [r3]
 1733              		.loc 1 595 50
 1734 001a 7B88     		ldrh	r3, [r7, #2]
 1735 001c 03F01F03 		and	r3, r3, #31
 1736              		.loc 1 595 14
 1737 0020 22FA03F3 		lsr	r3, r2, r3
 1738 0024 03F00103 		and	r3, r3, #1
 1739              		.loc 1 595 7
 1740 0028 002B     		cmp	r3, #0
 1741 002a 01D0     		beq	.L58
 596:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         return SET;
 1742              		.loc 1 596 16
 1743 002c 0123     		movs	r3, #1
 1744 002e 00E0     		b	.L59
 1745              	.L58:
 597:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }else{
 598:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         return RESET;
 1746              		.loc 1 598 16
 1747 0030 0023     		movs	r3, #0
 1748              	.L59:
 599:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 600:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1749              		.loc 1 600 1
 1750 0032 1846     		mov	r0, r3
 1751 0034 0C37     		adds	r7, r7, #12
 1752              		.cfi_def_cfa_offset 4
 1753 0036 BD46     		mov	sp, r7
 1754              		.cfi_def_cfa_register 13
 1755              		@ sp needed
 1756 0038 80BC     		pop	{r7}
 1757              		.cfi_restore 7
 1758              		.cfi_def_cfa_offset 0
 1759 003a 7047     		bx	lr
 1760              		.cfi_endproc
 1761              	.LFE141:
 1763              		.section	.text.i2c_flag_clear,"ax",%progbits
 1764              		.align	1
 1765              		.global	i2c_flag_clear
 1766              		.syntax unified
 1767              		.thumb
 1768              		.thumb_func
 1769              		.fpu softvfp
 1771              	i2c_flag_clear:
 1772              	.LFB142:
 601:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 602:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 603:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      clear I2C flag status
 604:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 605:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  flag: I2C flags, refer to i2c_flag_enum
 606:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 607:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg       I2C_FLAG_SMBALT: SMBus alert status
 608:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg       I2C_FLAG_SMBTO: timeout signal in SMBus mode
 609:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg       I2C_FLAG_PECERR: PEC error when receiving data
 610:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg       I2C_FLAG_OUERR: over-run or under-run situation occurs in slave mode    
 611:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg       I2C_FLAG_AERR: acknowledge error
 612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg       I2C_FLAG_LOSTARB: arbitration lost in master mode   
 613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg       I2C_FLAG_BERR: a bus error occurs indication a unexpected start or stop condition 
 614:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg       I2C_FLAG_ADDSEND: address is sent in master mode or received and matches in slave 
 615:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 616:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 617:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 618:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_flag_clear(uint32_t i2c_periph, i2c_flag_enum flag)
 619:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1773              		.loc 1 619 1
 1774              		.cfi_startproc
 1775              		@ args = 0, pretend = 0, frame = 8
 1776              		@ frame_needed = 1, uses_anonymous_args = 0
 1777              		@ link register save eliminated.
 1778 0000 80B4     		push	{r7}
 1779              		.cfi_def_cfa_offset 4
 1780              		.cfi_offset 7, -4
 1781 0002 83B0     		sub	sp, sp, #12
 1782              		.cfi_def_cfa_offset 16
 1783 0004 00AF     		add	r7, sp, #0
 1784              		.cfi_def_cfa_register 7
 1785 0006 7860     		str	r0, [r7, #4]
 1786 0008 0B46     		mov	r3, r1
 1787 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 620:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if(I2C_FLAG_ADDSEND == flag){
 1788              		.loc 1 620 7
 1789 000c 7B88     		ldrh	r3, [r7, #2]
 1790 000e 40F20152 		movw	r2, #1281
 1791 0012 9342     		cmp	r3, r2
 1792 0014 06D1     		bne	.L61
 621:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* read I2C_STAT0 and then read I2C_STAT1 to clear ADDSEND */
 622:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_STAT0(i2c_periph);
 1793              		.loc 1 622 9
 1794 0016 7B68     		ldr	r3, [r7, #4]
 1795 0018 1433     		adds	r3, r3, #20
 1796 001a 1B68     		ldr	r3, [r3]
 623:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_STAT1(i2c_periph);
 1797              		.loc 1 623 9
 1798 001c 7B68     		ldr	r3, [r7, #4]
 1799 001e 1833     		adds	r3, r3, #24
 1800 0020 1B68     		ldr	r3, [r3]
 624:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }else{
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_REG_VAL(i2c_periph, flag) &= ~BIT(I2C_BIT_POS(flag));
 626:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 627:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1801              		.loc 1 627 1
 1802 0022 15E0     		b	.L63
 1803              	.L61:
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 1804              		.loc 1 625 39
 1805 0024 7B88     		ldrh	r3, [r7, #2]
 1806 0026 9B09     		lsrs	r3, r3, #6
 1807 0028 9BB2     		uxth	r3, r3
 1808 002a 1A46     		mov	r2, r3
 1809 002c 7B68     		ldr	r3, [r7, #4]
 1810 002e 1344     		add	r3, r3, r2
 1811 0030 1A68     		ldr	r2, [r3]
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 1812              		.loc 1 625 43
 1813 0032 7B88     		ldrh	r3, [r7, #2]
 1814 0034 03F01F03 		and	r3, r3, #31
 1815 0038 0121     		movs	r1, #1
 1816 003a 01FA03F3 		lsl	r3, r1, r3
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 1817              		.loc 1 625 42
 1818 003e DB43     		mvns	r3, r3
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 1819              		.loc 1 625 39
 1820 0040 7988     		ldrh	r1, [r7, #2]
 1821 0042 8909     		lsrs	r1, r1, #6
 1822 0044 89B2     		uxth	r1, r1
 1823 0046 0846     		mov	r0, r1
 1824 0048 7968     		ldr	r1, [r7, #4]
 1825 004a 0144     		add	r1, r1, r0
 1826 004c 1340     		ands	r3, r3, r2
 1827 004e 0B60     		str	r3, [r1]
 1828              	.L63:
 1829              		.loc 1 627 1
 1830 0050 00BF     		nop
 1831 0052 0C37     		adds	r7, r7, #12
 1832              		.cfi_def_cfa_offset 4
 1833 0054 BD46     		mov	sp, r7
 1834              		.cfi_def_cfa_register 13
 1835              		@ sp needed
 1836 0056 80BC     		pop	{r7}
 1837              		.cfi_restore 7
 1838              		.cfi_def_cfa_offset 0
 1839 0058 7047     		bx	lr
 1840              		.cfi_endproc
 1841              	.LFE142:
 1843              		.section	.text.i2c_interrupt_enable,"ax",%progbits
 1844              		.align	1
 1845              		.global	i2c_interrupt_enable
 1846              		.syntax unified
 1847              		.thumb
 1848              		.thumb_func
 1849              		.fpu softvfp
 1851              	i2c_interrupt_enable:
 1852              	.LFB143:
 628:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 629:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 630:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      enable I2C interrupt
 631:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 632:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  interrupt: I2C interrupts, refer to i2c_interrupt_enum
 633:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_ERR: error interrupt
 635:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_EV: event interrupt
 636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_BUF: buffer interrupt
 637:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 639:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_interrupt_enable(uint32_t i2c_periph, i2c_interrupt_enum interrupt)
 641:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1853              		.loc 1 641 1
 1854              		.cfi_startproc
 1855              		@ args = 0, pretend = 0, frame = 8
 1856              		@ frame_needed = 1, uses_anonymous_args = 0
 1857              		@ link register save eliminated.
 1858 0000 80B4     		push	{r7}
 1859              		.cfi_def_cfa_offset 4
 1860              		.cfi_offset 7, -4
 1861 0002 83B0     		sub	sp, sp, #12
 1862              		.cfi_def_cfa_offset 16
 1863 0004 00AF     		add	r7, sp, #0
 1864              		.cfi_def_cfa_register 7
 1865 0006 7860     		str	r0, [r7, #4]
 1866 0008 0B46     		mov	r3, r1
 1867 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_REG_VAL(i2c_periph, interrupt) |= BIT(I2C_BIT_POS(interrupt));
 1868              		.loc 1 642 40
 1869 000c 7B88     		ldrh	r3, [r7, #2]
 1870 000e 9B09     		lsrs	r3, r3, #6
 1871 0010 9BB2     		uxth	r3, r3
 1872 0012 1A46     		mov	r2, r3
 1873 0014 7B68     		ldr	r3, [r7, #4]
 1874 0016 1344     		add	r3, r3, r2
 1875 0018 1A68     		ldr	r2, [r3]
 1876              		.loc 1 642 43
 1877 001a 7B88     		ldrh	r3, [r7, #2]
 1878 001c 03F01F03 		and	r3, r3, #31
 1879 0020 0121     		movs	r1, #1
 1880 0022 01FA03F3 		lsl	r3, r1, r3
 1881              		.loc 1 642 40
 1882 0026 7988     		ldrh	r1, [r7, #2]
 1883 0028 8909     		lsrs	r1, r1, #6
 1884 002a 89B2     		uxth	r1, r1
 1885 002c 0846     		mov	r0, r1
 1886 002e 7968     		ldr	r1, [r7, #4]
 1887 0030 0144     		add	r1, r1, r0
 1888 0032 1343     		orrs	r3, r3, r2
 1889 0034 0B60     		str	r3, [r1]
 643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1890              		.loc 1 643 1
 1891 0036 00BF     		nop
 1892 0038 0C37     		adds	r7, r7, #12
 1893              		.cfi_def_cfa_offset 4
 1894 003a BD46     		mov	sp, r7
 1895              		.cfi_def_cfa_register 13
 1896              		@ sp needed
 1897 003c 80BC     		pop	{r7}
 1898              		.cfi_restore 7
 1899              		.cfi_def_cfa_offset 0
 1900 003e 7047     		bx	lr
 1901              		.cfi_endproc
 1902              	.LFE143:
 1904              		.section	.text.i2c_interrupt_disable,"ax",%progbits
 1905              		.align	1
 1906              		.global	i2c_interrupt_disable
 1907              		.syntax unified
 1908              		.thumb
 1909              		.thumb_func
 1910              		.fpu softvfp
 1912              	i2c_interrupt_disable:
 1913              	.LFB144:
 644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 645:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      disable I2C interrupt
 647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  interrupt: I2C interrupts, refer to i2c_flag_enum
 649:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_ERR: error interrupt enable 
 651:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_EV: event interrupt enable 
 652:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_BUF: buffer interrupt enable
 653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 654:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 656:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_interrupt_disable(uint32_t i2c_periph, i2c_interrupt_enum interrupt)
 657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1914              		.loc 1 657 1
 1915              		.cfi_startproc
 1916              		@ args = 0, pretend = 0, frame = 8
 1917              		@ frame_needed = 1, uses_anonymous_args = 0
 1918              		@ link register save eliminated.
 1919 0000 80B4     		push	{r7}
 1920              		.cfi_def_cfa_offset 4
 1921              		.cfi_offset 7, -4
 1922 0002 83B0     		sub	sp, sp, #12
 1923              		.cfi_def_cfa_offset 16
 1924 0004 00AF     		add	r7, sp, #0
 1925              		.cfi_def_cfa_register 7
 1926 0006 7860     		str	r0, [r7, #4]
 1927 0008 0B46     		mov	r3, r1
 1928 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 658:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     I2C_REG_VAL(i2c_periph, interrupt) &= ~BIT(I2C_BIT_POS(interrupt));
 1929              		.loc 1 658 40
 1930 000c 7B88     		ldrh	r3, [r7, #2]
 1931 000e 9B09     		lsrs	r3, r3, #6
 1932 0010 9BB2     		uxth	r3, r3
 1933 0012 1A46     		mov	r2, r3
 1934 0014 7B68     		ldr	r3, [r7, #4]
 1935 0016 1344     		add	r3, r3, r2
 1936 0018 1A68     		ldr	r2, [r3]
 1937              		.loc 1 658 44
 1938 001a 7B88     		ldrh	r3, [r7, #2]
 1939 001c 03F01F03 		and	r3, r3, #31
 1940 0020 0121     		movs	r1, #1
 1941 0022 01FA03F3 		lsl	r3, r1, r3
 1942              		.loc 1 658 43
 1943 0026 DB43     		mvns	r3, r3
 1944              		.loc 1 658 40
 1945 0028 7988     		ldrh	r1, [r7, #2]
 1946 002a 8909     		lsrs	r1, r1, #6
 1947 002c 89B2     		uxth	r1, r1
 1948 002e 0846     		mov	r0, r1
 1949 0030 7968     		ldr	r1, [r7, #4]
 1950 0032 0144     		add	r1, r1, r0
 1951 0034 1340     		ands	r3, r3, r2
 1952 0036 0B60     		str	r3, [r1]
 659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 1953              		.loc 1 659 1
 1954 0038 00BF     		nop
 1955 003a 0C37     		adds	r7, r7, #12
 1956              		.cfi_def_cfa_offset 4
 1957 003c BD46     		mov	sp, r7
 1958              		.cfi_def_cfa_register 13
 1959              		@ sp needed
 1960 003e 80BC     		pop	{r7}
 1961              		.cfi_restore 7
 1962              		.cfi_def_cfa_offset 0
 1963 0040 7047     		bx	lr
 1964              		.cfi_endproc
 1965              	.LFE144:
 1967              		.section	.text.i2c_interrupt_flag_get,"ax",%progbits
 1968              		.align	1
 1969              		.global	i2c_interrupt_flag_get
 1970              		.syntax unified
 1971              		.thumb
 1972              		.thumb_func
 1973              		.fpu softvfp
 1975              	i2c_interrupt_flag_get:
 1976              	.LFB145:
 660:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 662:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      get I2C interrupt flag status
 663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 664:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  int_flag: I2C interrupt flags, refer to i2c_interrupt_flag_enum
 665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 666:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_SBSEND: start condition sent out in master mode interrupt flag
 667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_ADDSEND: address is sent in master mode or received and matches in s
 668:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_BTC: byte transmission finishes
 669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_ADD10SEND: header of 10-bit address is sent in master mode interrupt
 670:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_STPDET: etop condition detected in slave mode interrupt flag
 671:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_RBNE: I2C_DATA is not Empty during receiving interrupt flag
 672:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_TBE: I2C_DATA is empty during transmitting interrupt flag
 673:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_BERR: a bus error occurs indication a unexpected start or stop condi
 674:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_LOSTARB: arbitration lost in master mode interrupt flag
 675:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_AERR: acknowledge error interrupt flag
 676:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_OUERR: over-run or under-run situation occurs in slave mode interrup
 677:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_PECERR: PEC error when receiving data interrupt flag
 678:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_SMBTO: timeout signal in SMBus mode interrupt flag
 679:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_SMBALT: SMBus alert status interrupt flag
 680:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 681:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     FlagStatus: SET or RESET
 682:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 683:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** FlagStatus i2c_interrupt_flag_get(uint32_t i2c_periph, i2c_interrupt_flag_enum int_flag)
 684:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 1977              		.loc 1 684 1
 1978              		.cfi_startproc
 1979              		@ args = 0, pretend = 0, frame = 24
 1980              		@ frame_needed = 1, uses_anonymous_args = 0
 1981              		@ link register save eliminated.
 1982 0000 80B4     		push	{r7}
 1983              		.cfi_def_cfa_offset 4
 1984              		.cfi_offset 7, -4
 1985 0002 87B0     		sub	sp, sp, #28
 1986              		.cfi_def_cfa_offset 32
 1987 0004 00AF     		add	r7, sp, #0
 1988              		.cfi_def_cfa_register 7
 1989 0006 7860     		str	r0, [r7, #4]
 1990 0008 3960     		str	r1, [r7]
 685:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     uint32_t intenable = 0U, flagstatus = 0U, bufie;
 1991              		.loc 1 685 14
 1992 000a 0023     		movs	r3, #0
 1993 000c 7B61     		str	r3, [r7, #20]
 1994              		.loc 1 685 30
 1995 000e 0023     		movs	r3, #0
 1996 0010 3B61     		str	r3, [r7, #16]
 686:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* check BUFIE */
 688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     bufie = I2C_CTL1(i2c_periph)&I2C_CTL1_BUFIE;
 1997              		.loc 1 688 13
 1998 0012 7B68     		ldr	r3, [r7, #4]
 1999 0014 0433     		adds	r3, r3, #4
 2000 0016 1B68     		ldr	r3, [r3]
 2001              		.loc 1 688 11
 2002 0018 03F48063 		and	r3, r3, #1024
 2003 001c FB60     		str	r3, [r7, #12]
 689:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     
 690:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* get the interrupt enable bit status */
 691:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     intenable = (I2C_REG_VAL(i2c_periph, int_flag) & BIT(I2C_BIT_POS(int_flag)));
 2004              		.loc 1 691 18
 2005 001e 3B68     		ldr	r3, [r7]
 2006 0020 9B09     		lsrs	r3, r3, #6
 2007 0022 C3F30902 		ubfx	r2, r3, #0, #10
 2008 0026 7B68     		ldr	r3, [r7, #4]
 2009 0028 1344     		add	r3, r3, r2
 2010 002a 1A68     		ldr	r2, [r3]
 2011              		.loc 1 691 54
 2012 002c 3B68     		ldr	r3, [r7]
 2013 002e 03F01F03 		and	r3, r3, #31
 2014 0032 0121     		movs	r1, #1
 2015 0034 01FA03F3 		lsl	r3, r1, r3
 2016              		.loc 1 691 15
 2017 0038 1340     		ands	r3, r3, r2
 2018 003a 7B61     		str	r3, [r7, #20]
 692:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     /* get the corresponding flag bit status */
 693:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     flagstatus = (I2C_REG_VAL2(i2c_periph, int_flag) & BIT(I2C_BIT_POS2(int_flag)));
 2019              		.loc 1 693 19
 2020 003c 3B68     		ldr	r3, [r7]
 2021 003e 9A0D     		lsrs	r2, r3, #22
 2022 0040 7B68     		ldr	r3, [r7, #4]
 2023 0042 1344     		add	r3, r3, r2
 2024 0044 1A68     		ldr	r2, [r3]
 2025              		.loc 1 693 56
 2026 0046 3B68     		ldr	r3, [r7]
 2027 0048 1B0C     		lsrs	r3, r3, #16
 2028 004a 03F01F03 		and	r3, r3, #31
 2029 004e 0121     		movs	r1, #1
 2030 0050 01FA03F3 		lsl	r3, r1, r3
 2031              		.loc 1 693 16
 2032 0054 1340     		ands	r3, r3, r2
 2033 0056 3B61     		str	r3, [r7, #16]
 694:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 695:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if((I2C_INT_FLAG_RBNE == int_flag) || (I2C_INT_FLAG_TBE == int_flag)){
 2034              		.loc 1 695 7
 2035 0058 3B68     		ldr	r3, [r7]
 2036 005a 104A     		ldr	r2, .L72
 2037 005c 9342     		cmp	r3, r2
 2038 005e 03D0     		beq	.L67
 2039              		.loc 1 695 40 discriminator 1
 2040 0060 3B68     		ldr	r3, [r7]
 2041 0062 0F4A     		ldr	r2, .L72+4
 2042 0064 9342     		cmp	r3, r2
 2043 0066 0AD1     		bne	.L68
 2044              	.L67:
 696:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         if(intenable && bufie){
 2045              		.loc 1 696 11
 2046 0068 7B69     		ldr	r3, [r7, #20]
 2047 006a 002B     		cmp	r3, #0
 2048 006c 05D0     		beq	.L69
 2049              		.loc 1 696 22 discriminator 1
 2050 006e FB68     		ldr	r3, [r7, #12]
 2051 0070 002B     		cmp	r3, #0
 2052 0072 02D0     		beq	.L69
 697:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             intenable = 1U;                       
 2053              		.loc 1 697 23
 2054 0074 0123     		movs	r3, #1
 2055 0076 7B61     		str	r3, [r7, #20]
 2056 0078 01E0     		b	.L68
 2057              	.L69:
 698:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }else{
 699:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****             intenable = 0U;
 2058              		.loc 1 699 23
 2059 007a 0023     		movs	r3, #0
 2060 007c 7B61     		str	r3, [r7, #20]
 2061              	.L68:
 700:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         }
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if((0U != flagstatus) && (0U != intenable)){
 2062              		.loc 1 702 7
 2063 007e 3B69     		ldr	r3, [r7, #16]
 2064 0080 002B     		cmp	r3, #0
 2065 0082 04D0     		beq	.L70
 2066              		.loc 1 702 27 discriminator 1
 2067 0084 7B69     		ldr	r3, [r7, #20]
 2068 0086 002B     		cmp	r3, #0
 2069 0088 01D0     		beq	.L70
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         return SET;
 2070              		.loc 1 703 16
 2071 008a 0123     		movs	r3, #1
 2072 008c 00E0     		b	.L71
 2073              	.L70:
 704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }else{
 705:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         return RESET; 
 2074              		.loc 1 705 16
 2075 008e 0023     		movs	r3, #0
 2076              	.L71:
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 707:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 2077              		.loc 1 707 1
 2078 0090 1846     		mov	r0, r3
 2079 0092 1C37     		adds	r7, r7, #28
 2080              		.cfi_def_cfa_offset 4
 2081 0094 BD46     		mov	sp, r7
 2082              		.cfi_def_cfa_register 13
 2083              		@ sp needed
 2084 0096 80BC     		pop	{r7}
 2085              		.cfi_restore 7
 2086              		.cfi_def_cfa_offset 0
 2087 0098 7047     		bx	lr
 2088              	.L73:
 2089 009a 00BF     		.align	2
 2090              	.L72:
 2091 009c 09010605 		.word	84279561
 2092 00a0 09010705 		.word	84345097
 2093              		.cfi_endproc
 2094              	.LFE145:
 2096              		.section	.text.i2c_interrupt_flag_clear,"ax",%progbits
 2097              		.align	1
 2098              		.global	i2c_interrupt_flag_clear
 2099              		.syntax unified
 2100              		.thumb
 2101              		.thumb_func
 2102              		.fpu softvfp
 2104              	i2c_interrupt_flag_clear:
 2105              	.LFB146:
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** 
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** /*!
 710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \brief      clear I2C interrupt flag status 
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[in]  intflag: I2C interrupt flags, refer to i2c_interrupt_flag_enum
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****                 only one parameter can be selected which is shown as below:
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_ADDSEND: address is sent in master mode or received and matches in s
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_BERR: a bus error occurs indication a unexpected start or stop condi
 716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_LOSTARB: arbitration lost in master mode interrupt flag
 717:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_AERR: acknowledge error interrupt flag
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_OUERR: over-run or under-run situation occurs in slave mode interrup
 719:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_PECERR: PEC error when receiving data interrupt flag
 720:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_SMBTO: timeout signal in SMBus mode interrupt flag
 721:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****       \arg        I2C_INT_FLAG_SMBALT: SMBus alert status interrupt flag
 722:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \param[out] none
 723:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     \retval     none
 724:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** */
 725:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** void i2c_interrupt_flag_clear(uint32_t i2c_periph, i2c_interrupt_flag_enum int_flag)
 726:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** {
 2106              		.loc 1 726 1
 2107              		.cfi_startproc
 2108              		@ args = 0, pretend = 0, frame = 8
 2109              		@ frame_needed = 1, uses_anonymous_args = 0
 2110              		@ link register save eliminated.
 2111 0000 80B4     		push	{r7}
 2112              		.cfi_def_cfa_offset 4
 2113              		.cfi_offset 7, -4
 2114 0002 83B0     		sub	sp, sp, #12
 2115              		.cfi_def_cfa_offset 16
 2116 0004 00AF     		add	r7, sp, #0
 2117              		.cfi_def_cfa_register 7
 2118 0006 7860     		str	r0, [r7, #4]
 2119 0008 3960     		str	r1, [r7]
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     if(I2C_INT_FLAG_ADDSEND == int_flag){
 2120              		.loc 1 727 7
 2121 000a 3B68     		ldr	r3, [r7]
 2122 000c 0D4A     		ldr	r2, .L78
 2123 000e 9342     		cmp	r3, r2
 2124 0010 06D1     		bne	.L75
 728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         /* read I2C_STAT0 and then read I2C_STAT1 to clear ADDSEND */
 729:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_STAT0(i2c_periph);
 2125              		.loc 1 729 9
 2126 0012 7B68     		ldr	r3, [r7, #4]
 2127 0014 1433     		adds	r3, r3, #20
 2128 0016 1B68     		ldr	r3, [r3]
 730:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_STAT1(i2c_periph);
 2129              		.loc 1 730 9
 2130 0018 7B68     		ldr	r3, [r7, #4]
 2131 001a 1833     		adds	r3, r3, #24
 2132 001c 1B68     		ldr	r3, [r3]
 731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }else{
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****         I2C_REG_VAL2(i2c_periph, int_flag) = ~BIT(I2C_BIT_POS2(int_flag));
 733:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 734:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c **** }
 2133              		.loc 1 734 1
 2134 001e 0CE0     		b	.L77
 2135              	.L75:
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 2136              		.loc 1 732 47
 2137 0020 3B68     		ldr	r3, [r7]
 2138 0022 1B0C     		lsrs	r3, r3, #16
 2139 0024 03F01F03 		and	r3, r3, #31
 2140 0028 0122     		movs	r2, #1
 2141 002a 02FA03F3 		lsl	r3, r2, r3
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 2142              		.loc 1 732 9
 2143 002e 3A68     		ldr	r2, [r7]
 2144 0030 910D     		lsrs	r1, r2, #22
 2145 0032 7A68     		ldr	r2, [r7, #4]
 2146 0034 0A44     		add	r2, r2, r1
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 2147              		.loc 1 732 46
 2148 0036 DB43     		mvns	r3, r3
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_i2c.c ****     }
 2149              		.loc 1 732 44
 2150 0038 1360     		str	r3, [r2]
 2151              	.L77:
 2152              		.loc 1 734 1
 2153 003a 00BF     		nop
 2154 003c 0C37     		adds	r7, r7, #12
 2155              		.cfi_def_cfa_offset 4
 2156 003e BD46     		mov	sp, r7
 2157              		.cfi_def_cfa_register 13
 2158              		@ sp needed
 2159 0040 80BC     		pop	{r7}
 2160              		.cfi_restore 7
 2161              		.cfi_def_cfa_offset 0
 2162 0042 7047     		bx	lr
 2163              	.L79:
 2164              		.align	2
 2165              	.L78:
 2166 0044 09010105 		.word	83951881
 2167              		.cfi_endproc
 2168              	.LFE146:
 2170              		.text
 2171              	.Letext0:
 2172              		.file 2 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2173              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 2174              		.file 4 "../Firmware/CMSIS/core_cm4.h"
 2175              		.file 5 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 2176              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2177              		.file 7 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 2178              		.file 8 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_i2c.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_i2c.c
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:16     .text.i2c_deinit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:24     .text.i2c_deinit:00000000 i2c_deinit
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:81     .text.i2c_deinit:00000048 $d
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:87     .text.i2c_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:94     .text.i2c_clock_config:00000000 i2c_clock_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:429    .text.i2c_clock_config:00000204 $d
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:437    .text.i2c_mode_addr_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:444    .text.i2c_mode_addr_config:00000000 i2c_mode_addr_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:513    .text.i2c_smbus_type_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:520    .text.i2c_smbus_type_config:00000000 i2c_smbus_type_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:571    .text.i2c_ack_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:578    .text.i2c_ack_config:00000000 i2c_ack_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:631    .text.i2c_ackpos_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:638    .text.i2c_ackpos_config:00000000 i2c_ackpos_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:691    .text.i2c_master_addressing:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:698    .text.i2c_master_addressing:00000000 i2c_master_addressing
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:752    .text.i2c_dualaddr_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:759    .text.i2c_dualaddr_enable:00000000 i2c_dualaddr_enable
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:803    .text.i2c_dualaddr_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:810    .text.i2c_dualaddr_disable:00000000 i2c_dualaddr_disable
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:848    .text.i2c_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:855    .text.i2c_enable:00000000 i2c_enable
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:891    .text.i2c_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:898    .text.i2c_disable:00000000 i2c_disable
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:934    .text.i2c_start_on_bus:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:941    .text.i2c_start_on_bus:00000000 i2c_start_on_bus
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:977    .text.i2c_stop_on_bus:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:984    .text.i2c_stop_on_bus:00000000 i2c_stop_on_bus
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1020   .text.i2c_data_transmit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1027   .text.i2c_data_transmit:00000000 i2c_data_transmit
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1067   .text.i2c_data_receive:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1074   .text.i2c_data_receive:00000000 i2c_data_receive
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1110   .text.i2c_dma_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1117   .text.i2c_dma_config:00000000 i2c_dma_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1173   .text.i2c_dma_last_transfer_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1180   .text.i2c_dma_last_transfer_config:00000000 i2c_dma_last_transfer_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1236   .text.i2c_stretch_scl_low_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1243   .text.i2c_stretch_scl_low_config:00000000 i2c_stretch_scl_low_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1296   .text.i2c_slave_response_to_gcall_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1303   .text.i2c_slave_response_to_gcall_config:00000000 i2c_slave_response_to_gcall_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1356   .text.i2c_software_reset_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1363   .text.i2c_software_reset_config:00000000 i2c_software_reset_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1416   .text.i2c_pec_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1423   .text.i2c_pec_config:00000000 i2c_pec_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1476   .text.i2c_pec_transfer_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1483   .text.i2c_pec_transfer_config:00000000 i2c_pec_transfer_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1536   .text.i2c_pec_value_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1543   .text.i2c_pec_value_get:00000000 i2c_pec_value_get
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1581   .text.i2c_smbus_alert_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1588   .text.i2c_smbus_alert_config:00000000 i2c_smbus_alert_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1641   .text.i2c_smbus_arp_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1648   .text.i2c_smbus_arp_config:00000000 i2c_smbus_arp_config
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1701   .text.i2c_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1708   .text.i2c_flag_get:00000000 i2c_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1764   .text.i2c_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1771   .text.i2c_flag_clear:00000000 i2c_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1844   .text.i2c_interrupt_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1851   .text.i2c_interrupt_enable:00000000 i2c_interrupt_enable
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1905   .text.i2c_interrupt_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1912   .text.i2c_interrupt_disable:00000000 i2c_interrupt_disable
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1968   .text.i2c_interrupt_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:1975   .text.i2c_interrupt_flag_get:00000000 i2c_interrupt_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:2091   .text.i2c_interrupt_flag_get:0000009c $d
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:2097   .text.i2c_interrupt_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:2104   .text.i2c_interrupt_flag_clear:00000000 i2c_interrupt_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccyb1IVY.s:2166   .text.i2c_interrupt_flag_clear:00000044 $d
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_adc.h.36.124b47377c29d63ea85a6515ff99e7d0
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_timer.h.36.aa3a076608594e31d0be360d6248cd0c
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_i2c.h.41.4cc78767a9ec63622bec6826e63e6bec

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
