#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 12 22:04:49 2023
# Process ID: 1160
# Current directory: C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/vivado.log
# Journal file: C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar\vivado.jou
# Running On: 4SXLN73, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 16831 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
read_verilog: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 486.574 ; gain = 201.512
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/mult_gen_0/mult_gen_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/ip/mult_gen_0/mult_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/ip/mult_gen_0/ip/mult_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/mult_gen_1/mult_gen_1.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/ip/mult_gen_1/mult_gen_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/ip/mult_gen_1/ip/mult_gen_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21572
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/load_buffer.sv:45]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/load_buffer.sv:46]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/load_buffer.sv:47]
WARNING: [Synth 8-6901] identifier 'open_row' is used before its declaration [C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/load_buffer.sv:48]
WARNING: [Synth 8-6901] identifier 'issued_row' is used before its declaration [C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/load_buffer.sv:56]
WARNING: [Synth 8-6901] identifier 'memory_output' is used before its declaration [C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/memory_unit.sv:69]
ERROR: [Synth 8-36] 'a2_robix' is not declared [C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/register_file.sv:76]
INFO: [Synth 8-10285] module 'register_file' is ignored due to previous errors [C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/register_file.sv:80]
INFO: [Synth 8-9084] Verilog file 'C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/register_file.sv' ignored due to errors
Failed to read verilog 'C:/Users/Catherine Tang/Desktop/62050/riscalar/superscalar/hdl/register_file.sv'
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 6 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 22:05:38 2023...
