Flow report for logical_RTL
Fri Nov 03 14:22:02 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. EDA Netlist Writer Summary
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log
  9. Flow Messages
 10. Flow Suppressed Messages



+-------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                    ;
+---------------------------------------+---------------------------------------+
; EDA Netlist Writer Status             ; Successful - Fri Nov 03 14:22:02 2017 ;
; Revision Name                         ; logical_RTL                           ;
; Top-level Entity Name                 ; logical_RTL                           ;
; Family                                ; MAX 10                                ;
; Simulation Files Creation             ; Successful                            ;
; Board Signal Integrity Files Creation ; Successful                            ;
; Board Timing Analysis Files Creation  ; Successful                            ;
+---------------------------------------+---------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Fri Nov 03 14:22:02 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; logical_RTL                                 ;
; Top-level Entity Name              ; logical_RTL                                 ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M04SCE144I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,299 / 4,032 ( 57 % )                      ;
;     Total combinational functions  ; 1,636 / 4,032 ( 41 % )                      ;
;     Dedicated logic registers      ; 1,715 / 4,032 ( 43 % )                      ;
; Total registers                    ; 1715                                        ;
; Total pins                         ; 87 / 101 ( 86 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,456 / 193,536 ( 76 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 40 ( 0 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/03/2017 14:21:00 ;
; Main task         ; Compilation         ;
; Revision Name     ; logical_RTL         ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                       ;
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                                              ; Value                                                                                                 ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                                        ; 141812758374627.150969005909088                                                                       ; --            ; --          ; --                                ;
; EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL                       ; IBIS (Signal Integrity)                                                                               ; <None>        ; --          ; --                                ;
; EDA_BOARD_DESIGN_SYMBOL_TOOL                                 ; ViewDraw (Symbol)                                                                                     ; <None>        ; --          ; --                                ;
; EDA_BOARD_DESIGN_TIMING_TOOL                                 ; Stamp (Timing)                                                                                        ; <None>        ; --          ; --                                ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                              ; Custom                                                                                                ; <None>        ; --          ; --                                ;
; EDA_DESIGN_INSTANCE_NAME                                     ; NA                                                                                                    ; --            ; --          ; --                                ;
; EDA_FLATTEN_BUSES                                            ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                              ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT            ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT                   ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_INPUT_DATA_FORMAT                                        ; Verilog Hdl                                                                                           ; --            ; --          ; eda_design_synthesis              ;
; EDA_LAUNCH_CMD_LINE_TOOL                                     ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_MAINTAIN_DESIGN_HIERARCHY                                ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_NATIVELINK_GENERATE_SCRIPT_ONLY                          ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_NATIVELINK_PORTABLE_FILE_PATHS                           ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH                         ; logical_RTL                                                                                           ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                                       ; Stamp                                                                                                 ; --            ; --          ; eda_board_design_timing           ;
; EDA_OUTPUT_DATA_FORMAT                                       ; Verilog Hdl                                                                                           ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                                       ; Ibis                                                                                                  ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_OUTPUT_DATA_FORMAT                                       ; Viewdraw                                                                                              ; --            ; --          ; eda_board_design_symbol           ;
; EDA_RUN_TOOL_AUTOMATICALLY                                   ; Off                                                                                                   ; --            ; --          ; eda_simulation                    ;
; EDA_SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                                          ; ModelSim-Altera (Verilog)                                                                             ; <None>        ; --          ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS                                 ; TEST_BENCH_MODE                                                                                       ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                                          ; simulation/modelsim/logical_RTL.vt                                                                    ; --            ; --          ; --                                ;
; EDA_TEST_BENCH_MODULE_NAME                                   ; logical_RTL_simulation                                                                                ; --            ; --          ; --                                ;
; EDA_TEST_BENCH_NAME                                          ; logical_RTL                                                                                           ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_RUN_SIM_FOR                                   ; 1 us                                                                                                  ; --            ; --          ; --                                ;
; EDA_TIME_SCALE                                               ; 1 ps                                                                                                  ; --            ; --          ; eda_simulation                    ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS                            ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY               ; G:\verlog\logical_RTL\simulation                                                                      ; --            ; --          ; eda_simulation                    ;
; EDA_WRITER_DONT_WRITE_TOP_ENTITY                             ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; EDA_WRITE_DEVICE_CONTROL_PORTS                               ; On                                                                                                    ; --            ; --          ; eda_simulation                    ;
; ENABLE_SIGNALTAP                                             ; On                                                                                                    ; --            ; --          ; --                                ;
; FLOW_ENABLE_POWER_ANALYZER                                   ; On                                                                                                    ; Off           ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP                                       ; 100                                                                                                   ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP                                       ; -40                                                                                                   ; --            ; --          ; --                                ;
; PARTITION_COLOR                                              ; -- (Not supported for targeted family)                                                                ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL                          ; -- (Not supported for targeted family)                                                                ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE                                       ; -- (Not supported for targeted family)                                                                ; --            ; --          ; Top                               ;
; POWER_BOARD_THERMAL_MODEL                                    ; None (CONSERVATIVE)                                                                                   ; --            ; --          ; --                                ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE                           ; 12.5 %                                                                                                ; 12.5%         ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION                                ; No Heat Sink With Still Air                                                                           ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY                                     ; output_files                                                                                          ; --            ; --          ; --                                ;
; SLD_FILE                                                     ; db/stp1_auto_stripped.stp                                                                             ; --            ; --          ; --                                ;
; SLD_NODE_CREATOR_ID                                          ; 110                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_ENTITY_NAME                                         ; sld_signaltap                                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_RAM_BLOCK_TYPE=AUTO                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_NODE_INFO=805334528                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_POWER_UP_TRIGGER=0                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_STATE_FLOW_USE_GENERATED=0                                                                        ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_STATE_BITS=11                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_BUFFER_FULL_STOP=1                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_INCREMENTAL_ROUTING=1                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_IN_ENABLED=0                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_PIPELINE=0                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_COUNTER_PIPELINE=0                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_RAM_PIPELINE=5                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_LEVEL=2                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,basic,1,                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_SEGMENT_SIZE=16384                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_SAMPLE_DEPTH=16384                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_DATA_BITS=9                                                                                       ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_TRIGGER_BITS=9                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_STORAGE_QUALIFIER_BITS=9                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT                                ; SLD_INVERSION_MASK_LENGTH=82                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; USE_SIGNALTAP_FILE                                           ; output_files/stp1.stp                                                                                 ; --            ; --          ; --                                ;
; VCCA_USER_VOLTAGE                                            ; 3.3V                                                                                                  ; --            ; --          ; --                                ;
; VHDL_INPUT_VERSION                                           ; VHDL_2008                                                                                             ; VHDL_1993     ; --          ; --                                ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES                               ; Off                                                                                                   ; --            ; --          ; --                                ;
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:30     ; 1.0                     ; 737 MB              ; 00:00:59                           ;
; Fitter                    ; 00:00:10     ; 1.4                     ; 1467 MB             ; 00:00:15                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 572 MB              ; 00:00:02                           ;
; PowerPlay Power Analyzer  ; 00:00:03     ; 1.7                     ; 717 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.7                     ; 686 MB              ; 00:00:05                           ;
; EDA Netlist Writer        ; 00:00:07     ; 1.0                     ; 585 MB              ; 00:00:06                           ;
; Total                     ; 00:00:55     ; --                      ; --                  ; 00:01:32                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; PowerPlay Power Analyzer  ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-JO0FSK8  ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off logical_RTL -c logical_RTL
quartus_fit --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL
quartus_asm --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL
quartus_pow --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL
quartus_sta logical_RTL -c logical_RTL
quartus_eda --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL



