// Seed: 2148370122
module module_0 ();
  id_1(
      .id_0(id_2), .id_1(id_3)
  );
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    output wire id_7,
    input supply0 id_8,
    output tri1 id_9,
    input supply0 id_10
);
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    output wand  id_1
);
  logic [7:0] id_3 = id_3[1'b0];
  module_0 modCall_1 ();
endmodule
