read -sv run_verilog_mid/adder_32b_10_80_1b880827331bb4a5d31ce187dd2640c1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_80_1b880827331bb4a5d31ce187dd2640c1_yosys.v
