Ken Kennedy , John R. Allen, Optimizing compilers for modern architectures: a dependence-based approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
Benini, L., Bruni, D., Chinosi, M., Silvano, C., Zaccaria, V., and Zafalon, R. 2002. A framework for modeling and estimating the energy dissipation of VLIW-based embedded systems. Design Automation for Embedded Systems 7, 183--203.
A. Bona , M. Sami , D. Sciuto , V. Zaccaria , C. Silvano , R. Zafalon, Energy estimation and optimization of embedded VLIW processors based on instruction clustering, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514137]
David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
Lakshmi N. Chakrapani , John Gyllenhaal , Wen-mei W. Hwu , Scott A. Mahlke , Krishna V. Palem , Rodric M. Rabbah, Trimaran: an infrastructure for research in instruction-level parallelism, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.32-41, September 22-24, 2004, West Lafayette, IN[doi>10.1007/11532378_4]
Anantha P. Chandrakasan , William J. Bowhill , Frank Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE Press, 2000
Chang, C., Chen, C., and King, C. 1997. Using integer linear programming for instruction scheduling and register allocation in multi-issue processors. Computers Math. Applic. 34, 9, 1--14.
Yi-Shing Chang , Sandeep K. Gupta , Melvin A. Breuer, Analysis of Ground Bounce in Deep Sub-Micron Circuits, Proceedings of the 15th IEEE VLSI Test Symposium, p.110, April 27-May 01, 1997
Dhodapkar, A., Lim, C. H., and Cai, G. 2000. Tem2p2est: A thermal enabled multi-model power/performance estimator. In Proc. of Workshop on Power-Aware Computer Systems. 112--125.
El-Essawy, W. and Albonesi, D. 2004. Mitigating inductive noise in smt processors. In Proc. Int. Symp. on Low Power Electronics and Design.
Faraboschi, P., Fisher, J. A., and Young, C. 2001. Instruction scheduling for instruction level parallel processors. In Proceedings of the IEEE 89, 11 (Nov.), 1638--1659.
Dave Ayers, Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.7, February 02-06, 2002
Kim Hazelwood , David Brooks, Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013315]
Canturk Isci , Margaret Martonosi, Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.93, December 03-05, 2003
Russ Joseph , David Brooks , Margaret Martonosi, Control Techniques to Eliminate Voltage Emergencies in High Performance Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.79, February 08-12, 2003
Nathalie Julien , Johann Laurent , Eric Senn , Eric Martin, Power Consumption Modeling and Characterization of the TI C6201, IEEE Micro, v.23 n.5, p.40-49, September 2003[doi>10.1109/MM.2003.1240211]
Kathail, V., Schlansker, M. S., and Rau, B. R. 2001. Compiling for EPIC architectures. Proceedings of the IEEE 89, 11 (Nov.), 1676--1693.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Rainer Leupers , Peter Marwedel, Time-constrained code compaction for DSP's, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.112-122, March 1997[doi>10.1109/92.555991]
Radu Muresan , Catherine H. Gebotys, Current consumption dynamics at instruction and program level for aVLIWDSP processor, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500032]
Mondira Deb Pant , Pankaj Pant , D. Scott Wills , Vivek Tiwari, An architectural solution for the inductive noise problem due to clock-gating, Proceedings of the 1999 international symposium on Low power electronics and design, p.255-257, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313938]
Mondira Deb Pant , Pankaj Pant , D. Scott Wills , Vivek Tiwari, Inductive Noise Reduction at the Architectural Level, Proceedings of the 13th International Conference on VLSI Design, p.162, January 04-07, 2000
M. Pedram , Qing Wu, Battery-powered digital CMOS design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.5, p.601-607, October 2002[doi>10.1109/TVLSI.2002.801566]
Michael D. Powell , T. N. Vijaykumar, Pipeline damping: a microarchitectural technique to reduce inductive noise in supply voltage, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859628]
Michael D. Powell , T. N. Vijaykumar, Exploiting Resonant Behavior to Reduce Inductive Noise, Proceedings of the 31st annual international symposium on Computer architecture, p.288, June 19-23, 2004, München, Germany
Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors, Proceedings of the International Conference on Computer Design, p.328, October 05-05, 1998
Mariagiovanna Sami , Donatella Sciuto , Cristina Silvano , Vittorio Zaccaria, Power exploration for embedded VLIW architectures, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
M. Sami , D. Sciuto , C. Silvano , V. Zaccaria, An instruction-level energy model for embedded VLIW architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.9, p.998-1010, November 2006[doi>10.1109/TCAD.2002.801105]
Smith, L., Anderson, R., Forehand, D., Pelc, T., and Roy, T. 1999. Power distribution system design methodology and capacitor selection for modern CMOS technology. IEEE Transactions on Advanced Packaging 22, 3 (Aug.), 284--291.
Texas Instruments. 2000. TMS320C6000 CPU and instruction set reference guide. Reference Guide SPRS088E, Texas Instruments Inc. (Oct.)
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
Kent Wilken , Jack Liu , Mark Heffernan, Optimal instruction scheduling using integer programming, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.121-133, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349318]
Xiao, S. and Lai, E. M.-K. 2004. A branch and bound algorithm for power-aware instruction scheduling of VLIW architecture. In Proc. Workshop on Compilers and Tools for Constrained Embedded Syst. Washington DC.
Hongbo Yang , Guang R. Gao , Clement Leung, On achieving balanced power consumption in software pipelined loops, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581663]
Han-Saem Yun , Jihong Kim, Power-aware modulo scheduling for high-performance VLIW processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.40-45, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383091]
Vittorio Zaccaria , Donatella Sciuto , Cristina Silvano, Power Estimation and Optimization Methodologies for VLIW-Based Embedded Systems, Kluwer Academic Publishers, Norwell, MA, 2003
