# clk-divider-in-verilog
this is a simple clock divider code for verilog
