$date
	Thu Sep  1 15:10:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module example_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & r1 $end
$var wire 1 ' r2 $end
$var wire 1 ( r3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1&
1#
#20
1'
0&
1$
0#
#30
1(
0'
1%
0$
#40
0!
0(
0%
1"
#50
1!
1&
1#
#60
1'
0&
1$
0#
#70
1(
0'
1%
0$
#80
1'
1$
0"
#90
0!
0(
0'
0$
1#
#100
0%
1$
#110
1"
#120
1%
0$
#130
1!
1(
1'
1$
0#
#140
0!
0'
0(
1#
0"
#150
1"
#160
