{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 14:16:35 2010 " "Info: Processing started: Thu Jun 17 14:16:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conv_2D_SRAM_VGA_RS232 -c conv_2D_SRAM_VGA_RS232 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off conv_2D_SRAM_VGA_RS232 -c conv_2D_SRAM_VGA_RS232 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_2d_sram_vga_rs232.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file conv_2d_sram_vga_rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_2D_SRAM_VGA_RS232 " "Info: Found entity 1: conv_2D_SRAM_VGA_RS232" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Info: Found entity 1: hex_7seg" {  } { { "hex_7seg.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/hex_7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Info: Found entity 1: VgaAdapter" {  } { { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebufferram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file framebufferram.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBufferRam " "Info: Found entity 1: FrameBufferRam" {  } { { "FrameBufferRam.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/FrameBufferRam.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_screen.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file draw_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_screen " "Info: Found entity 1: draw_screen" {  } { { "draw_screen.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/draw_screen.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 draw_a_font " "Info: Found entity 2: draw_a_font" {  } { { "draw_screen.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/draw_screen.v" 783 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 rand_number_max_159 " "Info: Found entity 3: rand_number_max_159" {  } { { "draw_screen.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/draw_screen.v" 939 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 lfsr_8bit_output " "Info: Found entity 4: lfsr_8bit_output" {  } { { "draw_screen.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/draw_screen.v" 974 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 rand_number_max_119 " "Info: Found entity 5: rand_number_max_119" {  } { { "draw_screen.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/draw_screen.v" 1035 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 lfsr_7bit_output " "Info: Found entity 6: lfsr_7bit_output" {  } { { "draw_screen.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/draw_screen.v" 1084 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 lfsr_2bit_output " "Info: Found entity 7: lfsr_2bit_output" {  } { { "draw_screen.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/draw_screen.v" 1145 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "values_to_pixels.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file values_to_pixels.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelize_card_value " "Info: Found entity 1: pixelize_card_value" {  } { { "values_to_pixels.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/values_to_pixels.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pixelize_card_suit " "Info: Found entity 2: pixelize_card_suit" {  } { { "values_to_pixels.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/values_to_pixels.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 pixelize_hex_value " "Info: Found entity 3: pixelize_hex_value" {  } { { "values_to_pixels.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/values_to_pixels.v" 124 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_clk " "Info: Found entity 1: VGA_clk" {  } { { "VGA_clk.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_clk.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"rst\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tenMHz_clk conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"tenMHz_clk\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_r conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"vga_r\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_g conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"vga_g\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_b conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"vga_b\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_hs conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"vga_hs\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_vs conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"vga_vs\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_blank conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"vga_blank\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_sync conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"vga_sync\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_clk conv_2D_SRAM_VGA_RS232.v(403) " "Warning (10236): Verilog HDL Implicit Net warning at conv_2D_SRAM_VGA_RS232.v(403): created implicit net for \"VGA_clk\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "conv_2D_SRAM_VGA_RS232 " "Info: Elaborating entity \"conv_2D_SRAM_VGA_RS232\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_palette conv_2D_SRAM_VGA_RS232.v(304) " "Warning (10036): Verilog HDL or VHDL warning at conv_2D_SRAM_VGA_RS232.v(304): object \"red_palette\" assigned a value but never read" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_palette conv_2D_SRAM_VGA_RS232.v(305) " "Warning (10036): Verilog HDL or VHDL warning at conv_2D_SRAM_VGA_RS232.v(305): object \"green_palette\" assigned a value but never read" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_palette conv_2D_SRAM_VGA_RS232.v(306) " "Warning (10036): Verilog HDL or VHDL warning at conv_2D_SRAM_VGA_RS232.v(306): object \"blue_palette\" assigned a value but never read" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank_palette conv_2D_SRAM_VGA_RS232.v(307) " "Warning (10036): Verilog HDL or VHDL warning at conv_2D_SRAM_VGA_RS232.v(307): object \"blank_palette\" assigned a value but never read" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 conv_2D_SRAM_VGA_RS232.v(412) " "Warning (10230): Verilog HDL assignment warning at conv_2D_SRAM_VGA_RS232.v(412): truncated value with size 9 to match size of target (8)" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 conv_2D_SRAM_VGA_RS232.v(413) " "Warning (10230): Verilog HDL assignment warning at conv_2D_SRAM_VGA_RS232.v(413): truncated value with size 9 to match size of target (7)" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 conv_2D_SRAM_VGA_RS232.v(414) " "Warning (10230): Verilog HDL assignment warning at conv_2D_SRAM_VGA_RS232.v(414): truncated value with size 16 to match size of target (9)" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 conv_2D_SRAM_VGA_RS232.v(1033) " "Warning (10230): Verilog HDL assignment warning at conv_2D_SRAM_VGA_RS232.v(1033): truncated value with size 16 to match size of target (8)" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 conv_2D_SRAM_VGA_RS232.v(1038) " "Warning (10230): Verilog HDL assignment warning at conv_2D_SRAM_VGA_RS232.v(1038): truncated value with size 16 to match size of target (8)" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 conv_2D_SRAM_VGA_RS232.v(1043) " "Warning (10230): Verilog HDL assignment warning at conv_2D_SRAM_VGA_RS232.v(1043): truncated value with size 16 to match size of target (8)" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 conv_2D_SRAM_VGA_RS232.v(1048) " "Warning (10230): Verilog HDL assignment warning at conv_2D_SRAM_VGA_RS232.v(1048): truncated value with size 16 to match size of target (8)" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_data_valid conv_2D_SRAM_VGA_RS232.v(440) " "Warning (10240): Verilog HDL Always Construct warning at conv_2D_SRAM_VGA_RS232.v(440): inferring latch(es) for variable \"input_data_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 440 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG conv_2D_SRAM_VGA_RS232.v(154) " "Warning (10034): Output port \"LEDG\" at conv_2D_SRAM_VGA_RS232.v(154) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR conv_2D_SRAM_VGA_RS232.v(155) " "Warning (10034): Output port \"LEDR\" at conv_2D_SRAM_VGA_RS232.v(155) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR conv_2D_SRAM_VGA_RS232.v(164) " "Warning (10034): Output port \"DRAM_ADDR\" at conv_2D_SRAM_VGA_RS232.v(164) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR conv_2D_SRAM_VGA_RS232.v(177) " "Warning (10034): Output port \"FL_ADDR\" at conv_2D_SRAM_VGA_RS232.v(177) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR conv_2D_SRAM_VGA_RS232.v(192) " "Warning (10034): Output port \"OTG_ADDR\" at conv_2D_SRAM_VGA_RS232.v(192) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R conv_2D_SRAM_VGA_RS232.v(234) " "Warning (10034): Output port \"VGA_R\" at conv_2D_SRAM_VGA_RS232.v(234) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G conv_2D_SRAM_VGA_RS232.v(235) " "Warning (10034): Output port \"VGA_G\" at conv_2D_SRAM_VGA_RS232.v(235) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B conv_2D_SRAM_VGA_RS232.v(236) " "Warning (10034): Output port \"VGA_B\" at conv_2D_SRAM_VGA_RS232.v(236) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD conv_2D_SRAM_VGA_RS232.v(157) " "Warning (10034): Output port \"UART_TXD\" at conv_2D_SRAM_VGA_RS232.v(157) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD conv_2D_SRAM_VGA_RS232.v(160) " "Warning (10034): Output port \"IRDA_TXD\" at conv_2D_SRAM_VGA_RS232.v(160) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM conv_2D_SRAM_VGA_RS232.v(165) " "Warning (10034): Output port \"DRAM_LDQM\" at conv_2D_SRAM_VGA_RS232.v(165) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM conv_2D_SRAM_VGA_RS232.v(166) " "Warning (10034): Output port \"DRAM_UDQM\" at conv_2D_SRAM_VGA_RS232.v(166) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N conv_2D_SRAM_VGA_RS232.v(167) " "Warning (10034): Output port \"DRAM_WE_N\" at conv_2D_SRAM_VGA_RS232.v(167) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N conv_2D_SRAM_VGA_RS232.v(168) " "Warning (10034): Output port \"DRAM_CAS_N\" at conv_2D_SRAM_VGA_RS232.v(168) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N conv_2D_SRAM_VGA_RS232.v(169) " "Warning (10034): Output port \"DRAM_RAS_N\" at conv_2D_SRAM_VGA_RS232.v(169) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N conv_2D_SRAM_VGA_RS232.v(170) " "Warning (10034): Output port \"DRAM_CS_N\" at conv_2D_SRAM_VGA_RS232.v(170) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 conv_2D_SRAM_VGA_RS232.v(171) " "Warning (10034): Output port \"DRAM_BA_0\" at conv_2D_SRAM_VGA_RS232.v(171) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 conv_2D_SRAM_VGA_RS232.v(172) " "Warning (10034): Output port \"DRAM_BA_1\" at conv_2D_SRAM_VGA_RS232.v(172) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK conv_2D_SRAM_VGA_RS232.v(173) " "Warning (10034): Output port \"DRAM_CLK\" at conv_2D_SRAM_VGA_RS232.v(173) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE conv_2D_SRAM_VGA_RS232.v(174) " "Warning (10034): Output port \"DRAM_CKE\" at conv_2D_SRAM_VGA_RS232.v(174) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N conv_2D_SRAM_VGA_RS232.v(178) " "Warning (10034): Output port \"FL_WE_N\" at conv_2D_SRAM_VGA_RS232.v(178) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N conv_2D_SRAM_VGA_RS232.v(179) " "Warning (10034): Output port \"FL_RST_N\" at conv_2D_SRAM_VGA_RS232.v(179) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N conv_2D_SRAM_VGA_RS232.v(180) " "Warning (10034): Output port \"FL_OE_N\" at conv_2D_SRAM_VGA_RS232.v(180) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N conv_2D_SRAM_VGA_RS232.v(181) " "Warning (10034): Output port \"FL_CE_N\" at conv_2D_SRAM_VGA_RS232.v(181) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N conv_2D_SRAM_VGA_RS232.v(193) " "Warning (10034): Output port \"OTG_CS_N\" at conv_2D_SRAM_VGA_RS232.v(193) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N conv_2D_SRAM_VGA_RS232.v(194) " "Warning (10034): Output port \"OTG_RD_N\" at conv_2D_SRAM_VGA_RS232.v(194) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N conv_2D_SRAM_VGA_RS232.v(195) " "Warning (10034): Output port \"OTG_WR_N\" at conv_2D_SRAM_VGA_RS232.v(195) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N conv_2D_SRAM_VGA_RS232.v(196) " "Warning (10034): Output port \"OTG_RST_N\" at conv_2D_SRAM_VGA_RS232.v(196) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED conv_2D_SRAM_VGA_RS232.v(197) " "Warning (10034): Output port \"OTG_FSPEED\" at conv_2D_SRAM_VGA_RS232.v(197) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED conv_2D_SRAM_VGA_RS232.v(198) " "Warning (10034): Output port \"OTG_LSPEED\" at conv_2D_SRAM_VGA_RS232.v(198) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N conv_2D_SRAM_VGA_RS232.v(203) " "Warning (10034): Output port \"OTG_DACK0_N\" at conv_2D_SRAM_VGA_RS232.v(203) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N conv_2D_SRAM_VGA_RS232.v(204) " "Warning (10034): Output port \"OTG_DACK1_N\" at conv_2D_SRAM_VGA_RS232.v(204) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW conv_2D_SRAM_VGA_RS232.v(209) " "Warning (10034): Output port \"LCD_RW\" at conv_2D_SRAM_VGA_RS232.v(209) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN conv_2D_SRAM_VGA_RS232.v(210) " "Warning (10034): Output port \"LCD_EN\" at conv_2D_SRAM_VGA_RS232.v(210) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS conv_2D_SRAM_VGA_RS232.v(211) " "Warning (10034): Output port \"LCD_RS\" at conv_2D_SRAM_VGA_RS232.v(211) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK conv_2D_SRAM_VGA_RS232.v(216) " "Warning (10034): Output port \"SD_CLK\" at conv_2D_SRAM_VGA_RS232.v(216) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO conv_2D_SRAM_VGA_RS232.v(227) " "Warning (10034): Output port \"TDO\" at conv_2D_SRAM_VGA_RS232.v(227) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK conv_2D_SRAM_VGA_RS232.v(219) " "Warning (10034): Output port \"I2C_SCLK\" at conv_2D_SRAM_VGA_RS232.v(219) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK conv_2D_SRAM_VGA_RS232.v(229) " "Warning (10034): Output port \"VGA_CLK\" at conv_2D_SRAM_VGA_RS232.v(229) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS conv_2D_SRAM_VGA_RS232.v(230) " "Warning (10034): Output port \"VGA_HS\" at conv_2D_SRAM_VGA_RS232.v(230) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS conv_2D_SRAM_VGA_RS232.v(231) " "Warning (10034): Output port \"VGA_VS\" at conv_2D_SRAM_VGA_RS232.v(231) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK conv_2D_SRAM_VGA_RS232.v(232) " "Warning (10034): Output port \"VGA_BLANK\" at conv_2D_SRAM_VGA_RS232.v(232) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC conv_2D_SRAM_VGA_RS232.v(233) " "Warning (10034): Output port \"VGA_SYNC\" at conv_2D_SRAM_VGA_RS232.v(233) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD conv_2D_SRAM_VGA_RS232.v(239) " "Warning (10034): Output port \"ENET_CMD\" at conv_2D_SRAM_VGA_RS232.v(239) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N conv_2D_SRAM_VGA_RS232.v(240) " "Warning (10034): Output port \"ENET_CS_N\" at conv_2D_SRAM_VGA_RS232.v(240) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N conv_2D_SRAM_VGA_RS232.v(241) " "Warning (10034): Output port \"ENET_WR_N\" at conv_2D_SRAM_VGA_RS232.v(241) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N conv_2D_SRAM_VGA_RS232.v(242) " "Warning (10034): Output port \"ENET_RD_N\" at conv_2D_SRAM_VGA_RS232.v(242) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N conv_2D_SRAM_VGA_RS232.v(243) " "Warning (10034): Output port \"ENET_RST_N\" at conv_2D_SRAM_VGA_RS232.v(243) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK conv_2D_SRAM_VGA_RS232.v(245) " "Warning (10034): Output port \"ENET_CLK\" at conv_2D_SRAM_VGA_RS232.v(245) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT conv_2D_SRAM_VGA_RS232.v(250) " "Warning (10034): Output port \"AUD_DACDAT\" at conv_2D_SRAM_VGA_RS232.v(250) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK conv_2D_SRAM_VGA_RS232.v(252) " "Warning (10034): Output port \"AUD_XCK\" at conv_2D_SRAM_VGA_RS232.v(252) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET conv_2D_SRAM_VGA_RS232.v(257) " "Warning (10034): Output port \"TD_RESET\" at conv_2D_SRAM_VGA_RS232.v(257) has no driver" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data_valid conv_2D_SRAM_VGA_RS232.v(440) " "Info (10041): Inferred latch for \"input_data_valid\" at conv_2D_SRAM_VGA_RS232.v(440)" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 440 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:dsp7 " "Info: Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:dsp7\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "dsp7" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 371 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaAdapter VgaAdapter:inst " "Info: Elaborating entity \"VgaAdapter\" for hierarchy \"VgaAdapter:inst\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "inst" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VgaAdapter:inst\|altsyncram:frameBufferRam " "Info: Elaborating entity \"altsyncram\" for hierarchy \"VgaAdapter:inst\|altsyncram:frameBufferRam\"" {  } { { "VGA_Adapter.v" "frameBufferRam" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VgaAdapter:inst\|altsyncram:frameBufferRam " "Info: Elaborated megafunction instantiation \"VgaAdapter:inst\|altsyncram:frameBufferRam\"" {  } { { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VgaAdapter:inst\|altsyncram:frameBufferRam " "Info: Instantiated megafunction \"VgaAdapter:inst\|altsyncram:frameBufferRam\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Info: Parameter \"width_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info: Parameter \"widthad_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Info: Parameter \"widthad_b\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file display.mif " "Info: Parameter \"init_file\" = \"display.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ad1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ad1 " "Info: Found entity 1: altsyncram_8ad1" {  } { { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ad1 VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated " "Info: Elaborating entity \"altsyncram_8ad1\" for hierarchy \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_84o1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_84o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_84o1 " "Info: Found entity 1: altsyncram_84o1" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_84o1 VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1 " "Info: Elaborating entity \"altsyncram_84o1\" for hierarchy \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\"" {  } { { "db/altsyncram_8ad1.tdf" "altsyncram1" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 37 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/display.mif " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/display.mif -- setting all initial values to 0" {  } { { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|decode_9oa:decode3 " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|decode_9oa:decode3\"" {  } { { "db/altsyncram_84o1.tdf" "decode3" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|decode_9oa:decode_a " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|decode_9oa:decode_a\"" {  } { { "db/altsyncram_84o1.tdf" "decode_a" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qib " "Info: Found entity 1: mux_qib" {  } { { "db/mux_qib.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_qib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qib VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|mux_qib:mux5 " "Info: Elaborating entity \"mux_qib\" for hierarchy \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|mux_qib:mux5\"" {  } { { "db/altsyncram_84o1.tdf" "mux5" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_clk VGA_clk:tenMhzvlovk " "Info: Elaborating entity \"VGA_clk\" for hierarchy \"VGA_clk:tenMhzvlovk\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "tenMhzvlovk" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 407 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_clk:tenMhzvlovk\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\"" {  } { { "VGA_clk.v" "altpll_component" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_clk.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_clk:tenMhzvlovk\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\"" {  } { { "VGA_clk.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_clk.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_clk:tenMhzvlovk\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info: Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_clk " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_clk\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA_clk.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_clk.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_POST_FIT_TAP_IN_NON_INCREMENTAL_MODE" "auto_signaltap_0 " "Critical Warning: SignalTap II logic analyzer \"auto_signaltap_0\" can only tap post-fitting nodes in an incremental compilation.  The post-fitting taps will be considered pre-synthesis taps during regular compilation." {  } {  } 1 0 "SignalTap II logic analyzer \"%1!s!\" can only tap post-fitting nodes in an incremental compilation.  The post-fitting taps will be considered pre-synthesis taps during regular compilation." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ts3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1ts3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ts3 " "Info: Found entity 1: altsyncram_1ts3" {  } { { "db/altsyncram_1ts3.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_1ts3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Info: Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_aoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Info: Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_odi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcc " "Info: Found entity 1: cmpr_dcc" {  } { { "db/cmpr_dcc.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cmpr_dcc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Info: Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_02j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Info: Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_sbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a acq_trigger_in\[220\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\" to port \"acq_trigger_in\[220\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a acq_data_in\[220\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\" to port \"acq_data_in\[220\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b acq_trigger_in\[221\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\" to port \"acq_trigger_in\[221\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b acq_data_in\[221\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\" to port \"acq_data_in\[221\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a acq_trigger_in\[222\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\" to port \"acq_trigger_in\[222\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a acq_data_in\[222\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\" to port \"acq_data_in\[222\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|xCounter acq_trigger_in\[223\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|xCounter\" to port \"acq_trigger_in\[223\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|xCounter acq_data_in\[223\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|xCounter\" to port \"acq_data_in\[223\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|yCounter acq_trigger_in\[224\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|yCounter\" to port \"acq_trigger_in\[224\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|yCounter acq_data_in\[224\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|yCounter\" to port \"acq_data_in\[224\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|col acq_trigger_in\[225\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|col\" to port \"acq_trigger_in\[225\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|col acq_data_in\[225\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|col\" to port \"acq_data_in\[225\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|flipped_kernel.data_a acq_trigger_in\[226\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|flipped_kernel.data_a\" to port \"acq_trigger_in\[226\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|flipped_kernel.data_a acq_data_in\[226\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|flipped_kernel.data_a\" to port \"acq_data_in\[226\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|flipped_kernel.waddr_a acq_trigger_in\[227\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|flipped_kernel.waddr_a\" to port \"acq_trigger_in\[227\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|flipped_kernel.waddr_a acq_data_in\[227\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|flipped_kernel.waddr_a\" to port \"acq_data_in\[227\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|in acq_trigger_in\[228\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|in\" to port \"acq_trigger_in\[228\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|in acq_data_in\[228\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|in\" to port \"acq_data_in\[228\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|mem_out acq_trigger_in\[229\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|mem_out\" to port \"acq_trigger_in\[229\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|mem_out acq_data_in\[229\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|mem_out\" to port \"acq_data_in\[229\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|pause acq_trigger_in\[230\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|pause\" to port \"acq_trigger_in\[230\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|pause acq_data_in\[230\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|pause\" to port \"acq_data_in\[230\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|row acq_trigger_in\[231\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|row\" to port \"acq_trigger_in\[231\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|row acq_data_in\[231\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|row\" to port \"acq_data_in\[231\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|spot acq_trigger_in\[232\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|spot\" to port \"acq_trigger_in\[232\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|spot acq_data_in\[232\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|spot\" to port \"acq_data_in\[232\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum acq_trigger_in\[233\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum\" to port \"acq_trigger_in\[233\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum acq_data_in\[233\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum\" to port \"acq_data_in\[233\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum0 acq_trigger_in\[234\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum0\" to port \"acq_trigger_in\[234\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum0 acq_data_in\[234\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum0\" to port \"acq_data_in\[234\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum1 acq_trigger_in\[235\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum1\" to port \"acq_trigger_in\[235\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum1 acq_data_in\[235\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum1\" to port \"acq_data_in\[235\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum2 acq_trigger_in\[236\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum2\" to port \"acq_trigger_in\[236\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum2 acq_data_in\[236\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum2\" to port \"acq_data_in\[236\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum3 acq_trigger_in\[237\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum3\" to port \"acq_trigger_in\[237\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum3 acq_data_in\[237\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum3\" to port \"acq_data_in\[237\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum4 acq_trigger_in\[238\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum4\" to port \"acq_trigger_in\[238\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum4 acq_data_in\[238\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum4\" to port \"acq_data_in\[238\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum5 acq_trigger_in\[239\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum5\" to port \"acq_trigger_in\[239\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum5 acq_data_in\[239\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum5\" to port \"acq_data_in\[239\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum6 acq_trigger_in\[240\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum6\" to port \"acq_trigger_in\[240\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum6 acq_data_in\[240\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum6\" to port \"acq_data_in\[240\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum7 acq_trigger_in\[241\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum7\" to port \"acq_trigger_in\[241\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum7 acq_data_in\[241\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum7\" to port \"acq_data_in\[241\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum_count acq_trigger_in\[242\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum_count\" to port \"acq_trigger_in\[242\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|sum_count acq_data_in\[242\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|sum_count\" to port \"acq_data_in\[242\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|test_count acq_trigger_in\[243\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|test_count\" to port \"acq_trigger_in\[243\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "conv_2D_SRAM_VGA_RS232\|test_count acq_data_in\[243\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"conv_2D_SRAM_VGA_RS232\|test_count\" to port \"acq_data_in\[243\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[0\] acq_trigger_in\[362\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[0\]\" to port \"acq_trigger_in\[362\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[0\] acq_data_in\[362\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[0\]\" to port \"acq_data_in\[362\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[10\] acq_trigger_in\[363\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[10\]\" to port \"acq_trigger_in\[363\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[10\] acq_data_in\[363\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[10\]\" to port \"acq_data_in\[363\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[1\] acq_trigger_in\[364\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[1\]\" to port \"acq_trigger_in\[364\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[1\] acq_data_in\[364\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[1\]\" to port \"acq_data_in\[364\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[2\] acq_trigger_in\[365\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[2\]\" to port \"acq_trigger_in\[365\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[2\] acq_data_in\[365\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[2\]\" to port \"acq_data_in\[365\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[3\] acq_trigger_in\[366\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[3\]\" to port \"acq_trigger_in\[366\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[3\] acq_data_in\[366\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[3\]\" to port \"acq_data_in\[366\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[4\] acq_trigger_in\[367\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[4\]\" to port \"acq_trigger_in\[367\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[4\] acq_data_in\[367\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[4\]\" to port \"acq_data_in\[367\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[5\] acq_trigger_in\[368\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[5\]\" to port \"acq_trigger_in\[368\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[5\] acq_data_in\[368\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[5\]\" to port \"acq_data_in\[368\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[6\] acq_trigger_in\[369\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[6\]\" to port \"acq_trigger_in\[369\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[6\] acq_data_in\[369\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[6\]\" to port \"acq_data_in\[369\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[7\] acq_trigger_in\[370\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[7\]\" to port \"acq_trigger_in\[370\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[7\] acq_data_in\[370\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[7\]\" to port \"acq_data_in\[370\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[8\] acq_trigger_in\[371\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[8\]\" to port \"acq_trigger_in\[371\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[8\] acq_data_in\[371\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[8\]\" to port \"acq_data_in\[371\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[9\] acq_trigger_in\[372\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[9\]\" to port \"acq_trigger_in\[372\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|H_Cont\[9\] acq_data_in\[372\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|H_Cont\[9\]\" to port \"acq_data_in\[372\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[0\] acq_trigger_in\[373\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[0\]\" to port \"acq_trigger_in\[373\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[0\] acq_data_in\[373\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[0\]\" to port \"acq_data_in\[373\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[10\] acq_trigger_in\[374\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[10\]\" to port \"acq_trigger_in\[374\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[10\] acq_data_in\[374\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[10\]\" to port \"acq_data_in\[374\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[1\] acq_trigger_in\[375\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[1\]\" to port \"acq_trigger_in\[375\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[1\] acq_data_in\[375\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[1\]\" to port \"acq_data_in\[375\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[2\] acq_trigger_in\[376\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[2\]\" to port \"acq_trigger_in\[376\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[2\] acq_data_in\[376\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[2\]\" to port \"acq_data_in\[376\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[3\] acq_trigger_in\[377\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[3\]\" to port \"acq_trigger_in\[377\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[3\] acq_data_in\[377\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[3\]\" to port \"acq_data_in\[377\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[4\] acq_trigger_in\[378\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[4\]\" to port \"acq_trigger_in\[378\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[4\] acq_data_in\[378\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[4\]\" to port \"acq_data_in\[378\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[5\] acq_trigger_in\[379\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[5\]\" to port \"acq_trigger_in\[379\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[5\] acq_data_in\[379\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[5\]\" to port \"acq_data_in\[379\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[6\] acq_trigger_in\[380\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[6\]\" to port \"acq_trigger_in\[380\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[6\] acq_data_in\[380\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[6\]\" to port \"acq_data_in\[380\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[7\] acq_trigger_in\[381\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[7\]\" to port \"acq_trigger_in\[381\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[7\] acq_data_in\[381\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[7\]\" to port \"acq_data_in\[381\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[8\] acq_trigger_in\[382\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[8\]\" to port \"acq_trigger_in\[382\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[8\] acq_data_in\[382\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[8\]\" to port \"acq_data_in\[382\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[9\] acq_trigger_in\[383\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[9\]\" to port \"acq_trigger_in\[383\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|V_Cont\[9\] acq_data_in\[383\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|V_Cont\[9\]\" to port \"acq_data_in\[383\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|oVGA_HS acq_trigger_in\[384\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|oVGA_HS\" to port \"acq_trigger_in\[384\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|oVGA_HS acq_data_in\[384\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|oVGA_HS\" to port \"acq_data_in\[384\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|oVGA_VS acq_trigger_in\[385\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|oVGA_VS\" to port \"acq_trigger_in\[385\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "VGA_Adapter:inst\|oVGA_VS acq_data_in\[385\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"VGA_Adapter:inst\|oVGA_VS\" to port \"acq_data_in\[385\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "~ASDO~ acq_trigger_in\[460\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"~ASDO~\" to port \"acq_trigger_in\[460\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "~ASDO~ acq_data_in\[460\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"~ASDO~\" to port \"acq_data_in\[460\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "~LVDS150p/nCEO~ acq_trigger_in\[461\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"~LVDS150p/nCEO~\" to port \"acq_trigger_in\[461\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "~LVDS150p/nCEO~ acq_data_in\[461\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"~LVDS150p/nCEO~\" to port \"acq_data_in\[461\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "~nCSO~ acq_trigger_in\[462\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"~nCSO~\" to port \"acq_trigger_in\[462\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Critical Warning" "WSGN_TAP_SOURCE_DOES_NOT_EXIST" "~nCSO~ acq_data_in\[462\] auto_signaltap_0 " "Critical Warning: Can't connect pre-synthesis signal \"~nCSO~\" to port \"acq_data_in\[462\]\" on SignalTap II instance \"auto_signaltap_0\" because the signal does not exist in the pre-synthesis netlist" {  } {  } 1 0 "Can't connect pre-synthesis signal \"%1!s!\" to port \"%2!s!\" on SignalTap II instance \"%3!s!\" because the signal does not exist in the pre-synthesis netlist" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_BLANK1 acq_trigger_in\[0\] " "Info: Source node \"VgaAdapter:inst\|VGA_BLANK1\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "VGA_Adapter.v" "VGA_BLANK1" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 205 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_BLANK1 acq_data_in\[0\] " "Info: Source node \"VgaAdapter:inst\|VGA_BLANK1\" connects to port \"acq_data_in\[0\]\"" {  } { { "VGA_Adapter.v" "VGA_BLANK1" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 205 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_BLANK~reg0 acq_trigger_in\[1\] " "Info: Source node \"VgaAdapter:inst\|VGA_BLANK~reg0\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "VGA_Adapter.v" "VGA_BLANK~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 207 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_BLANK~reg0 acq_data_in\[1\] " "Info: Source node \"VgaAdapter:inst\|VGA_BLANK~reg0\" connects to port \"acq_data_in\[1\]\"" {  } { { "VGA_Adapter.v" "VGA_BLANK~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 207 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_HS1 acq_trigger_in\[2\] " "Info: Source node \"VgaAdapter:inst\|VGA_HS1\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "VGA_Adapter.v" "VGA_HS1" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 203 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_HS1 acq_data_in\[2\] " "Info: Source node \"VgaAdapter:inst\|VGA_HS1\" connects to port \"acq_data_in\[2\]\"" {  } { { "VGA_Adapter.v" "VGA_HS1" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 203 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_HS~reg0 acq_trigger_in\[3\] " "Info: Source node \"VgaAdapter:inst\|VGA_HS~reg0\" connects to port \"acq_trigger_in\[3\]\"" {  } { { "VGA_Adapter.v" "VGA_HS~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 207 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_HS~reg0 acq_data_in\[3\] " "Info: Source node \"VgaAdapter:inst\|VGA_HS~reg0\" connects to port \"acq_data_in\[3\]\"" {  } { { "VGA_Adapter.v" "VGA_HS~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 207 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_VS1 acq_trigger_in\[4\] " "Info: Source node \"VgaAdapter:inst\|VGA_VS1\" connects to port \"acq_trigger_in\[4\]\"" {  } { { "VGA_Adapter.v" "VGA_VS1" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 204 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_VS1 acq_data_in\[4\] " "Info: Source node \"VgaAdapter:inst\|VGA_VS1\" connects to port \"acq_data_in\[4\]\"" {  } { { "VGA_Adapter.v" "VGA_VS1" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 204 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_VS~reg0 acq_trigger_in\[5\] " "Info: Source node \"VgaAdapter:inst\|VGA_VS~reg0\" connects to port \"acq_trigger_in\[5\]\"" {  } { { "VGA_Adapter.v" "VGA_VS~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 207 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|VGA_VS~reg0 acq_data_in\[5\] " "Info: Source node \"VgaAdapter:inst\|VGA_VS~reg0\" connects to port \"acq_data_in\[5\]\"" {  } { { "VGA_Adapter.v" "VGA_VS~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 207 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[0\] acq_trigger_in\[6\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[0\]\" connects to port \"acq_trigger_in\[6\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_a\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 46 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[0\] acq_data_in\[6\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[0\]\" connects to port \"acq_data_in\[6\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_a\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 46 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[1\] acq_trigger_in\[7\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[1\]\" connects to port \"acq_trigger_in\[7\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_a\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 46 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[1\] acq_data_in\[7\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[1\]\" connects to port \"acq_data_in\[7\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_a\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 46 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[2\] acq_trigger_in\[8\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[2\]\" connects to port \"acq_trigger_in\[8\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_a\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 46 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[2\] acq_data_in\[8\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_a\[2\]\" connects to port \"acq_data_in\[8\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_a\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 46 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[0\] acq_trigger_in\[9\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[0\]\" connects to port \"acq_trigger_in\[9\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_b\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 47 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[0\] acq_data_in\[9\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[0\]\" connects to port \"acq_data_in\[9\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_b\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 47 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[1\] acq_trigger_in\[10\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[1\]\" connects to port \"acq_trigger_in\[10\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_b\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 47 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[1\] acq_data_in\[10\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[1\]\" connects to port \"acq_data_in\[10\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_b\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 47 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[2\] acq_trigger_in\[11\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[2\]\" connects to port \"acq_trigger_in\[11\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_b\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 47 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[2\] acq_data_in\[11\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|address_reg_b\[2\]\" connects to port \"acq_data_in\[11\]\"" {  } { { "db/altsyncram_84o1.tdf" "address_reg_b\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 47 15 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[0\] acq_trigger_in\[12\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[0\]\" connects to port \"acq_trigger_in\[12\]\"" {  } { { "db/altsyncram_84o1.tdf" "out_address_reg_a\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 48 19 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[0\] acq_data_in\[12\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[0\]\" connects to port \"acq_data_in\[12\]\"" {  } { { "db/altsyncram_84o1.tdf" "out_address_reg_a\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 48 19 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[1\] acq_trigger_in\[13\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[1\]\" connects to port \"acq_trigger_in\[13\]\"" {  } { { "db/altsyncram_84o1.tdf" "out_address_reg_a\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 48 19 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[1\] acq_data_in\[13\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[1\]\" connects to port \"acq_data_in\[13\]\"" {  } { { "db/altsyncram_84o1.tdf" "out_address_reg_a\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 48 19 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[2\] acq_trigger_in\[14\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[2\]\" connects to port \"acq_trigger_in\[14\]\"" {  } { { "db/altsyncram_84o1.tdf" "out_address_reg_a\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 48 19 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[2\] acq_data_in\[14\] " "Info: Source node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|out_address_reg_a\[2\]\" connects to port \"acq_data_in\[14\]\"" {  } { { "db/altsyncram_84o1.tdf" "out_address_reg_a\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 48 19 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[0\] acq_trigger_in\[15\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[0\]\" connects to port \"acq_trigger_in\[15\]\"" {  } { { "VGA_Adapter.v" "xCounter\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[0\] acq_data_in\[15\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[0\]\" connects to port \"acq_data_in\[15\]\"" {  } { { "VGA_Adapter.v" "xCounter\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[1\] acq_trigger_in\[16\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[1\]\" connects to port \"acq_trigger_in\[16\]\"" {  } { { "VGA_Adapter.v" "xCounter\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[1\] acq_data_in\[16\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[1\]\" connects to port \"acq_data_in\[16\]\"" {  } { { "VGA_Adapter.v" "xCounter\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[2\] acq_trigger_in\[17\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[2\]\" connects to port \"acq_trigger_in\[17\]\"" {  } { { "VGA_Adapter.v" "xCounter\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[2\] acq_data_in\[17\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[2\]\" connects to port \"acq_data_in\[17\]\"" {  } { { "VGA_Adapter.v" "xCounter\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[3\] acq_trigger_in\[18\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[3\]\" connects to port \"acq_trigger_in\[18\]\"" {  } { { "VGA_Adapter.v" "xCounter\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[3\] acq_data_in\[18\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[3\]\" connects to port \"acq_data_in\[18\]\"" {  } { { "VGA_Adapter.v" "xCounter\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[4\] acq_trigger_in\[19\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[4\]\" connects to port \"acq_trigger_in\[19\]\"" {  } { { "VGA_Adapter.v" "xCounter\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[4\] acq_data_in\[19\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[4\]\" connects to port \"acq_data_in\[19\]\"" {  } { { "VGA_Adapter.v" "xCounter\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[5\] acq_trigger_in\[20\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[5\]\" connects to port \"acq_trigger_in\[20\]\"" {  } { { "VGA_Adapter.v" "xCounter\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[5\] acq_data_in\[20\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[5\]\" connects to port \"acq_data_in\[20\]\"" {  } { { "VGA_Adapter.v" "xCounter\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[6\] acq_trigger_in\[21\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[6\]\" connects to port \"acq_trigger_in\[21\]\"" {  } { { "VGA_Adapter.v" "xCounter\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[6\] acq_data_in\[21\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[6\]\" connects to port \"acq_data_in\[21\]\"" {  } { { "VGA_Adapter.v" "xCounter\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[7\] acq_trigger_in\[22\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[7\]\" connects to port \"acq_trigger_in\[22\]\"" {  } { { "VGA_Adapter.v" "xCounter\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[7\] acq_data_in\[22\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[7\]\" connects to port \"acq_data_in\[22\]\"" {  } { { "VGA_Adapter.v" "xCounter\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[8\] acq_trigger_in\[23\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[8\]\" connects to port \"acq_trigger_in\[23\]\"" {  } { { "VGA_Adapter.v" "xCounter\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[8\] acq_data_in\[23\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[8\]\" connects to port \"acq_data_in\[23\]\"" {  } { { "VGA_Adapter.v" "xCounter\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[9\] acq_trigger_in\[24\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[9\]\" connects to port \"acq_trigger_in\[24\]\"" {  } { { "VGA_Adapter.v" "xCounter\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|xCounter\[9\] acq_data_in\[24\] " "Info: Source node \"VgaAdapter:inst\|xCounter\[9\]\" connects to port \"acq_data_in\[24\]\"" {  } { { "VGA_Adapter.v" "xCounter\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[0\] acq_trigger_in\[25\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[0\]\" connects to port \"acq_trigger_in\[25\]\"" {  } { { "VGA_Adapter.v" "yCounter\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[0\] acq_data_in\[25\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[0\]\" connects to port \"acq_data_in\[25\]\"" {  } { { "VGA_Adapter.v" "yCounter\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[1\] acq_trigger_in\[26\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[1\]\" connects to port \"acq_trigger_in\[26\]\"" {  } { { "VGA_Adapter.v" "yCounter\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[1\] acq_data_in\[26\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[1\]\" connects to port \"acq_data_in\[26\]\"" {  } { { "VGA_Adapter.v" "yCounter\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[2\] acq_trigger_in\[27\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[2\]\" connects to port \"acq_trigger_in\[27\]\"" {  } { { "VGA_Adapter.v" "yCounter\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[2\] acq_data_in\[27\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[2\]\" connects to port \"acq_data_in\[27\]\"" {  } { { "VGA_Adapter.v" "yCounter\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[3\] acq_trigger_in\[28\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[3\]\" connects to port \"acq_trigger_in\[28\]\"" {  } { { "VGA_Adapter.v" "yCounter\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[3\] acq_data_in\[28\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[3\]\" connects to port \"acq_data_in\[28\]\"" {  } { { "VGA_Adapter.v" "yCounter\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[4\] acq_trigger_in\[29\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[4\]\" connects to port \"acq_trigger_in\[29\]\"" {  } { { "VGA_Adapter.v" "yCounter\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[4\] acq_data_in\[29\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[4\]\" connects to port \"acq_data_in\[29\]\"" {  } { { "VGA_Adapter.v" "yCounter\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[5\] acq_trigger_in\[30\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[5\]\" connects to port \"acq_trigger_in\[30\]\"" {  } { { "VGA_Adapter.v" "yCounter\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[5\] acq_data_in\[30\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[5\]\" connects to port \"acq_data_in\[30\]\"" {  } { { "VGA_Adapter.v" "yCounter\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[6\] acq_trigger_in\[31\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[6\]\" connects to port \"acq_trigger_in\[31\]\"" {  } { { "VGA_Adapter.v" "yCounter\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[6\] acq_data_in\[31\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[6\]\" connects to port \"acq_data_in\[31\]\"" {  } { { "VGA_Adapter.v" "yCounter\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[7\] acq_trigger_in\[32\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[7\]\" connects to port \"acq_trigger_in\[32\]\"" {  } { { "VGA_Adapter.v" "yCounter\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[7\] acq_data_in\[32\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[7\]\" connects to port \"acq_data_in\[32\]\"" {  } { { "VGA_Adapter.v" "yCounter\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[8\] acq_trigger_in\[33\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[8\]\" connects to port \"acq_trigger_in\[33\]\"" {  } { { "VGA_Adapter.v" "yCounter\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[8\] acq_data_in\[33\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[8\]\" connects to port \"acq_data_in\[33\]\"" {  } { { "VGA_Adapter.v" "yCounter\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[9\] acq_trigger_in\[34\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[9\]\" connects to port \"acq_trigger_in\[34\]\"" {  } { { "VGA_Adapter.v" "yCounter\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VgaAdapter:inst\|yCounter\[9\] acq_data_in\[34\] " "Info: Source node \"VgaAdapter:inst\|yCounter\[9\]\" connects to port \"acq_data_in\[34\]\"" {  } { { "VGA_Adapter.v" "yCounter\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[0\] acq_trigger_in\[35\] " "Info: Source node \"col\[0\]\" connects to port \"acq_trigger_in\[35\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[0\] acq_data_in\[35\] " "Info: Source node \"col\[0\]\" connects to port \"acq_data_in\[35\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[1\] acq_trigger_in\[36\] " "Info: Source node \"col\[1\]\" connects to port \"acq_trigger_in\[36\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[1\] acq_data_in\[36\] " "Info: Source node \"col\[1\]\" connects to port \"acq_data_in\[36\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[2\] acq_trigger_in\[37\] " "Info: Source node \"col\[2\]\" connects to port \"acq_trigger_in\[37\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[2\] acq_data_in\[37\] " "Info: Source node \"col\[2\]\" connects to port \"acq_data_in\[37\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[3\] acq_trigger_in\[38\] " "Info: Source node \"col\[3\]\" connects to port \"acq_trigger_in\[38\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[3\] acq_data_in\[38\] " "Info: Source node \"col\[3\]\" connects to port \"acq_data_in\[38\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[4\] acq_trigger_in\[39\] " "Info: Source node \"col\[4\]\" connects to port \"acq_trigger_in\[39\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[4\] acq_data_in\[39\] " "Info: Source node \"col\[4\]\" connects to port \"acq_data_in\[39\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[5\] acq_trigger_in\[40\] " "Info: Source node \"col\[5\]\" connects to port \"acq_trigger_in\[40\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[5\] acq_data_in\[40\] " "Info: Source node \"col\[5\]\" connects to port \"acq_data_in\[40\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[6\] acq_trigger_in\[41\] " "Info: Source node \"col\[6\]\" connects to port \"acq_trigger_in\[41\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[6\] acq_data_in\[41\] " "Info: Source node \"col\[6\]\" connects to port \"acq_data_in\[41\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[7\] acq_trigger_in\[42\] " "Info: Source node \"col\[7\]\" connects to port \"acq_trigger_in\[42\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[7\] acq_data_in\[42\] " "Info: Source node \"col\[7\]\" connects to port \"acq_data_in\[42\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[8\] acq_trigger_in\[43\] " "Info: Source node \"col\[8\]\" connects to port \"acq_trigger_in\[43\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "col\[8\] acq_data_in\[43\] " "Info: Source node \"col\[8\]\" connects to port \"acq_data_in\[43\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "col\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "convolution_matrix acq_trigger_in\[44\] " "Info: Source node \"convolution_matrix\" connects to port \"acq_trigger_in\[44\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "convolution_matrix" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 301 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "convolution_matrix acq_data_in\[44\] " "Info: Source node \"convolution_matrix\" connects to port \"acq_data_in\[44\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "convolution_matrix" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 301 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "convolve acq_trigger_in\[45\] " "Info: Source node \"convolve\" connects to port \"acq_trigger_in\[45\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "convolve" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 323 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "convolve acq_data_in\[45\] " "Info: Source node \"convolve\" connects to port \"acq_data_in\[45\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "convolve" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 323 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[0\] acq_trigger_in\[46\] " "Info: Source node \"flipped_kernel.data_a\[0\]\" connects to port \"acq_trigger_in\[46\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[0\] acq_data_in\[46\] " "Info: Source node \"flipped_kernel.data_a\[0\]\" connects to port \"acq_data_in\[46\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[10\] acq_trigger_in\[47\] " "Info: Source node \"flipped_kernel.data_a\[10\]\" connects to port \"acq_trigger_in\[47\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[10\] acq_data_in\[47\] " "Info: Source node \"flipped_kernel.data_a\[10\]\" connects to port \"acq_data_in\[47\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[11\] acq_trigger_in\[48\] " "Info: Source node \"flipped_kernel.data_a\[11\]\" connects to port \"acq_trigger_in\[48\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[11\] acq_data_in\[48\] " "Info: Source node \"flipped_kernel.data_a\[11\]\" connects to port \"acq_data_in\[48\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[12\] acq_trigger_in\[49\] " "Info: Source node \"flipped_kernel.data_a\[12\]\" connects to port \"acq_trigger_in\[49\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[12\] acq_data_in\[49\] " "Info: Source node \"flipped_kernel.data_a\[12\]\" connects to port \"acq_data_in\[49\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[13\] acq_trigger_in\[50\] " "Info: Source node \"flipped_kernel.data_a\[13\]\" connects to port \"acq_trigger_in\[50\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[13\] acq_data_in\[50\] " "Info: Source node \"flipped_kernel.data_a\[13\]\" connects to port \"acq_data_in\[50\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[14\] acq_trigger_in\[51\] " "Info: Source node \"flipped_kernel.data_a\[14\]\" connects to port \"acq_trigger_in\[51\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[14\] acq_data_in\[51\] " "Info: Source node \"flipped_kernel.data_a\[14\]\" connects to port \"acq_data_in\[51\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[15\] acq_trigger_in\[52\] " "Info: Source node \"flipped_kernel.data_a\[15\]\" connects to port \"acq_trigger_in\[52\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[15\] acq_data_in\[52\] " "Info: Source node \"flipped_kernel.data_a\[15\]\" connects to port \"acq_data_in\[52\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[1\] acq_trigger_in\[53\] " "Info: Source node \"flipped_kernel.data_a\[1\]\" connects to port \"acq_trigger_in\[53\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[1\] acq_data_in\[53\] " "Info: Source node \"flipped_kernel.data_a\[1\]\" connects to port \"acq_data_in\[53\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[2\] acq_trigger_in\[54\] " "Info: Source node \"flipped_kernel.data_a\[2\]\" connects to port \"acq_trigger_in\[54\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[2\] acq_data_in\[54\] " "Info: Source node \"flipped_kernel.data_a\[2\]\" connects to port \"acq_data_in\[54\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[3\] acq_trigger_in\[55\] " "Info: Source node \"flipped_kernel.data_a\[3\]\" connects to port \"acq_trigger_in\[55\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[3\] acq_data_in\[55\] " "Info: Source node \"flipped_kernel.data_a\[3\]\" connects to port \"acq_data_in\[55\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[4\] acq_trigger_in\[56\] " "Info: Source node \"flipped_kernel.data_a\[4\]\" connects to port \"acq_trigger_in\[56\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[4\] acq_data_in\[56\] " "Info: Source node \"flipped_kernel.data_a\[4\]\" connects to port \"acq_data_in\[56\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[5\] acq_trigger_in\[57\] " "Info: Source node \"flipped_kernel.data_a\[5\]\" connects to port \"acq_trigger_in\[57\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[5\] acq_data_in\[57\] " "Info: Source node \"flipped_kernel.data_a\[5\]\" connects to port \"acq_data_in\[57\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[6\] acq_trigger_in\[58\] " "Info: Source node \"flipped_kernel.data_a\[6\]\" connects to port \"acq_trigger_in\[58\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[6\] acq_data_in\[58\] " "Info: Source node \"flipped_kernel.data_a\[6\]\" connects to port \"acq_data_in\[58\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[7\] acq_trigger_in\[59\] " "Info: Source node \"flipped_kernel.data_a\[7\]\" connects to port \"acq_trigger_in\[59\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[7\] acq_data_in\[59\] " "Info: Source node \"flipped_kernel.data_a\[7\]\" connects to port \"acq_data_in\[59\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[8\] acq_trigger_in\[60\] " "Info: Source node \"flipped_kernel.data_a\[8\]\" connects to port \"acq_trigger_in\[60\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[8\] acq_data_in\[60\] " "Info: Source node \"flipped_kernel.data_a\[8\]\" connects to port \"acq_data_in\[60\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[9\] acq_trigger_in\[61\] " "Info: Source node \"flipped_kernel.data_a\[9\]\" connects to port \"acq_trigger_in\[61\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.data_a\[9\] acq_data_in\[61\] " "Info: Source node \"flipped_kernel.data_a\[9\]\" connects to port \"acq_data_in\[61\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.data_a\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[0\] acq_trigger_in\[62\] " "Info: Source node \"flipped_kernel.waddr_a\[0\]\" connects to port \"acq_trigger_in\[62\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[0\] acq_data_in\[62\] " "Info: Source node \"flipped_kernel.waddr_a\[0\]\" connects to port \"acq_data_in\[62\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[1\] acq_trigger_in\[63\] " "Info: Source node \"flipped_kernel.waddr_a\[1\]\" connects to port \"acq_trigger_in\[63\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[1\] acq_data_in\[63\] " "Info: Source node \"flipped_kernel.waddr_a\[1\]\" connects to port \"acq_data_in\[63\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[2\] acq_trigger_in\[64\] " "Info: Source node \"flipped_kernel.waddr_a\[2\]\" connects to port \"acq_trigger_in\[64\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[2\] acq_data_in\[64\] " "Info: Source node \"flipped_kernel.waddr_a\[2\]\" connects to port \"acq_data_in\[64\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[3\] acq_trigger_in\[65\] " "Info: Source node \"flipped_kernel.waddr_a\[3\]\" connects to port \"acq_trigger_in\[65\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[3\] acq_data_in\[65\] " "Info: Source node \"flipped_kernel.waddr_a\[3\]\" connects to port \"acq_data_in\[65\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[4\] acq_trigger_in\[66\] " "Info: Source node \"flipped_kernel.waddr_a\[4\]\" connects to port \"acq_trigger_in\[66\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.waddr_a\[4\] acq_data_in\[66\] " "Info: Source node \"flipped_kernel.waddr_a\[4\]\" connects to port \"acq_data_in\[66\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.waddr_a\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.we_a acq_trigger_in\[67\] " "Info: Source node \"flipped_kernel.we_a\" connects to port \"acq_trigger_in\[67\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.we_a" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "flipped_kernel.we_a acq_data_in\[67\] " "Info: Source node \"flipped_kernel.we_a\" connects to port \"acq_data_in\[67\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel.we_a" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[0\] acq_trigger_in\[68\] " "Info: Source node \"in\[0\]\" connects to port \"acq_trigger_in\[68\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[0\] acq_data_in\[68\] " "Info: Source node \"in\[0\]\" connects to port \"acq_data_in\[68\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[10\] acq_trigger_in\[69\] " "Info: Source node \"in\[10\]\" connects to port \"acq_trigger_in\[69\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[10\] acq_data_in\[69\] " "Info: Source node \"in\[10\]\" connects to port \"acq_data_in\[69\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[11\] acq_trigger_in\[70\] " "Info: Source node \"in\[11\]\" connects to port \"acq_trigger_in\[70\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[11\] acq_data_in\[70\] " "Info: Source node \"in\[11\]\" connects to port \"acq_data_in\[70\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[12\] acq_trigger_in\[71\] " "Info: Source node \"in\[12\]\" connects to port \"acq_trigger_in\[71\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[12\] acq_data_in\[71\] " "Info: Source node \"in\[12\]\" connects to port \"acq_data_in\[71\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[13\] acq_trigger_in\[72\] " "Info: Source node \"in\[13\]\" connects to port \"acq_trigger_in\[72\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[13\] acq_data_in\[72\] " "Info: Source node \"in\[13\]\" connects to port \"acq_data_in\[72\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[14\] acq_trigger_in\[73\] " "Info: Source node \"in\[14\]\" connects to port \"acq_trigger_in\[73\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[14\] acq_data_in\[73\] " "Info: Source node \"in\[14\]\" connects to port \"acq_data_in\[73\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[15\] acq_trigger_in\[74\] " "Info: Source node \"in\[15\]\" connects to port \"acq_trigger_in\[74\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[15\] acq_data_in\[74\] " "Info: Source node \"in\[15\]\" connects to port \"acq_data_in\[74\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[1\] acq_trigger_in\[75\] " "Info: Source node \"in\[1\]\" connects to port \"acq_trigger_in\[75\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[1\] acq_data_in\[75\] " "Info: Source node \"in\[1\]\" connects to port \"acq_data_in\[75\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[2\] acq_trigger_in\[76\] " "Info: Source node \"in\[2\]\" connects to port \"acq_trigger_in\[76\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[2\] acq_data_in\[76\] " "Info: Source node \"in\[2\]\" connects to port \"acq_data_in\[76\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[3\] acq_trigger_in\[77\] " "Info: Source node \"in\[3\]\" connects to port \"acq_trigger_in\[77\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[3\] acq_data_in\[77\] " "Info: Source node \"in\[3\]\" connects to port \"acq_data_in\[77\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[4\] acq_trigger_in\[78\] " "Info: Source node \"in\[4\]\" connects to port \"acq_trigger_in\[78\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[4\] acq_data_in\[78\] " "Info: Source node \"in\[4\]\" connects to port \"acq_data_in\[78\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[5\] acq_trigger_in\[79\] " "Info: Source node \"in\[5\]\" connects to port \"acq_trigger_in\[79\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[5\] acq_data_in\[79\] " "Info: Source node \"in\[5\]\" connects to port \"acq_data_in\[79\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[6\] acq_trigger_in\[80\] " "Info: Source node \"in\[6\]\" connects to port \"acq_trigger_in\[80\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[6\] acq_data_in\[80\] " "Info: Source node \"in\[6\]\" connects to port \"acq_data_in\[80\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[7\] acq_trigger_in\[81\] " "Info: Source node \"in\[7\]\" connects to port \"acq_trigger_in\[81\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[7\] acq_data_in\[81\] " "Info: Source node \"in\[7\]\" connects to port \"acq_data_in\[81\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[8\] acq_trigger_in\[82\] " "Info: Source node \"in\[8\]\" connects to port \"acq_trigger_in\[82\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[8\] acq_data_in\[82\] " "Info: Source node \"in\[8\]\" connects to port \"acq_data_in\[82\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[9\] acq_trigger_in\[83\] " "Info: Source node \"in\[9\]\" connects to port \"acq_trigger_in\[83\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "in\[9\] acq_data_in\[83\] " "Info: Source node \"in\[9\]\" connects to port \"acq_data_in\[83\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "in\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_orig_matrix acq_trigger_in\[84\] " "Info: Source node \"input_orig_matrix\" connects to port \"acq_trigger_in\[84\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_orig_matrix" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 322 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_orig_matrix acq_data_in\[84\] " "Info: Source node \"input_orig_matrix\" connects to port \"acq_data_in\[84\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_orig_matrix" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 322 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_palette acq_trigger_in\[85\] " "Info: Source node \"input_palette\" connects to port \"acq_trigger_in\[85\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_palette" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 321 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_palette acq_data_in\[85\] " "Info: Source node \"input_palette\" connects to port \"acq_data_in\[85\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_palette" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 321 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[0\] acq_trigger_in\[86\] " "Info: Source node \"mem_out\[0\]\" connects to port \"acq_trigger_in\[86\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[0\] acq_data_in\[86\] " "Info: Source node \"mem_out\[0\]\" connects to port \"acq_data_in\[86\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[10\] acq_trigger_in\[87\] " "Info: Source node \"mem_out\[10\]\" connects to port \"acq_trigger_in\[87\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[10\] acq_data_in\[87\] " "Info: Source node \"mem_out\[10\]\" connects to port \"acq_data_in\[87\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[11\] acq_trigger_in\[88\] " "Info: Source node \"mem_out\[11\]\" connects to port \"acq_trigger_in\[88\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[11\] acq_data_in\[88\] " "Info: Source node \"mem_out\[11\]\" connects to port \"acq_data_in\[88\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[12\] acq_trigger_in\[89\] " "Info: Source node \"mem_out\[12\]\" connects to port \"acq_trigger_in\[89\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[12\] acq_data_in\[89\] " "Info: Source node \"mem_out\[12\]\" connects to port \"acq_data_in\[89\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[13\] acq_trigger_in\[90\] " "Info: Source node \"mem_out\[13\]\" connects to port \"acq_trigger_in\[90\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[13\] acq_data_in\[90\] " "Info: Source node \"mem_out\[13\]\" connects to port \"acq_data_in\[90\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[14\] acq_trigger_in\[91\] " "Info: Source node \"mem_out\[14\]\" connects to port \"acq_trigger_in\[91\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[14\] acq_data_in\[91\] " "Info: Source node \"mem_out\[14\]\" connects to port \"acq_data_in\[91\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[15\] acq_trigger_in\[92\] " "Info: Source node \"mem_out\[15\]\" connects to port \"acq_trigger_in\[92\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[15\] acq_data_in\[92\] " "Info: Source node \"mem_out\[15\]\" connects to port \"acq_data_in\[92\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[1\] acq_trigger_in\[93\] " "Info: Source node \"mem_out\[1\]\" connects to port \"acq_trigger_in\[93\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[1\] acq_data_in\[93\] " "Info: Source node \"mem_out\[1\]\" connects to port \"acq_data_in\[93\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[2\] acq_trigger_in\[94\] " "Info: Source node \"mem_out\[2\]\" connects to port \"acq_trigger_in\[94\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[2\] acq_data_in\[94\] " "Info: Source node \"mem_out\[2\]\" connects to port \"acq_data_in\[94\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[3\] acq_trigger_in\[95\] " "Info: Source node \"mem_out\[3\]\" connects to port \"acq_trigger_in\[95\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[3\] acq_data_in\[95\] " "Info: Source node \"mem_out\[3\]\" connects to port \"acq_data_in\[95\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[4\] acq_trigger_in\[96\] " "Info: Source node \"mem_out\[4\]\" connects to port \"acq_trigger_in\[96\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[4\] acq_data_in\[96\] " "Info: Source node \"mem_out\[4\]\" connects to port \"acq_data_in\[96\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[5\] acq_trigger_in\[97\] " "Info: Source node \"mem_out\[5\]\" connects to port \"acq_trigger_in\[97\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[5\] acq_data_in\[97\] " "Info: Source node \"mem_out\[5\]\" connects to port \"acq_data_in\[97\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[6\] acq_trigger_in\[98\] " "Info: Source node \"mem_out\[6\]\" connects to port \"acq_trigger_in\[98\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[6\] acq_data_in\[98\] " "Info: Source node \"mem_out\[6\]\" connects to port \"acq_data_in\[98\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[7\] acq_trigger_in\[99\] " "Info: Source node \"mem_out\[7\]\" connects to port \"acq_trigger_in\[99\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[7\] acq_data_in\[99\] " "Info: Source node \"mem_out\[7\]\" connects to port \"acq_data_in\[99\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[8\] acq_trigger_in\[100\] " "Info: Source node \"mem_out\[8\]\" connects to port \"acq_trigger_in\[100\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[8\] acq_data_in\[100\] " "Info: Source node \"mem_out\[8\]\" connects to port \"acq_data_in\[100\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[9\] acq_trigger_in\[101\] " "Info: Source node \"mem_out\[9\]\" connects to port \"acq_trigger_in\[101\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "mem_out\[9\] acq_data_in\[101\] " "Info: Source node \"mem_out\[9\]\" connects to port \"acq_data_in\[101\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "mem_out\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[0\]~reg0 acq_trigger_in\[102\] " "Info: Source node \"out\[0\]~reg0\" connects to port \"acq_trigger_in\[102\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[0\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[0\]~reg0 acq_data_in\[102\] " "Info: Source node \"out\[0\]~reg0\" connects to port \"acq_data_in\[102\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[0\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[10\]~reg0 acq_trigger_in\[103\] " "Info: Source node \"out\[10\]~reg0\" connects to port \"acq_trigger_in\[103\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[10\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[10\]~reg0 acq_data_in\[103\] " "Info: Source node \"out\[10\]~reg0\" connects to port \"acq_data_in\[103\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[10\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[11\]~reg0 acq_trigger_in\[104\] " "Info: Source node \"out\[11\]~reg0\" connects to port \"acq_trigger_in\[104\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[11\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[11\]~reg0 acq_data_in\[104\] " "Info: Source node \"out\[11\]~reg0\" connects to port \"acq_data_in\[104\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[11\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[12\]~reg0 acq_trigger_in\[105\] " "Info: Source node \"out\[12\]~reg0\" connects to port \"acq_trigger_in\[105\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[12\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[12\]~reg0 acq_data_in\[105\] " "Info: Source node \"out\[12\]~reg0\" connects to port \"acq_data_in\[105\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[12\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[13\]~reg0 acq_trigger_in\[106\] " "Info: Source node \"out\[13\]~reg0\" connects to port \"acq_trigger_in\[106\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[13\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[13\]~reg0 acq_data_in\[106\] " "Info: Source node \"out\[13\]~reg0\" connects to port \"acq_data_in\[106\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[13\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[14\]~reg0 acq_trigger_in\[107\] " "Info: Source node \"out\[14\]~reg0\" connects to port \"acq_trigger_in\[107\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[14\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[14\]~reg0 acq_data_in\[107\] " "Info: Source node \"out\[14\]~reg0\" connects to port \"acq_data_in\[107\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[14\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[15\]~reg0 acq_trigger_in\[108\] " "Info: Source node \"out\[15\]~reg0\" connects to port \"acq_trigger_in\[108\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[15\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[15\]~reg0 acq_data_in\[108\] " "Info: Source node \"out\[15\]~reg0\" connects to port \"acq_data_in\[108\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[15\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[1\]~reg0 acq_trigger_in\[109\] " "Info: Source node \"out\[1\]~reg0\" connects to port \"acq_trigger_in\[109\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[1\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[1\]~reg0 acq_data_in\[109\] " "Info: Source node \"out\[1\]~reg0\" connects to port \"acq_data_in\[109\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[1\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[2\]~reg0 acq_trigger_in\[110\] " "Info: Source node \"out\[2\]~reg0\" connects to port \"acq_trigger_in\[110\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[2\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[2\]~reg0 acq_data_in\[110\] " "Info: Source node \"out\[2\]~reg0\" connects to port \"acq_data_in\[110\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[2\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[3\]~reg0 acq_trigger_in\[111\] " "Info: Source node \"out\[3\]~reg0\" connects to port \"acq_trigger_in\[111\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[3\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[3\]~reg0 acq_data_in\[111\] " "Info: Source node \"out\[3\]~reg0\" connects to port \"acq_data_in\[111\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[3\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[4\]~reg0 acq_trigger_in\[112\] " "Info: Source node \"out\[4\]~reg0\" connects to port \"acq_trigger_in\[112\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[4\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[4\]~reg0 acq_data_in\[112\] " "Info: Source node \"out\[4\]~reg0\" connects to port \"acq_data_in\[112\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[4\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[5\]~reg0 acq_trigger_in\[113\] " "Info: Source node \"out\[5\]~reg0\" connects to port \"acq_trigger_in\[113\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[5\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[5\]~reg0 acq_data_in\[113\] " "Info: Source node \"out\[5\]~reg0\" connects to port \"acq_data_in\[113\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[5\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[6\]~reg0 acq_trigger_in\[114\] " "Info: Source node \"out\[6\]~reg0\" connects to port \"acq_trigger_in\[114\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[6\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[6\]~reg0 acq_data_in\[114\] " "Info: Source node \"out\[6\]~reg0\" connects to port \"acq_data_in\[114\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[6\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[7\]~reg0 acq_trigger_in\[115\] " "Info: Source node \"out\[7\]~reg0\" connects to port \"acq_trigger_in\[115\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[7\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[7\]~reg0 acq_data_in\[115\] " "Info: Source node \"out\[7\]~reg0\" connects to port \"acq_data_in\[115\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[7\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[8\]~reg0 acq_trigger_in\[116\] " "Info: Source node \"out\[8\]~reg0\" connects to port \"acq_trigger_in\[116\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[8\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[8\]~reg0 acq_data_in\[116\] " "Info: Source node \"out\[8\]~reg0\" connects to port \"acq_data_in\[116\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[8\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[9\]~reg0 acq_trigger_in\[117\] " "Info: Source node \"out\[9\]~reg0\" connects to port \"acq_trigger_in\[117\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[9\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[9\]~reg0 acq_data_in\[117\] " "Info: Source node \"out\[9\]~reg0\" connects to port \"acq_data_in\[117\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[9\]~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "output_data_valid~reg0 acq_trigger_in\[118\] " "Info: Source node \"output_data_valid~reg0\" connects to port \"acq_trigger_in\[118\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "output_data_valid~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "output_data_valid~reg0 acq_data_in\[118\] " "Info: Source node \"output_data_valid~reg0\" connects to port \"acq_data_in\[118\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "output_data_valid~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "pause\[0\] acq_trigger_in\[119\] " "Info: Source node \"pause\[0\]\" connects to port \"acq_trigger_in\[119\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "pause\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "pause\[0\] acq_data_in\[119\] " "Info: Source node \"pause\[0\]\" connects to port \"acq_data_in\[119\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "pause\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "pause\[1\] acq_trigger_in\[120\] " "Info: Source node \"pause\[1\]\" connects to port \"acq_trigger_in\[120\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "pause\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "pause\[1\] acq_data_in\[120\] " "Info: Source node \"pause\[1\]\" connects to port \"acq_data_in\[120\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "pause\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "read acq_trigger_in\[121\] " "Info: Source node \"read\" connects to port \"acq_trigger_in\[121\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "read" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 344 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "read acq_data_in\[121\] " "Info: Source node \"read\" connects to port \"acq_data_in\[121\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "read" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 344 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[0\] acq_trigger_in\[122\] " "Info: Source node \"row\[0\]\" connects to port \"acq_trigger_in\[122\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[0\] acq_data_in\[122\] " "Info: Source node \"row\[0\]\" connects to port \"acq_data_in\[122\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[1\] acq_trigger_in\[123\] " "Info: Source node \"row\[1\]\" connects to port \"acq_trigger_in\[123\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[1\] acq_data_in\[123\] " "Info: Source node \"row\[1\]\" connects to port \"acq_data_in\[123\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[2\] acq_trigger_in\[124\] " "Info: Source node \"row\[2\]\" connects to port \"acq_trigger_in\[124\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[2\] acq_data_in\[124\] " "Info: Source node \"row\[2\]\" connects to port \"acq_data_in\[124\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[3\] acq_trigger_in\[125\] " "Info: Source node \"row\[3\]\" connects to port \"acq_trigger_in\[125\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[3\] acq_data_in\[125\] " "Info: Source node \"row\[3\]\" connects to port \"acq_data_in\[125\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[4\] acq_trigger_in\[126\] " "Info: Source node \"row\[4\]\" connects to port \"acq_trigger_in\[126\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[4\] acq_data_in\[126\] " "Info: Source node \"row\[4\]\" connects to port \"acq_data_in\[126\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[5\] acq_trigger_in\[127\] " "Info: Source node \"row\[5\]\" connects to port \"acq_trigger_in\[127\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[5\] acq_data_in\[127\] " "Info: Source node \"row\[5\]\" connects to port \"acq_data_in\[127\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[6\] acq_trigger_in\[128\] " "Info: Source node \"row\[6\]\" connects to port \"acq_trigger_in\[128\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[6\] acq_data_in\[128\] " "Info: Source node \"row\[6\]\" connects to port \"acq_data_in\[128\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[7\] acq_trigger_in\[129\] " "Info: Source node \"row\[7\]\" connects to port \"acq_trigger_in\[129\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[7\] acq_data_in\[129\] " "Info: Source node \"row\[7\]\" connects to port \"acq_data_in\[129\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[8\] acq_trigger_in\[130\] " "Info: Source node \"row\[8\]\" connects to port \"acq_trigger_in\[130\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "row\[8\] acq_data_in\[130\] " "Info: Source node \"row\[8\]\" connects to port \"acq_data_in\[130\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "row\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[0\] acq_trigger_in\[131\] " "Info: Source node \"spot\[0\]\" connects to port \"acq_trigger_in\[131\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[0\] acq_data_in\[131\] " "Info: Source node \"spot\[0\]\" connects to port \"acq_data_in\[131\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[10\] acq_trigger_in\[132\] " "Info: Source node \"spot\[10\]\" connects to port \"acq_trigger_in\[132\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[10\] acq_data_in\[132\] " "Info: Source node \"spot\[10\]\" connects to port \"acq_data_in\[132\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[11\] acq_trigger_in\[133\] " "Info: Source node \"spot\[11\]\" connects to port \"acq_trigger_in\[133\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[11\] acq_data_in\[133\] " "Info: Source node \"spot\[11\]\" connects to port \"acq_data_in\[133\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[12\] acq_trigger_in\[134\] " "Info: Source node \"spot\[12\]\" connects to port \"acq_trigger_in\[134\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[12\] acq_data_in\[134\] " "Info: Source node \"spot\[12\]\" connects to port \"acq_data_in\[134\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[13\] acq_trigger_in\[135\] " "Info: Source node \"spot\[13\]\" connects to port \"acq_trigger_in\[135\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[13\] acq_data_in\[135\] " "Info: Source node \"spot\[13\]\" connects to port \"acq_data_in\[135\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[14\] acq_trigger_in\[136\] " "Info: Source node \"spot\[14\]\" connects to port \"acq_trigger_in\[136\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[14\] acq_data_in\[136\] " "Info: Source node \"spot\[14\]\" connects to port \"acq_data_in\[136\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[15\] acq_trigger_in\[137\] " "Info: Source node \"spot\[15\]\" connects to port \"acq_trigger_in\[137\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[15\] acq_data_in\[137\] " "Info: Source node \"spot\[15\]\" connects to port \"acq_data_in\[137\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[16\] acq_trigger_in\[138\] " "Info: Source node \"spot\[16\]\" connects to port \"acq_trigger_in\[138\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[16\] acq_data_in\[138\] " "Info: Source node \"spot\[16\]\" connects to port \"acq_data_in\[138\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[17\] acq_trigger_in\[139\] " "Info: Source node \"spot\[17\]\" connects to port \"acq_trigger_in\[139\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[17\] acq_data_in\[139\] " "Info: Source node \"spot\[17\]\" connects to port \"acq_data_in\[139\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[1\] acq_trigger_in\[140\] " "Info: Source node \"spot\[1\]\" connects to port \"acq_trigger_in\[140\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[1\] acq_data_in\[140\] " "Info: Source node \"spot\[1\]\" connects to port \"acq_data_in\[140\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[2\] acq_trigger_in\[141\] " "Info: Source node \"spot\[2\]\" connects to port \"acq_trigger_in\[141\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[2\] acq_data_in\[141\] " "Info: Source node \"spot\[2\]\" connects to port \"acq_data_in\[141\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[3\] acq_trigger_in\[142\] " "Info: Source node \"spot\[3\]\" connects to port \"acq_trigger_in\[142\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[3\] acq_data_in\[142\] " "Info: Source node \"spot\[3\]\" connects to port \"acq_data_in\[142\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[4\] acq_trigger_in\[143\] " "Info: Source node \"spot\[4\]\" connects to port \"acq_trigger_in\[143\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[4\] acq_data_in\[143\] " "Info: Source node \"spot\[4\]\" connects to port \"acq_data_in\[143\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[5\] acq_trigger_in\[144\] " "Info: Source node \"spot\[5\]\" connects to port \"acq_trigger_in\[144\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[5\] acq_data_in\[144\] " "Info: Source node \"spot\[5\]\" connects to port \"acq_data_in\[144\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[6\] acq_trigger_in\[145\] " "Info: Source node \"spot\[6\]\" connects to port \"acq_trigger_in\[145\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[6\] acq_data_in\[145\] " "Info: Source node \"spot\[6\]\" connects to port \"acq_data_in\[145\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[7\] acq_trigger_in\[146\] " "Info: Source node \"spot\[7\]\" connects to port \"acq_trigger_in\[146\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[7\] acq_data_in\[146\] " "Info: Source node \"spot\[7\]\" connects to port \"acq_data_in\[146\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[8\] acq_trigger_in\[147\] " "Info: Source node \"spot\[8\]\" connects to port \"acq_trigger_in\[147\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[8\] acq_data_in\[147\] " "Info: Source node \"spot\[8\]\" connects to port \"acq_data_in\[147\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[9\] acq_trigger_in\[148\] " "Info: Source node \"spot\[9\]\" connects to port \"acq_trigger_in\[148\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "spot\[9\] acq_data_in\[148\] " "Info: Source node \"spot\[9\]\" connects to port \"acq_data_in\[148\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "spot\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum0\[0\] acq_trigger_in\[149\] " "Info: Source node \"sum0\[0\]\" connects to port \"acq_trigger_in\[149\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum0\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum0\[0\] acq_data_in\[149\] " "Info: Source node \"sum0\[0\]\" connects to port \"acq_data_in\[149\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum0\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum0\[1\] acq_trigger_in\[150\] " "Info: Source node \"sum0\[1\]\" connects to port \"acq_trigger_in\[150\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum0\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum0\[1\] acq_data_in\[150\] " "Info: Source node \"sum0\[1\]\" connects to port \"acq_data_in\[150\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum0\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum0\[2\] acq_trigger_in\[151\] " "Info: Source node \"sum0\[2\]\" connects to port \"acq_trigger_in\[151\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum0\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum0\[2\] acq_data_in\[151\] " "Info: Source node \"sum0\[2\]\" connects to port \"acq_data_in\[151\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum0\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum0\[3\] acq_trigger_in\[152\] " "Info: Source node \"sum0\[3\]\" connects to port \"acq_trigger_in\[152\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum0\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum0\[3\] acq_data_in\[152\] " "Info: Source node \"sum0\[3\]\" connects to port \"acq_data_in\[152\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum0\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum1\[0\] acq_trigger_in\[153\] " "Info: Source node \"sum1\[0\]\" connects to port \"acq_trigger_in\[153\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum1\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum1\[0\] acq_data_in\[153\] " "Info: Source node \"sum1\[0\]\" connects to port \"acq_data_in\[153\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum1\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum1\[1\] acq_trigger_in\[154\] " "Info: Source node \"sum1\[1\]\" connects to port \"acq_trigger_in\[154\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum1\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum1\[1\] acq_data_in\[154\] " "Info: Source node \"sum1\[1\]\" connects to port \"acq_data_in\[154\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum1\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum1\[2\] acq_trigger_in\[155\] " "Info: Source node \"sum1\[2\]\" connects to port \"acq_trigger_in\[155\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum1\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum1\[2\] acq_data_in\[155\] " "Info: Source node \"sum1\[2\]\" connects to port \"acq_data_in\[155\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum1\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum1\[3\] acq_trigger_in\[156\] " "Info: Source node \"sum1\[3\]\" connects to port \"acq_trigger_in\[156\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum1\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum1\[3\] acq_data_in\[156\] " "Info: Source node \"sum1\[3\]\" connects to port \"acq_data_in\[156\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum1\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum2\[0\] acq_trigger_in\[157\] " "Info: Source node \"sum2\[0\]\" connects to port \"acq_trigger_in\[157\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum2\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum2\[0\] acq_data_in\[157\] " "Info: Source node \"sum2\[0\]\" connects to port \"acq_data_in\[157\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum2\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum2\[1\] acq_trigger_in\[158\] " "Info: Source node \"sum2\[1\]\" connects to port \"acq_trigger_in\[158\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum2\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum2\[1\] acq_data_in\[158\] " "Info: Source node \"sum2\[1\]\" connects to port \"acq_data_in\[158\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum2\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum2\[2\] acq_trigger_in\[159\] " "Info: Source node \"sum2\[2\]\" connects to port \"acq_trigger_in\[159\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum2\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum2\[2\] acq_data_in\[159\] " "Info: Source node \"sum2\[2\]\" connects to port \"acq_data_in\[159\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum2\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum2\[3\] acq_trigger_in\[160\] " "Info: Source node \"sum2\[3\]\" connects to port \"acq_trigger_in\[160\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum2\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum2\[3\] acq_data_in\[160\] " "Info: Source node \"sum2\[3\]\" connects to port \"acq_data_in\[160\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum2\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum3\[0\] acq_trigger_in\[161\] " "Info: Source node \"sum3\[0\]\" connects to port \"acq_trigger_in\[161\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum3\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum3\[0\] acq_data_in\[161\] " "Info: Source node \"sum3\[0\]\" connects to port \"acq_data_in\[161\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum3\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum3\[1\] acq_trigger_in\[162\] " "Info: Source node \"sum3\[1\]\" connects to port \"acq_trigger_in\[162\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum3\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum3\[1\] acq_data_in\[162\] " "Info: Source node \"sum3\[1\]\" connects to port \"acq_data_in\[162\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum3\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum3\[2\] acq_trigger_in\[163\] " "Info: Source node \"sum3\[2\]\" connects to port \"acq_trigger_in\[163\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum3\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum3\[2\] acq_data_in\[163\] " "Info: Source node \"sum3\[2\]\" connects to port \"acq_data_in\[163\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum3\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum3\[3\] acq_trigger_in\[164\] " "Info: Source node \"sum3\[3\]\" connects to port \"acq_trigger_in\[164\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum3\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum3\[3\] acq_data_in\[164\] " "Info: Source node \"sum3\[3\]\" connects to port \"acq_data_in\[164\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum3\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum4\[0\] acq_trigger_in\[165\] " "Info: Source node \"sum4\[0\]\" connects to port \"acq_trigger_in\[165\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum4\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum4\[0\] acq_data_in\[165\] " "Info: Source node \"sum4\[0\]\" connects to port \"acq_data_in\[165\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum4\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum4\[1\] acq_trigger_in\[166\] " "Info: Source node \"sum4\[1\]\" connects to port \"acq_trigger_in\[166\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum4\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum4\[1\] acq_data_in\[166\] " "Info: Source node \"sum4\[1\]\" connects to port \"acq_data_in\[166\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum4\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum4\[2\] acq_trigger_in\[167\] " "Info: Source node \"sum4\[2\]\" connects to port \"acq_trigger_in\[167\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum4\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum4\[2\] acq_data_in\[167\] " "Info: Source node \"sum4\[2\]\" connects to port \"acq_data_in\[167\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum4\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum4\[3\] acq_trigger_in\[168\] " "Info: Source node \"sum4\[3\]\" connects to port \"acq_trigger_in\[168\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum4\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum4\[3\] acq_data_in\[168\] " "Info: Source node \"sum4\[3\]\" connects to port \"acq_data_in\[168\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum4\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum5\[0\] acq_trigger_in\[169\] " "Info: Source node \"sum5\[0\]\" connects to port \"acq_trigger_in\[169\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum5\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum5\[0\] acq_data_in\[169\] " "Info: Source node \"sum5\[0\]\" connects to port \"acq_data_in\[169\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum5\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum5\[1\] acq_trigger_in\[170\] " "Info: Source node \"sum5\[1\]\" connects to port \"acq_trigger_in\[170\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum5\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum5\[1\] acq_data_in\[170\] " "Info: Source node \"sum5\[1\]\" connects to port \"acq_data_in\[170\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum5\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum5\[2\] acq_trigger_in\[171\] " "Info: Source node \"sum5\[2\]\" connects to port \"acq_trigger_in\[171\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum5\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum5\[2\] acq_data_in\[171\] " "Info: Source node \"sum5\[2\]\" connects to port \"acq_data_in\[171\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum5\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum5\[3\] acq_trigger_in\[172\] " "Info: Source node \"sum5\[3\]\" connects to port \"acq_trigger_in\[172\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum5\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum5\[3\] acq_data_in\[172\] " "Info: Source node \"sum5\[3\]\" connects to port \"acq_data_in\[172\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum5\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum6\[0\] acq_trigger_in\[173\] " "Info: Source node \"sum6\[0\]\" connects to port \"acq_trigger_in\[173\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum6\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum6\[0\] acq_data_in\[173\] " "Info: Source node \"sum6\[0\]\" connects to port \"acq_data_in\[173\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum6\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum6\[1\] acq_trigger_in\[174\] " "Info: Source node \"sum6\[1\]\" connects to port \"acq_trigger_in\[174\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum6\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum6\[1\] acq_data_in\[174\] " "Info: Source node \"sum6\[1\]\" connects to port \"acq_data_in\[174\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum6\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum6\[2\] acq_trigger_in\[175\] " "Info: Source node \"sum6\[2\]\" connects to port \"acq_trigger_in\[175\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum6\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum6\[2\] acq_data_in\[175\] " "Info: Source node \"sum6\[2\]\" connects to port \"acq_data_in\[175\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum6\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum6\[3\] acq_trigger_in\[176\] " "Info: Source node \"sum6\[3\]\" connects to port \"acq_trigger_in\[176\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum6\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum6\[3\] acq_data_in\[176\] " "Info: Source node \"sum6\[3\]\" connects to port \"acq_data_in\[176\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum6\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum7\[0\] acq_trigger_in\[177\] " "Info: Source node \"sum7\[0\]\" connects to port \"acq_trigger_in\[177\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum7\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum7\[0\] acq_data_in\[177\] " "Info: Source node \"sum7\[0\]\" connects to port \"acq_data_in\[177\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum7\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum7\[1\] acq_trigger_in\[178\] " "Info: Source node \"sum7\[1\]\" connects to port \"acq_trigger_in\[178\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum7\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum7\[1\] acq_data_in\[178\] " "Info: Source node \"sum7\[1\]\" connects to port \"acq_data_in\[178\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum7\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum7\[2\] acq_trigger_in\[179\] " "Info: Source node \"sum7\[2\]\" connects to port \"acq_trigger_in\[179\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum7\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum7\[2\] acq_data_in\[179\] " "Info: Source node \"sum7\[2\]\" connects to port \"acq_data_in\[179\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum7\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum7\[3\] acq_trigger_in\[180\] " "Info: Source node \"sum7\[3\]\" connects to port \"acq_trigger_in\[180\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum7\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum7\[3\] acq_data_in\[180\] " "Info: Source node \"sum7\[3\]\" connects to port \"acq_data_in\[180\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum7\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[0\] acq_trigger_in\[181\] " "Info: Source node \"sum\[0\]\" connects to port \"acq_trigger_in\[181\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[0\] acq_data_in\[181\] " "Info: Source node \"sum\[0\]\" connects to port \"acq_data_in\[181\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[10\] acq_trigger_in\[182\] " "Info: Source node \"sum\[10\]\" connects to port \"acq_trigger_in\[182\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[10\] acq_data_in\[182\] " "Info: Source node \"sum\[10\]\" connects to port \"acq_data_in\[182\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[11\] acq_trigger_in\[183\] " "Info: Source node \"sum\[11\]\" connects to port \"acq_trigger_in\[183\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[11\] acq_data_in\[183\] " "Info: Source node \"sum\[11\]\" connects to port \"acq_data_in\[183\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[12\] acq_trigger_in\[184\] " "Info: Source node \"sum\[12\]\" connects to port \"acq_trigger_in\[184\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[12\] acq_data_in\[184\] " "Info: Source node \"sum\[12\]\" connects to port \"acq_data_in\[184\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[13\] acq_trigger_in\[185\] " "Info: Source node \"sum\[13\]\" connects to port \"acq_trigger_in\[185\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[13\] acq_data_in\[185\] " "Info: Source node \"sum\[13\]\" connects to port \"acq_data_in\[185\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[14\] acq_trigger_in\[186\] " "Info: Source node \"sum\[14\]\" connects to port \"acq_trigger_in\[186\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[14\] acq_data_in\[186\] " "Info: Source node \"sum\[14\]\" connects to port \"acq_data_in\[186\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[15\] acq_trigger_in\[187\] " "Info: Source node \"sum\[15\]\" connects to port \"acq_trigger_in\[187\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[15\] acq_data_in\[187\] " "Info: Source node \"sum\[15\]\" connects to port \"acq_data_in\[187\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[1\] acq_trigger_in\[188\] " "Info: Source node \"sum\[1\]\" connects to port \"acq_trigger_in\[188\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[1\] acq_data_in\[188\] " "Info: Source node \"sum\[1\]\" connects to port \"acq_data_in\[188\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[2\] acq_trigger_in\[189\] " "Info: Source node \"sum\[2\]\" connects to port \"acq_trigger_in\[189\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[2\] acq_data_in\[189\] " "Info: Source node \"sum\[2\]\" connects to port \"acq_data_in\[189\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[3\] acq_trigger_in\[190\] " "Info: Source node \"sum\[3\]\" connects to port \"acq_trigger_in\[190\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[3\] acq_data_in\[190\] " "Info: Source node \"sum\[3\]\" connects to port \"acq_data_in\[190\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[4\] acq_trigger_in\[191\] " "Info: Source node \"sum\[4\]\" connects to port \"acq_trigger_in\[191\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[4\] acq_data_in\[191\] " "Info: Source node \"sum\[4\]\" connects to port \"acq_data_in\[191\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[5\] acq_trigger_in\[192\] " "Info: Source node \"sum\[5\]\" connects to port \"acq_trigger_in\[192\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[5\] acq_data_in\[192\] " "Info: Source node \"sum\[5\]\" connects to port \"acq_data_in\[192\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[6\] acq_trigger_in\[193\] " "Info: Source node \"sum\[6\]\" connects to port \"acq_trigger_in\[193\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[6\] acq_data_in\[193\] " "Info: Source node \"sum\[6\]\" connects to port \"acq_data_in\[193\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[7\] acq_trigger_in\[194\] " "Info: Source node \"sum\[7\]\" connects to port \"acq_trigger_in\[194\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[7\] acq_data_in\[194\] " "Info: Source node \"sum\[7\]\" connects to port \"acq_data_in\[194\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[8\] acq_trigger_in\[195\] " "Info: Source node \"sum\[8\]\" connects to port \"acq_trigger_in\[195\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[8\] acq_data_in\[195\] " "Info: Source node \"sum\[8\]\" connects to port \"acq_data_in\[195\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[9\] acq_trigger_in\[196\] " "Info: Source node \"sum\[9\]\" connects to port \"acq_trigger_in\[196\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum\[9\] acq_data_in\[196\] " "Info: Source node \"sum\[9\]\" connects to port \"acq_data_in\[196\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[0\] acq_trigger_in\[197\] " "Info: Source node \"sum_count\[0\]\" connects to port \"acq_trigger_in\[197\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[0\] acq_data_in\[197\] " "Info: Source node \"sum_count\[0\]\" connects to port \"acq_data_in\[197\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[1\] acq_trigger_in\[198\] " "Info: Source node \"sum_count\[1\]\" connects to port \"acq_trigger_in\[198\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[1\] acq_data_in\[198\] " "Info: Source node \"sum_count\[1\]\" connects to port \"acq_data_in\[198\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[2\] acq_trigger_in\[199\] " "Info: Source node \"sum_count\[2\]\" connects to port \"acq_trigger_in\[199\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[2\] acq_data_in\[199\] " "Info: Source node \"sum_count\[2\]\" connects to port \"acq_data_in\[199\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[3\] acq_trigger_in\[200\] " "Info: Source node \"sum_count\[3\]\" connects to port \"acq_trigger_in\[200\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[3\] acq_data_in\[200\] " "Info: Source node \"sum_count\[3\]\" connects to port \"acq_data_in\[200\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[4\] acq_trigger_in\[201\] " "Info: Source node \"sum_count\[4\]\" connects to port \"acq_trigger_in\[201\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "sum_count\[4\] acq_data_in\[201\] " "Info: Source node \"sum_count\[4\]\" connects to port \"acq_data_in\[201\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "sum_count\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[0\] acq_trigger_in\[202\] " "Info: Source node \"test_count\[0\]\" connects to port \"acq_trigger_in\[202\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[0\] acq_data_in\[202\] " "Info: Source node \"test_count\[0\]\" connects to port \"acq_data_in\[202\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[10\] acq_trigger_in\[203\] " "Info: Source node \"test_count\[10\]\" connects to port \"acq_trigger_in\[203\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[10\] acq_data_in\[203\] " "Info: Source node \"test_count\[10\]\" connects to port \"acq_data_in\[203\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[11\] acq_trigger_in\[204\] " "Info: Source node \"test_count\[11\]\" connects to port \"acq_trigger_in\[204\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[11\] acq_data_in\[204\] " "Info: Source node \"test_count\[11\]\" connects to port \"acq_data_in\[204\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[12\] acq_trigger_in\[205\] " "Info: Source node \"test_count\[12\]\" connects to port \"acq_trigger_in\[205\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[12\] acq_data_in\[205\] " "Info: Source node \"test_count\[12\]\" connects to port \"acq_data_in\[205\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[13\] acq_trigger_in\[206\] " "Info: Source node \"test_count\[13\]\" connects to port \"acq_trigger_in\[206\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[13\] acq_data_in\[206\] " "Info: Source node \"test_count\[13\]\" connects to port \"acq_data_in\[206\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[14\] acq_trigger_in\[207\] " "Info: Source node \"test_count\[14\]\" connects to port \"acq_trigger_in\[207\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[14\] acq_data_in\[207\] " "Info: Source node \"test_count\[14\]\" connects to port \"acq_data_in\[207\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[15\] acq_trigger_in\[208\] " "Info: Source node \"test_count\[15\]\" connects to port \"acq_trigger_in\[208\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[15\] acq_data_in\[208\] " "Info: Source node \"test_count\[15\]\" connects to port \"acq_data_in\[208\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[16\] acq_trigger_in\[209\] " "Info: Source node \"test_count\[16\]\" connects to port \"acq_trigger_in\[209\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[16\] acq_data_in\[209\] " "Info: Source node \"test_count\[16\]\" connects to port \"acq_data_in\[209\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[17\] acq_trigger_in\[210\] " "Info: Source node \"test_count\[17\]\" connects to port \"acq_trigger_in\[210\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[17\] acq_data_in\[210\] " "Info: Source node \"test_count\[17\]\" connects to port \"acq_data_in\[210\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[1\] acq_trigger_in\[211\] " "Info: Source node \"test_count\[1\]\" connects to port \"acq_trigger_in\[211\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[1\] acq_data_in\[211\] " "Info: Source node \"test_count\[1\]\" connects to port \"acq_data_in\[211\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[2\] acq_trigger_in\[212\] " "Info: Source node \"test_count\[2\]\" connects to port \"acq_trigger_in\[212\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[2\] acq_data_in\[212\] " "Info: Source node \"test_count\[2\]\" connects to port \"acq_data_in\[212\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[3\] acq_trigger_in\[213\] " "Info: Source node \"test_count\[3\]\" connects to port \"acq_trigger_in\[213\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[3\] acq_data_in\[213\] " "Info: Source node \"test_count\[3\]\" connects to port \"acq_data_in\[213\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[4\] acq_trigger_in\[214\] " "Info: Source node \"test_count\[4\]\" connects to port \"acq_trigger_in\[214\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[4\] acq_data_in\[214\] " "Info: Source node \"test_count\[4\]\" connects to port \"acq_data_in\[214\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[5\] acq_trigger_in\[215\] " "Info: Source node \"test_count\[5\]\" connects to port \"acq_trigger_in\[215\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[5\] acq_data_in\[215\] " "Info: Source node \"test_count\[5\]\" connects to port \"acq_data_in\[215\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[6\] acq_trigger_in\[216\] " "Info: Source node \"test_count\[6\]\" connects to port \"acq_trigger_in\[216\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[6\] acq_data_in\[216\] " "Info: Source node \"test_count\[6\]\" connects to port \"acq_data_in\[216\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[7\] acq_trigger_in\[217\] " "Info: Source node \"test_count\[7\]\" connects to port \"acq_trigger_in\[217\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[7\] acq_data_in\[217\] " "Info: Source node \"test_count\[7\]\" connects to port \"acq_data_in\[217\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[8\] acq_trigger_in\[218\] " "Info: Source node \"test_count\[8\]\" connects to port \"acq_trigger_in\[218\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[8\] acq_data_in\[218\] " "Info: Source node \"test_count\[8\]\" connects to port \"acq_data_in\[218\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[9\] acq_trigger_in\[219\] " "Info: Source node \"test_count\[9\]\" connects to port \"acq_trigger_in\[219\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "test_count\[9\] acq_data_in\[219\] " "Info: Source node \"test_count\[9\]\" connects to port \"acq_data_in\[219\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "test_count\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "CLOCK_27 acq_trigger_in\[244\] " "Info: Source node \"CLOCK_27\" connects to port \"acq_trigger_in\[244\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "CLOCK_27" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 137 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "CLOCK_27 acq_data_in\[244\] " "Info: Source node \"CLOCK_27\" connects to port \"acq_data_in\[244\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "CLOCK_27" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 137 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "CLOCK_50 acq_trigger_in\[245\] " "Info: Source node \"CLOCK_50\" connects to port \"acq_trigger_in\[245\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "CLOCK_50" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 138 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "CLOCK_50 acq_data_in\[245\] " "Info: Source node \"CLOCK_50\" connects to port \"acq_data_in\[245\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "CLOCK_50" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 138 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[0\] acq_trigger_in\[246\] " "Info: Source node \"HEX0\[0\]\" connects to port \"acq_trigger_in\[246\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[0\] acq_data_in\[246\] " "Info: Source node \"HEX0\[0\]\" connects to port \"acq_data_in\[246\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[1\] acq_trigger_in\[247\] " "Info: Source node \"HEX0\[1\]\" connects to port \"acq_trigger_in\[247\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[1\] acq_data_in\[247\] " "Info: Source node \"HEX0\[1\]\" connects to port \"acq_data_in\[247\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[2\] acq_trigger_in\[248\] " "Info: Source node \"HEX0\[2\]\" connects to port \"acq_trigger_in\[248\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[2\] acq_data_in\[248\] " "Info: Source node \"HEX0\[2\]\" connects to port \"acq_data_in\[248\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[3\] acq_trigger_in\[249\] " "Info: Source node \"HEX0\[3\]\" connects to port \"acq_trigger_in\[249\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[3\] acq_data_in\[249\] " "Info: Source node \"HEX0\[3\]\" connects to port \"acq_data_in\[249\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[4\] acq_trigger_in\[250\] " "Info: Source node \"HEX0\[4\]\" connects to port \"acq_trigger_in\[250\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[4\] acq_data_in\[250\] " "Info: Source node \"HEX0\[4\]\" connects to port \"acq_data_in\[250\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[5\] acq_trigger_in\[251\] " "Info: Source node \"HEX0\[5\]\" connects to port \"acq_trigger_in\[251\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[5\] acq_data_in\[251\] " "Info: Source node \"HEX0\[5\]\" connects to port \"acq_data_in\[251\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[6\] acq_trigger_in\[252\] " "Info: Source node \"HEX0\[6\]\" connects to port \"acq_trigger_in\[252\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX0\[6\] acq_data_in\[252\] " "Info: Source node \"HEX0\[6\]\" connects to port \"acq_data_in\[252\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX0\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[0\] acq_trigger_in\[253\] " "Info: Source node \"HEX1\[0\]\" connects to port \"acq_trigger_in\[253\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[0\] acq_data_in\[253\] " "Info: Source node \"HEX1\[0\]\" connects to port \"acq_data_in\[253\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[1\] acq_trigger_in\[254\] " "Info: Source node \"HEX1\[1\]\" connects to port \"acq_trigger_in\[254\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[1\] acq_data_in\[254\] " "Info: Source node \"HEX1\[1\]\" connects to port \"acq_data_in\[254\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[2\] acq_trigger_in\[255\] " "Info: Source node \"HEX1\[2\]\" connects to port \"acq_trigger_in\[255\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[2\] acq_data_in\[255\] " "Info: Source node \"HEX1\[2\]\" connects to port \"acq_data_in\[255\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[3\] acq_trigger_in\[256\] " "Info: Source node \"HEX1\[3\]\" connects to port \"acq_trigger_in\[256\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[3\] acq_data_in\[256\] " "Info: Source node \"HEX1\[3\]\" connects to port \"acq_data_in\[256\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[4\] acq_trigger_in\[257\] " "Info: Source node \"HEX1\[4\]\" connects to port \"acq_trigger_in\[257\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[4\] acq_data_in\[257\] " "Info: Source node \"HEX1\[4\]\" connects to port \"acq_data_in\[257\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[5\] acq_trigger_in\[258\] " "Info: Source node \"HEX1\[5\]\" connects to port \"acq_trigger_in\[258\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[5\] acq_data_in\[258\] " "Info: Source node \"HEX1\[5\]\" connects to port \"acq_data_in\[258\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[6\] acq_trigger_in\[259\] " "Info: Source node \"HEX1\[6\]\" connects to port \"acq_trigger_in\[259\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX1\[6\] acq_data_in\[259\] " "Info: Source node \"HEX1\[6\]\" connects to port \"acq_data_in\[259\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX1\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 146 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[0\] acq_trigger_in\[260\] " "Info: Source node \"HEX2\[0\]\" connects to port \"acq_trigger_in\[260\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[0\] acq_data_in\[260\] " "Info: Source node \"HEX2\[0\]\" connects to port \"acq_data_in\[260\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[1\] acq_trigger_in\[261\] " "Info: Source node \"HEX2\[1\]\" connects to port \"acq_trigger_in\[261\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[1\] acq_data_in\[261\] " "Info: Source node \"HEX2\[1\]\" connects to port \"acq_data_in\[261\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[2\] acq_trigger_in\[262\] " "Info: Source node \"HEX2\[2\]\" connects to port \"acq_trigger_in\[262\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[2\] acq_data_in\[262\] " "Info: Source node \"HEX2\[2\]\" connects to port \"acq_data_in\[262\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[3\] acq_trigger_in\[263\] " "Info: Source node \"HEX2\[3\]\" connects to port \"acq_trigger_in\[263\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[3\] acq_data_in\[263\] " "Info: Source node \"HEX2\[3\]\" connects to port \"acq_data_in\[263\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[4\] acq_trigger_in\[264\] " "Info: Source node \"HEX2\[4\]\" connects to port \"acq_trigger_in\[264\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[4\] acq_data_in\[264\] " "Info: Source node \"HEX2\[4\]\" connects to port \"acq_data_in\[264\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[5\] acq_trigger_in\[265\] " "Info: Source node \"HEX2\[5\]\" connects to port \"acq_trigger_in\[265\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[5\] acq_data_in\[265\] " "Info: Source node \"HEX2\[5\]\" connects to port \"acq_data_in\[265\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[6\] acq_trigger_in\[266\] " "Info: Source node \"HEX2\[6\]\" connects to port \"acq_trigger_in\[266\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX2\[6\] acq_data_in\[266\] " "Info: Source node \"HEX2\[6\]\" connects to port \"acq_data_in\[266\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX2\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 147 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[0\] acq_trigger_in\[267\] " "Info: Source node \"HEX3\[0\]\" connects to port \"acq_trigger_in\[267\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[0\] acq_data_in\[267\] " "Info: Source node \"HEX3\[0\]\" connects to port \"acq_data_in\[267\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[1\] acq_trigger_in\[268\] " "Info: Source node \"HEX3\[1\]\" connects to port \"acq_trigger_in\[268\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[1\] acq_data_in\[268\] " "Info: Source node \"HEX3\[1\]\" connects to port \"acq_data_in\[268\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[2\] acq_trigger_in\[269\] " "Info: Source node \"HEX3\[2\]\" connects to port \"acq_trigger_in\[269\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[2\] acq_data_in\[269\] " "Info: Source node \"HEX3\[2\]\" connects to port \"acq_data_in\[269\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[3\] acq_trigger_in\[270\] " "Info: Source node \"HEX3\[3\]\" connects to port \"acq_trigger_in\[270\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[3\] acq_data_in\[270\] " "Info: Source node \"HEX3\[3\]\" connects to port \"acq_data_in\[270\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[4\] acq_trigger_in\[271\] " "Info: Source node \"HEX3\[4\]\" connects to port \"acq_trigger_in\[271\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[4\] acq_data_in\[271\] " "Info: Source node \"HEX3\[4\]\" connects to port \"acq_data_in\[271\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[5\] acq_trigger_in\[272\] " "Info: Source node \"HEX3\[5\]\" connects to port \"acq_trigger_in\[272\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[5\] acq_data_in\[272\] " "Info: Source node \"HEX3\[5\]\" connects to port \"acq_data_in\[272\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[6\] acq_trigger_in\[273\] " "Info: Source node \"HEX3\[6\]\" connects to port \"acq_trigger_in\[273\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX3\[6\] acq_data_in\[273\] " "Info: Source node \"HEX3\[6\]\" connects to port \"acq_data_in\[273\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX3\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 148 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[0\] acq_trigger_in\[274\] " "Info: Source node \"HEX4\[0\]\" connects to port \"acq_trigger_in\[274\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[0\] acq_data_in\[274\] " "Info: Source node \"HEX4\[0\]\" connects to port \"acq_data_in\[274\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[1\] acq_trigger_in\[275\] " "Info: Source node \"HEX4\[1\]\" connects to port \"acq_trigger_in\[275\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[1\] acq_data_in\[275\] " "Info: Source node \"HEX4\[1\]\" connects to port \"acq_data_in\[275\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[2\] acq_trigger_in\[276\] " "Info: Source node \"HEX4\[2\]\" connects to port \"acq_trigger_in\[276\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[2\] acq_data_in\[276\] " "Info: Source node \"HEX4\[2\]\" connects to port \"acq_data_in\[276\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[3\] acq_trigger_in\[277\] " "Info: Source node \"HEX4\[3\]\" connects to port \"acq_trigger_in\[277\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[3\] acq_data_in\[277\] " "Info: Source node \"HEX4\[3\]\" connects to port \"acq_data_in\[277\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[4\] acq_trigger_in\[278\] " "Info: Source node \"HEX4\[4\]\" connects to port \"acq_trigger_in\[278\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[4\] acq_data_in\[278\] " "Info: Source node \"HEX4\[4\]\" connects to port \"acq_data_in\[278\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[5\] acq_trigger_in\[279\] " "Info: Source node \"HEX4\[5\]\" connects to port \"acq_trigger_in\[279\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[5\] acq_data_in\[279\] " "Info: Source node \"HEX4\[5\]\" connects to port \"acq_data_in\[279\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[6\] acq_trigger_in\[280\] " "Info: Source node \"HEX4\[6\]\" connects to port \"acq_trigger_in\[280\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX4\[6\] acq_data_in\[280\] " "Info: Source node \"HEX4\[6\]\" connects to port \"acq_data_in\[280\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX4\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 149 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[0\] acq_trigger_in\[281\] " "Info: Source node \"HEX5\[0\]\" connects to port \"acq_trigger_in\[281\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[0\] acq_data_in\[281\] " "Info: Source node \"HEX5\[0\]\" connects to port \"acq_data_in\[281\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[1\] acq_trigger_in\[282\] " "Info: Source node \"HEX5\[1\]\" connects to port \"acq_trigger_in\[282\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[1\] acq_data_in\[282\] " "Info: Source node \"HEX5\[1\]\" connects to port \"acq_data_in\[282\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[2\] acq_trigger_in\[283\] " "Info: Source node \"HEX5\[2\]\" connects to port \"acq_trigger_in\[283\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[2\] acq_data_in\[283\] " "Info: Source node \"HEX5\[2\]\" connects to port \"acq_data_in\[283\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[3\] acq_trigger_in\[284\] " "Info: Source node \"HEX5\[3\]\" connects to port \"acq_trigger_in\[284\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[3\] acq_data_in\[284\] " "Info: Source node \"HEX5\[3\]\" connects to port \"acq_data_in\[284\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[4\] acq_trigger_in\[285\] " "Info: Source node \"HEX5\[4\]\" connects to port \"acq_trigger_in\[285\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[4\] acq_data_in\[285\] " "Info: Source node \"HEX5\[4\]\" connects to port \"acq_data_in\[285\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[5\] acq_trigger_in\[286\] " "Info: Source node \"HEX5\[5\]\" connects to port \"acq_trigger_in\[286\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[5\] acq_data_in\[286\] " "Info: Source node \"HEX5\[5\]\" connects to port \"acq_data_in\[286\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[6\] acq_trigger_in\[287\] " "Info: Source node \"HEX5\[6\]\" connects to port \"acq_trigger_in\[287\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX5\[6\] acq_data_in\[287\] " "Info: Source node \"HEX5\[6\]\" connects to port \"acq_data_in\[287\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX5\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 150 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[0\] acq_trigger_in\[288\] " "Info: Source node \"HEX6\[0\]\" connects to port \"acq_trigger_in\[288\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[0\] acq_data_in\[288\] " "Info: Source node \"HEX6\[0\]\" connects to port \"acq_data_in\[288\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[1\] acq_trigger_in\[289\] " "Info: Source node \"HEX6\[1\]\" connects to port \"acq_trigger_in\[289\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[1\] acq_data_in\[289\] " "Info: Source node \"HEX6\[1\]\" connects to port \"acq_data_in\[289\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[2\] acq_trigger_in\[290\] " "Info: Source node \"HEX6\[2\]\" connects to port \"acq_trigger_in\[290\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[2\] acq_data_in\[290\] " "Info: Source node \"HEX6\[2\]\" connects to port \"acq_data_in\[290\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[3\] acq_trigger_in\[291\] " "Info: Source node \"HEX6\[3\]\" connects to port \"acq_trigger_in\[291\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[3\] acq_data_in\[291\] " "Info: Source node \"HEX6\[3\]\" connects to port \"acq_data_in\[291\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[4\] acq_trigger_in\[292\] " "Info: Source node \"HEX6\[4\]\" connects to port \"acq_trigger_in\[292\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[4\] acq_data_in\[292\] " "Info: Source node \"HEX6\[4\]\" connects to port \"acq_data_in\[292\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[5\] acq_trigger_in\[293\] " "Info: Source node \"HEX6\[5\]\" connects to port \"acq_trigger_in\[293\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[5\] acq_data_in\[293\] " "Info: Source node \"HEX6\[5\]\" connects to port \"acq_data_in\[293\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[6\] acq_trigger_in\[294\] " "Info: Source node \"HEX6\[6\]\" connects to port \"acq_trigger_in\[294\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX6\[6\] acq_data_in\[294\] " "Info: Source node \"HEX6\[6\]\" connects to port \"acq_data_in\[294\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX6\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 151 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[0\] acq_trigger_in\[295\] " "Info: Source node \"HEX7\[0\]\" connects to port \"acq_trigger_in\[295\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[0\] acq_data_in\[295\] " "Info: Source node \"HEX7\[0\]\" connects to port \"acq_data_in\[295\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[1\] acq_trigger_in\[296\] " "Info: Source node \"HEX7\[1\]\" connects to port \"acq_trigger_in\[296\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[1\] acq_data_in\[296\] " "Info: Source node \"HEX7\[1\]\" connects to port \"acq_data_in\[296\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[2\] acq_trigger_in\[297\] " "Info: Source node \"HEX7\[2\]\" connects to port \"acq_trigger_in\[297\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[2\] acq_data_in\[297\] " "Info: Source node \"HEX7\[2\]\" connects to port \"acq_data_in\[297\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[3\] acq_trigger_in\[298\] " "Info: Source node \"HEX7\[3\]\" connects to port \"acq_trigger_in\[298\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[3\] acq_data_in\[298\] " "Info: Source node \"HEX7\[3\]\" connects to port \"acq_data_in\[298\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[4\] acq_trigger_in\[299\] " "Info: Source node \"HEX7\[4\]\" connects to port \"acq_trigger_in\[299\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[4\] acq_data_in\[299\] " "Info: Source node \"HEX7\[4\]\" connects to port \"acq_data_in\[299\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[5\] acq_trigger_in\[300\] " "Info: Source node \"HEX7\[5\]\" connects to port \"acq_trigger_in\[300\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[5\] acq_data_in\[300\] " "Info: Source node \"HEX7\[5\]\" connects to port \"acq_data_in\[300\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[6\] acq_trigger_in\[301\] " "Info: Source node \"HEX7\[6\]\" connects to port \"acq_trigger_in\[301\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "HEX7\[6\] acq_data_in\[301\] " "Info: Source node \"HEX7\[6\]\" connects to port \"acq_data_in\[301\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "HEX7\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 152 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "KEY\[0\] acq_trigger_in\[302\] " "Info: Source node \"KEY\[0\]\" connects to port \"acq_trigger_in\[302\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "KEY\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 141 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "KEY\[0\] acq_data_in\[302\] " "Info: Source node \"KEY\[0\]\" connects to port \"acq_data_in\[302\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "KEY\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 141 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[0\] acq_trigger_in\[303\] " "Info: Source node \"LEDR\[0\]\" connects to port \"acq_trigger_in\[303\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[0\] acq_data_in\[303\] " "Info: Source node \"LEDR\[0\]\" connects to port \"acq_data_in\[303\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[10\] acq_trigger_in\[304\] " "Info: Source node \"LEDR\[10\]\" connects to port \"acq_trigger_in\[304\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[10\] acq_data_in\[304\] " "Info: Source node \"LEDR\[10\]\" connects to port \"acq_data_in\[304\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[11\] acq_trigger_in\[305\] " "Info: Source node \"LEDR\[11\]\" connects to port \"acq_trigger_in\[305\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[11\] acq_data_in\[305\] " "Info: Source node \"LEDR\[11\]\" connects to port \"acq_data_in\[305\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[12\] acq_trigger_in\[306\] " "Info: Source node \"LEDR\[12\]\" connects to port \"acq_trigger_in\[306\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[12\] acq_data_in\[306\] " "Info: Source node \"LEDR\[12\]\" connects to port \"acq_data_in\[306\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[13\] acq_trigger_in\[307\] " "Info: Source node \"LEDR\[13\]\" connects to port \"acq_trigger_in\[307\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[13\] acq_data_in\[307\] " "Info: Source node \"LEDR\[13\]\" connects to port \"acq_data_in\[307\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[14\] acq_trigger_in\[308\] " "Info: Source node \"LEDR\[14\]\" connects to port \"acq_trigger_in\[308\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[14\] acq_data_in\[308\] " "Info: Source node \"LEDR\[14\]\" connects to port \"acq_data_in\[308\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[15\] acq_trigger_in\[309\] " "Info: Source node \"LEDR\[15\]\" connects to port \"acq_trigger_in\[309\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[15\] acq_data_in\[309\] " "Info: Source node \"LEDR\[15\]\" connects to port \"acq_data_in\[309\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[16\] acq_trigger_in\[310\] " "Info: Source node \"LEDR\[16\]\" connects to port \"acq_trigger_in\[310\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[16\] acq_data_in\[310\] " "Info: Source node \"LEDR\[16\]\" connects to port \"acq_data_in\[310\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[17\] acq_trigger_in\[311\] " "Info: Source node \"LEDR\[17\]\" connects to port \"acq_trigger_in\[311\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[17\] acq_data_in\[311\] " "Info: Source node \"LEDR\[17\]\" connects to port \"acq_data_in\[311\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[1\] acq_trigger_in\[312\] " "Info: Source node \"LEDR\[1\]\" connects to port \"acq_trigger_in\[312\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[1\] acq_data_in\[312\] " "Info: Source node \"LEDR\[1\]\" connects to port \"acq_data_in\[312\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[2\] acq_trigger_in\[313\] " "Info: Source node \"LEDR\[2\]\" connects to port \"acq_trigger_in\[313\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[2\] acq_data_in\[313\] " "Info: Source node \"LEDR\[2\]\" connects to port \"acq_data_in\[313\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[3\] acq_trigger_in\[314\] " "Info: Source node \"LEDR\[3\]\" connects to port \"acq_trigger_in\[314\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[3\] acq_data_in\[314\] " "Info: Source node \"LEDR\[3\]\" connects to port \"acq_data_in\[314\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[4\] acq_trigger_in\[315\] " "Info: Source node \"LEDR\[4\]\" connects to port \"acq_trigger_in\[315\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[4\] acq_data_in\[315\] " "Info: Source node \"LEDR\[4\]\" connects to port \"acq_data_in\[315\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[5\] acq_trigger_in\[316\] " "Info: Source node \"LEDR\[5\]\" connects to port \"acq_trigger_in\[316\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[5\] acq_data_in\[316\] " "Info: Source node \"LEDR\[5\]\" connects to port \"acq_data_in\[316\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[6\] acq_trigger_in\[317\] " "Info: Source node \"LEDR\[6\]\" connects to port \"acq_trigger_in\[317\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[6\] acq_data_in\[317\] " "Info: Source node \"LEDR\[6\]\" connects to port \"acq_data_in\[317\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[7\] acq_trigger_in\[318\] " "Info: Source node \"LEDR\[7\]\" connects to port \"acq_trigger_in\[318\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[7\] acq_data_in\[318\] " "Info: Source node \"LEDR\[7\]\" connects to port \"acq_data_in\[318\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[8\] acq_trigger_in\[319\] " "Info: Source node \"LEDR\[8\]\" connects to port \"acq_trigger_in\[319\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[8\] acq_data_in\[319\] " "Info: Source node \"LEDR\[8\]\" connects to port \"acq_data_in\[319\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[9\] acq_trigger_in\[320\] " "Info: Source node \"LEDR\[9\]\" connects to port \"acq_trigger_in\[320\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "LEDR\[9\] acq_data_in\[320\] " "Info: Source node \"LEDR\[9\]\" connects to port \"acq_data_in\[320\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "LEDR\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 155 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[0\] acq_trigger_in\[321\] " "Info: Source node \"SRAM_ADDR\[0\]\" connects to port \"acq_trigger_in\[321\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[0\] acq_data_in\[321\] " "Info: Source node \"SRAM_ADDR\[0\]\" connects to port \"acq_data_in\[321\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[10\] acq_trigger_in\[322\] " "Info: Source node \"SRAM_ADDR\[10\]\" connects to port \"acq_trigger_in\[322\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[10\] acq_data_in\[322\] " "Info: Source node \"SRAM_ADDR\[10\]\" connects to port \"acq_data_in\[322\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[11\] acq_trigger_in\[323\] " "Info: Source node \"SRAM_ADDR\[11\]\" connects to port \"acq_trigger_in\[323\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[11\] acq_data_in\[323\] " "Info: Source node \"SRAM_ADDR\[11\]\" connects to port \"acq_data_in\[323\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[12\] acq_trigger_in\[324\] " "Info: Source node \"SRAM_ADDR\[12\]\" connects to port \"acq_trigger_in\[324\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[12\] acq_data_in\[324\] " "Info: Source node \"SRAM_ADDR\[12\]\" connects to port \"acq_data_in\[324\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[13\] acq_trigger_in\[325\] " "Info: Source node \"SRAM_ADDR\[13\]\" connects to port \"acq_trigger_in\[325\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[13\] acq_data_in\[325\] " "Info: Source node \"SRAM_ADDR\[13\]\" connects to port \"acq_data_in\[325\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[14\] acq_trigger_in\[326\] " "Info: Source node \"SRAM_ADDR\[14\]\" connects to port \"acq_trigger_in\[326\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[14\] acq_data_in\[326\] " "Info: Source node \"SRAM_ADDR\[14\]\" connects to port \"acq_data_in\[326\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[15\] acq_trigger_in\[327\] " "Info: Source node \"SRAM_ADDR\[15\]\" connects to port \"acq_trigger_in\[327\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[15\] acq_data_in\[327\] " "Info: Source node \"SRAM_ADDR\[15\]\" connects to port \"acq_data_in\[327\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[16\] acq_trigger_in\[328\] " "Info: Source node \"SRAM_ADDR\[16\]\" connects to port \"acq_trigger_in\[328\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[16\] acq_data_in\[328\] " "Info: Source node \"SRAM_ADDR\[16\]\" connects to port \"acq_data_in\[328\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[17\] acq_trigger_in\[329\] " "Info: Source node \"SRAM_ADDR\[17\]\" connects to port \"acq_trigger_in\[329\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[17\] acq_data_in\[329\] " "Info: Source node \"SRAM_ADDR\[17\]\" connects to port \"acq_data_in\[329\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[1\] acq_trigger_in\[330\] " "Info: Source node \"SRAM_ADDR\[1\]\" connects to port \"acq_trigger_in\[330\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[1\] acq_data_in\[330\] " "Info: Source node \"SRAM_ADDR\[1\]\" connects to port \"acq_data_in\[330\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[2\] acq_trigger_in\[331\] " "Info: Source node \"SRAM_ADDR\[2\]\" connects to port \"acq_trigger_in\[331\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[2\] acq_data_in\[331\] " "Info: Source node \"SRAM_ADDR\[2\]\" connects to port \"acq_data_in\[331\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[3\] acq_trigger_in\[332\] " "Info: Source node \"SRAM_ADDR\[3\]\" connects to port \"acq_trigger_in\[332\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[3\] acq_data_in\[332\] " "Info: Source node \"SRAM_ADDR\[3\]\" connects to port \"acq_data_in\[332\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[4\] acq_trigger_in\[333\] " "Info: Source node \"SRAM_ADDR\[4\]\" connects to port \"acq_trigger_in\[333\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[4\] acq_data_in\[333\] " "Info: Source node \"SRAM_ADDR\[4\]\" connects to port \"acq_data_in\[333\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[5\] acq_trigger_in\[334\] " "Info: Source node \"SRAM_ADDR\[5\]\" connects to port \"acq_trigger_in\[334\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[5\] acq_data_in\[334\] " "Info: Source node \"SRAM_ADDR\[5\]\" connects to port \"acq_data_in\[334\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[6\] acq_trigger_in\[335\] " "Info: Source node \"SRAM_ADDR\[6\]\" connects to port \"acq_trigger_in\[335\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[6\] acq_data_in\[335\] " "Info: Source node \"SRAM_ADDR\[6\]\" connects to port \"acq_data_in\[335\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[7\] acq_trigger_in\[336\] " "Info: Source node \"SRAM_ADDR\[7\]\" connects to port \"acq_trigger_in\[336\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[7\] acq_data_in\[336\] " "Info: Source node \"SRAM_ADDR\[7\]\" connects to port \"acq_data_in\[336\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[8\] acq_trigger_in\[337\] " "Info: Source node \"SRAM_ADDR\[8\]\" connects to port \"acq_trigger_in\[337\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[8\] acq_data_in\[337\] " "Info: Source node \"SRAM_ADDR\[8\]\" connects to port \"acq_data_in\[337\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[9\] acq_trigger_in\[338\] " "Info: Source node \"SRAM_ADDR\[9\]\" connects to port \"acq_trigger_in\[338\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_ADDR\[9\] acq_data_in\[338\] " "Info: Source node \"SRAM_ADDR\[9\]\" connects to port \"acq_data_in\[338\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_ADDR\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 184 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_CE_N acq_trigger_in\[339\] " "Info: Source node \"SRAM_CE_N\" connects to port \"acq_trigger_in\[339\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_CE_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 188 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_CE_N acq_data_in\[339\] " "Info: Source node \"SRAM_CE_N\" connects to port \"acq_data_in\[339\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_CE_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 188 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[0\] acq_trigger_in\[340\] " "Info: Source node \"SRAM_DQ\[0\]\" connects to port \"acq_trigger_in\[340\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[0\] acq_data_in\[340\] " "Info: Source node \"SRAM_DQ\[0\]\" connects to port \"acq_data_in\[340\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[10\] acq_trigger_in\[341\] " "Info: Source node \"SRAM_DQ\[10\]\" connects to port \"acq_trigger_in\[341\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[10\] acq_data_in\[341\] " "Info: Source node \"SRAM_DQ\[10\]\" connects to port \"acq_data_in\[341\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[11\] acq_trigger_in\[342\] " "Info: Source node \"SRAM_DQ\[11\]\" connects to port \"acq_trigger_in\[342\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[11\] acq_data_in\[342\] " "Info: Source node \"SRAM_DQ\[11\]\" connects to port \"acq_data_in\[342\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[12\] acq_trigger_in\[343\] " "Info: Source node \"SRAM_DQ\[12\]\" connects to port \"acq_trigger_in\[343\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[12\] acq_data_in\[343\] " "Info: Source node \"SRAM_DQ\[12\]\" connects to port \"acq_data_in\[343\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[13\] acq_trigger_in\[344\] " "Info: Source node \"SRAM_DQ\[13\]\" connects to port \"acq_trigger_in\[344\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[13\] acq_data_in\[344\] " "Info: Source node \"SRAM_DQ\[13\]\" connects to port \"acq_data_in\[344\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[14\] acq_trigger_in\[345\] " "Info: Source node \"SRAM_DQ\[14\]\" connects to port \"acq_trigger_in\[345\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[14\] acq_data_in\[345\] " "Info: Source node \"SRAM_DQ\[14\]\" connects to port \"acq_data_in\[345\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[15\] acq_trigger_in\[346\] " "Info: Source node \"SRAM_DQ\[15\]\" connects to port \"acq_trigger_in\[346\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[15\] acq_data_in\[346\] " "Info: Source node \"SRAM_DQ\[15\]\" connects to port \"acq_data_in\[346\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[1\] acq_trigger_in\[347\] " "Info: Source node \"SRAM_DQ\[1\]\" connects to port \"acq_trigger_in\[347\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[1\] acq_data_in\[347\] " "Info: Source node \"SRAM_DQ\[1\]\" connects to port \"acq_data_in\[347\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[2\] acq_trigger_in\[348\] " "Info: Source node \"SRAM_DQ\[2\]\" connects to port \"acq_trigger_in\[348\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[2\] acq_data_in\[348\] " "Info: Source node \"SRAM_DQ\[2\]\" connects to port \"acq_data_in\[348\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[3\] acq_trigger_in\[349\] " "Info: Source node \"SRAM_DQ\[3\]\" connects to port \"acq_trigger_in\[349\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[3\] acq_data_in\[349\] " "Info: Source node \"SRAM_DQ\[3\]\" connects to port \"acq_data_in\[349\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[4\] acq_trigger_in\[350\] " "Info: Source node \"SRAM_DQ\[4\]\" connects to port \"acq_trigger_in\[350\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[4\] acq_data_in\[350\] " "Info: Source node \"SRAM_DQ\[4\]\" connects to port \"acq_data_in\[350\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[5\] acq_trigger_in\[351\] " "Info: Source node \"SRAM_DQ\[5\]\" connects to port \"acq_trigger_in\[351\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[5\] acq_data_in\[351\] " "Info: Source node \"SRAM_DQ\[5\]\" connects to port \"acq_data_in\[351\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[6\] acq_trigger_in\[352\] " "Info: Source node \"SRAM_DQ\[6\]\" connects to port \"acq_trigger_in\[352\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[6\] acq_data_in\[352\] " "Info: Source node \"SRAM_DQ\[6\]\" connects to port \"acq_data_in\[352\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[7\] acq_trigger_in\[353\] " "Info: Source node \"SRAM_DQ\[7\]\" connects to port \"acq_trigger_in\[353\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[7\] acq_data_in\[353\] " "Info: Source node \"SRAM_DQ\[7\]\" connects to port \"acq_data_in\[353\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[8\] acq_trigger_in\[354\] " "Info: Source node \"SRAM_DQ\[8\]\" connects to port \"acq_trigger_in\[354\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[8\] acq_data_in\[354\] " "Info: Source node \"SRAM_DQ\[8\]\" connects to port \"acq_data_in\[354\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[9\] acq_trigger_in\[355\] " "Info: Source node \"SRAM_DQ\[9\]\" connects to port \"acq_trigger_in\[355\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_DQ\[9\] acq_data_in\[355\] " "Info: Source node \"SRAM_DQ\[9\]\" connects to port \"acq_data_in\[355\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_DQ\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 183 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_LB_N acq_trigger_in\[356\] " "Info: Source node \"SRAM_LB_N\" connects to port \"acq_trigger_in\[356\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_LB_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 186 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_LB_N acq_data_in\[356\] " "Info: Source node \"SRAM_LB_N\" connects to port \"acq_data_in\[356\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_LB_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 186 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_OE_N acq_trigger_in\[357\] " "Info: Source node \"SRAM_OE_N\" connects to port \"acq_trigger_in\[357\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_OE_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 189 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_OE_N acq_data_in\[357\] " "Info: Source node \"SRAM_OE_N\" connects to port \"acq_data_in\[357\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_OE_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 189 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_UB_N acq_trigger_in\[358\] " "Info: Source node \"SRAM_UB_N\" connects to port \"acq_trigger_in\[358\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_UB_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 185 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_UB_N acq_data_in\[358\] " "Info: Source node \"SRAM_UB_N\" connects to port \"acq_data_in\[358\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_UB_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 185 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_WE_N acq_trigger_in\[359\] " "Info: Source node \"SRAM_WE_N\" connects to port \"acq_trigger_in\[359\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_WE_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 187 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "SRAM_WE_N acq_data_in\[359\] " "Info: Source node \"SRAM_WE_N\" connects to port \"acq_data_in\[359\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "SRAM_WE_N" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 187 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "UART_RXD acq_trigger_in\[360\] " "Info: Source node \"UART_RXD\" connects to port \"acq_trigger_in\[360\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "UART_RXD" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 158 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "UART_RXD acq_data_in\[360\] " "Info: Source node \"UART_RXD\" connects to port \"acq_data_in\[360\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "UART_RXD" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 158 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "UART_TXD acq_trigger_in\[361\] " "Info: Source node \"UART_TXD\" connects to port \"acq_trigger_in\[361\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "UART_TXD" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 157 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "UART_TXD acq_data_in\[361\] " "Info: Source node \"UART_TXD\" connects to port \"acq_data_in\[361\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "UART_TXD" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 157 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_BLANK acq_trigger_in\[386\] " "Info: Source node \"VGA_BLANK\" connects to port \"acq_trigger_in\[386\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_BLANK" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 232 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_BLANK acq_data_in\[386\] " "Info: Source node \"VGA_BLANK\" connects to port \"acq_data_in\[386\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_BLANK" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 232 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[0\] acq_trigger_in\[387\] " "Info: Source node \"VGA_B\[0\]\" connects to port \"acq_trigger_in\[387\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[0\] acq_data_in\[387\] " "Info: Source node \"VGA_B\[0\]\" connects to port \"acq_data_in\[387\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[1\] acq_trigger_in\[388\] " "Info: Source node \"VGA_B\[1\]\" connects to port \"acq_trigger_in\[388\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[1\] acq_data_in\[388\] " "Info: Source node \"VGA_B\[1\]\" connects to port \"acq_data_in\[388\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[2\] acq_trigger_in\[389\] " "Info: Source node \"VGA_B\[2\]\" connects to port \"acq_trigger_in\[389\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[2\] acq_data_in\[389\] " "Info: Source node \"VGA_B\[2\]\" connects to port \"acq_data_in\[389\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[3\] acq_trigger_in\[390\] " "Info: Source node \"VGA_B\[3\]\" connects to port \"acq_trigger_in\[390\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[3\] acq_data_in\[390\] " "Info: Source node \"VGA_B\[3\]\" connects to port \"acq_data_in\[390\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[4\] acq_trigger_in\[391\] " "Info: Source node \"VGA_B\[4\]\" connects to port \"acq_trigger_in\[391\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[4\] acq_data_in\[391\] " "Info: Source node \"VGA_B\[4\]\" connects to port \"acq_data_in\[391\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[5\] acq_trigger_in\[392\] " "Info: Source node \"VGA_B\[5\]\" connects to port \"acq_trigger_in\[392\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[5\] acq_data_in\[392\] " "Info: Source node \"VGA_B\[5\]\" connects to port \"acq_data_in\[392\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[6\] acq_trigger_in\[393\] " "Info: Source node \"VGA_B\[6\]\" connects to port \"acq_trigger_in\[393\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[6\] acq_data_in\[393\] " "Info: Source node \"VGA_B\[6\]\" connects to port \"acq_data_in\[393\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[7\] acq_trigger_in\[394\] " "Info: Source node \"VGA_B\[7\]\" connects to port \"acq_trigger_in\[394\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[7\] acq_data_in\[394\] " "Info: Source node \"VGA_B\[7\]\" connects to port \"acq_data_in\[394\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[8\] acq_trigger_in\[395\] " "Info: Source node \"VGA_B\[8\]\" connects to port \"acq_trigger_in\[395\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[8\] acq_data_in\[395\] " "Info: Source node \"VGA_B\[8\]\" connects to port \"acq_data_in\[395\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[9\] acq_trigger_in\[396\] " "Info: Source node \"VGA_B\[9\]\" connects to port \"acq_trigger_in\[396\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_B\[9\] acq_data_in\[396\] " "Info: Source node \"VGA_B\[9\]\" connects to port \"acq_data_in\[396\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_B\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 236 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_CLK acq_trigger_in\[397\] " "Info: Source node \"VGA_CLK\" connects to port \"acq_trigger_in\[397\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_CLK" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 229 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_CLK acq_data_in\[397\] " "Info: Source node \"VGA_CLK\" connects to port \"acq_data_in\[397\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_CLK" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 229 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[0\] acq_trigger_in\[398\] " "Info: Source node \"VGA_G\[0\]\" connects to port \"acq_trigger_in\[398\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[0\] acq_data_in\[398\] " "Info: Source node \"VGA_G\[0\]\" connects to port \"acq_data_in\[398\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[1\] acq_trigger_in\[399\] " "Info: Source node \"VGA_G\[1\]\" connects to port \"acq_trigger_in\[399\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[1\] acq_data_in\[399\] " "Info: Source node \"VGA_G\[1\]\" connects to port \"acq_data_in\[399\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[2\] acq_trigger_in\[400\] " "Info: Source node \"VGA_G\[2\]\" connects to port \"acq_trigger_in\[400\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[2\] acq_data_in\[400\] " "Info: Source node \"VGA_G\[2\]\" connects to port \"acq_data_in\[400\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[3\] acq_trigger_in\[401\] " "Info: Source node \"VGA_G\[3\]\" connects to port \"acq_trigger_in\[401\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[3\] acq_data_in\[401\] " "Info: Source node \"VGA_G\[3\]\" connects to port \"acq_data_in\[401\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[4\] acq_trigger_in\[402\] " "Info: Source node \"VGA_G\[4\]\" connects to port \"acq_trigger_in\[402\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[4\] acq_data_in\[402\] " "Info: Source node \"VGA_G\[4\]\" connects to port \"acq_data_in\[402\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[5\] acq_trigger_in\[403\] " "Info: Source node \"VGA_G\[5\]\" connects to port \"acq_trigger_in\[403\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[5\] acq_data_in\[403\] " "Info: Source node \"VGA_G\[5\]\" connects to port \"acq_data_in\[403\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[6\] acq_trigger_in\[404\] " "Info: Source node \"VGA_G\[6\]\" connects to port \"acq_trigger_in\[404\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[6\] acq_data_in\[404\] " "Info: Source node \"VGA_G\[6\]\" connects to port \"acq_data_in\[404\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[7\] acq_trigger_in\[405\] " "Info: Source node \"VGA_G\[7\]\" connects to port \"acq_trigger_in\[405\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[7\] acq_data_in\[405\] " "Info: Source node \"VGA_G\[7\]\" connects to port \"acq_data_in\[405\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[8\] acq_trigger_in\[406\] " "Info: Source node \"VGA_G\[8\]\" connects to port \"acq_trigger_in\[406\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[8\] acq_data_in\[406\] " "Info: Source node \"VGA_G\[8\]\" connects to port \"acq_data_in\[406\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[9\] acq_trigger_in\[407\] " "Info: Source node \"VGA_G\[9\]\" connects to port \"acq_trigger_in\[407\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_G\[9\] acq_data_in\[407\] " "Info: Source node \"VGA_G\[9\]\" connects to port \"acq_data_in\[407\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_G\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 235 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_HS acq_trigger_in\[408\] " "Info: Source node \"VGA_HS\" connects to port \"acq_trigger_in\[408\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_HS" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 230 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_HS acq_data_in\[408\] " "Info: Source node \"VGA_HS\" connects to port \"acq_data_in\[408\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_HS" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 230 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[0\] acq_trigger_in\[409\] " "Info: Source node \"VGA_R\[0\]\" connects to port \"acq_trigger_in\[409\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[0\] acq_data_in\[409\] " "Info: Source node \"VGA_R\[0\]\" connects to port \"acq_data_in\[409\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[1\] acq_trigger_in\[410\] " "Info: Source node \"VGA_R\[1\]\" connects to port \"acq_trigger_in\[410\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[1\] acq_data_in\[410\] " "Info: Source node \"VGA_R\[1\]\" connects to port \"acq_data_in\[410\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[2\] acq_trigger_in\[411\] " "Info: Source node \"VGA_R\[2\]\" connects to port \"acq_trigger_in\[411\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[2\] acq_data_in\[411\] " "Info: Source node \"VGA_R\[2\]\" connects to port \"acq_data_in\[411\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[3\] acq_trigger_in\[412\] " "Info: Source node \"VGA_R\[3\]\" connects to port \"acq_trigger_in\[412\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[3\] acq_data_in\[412\] " "Info: Source node \"VGA_R\[3\]\" connects to port \"acq_data_in\[412\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[4\] acq_trigger_in\[413\] " "Info: Source node \"VGA_R\[4\]\" connects to port \"acq_trigger_in\[413\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[4\] acq_data_in\[413\] " "Info: Source node \"VGA_R\[4\]\" connects to port \"acq_data_in\[413\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[5\] acq_trigger_in\[414\] " "Info: Source node \"VGA_R\[5\]\" connects to port \"acq_trigger_in\[414\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[5\] acq_data_in\[414\] " "Info: Source node \"VGA_R\[5\]\" connects to port \"acq_data_in\[414\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[6\] acq_trigger_in\[415\] " "Info: Source node \"VGA_R\[6\]\" connects to port \"acq_trigger_in\[415\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[6\] acq_data_in\[415\] " "Info: Source node \"VGA_R\[6\]\" connects to port \"acq_data_in\[415\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[7\] acq_trigger_in\[416\] " "Info: Source node \"VGA_R\[7\]\" connects to port \"acq_trigger_in\[416\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[7\] acq_data_in\[416\] " "Info: Source node \"VGA_R\[7\]\" connects to port \"acq_data_in\[416\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[8\] acq_trigger_in\[417\] " "Info: Source node \"VGA_R\[8\]\" connects to port \"acq_trigger_in\[417\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[8\] acq_data_in\[417\] " "Info: Source node \"VGA_R\[8\]\" connects to port \"acq_data_in\[417\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[9\] acq_trigger_in\[418\] " "Info: Source node \"VGA_R\[9\]\" connects to port \"acq_trigger_in\[418\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_R\[9\] acq_data_in\[418\] " "Info: Source node \"VGA_R\[9\]\" connects to port \"acq_data_in\[418\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_R\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 234 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_SYNC acq_trigger_in\[419\] " "Info: Source node \"VGA_SYNC\" connects to port \"acq_trigger_in\[419\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_SYNC" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 233 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_SYNC acq_data_in\[419\] " "Info: Source node \"VGA_SYNC\" connects to port \"acq_data_in\[419\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_SYNC" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 233 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_VS acq_trigger_in\[420\] " "Info: Source node \"VGA_VS\" connects to port \"acq_trigger_in\[420\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_VS" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 231 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "VGA_VS acq_data_in\[420\] " "Info: Source node \"VGA_VS\" connects to port \"acq_data_in\[420\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "VGA_VS" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 231 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[0\] acq_trigger_in\[421\] " "Info: Source node \"count\[0\]\" connects to port \"acq_trigger_in\[421\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[0\] acq_data_in\[421\] " "Info: Source node \"count\[0\]\" connects to port \"acq_data_in\[421\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[10\] acq_trigger_in\[422\] " "Info: Source node \"count\[10\]\" connects to port \"acq_trigger_in\[422\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[10\] acq_data_in\[422\] " "Info: Source node \"count\[10\]\" connects to port \"acq_data_in\[422\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[11\] acq_trigger_in\[423\] " "Info: Source node \"count\[11\]\" connects to port \"acq_trigger_in\[423\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[11\] acq_data_in\[423\] " "Info: Source node \"count\[11\]\" connects to port \"acq_data_in\[423\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[12\] acq_trigger_in\[424\] " "Info: Source node \"count\[12\]\" connects to port \"acq_trigger_in\[424\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[12\] acq_data_in\[424\] " "Info: Source node \"count\[12\]\" connects to port \"acq_data_in\[424\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[13\] acq_trigger_in\[425\] " "Info: Source node \"count\[13\]\" connects to port \"acq_trigger_in\[425\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[13\] acq_data_in\[425\] " "Info: Source node \"count\[13\]\" connects to port \"acq_data_in\[425\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[14\] acq_trigger_in\[426\] " "Info: Source node \"count\[14\]\" connects to port \"acq_trigger_in\[426\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[14\] acq_data_in\[426\] " "Info: Source node \"count\[14\]\" connects to port \"acq_data_in\[426\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[15\] acq_trigger_in\[427\] " "Info: Source node \"count\[15\]\" connects to port \"acq_trigger_in\[427\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[15\] acq_data_in\[427\] " "Info: Source node \"count\[15\]\" connects to port \"acq_data_in\[427\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[16\] acq_trigger_in\[428\] " "Info: Source node \"count\[16\]\" connects to port \"acq_trigger_in\[428\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[16\] acq_data_in\[428\] " "Info: Source node \"count\[16\]\" connects to port \"acq_data_in\[428\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[16\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[17\] acq_trigger_in\[429\] " "Info: Source node \"count\[17\]\" connects to port \"acq_trigger_in\[429\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[17\] acq_data_in\[429\] " "Info: Source node \"count\[17\]\" connects to port \"acq_data_in\[429\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[17\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[1\] acq_trigger_in\[430\] " "Info: Source node \"count\[1\]\" connects to port \"acq_trigger_in\[430\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[1\] acq_data_in\[430\] " "Info: Source node \"count\[1\]\" connects to port \"acq_data_in\[430\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[2\] acq_trigger_in\[431\] " "Info: Source node \"count\[2\]\" connects to port \"acq_trigger_in\[431\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[2\] acq_data_in\[431\] " "Info: Source node \"count\[2\]\" connects to port \"acq_data_in\[431\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[3\] acq_trigger_in\[432\] " "Info: Source node \"count\[3\]\" connects to port \"acq_trigger_in\[432\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[3\] acq_data_in\[432\] " "Info: Source node \"count\[3\]\" connects to port \"acq_data_in\[432\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[4\] acq_trigger_in\[433\] " "Info: Source node \"count\[4\]\" connects to port \"acq_trigger_in\[433\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[4\] acq_data_in\[433\] " "Info: Source node \"count\[4\]\" connects to port \"acq_data_in\[433\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[5\] acq_trigger_in\[434\] " "Info: Source node \"count\[5\]\" connects to port \"acq_trigger_in\[434\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[5\] acq_data_in\[434\] " "Info: Source node \"count\[5\]\" connects to port \"acq_data_in\[434\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[6\] acq_trigger_in\[435\] " "Info: Source node \"count\[6\]\" connects to port \"acq_trigger_in\[435\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[6\] acq_data_in\[435\] " "Info: Source node \"count\[6\]\" connects to port \"acq_data_in\[435\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[7\] acq_trigger_in\[436\] " "Info: Source node \"count\[7\]\" connects to port \"acq_trigger_in\[436\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[7\] acq_data_in\[436\] " "Info: Source node \"count\[7\]\" connects to port \"acq_data_in\[436\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[8\] acq_trigger_in\[437\] " "Info: Source node \"count\[8\]\" connects to port \"acq_trigger_in\[437\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[8\] acq_data_in\[437\] " "Info: Source node \"count\[8\]\" connects to port \"acq_data_in\[437\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[9\] acq_trigger_in\[438\] " "Info: Source node \"count\[9\]\" connects to port \"acq_trigger_in\[438\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "count\[9\] acq_data_in\[438\] " "Info: Source node \"count\[9\]\" connects to port \"acq_data_in\[438\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "count\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_data_accept acq_trigger_in\[439\] " "Info: Source node \"input_data_accept\" connects to port \"acq_trigger_in\[439\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_data_accept" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 299 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_data_accept acq_data_in\[439\] " "Info: Source node \"input_data_accept\" connects to port \"acq_data_in\[439\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_data_accept" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 299 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_data_accept~reg0 acq_trigger_in\[440\] " "Info: Source node \"input_data_accept~reg0\" connects to port \"acq_trigger_in\[440\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_data_accept~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_data_accept~reg0 acq_data_in\[440\] " "Info: Source node \"input_data_accept~reg0\" connects to port \"acq_data_in\[440\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_data_accept~reg0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 0 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_kernel acq_trigger_in\[441\] " "Info: Source node \"input_kernel\" connects to port \"acq_trigger_in\[441\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_kernel" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 320 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "input_kernel acq_data_in\[441\] " "Info: Source node \"input_kernel\" connects to port \"acq_data_in\[441\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "input_kernel" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 320 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[0\] acq_trigger_in\[442\] " "Info: Source node \"out\[0\]\" connects to port \"acq_trigger_in\[442\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[0\] acq_data_in\[442\] " "Info: Source node \"out\[0\]\" connects to port \"acq_data_in\[442\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[0\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[10\] acq_trigger_in\[443\] " "Info: Source node \"out\[10\]\" connects to port \"acq_trigger_in\[443\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[10\] acq_data_in\[443\] " "Info: Source node \"out\[10\]\" connects to port \"acq_data_in\[443\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[10\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[11\] acq_trigger_in\[444\] " "Info: Source node \"out\[11\]\" connects to port \"acq_trigger_in\[444\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[11\] acq_data_in\[444\] " "Info: Source node \"out\[11\]\" connects to port \"acq_data_in\[444\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[11\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[12\] acq_trigger_in\[445\] " "Info: Source node \"out\[12\]\" connects to port \"acq_trigger_in\[445\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[12\] acq_data_in\[445\] " "Info: Source node \"out\[12\]\" connects to port \"acq_data_in\[445\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[12\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[13\] acq_trigger_in\[446\] " "Info: Source node \"out\[13\]\" connects to port \"acq_trigger_in\[446\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[13\] acq_data_in\[446\] " "Info: Source node \"out\[13\]\" connects to port \"acq_data_in\[446\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[13\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[14\] acq_trigger_in\[447\] " "Info: Source node \"out\[14\]\" connects to port \"acq_trigger_in\[447\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[14\] acq_data_in\[447\] " "Info: Source node \"out\[14\]\" connects to port \"acq_data_in\[447\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[14\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[15\] acq_trigger_in\[448\] " "Info: Source node \"out\[15\]\" connects to port \"acq_trigger_in\[448\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[15\] acq_data_in\[448\] " "Info: Source node \"out\[15\]\" connects to port \"acq_data_in\[448\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[15\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[1\] acq_trigger_in\[449\] " "Info: Source node \"out\[1\]\" connects to port \"acq_trigger_in\[449\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[1\] acq_data_in\[449\] " "Info: Source node \"out\[1\]\" connects to port \"acq_data_in\[449\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[1\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[2\] acq_trigger_in\[450\] " "Info: Source node \"out\[2\]\" connects to port \"acq_trigger_in\[450\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[2\] acq_data_in\[450\] " "Info: Source node \"out\[2\]\" connects to port \"acq_data_in\[450\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[2\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[3\] acq_trigger_in\[451\] " "Info: Source node \"out\[3\]\" connects to port \"acq_trigger_in\[451\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[3\] acq_data_in\[451\] " "Info: Source node \"out\[3\]\" connects to port \"acq_data_in\[451\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[3\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[4\] acq_trigger_in\[452\] " "Info: Source node \"out\[4\]\" connects to port \"acq_trigger_in\[452\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[4\] acq_data_in\[452\] " "Info: Source node \"out\[4\]\" connects to port \"acq_data_in\[452\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[4\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[5\] acq_trigger_in\[453\] " "Info: Source node \"out\[5\]\" connects to port \"acq_trigger_in\[453\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[5\] acq_data_in\[453\] " "Info: Source node \"out\[5\]\" connects to port \"acq_data_in\[453\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[5\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[6\] acq_trigger_in\[454\] " "Info: Source node \"out\[6\]\" connects to port \"acq_trigger_in\[454\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[6\] acq_data_in\[454\] " "Info: Source node \"out\[6\]\" connects to port \"acq_data_in\[454\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[6\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[7\] acq_trigger_in\[455\] " "Info: Source node \"out\[7\]\" connects to port \"acq_trigger_in\[455\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[7\] acq_data_in\[455\] " "Info: Source node \"out\[7\]\" connects to port \"acq_data_in\[455\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[7\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[8\] acq_trigger_in\[456\] " "Info: Source node \"out\[8\]\" connects to port \"acq_trigger_in\[456\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[8\] acq_data_in\[456\] " "Info: Source node \"out\[8\]\" connects to port \"acq_data_in\[456\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[8\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[9\] acq_trigger_in\[457\] " "Info: Source node \"out\[9\]\" connects to port \"acq_trigger_in\[457\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "out\[9\] acq_data_in\[457\] " "Info: Source node \"out\[9\]\" connects to port \"acq_data_in\[457\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "out\[9\]" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 476 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "output_data_valid acq_trigger_in\[458\] " "Info: Source node \"output_data_valid\" connects to port \"acq_trigger_in\[458\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "output_data_valid" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 298 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "output_data_valid acq_data_in\[458\] " "Info: Source node \"output_data_valid\" connects to port \"acq_data_in\[458\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "output_data_valid" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 298 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "write acq_trigger_in\[459\] " "Info: Source node \"write\" connects to port \"acq_trigger_in\[459\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "write" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 343 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "write acq_data_in\[459\] " "Info: Source node \"write\" connects to port \"acq_data_in\[459\]\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "write" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 343 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "auto_stp_external_clock_0 acq_clk " "Info: Source node \"auto_stp_external_clock_0\" connects to port \"acq_clk\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a0 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 55 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a1 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 89 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a2 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 123 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a3 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 157 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a4 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 191 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a5 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 225 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a6 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 259 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a7 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 293 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a8 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 327 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a9 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 361 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a10 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 395 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a11 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 429 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a12 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 463 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a13 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 497 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a14 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 531 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a15 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 565 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a16 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 599 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a17 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 633 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a18 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 667 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a19 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 701 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a20 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 735 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a21 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 769 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a22 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 803 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a23 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 837 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a24 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 871 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a25 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 905 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a26 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 939 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a27 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 973 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a28 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1007 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a29 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1041 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a30 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1075 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a31 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1109 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a32 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a32\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1143 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a33 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a33\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1177 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a34 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a34\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1211 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a35 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a35\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1245 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a36 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a36\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1279 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a37 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a37\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1313 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a38 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a38\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1347 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a39 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a39\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1381 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a40 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a40\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1415 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a41 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a41\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1449 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a42 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a42\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1483 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a43 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a43\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1517 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a44 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a44\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1551 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a45 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a45\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1585 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a46 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a46\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1619 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a47 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a47\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1653 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a48 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a48\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1687 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a49 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a49\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1721 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a50 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a50\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1755 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a51 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a51\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1789 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a52 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a52\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1823 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a53 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a53\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1857 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a54 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a54\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1891 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a55 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a55\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1925 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a56 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a56\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1959 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a57 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a57\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 1993 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a58 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a58\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2027 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a59 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a59\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2061 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a60 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a60\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2095 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a61 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a61\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2129 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a62 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a62\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2163 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a63 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a63\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2197 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a64 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a64\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2231 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a65 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a65\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2265 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a66 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a66\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2299 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a67 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a67\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2333 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a68 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a68\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2367 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a69 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a69\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2401 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a70 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a70\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2435 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a71 " "Warning (14320): Synthesized away node \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\|ram_block2a71\"" {  } { { "db/altsyncram_84o1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_84o1.tdf" 2469 2 0 } } { "db/altsyncram_8ad1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_8ad1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 140 0 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 403 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "flipped_kernel " "Info: RAM logic \"flipped_kernel\" is uninferred due to asynchronous read logic" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "38 " "Info: Inferred 38 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult0" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1229 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult1" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1239 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult2" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1243 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult3" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1247 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult4" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1251 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult5" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1255 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult6" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1259 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult7" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1263 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult8" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1267 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult9" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1271 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult10 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult10\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult10" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1275 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult11 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult11\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult11" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1295 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult12 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult12\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult12" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1315 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult13 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult13\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "Mult13" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1335 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux0\"" {  } { { "sld_rom_sr.vhd" "Mux0" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux1\"" {  } { { "sld_rom_sr.vhd" "Mux1" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux2\"" {  } { { "sld_rom_sr.vhd" "Mux2" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|Mux3\"" {  } { { "sld_rom_sr.vhd" "Mux3" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux0\"" {  } { { "sld_rom_sr.vhd" "Mux0" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux1\"" {  } { { "sld_rom_sr.vhd" "Mux1" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux2\"" {  } { { "sld_rom_sr.vhd" "Mux2" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Mux3\"" {  } { { "sld_rom_sr.vhd" "Mux3" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~402 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~402\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~402" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~403 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~403\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~403" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~404 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~404\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~404" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~405 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~405\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~405" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~406 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~406\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~406" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~407 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~407\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~407" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~408 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~408\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~408" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~409 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~409\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~409" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~410 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~410\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~410" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~411 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~411\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~411" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~412 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~412\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~412" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~413 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~413\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~413" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~414 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~414\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~414" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~415 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~415\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~415" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~416 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~416\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~416" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "flipped_kernel~417 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"flipped_kernel~417\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "flipped_kernel~417" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 303 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1229 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Info: Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Info: Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1229 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Info: Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mult_l8t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1239 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Info: Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Info: Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Info: Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Info: Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1239 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uat.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_uat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uat " "Info: Found entity 1: mult_uat" {  } { { "db/mult_uat.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mult_uat.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult11 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult11\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1295 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult11 " "Info: Instantiated megafunction \"lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Info: Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Info: Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Info: Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1295 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult11\|multcore:mult_core lpm_mult:Mult11 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult11\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1295 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult11 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult11\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1295 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult11 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1295 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Info: Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult11 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1295 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult11 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1295 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ch " "Info: Found entity 1: add_sub_7ch" {  } { { "db/add_sub_7ch.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/add_sub_7ch.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult11\|altshift:external_latency_ffs lpm_mult:Mult11 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult11\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1295 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult12\"" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1315 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult12 " "Info: Instantiated megafunction \"lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Info: Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Info: Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1315 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult12\|multcore:mult_core lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult12\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1315 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult12\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1315 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1315 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult12\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult12\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1315 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult12\|altshift:external_latency_ffs lpm_mult:Mult12 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult12\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult12\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 1315 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0\"" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1\"" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2\"" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3\"" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"sld_hub:auto_hub\|sld_rom_sr:hub_info_reg\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Info: Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Info: Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux0\"" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ooc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ooc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ooc " "Info: Found entity 1: mux_ooc" {  } { { "db/mux_ooc.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_ooc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux1\"" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux2\"" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux3\"" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux3 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:flipped_kernel_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_mux:flipped_kernel_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:flipped_kernel_rtl_0 " "Info: Instantiated megafunction \"lpm_mux:flipped_kernel_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Info: Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Info: Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Info: Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/mux_ioc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst " "Warning: Hierarchy name \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam " "Warning: Hierarchy name \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated " "Warning: Hierarchy name \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1 " "Warning: Hierarchy name \"conv_2D_SRAM_VGA_RS232\|VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_8ad1:auto_generated\|altsyncram_84o1:altsyncram1\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 257 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 17 14:17:08 2010 " "Info: Processing ended: Thu Jun 17 14:17:08 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
