#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002cdd90baf90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002cdd90baab0 .scope module, "Top_tb" "Top_tb" 3 3;
 .timescale -9 -12;
P_000002cdd90b5560 .param/l "INCREMENT" 0 3 17, C4<0001000000000000>;
v000002cdd9124d40_0 .var/s "a_input", 15 0;
v000002cdd91240c0_0 .var/s "a_input_buffer", 15 0;
v000002cdd9125100_0 .var/s "b_input", 15 0;
v000002cdd91252e0_0 .var/s "b_input_buffer", 15 0;
v000002cdd9124160_0 .var/s "c_input", 15 0;
v000002cdd9124200_0 .var/s "c_input_buffer", 15 0;
v000002cdd9125380_0 .var "clk", 0 0;
v000002cdd9125420_0 .var/s "d_input", 15 0;
v000002cdd9126430_0 .var/s "d_input_buffer", 15 0;
v000002cdd9127bf0_0 .net "func_done", 0 0, v000002cdd91239e0_0;  1 drivers
v000002cdd91261b0_0 .net "overflow", 0 0, v000002cdd9124b60_0;  1 drivers
v000002cdd9127510_0 .var "rst_n", 0 0;
v000002cdd9125f30_0 .var "start_func", 0 0;
v000002cdd9127e70_0 .net "z_output", 31 0, v000002cdd9124020_0;  1 drivers
S_000002cdd90c1bb0 .scope begin, "$unm_blk_19" "$unm_blk_19" 3 43, 3 43 0, S_000002cdd90baab0;
 .timescale -9 -12;
v000002cdd90ad7b0_0 .var/i "i", 31 0;
E_000002cdd90b47a0 .event anyedge, v000002cdd91239e0_0;
S_000002cdd9065830 .scope module, "uut" "Top" 3 23, 4 1 0, S_000002cdd90baab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_func";
    .port_info 3 /INPUT 16 "a_in";
    .port_info 4 /INPUT 16 "b_in";
    .port_info 5 /INPUT 16 "c_in";
    .port_info 6 /INPUT 16 "d_in";
    .port_info 7 /OUTPUT 32 "z_out";
    .port_info 8 /OUTPUT 1 "func_done";
    .port_info 9 /OUTPUT 1 "overflow";
P_000002cdd90659c0 .param/l "COMP_1" 1 4 45, C4<010>;
P_000002cdd90659f8 .param/l "COMP_2" 1 4 46, C4<011>;
P_000002cdd9065a30 .param/l "COMP_3" 1 4 47, C4<100>;
P_000002cdd9065a68 .param/l "DONE" 1 4 48, C4<101>;
P_000002cdd9065aa0 .param/l "IDLE" 1 4 43, C4<000>;
P_000002cdd9065ad8 .param/l "INIT" 1 4 44, C4<001>;
P_000002cdd9065b10 .param/l "MINUS_FIVE" 1 4 51, C4<11111111111111111111101100000000>;
P_000002cdd9065b48 .param/l "MINUS_TWO" 1 4 52, C4<11111111111111111111111000000000>;
P_000002cdd9065b80 .param/l "PLUS_FIVE" 1 4 53, C4<00000000000000000000010100000000>;
P_000002cdd9065bb8 .param/l "PLUS_TWO" 1 4 54, C4<00000000000000000000001000000000>;
v000002cdd9122010_0 .net *"_ivl_1", 0 0, L_000002cdd9126570;  1 drivers
v000002cdd9122330_0 .net *"_ivl_13", 0 0, L_000002cdd9127fb0;  1 drivers
v000002cdd91223d0_0 .net *"_ivl_14", 15 0, L_000002cdd9126390;  1 drivers
v000002cdd9122790_0 .net *"_ivl_2", 15 0, L_000002cdd9125fd0;  1 drivers
v000002cdd91228d0_0 .net *"_ivl_21", 0 0, L_000002cdd9126cf0;  1 drivers
v000002cdd9123da0_0 .net *"_ivl_22", 15 0, L_000002cdd9127ab0;  1 drivers
v000002cdd91243e0_0 .net *"_ivl_31", 0 0, L_000002cdd9129770;  1 drivers
v000002cdd9124a20_0 .net *"_ivl_32", 15 0, L_000002cdd9128550;  1 drivers
v000002cdd9124ac0_0 .net *"_ivl_7", 0 0, L_000002cdd9125cb0;  1 drivers
v000002cdd9124840_0 .net *"_ivl_8", 15 0, L_000002cdd91276f0;  1 drivers
v000002cdd91254c0_0 .net/s "a_in", 15 0, v000002cdd91240c0_0;  1 drivers
v000002cdd9124340_0 .var/s "a_in_buffer", 15 0;
v000002cdd9124f20_0 .net/s "b_in", 15 0, v000002cdd91252e0_0;  1 drivers
v000002cdd9123e40_0 .var/s "b_in_buffer", 15 0;
v000002cdd91245c0_0 .net/s "c_in", 15 0, v000002cdd9124200_0;  1 drivers
v000002cdd9125560_0 .var/s "c_in_buffer", 15 0;
v000002cdd91251a0_0 .net "clk", 0 0, v000002cdd9125380_0;  1 drivers
v000002cdd9125240_0 .var "curr_state", 2 0;
v000002cdd9125060_0 .net/s "d_in", 15 0, v000002cdd9126430_0;  1 drivers
v000002cdd9124e80_0 .var/s "d_in_buffer", 15 0;
v000002cdd91257e0_0 .net/s "final_value", 31 0, L_000002cdd9188d70;  1 drivers
v000002cdd91239e0_0 .var "func_done", 0 0;
v000002cdd9123940_0 .var "next_state", 2 0;
v000002cdd9124b60_0 .var "overflow", 0 0;
v000002cdd9123a80_0 .net "rst_n", 0 0, v000002cdd9127510_0;  1 drivers
v000002cdd9124480_0 .net "start_func", 0 0, v000002cdd9125f30_0;  1 drivers
v000002cdd91242a0_0 .net/s "term1", 31 0, L_000002cdd9128d70;  1 drivers
v000002cdd9124700_0 .net/s "term1_partial", 31 0, L_000002cdd91273d0;  1 drivers
v000002cdd9124fc0_0 .var/s "term1_partial_reg", 31 0;
v000002cdd9123bc0_0 .net/s "term1_plus_term2", 31 0, L_000002cdd9188730;  1 drivers
v000002cdd9124520_0 .var/s "term1_plus_term2_reg", 31 0;
v000002cdd9123ee0_0 .var/s "term1_reg", 31 0;
v000002cdd9124660_0 .net/s "term2", 31 0, L_000002cdd918a2b0;  1 drivers
v000002cdd91247a0_0 .net/s "term2_partial", 31 0, L_000002cdd9126750;  1 drivers
v000002cdd9123b20_0 .var/s "term2_partial_reg", 31 0;
v000002cdd9125600_0 .var/s "term2_reg", 31 0;
v000002cdd91256a0_0 .net/s "term3", 31 0, L_000002cdd9189810;  1 drivers
v000002cdd9123c60_0 .net/s "term3_partial", 31 0, L_000002cdd9125e90;  1 drivers
v000002cdd91248e0_0 .var/s "term3_partial_reg", 31 0;
v000002cdd9125740_0 .net/s "term3_plus_term4", 31 0, L_000002cdd9187330;  1 drivers
v000002cdd9124de0_0 .var/s "term3_plus_term4_reg", 31 0;
v000002cdd9124c00_0 .var/s "term3_reg", 31 0;
v000002cdd9123d00_0 .net/s "term4", 31 0, L_000002cdd91891d0;  1 drivers
v000002cdd9124980_0 .net/s "term4_partial", 31 0, L_000002cdd9128410;  1 drivers
v000002cdd9123f80_0 .var/s "term4_partial_reg", 31 0;
v000002cdd9124ca0_0 .var/s "term4_reg", 31 0;
v000002cdd9124020_0 .var/s "z_out", 31 0;
E_000002cdd90b5420/0 .event negedge, v000002cdd9123a80_0;
E_000002cdd90b5420/1 .event posedge, v000002cdd91251a0_0;
E_000002cdd90b5420 .event/or E_000002cdd90b5420/0, E_000002cdd90b5420/1;
E_000002cdd90b4ba0 .event anyedge, v000002cdd9125240_0, v000002cdd9124480_0;
L_000002cdd9126570 .part v000002cdd9123e40_0, 15, 1;
LS_000002cdd9125fd0_0_0 .concat [ 1 1 1 1], L_000002cdd9126570, L_000002cdd9126570, L_000002cdd9126570, L_000002cdd9126570;
LS_000002cdd9125fd0_0_4 .concat [ 1 1 1 1], L_000002cdd9126570, L_000002cdd9126570, L_000002cdd9126570, L_000002cdd9126570;
LS_000002cdd9125fd0_0_8 .concat [ 1 1 1 1], L_000002cdd9126570, L_000002cdd9126570, L_000002cdd9126570, L_000002cdd9126570;
LS_000002cdd9125fd0_0_12 .concat [ 1 1 1 1], L_000002cdd9126570, L_000002cdd9126570, L_000002cdd9126570, L_000002cdd9126570;
L_000002cdd9125fd0 .concat [ 4 4 4 4], LS_000002cdd9125fd0_0_0, LS_000002cdd9125fd0_0_4, LS_000002cdd9125fd0_0_8, LS_000002cdd9125fd0_0_12;
L_000002cdd91267f0 .concat [ 16 16 0 0], v000002cdd9123e40_0, L_000002cdd9125fd0;
L_000002cdd9125cb0 .part v000002cdd9123e40_0, 15, 1;
LS_000002cdd91276f0_0_0 .concat [ 1 1 1 1], L_000002cdd9125cb0, L_000002cdd9125cb0, L_000002cdd9125cb0, L_000002cdd9125cb0;
LS_000002cdd91276f0_0_4 .concat [ 1 1 1 1], L_000002cdd9125cb0, L_000002cdd9125cb0, L_000002cdd9125cb0, L_000002cdd9125cb0;
LS_000002cdd91276f0_0_8 .concat [ 1 1 1 1], L_000002cdd9125cb0, L_000002cdd9125cb0, L_000002cdd9125cb0, L_000002cdd9125cb0;
LS_000002cdd91276f0_0_12 .concat [ 1 1 1 1], L_000002cdd9125cb0, L_000002cdd9125cb0, L_000002cdd9125cb0, L_000002cdd9125cb0;
L_000002cdd91276f0 .concat [ 4 4 4 4], LS_000002cdd91276f0_0_0, LS_000002cdd91276f0_0_4, LS_000002cdd91276f0_0_8, LS_000002cdd91276f0_0_12;
L_000002cdd9127790 .concat [ 16 16 0 0], v000002cdd9123e40_0, L_000002cdd91276f0;
L_000002cdd9127fb0 .part v000002cdd9124e80_0, 15, 1;
LS_000002cdd9126390_0_0 .concat [ 1 1 1 1], L_000002cdd9127fb0, L_000002cdd9127fb0, L_000002cdd9127fb0, L_000002cdd9127fb0;
LS_000002cdd9126390_0_4 .concat [ 1 1 1 1], L_000002cdd9127fb0, L_000002cdd9127fb0, L_000002cdd9127fb0, L_000002cdd9127fb0;
LS_000002cdd9126390_0_8 .concat [ 1 1 1 1], L_000002cdd9127fb0, L_000002cdd9127fb0, L_000002cdd9127fb0, L_000002cdd9127fb0;
LS_000002cdd9126390_0_12 .concat [ 1 1 1 1], L_000002cdd9127fb0, L_000002cdd9127fb0, L_000002cdd9127fb0, L_000002cdd9127fb0;
L_000002cdd9126390 .concat [ 4 4 4 4], LS_000002cdd9126390_0_0, LS_000002cdd9126390_0_4, LS_000002cdd9126390_0_8, LS_000002cdd9126390_0_12;
L_000002cdd91275b0 .concat [ 16 16 0 0], v000002cdd9124e80_0, L_000002cdd9126390;
L_000002cdd9126cf0 .part v000002cdd9125560_0, 15, 1;
LS_000002cdd9127ab0_0_0 .concat [ 1 1 1 1], L_000002cdd9126cf0, L_000002cdd9126cf0, L_000002cdd9126cf0, L_000002cdd9126cf0;
LS_000002cdd9127ab0_0_4 .concat [ 1 1 1 1], L_000002cdd9126cf0, L_000002cdd9126cf0, L_000002cdd9126cf0, L_000002cdd9126cf0;
LS_000002cdd9127ab0_0_8 .concat [ 1 1 1 1], L_000002cdd9126cf0, L_000002cdd9126cf0, L_000002cdd9126cf0, L_000002cdd9126cf0;
LS_000002cdd9127ab0_0_12 .concat [ 1 1 1 1], L_000002cdd9126cf0, L_000002cdd9126cf0, L_000002cdd9126cf0, L_000002cdd9126cf0;
L_000002cdd9127ab0 .concat [ 4 4 4 4], LS_000002cdd9127ab0_0_0, LS_000002cdd9127ab0_0_4, LS_000002cdd9127ab0_0_8, LS_000002cdd9127ab0_0_12;
L_000002cdd9127b50 .concat [ 16 16 0 0], v000002cdd9125560_0, L_000002cdd9127ab0;
L_000002cdd9129770 .part v000002cdd9124340_0, 15, 1;
LS_000002cdd9128550_0_0 .concat [ 1 1 1 1], L_000002cdd9129770, L_000002cdd9129770, L_000002cdd9129770, L_000002cdd9129770;
LS_000002cdd9128550_0_4 .concat [ 1 1 1 1], L_000002cdd9129770, L_000002cdd9129770, L_000002cdd9129770, L_000002cdd9129770;
LS_000002cdd9128550_0_8 .concat [ 1 1 1 1], L_000002cdd9129770, L_000002cdd9129770, L_000002cdd9129770, L_000002cdd9129770;
LS_000002cdd9128550_0_12 .concat [ 1 1 1 1], L_000002cdd9129770, L_000002cdd9129770, L_000002cdd9129770, L_000002cdd9129770;
L_000002cdd9128550 .concat [ 4 4 4 4], LS_000002cdd9128550_0_0, LS_000002cdd9128550_0_4, LS_000002cdd9128550_0_8, LS_000002cdd9128550_0_12;
L_000002cdd91285f0 .concat [ 16 16 0 0], v000002cdd9124340_0, L_000002cdd9128550;
S_000002cdd9049de0 .scope module, "final_val" "fixed_32_add_sub" 4 276, 5 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002cdd912a230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002cdd912a1e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd918ecc0 .functor XNOR 1, L_000002cdd912a230, L_000002cdd912a1e8, C4<0>, C4<0>;
L_000002cdd918eda0 .functor XOR 1, L_000002cdd91871f0, L_000002cdd91873d0, C4<0>, C4<0>;
v000002cdd90ae1b0_0 .net/2u *"_ivl_0", 0 0, L_000002cdd912a1e8;  1 drivers
v000002cdd90ae930_0 .net *"_ivl_11", 0 0, L_000002cdd91880f0;  1 drivers
v000002cdd90ad670_0 .net *"_ivl_12", 0 0, L_000002cdd9186750;  1 drivers
v000002cdd90ad3f0_0 .net *"_ivl_14", 32 0, L_000002cdd91875b0;  1 drivers
v000002cdd90ae7f0_0 .net *"_ivl_16", 32 0, L_000002cdd91889b0;  1 drivers
v000002cdd90ad490_0 .net *"_ivl_19", 0 0, L_000002cdd9188410;  1 drivers
v000002cdd90aea70_0 .net *"_ivl_2", 0 0, L_000002cdd918ecc0;  1 drivers
v000002cdd90adf30_0 .net *"_ivl_20", 0 0, L_000002cdd9188050;  1 drivers
v000002cdd90ae250_0 .net *"_ivl_22", 32 0, L_000002cdd9188190;  1 drivers
v000002cdd90ad710_0 .net *"_ivl_25", 0 0, L_000002cdd9187150;  1 drivers
v000002cdd90ade90_0 .net *"_ivl_26", 0 0, L_000002cdd9188a50;  1 drivers
v000002cdd90ae890_0 .net *"_ivl_28", 32 0, L_000002cdd9188cd0;  1 drivers
v000002cdd90aecf0_0 .net *"_ivl_30", 32 0, L_000002cdd91884b0;  1 drivers
v000002cdd90ae4d0_0 .net *"_ivl_37", 0 0, L_000002cdd91871f0;  1 drivers
v000002cdd90aeed0_0 .net *"_ivl_39", 0 0, L_000002cdd91873d0;  1 drivers
v000002cdd90adcb0_0 .net *"_ivl_5", 0 0, L_000002cdd9187ab0;  1 drivers
v000002cdd90adb70_0 .net *"_ivl_6", 0 0, L_000002cdd9186f70;  1 drivers
v000002cdd90ae390_0 .net *"_ivl_8", 32 0, L_000002cdd9188910;  1 drivers
v000002cdd90ad350_0 .net/s "a_in", 31 0, v000002cdd9124520_0;  1 drivers
v000002cdd90ad850_0 .net/s "b_in", 31 0, v000002cdd9124de0_0;  1 drivers
v000002cdd90ae570_0 .net "overflow", 0 0, L_000002cdd918eda0;  1 drivers
v000002cdd90aeb10_0 .net "sub_n_add", 0 0, L_000002cdd912a230;  1 drivers
v000002cdd90ae430_0 .net/s "sum_diff_out", 31 0, L_000002cdd9188d70;  alias, 1 drivers
v000002cdd90ad530_0 .net/s "temp_result_wide", 32 0, L_000002cdd9187bf0;  1 drivers
L_000002cdd9187ab0 .part v000002cdd9124520_0, 31, 1;
L_000002cdd9186f70 .concat [ 1 0 0 0], L_000002cdd9187ab0;
L_000002cdd9188910 .concat [ 32 1 0 0], v000002cdd9124520_0, L_000002cdd9186f70;
L_000002cdd91880f0 .part v000002cdd9124de0_0, 31, 1;
L_000002cdd9186750 .concat [ 1 0 0 0], L_000002cdd91880f0;
L_000002cdd91875b0 .concat [ 32 1 0 0], v000002cdd9124de0_0, L_000002cdd9186750;
L_000002cdd91889b0 .arith/sub 33, L_000002cdd9188910, L_000002cdd91875b0;
L_000002cdd9188410 .part v000002cdd9124520_0, 31, 1;
L_000002cdd9188050 .concat [ 1 0 0 0], L_000002cdd9188410;
L_000002cdd9188190 .concat [ 32 1 0 0], v000002cdd9124520_0, L_000002cdd9188050;
L_000002cdd9187150 .part v000002cdd9124de0_0, 31, 1;
L_000002cdd9188a50 .concat [ 1 0 0 0], L_000002cdd9187150;
L_000002cdd9188cd0 .concat [ 32 1 0 0], v000002cdd9124de0_0, L_000002cdd9188a50;
L_000002cdd91884b0 .arith/sum 33, L_000002cdd9188190, L_000002cdd9188cd0;
L_000002cdd9187bf0 .functor MUXZ 33, L_000002cdd91884b0, L_000002cdd91889b0, L_000002cdd918ecc0, C4<>;
L_000002cdd9188d70 .part L_000002cdd9187bf0, 0, 32;
L_000002cdd91871f0 .part L_000002cdd9187bf0, 32, 1;
L_000002cdd91873d0 .part L_000002cdd9188d70, 31, 1;
S_000002cdd9049f70 .scope module, "t1" "fixed_32_add_sub" 4 221, 5 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002cdd9129ed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd9129e40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd90acc70 .functor XNOR 1, L_000002cdd9129ed0, L_000002cdd9129e40, C4<0>, C4<0>;
L_000002cdd90ac730 .functor XOR 1, L_000002cdd9128eb0, L_000002cdd9128f50, C4<0>, C4<0>;
v000002cdd90aec50_0 .net/2u *"_ivl_0", 0 0, L_000002cdd9129e40;  1 drivers
v000002cdd90ad8f0_0 .net *"_ivl_11", 0 0, L_000002cdd9128870;  1 drivers
v000002cdd90ae610_0 .net *"_ivl_12", 0 0, L_000002cdd9129950;  1 drivers
v000002cdd90aebb0_0 .net *"_ivl_14", 32 0, L_000002cdd9129090;  1 drivers
v000002cdd90aed90_0 .net *"_ivl_16", 32 0, L_000002cdd91294f0;  1 drivers
v000002cdd90aee30_0 .net *"_ivl_19", 0 0, L_000002cdd9129130;  1 drivers
v000002cdd90aef70_0 .net *"_ivl_2", 0 0, L_000002cdd90acc70;  1 drivers
v000002cdd90af0b0_0 .net *"_ivl_20", 0 0, L_000002cdd91289b0;  1 drivers
v000002cdd90ad990_0 .net *"_ivl_22", 32 0, L_000002cdd9128a50;  1 drivers
v000002cdd90ada30_0 .net *"_ivl_25", 0 0, L_000002cdd9129590;  1 drivers
v000002cdd90ae110_0 .net *"_ivl_26", 0 0, L_000002cdd9128af0;  1 drivers
v000002cdd90ae2f0_0 .net *"_ivl_28", 32 0, L_000002cdd91291d0;  1 drivers
v000002cdd90add50_0 .net *"_ivl_30", 32 0, L_000002cdd9128b90;  1 drivers
v000002cdd90af010_0 .net *"_ivl_37", 0 0, L_000002cdd9128eb0;  1 drivers
v000002cdd90af150_0 .net *"_ivl_39", 0 0, L_000002cdd9128f50;  1 drivers
v000002cdd90adad0_0 .net *"_ivl_5", 0 0, L_000002cdd9128690;  1 drivers
v000002cdd90adfd0_0 .net *"_ivl_6", 0 0, L_000002cdd9128c30;  1 drivers
v000002cdd90ae070_0 .net *"_ivl_8", 32 0, L_000002cdd91299f0;  1 drivers
v000002cdd90af1f0_0 .net/s "a_in", 31 0, v000002cdd9124fc0_0;  1 drivers
L_000002cdd9129e88 .functor BUFT 1, C4<00000000000000000000010100000000>, C4<0>, C4<0>, C4<0>;
v000002cdd90ae6b0_0 .net/s "b_in", 31 0, L_000002cdd9129e88;  1 drivers
v000002cdd90fe530_0 .net "overflow", 0 0, L_000002cdd90ac730;  1 drivers
v000002cdd90fd6d0_0 .net "sub_n_add", 0 0, L_000002cdd9129ed0;  1 drivers
v000002cdd90fceb0_0 .net/s "sum_diff_out", 31 0, L_000002cdd9128d70;  alias, 1 drivers
v000002cdd90fcf50_0 .net/s "temp_result_wide", 32 0, L_000002cdd9128cd0;  1 drivers
L_000002cdd9128690 .part v000002cdd9124fc0_0, 31, 1;
L_000002cdd9128c30 .concat [ 1 0 0 0], L_000002cdd9128690;
L_000002cdd91299f0 .concat [ 32 1 0 0], v000002cdd9124fc0_0, L_000002cdd9128c30;
L_000002cdd9128870 .part L_000002cdd9129e88, 31, 1;
L_000002cdd9129950 .concat [ 1 0 0 0], L_000002cdd9128870;
L_000002cdd9129090 .concat [ 32 1 0 0], L_000002cdd9129e88, L_000002cdd9129950;
L_000002cdd91294f0 .arith/sub 33, L_000002cdd91299f0, L_000002cdd9129090;
L_000002cdd9129130 .part v000002cdd9124fc0_0, 31, 1;
L_000002cdd91289b0 .concat [ 1 0 0 0], L_000002cdd9129130;
L_000002cdd9128a50 .concat [ 32 1 0 0], v000002cdd9124fc0_0, L_000002cdd91289b0;
L_000002cdd9129590 .part L_000002cdd9129e88, 31, 1;
L_000002cdd9128af0 .concat [ 1 0 0 0], L_000002cdd9129590;
L_000002cdd91291d0 .concat [ 32 1 0 0], L_000002cdd9129e88, L_000002cdd9128af0;
L_000002cdd9128b90 .arith/sum 33, L_000002cdd9128a50, L_000002cdd91291d0;
L_000002cdd9128cd0 .functor MUXZ 33, L_000002cdd9128b90, L_000002cdd91294f0, L_000002cdd90acc70, C4<>;
L_000002cdd9128d70 .part L_000002cdd9128cd0, 0, 32;
L_000002cdd9128eb0 .part L_000002cdd9128cd0, 32, 1;
L_000002cdd9128f50 .part L_000002cdd9128d70, 31, 1;
S_000002cdd90fedd0 .scope module, "t1_par" "fixed_32_mult" 4 183, 6 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002cdd90b4d20 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000002cdd9129b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002cdd90acc00 .functor XNOR 1, L_000002cdd9127650, L_000002cdd9129b28, C4<0>, C4<0>;
L_000002cdd90ad060 .functor AND 1, L_000002cdd90acc00, L_000002cdd91264d0, C4<1>, C4<1>;
L_000002cdd9129b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd90acab0 .functor XNOR 1, L_000002cdd9127650, L_000002cdd9129b70, C4<0>, C4<0>;
L_000002cdd90ac570 .functor NOT 1, L_000002cdd91282d0, C4<0>, C4<0>, C4<0>;
L_000002cdd90ace30 .functor AND 1, L_000002cdd90acab0, L_000002cdd90ac570, C4<1>, C4<1>;
v000002cdd90fd770_0 .net/s *"_ivl_0", 63 0, L_000002cdd9126250;  1 drivers
v000002cdd90fd310_0 .net/2u *"_ivl_16", 0 0, L_000002cdd9129b28;  1 drivers
v000002cdd90fd810_0 .net *"_ivl_18", 0 0, L_000002cdd90acc00;  1 drivers
v000002cdd90fe7b0_0 .net/s *"_ivl_2", 63 0, L_000002cdd91266b0;  1 drivers
v000002cdd90fe350_0 .net *"_ivl_21", 0 0, L_000002cdd91264d0;  1 drivers
v000002cdd90fdb30_0 .net/2u *"_ivl_24", 0 0, L_000002cdd9129b70;  1 drivers
v000002cdd90fdc70_0 .net *"_ivl_26", 0 0, L_000002cdd90acab0;  1 drivers
v000002cdd90fdd10_0 .net *"_ivl_29", 0 0, L_000002cdd91282d0;  1 drivers
v000002cdd90fd8b0_0 .net *"_ivl_30", 0 0, L_000002cdd90ac570;  1 drivers
v000002cdd90fd3b0_0 .net *"_ivl_6", 63 0, L_000002cdd9127a10;  1 drivers
v000002cdd90fdef0_0 .net *"_ivl_8", 55 0, L_000002cdd91269d0;  1 drivers
v000002cdd90fd450_0 .net/s "a_in", 31 0, L_000002cdd91267f0;  1 drivers
v000002cdd90fea30_0 .net/s "b_in", 31 0, L_000002cdd9127790;  1 drivers
v000002cdd90fcff0_0 .net "expected_sign", 0 0, L_000002cdd9127650;  1 drivers
v000002cdd90fe3f0_0 .net "msb_of_product_full", 23 0, L_000002cdd9127290;  1 drivers
v000002cdd90fe5d0_0 .net "overflow", 0 0, L_000002cdd90ad060;  1 drivers
v000002cdd90fdf90_0 .net/s "p_out", 31 0, L_000002cdd91273d0;  alias, 1 drivers
v000002cdd90fddb0_0 .net/s "product_full", 63 0, L_000002cdd9127970;  1 drivers
v000002cdd90fe990_0 .net "underflow_q", 0 0, L_000002cdd90ace30;  1 drivers
L_000002cdd9126250 .extend/s 64, L_000002cdd91267f0;
L_000002cdd91266b0 .extend/s 64, L_000002cdd9127790;
L_000002cdd9127970 .arith/mult 64, L_000002cdd9126250, L_000002cdd91266b0;
L_000002cdd91269d0 .part L_000002cdd9127970, 8, 56;
L_000002cdd9127a10 .extend/s 64, L_000002cdd91269d0;
L_000002cdd91273d0 .part L_000002cdd9127a10, 0, 32;
L_000002cdd9127650 .part L_000002cdd91273d0, 31, 1;
L_000002cdd9127290 .part L_000002cdd9127970, 40, 24;
L_000002cdd91264d0 .reduce/or L_000002cdd9127290;
L_000002cdd91282d0 .reduce/and L_000002cdd9127290;
S_000002cdd8ff6050 .scope module, "t1_sum_t2" "fixed_32_add_sub" 4 256, 5 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002cdd912a110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002cdd912a0c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd918eb70 .functor XNOR 1, L_000002cdd912a110, L_000002cdd912a0c8, C4<0>, C4<0>;
L_000002cdd918ebe0 .functor XOR 1, L_000002cdd9186c50, L_000002cdd9187510, C4<0>, C4<0>;
v000002cdd90fd950_0 .net/2u *"_ivl_0", 0 0, L_000002cdd912a0c8;  1 drivers
v000002cdd90fead0_0 .net *"_ivl_11", 0 0, L_000002cdd9189450;  1 drivers
v000002cdd90fd270_0 .net *"_ivl_12", 0 0, L_000002cdd9189270;  1 drivers
v000002cdd90fe710_0 .net *"_ivl_14", 32 0, L_000002cdd9189310;  1 drivers
v000002cdd90fe850_0 .net *"_ivl_16", 32 0, L_000002cdd91893b0;  1 drivers
v000002cdd90fecb0_0 .net *"_ivl_19", 0 0, L_000002cdd9189db0;  1 drivers
v000002cdd90fd090_0 .net *"_ivl_2", 0 0, L_000002cdd918eb70;  1 drivers
v000002cdd90fce10_0 .net *"_ivl_20", 0 0, L_000002cdd91894f0;  1 drivers
v000002cdd90fe170_0 .net *"_ivl_22", 32 0, L_000002cdd9189590;  1 drivers
v000002cdd90fd9f0_0 .net *"_ivl_25", 0 0, L_000002cdd9188c30;  1 drivers
v000002cdd90fe030_0 .net *"_ivl_26", 0 0, L_000002cdd9187970;  1 drivers
v000002cdd90fd4f0_0 .net *"_ivl_28", 32 0, L_000002cdd91882d0;  1 drivers
v000002cdd90fe0d0_0 .net *"_ivl_30", 32 0, L_000002cdd9186bb0;  1 drivers
v000002cdd90fe490_0 .net *"_ivl_37", 0 0, L_000002cdd9186c50;  1 drivers
v000002cdd90fde50_0 .net *"_ivl_39", 0 0, L_000002cdd9187510;  1 drivers
v000002cdd90fec10_0 .net *"_ivl_5", 0 0, L_000002cdd9188f50;  1 drivers
v000002cdd90fd1d0_0 .net *"_ivl_6", 0 0, L_000002cdd9188e10;  1 drivers
v000002cdd90fd130_0 .net *"_ivl_8", 32 0, L_000002cdd9188eb0;  1 drivers
v000002cdd90fd630_0 .net/s "a_in", 31 0, v000002cdd9123ee0_0;  1 drivers
v000002cdd90feb70_0 .net/s "b_in", 31 0, v000002cdd9125600_0;  1 drivers
v000002cdd90fe210_0 .net "overflow", 0 0, L_000002cdd918ebe0;  1 drivers
v000002cdd90fe670_0 .net "sub_n_add", 0 0, L_000002cdd912a110;  1 drivers
v000002cdd90fd590_0 .net/s "sum_diff_out", 31 0, L_000002cdd9188730;  alias, 1 drivers
v000002cdd90fe8f0_0 .net/s "temp_result_wide", 32 0, L_000002cdd9187f10;  1 drivers
L_000002cdd9188f50 .part v000002cdd9123ee0_0, 31, 1;
L_000002cdd9188e10 .concat [ 1 0 0 0], L_000002cdd9188f50;
L_000002cdd9188eb0 .concat [ 32 1 0 0], v000002cdd9123ee0_0, L_000002cdd9188e10;
L_000002cdd9189450 .part v000002cdd9125600_0, 31, 1;
L_000002cdd9189270 .concat [ 1 0 0 0], L_000002cdd9189450;
L_000002cdd9189310 .concat [ 32 1 0 0], v000002cdd9125600_0, L_000002cdd9189270;
L_000002cdd91893b0 .arith/sub 33, L_000002cdd9188eb0, L_000002cdd9189310;
L_000002cdd9189db0 .part v000002cdd9123ee0_0, 31, 1;
L_000002cdd91894f0 .concat [ 1 0 0 0], L_000002cdd9189db0;
L_000002cdd9189590 .concat [ 32 1 0 0], v000002cdd9123ee0_0, L_000002cdd91894f0;
L_000002cdd9188c30 .part v000002cdd9125600_0, 31, 1;
L_000002cdd9187970 .concat [ 1 0 0 0], L_000002cdd9188c30;
L_000002cdd91882d0 .concat [ 32 1 0 0], v000002cdd9125600_0, L_000002cdd9187970;
L_000002cdd9186bb0 .arith/sum 33, L_000002cdd9189590, L_000002cdd91882d0;
L_000002cdd9187f10 .functor MUXZ 33, L_000002cdd9186bb0, L_000002cdd91893b0, L_000002cdd918eb70, C4<>;
L_000002cdd9188730 .part L_000002cdd9187f10, 0, 32;
L_000002cdd9186c50 .part L_000002cdd9187f10, 32, 1;
L_000002cdd9187510 .part L_000002cdd9188730, 31, 1;
S_000002cdd8ff61e0 .scope module, "t2" "fixed_32_mult" 4 229, 6 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002cdd90b50a0 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000002cdd9129f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002cdd90ac7a0 .functor XNOR 1, L_000002cdd9188ff0, L_000002cdd9129f18, C4<0>, C4<0>;
L_000002cdd90ac810 .functor AND 1, L_000002cdd90ac7a0, L_000002cdd918a350, C4<1>, C4<1>;
L_000002cdd9129f60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd90ad1b0 .functor XNOR 1, L_000002cdd9188ff0, L_000002cdd9129f60, C4<0>, C4<0>;
L_000002cdd90ac880 .functor NOT 1, L_000002cdd9189950, C4<0>, C4<0>, C4<0>;
L_000002cdd918ed30 .functor AND 1, L_000002cdd90ad1b0, L_000002cdd90ac880, C4<1>, C4<1>;
v000002cdd90fda90_0 .net/s *"_ivl_0", 63 0, L_000002cdd9129630;  1 drivers
v000002cdd90fdbd0_0 .net/2u *"_ivl_16", 0 0, L_000002cdd9129f18;  1 drivers
v000002cdd90fe2b0_0 .net *"_ivl_18", 0 0, L_000002cdd90ac7a0;  1 drivers
v000002cdd911c9f0_0 .net/s *"_ivl_2", 63 0, L_000002cdd9129810;  1 drivers
v000002cdd911dc10_0 .net *"_ivl_21", 0 0, L_000002cdd918a350;  1 drivers
v000002cdd911d3f0_0 .net/2u *"_ivl_24", 0 0, L_000002cdd9129f60;  1 drivers
v000002cdd911dcb0_0 .net *"_ivl_26", 0 0, L_000002cdd90ad1b0;  1 drivers
v000002cdd911dfd0_0 .net *"_ivl_29", 0 0, L_000002cdd9189950;  1 drivers
v000002cdd911c810_0 .net *"_ivl_30", 0 0, L_000002cdd90ac880;  1 drivers
v000002cdd911dd50_0 .net *"_ivl_6", 63 0, L_000002cdd918a210;  1 drivers
v000002cdd911ddf0_0 .net *"_ivl_8", 55 0, L_000002cdd918a170;  1 drivers
v000002cdd911d710_0 .net/s "a_in", 31 0, v000002cdd9123b20_0;  1 drivers
v000002cdd911c130_0 .net/s "b_in", 31 0, v000002cdd9123b20_0;  alias, 1 drivers
v000002cdd911d850_0 .net "expected_sign", 0 0, L_000002cdd9188ff0;  1 drivers
v000002cdd911db70_0 .net "msb_of_product_full", 23 0, L_000002cdd91896d0;  1 drivers
v000002cdd911de90_0 .net "overflow", 0 0, L_000002cdd90ac810;  1 drivers
v000002cdd911d170_0 .net/s "p_out", 31 0, L_000002cdd918a2b0;  alias, 1 drivers
v000002cdd911dad0_0 .net/s "product_full", 63 0, L_000002cdd91298b0;  1 drivers
v000002cdd911d2b0_0 .net "underflow_q", 0 0, L_000002cdd918ed30;  1 drivers
L_000002cdd9129630 .extend/s 64, v000002cdd9123b20_0;
L_000002cdd9129810 .extend/s 64, v000002cdd9123b20_0;
L_000002cdd91298b0 .arith/mult 64, L_000002cdd9129630, L_000002cdd9129810;
L_000002cdd918a170 .part L_000002cdd91298b0, 8, 56;
L_000002cdd918a210 .extend/s 64, L_000002cdd918a170;
L_000002cdd918a2b0 .part L_000002cdd918a210, 0, 32;
L_000002cdd9188ff0 .part L_000002cdd918a2b0, 31, 1;
L_000002cdd91896d0 .part L_000002cdd91298b0, 40, 24;
L_000002cdd918a350 .reduce/or L_000002cdd91896d0;
L_000002cdd9189950 .reduce/and L_000002cdd91896d0;
S_000002cdd8ff6370 .scope module, "t2_par" "fixed_32_mult" 4 192, 6 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002cdd90b4b60 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000002cdd9129bb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002cdd90ac960 .functor XNOR 1, L_000002cdd9127dd0, L_000002cdd9129bb8, C4<0>, C4<0>;
L_000002cdd90ad0d0 .functor AND 1, L_000002cdd90ac960, L_000002cdd9127470, C4<1>, C4<1>;
L_000002cdd9129c00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd90ac500 .functor XNOR 1, L_000002cdd9127dd0, L_000002cdd9129c00, C4<0>, C4<0>;
L_000002cdd90ad140 .functor NOT 1, L_000002cdd9125d50, C4<0>, C4<0>, C4<0>;
L_000002cdd90acb20 .functor AND 1, L_000002cdd90ac500, L_000002cdd90ad140, C4<1>, C4<1>;
v000002cdd911c8b0_0 .net/s *"_ivl_0", 63 0, L_000002cdd91262f0;  1 drivers
v000002cdd911df30_0 .net/2u *"_ivl_16", 0 0, L_000002cdd9129bb8;  1 drivers
v000002cdd911d490_0 .net *"_ivl_18", 0 0, L_000002cdd90ac960;  1 drivers
v000002cdd911c450_0 .net/s *"_ivl_2", 63 0, L_000002cdd9126a70;  1 drivers
v000002cdd911c1d0_0 .net *"_ivl_21", 0 0, L_000002cdd9127470;  1 drivers
v000002cdd911cc70_0 .net/2u *"_ivl_24", 0 0, L_000002cdd9129c00;  1 drivers
v000002cdd911c270_0 .net *"_ivl_26", 0 0, L_000002cdd90ac500;  1 drivers
v000002cdd911c310_0 .net *"_ivl_29", 0 0, L_000002cdd9125d50;  1 drivers
v000002cdd911c3b0_0 .net *"_ivl_30", 0 0, L_000002cdd90ad140;  1 drivers
v000002cdd911d030_0 .net *"_ivl_6", 63 0, L_000002cdd9128190;  1 drivers
v000002cdd911d350_0 .net *"_ivl_8", 55 0, L_000002cdd9126bb0;  1 drivers
v000002cdd911cdb0_0 .net/s "a_in", 31 0, L_000002cdd91275b0;  1 drivers
L_000002cdd9129c48 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd911d670_0 .net/s "b_in", 31 0, L_000002cdd9129c48;  1 drivers
v000002cdd911c770_0 .net "expected_sign", 0 0, L_000002cdd9127dd0;  1 drivers
v000002cdd911d8f0_0 .net "msb_of_product_full", 23 0, L_000002cdd91270b0;  1 drivers
v000002cdd911c630_0 .net "overflow", 0 0, L_000002cdd90ad0d0;  1 drivers
v000002cdd911c4f0_0 .net/s "p_out", 31 0, L_000002cdd9126750;  alias, 1 drivers
v000002cdd911d530_0 .net/s "product_full", 63 0, L_000002cdd9127c90;  1 drivers
v000002cdd911d5d0_0 .net "underflow_q", 0 0, L_000002cdd90acb20;  1 drivers
L_000002cdd91262f0 .extend/s 64, L_000002cdd91275b0;
L_000002cdd9126a70 .extend/s 64, L_000002cdd9129c48;
L_000002cdd9127c90 .arith/mult 64, L_000002cdd91262f0, L_000002cdd9126a70;
L_000002cdd9126bb0 .part L_000002cdd9127c90, 8, 56;
L_000002cdd9128190 .extend/s 64, L_000002cdd9126bb0;
L_000002cdd9126750 .part L_000002cdd9128190, 0, 32;
L_000002cdd9127dd0 .part L_000002cdd9126750, 31, 1;
L_000002cdd91270b0 .part L_000002cdd9127c90, 40, 24;
L_000002cdd9127470 .reduce/or L_000002cdd91270b0;
L_000002cdd9125d50 .reduce/and L_000002cdd91270b0;
S_000002cdd911e0f0 .scope module, "t3" "fixed_32_mult" 4 237, 6 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002cdd90b55a0 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000002cdd9129fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002cdd918eef0 .functor XNOR 1, L_000002cdd91898b0, L_000002cdd9129fa8, C4<0>, C4<0>;
L_000002cdd918f6d0 .functor AND 1, L_000002cdd918eef0, L_000002cdd9189d10, C4<1>, C4<1>;
L_000002cdd9129ff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd918ea90 .functor XNOR 1, L_000002cdd91898b0, L_000002cdd9129ff0, C4<0>, C4<0>;
L_000002cdd918f5f0 .functor NOT 1, L_000002cdd91899f0, C4<0>, C4<0>, C4<0>;
L_000002cdd918ea20 .functor AND 1, L_000002cdd918ea90, L_000002cdd918f5f0, C4<1>, C4<1>;
v000002cdd911c590_0 .net/s *"_ivl_0", 63 0, L_000002cdd9189130;  1 drivers
v000002cdd911c6d0_0 .net/2u *"_ivl_16", 0 0, L_000002cdd9129fa8;  1 drivers
v000002cdd911d0d0_0 .net *"_ivl_18", 0 0, L_000002cdd918eef0;  1 drivers
v000002cdd911c950_0 .net/s *"_ivl_2", 63 0, L_000002cdd9189630;  1 drivers
v000002cdd911ca90_0 .net *"_ivl_21", 0 0, L_000002cdd9189d10;  1 drivers
v000002cdd911ce50_0 .net/2u *"_ivl_24", 0 0, L_000002cdd9129ff0;  1 drivers
v000002cdd911cb30_0 .net *"_ivl_26", 0 0, L_000002cdd918ea90;  1 drivers
v000002cdd911cbd0_0 .net *"_ivl_29", 0 0, L_000002cdd91899f0;  1 drivers
v000002cdd911cd10_0 .net *"_ivl_30", 0 0, L_000002cdd918f5f0;  1 drivers
v000002cdd911cef0_0 .net *"_ivl_6", 63 0, L_000002cdd918a3f0;  1 drivers
v000002cdd911d210_0 .net *"_ivl_8", 55 0, L_000002cdd9189090;  1 drivers
v000002cdd911cf90_0 .net/s "a_in", 31 0, v000002cdd91248e0_0;  1 drivers
v000002cdd911d7b0_0 .net/s "b_in", 31 0, v000002cdd91248e0_0;  alias, 1 drivers
v000002cdd911d990_0 .net "expected_sign", 0 0, L_000002cdd91898b0;  1 drivers
v000002cdd911da30_0 .net "msb_of_product_full", 23 0, L_000002cdd9189770;  1 drivers
v000002cdd911f2e0_0 .net "overflow", 0 0, L_000002cdd918f6d0;  1 drivers
v000002cdd9120820_0 .net/s "p_out", 31 0, L_000002cdd9189810;  alias, 1 drivers
v000002cdd91208c0_0 .net/s "product_full", 63 0, L_000002cdd9189f90;  1 drivers
v000002cdd91200a0_0 .net "underflow_q", 0 0, L_000002cdd918ea20;  1 drivers
L_000002cdd9189130 .extend/s 64, v000002cdd91248e0_0;
L_000002cdd9189630 .extend/s 64, v000002cdd91248e0_0;
L_000002cdd9189f90 .arith/mult 64, L_000002cdd9189130, L_000002cdd9189630;
L_000002cdd9189090 .part L_000002cdd9189f90, 8, 56;
L_000002cdd918a3f0 .extend/s 64, L_000002cdd9189090;
L_000002cdd9189810 .part L_000002cdd918a3f0, 0, 32;
L_000002cdd91898b0 .part L_000002cdd9189810, 31, 1;
L_000002cdd9189770 .part L_000002cdd9189f90, 40, 24;
L_000002cdd9189d10 .reduce/or L_000002cdd9189770;
L_000002cdd91899f0 .reduce/and L_000002cdd9189770;
S_000002cdd91212a0 .scope module, "t3_par" "fixed_32_add_sub" 4 200, 5 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002cdd9129d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002cdd9129c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd90ac650 .functor XNOR 1, L_000002cdd9129d20, L_000002cdd9129c90, C4<0>, C4<0>;
L_000002cdd90ac6c0 .functor XOR 1, L_000002cdd9125c10, L_000002cdd91278d0, C4<0>, C4<0>;
v000002cdd911f880_0 .net/2u *"_ivl_0", 0 0, L_000002cdd9129c90;  1 drivers
v000002cdd911fc40_0 .net *"_ivl_11", 0 0, L_000002cdd9126b10;  1 drivers
v000002cdd9120c80_0 .net *"_ivl_12", 0 0, L_000002cdd9128230;  1 drivers
v000002cdd911f560_0 .net *"_ivl_14", 32 0, L_000002cdd9125df0;  1 drivers
v000002cdd911fce0_0 .net *"_ivl_16", 32 0, L_000002cdd9126610;  1 drivers
v000002cdd9120460_0 .net *"_ivl_19", 0 0, L_000002cdd9127d30;  1 drivers
v000002cdd911f600_0 .net *"_ivl_2", 0 0, L_000002cdd90ac650;  1 drivers
v000002cdd9120dc0_0 .net *"_ivl_20", 0 0, L_000002cdd91280f0;  1 drivers
v000002cdd9120000_0 .net *"_ivl_22", 32 0, L_000002cdd9126f70;  1 drivers
v000002cdd911f380_0 .net *"_ivl_25", 0 0, L_000002cdd9126890;  1 drivers
v000002cdd91201e0_0 .net *"_ivl_26", 0 0, L_000002cdd9125b70;  1 drivers
v000002cdd911ff60_0 .net *"_ivl_28", 32 0, L_000002cdd9127330;  1 drivers
v000002cdd911f920_0 .net *"_ivl_30", 32 0, L_000002cdd9127830;  1 drivers
v000002cdd9120b40_0 .net *"_ivl_37", 0 0, L_000002cdd9125c10;  1 drivers
v000002cdd911f9c0_0 .net *"_ivl_39", 0 0, L_000002cdd91278d0;  1 drivers
v000002cdd9120d20_0 .net *"_ivl_5", 0 0, L_000002cdd9127f10;  1 drivers
v000002cdd9120e60_0 .net *"_ivl_6", 0 0, L_000002cdd9126070;  1 drivers
v000002cdd911f420_0 .net *"_ivl_8", 32 0, L_000002cdd9128050;  1 drivers
v000002cdd911f6a0_0 .net/s "a_in", 31 0, L_000002cdd9127b50;  1 drivers
L_000002cdd9129cd8 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd9120280_0 .net/s "b_in", 31 0, L_000002cdd9129cd8;  1 drivers
v000002cdd911fa60_0 .net "overflow", 0 0, L_000002cdd90ac6c0;  1 drivers
v000002cdd9120f00_0 .net "sub_n_add", 0 0, L_000002cdd9129d20;  1 drivers
v000002cdd911f740_0 .net/s "sum_diff_out", 31 0, L_000002cdd9125e90;  alias, 1 drivers
v000002cdd9120960_0 .net/s "temp_result_wide", 32 0, L_000002cdd9126c50;  1 drivers
L_000002cdd9127f10 .part L_000002cdd9127b50, 31, 1;
L_000002cdd9126070 .concat [ 1 0 0 0], L_000002cdd9127f10;
L_000002cdd9128050 .concat [ 32 1 0 0], L_000002cdd9127b50, L_000002cdd9126070;
L_000002cdd9126b10 .part L_000002cdd9129cd8, 31, 1;
L_000002cdd9128230 .concat [ 1 0 0 0], L_000002cdd9126b10;
L_000002cdd9125df0 .concat [ 32 1 0 0], L_000002cdd9129cd8, L_000002cdd9128230;
L_000002cdd9126610 .arith/sub 33, L_000002cdd9128050, L_000002cdd9125df0;
L_000002cdd9127d30 .part L_000002cdd9127b50, 31, 1;
L_000002cdd91280f0 .concat [ 1 0 0 0], L_000002cdd9127d30;
L_000002cdd9126f70 .concat [ 32 1 0 0], L_000002cdd9127b50, L_000002cdd91280f0;
L_000002cdd9126890 .part L_000002cdd9129cd8, 31, 1;
L_000002cdd9125b70 .concat [ 1 0 0 0], L_000002cdd9126890;
L_000002cdd9127330 .concat [ 32 1 0 0], L_000002cdd9129cd8, L_000002cdd9125b70;
L_000002cdd9127830 .arith/sum 33, L_000002cdd9126f70, L_000002cdd9127330;
L_000002cdd9126c50 .functor MUXZ 33, L_000002cdd9127830, L_000002cdd9126610, L_000002cdd90ac650, C4<>;
L_000002cdd9125e90 .part L_000002cdd9126c50, 0, 32;
L_000002cdd9125c10 .part L_000002cdd9126c50, 32, 1;
L_000002cdd91278d0 .part L_000002cdd9125e90, 31, 1;
S_000002cdd9121430 .scope module, "t3_sum_t4" "fixed_32_add_sub" 4 264, 5 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002cdd912a1a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002cdd912a158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd918ec50 .functor XNOR 1, L_000002cdd912a1a0, L_000002cdd912a158, C4<0>, C4<0>;
L_000002cdd918f510 .functor XOR 1, L_000002cdd9187b50, L_000002cdd9186610, C4<0>, C4<0>;
v000002cdd911f7e0_0 .net/2u *"_ivl_0", 0 0, L_000002cdd912a158;  1 drivers
v000002cdd911fb00_0 .net *"_ivl_11", 0 0, L_000002cdd9188690;  1 drivers
v000002cdd911f4c0_0 .net *"_ivl_12", 0 0, L_000002cdd9188870;  1 drivers
v000002cdd91205a0_0 .net *"_ivl_14", 32 0, L_000002cdd91866b0;  1 drivers
v000002cdd9120aa0_0 .net *"_ivl_16", 32 0, L_000002cdd91869d0;  1 drivers
v000002cdd9120be0_0 .net *"_ivl_19", 0 0, L_000002cdd9187790;  1 drivers
v000002cdd9120140_0 .net *"_ivl_2", 0 0, L_000002cdd918ec50;  1 drivers
v000002cdd9120640_0 .net *"_ivl_20", 0 0, L_000002cdd9186cf0;  1 drivers
v000002cdd911fba0_0 .net *"_ivl_22", 32 0, L_000002cdd9187fb0;  1 drivers
v000002cdd911fd80_0 .net *"_ivl_25", 0 0, L_000002cdd9187a10;  1 drivers
v000002cdd9120320_0 .net *"_ivl_26", 0 0, L_000002cdd9186d90;  1 drivers
v000002cdd911fe20_0 .net *"_ivl_28", 32 0, L_000002cdd91887d0;  1 drivers
v000002cdd91203c0_0 .net *"_ivl_30", 32 0, L_000002cdd91870b0;  1 drivers
v000002cdd9120500_0 .net *"_ivl_37", 0 0, L_000002cdd9187b50;  1 drivers
v000002cdd911fec0_0 .net *"_ivl_39", 0 0, L_000002cdd9186610;  1 drivers
v000002cdd9120a00_0 .net *"_ivl_5", 0 0, L_000002cdd9188af0;  1 drivers
v000002cdd91206e0_0 .net *"_ivl_6", 0 0, L_000002cdd9187010;  1 drivers
v000002cdd9120780_0 .net *"_ivl_8", 32 0, L_000002cdd9186890;  1 drivers
v000002cdd9120fa0_0 .net/s "a_in", 31 0, v000002cdd9124c00_0;  1 drivers
v000002cdd9121040_0 .net/s "b_in", 31 0, v000002cdd9124ca0_0;  1 drivers
v000002cdd91210e0_0 .net "overflow", 0 0, L_000002cdd918f510;  1 drivers
v000002cdd9121180_0 .net "sub_n_add", 0 0, L_000002cdd912a1a0;  1 drivers
v000002cdd9121610_0 .net/s "sum_diff_out", 31 0, L_000002cdd9187330;  alias, 1 drivers
v000002cdd9123230_0 .net/s "temp_result_wide", 32 0, L_000002cdd9187290;  1 drivers
L_000002cdd9188af0 .part v000002cdd9124c00_0, 31, 1;
L_000002cdd9187010 .concat [ 1 0 0 0], L_000002cdd9188af0;
L_000002cdd9186890 .concat [ 32 1 0 0], v000002cdd9124c00_0, L_000002cdd9187010;
L_000002cdd9188690 .part v000002cdd9124ca0_0, 31, 1;
L_000002cdd9188870 .concat [ 1 0 0 0], L_000002cdd9188690;
L_000002cdd91866b0 .concat [ 32 1 0 0], v000002cdd9124ca0_0, L_000002cdd9188870;
L_000002cdd91869d0 .arith/sub 33, L_000002cdd9186890, L_000002cdd91866b0;
L_000002cdd9187790 .part v000002cdd9124c00_0, 31, 1;
L_000002cdd9186cf0 .concat [ 1 0 0 0], L_000002cdd9187790;
L_000002cdd9187fb0 .concat [ 32 1 0 0], v000002cdd9124c00_0, L_000002cdd9186cf0;
L_000002cdd9187a10 .part v000002cdd9124ca0_0, 31, 1;
L_000002cdd9186d90 .concat [ 1 0 0 0], L_000002cdd9187a10;
L_000002cdd91887d0 .concat [ 32 1 0 0], v000002cdd9124ca0_0, L_000002cdd9186d90;
L_000002cdd91870b0 .arith/sum 33, L_000002cdd9187fb0, L_000002cdd91887d0;
L_000002cdd9187290 .functor MUXZ 33, L_000002cdd91870b0, L_000002cdd91869d0, L_000002cdd918ec50, C4<>;
L_000002cdd9187330 .part L_000002cdd9187290, 0, 32;
L_000002cdd9187b50 .part L_000002cdd9187290, 32, 1;
L_000002cdd9186610 .part L_000002cdd9187330, 31, 1;
S_000002cdd91235d0 .scope module, "t4" "fixed_32_mult" 4 245, 6 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /OUTPUT 32 "p_out";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow_q";
P_000002cdd90b48a0 .param/l "FRACT_BITS" 1 6 9, +C4<00000000000000000000000000001000>;
L_000002cdd912a038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002cdd918efd0 .functor XNOR 1, L_000002cdd918a030, L_000002cdd912a038, C4<0>, C4<0>;
L_000002cdd918eb00 .functor AND 1, L_000002cdd918efd0, L_000002cdd9189ef0, C4<1>, C4<1>;
L_000002cdd912a080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd918ef60 .functor XNOR 1, L_000002cdd918a030, L_000002cdd912a080, C4<0>, C4<0>;
L_000002cdd918f4a0 .functor NOT 1, L_000002cdd9189c70, C4<0>, C4<0>, C4<0>;
L_000002cdd918f270 .functor AND 1, L_000002cdd918ef60, L_000002cdd918f4a0, C4<1>, C4<1>;
v000002cdd91225b0_0 .net/s *"_ivl_0", 63 0, L_000002cdd918a490;  1 drivers
v000002cdd9122650_0 .net/2u *"_ivl_16", 0 0, L_000002cdd912a038;  1 drivers
v000002cdd91219d0_0 .net *"_ivl_18", 0 0, L_000002cdd918efd0;  1 drivers
v000002cdd9122150_0 .net/s *"_ivl_2", 63 0, L_000002cdd9189a90;  1 drivers
v000002cdd9122b50_0 .net *"_ivl_21", 0 0, L_000002cdd9189ef0;  1 drivers
v000002cdd9123050_0 .net/2u *"_ivl_24", 0 0, L_000002cdd912a080;  1 drivers
v000002cdd9122830_0 .net *"_ivl_26", 0 0, L_000002cdd918ef60;  1 drivers
v000002cdd91234b0_0 .net *"_ivl_29", 0 0, L_000002cdd9189c70;  1 drivers
v000002cdd9122fb0_0 .net *"_ivl_30", 0 0, L_000002cdd918f4a0;  1 drivers
v000002cdd9121a70_0 .net *"_ivl_6", 63 0, L_000002cdd9189bd0;  1 drivers
v000002cdd91230f0_0 .net *"_ivl_8", 55 0, L_000002cdd9189e50;  1 drivers
v000002cdd9121b10_0 .net/s "a_in", 31 0, v000002cdd9123f80_0;  1 drivers
v000002cdd9122a10_0 .net/s "b_in", 31 0, v000002cdd9123f80_0;  alias, 1 drivers
v000002cdd9122e70_0 .net "expected_sign", 0 0, L_000002cdd918a030;  1 drivers
v000002cdd9123410_0 .net "msb_of_product_full", 23 0, L_000002cdd918a0d0;  1 drivers
v000002cdd91221f0_0 .net "overflow", 0 0, L_000002cdd918eb00;  1 drivers
v000002cdd91232d0_0 .net/s "p_out", 31 0, L_000002cdd91891d0;  alias, 1 drivers
v000002cdd9122d30_0 .net/s "product_full", 63 0, L_000002cdd9189b30;  1 drivers
v000002cdd91217f0_0 .net "underflow_q", 0 0, L_000002cdd918f270;  1 drivers
L_000002cdd918a490 .extend/s 64, v000002cdd9123f80_0;
L_000002cdd9189a90 .extend/s 64, v000002cdd9123f80_0;
L_000002cdd9189b30 .arith/mult 64, L_000002cdd918a490, L_000002cdd9189a90;
L_000002cdd9189e50 .part L_000002cdd9189b30, 8, 56;
L_000002cdd9189bd0 .extend/s 64, L_000002cdd9189e50;
L_000002cdd91891d0 .part L_000002cdd9189bd0, 0, 32;
L_000002cdd918a030 .part L_000002cdd91891d0, 31, 1;
L_000002cdd918a0d0 .part L_000002cdd9189b30, 40, 24;
L_000002cdd9189ef0 .reduce/or L_000002cdd918a0d0;
L_000002cdd9189c70 .reduce/and L_000002cdd918a0d0;
S_000002cdd9123760 .scope module, "t4_par" "fixed_32_add_sub" 4 208, 5 1 0, S_000002cdd9065830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "sub_n_add";
    .port_info 3 /OUTPUT 32 "sum_diff_out";
    .port_info 4 /OUTPUT 1 "overflow";
L_000002cdd9129df8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd9129d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002cdd90acea0 .functor XNOR 1, L_000002cdd9129df8, L_000002cdd9129d68, C4<0>, C4<0>;
L_000002cdd90acf10 .functor XOR 1, L_000002cdd9129450, L_000002cdd91296d0, C4<0>, C4<0>;
v000002cdd9121890_0 .net/2u *"_ivl_0", 0 0, L_000002cdd9129d68;  1 drivers
v000002cdd9123190_0 .net *"_ivl_11", 0 0, L_000002cdd9126ed0;  1 drivers
v000002cdd9121bb0_0 .net *"_ivl_12", 0 0, L_000002cdd9127010;  1 drivers
v000002cdd9122970_0 .net *"_ivl_14", 32 0, L_000002cdd9127150;  1 drivers
v000002cdd9121ed0_0 .net *"_ivl_16", 32 0, L_000002cdd91271f0;  1 drivers
v000002cdd9122470_0 .net *"_ivl_19", 0 0, L_000002cdd9128370;  1 drivers
v000002cdd9123370_0 .net *"_ivl_2", 0 0, L_000002cdd90acea0;  1 drivers
v000002cdd91216b0_0 .net *"_ivl_20", 0 0, L_000002cdd9128e10;  1 drivers
v000002cdd9122290_0 .net *"_ivl_22", 32 0, L_000002cdd9128910;  1 drivers
v000002cdd9121d90_0 .net *"_ivl_25", 0 0, L_000002cdd9128730;  1 drivers
v000002cdd9122f10_0 .net *"_ivl_26", 0 0, L_000002cdd9129310;  1 drivers
v000002cdd9121930_0 .net *"_ivl_28", 32 0, L_000002cdd91293b0;  1 drivers
v000002cdd9122510_0 .net *"_ivl_30", 32 0, L_000002cdd91284b0;  1 drivers
v000002cdd9122bf0_0 .net *"_ivl_37", 0 0, L_000002cdd9129450;  1 drivers
v000002cdd9121750_0 .net *"_ivl_39", 0 0, L_000002cdd91296d0;  1 drivers
v000002cdd9121c50_0 .net *"_ivl_5", 0 0, L_000002cdd9126930;  1 drivers
v000002cdd9121cf0_0 .net *"_ivl_6", 0 0, L_000002cdd9126d90;  1 drivers
v000002cdd91220b0_0 .net *"_ivl_8", 32 0, L_000002cdd9126e30;  1 drivers
v000002cdd9122ab0_0 .net/s "a_in", 31 0, L_000002cdd91285f0;  1 drivers
L_000002cdd9129db0 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v000002cdd9122c90_0 .net/s "b_in", 31 0, L_000002cdd9129db0;  1 drivers
v000002cdd91226f0_0 .net "overflow", 0 0, L_000002cdd90acf10;  1 drivers
v000002cdd9121e30_0 .net "sub_n_add", 0 0, L_000002cdd9129df8;  1 drivers
v000002cdd9122dd0_0 .net/s "sum_diff_out", 31 0, L_000002cdd9128410;  alias, 1 drivers
v000002cdd9121f70_0 .net/s "temp_result_wide", 32 0, L_000002cdd91287d0;  1 drivers
L_000002cdd9126930 .part L_000002cdd91285f0, 31, 1;
L_000002cdd9126d90 .concat [ 1 0 0 0], L_000002cdd9126930;
L_000002cdd9126e30 .concat [ 32 1 0 0], L_000002cdd91285f0, L_000002cdd9126d90;
L_000002cdd9126ed0 .part L_000002cdd9129db0, 31, 1;
L_000002cdd9127010 .concat [ 1 0 0 0], L_000002cdd9126ed0;
L_000002cdd9127150 .concat [ 32 1 0 0], L_000002cdd9129db0, L_000002cdd9127010;
L_000002cdd91271f0 .arith/sub 33, L_000002cdd9126e30, L_000002cdd9127150;
L_000002cdd9128370 .part L_000002cdd91285f0, 31, 1;
L_000002cdd9128e10 .concat [ 1 0 0 0], L_000002cdd9128370;
L_000002cdd9128910 .concat [ 32 1 0 0], L_000002cdd91285f0, L_000002cdd9128e10;
L_000002cdd9128730 .part L_000002cdd9129db0, 31, 1;
L_000002cdd9129310 .concat [ 1 0 0 0], L_000002cdd9128730;
L_000002cdd91293b0 .concat [ 32 1 0 0], L_000002cdd9129db0, L_000002cdd9129310;
L_000002cdd91284b0 .arith/sum 33, L_000002cdd9128910, L_000002cdd91293b0;
L_000002cdd91287d0 .functor MUXZ 33, L_000002cdd91284b0, L_000002cdd91271f0, L_000002cdd90acea0, C4<>;
L_000002cdd9128410 .part L_000002cdd91287d0, 0, 32;
L_000002cdd9129450 .part L_000002cdd91287d0, 32, 1;
L_000002cdd91296d0 .part L_000002cdd9128410, 31, 1;
    .scope S_000002cdd9065830;
T_0 ;
    %wait E_000002cdd90b4ba0;
    %load/vec4 v000002cdd9125240_0;
    %store/vec4 v000002cdd9123940_0, 0, 3;
    %load/vec4 v000002cdd9125240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cdd9123940_0, 0, 3;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000002cdd9124480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002cdd9123940_0, 0, 3;
T_0.8 ;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002cdd9123940_0, 0, 3;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002cdd9123940_0, 0, 3;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002cdd9123940_0, 0, 3;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002cdd9123940_0, 0, 3;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000002cdd9124480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cdd9123940_0, 0, 3;
T_0.10 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002cdd9065830;
T_1 ;
    %wait E_000002cdd90b5420;
    %load/vec4 v000002cdd9123a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002cdd9124340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002cdd9123e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002cdd9125560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002cdd9124e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9124020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002cdd9125240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cdd91239e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cdd9124b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9124fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9123b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd91248e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9123f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9123ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9125600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9124c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9124ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9124520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cdd9124de0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002cdd9123940_0;
    %assign/vec4 v000002cdd9125240_0, 0;
    %load/vec4 v000002cdd9125240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cdd91239e0_0, 0;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000002cdd91254c0_0;
    %assign/vec4 v000002cdd9124340_0, 0;
    %load/vec4 v000002cdd9124f20_0;
    %assign/vec4 v000002cdd9123e40_0, 0;
    %load/vec4 v000002cdd91245c0_0;
    %assign/vec4 v000002cdd9125560_0, 0;
    %load/vec4 v000002cdd9125060_0;
    %assign/vec4 v000002cdd9124e80_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000002cdd9124700_0;
    %assign/vec4 v000002cdd9124fc0_0, 0;
    %load/vec4 v000002cdd91247a0_0;
    %assign/vec4 v000002cdd9123b20_0, 0;
    %load/vec4 v000002cdd9123c60_0;
    %assign/vec4 v000002cdd91248e0_0, 0;
    %load/vec4 v000002cdd9124980_0;
    %assign/vec4 v000002cdd9123f80_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000002cdd91242a0_0;
    %assign/vec4 v000002cdd9123ee0_0, 0;
    %load/vec4 v000002cdd9124660_0;
    %assign/vec4 v000002cdd9125600_0, 0;
    %load/vec4 v000002cdd91256a0_0;
    %assign/vec4 v000002cdd9124c00_0, 0;
    %load/vec4 v000002cdd9123d00_0;
    %assign/vec4 v000002cdd9124ca0_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000002cdd9123bc0_0;
    %assign/vec4 v000002cdd9124520_0, 0;
    %load/vec4 v000002cdd9125740_0;
    %assign/vec4 v000002cdd9124de0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000002cdd91257e0_0;
    %assign/vec4 v000002cdd9124020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002cdd91239e0_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002cdd90baab0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd9125380_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000002cdd9125380_0;
    %inv;
    %store/vec4 v000002cdd9125380_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000002cdd90baab0;
T_3 ;
    %fork t_1, S_000002cdd90c1bb0;
    %jmp t_0;
    .scope S_000002cdd90c1bb0;
t_1 ;
    %vpi_call/w 3 47 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002cdd90baab0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd9127510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd9125f30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002cdd9124d40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002cdd9125100_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002cdd9124160_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002cdd9125420_0, 0, 16;
    %vpi_call/w 3 57 "$display", "---------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 58 "$display", "-----Starting Testbench for Default 4 input Function-----" {0 0 0};
    %vpi_call/w 3 59 "$display", "---------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd9127510_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002cdd90ad7b0_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002cdd90ad7b0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v000002cdd9124d40_0;
    %store/vec4 v000002cdd91240c0_0, 0, 16;
    %load/vec4 v000002cdd9125100_0;
    %store/vec4 v000002cdd91252e0_0, 0, 16;
    %load/vec4 v000002cdd9124160_0;
    %store/vec4 v000002cdd9124200_0, 0, 16;
    %load/vec4 v000002cdd9125420_0;
    %store/vec4 v000002cdd9126430_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cdd9125f30_0, 0, 1;
T_3.2 ;
    %load/vec4 v000002cdd9127bf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.3, 6;
    %wait E_000002cdd90b47a0;
    %jmp T_3.2;
T_3.3 ;
    %vpi_func/r 3 73 "$itor", v000002cdd9124d40_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 73 "$itor", v000002cdd9125100_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 73 "$itor", v000002cdd9124160_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_func/r 3 73 "$itor", v000002cdd9125420_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 73 "$display", "\012--- Test Case %0d: Initial a = %f, b = %f, c = %f, d = %f, (Q8.8) ---", v000002cdd90ad7b0_0, W<3,r>, W<2,r>, W<1,r>, W<0,r> {0 4 0};
    %vpi_func/r 3 74 "$itor", v000002cdd9124d40_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 74 "$display", "a input : %f (0x%H)", W<0,r>, v000002cdd9124d40_0 {0 1 0};
    %vpi_func/r 3 75 "$itor", v000002cdd9125100_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 75 "$display", "b input : %f (0x%H)", W<0,r>, v000002cdd9125100_0 {0 1 0};
    %vpi_func/r 3 76 "$itor", v000002cdd9124160_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 76 "$display", "c input : %f (0x%H)", W<0,r>, v000002cdd9124160_0 {0 1 0};
    %vpi_func/r 3 77 "$itor", v000002cdd9125420_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 77 "$display", "d input : %f (0x%H)", W<0,r>, v000002cdd9125420_0 {0 1 0};
    %vpi_func/r 3 78 "$itor", v000002cdd9127e70_0 {0 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %vpi_call/w 3 78 "$display", "z output: %f (0x%H)", W<0,r>, v000002cdd9127e70_0 {0 1 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cdd9125f30_0, 0, 1;
T_3.4 ;
    %load/vec4 v000002cdd9127bf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.5, 6;
    %wait E_000002cdd90b47a0;
    %jmp T_3.4;
T_3.5 ;
    %load/vec4 v000002cdd9124d40_0;
    %addi 4096, 0, 16;
    %store/vec4 v000002cdd9124d40_0, 0, 16;
    %load/vec4 v000002cdd9125100_0;
    %addi 4096, 0, 16;
    %store/vec4 v000002cdd9125100_0, 0, 16;
    %load/vec4 v000002cdd9124160_0;
    %addi 4096, 0, 16;
    %store/vec4 v000002cdd9124160_0, 0, 16;
    %load/vec4 v000002cdd9125420_0;
    %addi 4096, 0, 16;
    %store/vec4 v000002cdd9125420_0, 0, 16;
    %delay 5000, 0;
    %load/vec4 v000002cdd90ad7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cdd90ad7b0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call/w 3 88 "$finish" {0 0 0};
    %end;
    .scope S_000002cdd90baab0;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "Top_tb.v";
    "Top.v";
    "fixed_32_add_sub.v";
    "fixed_32_mult.v";
