

Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z100ffg900-1
Report date:         Sun Apr 15 00:13:09 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         7082
LUT:          14072
FF:           28693
DSP:            192
BRAM:            60
SRL:            267
#=== Final timing ===
CP required:    6.660
CP achieved post-synthesis:    4.870
CP achieved post-implementation:    6.406
Timing met
