

================================================================
== Vitis HLS Report for 'constructPseudoHeader_512_s'
================================================================
* Date:           Tue Jul 19 06:12:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.290 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_pseudoHeaderFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_pseudoHeaderFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_pseudoHeaderFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_pseudoHeaderFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng_ipMetaFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:79]   --->   Operation 11 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_3_load = load i1 %state_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:89]   --->   Operation 12 'load' 'state_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%header_idx_4_load = load i16 %header_idx_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:76]   --->   Operation 13 'load' 'header_idx_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_s = load i96 %header_header_V_4"   --->   Operation 14 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %state_3_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:89]   --->   Operation 15 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %rxEng_ipMetaFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!state_3_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %tmp_i, void %constructPseudoHeader<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:92]   --->   Operation 17 'br' 'br_ln92' <Predicate = (!state_3_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%rxEng_ipMetaFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %rxEng_ipMetaFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'rxEng_ipMetaFifo_read' <Predicate = (!state_3_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_their_address_V = trunc i96 %rxEng_ipMetaFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'tmp_their_address_V' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_our_address_V = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %rxEng_ipMetaFifo_read, i32 32, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'tmp_our_address_V' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:162]   --->   Operation 21 'store' 'store_ln162' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_268 = partset i96 @llvm.part.set.i96.i32, i96 %p_Val2_s, i32 %tmp_their_address_V, i32 0, i32 31"   --->   Operation 22 'partset' 'p_Result_268' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_269 = partset i96 @llvm.part.set.i96.i32, i96 %p_Result_268, i32 %tmp_our_address_V, i32 32, i32 63"   --->   Operation 23 'partset' 'p_Result_269' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_ipMetaFifo_read, i32 72, i32 79"   --->   Operation 24 'partselect' 'p_Result_i' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_270 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 25 'partset' 'p_Result_270' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_594_i = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %rxEng_ipMetaFifo_read, i32 64, i32 71"   --->   Operation 26 'partselect' 'p_Result_594_i' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_271 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_270, i8 %p_Result_594_i, i32 8, i32 15"   --->   Operation 27 'partset' 'p_Result_271' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = partset i96 @llvm.part.set.i96.i16, i96 %p_Result_269, i16 %p_Result_271, i32 80, i32 95"   --->   Operation 28 'partset' 'p_Result_s' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln414 = store i96 %p_Result_s, i96 %header_header_V_4"   --->   Operation 29 'store' 'store_ln414' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln100 = store i1 1, i1 %state_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:100]   --->   Operation 30 'store' 'store_ln100' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln101 = br void %constructPseudoHeader<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:101]   --->   Operation 31 'br' 'br_ln101' <Predicate = (!state_3_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_4_load, i9 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:76]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (state_3_load)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_ult  i25 %shl_ln, i25 96" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:82]   --->   Operation 33 'icmp' 'icmp_ln82' <Predicate = (state_3_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi96EE11consumeWordER7ap_uintILi512EE.exit.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:82]   --->   Operation 34 'br' 'br_ln82' <Predicate = (state_3_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_272 = partset i512 @llvm.part.set.i512.i96, i512 0, i96 %p_Val2_s, i32 0, i32 95"   --->   Operation 35 'partset' 'p_Result_272' <Predicate = (state_3_load & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_4_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:85]   --->   Operation 36 'add' 'add_ln85' <Predicate = (state_3_load & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:85]   --->   Operation 37 'store' 'store_ln85' <Predicate = (state_3_load & icmp_ln82)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi96EE11consumeWordER7ap_uintILi512EE.exit.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../packet.hpp:86]   --->   Operation 38 'br' 'br_ln86' <Predicate = (state_3_load & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln112 = store i1 0, i1 %state_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:112]   --->   Operation 39 'store' 'store_ln112' <Predicate = (state_3_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sendWord_data_V_20 = phi i512 %p_Result_272, void, i512 0, void"   --->   Operation 40 'phi' 'sendWord_data_V_20' <Predicate = (state_3_load)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_185_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 18446744073709551616, i512 %sendWord_data_V_20" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'bitconcatenate' 'tmp_185_i' <Predicate = (state_3_load)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln174 = or i577 %tmp_185_i, i577 247330401473104534047094713089704592935557324103005993786583690272304831728808305726594637031169498012795797127849235911661333176120265159113792272289946597970173123142615040" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'or' 'or_ln174' <Predicate = (state_3_load)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'zext' 'zext_ln174' <Predicate = (state_3_load)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_pseudoHeaderFifo, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = (state_3_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln113 = br void %constructPseudoHeader<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:113]   --->   Operation 45 'br' 'br_ln113' <Predicate = (state_3_load)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_ipMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_pseudoHeaderFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specinterface_ln0     (specinterface ) [ 000]
specpipeline_ln79     (specpipeline  ) [ 000]
state_3_load          (load          ) [ 011]
header_idx_4_load     (load          ) [ 000]
p_Val2_s              (load          ) [ 000]
br_ln89               (br            ) [ 000]
tmp_i                 (nbreadreq     ) [ 010]
br_ln92               (br            ) [ 000]
rxEng_ipMetaFifo_read (read          ) [ 000]
tmp_their_address_V   (trunc         ) [ 000]
tmp_our_address_V     (partselect    ) [ 000]
store_ln162           (store         ) [ 000]
p_Result_268          (partset       ) [ 000]
p_Result_269          (partset       ) [ 000]
p_Result_i            (partselect    ) [ 000]
p_Result_270          (partset       ) [ 000]
p_Result_594_i        (partselect    ) [ 000]
p_Result_271          (partset       ) [ 000]
p_Result_s            (partset       ) [ 000]
store_ln414           (store         ) [ 000]
store_ln100           (store         ) [ 000]
br_ln101              (br            ) [ 000]
shl_ln                (bitconcatenate) [ 000]
icmp_ln82             (icmp          ) [ 010]
br_ln82               (br            ) [ 011]
p_Result_272          (partset       ) [ 011]
add_ln85              (add           ) [ 000]
store_ln85            (store         ) [ 000]
br_ln86               (br            ) [ 011]
store_ln112           (store         ) [ 000]
sendWord_data_V_20    (phi           ) [ 011]
tmp_185_i             (bitconcatenate) [ 000]
or_ln174              (or            ) [ 000]
zext_ln174            (zext          ) [ 000]
write_ln174           (write         ) [ 000]
br_ln113              (br            ) [ 000]
ret_ln0               (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_idx_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_header_V_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxEng_ipMetaFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_ipMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxEng_pseudoHeaderFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_pseudoHeaderFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i96.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i96"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_i_nbreadreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="96" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rxEng_ipMetaFifo_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="96" slack="0"/>
<pin id="98" dir="0" index="1" bw="96" slack="0"/>
<pin id="99" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_ipMetaFifo_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln174_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="1024" slack="0"/>
<pin id="105" dir="0" index="2" bw="577" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="sendWord_data_V_20_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="512" slack="1"/>
<pin id="111" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_data_V_20 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="sendWord_data_V_20_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="512" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_data_V_20/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="state_3_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_3_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="header_idx_4_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_4_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_Val2_s_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="96" slack="0"/>
<pin id="130" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_their_address_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="96" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_their_address_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_our_address_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="96" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_our_address_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln162_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Result_268_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="96" slack="0"/>
<pin id="154" dir="0" index="1" bw="96" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="0" index="4" bw="6" slack="0"/>
<pin id="158" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_268/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Result_269_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="96" slack="0"/>
<pin id="166" dir="0" index="1" bw="96" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="7" slack="0"/>
<pin id="169" dir="0" index="4" bw="7" slack="0"/>
<pin id="170" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_269/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="96" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="0" index="3" bw="8" slack="0"/>
<pin id="181" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_270_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="0" index="3" bw="1" slack="0"/>
<pin id="191" dir="0" index="4" bw="4" slack="0"/>
<pin id="192" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_270/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_Result_594_i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="96" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="0" index="3" bw="8" slack="0"/>
<pin id="203" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_594_i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Result_271_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="0" index="3" bw="5" slack="0"/>
<pin id="213" dir="0" index="4" bw="5" slack="0"/>
<pin id="214" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_271/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_Result_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="96" slack="0"/>
<pin id="222" dir="0" index="1" bw="96" slack="0"/>
<pin id="223" dir="0" index="2" bw="16" slack="0"/>
<pin id="224" dir="0" index="3" bw="8" slack="0"/>
<pin id="225" dir="0" index="4" bw="8" slack="0"/>
<pin id="226" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln414_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="96" slack="0"/>
<pin id="234" dir="0" index="1" bw="96" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln100_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shl_ln_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="25" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln82_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="25" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Result_272_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="512" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="96" slack="0"/>
<pin id="262" dir="0" index="3" bw="1" slack="0"/>
<pin id="263" dir="0" index="4" bw="8" slack="0"/>
<pin id="264" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_272/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln85_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln85_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln112_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_185_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="577" slack="0"/>
<pin id="290" dir="0" index="1" bw="65" slack="0"/>
<pin id="291" dir="0" index="2" bw="512" slack="0"/>
<pin id="292" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_185_i/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln174_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="577" slack="0"/>
<pin id="298" dir="0" index="1" bw="577" slack="0"/>
<pin id="299" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln174_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="577" slack="0"/>
<pin id="304" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="state_3_load_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_3_load "/>
</bind>
</comp>

<comp id="317" class="1005" name="p_Result_272_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="512" slack="1"/>
<pin id="319" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_272 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="86" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="96" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="96" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="128" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="132" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="152" pin="5"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="136" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="96" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="176" pin="4"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="96" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="186" pin="5"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="198" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="164" pin="5"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="208" pin="5"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="236"><net_src comp="220" pin="5"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="124" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="70" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="128" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="274"><net_src comp="124" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="76" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="2" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="78" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="80" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="82" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="113" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="84" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="310"><net_src comp="120" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="320"><net_src comp="258" pin="5"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_3 | {1 }
	Port: header_idx_4 | {1 }
	Port: header_header_V_4 | {1 }
	Port: rxEng_pseudoHeaderFifo | {2 }
 - Input state : 
	Port: constructPseudoHeader<512> : state_3 | {1 }
	Port: constructPseudoHeader<512> : header_idx_4 | {1 }
	Port: constructPseudoHeader<512> : header_header_V_4 | {1 }
	Port: constructPseudoHeader<512> : rxEng_ipMetaFifo | {1 }
  - Chain level:
	State 1
		br_ln89 : 1
		p_Result_268 : 1
		p_Result_269 : 2
		p_Result_270 : 1
		p_Result_271 : 2
		p_Result_s : 3
		store_ln414 : 4
		shl_ln : 1
		icmp_ln82 : 2
		br_ln82 : 3
		p_Result_272 : 1
		add_ln85 : 1
		store_ln85 : 2
	State 2
		tmp_185_i : 1
		or_ln174 : 2
		zext_ln174 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln85_fu_270         |    0    |    23   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln82_fu_252         |    0    |    16   |
|----------|----------------------------------|---------|---------|
| nbreadreq|       tmp_i_nbreadreq_fu_88      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   read   | rxEng_ipMetaFifo_read_read_fu_96 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln174_write_fu_102     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |    tmp_their_address_V_fu_132    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     tmp_our_address_V_fu_136     |    0    |    0    |
|partselect|         p_Result_i_fu_176        |    0    |    0    |
|          |       p_Result_594_i_fu_198      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        p_Result_268_fu_152       |    0    |    0    |
|          |        p_Result_269_fu_164       |    0    |    0    |
|  partset |        p_Result_270_fu_186       |    0    |    0    |
|          |        p_Result_271_fu_208       |    0    |    0    |
|          |         p_Result_s_fu_220        |    0    |    0    |
|          |        p_Result_272_fu_258       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           shl_ln_fu_244          |    0    |    0    |
|          |         tmp_185_i_fu_288         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|    or    |          or_ln174_fu_296         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln174_fu_302        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    39   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   p_Result_272_reg_317   |   512  |
|sendWord_data_V_20_reg_109|   512  |
|   state_3_load_reg_307   |    1   |
+--------------------------+--------+
|           Total          |  1025  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1025  |    -   |
+-----------+--------+--------+
|   Total   |  1025  |   39   |
+-----------+--------+--------+
