
---------- Begin Simulation Statistics ----------
final_tick                               1353540078000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 810367                       # Simulator instruction rate (inst/s)
host_mem_usage                                4615804                       # Number of bytes of host memory used
host_op_rate                                  1404110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1604.21                       # Real time elapsed on the host
host_tick_rate                               79401900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2252488614                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.127377                       # Number of seconds simulated
sim_ticks                                127377388250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1073061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2146122                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2756                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted       322071                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       318292                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       318633                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          341                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups        322246                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         1590269                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9615475                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2756                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           316130                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     28580557                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       357220                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    396157622                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    254705623                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.555355                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.779177                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    175183058     68.78%     68.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     14061688      5.52%     74.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7882591      3.09%     77.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      6984456      2.74%     80.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6752011      2.65%     82.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6188540      2.43%     85.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4726870      1.86%     87.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4345852      1.71%     88.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     28580557     11.22%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    254705623                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        362997072                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       152683001                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107764674                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         1342      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     85398673     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           77      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     44959348     11.35%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      4853134      1.23%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     71723816     18.10%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       151211      0.04%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     52823112     13.33%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     14045376      3.55%     69.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      2677740      0.68%     69.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     93719298     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     25804495      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    396157622                       # Class of committed instruction
system.switch_cpus_1.commit.refs            136246909                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           396157622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.019019                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.019019                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    176195803                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    396591309                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       21138551                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        50504508                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         7903                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      6907945                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107878783                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               14870                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          28520993                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                9698                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches            322246                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        25389068                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           229354548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1498                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250426710                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         15806                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001265                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     25392325                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       318292                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.983011                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    254754776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.557554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.999722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      193018239     75.77%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        5119838      2.01%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3642857      1.43%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        1935972      0.76%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2071626      0.81%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3489013      1.37%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3447980      1.35%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4072612      1.60%     85.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       37956639     14.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    254754776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       547739867                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      337351227                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         2781                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         318577                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.584407                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          143595782                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         28520993                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      20204667                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107890213                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     28537201                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    396510939                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    115074789                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        15515                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    403635270                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       593096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     37158141                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         7903                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     38163806                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1151727                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6804201                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3560                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       125528                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        54966                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3560                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         2625                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       442260812                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           396415625                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628656                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       278030132                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.556067                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            396424949                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      300380420                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      30232897                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.981336                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.981336                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1353      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     85443493     21.17%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          107      0.00%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     44999113     11.15%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      4858802      1.20%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     71746550     17.77%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       151211      0.04%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     52844161     13.09%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     16008613      3.97%     68.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      2679463      0.66%     69.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     99073603     24.54%     93.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     25844323      6.40%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    403650792                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     372027263                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    740524281                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    363186002                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    363533371                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           4782138                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011847                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           606      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       108155      2.26%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      2.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       125778      2.63%      4.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      4.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      4.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      4.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      4.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      4.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       106836      2.23%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      7.14% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1106395     23.14%     30.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       144429      3.02%     33.29% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      3126171     65.37%     98.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        63768      1.33%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     36404314                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    326316351                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     33229623                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     33334376                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        396510939                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       403650792                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       353262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2141                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       280491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    254754776                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.584468                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.375472                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    152154168     59.73%     59.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     17412411      6.83%     66.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     17027721      6.68%     73.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     12755716      5.01%     78.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     13981794      5.49%     83.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12586923      4.94%     88.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     13710609      5.38%     94.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      8213126      3.22%     97.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6912308      2.71%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    254754776                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.584468                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          25389068                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      2430960                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1018310                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107890213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     28537201                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     150445417                       # number of misc regfile reads
system.switch_cpus_1.numCycles              254754776                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      62392672                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    376956018                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      7941890                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       24169385                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     53806038                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        20607                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    978874237                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    396548706                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    377304405                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        54098519                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     52871106                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         7903                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    114086232                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         348320                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    547879181                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    286098629                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        41183673                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          622615754                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         793078926                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3764909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7498973                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            209                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3354077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6708079                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops            335                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             784568                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371806                       # Transaction distribution
system.membus.trans_dist::CleanEvict           701255                       # Transaction distribution
system.membus.trans_dist::ReadExReq            288493                       # Transaction distribution
system.membus.trans_dist::ReadExResp           288493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        784568                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3219183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3219183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3219183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     92471488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     92471488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92471488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1073061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1073061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1073061                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3840645000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5882463750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1353540078000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1353540078000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3080614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1057410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3050106                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           30845                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           653450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          653450                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3080614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11263864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11263882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    282774464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              282775232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          373458                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23879488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4138367                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007106                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4138158     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    209      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4138367                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4433785500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5616509500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       380062                       # number of demand (read+write) hits
system.l2.demand_hits::total                   380062                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       380062                       # number of overall hits
system.l2.overall_hits::total                  380062                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3353996                       # number of demand (read+write) misses
system.l2.demand_misses::total                3354002                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3353996                       # number of overall misses
system.l2.overall_misses::total               3354002                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 192960544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     192961175500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       631500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 192960544000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    192961175500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3734058                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3734064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3734058                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3734064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.898217                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898218                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.898217                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898218                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst       105250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 57531.536710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57531.622074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst       105250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 57531.536710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57531.622074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              373117                       # number of writebacks
system.l2.writebacks::total                    373117                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3353996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3354002                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3353996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3354002                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 159420584000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 159421155500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 159420584000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 159421155500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.898217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.898218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.898217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.898218                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        95250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 47531.536710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47531.622074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        95250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 47531.536710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47531.622074                       # average overall mshr miss latency
system.l2.replacements                         373123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       684293                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           684293                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       684293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       684293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2980872                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2980872                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        30763                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                30763                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 82                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        30845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            30845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002658                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002658                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1355000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1355000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002658                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002658                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16524.390244                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16524.390244                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       280404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                280404                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       373046                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              373046                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  33660785500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33660785500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       653450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            653450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.570887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.570887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90232.264922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90232.264922                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       373046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         373046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  29930325500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  29930325500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.570887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.570887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80232.264922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80232.264922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        99658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              99658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2980950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2980956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 159299758500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 159300390000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3080608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3080614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.967650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst       105250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 53439.258793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53439.363077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2980950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2980956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       571500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 129490258500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 129490830000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.967650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        95250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 43439.258793                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 43439.363077                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4078.009967                       # Cycle average of tags in use
system.l2.tags.total_refs                     1168626                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    688373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.697664                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4078.009967                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995608                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1153                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60676083                       # Number of tag accesses
system.l2.tags.data_accesses                 60676083                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2280941                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2280941                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2280941                       # number of overall hits
system.l3.overall_hits::total                 2280941                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1073055                       # number of demand (read+write) misses
system.l3.demand_misses::total                1073061                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            6                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1073055                       # number of overall misses
system.l3.overall_misses::total               1073061                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       535500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 110474371500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     110474907000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       535500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 110474371500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    110474907000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            6                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3353996                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3354002                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            6                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3353996                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3354002                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.319933                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.319935                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.319933                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.319935                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        89250                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 102953.130548                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 102953.053927                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        89250                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 102953.130548                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 102953.053927                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              371806                       # number of writebacks
system.l3.writebacks::total                    371806                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1073055                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1073061                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            6                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1073055                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1073061                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       475500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  99743821500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  99744297000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       475500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  99743821500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  99744297000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.319933                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.319935                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.319933                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.319935                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        79250                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 92953.130548                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 92953.053927                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        79250                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 92953.130548                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 92953.053927                       # average overall mshr miss latency
system.l3.replacements                        1073390                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       373117                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           373117                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       373117                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       373117                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           82                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   82                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               82                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data        84553                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 84553                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       288493                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              288493                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  26634311500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   26634311500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       373046                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            373046                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.773344                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.773344                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92322.210591                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92322.210591                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       288493                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         288493                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  23749381500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  23749381500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.773344                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.773344                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 82322.210591                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 82322.210591                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2196388                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2196388                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       784562                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           784568                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       535500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  83840060000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  83840595500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2980950                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2980956                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.263192                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.263193                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        89250                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 106862.249255                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 106862.114565                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       784562                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       784568                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       475500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  75994440000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  75994915500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.263192                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.263193                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        79250                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 96862.249255                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 96862.114565                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                     7065696                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1138926                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.203824                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks      24.182245                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         1.678298                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2680.463893                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.422739                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 62829.252825                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000369                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000026                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.040901                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000006                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.958698                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         7437                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        53366                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4124                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 108402654                       # Number of tag accesses
system.l3.tags.data_accesses                108402654                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2980956                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       744923                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3682462                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              82                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             82                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           373046                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          373046                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2980956                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     10062163                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    238535616                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1073390                       # Total snoops (count)
system.tol3bus.snoopTraffic                  23795584                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4427474                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000076                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.008698                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4427139     99.99%     99.99% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    335      0.01%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4427474                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3727156500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5031044000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     68675520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68675904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23795584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23795584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1073055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1073061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       371806                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371806                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    539150009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             539153023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186811681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186811681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186811681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    539150009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            725964704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    371806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1072874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000173218750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2314184                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             349921                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1073061                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371806                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1073061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371806                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    181                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             66075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             68015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            67425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            69081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            69780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            66685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22663                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35395381750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5364400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             55511881750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32991.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51741.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   260899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  262454                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 24.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1073061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               371806                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  626622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  281305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  117462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   47491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       921293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.355930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.991496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    91.448695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       698864     75.86%     75.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       144992     15.74%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49995      5.43%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14984      1.63%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6001      0.65%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4489      0.49%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1491      0.16%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          302      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          175      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       921293                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.706688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.498142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.173198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1623      7.22%      7.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         17930     79.73%     86.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2549     11.33%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          303      1.35%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           51      0.23%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           19      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.532106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.505082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16991     75.56%     75.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              135      0.60%     76.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4466     19.86%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              711      3.16%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              167      0.74%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68664320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23793536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68675904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23795584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       539.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    539.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  127390967500                       # Total gap between requests
system.mem_ctrls.avgGap                      88167.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     68663936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23793536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3014.663789826920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 539059066.474461197853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186795602.633185565472                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1073055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       371806                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       227500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  55511654250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3103596907000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     51732.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8347355.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    36.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3322084920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1765703445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3863596800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          975101220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10054895760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      55438735230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2227666560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77647783935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        609.588444                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4752839750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4253340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 118371208500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3256004220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1730603490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3796766400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          965559060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10054895760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      55373533500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2282573280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        77459935710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.113707                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4918870000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4253340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 118205192000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380405718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     25389060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489448578                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380405718                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653800                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     25389060                       # number of overall hits
system.cpu.icache.overall_hits::total      1489448578                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        27243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            8                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          27251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        27243                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            8                       # number of overall misses
system.cpu.icache.overall_misses::total         27251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       849000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       849000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       849000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       849000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380432961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     25389068                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489475829                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380432961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     25389068                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489475829                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst       106125                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    31.154820                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst       106125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    31.154820                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        26737                       # number of writebacks
system.cpu.icache.writebacks::total             26737                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            6                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       641000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       641000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       641000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       641000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 106833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 106833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                  26737                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380405718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     25389060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489448578                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        27243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            8                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         27251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       849000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       849000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380432961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     25389068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489475829                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst       106125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    31.154820                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       641000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       641000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 106833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.973057                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489475827                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             27249                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54661.669309                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.408846                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.564211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2978978907                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2978978907                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391721922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26489924                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    125016364                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        543228210                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391721922                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26489924                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    125016364                       # number of overall hits
system.cpu.dcache.overall_hits::total       543228210                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22221517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       713678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4539412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       27474607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22221517                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       713678                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4539412                       # number of overall misses
system.cpu.dcache.overall_misses::total      27474607                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  37253902500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 224236246119                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 261490148619                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  37253902500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 224236246119                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 261490148619                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413943439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129555776                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    570702817                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413943439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129555776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    570702817                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.026235                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.035038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.026235                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.035038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048142                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52199.875154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 49397.641395                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9517.520983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52199.875154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 49397.641395                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9517.520983                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     50983839                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1190704                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.818231                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16183857                       # number of writebacks
system.cpu.dcache.writebacks::total          16183857                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       774897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       774897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       774897                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       774897                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       713678                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3764515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4478193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       713678                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3764515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4478193                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36540224500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 203669078632                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 240209303132                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36540224500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 203669078632                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 240209303132                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.026235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.029057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.026235                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.029057                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007847                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51199.875154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 54102.342169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53639.783531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51199.875154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 54102.342169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53639.783531                       # average overall mshr miss latency
system.cpu.dcache.replacements               26633930                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284873007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20944812                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97218424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       403036243                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6850984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       584614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3855117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11290715                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30132551000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 184997230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 215129781000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291723991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    101073541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    414326958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.038142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51542.643522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 47987.448889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19053.689780                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       774483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       774483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       584614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3080634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3665248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29547937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 165114865500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 194662802500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.027154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.030479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50542.643522                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 53597.689794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53110.404125                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106848915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5545112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     27797940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      140191967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15370533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       129064                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       684295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16183892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7121351500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  39239016119                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46360367619                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122219448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     28482235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156375859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.022746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.024025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.103494                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 55176.900607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 57342.251688                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2864.599419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       129064                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       683881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       812945                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6992287500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  38554213132                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45546500632                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.022746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.024011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54176.900607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 56375.616711                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56026.546239                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.989699                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           569947363                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26634442                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.398885                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   408.156034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    55.667850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    48.165816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.797180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.108726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.094074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1168040076                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1168040076                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1353540078000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753131000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 274786947000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
