<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_451794d6</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_451794d6'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_451794d6')">rsnoc_z_H_R_T_Aca_U_Ru_451794d6</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.60</td>
<td class="s8 cl rt"><a href="mod156.html#Line" > 84.38</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod156.html#Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod156.html#Branch" > 76.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod156.html#inst_tag_12915"  onclick="showContent('inst_tag_12915')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.ObsTxClkAdapt_Switch26_Async</a></td>
<td class="s5 cl rt"> 50.03</td>
<td class="s7 cl rt"><a href="mod156.html#inst_tag_12915_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod156.html#inst_tag_12915_Toggle" >  3.95</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod156.html#inst_tag_12915_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod156.html#inst_tag_12916"  onclick="showContent('inst_tag_12916')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.ObsTxClkAdapt_Switch26_Async</a></td>
<td class="s5 cl rt"> 50.03</td>
<td class="s7 cl rt"><a href="mod156.html#inst_tag_12916_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod156.html#inst_tag_12916_Toggle" >  3.95</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod156.html#inst_tag_12916_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod156.html#inst_tag_12914"  onclick="showContent('inst_tag_12914')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.ObsTxClkAdapt_Switch26_Async</a></td>
<td class="s6 cl rt"> 60.60</td>
<td class="s8 cl rt"><a href="mod156.html#inst_tag_12914_Line" > 84.38</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod156.html#inst_tag_12914_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod156.html#inst_tag_12914_Branch" > 76.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_12915'>
<hr>
<a name="inst_tag_12915"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_12915" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.ObsTxClkAdapt_Switch26_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.03</td>
<td class="s7 cl rt"><a href="mod156.html#inst_tag_12915_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod156.html#inst_tag_12915_Toggle" >  3.95</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod156.html#inst_tag_12915_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.12</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2065.html#inst_tag_177753" >FPGA1_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94607" id="tag_urg_inst_94607">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251358" id="tag_urg_inst_251358">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34095" id="tag_urg_inst_34095">urs39</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34094" id="tag_urg_inst_34094">urs40</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78820" id="tag_urg_inst_78820">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78821" id="tag_urg_inst_78821">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12916'>
<hr>
<a name="inst_tag_12916"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_12916" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.ObsTxClkAdapt_Switch26_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.03</td>
<td class="s7 cl rt"><a href="mod156.html#inst_tag_12916_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod156.html#inst_tag_12916_Toggle" >  3.95</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod156.html#inst_tag_12916_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.12</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2258.html#inst_tag_195003" >FPGA0_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94631" id="tag_urg_inst_94631">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251369" id="tag_urg_inst_251369">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34145" id="tag_urg_inst_34145">urs39</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34144" id="tag_urg_inst_34144">urs40</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78855" id="tag_urg_inst_78855">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78856" id="tag_urg_inst_78856">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12914'>
<hr>
<a name="inst_tag_12914"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_12914" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.ObsTxClkAdapt_Switch26_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.60</td>
<td class="s8 cl rt"><a href="mod156.html#inst_tag_12914_Line" > 84.38</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod156.html#inst_tag_12914_Toggle" > 21.43</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod156.html#inst_tag_12914_Branch" > 76.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.35</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.58</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1212.html#inst_tag_78114" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1502.html#inst_tag_94594" id="tag_urg_inst_94594">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2816.html#inst_tag_251354" id="tag_urg_inst_251354">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34063" id="tag_urg_inst_34063">urs39</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_34062" id="tag_urg_inst_34062">urs40</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78803" id="tag_urg_inst_78803">uu</a></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1258.html#inst_tag_78804" id="tag_urg_inst_78804">uu22</a></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_451794d6'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod156.html" >rsnoc_z_H_R_T_Aca_U_Ru_451794d6</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>32</td><td>27</td><td>84.38</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35552</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35570</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35575</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35580</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35585</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>35595</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35611</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
35551                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35552      1/1          		if ( ! Sys_Clk_RstN )
35553      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
35554      1/1          		else if ( RegWr | ~ PwrOn )
35555      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
35556                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
35557                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
35558                   		.Clk( Sys_Clk )
35559                   	,	.Clk_ClkS( Sys_Clk_ClkS )
35560                   	,	.Clk_En( Sys_Clk_En )
35561                   	,	.Clk_EnS( Sys_Clk_EnS )
35562                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
35563                   	,	.Clk_RstN( Sys_Clk_RstN )
35564                   	,	.Clk_Tm( Sys_Clk_Tm )
35565                   	,	.I( Int_RdCnt )
35566                   	,	.O( RdCntSync )
35567                   	);
35568                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
35569                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35570      1/1          		if ( ! Sys_Clk_RstN )
35571      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
35572      1/1          		else if ( RegWr | ~ PwrOn )
35573      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
35574                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35575      1/1          		if ( ! Sys_Clk_RstN )
35576      1/1          			RegData_3 &lt;= #1.0 ( 152'b0 );
35577      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
35578      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35579                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35580      1/1          		if ( ! Sys_Clk_RstN )
35581      1/1          			RegData_2 &lt;= #1.0 ( 152'b0 );
35582      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
35583      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35584                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35585      1/1          		if ( ! Sys_Clk_RstN )
35586      1/1          			RegData_1 &lt;= #1.0 ( 152'b0 );
35587      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
35588      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35590      1/1          		if ( ! Sys_Clk_RstN )
35591      1/1          			RegData_0 &lt;= #1.0 ( 152'b0 );
35592      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
35593      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
35594                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
35595      1/1          		case ( u_5389 )
35596      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
35597      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
35598      1/1          			2'b01 : RdData_0 = RegData_1 ;
35599      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
35600                   		endcase
35601                   	end
35602                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
35603                   	assign Int_WrCnt = WrCnt;
35604                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
35605                   	assign WrEmpty = RdCntSync == WrCnt;
35606                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
35607                   	assign WakeUp_Rx = Rx_Vld;
35608                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
35609                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
35610                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35611      1/1          		if ( ! Sys_Clk_RstN )
35612      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
35613      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod156.html" >rsnoc_z_H_R_T_Aca_U_Ru_451794d6</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">658</td>
<td class="rt">141</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">90</td>
<td class="rt">27.36 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">51</td>
<td class="rt">15.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">658</td>
<td class="rt">141</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">90</td>
<td class="rt">27.36 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">51</td>
<td class="rt">15.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[88:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[110:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[114:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[122:115]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[125:123]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[129:127]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[130]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[131]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[135:132]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[137]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[139:138]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[140]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[141]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[143:142]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[146:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[149:147]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[151:150]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[88:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[114:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[124:115]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[129:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[130]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[131]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[135:132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[137]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[139:138]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[140]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[141]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[143:142]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[146:145]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[149:147]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod156.html" >rsnoc_z_H_R_T_Aca_U_Ru_451794d6</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35552</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35570</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35575</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35585</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">35595</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35611</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35552      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35553      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
35554      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
35555      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35570      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35571      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
35572      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
35573      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35575      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35576      			RegData_3 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35577      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
35578      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35580      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35581      			RegData_2 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35582      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
35583      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35585      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35586      			RegData_1 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35587      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
35588      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35591      			RegData_0 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35592      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "green">-2-</font>  
35593      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35595      		case ( u_5389 )
           		<font color = "red">-1-</font>  
35596      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
35597      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
35598      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
35599      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35611      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35612      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
35613      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12915'>
<a name="inst_tag_12915_Line"></a>
<b>Line Coverage for Instance : <a href="mod156.html#inst_tag_12915" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.ObsTxClkAdapt_Switch26_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35552</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35570</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35575</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35580</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35585</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35590</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>35595</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35611</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
35551                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35552      1/1          		if ( ! Sys_Clk_RstN )
35553      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
35554      1/1          		else if ( RegWr | ~ PwrOn )
35555      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
35556                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
35557                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
35558                   		.Clk( Sys_Clk )
35559                   	,	.Clk_ClkS( Sys_Clk_ClkS )
35560                   	,	.Clk_En( Sys_Clk_En )
35561                   	,	.Clk_EnS( Sys_Clk_EnS )
35562                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
35563                   	,	.Clk_RstN( Sys_Clk_RstN )
35564                   	,	.Clk_Tm( Sys_Clk_Tm )
35565                   	,	.I( Int_RdCnt )
35566                   	,	.O( RdCntSync )
35567                   	);
35568                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
35569                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35570      1/1          		if ( ! Sys_Clk_RstN )
35571      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
35572      1/1          		else if ( RegWr | ~ PwrOn )
35573      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
35574                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35575      1/1          		if ( ! Sys_Clk_RstN )
35576      1/1          			RegData_3 &lt;= #1.0 ( 152'b0 );
35577      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
35578      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35579                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35580      1/1          		if ( ! Sys_Clk_RstN )
35581      1/1          			RegData_2 &lt;= #1.0 ( 152'b0 );
35582      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
35583      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35584                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35585      1/1          		if ( ! Sys_Clk_RstN )
35586      1/1          			RegData_1 &lt;= #1.0 ( 152'b0 );
35587      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
35588      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35590      1/1          		if ( ! Sys_Clk_RstN )
35591      1/1          			RegData_0 &lt;= #1.0 ( 152'b0 );
35592      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
35593      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35594                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
35595      1/1          		case ( u_5389 )
35596      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
35597      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
35598      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
35599      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
35600                   		endcase
35601                   	end
35602                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
35603                   	assign Int_WrCnt = WrCnt;
35604                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
35605                   	assign WrEmpty = RdCntSync == WrCnt;
35606                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
35607                   	assign WakeUp_Rx = Rx_Vld;
35608                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
35609                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
35610                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35611      1/1          		if ( ! Sys_Clk_RstN )
35612      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
35613      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_12915_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod156.html#inst_tag_12915" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.ObsTxClkAdapt_Switch26_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">658</td>
<td class="rt">26</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">13</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">13</td>
<td class="rt">3.95  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">658</td>
<td class="rt">26</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">13</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">13</td>
<td class="rt">3.95  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[151:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[149:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12915_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod156.html#inst_tag_12915" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.ObsTxClkAdapt_Switch26_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35552</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35570</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35575</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35585</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35590</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">35595</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35611</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35552      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35553      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
35554      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
35555      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35570      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35571      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
35572      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
35573      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35575      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35576      			RegData_3 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35577      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
35578      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35580      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35581      			RegData_2 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35582      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
35583      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35585      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35586      			RegData_1 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35587      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
35588      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35591      			RegData_0 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35592      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
35593      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35595      		case ( u_5389 )
           		<font color = "red">-1-</font>  
35596      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
35597      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
35598      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
35599      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35611      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35612      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
35613      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12916'>
<a name="inst_tag_12916_Line"></a>
<b>Line Coverage for Instance : <a href="mod156.html#inst_tag_12916" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.ObsTxClkAdapt_Switch26_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35552</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35570</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35575</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35580</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35585</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35590</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>35595</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35611</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
35551                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35552      1/1          		if ( ! Sys_Clk_RstN )
35553      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
35554      1/1          		else if ( RegWr | ~ PwrOn )
35555      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
35556                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
35557                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
35558                   		.Clk( Sys_Clk )
35559                   	,	.Clk_ClkS( Sys_Clk_ClkS )
35560                   	,	.Clk_En( Sys_Clk_En )
35561                   	,	.Clk_EnS( Sys_Clk_EnS )
35562                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
35563                   	,	.Clk_RstN( Sys_Clk_RstN )
35564                   	,	.Clk_Tm( Sys_Clk_Tm )
35565                   	,	.I( Int_RdCnt )
35566                   	,	.O( RdCntSync )
35567                   	);
35568                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
35569                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35570      1/1          		if ( ! Sys_Clk_RstN )
35571      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
35572      1/1          		else if ( RegWr | ~ PwrOn )
35573      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
35574                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35575      1/1          		if ( ! Sys_Clk_RstN )
35576      1/1          			RegData_3 &lt;= #1.0 ( 152'b0 );
35577      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
35578      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35579                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35580      1/1          		if ( ! Sys_Clk_RstN )
35581      1/1          			RegData_2 &lt;= #1.0 ( 152'b0 );
35582      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
35583      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35584                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35585      1/1          		if ( ! Sys_Clk_RstN )
35586      1/1          			RegData_1 &lt;= #1.0 ( 152'b0 );
35587      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
35588      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35590      1/1          		if ( ! Sys_Clk_RstN )
35591      1/1          			RegData_0 &lt;= #1.0 ( 152'b0 );
35592      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
35593      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35594                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
35595      1/1          		case ( u_5389 )
35596      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
35597      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
35598      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
35599      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
35600                   		endcase
35601                   	end
35602                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
35603                   	assign Int_WrCnt = WrCnt;
35604                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
35605                   	assign WrEmpty = RdCntSync == WrCnt;
35606                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
35607                   	assign WakeUp_Rx = Rx_Vld;
35608                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
35609                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
35610                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35611      1/1          		if ( ! Sys_Clk_RstN )
35612      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
35613      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_12916_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod156.html#inst_tag_12916" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.ObsTxClkAdapt_Switch26_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">658</td>
<td class="rt">26</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">13</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">13</td>
<td class="rt">3.95  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">658</td>
<td class="rt">26</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">13</td>
<td class="rt">3.95  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">13</td>
<td class="rt">3.95  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[151:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[149:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12916_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod156.html#inst_tag_12916" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.ObsTxClkAdapt_Switch26_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35552</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35570</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35575</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35585</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35590</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">35595</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35611</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35552      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35553      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
35554      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
35555      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35570      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35571      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
35572      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
35573      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35575      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35576      			RegData_3 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35577      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
35578      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35580      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35581      			RegData_2 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35582      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
35583      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35585      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35586      			RegData_1 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35587      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
35588      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35591      			RegData_0 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35592      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
35593      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35595      		case ( u_5389 )
           		<font color = "red">-1-</font>  
35596      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
35597      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
35598      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
35599      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35611      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35612      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
35613      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12914'>
<a name="inst_tag_12914_Line"></a>
<b>Line Coverage for Instance : <a href="mod156.html#inst_tag_12914" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.ObsTxClkAdapt_Switch26_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>32</td><td>27</td><td>84.38</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35552</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35570</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35575</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35580</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>35585</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35590</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>35595</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35611</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
35551                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35552      1/1          		if ( ! Sys_Clk_RstN )
35553      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
35554      1/1          		else if ( RegWr | ~ PwrOn )
35555      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
35556                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
35557                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
35558                   		.Clk( Sys_Clk )
35559                   	,	.Clk_ClkS( Sys_Clk_ClkS )
35560                   	,	.Clk_En( Sys_Clk_En )
35561                   	,	.Clk_EnS( Sys_Clk_EnS )
35562                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
35563                   	,	.Clk_RstN( Sys_Clk_RstN )
35564                   	,	.Clk_Tm( Sys_Clk_Tm )
35565                   	,	.I( Int_RdCnt )
35566                   	,	.O( RdCntSync )
35567                   	);
35568                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
35569                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35570      1/1          		if ( ! Sys_Clk_RstN )
35571      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
35572      1/1          		else if ( RegWr | ~ PwrOn )
35573      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
35574                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35575      1/1          		if ( ! Sys_Clk_RstN )
35576      1/1          			RegData_3 &lt;= #1.0 ( 152'b0 );
35577      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
35578      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35579                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35580      1/1          		if ( ! Sys_Clk_RstN )
35581      1/1          			RegData_2 &lt;= #1.0 ( 152'b0 );
35582      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
35583      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35584                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35585      1/1          		if ( ! Sys_Clk_RstN )
35586      1/1          			RegData_1 &lt;= #1.0 ( 152'b0 );
35587      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
35588      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
35589                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35590      1/1          		if ( ! Sys_Clk_RstN )
35591      1/1          			RegData_0 &lt;= #1.0 ( 152'b0 );
35592      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
35593      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
35594                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
35595      1/1          		case ( u_5389 )
35596      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
35597      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
35598      1/1          			2'b01 : RdData_0 = RegData_1 ;
35599      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
35600                   		endcase
35601                   	end
35602                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
35603                   	assign Int_WrCnt = WrCnt;
35604                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
35605                   	assign WrEmpty = RdCntSync == WrCnt;
35606                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
35607                   	assign WakeUp_Rx = Rx_Vld;
35608                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
35609                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
35610                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35611      1/1          		if ( ! Sys_Clk_RstN )
35612      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
35613      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_12914_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod156.html#inst_tag_12914" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.ObsTxClkAdapt_Switch26_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">658</td>
<td class="rt">141</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">90</td>
<td class="rt">27.36 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">51</td>
<td class="rt">15.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">658</td>
<td class="rt">141</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">90</td>
<td class="rt">27.36 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">51</td>
<td class="rt">15.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[88:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[110:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[114:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[122:115]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[125:123]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[129:127]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[130]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[131]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[135:132]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[137]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[139:138]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[140]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[141]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[143:142]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[146:145]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[149:147]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[151:150]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[88:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[114:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[124:115]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[129:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[130]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[131]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[135:132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[136]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[137]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[139:138]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[140]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[141]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[143:142]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[144]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[146:145]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[149:147]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12914_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod156.html#inst_tag_12914" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.ObsTxClkAdapt_Switch26_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">19</td>
<td class="rt">76.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35552</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35570</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35575</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">35585</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35590</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">35595</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35611</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35552      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35553      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
35554      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
35555      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35570      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35571      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
35572      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
35573      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35575      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35576      			RegData_3 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35577      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
35578      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35580      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35581      			RegData_2 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35582      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
35583      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35585      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35586      			RegData_1 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35587      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
35588      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35590      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35591      			RegData_0 <= #1.0 ( 152'b0 );
           <font color = "green">			==></font>
35592      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "green">-2-</font>  
35593      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35595      		case ( u_5389 )
           		<font color = "red">-1-</font>  
35596      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
35597      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
35598      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
35599      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35611      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35612      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
35613      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12914">
    <li>
      <a href="#inst_tag_12914_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12914_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12914_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_12915">
    <li>
      <a href="#inst_tag_12915_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12915_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12915_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_12916">
    <li>
      <a href="#inst_tag_12916_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12916_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12916_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_451794d6">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
