<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'D:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/bmc_reset_ctrl.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/cpu_power_control.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/debounce_button_FSM_run.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/eeprom_i2c.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/i2c_master.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/i2c_slave_for_register.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/power_on_reset.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/power_signal_detect.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/server_power_control.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/switch_reset_control.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/timer.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/top.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/uart_sol.v'
(VERI-1482) Analyzing Verilog file 'E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/usb_reset_ctrl.v'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/top.v(3,8-3,18) (VERI-1018) compiling module 'server_top'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/top.v(3,1-1040,10) (VERI-9000) elaborating module 'server_top'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/power_on_reset.v(1,1-34,10) (VERI-9000) elaborating module 'power_on_reset_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/timer.v(2,1-77,10) (VERI-9000) elaborating module 'timer_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/uart_sol.v(1,1-83,10) (VERI-9000) elaborating module 'uart_sol_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/i2c_slave_for_register.v(2,1-592,10) (VERI-9000) elaborating module 'i2c_slave_reg_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/server_power_control.v(2,1-650,10) (VERI-9000) elaborating module 'server_power_control_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/usb_reset_ctrl.v(2,1-215,10) (VERI-9000) elaborating module 'usb_reset_ctrl_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/bmc_reset_ctrl.v(2,1-170,10) (VERI-9000) elaborating module 'bmc_reset_ctrl_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/eeprom_i2c.v(1,1-103,10) (VERI-9000) elaborating module 'eeprom_i2c_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/power_signal_detect.v(2,1-308,10) (VERI-9000) elaborating module 'power_signal_detect_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/cpu_power_control.v(3,1-318,10) (VERI-9000) elaborating module 'cpu_power_control_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/switch_reset_control.v(1,1-205,10) (VERI-9000) elaborating module 'switch_reset_control_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/i2c_master.v(2,1-531,10) (VERI-9000) elaborating module 'i2c_master_uniq_1'
INFO - E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/debounce_button_FSM_run.v(4,1-150,10) (VERI-9000) elaborating module 'debounce_button_FSM_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>