// Seed: 3747253559
module module_0;
  bit id_1, id_2;
  assign id_1 = -1;
  assign id_1 = -1 > 1 + -1;
  assign id_1 = id_2 - id_1;
  wire id_3;
  always id_1 <= -1;
  module_2 modCall_1 ();
  wire id_4, id_5;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  wire id_6;
  initial id_0 = id_4;
endmodule
module module_2;
  assign id_1 = ~1;
  assign id_2 = 1;
endmodule
