{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613846708391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613846708406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 12:45:08 2021 " "Processing started: Sat Feb 20 12:45:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613846708406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846708406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Evidencia -c Evidencia " "Command: quartus_map --read_settings_files=on --write_settings_files=off Evidencia -c Evidencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846708406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613846709705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613846709705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 evidencia-a " "Found design unit 1: evidencia-a" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613846723820 ""} { "Info" "ISGN_ENTITY_NAME" "1 evidencia " "Found entity 1: evidencia" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613846723820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846723820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry.vhd 0 0 " "Found 0 design units, including 0 entities, in source file carry.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846723822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Evidencia " "Elaborating entity \"Evidencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613846723880 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(24) " "VHDL Process Statement warning at suma.vhd(24): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846723891 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(24) " "VHDL Process Statement warning at suma.vhd(24): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846723891 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(38) " "VHDL Process Statement warning at suma.vhd(38): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846723894 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(38) " "VHDL Process Statement warning at suma.vhd(38): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846723894 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin suma.vhd(38) " "VHDL Process Statement warning at suma.vhd(38): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846723894 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum suma.vhd(39) " "VHDL Process Statement warning at suma.vhd(39): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846723894 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout suma.vhd(40) " "VHDL Process Statement warning at suma.vhd(40): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846723895 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum suma.vhd(43) " "VHDL Process Statement warning at suma.vhd(43): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846723895 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum suma.vhd(44) " "VHDL Process Statement warning at suma.vhd(44): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846723895 "|Evidencia"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"001\" 3 4 suma.vhd(46) " "VHDL Expression error at suma.vhd(46): expression \"\"001\"\" has 3 elements ; expected 4 elements." {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 46 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1613846723896 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613846723898 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613846724024 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 20 12:45:24 2021 " "Processing ended: Sat Feb 20 12:45:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613846724024 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613846724024 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613846724024 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846724024 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846724727 ""}
