=============== Parameter Loading Finish ===============
Time elapsed = 0.03 s
=============== Network Structure Loading Finish ===============
{'IH': 128, 'IW': 128, 'Cin': 2, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 18}
{'IH': 64, 'IW': 64, 'Cin': 128, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 1152}
{'IH': 32, 'IW': 32, 'Cin': 128, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 1152}
{'IH': 16, 'IW': 16, 'Cin': 128, 'KH': 3, 'KW': 3, 'Cout': 128, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 128, 'weight_col': 1152}
{'IH': 1, 'IW': 1, 'Cin': 8192, 'KH': 1, 'KW': 1, 'Cout': 512, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 512, 'weight_col': 8192}
{'IH': 1, 'IW': 1, 'Cin': 512, 'KH': 1, 'KW': 1, 'Cout': 10, 'pooling': 1, 'stride': 1, 'isSNN': 1, 'T': 100, 'weight_row': 10, 'weight_col': 512}

------------------------------ FloorPlan --------------------------------
Tile and PE size are optimized to maximize memory utilization ( = memory mapped by synapse / total memory on chip)
Desired Conventional Mapped Tile Storage Size: 1024 x 1024
Desired Conventional PE Storage Size: 512 x 512
User-defined SubArray Size: 128 x 128
----------------- # of tile used for each layer -----------------
Layer 1: 2
Layer 2: 18
Layer 3: 9
Layer 4: 9
Layer 5: 64
Layer 6: 4
----------------- Speed-up of each layer ------------------
Layer 1: 64
Layer 2: 16
Layer 3: 8
Layer 4: 8
Layer 5: 2
Layer 6: 8
----------------- Utilization of each layer ------------------
Layer 1: 0.5625
Layer 2: 1.0
Layer 3: 1.0
Layer 4: 1.0
Layer 5: 1.0
Layer 6: 0.078125
Memory Utilization of Whole Chip: 95.69575471698113 %
---------------------------- FloorPlan Done ------------------------------
Chip Area: 3.69e+07 um^2
Chip ADC (or S/As and precharger for SRAM) Area: 1.53e+06 um^2 (4.13 %)
Chip IC Area (Global and Tile/PE local): 3.46e+06 um^2 (9.38 %)
Chip Accum (subarray level: adders, shiftAdds; PE/Tile/Global level: accumulation units) Area: 5.71e+06 um^2 (15.45 %)
Chip Other (e.g. decoders, mux, switchmatrix, buffers, IC, pooling and activation units) Area: 8.24e+06 um^2 (22.32 %)
Chip Popcnt Area: 1.67e+05 um^2 (0.45 %)
Chip Array Area: 1.51e+07 um^2 (40.80 %)
Time elapsed = 4.11 s
=============== Chip Clk Period Estimating ===============
Time elapsed after estimating layer 1 = 28.52 s
Chip Clk Period: 1.0281894905588658 ns
=============== Chip Performance Estimating ===============
Time elapsed before estimating layer 1 ts 1 ====> 52.00 s
TS 0 layer 1 readLatency: 5.46e+07 ns
TS 0 layer 1 bufferLatency: 4.93e+07 ns (90.21%)
TS 0 layer 1 icLatency: 9.50e+00 ns
TS 0 layer 1 coreLatencyADC: 3.37e+04 ns (0.06%)
TS 0 layer 1 coreLatencyAccum: 3.19e+06 ns (5.83%)
TS 0 layer 1 coreLatencyOther: 2.13e+06 ns (3.89%)
TS 0 layer 1 arrayReadLatency: 3.22e+06 ns (5.89%)
TS 0 layer 1 arrayLatencyADC: 3.37e+04 ns (0.06%)
TS 0 layer 1 arrayLatencyAccum: 3.18e+06 ns (5.82%)
TS 0 layer 1 arrayLatencyOther: 0.00e+00 ns (0.00%)
TS 0 layer 1 readLatencyBuffer: 4.93e+07 ns (90.21%)
TS 0 layer 1 readLatencyIC: 1.90e+01 ns (0.00%)
TS 0 layer 1 readDynamicEnergy: 7.25e+07 pJ
TS 0 layer 1 leakagePower: 13.39 uW
TS 0 layer 1 leakageEnergy: 7.32e+05 pJ
TS 0 layer 1 bufferDynamicEnergy: 1.32e+05 pJ (0.18%)
TS 0 layer 1 icDynamicEnergy: 9.18e+01 pJ (0.00%)
TS 0 layer 1 coreEnergyADC: 2.73e+05 pJ (0.38%)
TS 0 layer 1 coreEnergyAccum: 6.54e+07 pJ (90.23%)
TS 0 layer 1 coreEnergyOther: 6.67e+06 pJ (9.21%)
TS 0 layer 1 coreEnergyPopcnt: 7.25e+05 pJ (1.00%)
TS 0 layer 1 arrayReadDynamicEnergy: 6.57e+07 pJ (90.61%)
TS 0 layer 1 arrayEnergyADC: 2.73e+05 pJ (0.38%)
TS 0 layer 1 arrayEnergyAccum: 6.54e+07 pJ (90.23%)
TS 0 layer 1 arrayEnergyOther: 0.00e+00 pJ (0.00%)
TS 0 layer 1 arrayEnergyPopcnt: 7.25e+05 pJ (1.00%)
TS 0 layer 1 readDynamicEnergyBuffer: 1.32e+05 pJ (0.18%)
TS 0 layer 1 readDynamicEnergyIC: 2.17e+02 pJ (0.00%)
