// Seed: 2075559983
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    output wor   id_2,
    output wor   id_3
    , id_11,
    input  uwire id_4,
    input  wire  id_5,
    input  tri   id_6,
    input  tri0  id_7,
    input  wor   id_8,
    output tri1  id_9
);
  integer id_12;
  assign id_3 = 1;
  supply1 id_13 = 1;
  uwire   id_14;
  timeunit 1ps;
  assign id_14 = id_5;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    output wire  id_2,
    input  tri0  id_3,
    output wor   id_4,
    output logic id_5,
    input  tri0  id_6
);
  always id_5 <= 1;
  module_0(
      id_3, id_1, id_4, id_2, id_3, id_0, id_1, id_1, id_0, id_4
  );
  wire id_8;
  wire id_9;
endmodule
