Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Apr 15 15:45:13 2019
| Host             : DESKTOP-K4NH1SP running 64-bit major release  (build 9200)
| Command          : report_power -file main_project_power_routed.rpt -pb main_project_power_summary_routed.pb -rpx main_project_power_routed.rpx
| Design           : main_project
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 25.915 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 25.119                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     3.127 |      470 |       --- |             --- |
|   LUT as Logic           |     2.670 |      289 |     63400 |            0.46 |
|   LUT as Distributed RAM |     0.320 |       40 |     19000 |            0.21 |
|   CARRY4                 |     0.122 |       26 |     15850 |            0.16 |
|   Register               |     0.010 |       38 |    126800 |            0.03 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     3.122 |      446 |       --- |             --- |
| I/O                      |    18.870 |       37 |       210 |           17.62 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    25.915 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.835 |       6.272 |      0.563 |
| Vccaux    |       1.800 |     0.783 |       0.691 |      0.093 |
| Vcco33    |       3.300 |     5.338 |       5.334 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| main_project                    |    25.119 |
|   EX_1                          |     0.443 |
|   ID_instruction_decoder        |     2.462 |
|     RegFile                     |     2.462 |
|       reg_file_reg_r1_0_7_0_5   |     0.425 |
|       reg_file_reg_r1_0_7_12_15 |     0.103 |
|       reg_file_reg_r1_0_7_6_11  |     0.284 |
|       reg_file_reg_r2_0_7_0_5   |     0.114 |
|       reg_file_reg_r2_0_7_12_15 |     0.084 |
|       reg_file_reg_r2_0_7_6_11  |     0.187 |
|   IF_instruction_fetch          |     2.951 |
|     PC_program_counter          |     2.951 |
|   MEM_1                         |     0.163 |
|     MEM_file                    |     0.163 |
|       RAM_reg_0_15_0_0          |     0.005 |
|       RAM_reg_0_15_10_10        |     0.009 |
|       RAM_reg_0_15_11_11        |     0.006 |
|       RAM_reg_0_15_12_12        |     0.007 |
|       RAM_reg_0_15_13_13        |     0.007 |
|       RAM_reg_0_15_14_14        |     0.010 |
|       RAM_reg_0_15_15_15        |     0.007 |
|       RAM_reg_0_15_1_1          |     0.010 |
|       RAM_reg_0_15_2_2          |     0.007 |
|       RAM_reg_0_15_3_3          |     0.010 |
|       RAM_reg_0_15_4_4          |     0.006 |
|       RAM_reg_0_15_5_5          |     0.010 |
|       RAM_reg_0_15_6_6          |     0.006 |
|       RAM_reg_0_15_7_7          |     0.009 |
|       RAM_reg_0_15_8_8          |     0.009 |
|       RAM_reg_0_15_9_9          |     0.006 |
|   MPG_1                         |     0.149 |
+---------------------------------+-----------+


