/************************************************************************
AES Decryption Core Logic

Dong Kai Wang, Fall 2017

For use with ECE 385 Experiment 9
University of Illinois ECE Department
************************************************************************/

module AES (
	input	 logic CLK,
	input  logic RESET,
	input  logic AES_START,
	output logic AES_DONE,
	input  logic [127:0] AES_KEY,
	input  logic [127:0] AES_MSG_ENC,
	output logic [127:0] AES_MSG_DEC
);
// IP core
logic Cycle, Update, Clear;
logic unsigned [3:0] round; // implied register
always_ff @ (Update) begin // update round
	round = round + 3'd1;
end
assign Cycle = (round>=1) & (round<=9); 
Lab9_mealy_sm sm(.*);



endmodule
