/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  reg [11:0] _02_;
  wire [2:0] _03_;
  wire [4:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_0z[2]);
  assign celloutsig_1_18z = celloutsig_1_17z[4] | ~(celloutsig_1_14z);
  assign celloutsig_1_19z = celloutsig_1_1z | ~(celloutsig_1_5z[5]);
  assign celloutsig_0_5z = celloutsig_0_3z | ~(celloutsig_0_1z[1]);
  assign celloutsig_1_0z = in_data[157] | ~(in_data[132]);
  assign celloutsig_1_4z = celloutsig_1_3z[2] ^ celloutsig_1_2z;
  assign celloutsig_0_2z = celloutsig_0_0z[4] ^ in_data[0];
  assign celloutsig_1_13z = _00_ ^ celloutsig_1_1z;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_4z[7:4], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z };
  reg [2:0] _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 3'h0;
    else _14_ <= in_data[112:110];
  assign { _03_[2], _00_, _03_[0] } = _14_;
  assign celloutsig_0_1z = celloutsig_0_0z[3:1] & celloutsig_0_0z[2:0];
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } > { celloutsig_0_4z[7:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { _02_[8:7], celloutsig_0_3z, celloutsig_0_1z } > { _01_[5:1], celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_7z[3:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z } !== { celloutsig_0_0z[3], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_12z = { in_data[104], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } !== { in_data[183:180], celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_4z[8:4] | { celloutsig_0_1z[1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_7z = celloutsig_1_5z[4:1] | { celloutsig_1_6z[0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_14z = ~^ in_data[32:24];
  assign celloutsig_1_1z = ~^ in_data[150:146];
  assign celloutsig_1_2z = ~^ { in_data[128:115], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[19:15] << in_data[4:0];
  assign celloutsig_0_15z = { celloutsig_0_4z[7:1], celloutsig_0_13z, celloutsig_0_1z } << { in_data[21:17], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_1_3z = { in_data[125:124], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } << { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[124:121], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } << { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_7z } >>> { in_data[133:130], celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_16z = { celloutsig_0_15z[7], celloutsig_0_1z, celloutsig_0_6z } >>> celloutsig_0_10z[7:3];
  assign celloutsig_1_6z = celloutsig_1_5z[5:2] >>> in_data[165:162];
  assign celloutsig_1_11z = { celloutsig_1_5z[4:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } >>> { celloutsig_1_3z[3:0], celloutsig_1_3z };
  assign celloutsig_0_4z = in_data[64:56] ~^ { celloutsig_0_0z[4:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_4z[7:5], celloutsig_0_7z, celloutsig_0_6z } ~^ { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_8z = ~((celloutsig_0_5z & celloutsig_0_1z[1]) | celloutsig_0_7z[4]);
  assign celloutsig_1_14z = ~((celloutsig_1_11z[5] & celloutsig_1_12z) | celloutsig_1_5z[6]);
  assign _03_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[42:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
