
flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001230  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  0800133c  0800133c  0001133c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001398  08001398  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001398  08001398  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001398  08001398  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001398  08001398  00011398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800139c  0800139c  0001139c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080013a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  20000010  080013ac  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000050  080013ac  00020050  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003566  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011f1  00000000  00000000  0002359b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004d8  00000000  00000000  00024790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000430  00000000  00000000  00024c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001640d  00000000  00000000  00025098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000589d  00000000  00000000  0003b4a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ecb5  00000000  00000000  00040d42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bf9f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000110c  00000000  00000000  000bfa48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08001324 	.word	0x08001324

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08001324 	.word	0x08001324

0800014c <flash_erease>:
void flash_lock()
{
    HAL_FLASH_Lock();
}
void flash_erease(uint32_t add_page)// địa chỉ thuộc page là dc 
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    FLASH_EraseInitTypeDef eraseInit;
    eraseInit.PageAddress =add_page;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	61bb      	str	r3, [r7, #24]
    eraseInit.NbPages = 1;
 8000158:	2301      	movs	r3, #1
 800015a:	61fb      	str	r3, [r7, #28]
    eraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 800015c:	2300      	movs	r3, #0
 800015e:	613b      	str	r3, [r7, #16]
    uint32_t PageError;
    HAL_FLASHEx_Erase(&eraseInit,&PageError); 
 8000160:	f107 020c 	add.w	r2, r7, #12
 8000164:	f107 0310 	add.w	r3, r7, #16
 8000168:	4611      	mov	r1, r2
 800016a:	4618      	mov	r0, r3
 800016c:	f000 fc28 	bl	80009c0 <HAL_FLASHEx_Erase>
}
 8000170:	bf00      	nop
 8000172:	3720      	adds	r7, #32
 8000174:	46bd      	mov	sp, r7
 8000176:	bd80      	pop	{r7, pc}

08000178 <flash_write_arr>:
// ví dụ uin8_t a[]={1,2,3,4,5,6,7,8}  0x01 0x02...
void flash_write_arr(uint32_t addr,uint8_t *data,uint16_t len)
{
 8000178:	b5b0      	push	{r4, r5, r7, lr}
 800017a:	b086      	sub	sp, #24
 800017c:	af00      	add	r7, sp, #0
 800017e:	60f8      	str	r0, [r7, #12]
 8000180:	60b9      	str	r1, [r7, #8]
 8000182:	4613      	mov	r3, r2
 8000184:	80fb      	strh	r3, [r7, #6]
    for(uint8_t i = 0; i<len ;i+=2)
 8000186:	2300      	movs	r3, #0
 8000188:	75fb      	strb	r3, [r7, #23]
 800018a:	e019      	b.n	80001c0 <flash_write_arr+0x48>
    {
        // 
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,addr+i, data[i] | (uint16_t)data[i+1]<<8); // ghi 2 byte 0x0102 v
 800018c:	7dfa      	ldrb	r2, [r7, #23]
 800018e:	68fb      	ldr	r3, [r7, #12]
 8000190:	18d1      	adds	r1, r2, r3
 8000192:	7dfb      	ldrb	r3, [r7, #23]
 8000194:	68ba      	ldr	r2, [r7, #8]
 8000196:	4413      	add	r3, r2
 8000198:	781b      	ldrb	r3, [r3, #0]
 800019a:	4618      	mov	r0, r3
 800019c:	7dfb      	ldrb	r3, [r7, #23]
 800019e:	3301      	adds	r3, #1
 80001a0:	68ba      	ldr	r2, [r7, #8]
 80001a2:	4413      	add	r3, r2
 80001a4:	781b      	ldrb	r3, [r3, #0]
 80001a6:	021b      	lsls	r3, r3, #8
 80001a8:	4303      	orrs	r3, r0
 80001aa:	17da      	asrs	r2, r3, #31
 80001ac:	461c      	mov	r4, r3
 80001ae:	4615      	mov	r5, r2
 80001b0:	4622      	mov	r2, r4
 80001b2:	462b      	mov	r3, r5
 80001b4:	2001      	movs	r0, #1
 80001b6:	f000 faab 	bl	8000710 <HAL_FLASH_Program>
    for(uint8_t i = 0; i<len ;i+=2)
 80001ba:	7dfb      	ldrb	r3, [r7, #23]
 80001bc:	3302      	adds	r3, #2
 80001be:	75fb      	strb	r3, [r7, #23]
 80001c0:	7dfb      	ldrb	r3, [r7, #23]
 80001c2:	b29b      	uxth	r3, r3
 80001c4:	88fa      	ldrh	r2, [r7, #6]
 80001c6:	429a      	cmp	r2, r3
 80001c8:	d8e0      	bhi.n	800018c <flash_write_arr+0x14>
    }
}
 80001ca:	bf00      	nop
 80001cc:	bf00      	nop
 80001ce:	3718      	adds	r7, #24
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bdb0      	pop	{r4, r5, r7, pc}

080001d4 <flash_read_arr>:
void flash_read_arr(uint32_t addr,uint8_t *data,uint16_t len){
 80001d4:	b480      	push	{r7}
 80001d6:	b087      	sub	sp, #28
 80001d8:	af00      	add	r7, sp, #0
 80001da:	60f8      	str	r0, [r7, #12]
 80001dc:	60b9      	str	r1, [r7, #8]
 80001de:	4613      	mov	r3, r2
 80001e0:	80fb      	strh	r3, [r7, #6]
    for(uint16_t i = 0; i < len; i+=2)
 80001e2:	2300      	movs	r3, #0
 80001e4:	82fb      	strh	r3, [r7, #22]
 80001e6:	e010      	b.n	800020a <flash_read_arr+0x36>
    {
        uint16_t data_buff = *(volatile uint32_t *)(addr + i);
 80001e8:	8afa      	ldrh	r2, [r7, #22]
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	4413      	add	r3, r2
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	82bb      	strh	r3, [r7, #20]
        data[i+1] = data_buff>>8; 
 80001f2:	8abb      	ldrh	r3, [r7, #20]
 80001f4:	0a1b      	lsrs	r3, r3, #8
 80001f6:	b299      	uxth	r1, r3
 80001f8:	8afb      	ldrh	r3, [r7, #22]
 80001fa:	3301      	adds	r3, #1
 80001fc:	68ba      	ldr	r2, [r7, #8]
 80001fe:	4413      	add	r3, r2
 8000200:	b2ca      	uxtb	r2, r1
 8000202:	701a      	strb	r2, [r3, #0]
    for(uint16_t i = 0; i < len; i+=2)
 8000204:	8afb      	ldrh	r3, [r7, #22]
 8000206:	3302      	adds	r3, #2
 8000208:	82fb      	strh	r3, [r7, #22]
 800020a:	8afa      	ldrh	r2, [r7, #22]
 800020c:	88fb      	ldrh	r3, [r7, #6]
 800020e:	429a      	cmp	r2, r3
 8000210:	d3ea      	bcc.n	80001e8 <flash_read_arr+0x14>
        //data +i
    }
}
 8000212:	bf00      	nop
 8000214:	bf00      	nop
 8000216:	371c      	adds	r7, #28
 8000218:	46bd      	mov	sp, r7
 800021a:	bc80      	pop	{r7}
 800021c:	4770      	bx	lr
	...

08000220 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b09e      	sub	sp, #120	; 0x78
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 f92d 	bl	8000484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f837 	bl	800029c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f87b 	bl	8000328 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  uint8_t test_buff[] = {1, 2, 3, 4, 5, 6, 7, 8, 9};
 8000232:	4a16      	ldr	r2, [pc, #88]	; (800028c <main+0x6c>)
 8000234:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000238:	ca07      	ldmia	r2, {r0, r1, r2}
 800023a:	c303      	stmia	r3!, {r0, r1}
 800023c:	701a      	strb	r2, [r3, #0]
  uint8_t buff2[9];
  uint32_t a = 0x124578;
 800023e:	4b14      	ldr	r3, [pc, #80]	; (8000290 <main+0x70>)
 8000240:	65fb      	str	r3, [r7, #92]	; 0x5c
    uint8_t name[30];
    uint8_t version[10];
    uint8_t id;
  }Firmware_infor;
  //} __attribute__((__packed)) Firmware_infor; // do version gcc khong support
  Firmware_infor firmware =
 8000242:	4b14      	ldr	r3, [pc, #80]	; (8000294 <main+0x74>)
 8000244:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8000248:	461d      	mov	r5, r3
 800024a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800024c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800024e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000250:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000252:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000256:	c403      	stmia	r4!, {r0, r1}
 8000258:	7022      	strb	r2, [r4, #0]
  // flash_erease(0x801FC00);
  // flash_write_arr(0x801FC00,test_buff, sizeof(test_buff));
  // HAL_FLASH_Lock();
  // HAL_FLASH_Unlock();
  // flash_read_arr(0x801FC00,buff2,9);
  HAL_FLASH_Unlock();
 800025a:	f000 fac9 	bl	80007f0 <HAL_FLASH_Unlock>
  flash_erease(0x801FC00);
 800025e:	480e      	ldr	r0, [pc, #56]	; (8000298 <main+0x78>)
 8000260:	f7ff ff74 	bl	800014c <flash_erease>
  flash_write_arr(0x801FC00, (uint8_t *)&a, sizeof(a));
 8000264:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000268:	2204      	movs	r2, #4
 800026a:	4619      	mov	r1, r3
 800026c:	480a      	ldr	r0, [pc, #40]	; (8000298 <main+0x78>)
 800026e:	f7ff ff83 	bl	8000178 <flash_write_arr>
  HAL_FLASH_Lock();
 8000272:	f000 fae3 	bl	800083c <HAL_FLASH_Lock>
  HAL_FLASH_Unlock();
 8000276:	f000 fabb 	bl	80007f0 <HAL_FLASH_Unlock>
  flash_read_arr(0x801FC00, (uint8_t *)&b, sizeof(b));
 800027a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800027e:	2204      	movs	r2, #4
 8000280:	4619      	mov	r1, r3
 8000282:	4805      	ldr	r0, [pc, #20]	; (8000298 <main+0x78>)
 8000284:	f7ff ffa6 	bl	80001d4 <flash_read_arr>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000288:	e7fe      	b.n	8000288 <main+0x68>
 800028a:	bf00      	nop
 800028c:	0800133c 	.word	0x0800133c
 8000290:	00124578 	.word	0x00124578
 8000294:	08001348 	.word	0x08001348
 8000298:	0801fc00 	.word	0x0801fc00

0800029c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b090      	sub	sp, #64	; 0x40
 80002a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a2:	f107 0318 	add.w	r3, r7, #24
 80002a6:	2228      	movs	r2, #40	; 0x28
 80002a8:	2100      	movs	r1, #0
 80002aa:	4618      	mov	r0, r3
 80002ac:	f001 f832 	bl	8001314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b0:	1d3b      	adds	r3, r7, #4
 80002b2:	2200      	movs	r2, #0
 80002b4:	601a      	str	r2, [r3, #0]
 80002b6:	605a      	str	r2, [r3, #4]
 80002b8:	609a      	str	r2, [r3, #8]
 80002ba:	60da      	str	r2, [r3, #12]
 80002bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002be:	2301      	movs	r3, #1
 80002c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002c8:	2300      	movs	r3, #0
 80002ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002cc:	2301      	movs	r3, #1
 80002ce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d0:	2302      	movs	r3, #2
 80002d2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002da:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e0:	f107 0318 	add.w	r3, r7, #24
 80002e4:	4618      	mov	r0, r3
 80002e6:	f000 fc13 	bl	8000b10 <HAL_RCC_OscConfig>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002f0:	f000 f83c 	bl	800036c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80002f4:	230f      	movs	r3, #15
 80002f6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f8:	2302      	movs	r3, #2
 80002fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fc:	2300      	movs	r3, #0
 80002fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000300:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000304:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000306:	2300      	movs	r3, #0
 8000308:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	2102      	movs	r1, #2
 800030e:	4618      	mov	r0, r3
 8000310:	f000 fe80 	bl	8001014 <HAL_RCC_ClockConfig>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800031a:	f000 f827 	bl	800036c <Error_Handler>
  }
}
 800031e:	bf00      	nop
 8000320:	3740      	adds	r7, #64	; 0x40
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
	...

08000328 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800032e:	4b0e      	ldr	r3, [pc, #56]	; (8000368 <MX_GPIO_Init+0x40>)
 8000330:	699b      	ldr	r3, [r3, #24]
 8000332:	4a0d      	ldr	r2, [pc, #52]	; (8000368 <MX_GPIO_Init+0x40>)
 8000334:	f043 0320 	orr.w	r3, r3, #32
 8000338:	6193      	str	r3, [r2, #24]
 800033a:	4b0b      	ldr	r3, [pc, #44]	; (8000368 <MX_GPIO_Init+0x40>)
 800033c:	699b      	ldr	r3, [r3, #24]
 800033e:	f003 0320 	and.w	r3, r3, #32
 8000342:	607b      	str	r3, [r7, #4]
 8000344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000346:	4b08      	ldr	r3, [pc, #32]	; (8000368 <MX_GPIO_Init+0x40>)
 8000348:	699b      	ldr	r3, [r3, #24]
 800034a:	4a07      	ldr	r2, [pc, #28]	; (8000368 <MX_GPIO_Init+0x40>)
 800034c:	f043 0304 	orr.w	r3, r3, #4
 8000350:	6193      	str	r3, [r2, #24]
 8000352:	4b05      	ldr	r3, [pc, #20]	; (8000368 <MX_GPIO_Init+0x40>)
 8000354:	699b      	ldr	r3, [r3, #24]
 8000356:	f003 0304 	and.w	r3, r3, #4
 800035a:	603b      	str	r3, [r7, #0]
 800035c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800035e:	bf00      	nop
 8000360:	370c      	adds	r7, #12
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr
 8000368:	40021000 	.word	0x40021000

0800036c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000370:	b672      	cpsid	i
}
 8000372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000374:	e7fe      	b.n	8000374 <Error_Handler+0x8>
	...

08000378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000378:	b480      	push	{r7}
 800037a:	b085      	sub	sp, #20
 800037c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800037e:	4b15      	ldr	r3, [pc, #84]	; (80003d4 <HAL_MspInit+0x5c>)
 8000380:	699b      	ldr	r3, [r3, #24]
 8000382:	4a14      	ldr	r2, [pc, #80]	; (80003d4 <HAL_MspInit+0x5c>)
 8000384:	f043 0301 	orr.w	r3, r3, #1
 8000388:	6193      	str	r3, [r2, #24]
 800038a:	4b12      	ldr	r3, [pc, #72]	; (80003d4 <HAL_MspInit+0x5c>)
 800038c:	699b      	ldr	r3, [r3, #24]
 800038e:	f003 0301 	and.w	r3, r3, #1
 8000392:	60bb      	str	r3, [r7, #8]
 8000394:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000396:	4b0f      	ldr	r3, [pc, #60]	; (80003d4 <HAL_MspInit+0x5c>)
 8000398:	69db      	ldr	r3, [r3, #28]
 800039a:	4a0e      	ldr	r2, [pc, #56]	; (80003d4 <HAL_MspInit+0x5c>)
 800039c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003a0:	61d3      	str	r3, [r2, #28]
 80003a2:	4b0c      	ldr	r3, [pc, #48]	; (80003d4 <HAL_MspInit+0x5c>)
 80003a4:	69db      	ldr	r3, [r3, #28]
 80003a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003aa:	607b      	str	r3, [r7, #4]
 80003ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ae:	4b0a      	ldr	r3, [pc, #40]	; (80003d8 <HAL_MspInit+0x60>)
 80003b0:	685b      	ldr	r3, [r3, #4]
 80003b2:	60fb      	str	r3, [r7, #12]
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003ba:	60fb      	str	r3, [r7, #12]
 80003bc:	68fb      	ldr	r3, [r7, #12]
 80003be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003c2:	60fb      	str	r3, [r7, #12]
 80003c4:	4a04      	ldr	r2, [pc, #16]	; (80003d8 <HAL_MspInit+0x60>)
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ca:	bf00      	nop
 80003cc:	3714      	adds	r7, #20
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr
 80003d4:	40021000 	.word	0x40021000
 80003d8:	40010000 	.word	0x40010000

080003dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003e0:	e7fe      	b.n	80003e0 <NMI_Handler+0x4>

080003e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e2:	b480      	push	{r7}
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003e6:	e7fe      	b.n	80003e6 <HardFault_Handler+0x4>

080003e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003ec:	e7fe      	b.n	80003ec <MemManage_Handler+0x4>

080003ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003ee:	b480      	push	{r7}
 80003f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f2:	e7fe      	b.n	80003f2 <BusFault_Handler+0x4>

080003f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003f8:	e7fe      	b.n	80003f8 <UsageFault_Handler+0x4>

080003fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003fa:	b480      	push	{r7}
 80003fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003fe:	bf00      	nop
 8000400:	46bd      	mov	sp, r7
 8000402:	bc80      	pop	{r7}
 8000404:	4770      	bx	lr

08000406 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000406:	b480      	push	{r7}
 8000408:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800040a:	bf00      	nop
 800040c:	46bd      	mov	sp, r7
 800040e:	bc80      	pop	{r7}
 8000410:	4770      	bx	lr

08000412 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000416:	bf00      	nop
 8000418:	46bd      	mov	sp, r7
 800041a:	bc80      	pop	{r7}
 800041c:	4770      	bx	lr

0800041e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800041e:	b580      	push	{r7, lr}
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000422:	f000 f875 	bl	8000510 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000426:	bf00      	nop
 8000428:	bd80      	pop	{r7, pc}

0800042a <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800042a:	b480      	push	{r7}
 800042c:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800042e:	bf00      	nop
 8000430:	46bd      	mov	sp, r7
 8000432:	bc80      	pop	{r7}
 8000434:	4770      	bx	lr
	...

08000438 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000438:	f7ff fff7 	bl	800042a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800043c:	480b      	ldr	r0, [pc, #44]	; (800046c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800043e:	490c      	ldr	r1, [pc, #48]	; (8000470 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000440:	4a0c      	ldr	r2, [pc, #48]	; (8000474 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000442:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000444:	e002      	b.n	800044c <LoopCopyDataInit>

08000446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800044a:	3304      	adds	r3, #4

0800044c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800044c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800044e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000450:	d3f9      	bcc.n	8000446 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000452:	4a09      	ldr	r2, [pc, #36]	; (8000478 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000454:	4c09      	ldr	r4, [pc, #36]	; (800047c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000458:	e001      	b.n	800045e <LoopFillZerobss>

0800045a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800045a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800045c:	3204      	adds	r2, #4

0800045e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800045e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000460:	d3fb      	bcc.n	800045a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000462:	f000 ff33 	bl	80012cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000466:	f7ff fedb 	bl	8000220 <main>
  bx lr
 800046a:	4770      	bx	lr
  ldr r0, =_sdata
 800046c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000470:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000474:	080013a0 	.word	0x080013a0
  ldr r2, =_sbss
 8000478:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800047c:	20000050 	.word	0x20000050

08000480 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000480:	e7fe      	b.n	8000480 <ADC1_2_IRQHandler>
	...

08000484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000488:	4b08      	ldr	r3, [pc, #32]	; (80004ac <HAL_Init+0x28>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	4a07      	ldr	r2, [pc, #28]	; (80004ac <HAL_Init+0x28>)
 800048e:	f043 0310 	orr.w	r3, r3, #16
 8000492:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000494:	2003      	movs	r0, #3
 8000496:	f000 f907 	bl	80006a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800049a:	200f      	movs	r0, #15
 800049c:	f000 f808 	bl	80004b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004a0:	f7ff ff6a 	bl	8000378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004a4:	2300      	movs	r3, #0
}
 80004a6:	4618      	mov	r0, r3
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	40022000 	.word	0x40022000

080004b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004b8:	4b12      	ldr	r3, [pc, #72]	; (8000504 <HAL_InitTick+0x54>)
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	4b12      	ldr	r3, [pc, #72]	; (8000508 <HAL_InitTick+0x58>)
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	4619      	mov	r1, r3
 80004c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80004ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ce:	4618      	mov	r0, r3
 80004d0:	f000 f911 	bl	80006f6 <HAL_SYSTICK_Config>
 80004d4:	4603      	mov	r3, r0
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d001      	beq.n	80004de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004da:	2301      	movs	r3, #1
 80004dc:	e00e      	b.n	80004fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	2b0f      	cmp	r3, #15
 80004e2:	d80a      	bhi.n	80004fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004e4:	2200      	movs	r2, #0
 80004e6:	6879      	ldr	r1, [r7, #4]
 80004e8:	f04f 30ff 	mov.w	r0, #4294967295
 80004ec:	f000 f8e7 	bl	80006be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004f0:	4a06      	ldr	r2, [pc, #24]	; (800050c <HAL_InitTick+0x5c>)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004f6:	2300      	movs	r3, #0
 80004f8:	e000      	b.n	80004fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004fa:	2301      	movs	r3, #1
}
 80004fc:	4618      	mov	r0, r3
 80004fe:	3708      	adds	r7, #8
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	20000000 	.word	0x20000000
 8000508:	20000008 	.word	0x20000008
 800050c:	20000004 	.word	0x20000004

08000510 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000514:	4b05      	ldr	r3, [pc, #20]	; (800052c <HAL_IncTick+0x1c>)
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	461a      	mov	r2, r3
 800051a:	4b05      	ldr	r3, [pc, #20]	; (8000530 <HAL_IncTick+0x20>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	4413      	add	r3, r2
 8000520:	4a03      	ldr	r2, [pc, #12]	; (8000530 <HAL_IncTick+0x20>)
 8000522:	6013      	str	r3, [r2, #0]
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr
 800052c:	20000008 	.word	0x20000008
 8000530:	2000002c 	.word	0x2000002c

08000534 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  return uwTick;
 8000538:	4b02      	ldr	r3, [pc, #8]	; (8000544 <HAL_GetTick+0x10>)
 800053a:	681b      	ldr	r3, [r3, #0]
}
 800053c:	4618      	mov	r0, r3
 800053e:	46bd      	mov	sp, r7
 8000540:	bc80      	pop	{r7}
 8000542:	4770      	bx	lr
 8000544:	2000002c 	.word	0x2000002c

08000548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000548:	b480      	push	{r7}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	f003 0307 	and.w	r3, r3, #7
 8000556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000558:	4b0c      	ldr	r3, [pc, #48]	; (800058c <__NVIC_SetPriorityGrouping+0x44>)
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800055e:	68ba      	ldr	r2, [r7, #8]
 8000560:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000564:	4013      	ands	r3, r2
 8000566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000570:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000574:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800057a:	4a04      	ldr	r2, [pc, #16]	; (800058c <__NVIC_SetPriorityGrouping+0x44>)
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	60d3      	str	r3, [r2, #12]
}
 8000580:	bf00      	nop
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	e000ed00 	.word	0xe000ed00

08000590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000594:	4b04      	ldr	r3, [pc, #16]	; (80005a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	0a1b      	lsrs	r3, r3, #8
 800059a:	f003 0307 	and.w	r3, r3, #7
}
 800059e:	4618      	mov	r0, r3
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	e000ed00 	.word	0xe000ed00

080005ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	6039      	str	r1, [r7, #0]
 80005b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	db0a      	blt.n	80005d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	b2da      	uxtb	r2, r3
 80005c4:	490c      	ldr	r1, [pc, #48]	; (80005f8 <__NVIC_SetPriority+0x4c>)
 80005c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ca:	0112      	lsls	r2, r2, #4
 80005cc:	b2d2      	uxtb	r2, r2
 80005ce:	440b      	add	r3, r1
 80005d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005d4:	e00a      	b.n	80005ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	b2da      	uxtb	r2, r3
 80005da:	4908      	ldr	r1, [pc, #32]	; (80005fc <__NVIC_SetPriority+0x50>)
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	f003 030f 	and.w	r3, r3, #15
 80005e2:	3b04      	subs	r3, #4
 80005e4:	0112      	lsls	r2, r2, #4
 80005e6:	b2d2      	uxtb	r2, r2
 80005e8:	440b      	add	r3, r1
 80005ea:	761a      	strb	r2, [r3, #24]
}
 80005ec:	bf00      	nop
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	e000e100 	.word	0xe000e100
 80005fc:	e000ed00 	.word	0xe000ed00

08000600 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000600:	b480      	push	{r7}
 8000602:	b089      	sub	sp, #36	; 0x24
 8000604:	af00      	add	r7, sp, #0
 8000606:	60f8      	str	r0, [r7, #12]
 8000608:	60b9      	str	r1, [r7, #8]
 800060a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	f003 0307 	and.w	r3, r3, #7
 8000612:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000614:	69fb      	ldr	r3, [r7, #28]
 8000616:	f1c3 0307 	rsb	r3, r3, #7
 800061a:	2b04      	cmp	r3, #4
 800061c:	bf28      	it	cs
 800061e:	2304      	movcs	r3, #4
 8000620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000622:	69fb      	ldr	r3, [r7, #28]
 8000624:	3304      	adds	r3, #4
 8000626:	2b06      	cmp	r3, #6
 8000628:	d902      	bls.n	8000630 <NVIC_EncodePriority+0x30>
 800062a:	69fb      	ldr	r3, [r7, #28]
 800062c:	3b03      	subs	r3, #3
 800062e:	e000      	b.n	8000632 <NVIC_EncodePriority+0x32>
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000634:	f04f 32ff 	mov.w	r2, #4294967295
 8000638:	69bb      	ldr	r3, [r7, #24]
 800063a:	fa02 f303 	lsl.w	r3, r2, r3
 800063e:	43da      	mvns	r2, r3
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	401a      	ands	r2, r3
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000648:	f04f 31ff 	mov.w	r1, #4294967295
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	fa01 f303 	lsl.w	r3, r1, r3
 8000652:	43d9      	mvns	r1, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000658:	4313      	orrs	r3, r2
         );
}
 800065a:	4618      	mov	r0, r3
 800065c:	3724      	adds	r7, #36	; 0x24
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr

08000664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	3b01      	subs	r3, #1
 8000670:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000674:	d301      	bcc.n	800067a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000676:	2301      	movs	r3, #1
 8000678:	e00f      	b.n	800069a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800067a:	4a0a      	ldr	r2, [pc, #40]	; (80006a4 <SysTick_Config+0x40>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	3b01      	subs	r3, #1
 8000680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000682:	210f      	movs	r1, #15
 8000684:	f04f 30ff 	mov.w	r0, #4294967295
 8000688:	f7ff ff90 	bl	80005ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800068c:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <SysTick_Config+0x40>)
 800068e:	2200      	movs	r2, #0
 8000690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000692:	4b04      	ldr	r3, [pc, #16]	; (80006a4 <SysTick_Config+0x40>)
 8000694:	2207      	movs	r2, #7
 8000696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000698:	2300      	movs	r3, #0
}
 800069a:	4618      	mov	r0, r3
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	e000e010 	.word	0xe000e010

080006a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006b0:	6878      	ldr	r0, [r7, #4]
 80006b2:	f7ff ff49 	bl	8000548 <__NVIC_SetPriorityGrouping>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006be:	b580      	push	{r7, lr}
 80006c0:	b086      	sub	sp, #24
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	60b9      	str	r1, [r7, #8]
 80006c8:	607a      	str	r2, [r7, #4]
 80006ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006cc:	2300      	movs	r3, #0
 80006ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006d0:	f7ff ff5e 	bl	8000590 <__NVIC_GetPriorityGrouping>
 80006d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	68b9      	ldr	r1, [r7, #8]
 80006da:	6978      	ldr	r0, [r7, #20]
 80006dc:	f7ff ff90 	bl	8000600 <NVIC_EncodePriority>
 80006e0:	4602      	mov	r2, r0
 80006e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006e6:	4611      	mov	r1, r2
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff5f 	bl	80005ac <__NVIC_SetPriority>
}
 80006ee:	bf00      	nop
 80006f0:	3718      	adds	r7, #24
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006f6:	b580      	push	{r7, lr}
 80006f8:	b082      	sub	sp, #8
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f7ff ffb0 	bl	8000664 <SysTick_Config>
 8000704:	4603      	mov	r3, r0
}
 8000706:	4618      	mov	r0, r3
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
	...

08000710 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000712:	b087      	sub	sp, #28
 8000714:	af00      	add	r7, sp, #0
 8000716:	60f8      	str	r0, [r7, #12]
 8000718:	60b9      	str	r1, [r7, #8]
 800071a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800071e:	2301      	movs	r3, #1
 8000720:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8000722:	2300      	movs	r3, #0
 8000724:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800072a:	4b2f      	ldr	r3, [pc, #188]	; (80007e8 <HAL_FLASH_Program+0xd8>)
 800072c:	7e1b      	ldrb	r3, [r3, #24]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d101      	bne.n	8000736 <HAL_FLASH_Program+0x26>
 8000732:	2302      	movs	r3, #2
 8000734:	e054      	b.n	80007e0 <HAL_FLASH_Program+0xd0>
 8000736:	4b2c      	ldr	r3, [pc, #176]	; (80007e8 <HAL_FLASH_Program+0xd8>)
 8000738:	2201      	movs	r2, #1
 800073a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800073c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000740:	f000 f8a8 	bl	8000894 <FLASH_WaitForLastOperation>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d144      	bne.n	80007d8 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	2b01      	cmp	r3, #1
 8000752:	d102      	bne.n	800075a <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8000754:	2301      	movs	r3, #1
 8000756:	757b      	strb	r3, [r7, #21]
 8000758:	e007      	b.n	800076a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	2b02      	cmp	r3, #2
 800075e:	d102      	bne.n	8000766 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000760:	2302      	movs	r3, #2
 8000762:	757b      	strb	r3, [r7, #21]
 8000764:	e001      	b.n	800076a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8000766:	2304      	movs	r3, #4
 8000768:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 800076a:	2300      	movs	r3, #0
 800076c:	75bb      	strb	r3, [r7, #22]
 800076e:	e02d      	b.n	80007cc <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000770:	7dbb      	ldrb	r3, [r7, #22]
 8000772:	005a      	lsls	r2, r3, #1
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	eb02 0c03 	add.w	ip, r2, r3
 800077a:	7dbb      	ldrb	r3, [r7, #22]
 800077c:	0119      	lsls	r1, r3, #4
 800077e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000782:	f1c1 0620 	rsb	r6, r1, #32
 8000786:	f1a1 0020 	sub.w	r0, r1, #32
 800078a:	fa22 f401 	lsr.w	r4, r2, r1
 800078e:	fa03 f606 	lsl.w	r6, r3, r6
 8000792:	4334      	orrs	r4, r6
 8000794:	fa23 f000 	lsr.w	r0, r3, r0
 8000798:	4304      	orrs	r4, r0
 800079a:	fa23 f501 	lsr.w	r5, r3, r1
 800079e:	b2a3      	uxth	r3, r4
 80007a0:	4619      	mov	r1, r3
 80007a2:	4660      	mov	r0, ip
 80007a4:	f000 f85a 	bl	800085c <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80007a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80007ac:	f000 f872 	bl	8000894 <FLASH_WaitForLastOperation>
 80007b0:	4603      	mov	r3, r0
 80007b2:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80007b4:	4b0d      	ldr	r3, [pc, #52]	; (80007ec <HAL_FLASH_Program+0xdc>)
 80007b6:	691b      	ldr	r3, [r3, #16]
 80007b8:	4a0c      	ldr	r2, [pc, #48]	; (80007ec <HAL_FLASH_Program+0xdc>)
 80007ba:	f023 0301 	bic.w	r3, r3, #1
 80007be:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80007c0:	7dfb      	ldrb	r3, [r7, #23]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d107      	bne.n	80007d6 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 80007c6:	7dbb      	ldrb	r3, [r7, #22]
 80007c8:	3301      	adds	r3, #1
 80007ca:	75bb      	strb	r3, [r7, #22]
 80007cc:	7dba      	ldrb	r2, [r7, #22]
 80007ce:	7d7b      	ldrb	r3, [r7, #21]
 80007d0:	429a      	cmp	r2, r3
 80007d2:	d3cd      	bcc.n	8000770 <HAL_FLASH_Program+0x60>
 80007d4:	e000      	b.n	80007d8 <HAL_FLASH_Program+0xc8>
      {
        break;
 80007d6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80007d8:	4b03      	ldr	r3, [pc, #12]	; (80007e8 <HAL_FLASH_Program+0xd8>)
 80007da:	2200      	movs	r2, #0
 80007dc:	761a      	strb	r2, [r3, #24]

  return status;
 80007de:	7dfb      	ldrb	r3, [r7, #23]
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	371c      	adds	r7, #28
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007e8:	20000030 	.word	0x20000030
 80007ec:	40022000 	.word	0x40022000

080007f0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80007f6:	2300      	movs	r3, #0
 80007f8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80007fa:	4b0d      	ldr	r3, [pc, #52]	; (8000830 <HAL_FLASH_Unlock+0x40>)
 80007fc:	691b      	ldr	r3, [r3, #16]
 80007fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000802:	2b00      	cmp	r3, #0
 8000804:	d00d      	beq.n	8000822 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000806:	4b0a      	ldr	r3, [pc, #40]	; (8000830 <HAL_FLASH_Unlock+0x40>)
 8000808:	4a0a      	ldr	r2, [pc, #40]	; (8000834 <HAL_FLASH_Unlock+0x44>)
 800080a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800080c:	4b08      	ldr	r3, [pc, #32]	; (8000830 <HAL_FLASH_Unlock+0x40>)
 800080e:	4a0a      	ldr	r2, [pc, #40]	; (8000838 <HAL_FLASH_Unlock+0x48>)
 8000810:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000812:	4b07      	ldr	r3, [pc, #28]	; (8000830 <HAL_FLASH_Unlock+0x40>)
 8000814:	691b      	ldr	r3, [r3, #16]
 8000816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800081e:	2301      	movs	r3, #1
 8000820:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8000822:	79fb      	ldrb	r3, [r7, #7]
}
 8000824:	4618      	mov	r0, r3
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40022000 	.word	0x40022000
 8000834:	45670123 	.word	0x45670123
 8000838:	cdef89ab 	.word	0xcdef89ab

0800083c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000840:	4b05      	ldr	r3, [pc, #20]	; (8000858 <HAL_FLASH_Lock+0x1c>)
 8000842:	691b      	ldr	r3, [r3, #16]
 8000844:	4a04      	ldr	r2, [pc, #16]	; (8000858 <HAL_FLASH_Lock+0x1c>)
 8000846:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800084a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 800084c:	2300      	movs	r3, #0
}
 800084e:	4618      	mov	r0, r3
 8000850:	46bd      	mov	sp, r7
 8000852:	bc80      	pop	{r7}
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	40022000 	.word	0x40022000

0800085c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
 8000864:	460b      	mov	r3, r1
 8000866:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000868:	4b08      	ldr	r3, [pc, #32]	; (800088c <FLASH_Program_HalfWord+0x30>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800086e:	4b08      	ldr	r3, [pc, #32]	; (8000890 <FLASH_Program_HalfWord+0x34>)
 8000870:	691b      	ldr	r3, [r3, #16]
 8000872:	4a07      	ldr	r2, [pc, #28]	; (8000890 <FLASH_Program_HalfWord+0x34>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	887a      	ldrh	r2, [r7, #2]
 800087e:	801a      	strh	r2, [r3, #0]
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	bc80      	pop	{r7}
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	20000030 	.word	0x20000030
 8000890:	40022000 	.word	0x40022000

08000894 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800089c:	f7ff fe4a 	bl	8000534 <HAL_GetTick>
 80008a0:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80008a2:	e010      	b.n	80008c6 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008aa:	d00c      	beq.n	80008c6 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d007      	beq.n	80008c2 <FLASH_WaitForLastOperation+0x2e>
 80008b2:	f7ff fe3f 	bl	8000534 <HAL_GetTick>
 80008b6:	4602      	mov	r2, r0
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	1ad3      	subs	r3, r2, r3
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	429a      	cmp	r2, r3
 80008c0:	d201      	bcs.n	80008c6 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80008c2:	2303      	movs	r3, #3
 80008c4:	e025      	b.n	8000912 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80008c6:	4b15      	ldr	r3, [pc, #84]	; (800091c <FLASH_WaitForLastOperation+0x88>)
 80008c8:	68db      	ldr	r3, [r3, #12]
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d1e8      	bne.n	80008a4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80008d2:	4b12      	ldr	r3, [pc, #72]	; (800091c <FLASH_WaitForLastOperation+0x88>)
 80008d4:	68db      	ldr	r3, [r3, #12]
 80008d6:	f003 0320 	and.w	r3, r3, #32
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d002      	beq.n	80008e4 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80008de:	4b0f      	ldr	r3, [pc, #60]	; (800091c <FLASH_WaitForLastOperation+0x88>)
 80008e0:	2220      	movs	r2, #32
 80008e2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80008e4:	4b0d      	ldr	r3, [pc, #52]	; (800091c <FLASH_WaitForLastOperation+0x88>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	f003 0310 	and.w	r3, r3, #16
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d10b      	bne.n	8000908 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80008f0:	4b0a      	ldr	r3, [pc, #40]	; (800091c <FLASH_WaitForLastOperation+0x88>)
 80008f2:	69db      	ldr	r3, [r3, #28]
 80008f4:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d105      	bne.n	8000908 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80008fc:	4b07      	ldr	r3, [pc, #28]	; (800091c <FLASH_WaitForLastOperation+0x88>)
 80008fe:	68db      	ldr	r3, [r3, #12]
 8000900:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000904:	2b00      	cmp	r3, #0
 8000906:	d003      	beq.n	8000910 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000908:	f000 f80a 	bl	8000920 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800090c:	2301      	movs	r3, #1
 800090e:	e000      	b.n	8000912 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000910:	2300      	movs	r3, #0
}
 8000912:	4618      	mov	r0, r3
 8000914:	3710      	adds	r7, #16
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40022000 	.word	0x40022000

08000920 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800092a:	4b23      	ldr	r3, [pc, #140]	; (80009b8 <FLASH_SetErrorCode+0x98>)
 800092c:	68db      	ldr	r3, [r3, #12]
 800092e:	f003 0310 	and.w	r3, r3, #16
 8000932:	2b00      	cmp	r3, #0
 8000934:	d009      	beq.n	800094a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000936:	4b21      	ldr	r3, [pc, #132]	; (80009bc <FLASH_SetErrorCode+0x9c>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	f043 0302 	orr.w	r3, r3, #2
 800093e:	4a1f      	ldr	r2, [pc, #124]	; (80009bc <FLASH_SetErrorCode+0x9c>)
 8000940:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	f043 0310 	orr.w	r3, r3, #16
 8000948:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800094a:	4b1b      	ldr	r3, [pc, #108]	; (80009b8 <FLASH_SetErrorCode+0x98>)
 800094c:	68db      	ldr	r3, [r3, #12]
 800094e:	f003 0304 	and.w	r3, r3, #4
 8000952:	2b00      	cmp	r3, #0
 8000954:	d009      	beq.n	800096a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000956:	4b19      	ldr	r3, [pc, #100]	; (80009bc <FLASH_SetErrorCode+0x9c>)
 8000958:	69db      	ldr	r3, [r3, #28]
 800095a:	f043 0301 	orr.w	r3, r3, #1
 800095e:	4a17      	ldr	r2, [pc, #92]	; (80009bc <FLASH_SetErrorCode+0x9c>)
 8000960:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	f043 0304 	orr.w	r3, r3, #4
 8000968:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800096a:	4b13      	ldr	r3, [pc, #76]	; (80009b8 <FLASH_SetErrorCode+0x98>)
 800096c:	69db      	ldr	r3, [r3, #28]
 800096e:	f003 0301 	and.w	r3, r3, #1
 8000972:	2b00      	cmp	r3, #0
 8000974:	d00b      	beq.n	800098e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8000976:	4b11      	ldr	r3, [pc, #68]	; (80009bc <FLASH_SetErrorCode+0x9c>)
 8000978:	69db      	ldr	r3, [r3, #28]
 800097a:	f043 0304 	orr.w	r3, r3, #4
 800097e:	4a0f      	ldr	r2, [pc, #60]	; (80009bc <FLASH_SetErrorCode+0x9c>)
 8000980:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000982:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <FLASH_SetErrorCode+0x98>)
 8000984:	69db      	ldr	r3, [r3, #28]
 8000986:	4a0c      	ldr	r2, [pc, #48]	; (80009b8 <FLASH_SetErrorCode+0x98>)
 8000988:	f023 0301 	bic.w	r3, r3, #1
 800098c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f240 1201 	movw	r2, #257	; 0x101
 8000994:	4293      	cmp	r3, r2
 8000996:	d106      	bne.n	80009a6 <FLASH_SetErrorCode+0x86>
 8000998:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <FLASH_SetErrorCode+0x98>)
 800099a:	69db      	ldr	r3, [r3, #28]
 800099c:	4a06      	ldr	r2, [pc, #24]	; (80009b8 <FLASH_SetErrorCode+0x98>)
 800099e:	f023 0301 	bic.w	r3, r3, #1
 80009a2:	61d3      	str	r3, [r2, #28]
}  
 80009a4:	e002      	b.n	80009ac <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 80009a6:	4a04      	ldr	r2, [pc, #16]	; (80009b8 <FLASH_SetErrorCode+0x98>)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	60d3      	str	r3, [r2, #12]
}  
 80009ac:	bf00      	nop
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bc80      	pop	{r7}
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	40022000 	.word	0x40022000
 80009bc:	20000030 	.word	0x20000030

080009c0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80009ca:	2301      	movs	r3, #1
 80009cc:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80009ce:	2300      	movs	r3, #0
 80009d0:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80009d2:	4b2f      	ldr	r3, [pc, #188]	; (8000a90 <HAL_FLASHEx_Erase+0xd0>)
 80009d4:	7e1b      	ldrb	r3, [r3, #24]
 80009d6:	2b01      	cmp	r3, #1
 80009d8:	d101      	bne.n	80009de <HAL_FLASHEx_Erase+0x1e>
 80009da:	2302      	movs	r3, #2
 80009dc:	e053      	b.n	8000a86 <HAL_FLASHEx_Erase+0xc6>
 80009de:	4b2c      	ldr	r3, [pc, #176]	; (8000a90 <HAL_FLASHEx_Erase+0xd0>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	d116      	bne.n	8000a1a <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80009ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 80009f0:	f7ff ff50 	bl	8000894 <FLASH_WaitForLastOperation>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d141      	bne.n	8000a7e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80009fa:	2001      	movs	r0, #1
 80009fc:	f000 f84c 	bl	8000a98 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000a00:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000a04:	f7ff ff46 	bl	8000894 <FLASH_WaitForLastOperation>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000a0c:	4b21      	ldr	r3, [pc, #132]	; (8000a94 <HAL_FLASHEx_Erase+0xd4>)
 8000a0e:	691b      	ldr	r3, [r3, #16]
 8000a10:	4a20      	ldr	r2, [pc, #128]	; (8000a94 <HAL_FLASHEx_Erase+0xd4>)
 8000a12:	f023 0304 	bic.w	r3, r3, #4
 8000a16:	6113      	str	r3, [r2, #16]
 8000a18:	e031      	b.n	8000a7e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000a1a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000a1e:	f7ff ff39 	bl	8000894 <FLASH_WaitForLastOperation>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d12a      	bne.n	8000a7e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8000a2e:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	689b      	ldr	r3, [r3, #8]
 8000a34:	60bb      	str	r3, [r7, #8]
 8000a36:	e019      	b.n	8000a6c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8000a38:	68b8      	ldr	r0, [r7, #8]
 8000a3a:	f000 f849 	bl	8000ad0 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000a3e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000a42:	f7ff ff27 	bl	8000894 <FLASH_WaitForLastOperation>
 8000a46:	4603      	mov	r3, r0
 8000a48:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000a4a:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <HAL_FLASHEx_Erase+0xd4>)
 8000a4c:	691b      	ldr	r3, [r3, #16]
 8000a4e:	4a11      	ldr	r2, [pc, #68]	; (8000a94 <HAL_FLASHEx_Erase+0xd4>)
 8000a50:	f023 0302 	bic.w	r3, r3, #2
 8000a54:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8000a56:	7bfb      	ldrb	r3, [r7, #15]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d003      	beq.n	8000a64 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	601a      	str	r2, [r3, #0]
            break;
 8000a62:	e00c      	b.n	8000a7e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000a6a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	029a      	lsls	r2, r3, #10
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	689b      	ldr	r3, [r3, #8]
 8000a76:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8000a78:	68ba      	ldr	r2, [r7, #8]
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	d3dc      	bcc.n	8000a38 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000a7e:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <HAL_FLASHEx_Erase+0xd0>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	761a      	strb	r2, [r3, #24]

  return status;
 8000a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3710      	adds	r7, #16
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000030 	.word	0x20000030
 8000a94:	40022000 	.word	0x40022000

08000a98 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000aa0:	4b09      	ldr	r3, [pc, #36]	; (8000ac8 <FLASH_MassErase+0x30>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <FLASH_MassErase+0x34>)
 8000aa8:	691b      	ldr	r3, [r3, #16]
 8000aaa:	4a08      	ldr	r2, [pc, #32]	; (8000acc <FLASH_MassErase+0x34>)
 8000aac:	f043 0304 	orr.w	r3, r3, #4
 8000ab0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000ab2:	4b06      	ldr	r3, [pc, #24]	; (8000acc <FLASH_MassErase+0x34>)
 8000ab4:	691b      	ldr	r3, [r3, #16]
 8000ab6:	4a05      	ldr	r2, [pc, #20]	; (8000acc <FLASH_MassErase+0x34>)
 8000ab8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000abc:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000abe:	bf00      	nop
 8000ac0:	370c      	adds	r7, #12
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bc80      	pop	{r7}
 8000ac6:	4770      	bx	lr
 8000ac8:	20000030 	.word	0x20000030
 8000acc:	40022000 	.word	0x40022000

08000ad0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000ad8:	4b0b      	ldr	r3, [pc, #44]	; (8000b08 <FLASH_PageErase+0x38>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000ade:	4b0b      	ldr	r3, [pc, #44]	; (8000b0c <FLASH_PageErase+0x3c>)
 8000ae0:	691b      	ldr	r3, [r3, #16]
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	; (8000b0c <FLASH_PageErase+0x3c>)
 8000ae4:	f043 0302 	orr.w	r3, r3, #2
 8000ae8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000aea:	4a08      	ldr	r2, [pc, #32]	; (8000b0c <FLASH_PageErase+0x3c>)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000af0:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <FLASH_PageErase+0x3c>)
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	4a05      	ldr	r2, [pc, #20]	; (8000b0c <FLASH_PageErase+0x3c>)
 8000af6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000afa:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	20000030 	.word	0x20000030
 8000b0c:	40022000 	.word	0x40022000

08000b10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d101      	bne.n	8000b22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e272      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	f000 8087 	beq.w	8000c3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b30:	4b92      	ldr	r3, [pc, #584]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f003 030c 	and.w	r3, r3, #12
 8000b38:	2b04      	cmp	r3, #4
 8000b3a:	d00c      	beq.n	8000b56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b3c:	4b8f      	ldr	r3, [pc, #572]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f003 030c 	and.w	r3, r3, #12
 8000b44:	2b08      	cmp	r3, #8
 8000b46:	d112      	bne.n	8000b6e <HAL_RCC_OscConfig+0x5e>
 8000b48:	4b8c      	ldr	r3, [pc, #560]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b54:	d10b      	bne.n	8000b6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b56:	4b89      	ldr	r3, [pc, #548]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d06c      	beq.n	8000c3c <HAL_RCC_OscConfig+0x12c>
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d168      	bne.n	8000c3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	e24c      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b76:	d106      	bne.n	8000b86 <HAL_RCC_OscConfig+0x76>
 8000b78:	4b80      	ldr	r3, [pc, #512]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a7f      	ldr	r2, [pc, #508]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000b7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b82:	6013      	str	r3, [r2, #0]
 8000b84:	e02e      	b.n	8000be4 <HAL_RCC_OscConfig+0xd4>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d10c      	bne.n	8000ba8 <HAL_RCC_OscConfig+0x98>
 8000b8e:	4b7b      	ldr	r3, [pc, #492]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a7a      	ldr	r2, [pc, #488]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000b94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b98:	6013      	str	r3, [r2, #0]
 8000b9a:	4b78      	ldr	r3, [pc, #480]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a77      	ldr	r2, [pc, #476]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000ba0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ba4:	6013      	str	r3, [r2, #0]
 8000ba6:	e01d      	b.n	8000be4 <HAL_RCC_OscConfig+0xd4>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bb0:	d10c      	bne.n	8000bcc <HAL_RCC_OscConfig+0xbc>
 8000bb2:	4b72      	ldr	r3, [pc, #456]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a71      	ldr	r2, [pc, #452]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000bb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bbc:	6013      	str	r3, [r2, #0]
 8000bbe:	4b6f      	ldr	r3, [pc, #444]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a6e      	ldr	r2, [pc, #440]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bc8:	6013      	str	r3, [r2, #0]
 8000bca:	e00b      	b.n	8000be4 <HAL_RCC_OscConfig+0xd4>
 8000bcc:	4b6b      	ldr	r3, [pc, #428]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a6a      	ldr	r2, [pc, #424]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000bd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bd6:	6013      	str	r3, [r2, #0]
 8000bd8:	4b68      	ldr	r3, [pc, #416]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a67      	ldr	r2, [pc, #412]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000bde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000be2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d013      	beq.n	8000c14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bec:	f7ff fca2 	bl	8000534 <HAL_GetTick>
 8000bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bf2:	e008      	b.n	8000c06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bf4:	f7ff fc9e 	bl	8000534 <HAL_GetTick>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	2b64      	cmp	r3, #100	; 0x64
 8000c00:	d901      	bls.n	8000c06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000c02:	2303      	movs	r3, #3
 8000c04:	e200      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c06:	4b5d      	ldr	r3, [pc, #372]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d0f0      	beq.n	8000bf4 <HAL_RCC_OscConfig+0xe4>
 8000c12:	e014      	b.n	8000c3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c14:	f7ff fc8e 	bl	8000534 <HAL_GetTick>
 8000c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c1a:	e008      	b.n	8000c2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c1c:	f7ff fc8a 	bl	8000534 <HAL_GetTick>
 8000c20:	4602      	mov	r2, r0
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	2b64      	cmp	r3, #100	; 0x64
 8000c28:	d901      	bls.n	8000c2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	e1ec      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c2e:	4b53      	ldr	r3, [pc, #332]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d1f0      	bne.n	8000c1c <HAL_RCC_OscConfig+0x10c>
 8000c3a:	e000      	b.n	8000c3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d063      	beq.n	8000d12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c4a:	4b4c      	ldr	r3, [pc, #304]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	f003 030c 	and.w	r3, r3, #12
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d00b      	beq.n	8000c6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c56:	4b49      	ldr	r3, [pc, #292]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	f003 030c 	and.w	r3, r3, #12
 8000c5e:	2b08      	cmp	r3, #8
 8000c60:	d11c      	bne.n	8000c9c <HAL_RCC_OscConfig+0x18c>
 8000c62:	4b46      	ldr	r3, [pc, #280]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d116      	bne.n	8000c9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c6e:	4b43      	ldr	r3, [pc, #268]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f003 0302 	and.w	r3, r3, #2
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d005      	beq.n	8000c86 <HAL_RCC_OscConfig+0x176>
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	691b      	ldr	r3, [r3, #16]
 8000c7e:	2b01      	cmp	r3, #1
 8000c80:	d001      	beq.n	8000c86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e1c0      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c86:	4b3d      	ldr	r3, [pc, #244]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	695b      	ldr	r3, [r3, #20]
 8000c92:	00db      	lsls	r3, r3, #3
 8000c94:	4939      	ldr	r1, [pc, #228]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000c96:	4313      	orrs	r3, r2
 8000c98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c9a:	e03a      	b.n	8000d12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	691b      	ldr	r3, [r3, #16]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d020      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ca4:	4b36      	ldr	r3, [pc, #216]	; (8000d80 <HAL_RCC_OscConfig+0x270>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000caa:	f7ff fc43 	bl	8000534 <HAL_GetTick>
 8000cae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cb0:	e008      	b.n	8000cc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cb2:	f7ff fc3f 	bl	8000534 <HAL_GetTick>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	693b      	ldr	r3, [r7, #16]
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	2b02      	cmp	r3, #2
 8000cbe:	d901      	bls.n	8000cc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	e1a1      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cc4:	4b2d      	ldr	r3, [pc, #180]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f003 0302 	and.w	r3, r3, #2
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d0f0      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cd0:	4b2a      	ldr	r3, [pc, #168]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	695b      	ldr	r3, [r3, #20]
 8000cdc:	00db      	lsls	r3, r3, #3
 8000cde:	4927      	ldr	r1, [pc, #156]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	600b      	str	r3, [r1, #0]
 8000ce4:	e015      	b.n	8000d12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ce6:	4b26      	ldr	r3, [pc, #152]	; (8000d80 <HAL_RCC_OscConfig+0x270>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cec:	f7ff fc22 	bl	8000534 <HAL_GetTick>
 8000cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cf2:	e008      	b.n	8000d06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cf4:	f7ff fc1e 	bl	8000534 <HAL_GetTick>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	693b      	ldr	r3, [r7, #16]
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d901      	bls.n	8000d06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000d02:	2303      	movs	r3, #3
 8000d04:	e180      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d06:	4b1d      	ldr	r3, [pc, #116]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f003 0302 	and.w	r3, r3, #2
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1f0      	bne.n	8000cf4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0308 	and.w	r3, r3, #8
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d03a      	beq.n	8000d94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	699b      	ldr	r3, [r3, #24]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d019      	beq.n	8000d5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d26:	4b17      	ldr	r3, [pc, #92]	; (8000d84 <HAL_RCC_OscConfig+0x274>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d2c:	f7ff fc02 	bl	8000534 <HAL_GetTick>
 8000d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d32:	e008      	b.n	8000d46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d34:	f7ff fbfe 	bl	8000534 <HAL_GetTick>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	2b02      	cmp	r3, #2
 8000d40:	d901      	bls.n	8000d46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d42:	2303      	movs	r3, #3
 8000d44:	e160      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d46:	4b0d      	ldr	r3, [pc, #52]	; (8000d7c <HAL_RCC_OscConfig+0x26c>)
 8000d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d4a:	f003 0302 	and.w	r3, r3, #2
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d0f0      	beq.n	8000d34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d52:	2001      	movs	r0, #1
 8000d54:	f000 fa9c 	bl	8001290 <RCC_Delay>
 8000d58:	e01c      	b.n	8000d94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d5a:	4b0a      	ldr	r3, [pc, #40]	; (8000d84 <HAL_RCC_OscConfig+0x274>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d60:	f7ff fbe8 	bl	8000534 <HAL_GetTick>
 8000d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d66:	e00f      	b.n	8000d88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d68:	f7ff fbe4 	bl	8000534 <HAL_GetTick>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d908      	bls.n	8000d88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d76:	2303      	movs	r3, #3
 8000d78:	e146      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
 8000d7a:	bf00      	nop
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	42420000 	.word	0x42420000
 8000d84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d88:	4b92      	ldr	r3, [pc, #584]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d8c:	f003 0302 	and.w	r3, r3, #2
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d1e9      	bne.n	8000d68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	f000 80a6 	beq.w	8000eee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000da2:	2300      	movs	r3, #0
 8000da4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000da6:	4b8b      	ldr	r3, [pc, #556]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d10d      	bne.n	8000dce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000db2:	4b88      	ldr	r3, [pc, #544]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	4a87      	ldr	r2, [pc, #540]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dbc:	61d3      	str	r3, [r2, #28]
 8000dbe:	4b85      	ldr	r3, [pc, #532]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc6:	60bb      	str	r3, [r7, #8]
 8000dc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dce:	4b82      	ldr	r3, [pc, #520]	; (8000fd8 <HAL_RCC_OscConfig+0x4c8>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d118      	bne.n	8000e0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000dda:	4b7f      	ldr	r3, [pc, #508]	; (8000fd8 <HAL_RCC_OscConfig+0x4c8>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a7e      	ldr	r2, [pc, #504]	; (8000fd8 <HAL_RCC_OscConfig+0x4c8>)
 8000de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000de4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000de6:	f7ff fba5 	bl	8000534 <HAL_GetTick>
 8000dea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dec:	e008      	b.n	8000e00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000dee:	f7ff fba1 	bl	8000534 <HAL_GetTick>
 8000df2:	4602      	mov	r2, r0
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	2b64      	cmp	r3, #100	; 0x64
 8000dfa:	d901      	bls.n	8000e00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	e103      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e00:	4b75      	ldr	r3, [pc, #468]	; (8000fd8 <HAL_RCC_OscConfig+0x4c8>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d0f0      	beq.n	8000dee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d106      	bne.n	8000e22 <HAL_RCC_OscConfig+0x312>
 8000e14:	4b6f      	ldr	r3, [pc, #444]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e16:	6a1b      	ldr	r3, [r3, #32]
 8000e18:	4a6e      	ldr	r2, [pc, #440]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e1a:	f043 0301 	orr.w	r3, r3, #1
 8000e1e:	6213      	str	r3, [r2, #32]
 8000e20:	e02d      	b.n	8000e7e <HAL_RCC_OscConfig+0x36e>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d10c      	bne.n	8000e44 <HAL_RCC_OscConfig+0x334>
 8000e2a:	4b6a      	ldr	r3, [pc, #424]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e2c:	6a1b      	ldr	r3, [r3, #32]
 8000e2e:	4a69      	ldr	r2, [pc, #420]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e30:	f023 0301 	bic.w	r3, r3, #1
 8000e34:	6213      	str	r3, [r2, #32]
 8000e36:	4b67      	ldr	r3, [pc, #412]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e38:	6a1b      	ldr	r3, [r3, #32]
 8000e3a:	4a66      	ldr	r2, [pc, #408]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e3c:	f023 0304 	bic.w	r3, r3, #4
 8000e40:	6213      	str	r3, [r2, #32]
 8000e42:	e01c      	b.n	8000e7e <HAL_RCC_OscConfig+0x36e>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	2b05      	cmp	r3, #5
 8000e4a:	d10c      	bne.n	8000e66 <HAL_RCC_OscConfig+0x356>
 8000e4c:	4b61      	ldr	r3, [pc, #388]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e4e:	6a1b      	ldr	r3, [r3, #32]
 8000e50:	4a60      	ldr	r2, [pc, #384]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e52:	f043 0304 	orr.w	r3, r3, #4
 8000e56:	6213      	str	r3, [r2, #32]
 8000e58:	4b5e      	ldr	r3, [pc, #376]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e5a:	6a1b      	ldr	r3, [r3, #32]
 8000e5c:	4a5d      	ldr	r2, [pc, #372]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e5e:	f043 0301 	orr.w	r3, r3, #1
 8000e62:	6213      	str	r3, [r2, #32]
 8000e64:	e00b      	b.n	8000e7e <HAL_RCC_OscConfig+0x36e>
 8000e66:	4b5b      	ldr	r3, [pc, #364]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e68:	6a1b      	ldr	r3, [r3, #32]
 8000e6a:	4a5a      	ldr	r2, [pc, #360]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e6c:	f023 0301 	bic.w	r3, r3, #1
 8000e70:	6213      	str	r3, [r2, #32]
 8000e72:	4b58      	ldr	r3, [pc, #352]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e74:	6a1b      	ldr	r3, [r3, #32]
 8000e76:	4a57      	ldr	r2, [pc, #348]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000e78:	f023 0304 	bic.w	r3, r3, #4
 8000e7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	68db      	ldr	r3, [r3, #12]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d015      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e86:	f7ff fb55 	bl	8000534 <HAL_GetTick>
 8000e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e8c:	e00a      	b.n	8000ea4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e8e:	f7ff fb51 	bl	8000534 <HAL_GetTick>
 8000e92:	4602      	mov	r2, r0
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d901      	bls.n	8000ea4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e0b1      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ea4:	4b4b      	ldr	r3, [pc, #300]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000ea6:	6a1b      	ldr	r3, [r3, #32]
 8000ea8:	f003 0302 	and.w	r3, r3, #2
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0ee      	beq.n	8000e8e <HAL_RCC_OscConfig+0x37e>
 8000eb0:	e014      	b.n	8000edc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb2:	f7ff fb3f 	bl	8000534 <HAL_GetTick>
 8000eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000eb8:	e00a      	b.n	8000ed0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000eba:	f7ff fb3b 	bl	8000534 <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d901      	bls.n	8000ed0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	e09b      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ed0:	4b40      	ldr	r3, [pc, #256]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	f003 0302 	and.w	r3, r3, #2
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d1ee      	bne.n	8000eba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000edc:	7dfb      	ldrb	r3, [r7, #23]
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d105      	bne.n	8000eee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ee2:	4b3c      	ldr	r3, [pc, #240]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000ee4:	69db      	ldr	r3, [r3, #28]
 8000ee6:	4a3b      	ldr	r2, [pc, #236]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000ee8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000eec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	69db      	ldr	r3, [r3, #28]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	f000 8087 	beq.w	8001006 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ef8:	4b36      	ldr	r3, [pc, #216]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 030c 	and.w	r3, r3, #12
 8000f00:	2b08      	cmp	r3, #8
 8000f02:	d061      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	69db      	ldr	r3, [r3, #28]
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d146      	bne.n	8000f9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f0c:	4b33      	ldr	r3, [pc, #204]	; (8000fdc <HAL_RCC_OscConfig+0x4cc>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f12:	f7ff fb0f 	bl	8000534 <HAL_GetTick>
 8000f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f18:	e008      	b.n	8000f2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f1a:	f7ff fb0b 	bl	8000534 <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d901      	bls.n	8000f2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f28:	2303      	movs	r3, #3
 8000f2a:	e06d      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f2c:	4b29      	ldr	r3, [pc, #164]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d1f0      	bne.n	8000f1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6a1b      	ldr	r3, [r3, #32]
 8000f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f40:	d108      	bne.n	8000f54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f42:	4b24      	ldr	r3, [pc, #144]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	4921      	ldr	r1, [pc, #132]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000f50:	4313      	orrs	r3, r2
 8000f52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f54:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6a19      	ldr	r1, [r3, #32]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f64:	430b      	orrs	r3, r1
 8000f66:	491b      	ldr	r1, [pc, #108]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f6c:	4b1b      	ldr	r3, [pc, #108]	; (8000fdc <HAL_RCC_OscConfig+0x4cc>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f72:	f7ff fadf 	bl	8000534 <HAL_GetTick>
 8000f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f78:	e008      	b.n	8000f8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f7a:	f7ff fadb 	bl	8000534 <HAL_GetTick>
 8000f7e:	4602      	mov	r2, r0
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	1ad3      	subs	r3, r2, r3
 8000f84:	2b02      	cmp	r3, #2
 8000f86:	d901      	bls.n	8000f8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	e03d      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f8c:	4b11      	ldr	r3, [pc, #68]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d0f0      	beq.n	8000f7a <HAL_RCC_OscConfig+0x46a>
 8000f98:	e035      	b.n	8001006 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f9a:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <HAL_RCC_OscConfig+0x4cc>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa0:	f7ff fac8 	bl	8000534 <HAL_GetTick>
 8000fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fa6:	e008      	b.n	8000fba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fa8:	f7ff fac4 	bl	8000534 <HAL_GetTick>
 8000fac:	4602      	mov	r2, r0
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d901      	bls.n	8000fba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e026      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fba:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <HAL_RCC_OscConfig+0x4c4>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1f0      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x498>
 8000fc6:	e01e      	b.n	8001006 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69db      	ldr	r3, [r3, #28]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d107      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	e019      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	40007000 	.word	0x40007000
 8000fdc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <HAL_RCC_OscConfig+0x500>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6a1b      	ldr	r3, [r3, #32]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d106      	bne.n	8001002 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d001      	beq.n	8001006 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e000      	b.n	8001008 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001006:	2300      	movs	r3, #0
}
 8001008:	4618      	mov	r0, r3
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40021000 	.word	0x40021000

08001014 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d101      	bne.n	8001028 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	e0d0      	b.n	80011ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001028:	4b6a      	ldr	r3, [pc, #424]	; (80011d4 <HAL_RCC_ClockConfig+0x1c0>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 0307 	and.w	r3, r3, #7
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	429a      	cmp	r2, r3
 8001034:	d910      	bls.n	8001058 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001036:	4b67      	ldr	r3, [pc, #412]	; (80011d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f023 0207 	bic.w	r2, r3, #7
 800103e:	4965      	ldr	r1, [pc, #404]	; (80011d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	4313      	orrs	r3, r2
 8001044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001046:	4b63      	ldr	r3, [pc, #396]	; (80011d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	429a      	cmp	r2, r3
 8001052:	d001      	beq.n	8001058 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	e0b8      	b.n	80011ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d020      	beq.n	80010a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	2b00      	cmp	r3, #0
 800106e:	d005      	beq.n	800107c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001070:	4b59      	ldr	r3, [pc, #356]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	4a58      	ldr	r2, [pc, #352]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001076:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800107a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0308 	and.w	r3, r3, #8
 8001084:	2b00      	cmp	r3, #0
 8001086:	d005      	beq.n	8001094 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001088:	4b53      	ldr	r3, [pc, #332]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	4a52      	ldr	r2, [pc, #328]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 800108e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001092:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001094:	4b50      	ldr	r3, [pc, #320]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	494d      	ldr	r1, [pc, #308]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 80010a2:	4313      	orrs	r3, r2
 80010a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d040      	beq.n	8001134 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d107      	bne.n	80010ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ba:	4b47      	ldr	r3, [pc, #284]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d115      	bne.n	80010f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e07f      	b.n	80011ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d107      	bne.n	80010e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010d2:	4b41      	ldr	r3, [pc, #260]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d109      	bne.n	80010f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e073      	b.n	80011ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e2:	4b3d      	ldr	r3, [pc, #244]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0302 	and.w	r3, r3, #2
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d101      	bne.n	80010f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e06b      	b.n	80011ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010f2:	4b39      	ldr	r3, [pc, #228]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f023 0203 	bic.w	r2, r3, #3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	4936      	ldr	r1, [pc, #216]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001100:	4313      	orrs	r3, r2
 8001102:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001104:	f7ff fa16 	bl	8000534 <HAL_GetTick>
 8001108:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800110a:	e00a      	b.n	8001122 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800110c:	f7ff fa12 	bl	8000534 <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	f241 3288 	movw	r2, #5000	; 0x1388
 800111a:	4293      	cmp	r3, r2
 800111c:	d901      	bls.n	8001122 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	e053      	b.n	80011ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001122:	4b2d      	ldr	r3, [pc, #180]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f003 020c 	and.w	r2, r3, #12
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	429a      	cmp	r2, r3
 8001132:	d1eb      	bne.n	800110c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001134:	4b27      	ldr	r3, [pc, #156]	; (80011d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f003 0307 	and.w	r3, r3, #7
 800113c:	683a      	ldr	r2, [r7, #0]
 800113e:	429a      	cmp	r2, r3
 8001140:	d210      	bcs.n	8001164 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001142:	4b24      	ldr	r3, [pc, #144]	; (80011d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f023 0207 	bic.w	r2, r3, #7
 800114a:	4922      	ldr	r1, [pc, #136]	; (80011d4 <HAL_RCC_ClockConfig+0x1c0>)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	4313      	orrs	r3, r2
 8001150:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001152:	4b20      	ldr	r3, [pc, #128]	; (80011d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0307 	and.w	r3, r3, #7
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	429a      	cmp	r2, r3
 800115e:	d001      	beq.n	8001164 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001160:	2301      	movs	r3, #1
 8001162:	e032      	b.n	80011ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0304 	and.w	r3, r3, #4
 800116c:	2b00      	cmp	r3, #0
 800116e:	d008      	beq.n	8001182 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001170:	4b19      	ldr	r3, [pc, #100]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	4916      	ldr	r1, [pc, #88]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 800117e:	4313      	orrs	r3, r2
 8001180:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 0308 	and.w	r3, r3, #8
 800118a:	2b00      	cmp	r3, #0
 800118c:	d009      	beq.n	80011a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800118e:	4b12      	ldr	r3, [pc, #72]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	691b      	ldr	r3, [r3, #16]
 800119a:	00db      	lsls	r3, r3, #3
 800119c:	490e      	ldr	r1, [pc, #56]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 800119e:	4313      	orrs	r3, r2
 80011a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011a2:	f000 f821 	bl	80011e8 <HAL_RCC_GetSysClockFreq>
 80011a6:	4602      	mov	r2, r0
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <HAL_RCC_ClockConfig+0x1c4>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	091b      	lsrs	r3, r3, #4
 80011ae:	f003 030f 	and.w	r3, r3, #15
 80011b2:	490a      	ldr	r1, [pc, #40]	; (80011dc <HAL_RCC_ClockConfig+0x1c8>)
 80011b4:	5ccb      	ldrb	r3, [r1, r3]
 80011b6:	fa22 f303 	lsr.w	r3, r2, r3
 80011ba:	4a09      	ldr	r2, [pc, #36]	; (80011e0 <HAL_RCC_ClockConfig+0x1cc>)
 80011bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80011be:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <HAL_RCC_ClockConfig+0x1d0>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff f974 	bl	80004b0 <HAL_InitTick>

  return HAL_OK;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40022000 	.word	0x40022000
 80011d8:	40021000 	.word	0x40021000
 80011dc:	08001374 	.word	0x08001374
 80011e0:	20000000 	.word	0x20000000
 80011e4:	20000004 	.word	0x20000004

080011e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b087      	sub	sp, #28
 80011ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	2300      	movs	r3, #0
 80011f4:	60bb      	str	r3, [r7, #8]
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80011fe:	2300      	movs	r3, #0
 8001200:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001202:	4b1e      	ldr	r3, [pc, #120]	; (800127c <HAL_RCC_GetSysClockFreq+0x94>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f003 030c 	and.w	r3, r3, #12
 800120e:	2b04      	cmp	r3, #4
 8001210:	d002      	beq.n	8001218 <HAL_RCC_GetSysClockFreq+0x30>
 8001212:	2b08      	cmp	r3, #8
 8001214:	d003      	beq.n	800121e <HAL_RCC_GetSysClockFreq+0x36>
 8001216:	e027      	b.n	8001268 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001218:	4b19      	ldr	r3, [pc, #100]	; (8001280 <HAL_RCC_GetSysClockFreq+0x98>)
 800121a:	613b      	str	r3, [r7, #16]
      break;
 800121c:	e027      	b.n	800126e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	0c9b      	lsrs	r3, r3, #18
 8001222:	f003 030f 	and.w	r3, r3, #15
 8001226:	4a17      	ldr	r2, [pc, #92]	; (8001284 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001228:	5cd3      	ldrb	r3, [r2, r3]
 800122a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d010      	beq.n	8001258 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001236:	4b11      	ldr	r3, [pc, #68]	; (800127c <HAL_RCC_GetSysClockFreq+0x94>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	0c5b      	lsrs	r3, r3, #17
 800123c:	f003 0301 	and.w	r3, r3, #1
 8001240:	4a11      	ldr	r2, [pc, #68]	; (8001288 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001242:	5cd3      	ldrb	r3, [r2, r3]
 8001244:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a0d      	ldr	r2, [pc, #52]	; (8001280 <HAL_RCC_GetSysClockFreq+0x98>)
 800124a:	fb03 f202 	mul.w	r2, r3, r2
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	fbb2 f3f3 	udiv	r3, r2, r3
 8001254:	617b      	str	r3, [r7, #20]
 8001256:	e004      	b.n	8001262 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4a0c      	ldr	r2, [pc, #48]	; (800128c <HAL_RCC_GetSysClockFreq+0xa4>)
 800125c:	fb02 f303 	mul.w	r3, r2, r3
 8001260:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	613b      	str	r3, [r7, #16]
      break;
 8001266:	e002      	b.n	800126e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001268:	4b05      	ldr	r3, [pc, #20]	; (8001280 <HAL_RCC_GetSysClockFreq+0x98>)
 800126a:	613b      	str	r3, [r7, #16]
      break;
 800126c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800126e:	693b      	ldr	r3, [r7, #16]
}
 8001270:	4618      	mov	r0, r3
 8001272:	371c      	adds	r7, #28
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40021000 	.word	0x40021000
 8001280:	007a1200 	.word	0x007a1200
 8001284:	08001384 	.word	0x08001384
 8001288:	08001394 	.word	0x08001394
 800128c:	003d0900 	.word	0x003d0900

08001290 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001298:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <RCC_Delay+0x34>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a0a      	ldr	r2, [pc, #40]	; (80012c8 <RCC_Delay+0x38>)
 800129e:	fba2 2303 	umull	r2, r3, r2, r3
 80012a2:	0a5b      	lsrs	r3, r3, #9
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	fb02 f303 	mul.w	r3, r2, r3
 80012aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80012ac:	bf00      	nop
  }
  while (Delay --);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	1e5a      	subs	r2, r3, #1
 80012b2:	60fa      	str	r2, [r7, #12]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d1f9      	bne.n	80012ac <RCC_Delay+0x1c>
}
 80012b8:	bf00      	nop
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr
 80012c4:	20000000 	.word	0x20000000
 80012c8:	10624dd3 	.word	0x10624dd3

080012cc <__libc_init_array>:
 80012cc:	b570      	push	{r4, r5, r6, lr}
 80012ce:	2600      	movs	r6, #0
 80012d0:	4d0c      	ldr	r5, [pc, #48]	; (8001304 <__libc_init_array+0x38>)
 80012d2:	4c0d      	ldr	r4, [pc, #52]	; (8001308 <__libc_init_array+0x3c>)
 80012d4:	1b64      	subs	r4, r4, r5
 80012d6:	10a4      	asrs	r4, r4, #2
 80012d8:	42a6      	cmp	r6, r4
 80012da:	d109      	bne.n	80012f0 <__libc_init_array+0x24>
 80012dc:	f000 f822 	bl	8001324 <_init>
 80012e0:	2600      	movs	r6, #0
 80012e2:	4d0a      	ldr	r5, [pc, #40]	; (800130c <__libc_init_array+0x40>)
 80012e4:	4c0a      	ldr	r4, [pc, #40]	; (8001310 <__libc_init_array+0x44>)
 80012e6:	1b64      	subs	r4, r4, r5
 80012e8:	10a4      	asrs	r4, r4, #2
 80012ea:	42a6      	cmp	r6, r4
 80012ec:	d105      	bne.n	80012fa <__libc_init_array+0x2e>
 80012ee:	bd70      	pop	{r4, r5, r6, pc}
 80012f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80012f4:	4798      	blx	r3
 80012f6:	3601      	adds	r6, #1
 80012f8:	e7ee      	b.n	80012d8 <__libc_init_array+0xc>
 80012fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80012fe:	4798      	blx	r3
 8001300:	3601      	adds	r6, #1
 8001302:	e7f2      	b.n	80012ea <__libc_init_array+0x1e>
 8001304:	08001398 	.word	0x08001398
 8001308:	08001398 	.word	0x08001398
 800130c:	08001398 	.word	0x08001398
 8001310:	0800139c 	.word	0x0800139c

08001314 <memset>:
 8001314:	4603      	mov	r3, r0
 8001316:	4402      	add	r2, r0
 8001318:	4293      	cmp	r3, r2
 800131a:	d100      	bne.n	800131e <memset+0xa>
 800131c:	4770      	bx	lr
 800131e:	f803 1b01 	strb.w	r1, [r3], #1
 8001322:	e7f9      	b.n	8001318 <memset+0x4>

08001324 <_init>:
 8001324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001326:	bf00      	nop
 8001328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800132a:	bc08      	pop	{r3}
 800132c:	469e      	mov	lr, r3
 800132e:	4770      	bx	lr

08001330 <_fini>:
 8001330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001332:	bf00      	nop
 8001334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001336:	bc08      	pop	{r3}
 8001338:	469e      	mov	lr, r3
 800133a:	4770      	bx	lr
