Hi, I’m @Gibur13

I’m an Electrical & Computer Engineer (M.Eng., Cornell Tech) specializing in ASIC / VLSI design and digital hardware systems, with hands-on experience across the full chip development flow.
	•	Interests: ASIC & VLSI design, RTL development & verification, FPGA prototyping, PCB/board-level hardware, and computer architecture
	•	Currently working with: SystemVerilog RTL, synthesis & P&R, STA, low-power techniques (clock gating, multi-Vt), and embedded HW–SW integration
	•	Open to collaborating on: hardware-centric projects involving RTL design, verification, FPGA/ASIC flows, or system-level hardware architecture
	•Connect:
	•Portfolio: https://app–yuval-portfolio-8d350fa4.base44.app
	•	LinkedIn: https://www.linkedin.com/in/yuval-steimberg
