

================================================================
== Vivado HLS Report for 'I_calc'
================================================================
* Date:           Sat Jan 11 14:24:34 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.844|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  115|  50245001|  115|  50245001|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_getTotalCurrent_fu_363  |getTotalCurrent  |   21|   21|   21|   21|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+----------+-------------+-----------+-----------+----------+----------+
        |                         |     Latency    |  Iteration  |  Initiation Interval  |   Trip   |          |
        |        Loop Name        | min |    max   |   Latency   |  achieved |   target  |   Count  | Pipelined|
        +-------------------------+-----+----------+-------------+-----------+-----------+----------+----------+
        |- RowOfBlocks_Loop       |  114|  50245000| 114 ~ 20098 |          -|          -| 1 ~ 2500 |    no    |
        | + Blocks_Loop           |   17|     20001|           18|          8|          1| 1 ~ 2499 |    yes   |
        | + getTotalCurrent_Loop  |   92|        92|           23|          -|          -|         4|    no    |
        +-------------------------+-----+----------+-------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i_i)
3 --> 
	4  / true
4 --> 
	22  / (!tmp_35_i_i)
	5  / (tmp_35_i_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	4  / true
22 --> 
	23  / true
23 --> 
	24  / (!exitcond_i_i)
	2  / (exitcond_i_i)
24 --> 
	23  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%F_temp_data = alloca [4 x float], align 4" [modules/I_calc/I_calc.cpp:60]   --->   Operation 25 'alloca' 'F_temp_data' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%V_temp_data = alloca [4 x float], align 4" [modules/I_calc/I_calc.cpp:61]   --->   Operation 26 'alloca' 'V_temp_data' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %I_V_data, i1* %I_V_tlast_V, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %I_V_data, i1* %I_V_tlast_V, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.00ns)   --->   "%simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)"   --->   Operation 39 'read' 'simConfig_BLOCK_NUMB' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %I_V_data, i1* %I_V_tlast_V, [5 x i8]* @p_str918, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211, [1 x i8]* @p_str211, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str211) nounwind"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.00ns)   --->   "%simConfig_rowsToSimu = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V)" [modules/I_calc/I_calc.cpp:58]   --->   Operation 49 'read' 'simConfig_rowsToSimu' <Predicate = true> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%F_temp_data_addr = getelementptr [4 x float]* %F_temp_data, i64 0, i64 0" [modules/I_calc/I_calc.cpp:8->modules/I_calc/I_calc.cpp:62]   --->   Operation 50 'getelementptr' 'F_temp_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%V_temp_data_addr = getelementptr [4 x float]* %V_temp_data, i64 0, i64 0" [modules/I_calc/I_calc.cpp:9->modules/I_calc/I_calc.cpp:62]   --->   Operation 51 'getelementptr' 'V_temp_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%F_temp_data_addr_1 = getelementptr [4 x float]* %F_temp_data, i64 0, i64 1" [modules/I_calc/I_calc.cpp:8->modules/I_calc/I_calc.cpp:62]   --->   Operation 52 'getelementptr' 'F_temp_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%V_temp_data_addr_1 = getelementptr [4 x float]* %V_temp_data, i64 0, i64 1" [modules/I_calc/I_calc.cpp:9->modules/I_calc/I_calc.cpp:62]   --->   Operation 53 'getelementptr' 'V_temp_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%F_temp_data_addr_2 = getelementptr [4 x float]* %F_temp_data, i64 0, i64 2" [modules/I_calc/I_calc.cpp:8->modules/I_calc/I_calc.cpp:62]   --->   Operation 54 'getelementptr' 'F_temp_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%V_temp_data_addr_2 = getelementptr [4 x float]* %V_temp_data, i64 0, i64 2" [modules/I_calc/I_calc.cpp:9->modules/I_calc/I_calc.cpp:62]   --->   Operation 55 'getelementptr' 'V_temp_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%F_temp_data_addr_3 = getelementptr [4 x float]* %F_temp_data, i64 0, i64 3" [modules/I_calc/I_calc.cpp:8->modules/I_calc/I_calc.cpp:62]   --->   Operation 56 'getelementptr' 'F_temp_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%V_temp_data_addr_3 = getelementptr [4 x float]* %V_temp_data, i64 0, i64 3" [modules/I_calc/I_calc.cpp:9->modules/I_calc/I_calc.cpp:62]   --->   Operation 57 'getelementptr' 'V_temp_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.76ns)   --->   "br label %.preheader11.i.i" [modules/I_calc/I_calc.cpp:57]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%RowOfBlocks_V_2 = phi i26 [ %RowOfBlocks_V, %2 ], [ 0, %entry ]"   --->   Operation 59 'phi' 'RowOfBlocks_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%RowOfBlocks_V_1_cast = zext i26 %RowOfBlocks_V_2 to i27" [modules/I_calc/I_calc.cpp:58]   --->   Operation 60 'zext' 'RowOfBlocks_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.45ns)   --->   "%tmp_i_i = icmp slt i27 %RowOfBlocks_V_1_cast, %simConfig_rowsToSimu" [modules/I_calc/I_calc.cpp:58]   --->   Operation 61 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.37ns)   --->   "%RowOfBlocks_V = add i26 %RowOfBlocks_V_2, 1" [modules/I_calc/I_calc.cpp:58]   --->   Operation 62 'add' 'RowOfBlocks_V' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %0, label %.exit" [modules/I_calc/I_calc.cpp:58]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %F_temp_data_addr, align 4" [modules/I_calc/I_calc.cpp:8->modules/I_calc/I_calc.cpp:62]   --->   Operation 64 'store' <Predicate = (tmp_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_temp_data_addr, align 4" [modules/I_calc/I_calc.cpp:9->modules/I_calc/I_calc.cpp:62]   --->   Operation 65 'store' <Predicate = (tmp_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %F_temp_data_addr_1, align 4" [modules/I_calc/I_calc.cpp:8->modules/I_calc/I_calc.cpp:62]   --->   Operation 66 'store' <Predicate = (tmp_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 67 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_temp_data_addr_1, align 4" [modules/I_calc/I_calc.cpp:9->modules/I_calc/I_calc.cpp:62]   --->   Operation 67 'store' <Predicate = (tmp_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 68 'ret' <Predicate = (!tmp_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [modules/I_calc/I_calc.cpp:58]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_i_i_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2)" [modules/I_calc/I_calc.cpp:58]   --->   Operation 70 'specregionbegin' 'tmp_i_i_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2500, i32 1250, [1 x i8]* @p_str3) nounwind" [modules/I_calc/I_calc.cpp:59]   --->   Operation 71 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %F_temp_data_addr_2, align 4" [modules/I_calc/I_calc.cpp:8->modules/I_calc/I_calc.cpp:62]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 73 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_temp_data_addr_2, align 4" [modules/I_calc/I_calc.cpp:9->modules/I_calc/I_calc.cpp:62]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 74 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %F_temp_data_addr_3, align 4" [modules/I_calc/I_calc.cpp:8->modules/I_calc/I_calc.cpp:62]   --->   Operation 74 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 75 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %V_temp_data_addr_3, align 4" [modules/I_calc/I_calc.cpp:9->modules/I_calc/I_calc.cpp:62]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 76 [1/1] (1.76ns)   --->   "br label %.preheader48.i.i" [modules/I_calc/I_calc.cpp:64]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%V_temp_data_i_i_load_3 = phi float [ %tmp_54_3_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 77 'phi' 'V_temp_data_i_i_load_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%F_temp_data_i_i_load_3 = phi float [ %tmp_53_3_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 78 'phi' 'F_temp_data_i_i_load_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%V_temp_data_i_i_load_2 = phi float [ %tmp_54_2_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 79 'phi' 'V_temp_data_i_i_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%F_temp_data_i_i_load_2 = phi float [ %tmp_53_2_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 80 'phi' 'F_temp_data_i_i_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%V_temp_data_i_i_load_1 = phi float [ %tmp_54_1_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 81 'phi' 'V_temp_data_i_i_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%F_temp_data_i_i_load_1 = phi float [ %tmp_53_1_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 82 'phi' 'F_temp_data_i_i_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%V_temp_data_i_i_load = phi float [ %tmp_54_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 83 'phi' 'V_temp_data_i_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%F_temp_data_i_i_load = phi float [ %tmp_53_i_i, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0.000000e+00, %0 ]" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 84 'phi' 'F_temp_data_i_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%i_op_assign = phi i26 [ %block, %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i" ], [ 0, %0 ]" [modules/I_calc/I_calc.cpp:65]   --->   Operation 85 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%i_op_assign_cast = zext i26 %i_op_assign to i27" [modules/I_calc/I_calc.cpp:65]   --->   Operation 86 'zext' 'i_op_assign_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.45ns)   --->   "%tmp_35_i_i = icmp slt i27 %i_op_assign_cast, %simConfig_BLOCK_NUMB" [modules/I_calc/I_calc.cpp:65]   --->   Operation 87 'icmp' 'tmp_35_i_i' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2499, i64 1250)"   --->   Operation 88 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.37ns)   --->   "%block = add i26 %i_op_assign, 1" [modules/I_calc/I_calc.cpp:65]   --->   Operation 89 'add' 'block' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_35_i_i, label %"accBlockCurrents<dataPackage<float, 4>, stream<dataPackage<float, 4> >, 14, 4>.exit.i.i", label %.preheader.i.i.preheader" [modules/I_calc/I_calc.cpp:65]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.00>
ST_5 : Operation 91 [1/1] (3.00ns)   --->   "%empty = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @F_acc_V_data_0, float* @F_acc_V_data_1, float* @F_acc_V_data_2, float* @F_acc_V_data_3)" [modules/I_calc/I_calc.cpp:18->modules/I_calc/I_calc.cpp:68]   --->   Operation 91 'read' 'empty' <Predicate = (tmp_35_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_0 = extractvalue { float, float, float, float } %empty, 0" [modules/I_calc/I_calc.cpp:18->modules/I_calc/I_calc.cpp:68]   --->   Operation 92 'extractvalue' 'tmp_data_0' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { float, float, float, float } %empty, 1" [modules/I_calc/I_calc.cpp:18->modules/I_calc/I_calc.cpp:68]   --->   Operation 93 'extractvalue' 'tmp_data_1' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_2 = extractvalue { float, float, float, float } %empty, 2" [modules/I_calc/I_calc.cpp:18->modules/I_calc/I_calc.cpp:68]   --->   Operation 94 'extractvalue' 'tmp_data_2' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_data_3 = extractvalue { float, float, float, float } %empty, 3" [modules/I_calc/I_calc.cpp:18->modules/I_calc/I_calc.cpp:68]   --->   Operation 95 'extractvalue' 'tmp_data_3' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (3.00ns)   --->   "%empty_112 = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_acc_V_data_0, float* @V_acc_V_data_1, float* @V_acc_V_data_2, float* @V_acc_V_data_3)" [modules/I_calc/I_calc.cpp:19->modules/I_calc/I_calc.cpp:68]   --->   Operation 96 'read' 'empty_112' <Predicate = (tmp_35_i_i)> <Delay = 3.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_data_0_9 = extractvalue { float, float, float, float } %empty_112, 0" [modules/I_calc/I_calc.cpp:19->modules/I_calc/I_calc.cpp:68]   --->   Operation 97 'extractvalue' 'tmp_data_0_9' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_data_1_9 = extractvalue { float, float, float, float } %empty_112, 1" [modules/I_calc/I_calc.cpp:19->modules/I_calc/I_calc.cpp:68]   --->   Operation 98 'extractvalue' 'tmp_data_1_9' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_2_9 = extractvalue { float, float, float, float } %empty_112, 2" [modules/I_calc/I_calc.cpp:19->modules/I_calc/I_calc.cpp:68]   --->   Operation 99 'extractvalue' 'tmp_data_2_9' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_data_3_9 = extractvalue { float, float, float, float } %empty_112, 3" [modules/I_calc/I_calc.cpp:19->modules/I_calc/I_calc.cpp:68]   --->   Operation 100 'extractvalue' 'tmp_data_3_9' <Predicate = (tmp_35_i_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.39>
ST_6 : Operation 101 [8/8] (5.39ns)   --->   "%tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 101 'fadd' 'tmp_53_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.39>
ST_7 : Operation 102 [7/8] (5.39ns)   --->   "%tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 102 'fadd' 'tmp_53_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [8/8] (5.39ns)   --->   "%tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 103 'fadd' 'tmp_54_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.39>
ST_8 : Operation 104 [6/8] (5.39ns)   --->   "%tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 104 'fadd' 'tmp_53_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [7/8] (5.39ns)   --->   "%tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 105 'fadd' 'tmp_54_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [8/8] (5.39ns)   --->   "%tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 106 'fadd' 'tmp_53_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.39>
ST_9 : Operation 107 [5/8] (5.39ns)   --->   "%tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 107 'fadd' 'tmp_53_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [6/8] (5.39ns)   --->   "%tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 108 'fadd' 'tmp_54_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [7/8] (5.39ns)   --->   "%tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 109 'fadd' 'tmp_53_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [8/8] (5.39ns)   --->   "%tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 110 'fadd' 'tmp_54_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.39>
ST_10 : Operation 111 [4/8] (5.39ns)   --->   "%tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 111 'fadd' 'tmp_53_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [5/8] (5.39ns)   --->   "%tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 112 'fadd' 'tmp_54_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [6/8] (5.39ns)   --->   "%tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 113 'fadd' 'tmp_53_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [7/8] (5.39ns)   --->   "%tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 114 'fadd' 'tmp_54_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [8/8] (5.39ns)   --->   "%tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 115 'fadd' 'tmp_53_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.39>
ST_11 : Operation 116 [3/8] (5.39ns)   --->   "%tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 116 'fadd' 'tmp_53_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [4/8] (5.39ns)   --->   "%tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 117 'fadd' 'tmp_54_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [5/8] (5.39ns)   --->   "%tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 118 'fadd' 'tmp_53_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [6/8] (5.39ns)   --->   "%tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 119 'fadd' 'tmp_54_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [7/8] (5.39ns)   --->   "%tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 120 'fadd' 'tmp_53_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [8/8] (5.39ns)   --->   "%tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 121 'fadd' 'tmp_54_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.39>
ST_12 : Operation 122 [2/8] (5.39ns)   --->   "%tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 122 'fadd' 'tmp_53_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [3/8] (5.39ns)   --->   "%tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 123 'fadd' 'tmp_54_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [4/8] (5.39ns)   --->   "%tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 124 'fadd' 'tmp_53_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [5/8] (5.39ns)   --->   "%tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 125 'fadd' 'tmp_54_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [6/8] (5.39ns)   --->   "%tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 126 'fadd' 'tmp_53_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [7/8] (5.39ns)   --->   "%tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 127 'fadd' 'tmp_54_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [8/8] (5.39ns)   --->   "%tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 128 'fadd' 'tmp_53_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.39>
ST_13 : Operation 129 [1/8] (5.39ns)   --->   "%tmp_53_i_i = fadd float %F_temp_data_i_i_load, %tmp_data_0" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 129 'fadd' 'tmp_53_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [2/8] (5.39ns)   --->   "%tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 130 'fadd' 'tmp_54_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [3/8] (5.39ns)   --->   "%tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 131 'fadd' 'tmp_53_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [4/8] (5.39ns)   --->   "%tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 132 'fadd' 'tmp_54_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [5/8] (5.39ns)   --->   "%tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 133 'fadd' 'tmp_53_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [6/8] (5.39ns)   --->   "%tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 134 'fadd' 'tmp_54_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [7/8] (5.39ns)   --->   "%tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 135 'fadd' 'tmp_53_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [8/8] (5.39ns)   --->   "%tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 136 'fadd' 'tmp_54_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.39>
ST_14 : Operation 137 [1/1] (2.32ns)   --->   "store float %tmp_53_i_i, float* %F_temp_data_addr, align 4" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 137 'store' <Predicate = (tmp_35_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_14 : Operation 138 [1/8] (5.39ns)   --->   "%tmp_54_i_i = fadd float %V_temp_data_i_i_load, %tmp_data_0_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 138 'fadd' 'tmp_54_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [2/8] (5.39ns)   --->   "%tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 139 'fadd' 'tmp_53_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [3/8] (5.39ns)   --->   "%tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 140 'fadd' 'tmp_54_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [4/8] (5.39ns)   --->   "%tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 141 'fadd' 'tmp_53_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [5/8] (5.39ns)   --->   "%tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 142 'fadd' 'tmp_54_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [6/8] (5.39ns)   --->   "%tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 143 'fadd' 'tmp_53_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [7/8] (5.39ns)   --->   "%tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 144 'fadd' 'tmp_54_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.39>
ST_15 : Operation 145 [1/1] (2.32ns)   --->   "store float %tmp_54_i_i, float* %V_temp_data_addr, align 4" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 145 'store' <Predicate = (tmp_35_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 146 [1/8] (5.39ns)   --->   "%tmp_53_1_i_i = fadd float %F_temp_data_i_i_load_1, %tmp_data_1" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 146 'fadd' 'tmp_53_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [2/8] (5.39ns)   --->   "%tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 147 'fadd' 'tmp_54_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [3/8] (5.39ns)   --->   "%tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 148 'fadd' 'tmp_53_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [4/8] (5.39ns)   --->   "%tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 149 'fadd' 'tmp_54_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [5/8] (5.39ns)   --->   "%tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 150 'fadd' 'tmp_53_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [6/8] (5.39ns)   --->   "%tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 151 'fadd' 'tmp_54_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.39>
ST_16 : Operation 152 [1/1] (2.32ns)   --->   "store float %tmp_53_1_i_i, float* %F_temp_data_addr_1, align 4" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 152 'store' <Predicate = (tmp_35_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 153 [1/8] (5.39ns)   --->   "%tmp_54_1_i_i = fadd float %V_temp_data_i_i_load_1, %tmp_data_1_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 153 'fadd' 'tmp_54_1_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [2/8] (5.39ns)   --->   "%tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 154 'fadd' 'tmp_53_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [3/8] (5.39ns)   --->   "%tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 155 'fadd' 'tmp_54_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [4/8] (5.39ns)   --->   "%tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 156 'fadd' 'tmp_53_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [5/8] (5.39ns)   --->   "%tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 157 'fadd' 'tmp_54_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.39>
ST_17 : Operation 158 [1/1] (2.32ns)   --->   "store float %tmp_54_1_i_i, float* %V_temp_data_addr_1, align 4" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 158 'store' <Predicate = (tmp_35_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 159 [1/8] (5.39ns)   --->   "%tmp_53_2_i_i = fadd float %F_temp_data_i_i_load_2, %tmp_data_2" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 159 'fadd' 'tmp_53_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [2/8] (5.39ns)   --->   "%tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 160 'fadd' 'tmp_54_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [3/8] (5.39ns)   --->   "%tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 161 'fadd' 'tmp_53_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [4/8] (5.39ns)   --->   "%tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 162 'fadd' 'tmp_54_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.39>
ST_18 : Operation 163 [1/1] (2.32ns)   --->   "store float %tmp_53_2_i_i, float* %F_temp_data_addr_2, align 4" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 163 'store' <Predicate = (tmp_35_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 164 [1/8] (5.39ns)   --->   "%tmp_54_2_i_i = fadd float %V_temp_data_i_i_load_2, %tmp_data_2_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 164 'fadd' 'tmp_54_2_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [2/8] (5.39ns)   --->   "%tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 165 'fadd' 'tmp_53_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [3/8] (5.39ns)   --->   "%tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 166 'fadd' 'tmp_54_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.39>
ST_19 : Operation 167 [1/1] (2.32ns)   --->   "store float %tmp_54_2_i_i, float* %V_temp_data_addr_2, align 4" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 167 'store' <Predicate = (tmp_35_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_19 : Operation 168 [1/8] (5.39ns)   --->   "%tmp_53_3_i_i = fadd float %F_temp_data_i_i_load_3, %tmp_data_3" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 168 'fadd' 'tmp_53_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [2/8] (5.39ns)   --->   "%tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 169 'fadd' 'tmp_54_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.39>
ST_20 : Operation 170 [1/1] (2.32ns)   --->   "store float %tmp_53_3_i_i, float* %F_temp_data_addr_3, align 4" [modules/I_calc/I_calc.cpp:23->modules/I_calc/I_calc.cpp:68]   --->   Operation 170 'store' <Predicate = (tmp_35_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_20 : Operation 171 [1/8] (5.39ns)   --->   "%tmp_54_3_i_i = fadd float %V_temp_data_i_i_load_3, %tmp_data_3_9" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 171 'fadd' 'tmp_54_3_i_i' <Predicate = (tmp_35_i_i)> <Delay = 5.39> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 7> <II = 1> <Delay = 5.39> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [modules/I_calc/I_calc.cpp:65]   --->   Operation 172 'specloopname' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_20_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [modules/I_calc/I_calc.cpp:65]   --->   Operation 173 'specregionbegin' 'tmp_20_i_i' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [modules/I_calc/I_calc.cpp:67]   --->   Operation 174 'specpipeline' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (2.32ns)   --->   "store float %tmp_54_3_i_i, float* %V_temp_data_addr_3, align 4" [modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68]   --->   Operation 175 'store' <Predicate = (tmp_35_i_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_20_i_i)" [modules/I_calc/I_calc.cpp:70]   --->   Operation 176 'specregionend' 'empty_113' <Predicate = (tmp_35_i_i)> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader48.i.i" [modules/I_calc/I_calc.cpp:65]   --->   Operation 177 'br' <Predicate = (tmp_35_i_i)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 1.76>
ST_22 : Operation 178 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [modules/I_calc/I_calc.cpp:72]   --->   Operation 178 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 5> <Delay = 5.84>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%val_assign = phi i3 [ %row, %1 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 179 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (1.13ns)   --->   "%exitcond_i_i = icmp eq i3 %val_assign, -4" [modules/I_calc/I_calc.cpp:72]   --->   Operation 180 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 181 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (1.65ns)   --->   "%row = add i3 %val_assign, 1" [modules/I_calc/I_calc.cpp:72]   --->   Operation 182 'add' 'row' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %2, label %1" [modules/I_calc/I_calc.cpp:72]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [2/2] (5.84ns)   --->   "call fastcc void @getTotalCurrent(i3 %val_assign, float* %I_V_data, i1* %I_V_tlast_V, i26 %RowOfBlocks_V_2, i27 %simConfig_rowsToSimu, [4 x float]* %F_temp_data, [4 x float]* %V_temp_data)" [modules/I_calc/I_calc.cpp:73]   --->   Operation 184 'call' <Predicate = (!exitcond_i_i)> <Delay = 5.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2, i32 %tmp_i_i_111)" [modules/I_calc/I_calc.cpp:75]   --->   Operation 185 'specregionend' 'empty_114' <Predicate = (exitcond_i_i)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "br label %.preheader11.i.i" [modules/I_calc/I_calc.cpp:58]   --->   Operation 186 'br' <Predicate = (exitcond_i_i)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 5.84>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind" [modules/I_calc/I_calc.cpp:72]   --->   Operation 187 'specloopname' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/2] (5.84ns)   --->   "call fastcc void @getTotalCurrent(i3 %val_assign, float* %I_V_data, i1* %I_V_tlast_V, i26 %RowOfBlocks_V_2, i27 %simConfig_rowsToSimu, [4 x float]* %F_temp_data, [4 x float]* %V_temp_data)" [modules/I_calc/I_calc.cpp:73]   --->   Operation 188 'call' <Predicate = true> <Delay = 5.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [modules/I_calc/I_calc.cpp:72]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ I_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ I_V_tlast_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ simConfig_rowsToSimulate_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ F_acc_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_acc_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_acc_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ F_acc_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_acc_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_acc_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_acc_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_acc_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
F_temp_data            (alloca           ) [ 0011111111111111111111111]
V_temp_data            (alloca           ) [ 0011111111111111111111111]
StgValue_27            (specinterface    ) [ 0000000000000000000000000]
StgValue_28            (specinterface    ) [ 0000000000000000000000000]
StgValue_29            (specinterface    ) [ 0000000000000000000000000]
StgValue_30            (specinterface    ) [ 0000000000000000000000000]
StgValue_31            (specinterface    ) [ 0000000000000000000000000]
StgValue_32            (specinterface    ) [ 0000000000000000000000000]
StgValue_33            (specinterface    ) [ 0000000000000000000000000]
StgValue_34            (specinterface    ) [ 0000000000000000000000000]
StgValue_35            (specinterface    ) [ 0000000000000000000000000]
StgValue_36            (specinterface    ) [ 0000000000000000000000000]
StgValue_37            (specinterface    ) [ 0000000000000000000000000]
StgValue_38            (specinterface    ) [ 0000000000000000000000000]
simConfig_BLOCK_NUMB   (read             ) [ 0011111111111111111111111]
StgValue_40            (specinterface    ) [ 0000000000000000000000000]
StgValue_41            (specinterface    ) [ 0000000000000000000000000]
StgValue_42            (specinterface    ) [ 0000000000000000000000000]
StgValue_43            (specinterface    ) [ 0000000000000000000000000]
StgValue_44            (specinterface    ) [ 0000000000000000000000000]
StgValue_45            (specinterface    ) [ 0000000000000000000000000]
StgValue_46            (specinterface    ) [ 0000000000000000000000000]
StgValue_47            (specinterface    ) [ 0000000000000000000000000]
StgValue_48            (specinterface    ) [ 0000000000000000000000000]
simConfig_rowsToSimu   (read             ) [ 0011111111111111111111111]
F_temp_data_addr       (getelementptr    ) [ 0011111111111111111111111]
V_temp_data_addr       (getelementptr    ) [ 0011111111111111111111111]
F_temp_data_addr_1     (getelementptr    ) [ 0011111111111111111111111]
V_temp_data_addr_1     (getelementptr    ) [ 0011111111111111111111111]
F_temp_data_addr_2     (getelementptr    ) [ 0011111111111111111111111]
V_temp_data_addr_2     (getelementptr    ) [ 0011111111111111111111111]
F_temp_data_addr_3     (getelementptr    ) [ 0011111111111111111111111]
V_temp_data_addr_3     (getelementptr    ) [ 0011111111111111111111111]
StgValue_58            (br               ) [ 0111111111111111111111111]
RowOfBlocks_V_2        (phi              ) [ 0011111111111111111111111]
RowOfBlocks_V_1_cast   (zext             ) [ 0000000000000000000000000]
tmp_i_i                (icmp             ) [ 0011111111111111111111111]
RowOfBlocks_V          (add              ) [ 0111111111111111111111111]
StgValue_63            (br               ) [ 0000000000000000000000000]
StgValue_64            (store            ) [ 0000000000000000000000000]
StgValue_65            (store            ) [ 0000000000000000000000000]
StgValue_66            (store            ) [ 0000000000000000000000000]
StgValue_67            (store            ) [ 0000000000000000000000000]
StgValue_68            (ret              ) [ 0000000000000000000000000]
StgValue_69            (specloopname     ) [ 0000000000000000000000000]
tmp_i_i_111            (specregionbegin  ) [ 0000111111111111111111111]
StgValue_71            (speclooptripcount) [ 0000000000000000000000000]
StgValue_72            (store            ) [ 0000000000000000000000000]
StgValue_73            (store            ) [ 0000000000000000000000000]
StgValue_74            (store            ) [ 0000000000000000000000000]
StgValue_75            (store            ) [ 0000000000000000000000000]
StgValue_76            (br               ) [ 0011111111111111111111111]
V_temp_data_i_i_load_3 (phi              ) [ 0000111111111111111110000]
F_temp_data_i_i_load_3 (phi              ) [ 0000111111111111111100000]
V_temp_data_i_i_load_2 (phi              ) [ 0000111111111111111000000]
F_temp_data_i_i_load_2 (phi              ) [ 0000111111111111110000000]
V_temp_data_i_i_load_1 (phi              ) [ 0000111111111111100000000]
F_temp_data_i_i_load_1 (phi              ) [ 0000111111111111000000000]
V_temp_data_i_i_load   (phi              ) [ 0000111111111110000000000]
F_temp_data_i_i_load   (phi              ) [ 0000111111111100000000000]
i_op_assign            (phi              ) [ 0000100000000000000000000]
i_op_assign_cast       (zext             ) [ 0000000000000000000000000]
tmp_35_i_i             (icmp             ) [ 0011111111111111111111111]
StgValue_88            (speclooptripcount) [ 0000000000000000000000000]
block                  (add              ) [ 0011111111111111111111111]
StgValue_90            (br               ) [ 0000000000000000000000000]
empty                  (read             ) [ 0000000000000000000000000]
tmp_data_0             (extractvalue     ) [ 0000111111111100000000000]
tmp_data_1             (extractvalue     ) [ 0000111111111111000000000]
tmp_data_2             (extractvalue     ) [ 0000111111111111110000000]
tmp_data_3             (extractvalue     ) [ 0000111111111111111100000]
empty_112              (read             ) [ 0000000000000000000000000]
tmp_data_0_9           (extractvalue     ) [ 0000111111111110000000000]
tmp_data_1_9           (extractvalue     ) [ 0000111111111111100000000]
tmp_data_2_9           (extractvalue     ) [ 0000111111111111111000000]
tmp_data_3_9           (extractvalue     ) [ 0000111111111111111110000]
tmp_53_i_i             (fadd             ) [ 0011111111110011111111111]
StgValue_137           (store            ) [ 0000000000000000000000000]
tmp_54_i_i             (fadd             ) [ 0011110111110001111111111]
StgValue_145           (store            ) [ 0000000000000000000000000]
tmp_53_1_i_i           (fadd             ) [ 0011110011110000111111111]
StgValue_152           (store            ) [ 0000000000000000000000000]
tmp_54_1_i_i           (fadd             ) [ 0011110001110000011111111]
StgValue_158           (store            ) [ 0000000000000000000000000]
tmp_53_2_i_i           (fadd             ) [ 0011110000110000001111111]
StgValue_163           (store            ) [ 0000000000000000000000000]
tmp_54_2_i_i           (fadd             ) [ 0011110000010000000111111]
StgValue_167           (store            ) [ 0000000000000000000000000]
tmp_53_3_i_i           (fadd             ) [ 0011110000000000000011111]
StgValue_170           (store            ) [ 0000000000000000000000000]
tmp_54_3_i_i           (fadd             ) [ 0011110000000000000001111]
StgValue_172           (specloopname     ) [ 0000000000000000000000000]
tmp_20_i_i             (specregionbegin  ) [ 0000000000000000000000000]
StgValue_174           (specpipeline     ) [ 0000000000000000000000000]
StgValue_175           (store            ) [ 0000000000000000000000000]
empty_113              (specregionend    ) [ 0000000000000000000000000]
StgValue_177           (br               ) [ 0011111111111111111111111]
StgValue_178           (br               ) [ 0011111111111111111111111]
val_assign             (phi              ) [ 0000000000000000000000011]
exitcond_i_i           (icmp             ) [ 0011111111111111111111111]
StgValue_181           (speclooptripcount) [ 0000000000000000000000000]
row                    (add              ) [ 0011111111111111111111111]
StgValue_183           (br               ) [ 0000000000000000000000000]
empty_114              (specregionend    ) [ 0000000000000000000000000]
StgValue_186           (br               ) [ 0111111111111111111111111]
StgValue_187           (specloopname     ) [ 0000000000000000000000000]
StgValue_188           (call             ) [ 0000000000000000000000000]
StgValue_189           (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="I_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="I_V_tlast_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_V_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="simConfig_rowsToSimulate_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="F_acc_V_data_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="F_acc_V_data_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="F_acc_V_data_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="F_acc_V_data_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F_acc_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_acc_V_data_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_acc_V_data_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_acc_V_data_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_acc_V_data_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_acc_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str918"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getTotalCurrent"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="F_temp_data_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="F_temp_data/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="V_temp_data_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_temp_data/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="simConfig_BLOCK_NUMB_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="27" slack="0"/>
<pin id="112" dir="0" index="1" bw="27" slack="0"/>
<pin id="113" dir="1" index="2" bw="27" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_BLOCK_NUMB/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="simConfig_rowsToSimu_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="27" slack="0"/>
<pin id="118" dir="0" index="1" bw="27" slack="0"/>
<pin id="119" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowsToSimu/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="128" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="0" index="3" bw="32" slack="0"/>
<pin id="127" dir="0" index="4" bw="32" slack="0"/>
<pin id="128" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_112_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="32" slack="0"/>
<pin id="139" dir="0" index="4" bw="32" slack="0"/>
<pin id="140" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_112/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="F_temp_data_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_temp_data_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="V_temp_data_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_temp_data_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="F_temp_data_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_temp_data_addr_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="V_temp_data_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_temp_data_addr_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="F_temp_data_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_temp_data_addr_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="V_temp_data_addr_2_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_temp_data_addr_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="F_temp_data_addr_3_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_temp_data_addr_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="V_temp_data_addr_3_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_temp_data_addr_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="1"/>
<pin id="222" dir="0" index="4" bw="2" slack="0"/>
<pin id="223" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="225" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/2 StgValue_66/2 StgValue_72/3 StgValue_74/3 StgValue_137/14 StgValue_152/16 StgValue_163/18 StgValue_170/20 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="1"/>
<pin id="227" dir="0" index="4" bw="2" slack="0"/>
<pin id="228" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="230" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 StgValue_67/2 StgValue_73/3 StgValue_75/3 StgValue_145/15 StgValue_158/17 StgValue_167/19 StgValue_175/21 "/>
</bind>
</comp>

<comp id="232" class="1005" name="RowOfBlocks_V_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="26" slack="1"/>
<pin id="234" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="RowOfBlocks_V_2 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="RowOfBlocks_V_2_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="26" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="RowOfBlocks_V_2/2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="V_temp_data_i_i_load_3_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_temp_data_i_i_load_3 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="V_temp_data_i_i_load_3_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="32" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="V_temp_data_i_i_load_3/4 "/>
</bind>
</comp>

<comp id="256" class="1005" name="F_temp_data_i_i_load_3_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="F_temp_data_i_i_load_3 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="F_temp_data_i_i_load_3_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="F_temp_data_i_i_load_3/4 "/>
</bind>
</comp>

<comp id="268" class="1005" name="V_temp_data_i_i_load_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_temp_data_i_i_load_2 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="V_temp_data_i_i_load_2_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="V_temp_data_i_i_load_2/4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="F_temp_data_i_i_load_2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="F_temp_data_i_i_load_2 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="F_temp_data_i_i_load_2_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="F_temp_data_i_i_load_2/4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="V_temp_data_i_i_load_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_temp_data_i_i_load_1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="V_temp_data_i_i_load_1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="32" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="V_temp_data_i_i_load_1/4 "/>
</bind>
</comp>

<comp id="304" class="1005" name="F_temp_data_i_i_load_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="F_temp_data_i_i_load_1 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="F_temp_data_i_i_load_1_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="32" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="F_temp_data_i_i_load_1/4 "/>
</bind>
</comp>

<comp id="316" class="1005" name="V_temp_data_i_i_load_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_temp_data_i_i_load (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="V_temp_data_i_i_load_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="V_temp_data_i_i_load/4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="F_temp_data_i_i_load_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="F_temp_data_i_i_load (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="F_temp_data_i_i_load_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="32" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="F_temp_data_i_i_load/4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="i_op_assign_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="26" slack="1"/>
<pin id="342" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_op_assign_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="26" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/4 "/>
</bind>
</comp>

<comp id="351" class="1005" name="val_assign_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="val_assign_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/23 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_getTotalCurrent_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="0" index="3" bw="1" slack="0"/>
<pin id="368" dir="0" index="4" bw="26" slack="4"/>
<pin id="369" dir="0" index="5" bw="27" slack="5"/>
<pin id="370" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="372" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_184/23 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_53_i_i/6 tmp_54_i_i/7 tmp_53_1_i_i/8 tmp_54_1_i_i/9 tmp_53_2_i_i/10 tmp_54_2_i_i/11 tmp_53_3_i_i/12 tmp_54_3_i_i/13 "/>
</bind>
</comp>

<comp id="390" class="1004" name="RowOfBlocks_V_1_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="26" slack="0"/>
<pin id="392" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="RowOfBlocks_V_1_cast/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_i_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="26" slack="0"/>
<pin id="396" dir="0" index="1" bw="27" slack="1"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="RowOfBlocks_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="26" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="RowOfBlocks_V/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_op_assign_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="26" slack="0"/>
<pin id="407" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_op_assign_cast/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_35_i_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="26" slack="0"/>
<pin id="411" dir="0" index="1" bw="27" slack="3"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35_i_i/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="block_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="26" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="block/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_data_0_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="128" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_data_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="128" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_data_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="128" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_data_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="128" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_data_0_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="128" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_9/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_data_1_9_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="128" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_9/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_data_2_9_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="128" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_9/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_data_3_9_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="128" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_9/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="exitcond_i_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="3" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/23 "/>
</bind>
</comp>

<comp id="458" class="1004" name="row_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/23 "/>
</bind>
</comp>

<comp id="464" class="1005" name="simConfig_BLOCK_NUMB_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="27" slack="3"/>
<pin id="466" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB "/>
</bind>
</comp>

<comp id="469" class="1005" name="simConfig_rowsToSimu_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="27" slack="1"/>
<pin id="471" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="simConfig_rowsToSimu "/>
</bind>
</comp>

<comp id="475" class="1005" name="F_temp_data_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="1"/>
<pin id="477" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="F_temp_data_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="V_temp_data_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="1"/>
<pin id="483" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="V_temp_data_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="F_temp_data_addr_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="1"/>
<pin id="489" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="F_temp_data_addr_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="V_temp_data_addr_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="1"/>
<pin id="495" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="V_temp_data_addr_1 "/>
</bind>
</comp>

<comp id="499" class="1005" name="F_temp_data_addr_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="2"/>
<pin id="501" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="F_temp_data_addr_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="V_temp_data_addr_2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="2"/>
<pin id="507" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="V_temp_data_addr_2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="F_temp_data_addr_3_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="2"/>
<pin id="513" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="F_temp_data_addr_3 "/>
</bind>
</comp>

<comp id="517" class="1005" name="V_temp_data_addr_3_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="2"/>
<pin id="519" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="V_temp_data_addr_3 "/>
</bind>
</comp>

<comp id="526" class="1005" name="RowOfBlocks_V_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="26" slack="0"/>
<pin id="528" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="RowOfBlocks_V "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_35_i_i_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_35_i_i "/>
</bind>
</comp>

<comp id="535" class="1005" name="block_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="26" slack="0"/>
<pin id="537" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="block "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_data_0_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_data_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="3"/>
<pin id="547" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_data_2_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="5"/>
<pin id="552" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_data_3_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="7"/>
<pin id="557" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_data_3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_data_0_9_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="2"/>
<pin id="562" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_0_9 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_data_1_9_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="4"/>
<pin id="567" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_1_9 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_data_2_9_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="6"/>
<pin id="572" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_2_9 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_data_3_9_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="8"/>
<pin id="577" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_data_3_9 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_53_i_i_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53_i_i "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_54_i_i_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_i_i "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_53_1_i_i_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53_1_i_i "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_54_1_i_i_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_1_i_i "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_53_2_i_i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53_2_i_i "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_54_2_i_i_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_2_i_i "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_53_3_i_i_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53_3_i_i "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_54_3_i_i_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54_3_i_i "/>
</bind>
</comp>

<comp id="631" class="1005" name="row_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="0"/>
<pin id="633" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="129"><net_src comp="80" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="141"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="151"><net_src comp="102" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="106" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="102" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="106" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="102" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="106" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="102" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="106" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="90" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="373"><net_src comp="98" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="355" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="0" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="2" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="377"><net_src comp="232" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="382"><net_src comp="328" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="316" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="304" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="292" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="280" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="268" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="256" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="244" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="236" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="236" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="56" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="344" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="344" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="56" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="122" pin="5"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="122" pin="5"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="122" pin="5"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="122" pin="5"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="134" pin="5"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="134" pin="5"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="134" pin="5"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="134" pin="5"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="355" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="92" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="355" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="96" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="110" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="472"><net_src comp="116" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="363" pin=5"/></net>

<net id="478"><net_src comp="146" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="484"><net_src comp="154" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="490"><net_src comp="162" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="496"><net_src comp="170" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="502"><net_src comp="178" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="508"><net_src comp="186" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="514"><net_src comp="194" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="520"><net_src comp="202" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="529"><net_src comp="399" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="534"><net_src comp="409" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="414" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="543"><net_src comp="420" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="548"><net_src comp="424" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="553"><net_src comp="428" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="558"><net_src comp="432" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="563"><net_src comp="436" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="568"><net_src comp="440" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="573"><net_src comp="444" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="578"><net_src comp="448" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="583"><net_src comp="378" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="589"><net_src comp="378" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="595"><net_src comp="378" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="601"><net_src comp="378" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="607"><net_src comp="378" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="613"><net_src comp="378" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="619"><net_src comp="378" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="625"><net_src comp="378" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="634"><net_src comp="458" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="355" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I_V_data | {23 24 }
	Port: I_V_tlast_V | {23 24 }
 - Input state : 
	Port: I_calc : simConfig_rowsToSimulate_V | {1 }
	Port: I_calc : simConfig_BLOCK_NUMBERS_V | {1 }
	Port: I_calc : F_acc_V_data_0 | {5 }
	Port: I_calc : F_acc_V_data_1 | {5 }
	Port: I_calc : F_acc_V_data_2 | {5 }
	Port: I_calc : F_acc_V_data_3 | {5 }
	Port: I_calc : V_acc_V_data_0 | {5 }
	Port: I_calc : V_acc_V_data_1 | {5 }
	Port: I_calc : V_acc_V_data_2 | {5 }
	Port: I_calc : V_acc_V_data_3 | {5 }
  - Chain level:
	State 1
		F_temp_data_addr : 1
		V_temp_data_addr : 1
		F_temp_data_addr_1 : 1
		V_temp_data_addr_1 : 1
		F_temp_data_addr_2 : 1
		V_temp_data_addr_2 : 1
		F_temp_data_addr_3 : 1
		V_temp_data_addr_3 : 1
	State 2
		RowOfBlocks_V_1_cast : 1
		tmp_i_i : 2
		RowOfBlocks_V : 1
		StgValue_63 : 3
	State 3
	State 4
		i_op_assign_cast : 1
		tmp_35_i_i : 2
		block : 1
		StgValue_90 : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		empty_113 : 1
	State 22
	State 23
		exitcond_i_i : 1
		row : 1
		StgValue_183 : 2
		StgValue_184 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |    grp_getTotalCurrent_fu_363    |    25   |  3.538  |   2236  |   2903  |
|----------|----------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_378            |    2    |    0    |   296   |   438   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |       RowOfBlocks_V_fu_399       |    0    |    0    |    0    |    33   |
|    add   |           block_fu_414           |    0    |    0    |    0    |    33   |
|          |            row_fu_458            |    0    |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          tmp_i_i_fu_394          |    0    |    0    |    0    |    18   |
|   icmp   |         tmp_35_i_i_fu_409        |    0    |    0    |    0    |    18   |
|          |        exitcond_i_i_fu_452       |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          | simConfig_BLOCK_NUMB_read_fu_110 |    0    |    0    |    0    |    0    |
|   read   | simConfig_rowsToSimu_read_fu_116 |    0    |    0    |    0    |    0    |
|          |         empty_read_fu_122        |    0    |    0    |    0    |    0    |
|          |       empty_112_read_fu_134      |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   zext   |    RowOfBlocks_V_1_cast_fu_390   |    0    |    0    |    0    |    0    |
|          |      i_op_assign_cast_fu_405     |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         tmp_data_0_fu_420        |    0    |    0    |    0    |    0    |
|          |         tmp_data_1_fu_424        |    0    |    0    |    0    |    0    |
|          |         tmp_data_2_fu_428        |    0    |    0    |    0    |    0    |
|extractvalue|         tmp_data_3_fu_432        |    0    |    0    |    0    |    0    |
|          |        tmp_data_0_9_fu_436       |    0    |    0    |    0    |    0    |
|          |        tmp_data_1_9_fu_440       |    0    |    0    |    0    |    0    |
|          |        tmp_data_2_9_fu_444       |    0    |    0    |    0    |    0    |
|          |        tmp_data_3_9_fu_448       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    27   |  3.538  |   2532  |   3464  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|F_temp_data|    2   |    0   |    0   |
|V_temp_data|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    4   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  F_temp_data_addr_1_reg_487  |    2   |
|  F_temp_data_addr_2_reg_499  |    2   |
|  F_temp_data_addr_3_reg_511  |    2   |
|   F_temp_data_addr_reg_475   |    2   |
|F_temp_data_i_i_load_1_reg_304|   32   |
|F_temp_data_i_i_load_2_reg_280|   32   |
|F_temp_data_i_i_load_3_reg_256|   32   |
| F_temp_data_i_i_load_reg_328 |   32   |
|    RowOfBlocks_V_2_reg_232   |   26   |
|     RowOfBlocks_V_reg_526    |   26   |
|  V_temp_data_addr_1_reg_493  |    2   |
|  V_temp_data_addr_2_reg_505  |    2   |
|  V_temp_data_addr_3_reg_517  |    2   |
|   V_temp_data_addr_reg_481   |    2   |
|V_temp_data_i_i_load_1_reg_292|   32   |
|V_temp_data_i_i_load_2_reg_268|   32   |
|V_temp_data_i_i_load_3_reg_244|   32   |
| V_temp_data_i_i_load_reg_316 |   32   |
|         block_reg_535        |   26   |
|      i_op_assign_reg_340     |   26   |
|          row_reg_631         |    3   |
| simConfig_BLOCK_NUMB_reg_464 |   27   |
| simConfig_rowsToSimu_reg_469 |   27   |
|      tmp_35_i_i_reg_531      |    1   |
|     tmp_53_1_i_i_reg_592     |   32   |
|     tmp_53_2_i_i_reg_604     |   32   |
|     tmp_53_3_i_i_reg_616     |   32   |
|      tmp_53_i_i_reg_580      |   32   |
|     tmp_54_1_i_i_reg_598     |   32   |
|     tmp_54_2_i_i_reg_610     |   32   |
|     tmp_54_3_i_i_reg_622     |   32   |
|      tmp_54_i_i_reg_586      |   32   |
|     tmp_data_0_9_reg_560     |   32   |
|      tmp_data_0_reg_540      |   32   |
|     tmp_data_1_9_reg_565     |   32   |
|      tmp_data_1_reg_545      |   32   |
|     tmp_data_2_9_reg_570     |   32   |
|      tmp_data_2_reg_550      |   32   |
|     tmp_data_3_9_reg_575     |   32   |
|      tmp_data_3_reg_555      |   32   |
|      val_assign_reg_351      |    3   |
+------------------------------+--------+
|             Total            |   949  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_210       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_210       |  p1  |   3  |  32  |   96   ||    15   |
|        grp_access_fu_210       |  p2  |   4  |   0  |    0   ||    21   |
|        grp_access_fu_210       |  p4  |   3  |   2  |    6   ||    15   |
|        grp_access_fu_216       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_216       |  p1  |   3  |  32  |   96   ||    15   |
|        grp_access_fu_216       |  p2  |   4  |   0  |    0   ||    21   |
|        grp_access_fu_216       |  p4  |   3  |   2  |    6   ||    15   |
|     RowOfBlocks_V_2_reg_232    |  p0  |   2  |  26  |   52   ||    9    |
| V_temp_data_i_i_load_3_reg_244 |  p0  |   2  |  32  |   64   ||    9    |
| F_temp_data_i_i_load_3_reg_256 |  p0  |   2  |  32  |   64   ||    9    |
| V_temp_data_i_i_load_2_reg_268 |  p0  |   2  |  32  |   64   ||    9    |
| F_temp_data_i_i_load_2_reg_280 |  p0  |   2  |  32  |   64   ||    9    |
| V_temp_data_i_i_load_1_reg_292 |  p0  |   2  |  32  |   64   ||    9    |
| F_temp_data_i_i_load_1_reg_304 |  p0  |   2  |  32  |   64   ||    9    |
|  V_temp_data_i_i_load_reg_316  |  p0  |   2  |  32  |   64   ||    9    |
|  F_temp_data_i_i_load_reg_328  |  p0  |   2  |  32  |   64   ||    9    |
|       val_assign_reg_351       |  p0  |   2  |   3  |    6   ||    9    |
|           grp_fu_378           |  p0  |   8  |  32  |   256  ||    41   |
|           grp_fu_378           |  p1  |   8  |  32  |   256  ||    41   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  1302  || 36.3938 ||   316   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   27   |    3   |  2532  |  3464  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   36   |    -   |   316  |
|  Register |    -   |    -   |    -   |   949  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   27   |   39   |  3481  |  3780  |
+-----------+--------+--------+--------+--------+--------+
