# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab2_mk_test
# Compile of counter.sv was successful.
# Compile of counter_testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
# Load canceled
# reading C:/lscc/radiant/2024.2/questasim/win64/../modelsim.ini
# Loading project lab2_mk_test_again
vmap -del work
# Questa Lattice OEM Edition-64 vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap -del work 
# Removing reference to logical library work
# Modifying C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/lab2_mk_test_again.mpf
# can't read "Startup(-L)": no such element in array
# Load canceled
# Compile of counter.sv was successful.
# Compile of counter_testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
# can't read "Startup(-L)": no such element in array
# Load canceled
vsim work.counter_testbench
# vsim work.counter_testbench 
# Start time: 12:31:01 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.counter_testbench(fast)
add wave -position insertpoint sim:/counter_testbench/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mkan  Hostname: HGMZ0R3  ProcessID: 23380
#           Attempting to use alternate WLF file "./wlft52d9i1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft52d9i1
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/counter_testbench/*'.
vsim work.counter work.counter_testbench -voptargs=+acc
# End time: 12:31:46 on Sep 10,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 11
# vsim work.counter work.counter_testbench -voptargs="+acc" 
# Start time: 12:31:46 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.counter(fast)
# Loading work.counter_testbench(fast)
# Loading work.counter(fast__1)
add wave -position insertpoint  \
sim:/counter_testbench/clk \
sim:/counter_testbench/clk_div
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mkan  Hostname: HGMZ0R3  ProcessID: 23380
#           Attempting to use alternate WLF file "./wlfti5i2hr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti5i2hr
add wave -position insertpoint  \
sim:/counter_testbench/dut/N \
sim:/counter_testbench/dut/clk \
sim:/counter_testbench/dut/clk_div \
sim:/counter_testbench/dut/counter
run 150000000
# Error: inputs = 1 outputs = x(0 expected)
# Error: inputs = 1 outputs = x(1 expected)
# tests completed!
# ** Note: $stop    : C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv(22)
#    Time: 131074 ns  Iteration: 0  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv line 22
# Causality operation skipped due to absence of debug database file
# Compile of counter.sv was successful.
# Compile of counter_testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of counter.sv was successful.
# Compile of counter_testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.counter(fast)
# Loading work.counter_testbench(fast)
# Loading work.counter(fast__1)
run 150000
# Error: inputs = 0 outputs = x(0 expected)
# Error: inputs = 0 outputs = 0(1 expected)
# tests completed!
# ** Note: $stop    : C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv(24)
#    Time: 131079 ns  Iteration: 0  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv line 24
add wave -position insertpoint  \
sim:/counter_testbench/reset
# Compile of counter.sv was successful.
# Compile of counter_testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.counter(fast)
# Loading work.counter_testbench(fast)
# Loading work.counter(fast__1)
run 150000
# Error: inputs = 1 outputs = x(0 expected)
# Error: inputs = 1 outputs = 0(1 expected)
# tests completed!
# ** Note: $stop    : C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv(24)
#    Time: 131085 ns  Iteration: 0  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv line 24
# Compile of counter.sv was successful.
# Compile of counter_testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.counter(fast)
# Loading work.counter_testbench(fast)
# Loading work.counter(fast__1)
run 700000
# Error: inputs = 1 outputs = x(0 expected)
# Error: inputs = 1 outputs = 0(1 expected)
# tests completed!
# ** Note: $stop    : C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv(24)
#    Time: 655373 ns  Iteration: 0  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv line 24
# Compile of counter.sv was successful.
# Compile of counter_testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.counter(fast)
# Loading work.counter_testbench(fast)
# Loading work.counter(fast__1)
run 700000
# Error: inputs = 1 outputs = 0(1 expected)
# tests completed!
# ** Note: $stop    : C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv(24)
#    Time: 655373 ns  Iteration: 0  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv line 24
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt4
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.counter(fast)
# Loading work.counter_testbench(fast)
# Loading work.counter(fast__1)
run 700000
# Error: inputs = 1 outputs = 0(1 expected)
# tests completed!
# ** Note: $stop    : C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv(24)
#    Time: 655373 ns  Iteration: 0  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv line 24
# Compile of counter.sv was successful.
# Compile of counter_testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.counter(fast)
# Loading work.counter_testbench(fast)
# Loading work.counter(fast__1)
run 700000
# Error: inputs = 0 outputs = 0(1 expected)
# tests completed!
# ** Note: $stop    : C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv(24)
#    Time: 655377 ns  Iteration: 0  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv line 24
# Compile of counter.sv was successful.
# Compile of counter.sv was successful.
# Compile of counter_testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.counter(fast)
# Loading work.counter_testbench(fast)
# Loading work.counter(fast__1)
run 700000
# Error: inputs = 1 outputs = x(0 expected)
# Error: inputs = 0 outputs = 0(1 expected)
# tests completed!
# ** Note: $stop    : C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv(24)
#    Time: 655377 ns  Iteration: 0  Instance: /counter_testbench
# Break in Module counter_testbench at C:/Users/mkan/Documents/GitHub/e155-lab2/lab2/source/impl_1/counter_testbench.sv line 24
