==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 257 ; free virtual = 9243
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 257 ; free virtual = 9243
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 250 ; free virtual = 9239
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_56_div3' (test.cpp:6854) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:6878) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:6909) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:6911) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6853: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 565.457 ; gain = 192.848 ; free physical = 230 ; free virtual = 9221
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6850) in function 'int_56_div3' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div3' into 'lut_div3_chunk' (test.cpp:1401) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div3' into 'lut_div3_chunk' (test.cpp:1402) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div3' into 'lut_div3_chunk' (test.cpp:1403) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div3' into 'lut_div3_chunk' (test.cpp:1404) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div3' into 'lut_div3_chunk' (test.cpp:1405) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q3_div3' into 'lut_div3_chunk' (test.cpp:1406) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div3' into 'operator_int_56_div3' (test.cpp:6862) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:6878) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:6909) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:6911) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6891:7) in function 'operator_double_div6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:6892:8) to (test.cpp:6910:3) in function 'operator_double_div6'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 693.344 ; gain = 320.734 ; free physical = 180 ; free virtual = 9173
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 693.344 ; gain = 320.734 ; free physical = 182 ; free virtual = 9176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div6/in' to 'operator_double_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.58 seconds; current allocated memory: 282.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 283.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (29.069ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_6_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_i_i_7', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:6878) ('new_mant.V', test.cpp:6909) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 283.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 284.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 285.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div6' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 286.541 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 693.344 ; gain = 320.734 ; free physical = 481 ; free virtual = 9479
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div6.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:09 ; elapsed = 00:16:47 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1795 ; free virtual = 9063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:09 ; elapsed = 00:16:47 . Memory (MB): peak = 629.367 ; gain = 256.758 ; free physical = 1795 ; free virtual = 9063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:10 ; elapsed = 00:16:48 . Memory (MB): peak = 629.441 ; gain = 256.832 ; free physical = 1779 ; free virtual = 9051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_56_div3' (test.cpp:6854) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:6878) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:6909) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:6911) automatically.
WARNING: [SYNCHK 200-23] test.cpp:6853: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:10:10 ; elapsed = 00:16:48 . Memory (MB): peak = 629.457 ; gain = 256.848 ; free physical = 1761 ; free virtual = 9030
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:6850) in function 'int_56_div3' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div3' into 'lut_div3_chunk' (test.cpp:1401) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div3' into 'lut_div3_chunk' (test.cpp:1402) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div3' into 'lut_div3_chunk' (test.cpp:1403) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div3' into 'lut_div3_chunk' (test.cpp:1404) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div3' into 'lut_div3_chunk' (test.cpp:1405) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q3_div3' into 'lut_div3_chunk' (test.cpp:1406) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div3' into 'operator_int_56_div3' (test.cpp:6862) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:6878) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:6909) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:6911) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:6891:7) in function 'operator_double_div6'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:6892:8) to (test.cpp:6910:3) in function 'operator_double_div6'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:11 ; elapsed = 00:16:49 . Memory (MB): peak = 756.609 ; gain = 384.000 ; free physical = 1715 ; free virtual = 8986
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:11 ; elapsed = 00:16:49 . Memory (MB): peak = 756.609 ; gain = 384.000 ; free physical = 1742 ; free virtual = 9013
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div6/in' to 'operator_double_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 275.46 seconds; current allocated memory: 339.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 339.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (29.069ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_6_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_i_i_7', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:6854->test.cpp:6862->test.cpp:6909) to 'lut_div3_chunk' (3.5 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:6878) ('new_mant.V', test.cpp:6909) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 339.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 340.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 341.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div6' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 342.790 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:13 ; elapsed = 00:16:51 . Memory (MB): peak = 756.609 ; gain = 384.000 ; free physical = 1734 ; free virtual = 9017
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:46 ; elapsed = 00:11:48 . Memory (MB): peak = 565.207 ; gain = 192.605 ; free physical = 2158 ; free virtual = 10076
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:46 ; elapsed = 00:11:48 . Memory (MB): peak = 565.207 ; gain = 192.605 ; free physical = 2158 ; free virtual = 10076
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:47 ; elapsed = 00:11:49 . Memory (MB): peak = 565.301 ; gain = 192.699 ; free physical = 2159 ; free virtual = 10079
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_56_div3' (test.cpp:407) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div3' into 'operator_int_56_div3' (test.cpp:414) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:429) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:463) automatically.
WARNING: [SYNCHK 200-23] test.cpp:406: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:47 ; elapsed = 00:11:49 . Memory (MB): peak = 565.301 ; gain = 192.699 ; free physical = 2147 ; free virtual = 10069
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_56_div3' (test.cpp:407) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div3' into 'operator_int_56_div3' (test.cpp:414) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:429) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:463) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:405:6) in function 'operator_double_div6'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:47 ; elapsed = 00:11:50 . Memory (MB): peak = 692.602 ; gain = 320.000 ; free physical = 2111 ; free virtual = 10035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:47 ; elapsed = 00:11:50 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2111 ; free virtual = 10035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div6/in' to 'operator_double_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:454) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 246.63 seconds; current allocated memory: 245.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 245.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div6' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q0' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q1' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q2' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q3' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_shl_56ns_11ns_56_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_lshr_56ns_6ns_56_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 246.703 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:49 ; elapsed = 00:11:51 . Memory (MB): peak = 693.180 ; gain = 320.578 ; free physical = 2104 ; free virtual = 10029
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:08:21 ; elapsed = 00:11:00 . Memory (MB): peak = 565.211 ; gain = 192.605 ; free physical = 2276 ; free virtual = 10052
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:08:21 ; elapsed = 00:11:00 . Memory (MB): peak = 565.211 ; gain = 192.605 ; free physical = 2276 ; free virtual = 10052
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:08:22 ; elapsed = 00:11:01 . Memory (MB): peak = 565.305 ; gain = 192.699 ; free physical = 2274 ; free virtual = 10053
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_56_div3' (test.cpp:407) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div3' into 'operator_int_56_div3' (test.cpp:414) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:429) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:463) automatically.
WARNING: [SYNCHK 200-23] test.cpp:406: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:08:22 ; elapsed = 00:11:01 . Memory (MB): peak = 565.305 ; gain = 192.699 ; free physical = 2265 ; free virtual = 10045
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_56_div3' (test.cpp:407) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div3' into 'operator_int_56_div3' (test.cpp:414) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:429) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:463) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:405:6) in function 'operator_double_div6'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:22 ; elapsed = 00:11:01 . Memory (MB): peak = 692.605 ; gain = 320.000 ; free physical = 2229 ; free virtual = 10011
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:23 ; elapsed = 00:11:02 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2224 ; free virtual = 10007
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div6/in' to 'operator_double_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 222.7 seconds; current allocated memory: 244.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 244.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div6' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q0' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q1' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q2' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q3' to 'operator_double_dg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 245.509 MB.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:24 ; elapsed = 00:11:03 . Memory (MB): peak = 693.184 ; gain = 320.578 ; free physical = 2220 ; free virtual = 10004
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:54 ; elapsed = 00:15:43 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2082 ; free virtual = 9919
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:54 ; elapsed = 00:15:43 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2082 ; free virtual = 9919
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:55 ; elapsed = 00:15:44 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2080 ; free virtual = 9920
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_56_div3' (test.cpp:407) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div3' into 'operator_int_56_div3' (test.cpp:414) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:429) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:463) automatically.
WARNING: [SYNCHK 200-23] test.cpp:406: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:10:55 ; elapsed = 00:15:44 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2066 ; free virtual = 9907
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_56_div3' (test.cpp:407) automatically.
INFO: [XFORM 203-602] Inlining function 'int_56_div3' into 'operator_int_56_div3' (test.cpp:414) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:429) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:463) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:405:6) in function 'operator_double_div6'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:56 ; elapsed = 00:15:44 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2030 ; free virtual = 9873
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:56 ; elapsed = 00:15:44 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 2013 ; free virtual = 9857
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div6/in' to 'operator_double_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:454) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 248.93 seconds; current allocated memory: 277.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 277.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div6' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q0' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q1' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q2' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_q3' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_shl_56ns_11ns_56_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_lshr_56ns_6ns_56_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 278.691 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:57 ; elapsed = 00:15:46 . Memory (MB): peak = 693.211 ; gain = 320.605 ; free physical = 1998 ; free virtual = 9850
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:09:11 ; elapsed = 00:16:27 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2131 ; free virtual = 9714
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:09:11 ; elapsed = 00:16:27 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2131 ; free virtual = 9714
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:09:12 ; elapsed = 00:16:28 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2125 ; free virtual = 9714
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:549) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:578) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:583) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:09:13 ; elapsed = 00:16:28 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2123 ; free virtual = 9712
INFO: [XFORM 203-602] Inlining function 'int_56_div3' into 'operator_int_56_div3' (test.cpp:534) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div6' (test.cpp:549) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_56_div3' into 'operator_double_div6' (test.cpp:578) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div6' (test.cpp:583) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:584:3) in function 'operator_double_div6'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:09:13 ; elapsed = 00:16:28 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2079 ; free virtual = 9670
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:13 ; elapsed = 00:16:28 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2078 ; free virtual = 9668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div6' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div6/in' to 'operator_double_div6/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 255.76 seconds; current allocated memory: 286.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 286.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:574) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 287.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 287.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 288.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div6/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div6' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_lshr_52ns_11ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div6_shl_56ns_11ns_56_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div6'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 289.691 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q3_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:15 ; elapsed = 00:16:30 . Memory (MB): peak = 693.188 ; gain = 320.582 ; free physical = 2081 ; free virtual = 9675
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div6.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div6.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div6.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7'.
INFO: [HLS 200-10] Cleaning up the solution database.
