Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  7 14:10:46 2023
| Host         : Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TESTER_timing_summary_routed.rpt -pb TESTER_timing_summary_routed.pb -rpx TESTER_timing_summary_routed.rpx -warn_on_violation
| Design       : TESTER
| Device       : 7s6-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.820        0.000                      0                  170        0.220        0.000                      0                  170        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.820        0.000                      0                  170        0.220        0.000                      0                  170        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.890ns (18.981%)  route 3.799ns (81.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          1.105     9.863    UART/teller[31]_i_1_n_0
    SLICE_X37Y19         FDRE                                         r  UART/teller_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  UART/teller_reg[10]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X37Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    UART/teller_reg[10]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.890ns (18.981%)  route 3.799ns (81.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          1.105     9.863    UART/teller[31]_i_1_n_0
    SLICE_X37Y19         FDRE                                         r  UART/teller_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  UART/teller_reg[13]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X37Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    UART/teller_reg[13]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.890ns (18.981%)  route 3.799ns (81.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          1.105     9.863    UART/teller[31]_i_1_n_0
    SLICE_X37Y19         FDRE                                         r  UART/teller_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  UART/teller_reg[14]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X37Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    UART/teller_reg[14]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.890ns (18.981%)  route 3.799ns (81.019%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          1.105     9.863    UART/teller[31]_i_1_n_0
    SLICE_X37Y19         FDRE                                         r  UART/teller_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  UART/teller_reg[17]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X37Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    UART/teller_reg[17]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.890ns (19.580%)  route 3.655ns (80.420%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.961     9.719    UART/teller[31]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  UART/teller_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  UART/teller_reg[15]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X38Y19         FDRE (Setup_fdre_C_R)       -0.524    14.588    UART/teller_reg[15]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.890ns (19.580%)  route 3.655ns (80.420%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.961     9.719    UART/teller[31]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  UART/teller_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  UART/teller_reg[16]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X38Y19         FDRE (Setup_fdre_C_R)       -0.524    14.588    UART/teller_reg[16]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.890ns (19.582%)  route 3.655ns (80.418%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.961     9.719    UART/teller[31]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  UART/teller_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  UART/teller_reg[18]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.429    14.683    UART/teller_reg[18]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.890ns (19.582%)  route 3.655ns (80.418%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.961     9.719    UART/teller[31]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  UART/teller_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  UART/teller_reg[19]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.429    14.683    UART/teller_reg[19]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.890ns (19.582%)  route 3.655ns (80.418%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.961     9.719    UART/teller[31]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  UART/teller_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  UART/teller_reg[20]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.429    14.683    UART/teller_reg[20]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.890ns (19.582%)  route 3.655ns (80.418%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.692     5.174    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.692 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           1.165     6.857    UART/teller_reg_n_0_[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.981 r  UART/FSM_onehot_State[4]_i_8/O
                         net (fo=1, routed)           0.574     7.554    UART/FSM_onehot_State[4]_i_8_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.956     8.634    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.758 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.961     9.719    UART/teller[31]_i_1_n_0
    SLICE_X37Y20         FDRE                                         r  UART/teller_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.569    14.872    UART/clk_IBUF_BUFG
    SLICE_X37Y20         FDRE                                         r  UART/teller_reg[21]/C
                         clock pessimism              0.275    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X37Y20         FDRE (Setup_fdre_C_R)       -0.429    14.683    UART/teller_reg[21]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  4.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 UART/FSM_onehot_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.513%)  route 0.168ns (47.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.446    UART/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  UART/FSM_onehot_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART/FSM_onehot_State_reg[2]/Q
                         net (fo=5, routed)           0.168     1.755    UART/FSM_onehot_State_reg_n_0_[2]
    SLICE_X38Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.800 r  UART/teller[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    UART/teller[0]_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.958    UART/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART/teller_reg[0]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120     1.580    UART/teller_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 UART/FSM_onehot_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/FSM_onehot_State_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.776%)  route 0.174ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.447    UART/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  UART/FSM_onehot_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  UART/FSM_onehot_State_reg[1]/Q
                         net (fo=3, routed)           0.174     1.762    UART/FSM_onehot_State_reg_n_0_[1]
    SLICE_X36Y17         FDRE                                         r  UART/FSM_onehot_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.958    UART/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  UART/FSM_onehot_State_reg[2]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.055     1.515    UART/FSM_onehot_State_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.586     1.445    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  Clock_en/teller_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Clock_en/teller_reg[16]/Q
                         net (fo=2, routed)           0.119     1.705    Clock_en/teller[16]
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Clock_en/teller0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.813    Clock_en/data0[16]
    SLICE_X35Y18         FDRE                                         r  Clock_en/teller_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.956    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y18         FDRE                                         r  Clock_en/teller_reg[16]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.105     1.550    Clock_en/teller_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.584     1.443    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  Clock_en/teller_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Clock_en/teller_reg[24]/Q
                         net (fo=2, routed)           0.119     1.703    Clock_en/teller[24]
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Clock_en/teller0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.811    Clock_en/data0[24]
    SLICE_X35Y20         FDRE                                         r  Clock_en/teller_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.852     1.954    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  Clock_en/teller_reg[24]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.105     1.548    Clock_en/teller_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.448    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  Clock_en/teller_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Clock_en/teller_reg[4]/Q
                         net (fo=2, routed)           0.119     1.708    Clock_en/teller[4]
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  Clock_en/teller0_carry/O[3]
                         net (fo=1, routed)           0.000     1.816    Clock_en/data0[4]
    SLICE_X35Y15         FDRE                                         r  Clock_en/teller_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.857     1.959    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  Clock_en/teller_reg[4]/C
                         clock pessimism             -0.511     1.448    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.105     1.553    Clock_en/teller_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.446    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  Clock_en/teller_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Clock_en/teller_reg[12]/Q
                         net (fo=2, routed)           0.119     1.706    Clock_en/teller[12]
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  Clock_en/teller0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.814    Clock_en/data0[12]
    SLICE_X35Y17         FDRE                                         r  Clock_en/teller_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.855     1.957    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  Clock_en/teller_reg[12]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.105     1.551    Clock_en/teller_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.444    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  Clock_en/teller_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Clock_en/teller_reg[20]/Q
                         net (fo=2, routed)           0.119     1.704    Clock_en/teller[20]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Clock_en/teller0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.812    Clock_en/data0[20]
    SLICE_X35Y19         FDRE                                         r  Clock_en/teller_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.955    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  Clock_en/teller_reg[20]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.105     1.549    Clock_en/teller_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.583     1.442    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  Clock_en/teller_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Clock_en/teller_reg[28]/Q
                         net (fo=2, routed)           0.119     1.702    Clock_en/teller[28]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  Clock_en/teller0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.810    Clock_en/data0[28]
    SLICE_X35Y21         FDRE                                         r  Clock_en/teller_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.851     1.953    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  Clock_en/teller_reg[28]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.105     1.547    Clock_en/teller_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.447    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  Clock_en/teller_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Clock_en/teller_reg[8]/Q
                         net (fo=2, routed)           0.119     1.707    Clock_en/teller[8]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Clock_en/teller0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.815    Clock_en/data0[8]
    SLICE_X35Y16         FDRE                                         r  Clock_en/teller_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.958    Clock_en/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  Clock_en/teller_reg[8]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.105     1.552    Clock_en/teller_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.448    Clock_en/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  Clock_en/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.612 f  Clock_en/teller_reg[0]/Q
                         net (fo=3, routed)           0.175     1.787    Clock_en/teller[0]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  Clock_en/teller[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    Clock_en/teller_0[0]
    SLICE_X34Y15         FDRE                                         r  Clock_en/teller_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.857     1.959    Clock_en/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  Clock_en/teller_reg[0]/C
                         clock pessimism             -0.511     1.448    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.120     1.568    Clock_en/teller_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y18   Clock_en/en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y25   Clock_en/en_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y15   Clock_en/teller_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y17   Clock_en/teller_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y17   Clock_en/teller_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y17   Clock_en/teller_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y18   Clock_en/teller_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y18   Clock_en/teller_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y18   Clock_en/teller_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y25   Clock_en/en_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y18   Clock_en/teller_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y18   Clock_en/teller_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y18   Clock_en/teller_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y18   Clock_en/teller_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   Clock_en/teller_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   Clock_en/teller_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   Clock_en/teller_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   Clock_en/teller_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   Clock_en/teller_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   Clock_en/teller_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   Clock_en/teller_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   Clock_en/teller_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   Clock_en/teller_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21   UART/teller_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21   UART/teller_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21   UART/teller_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21   UART/teller_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21   UART/teller_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21   UART/teller_reg[27]/C



