---
info:
  name: MS_QSPI_XIP_CACHE
  description: AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache
    and support for XiP.
  repo: https://github.com/shalan/MS_QSPI_FLASH_CTRL
  owner: Efabless Corp.
  license: APACHE 2.0
  author: Mohamed Shalan
  email: mshalan@aucegypt.edu
  version: v1.0.1
  date: 15-04-2024
  category: digital
  tags:
  - memory
  - flash
  - qspi
  - cache
  bus:
  - AHBL
  type": soft
  status: verified
  cell_count:
    - IP: 534
    - AHBL: 13024 
  width": '0.0'
  height": '0.0'
  technology: n/a
  clock_freq_mhz:
    - IP: 384
    - AHBL: 40  
  digital_supply_voltage: n/a
  analog_supply_voltage: n/a
ports: []
external_interface: 
  - name: sck
    port: sck
    direction: output
    description: spi serial clock 
    width: 1
  - name: ce_n
    port: ce_n
    direction: output
    width: 1
    description: slave select signal 
  - name: din
    port: din
    direction: input
    width: 4
    description: spi data in 
  - name: dout
    port: dout
    direction: output
    width: 4
    description: spi data out 
  - name: douten
    port: douten
    direction: output
    width: 4
    description: spi data out enable 
clock:
  name: clk
reset:
  name: rst_n
  level: 0