<profile>

<section name = "Vitis HLS Report for 'csr_vmul'" level="0">
<item name = "Date">Tue Apr  8 00:00:42 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">csr_vmul</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.209 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 97612819, 0.180 us, 0.976 sec, 19, 97612820, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_csr_vmul_Pipeline_load_vector_fu_1572">csr_vmul_Pipeline_load_vector, 2, 1027, 20.000 ns, 10.270 us, 1, 1025, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_csr_vmul_Pipeline_load_col_indices_fu_1581">csr_vmul_Pipeline_load_col_indices, 2, 1027, 20.000 ns, 10.270 us, 1, 1025, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_csr_vmul_Pipeline_load_row_pointers_fu_1590">csr_vmul_Pipeline_load_row_pointers, 2, 1027, 20.000 ns, 10.270 us, 1, 1025, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_csr_vmul_Pipeline_load_matrix_values_fu_1599">csr_vmul_Pipeline_load_matrix_values, 2, 1027, 20.000 ns, 10.270 us, 1, 1025, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- every_row">0, 97611776, 92 ~ 95324, -, -, 0 ~ 1024, no</column>
<column name=" + unroll_partial">0, 95232, 3 ~ 93, -, -, 0 ~ 1024, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2869, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">10, 5, 4565, 5425, -</column>
<column name="Memory">7, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 2162, -</column>
<column name="Register">-, -, 3540, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">6, 2, 7, 19, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="BUNDLE_A_m_axi_U">BUNDLE_A_m_axi, 2, 0, 671, 657, 0</column>
<column name="BUNDLE_B_m_axi_U">BUNDLE_B_m_axi, 2, 0, 671, 657, 0</column>
<column name="BUNDLE_C_m_axi_U">BUNDLE_C_m_axi, 2, 0, 671, 657, 0</column>
<column name="BUNDLE_D_m_axi_U">BUNDLE_D_m_axi, 2, 0, 671, 657, 0</column>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 380, 680, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 226, 360, 0</column>
<column name="grp_csr_vmul_Pipeline_load_col_indices_fu_1581">csr_vmul_Pipeline_load_col_indices, 0, 0, 49, 100, 0</column>
<column name="grp_csr_vmul_Pipeline_load_matrix_values_fu_1599">csr_vmul_Pipeline_load_matrix_values, 0, 0, 71, 100, 0</column>
<column name="grp_csr_vmul_Pipeline_load_row_pointers_fu_1590">csr_vmul_Pipeline_load_row_pointers, 0, 0, 71, 100, 0</column>
<column name="grp_csr_vmul_Pipeline_load_vector_fu_1572">csr_vmul_Pipeline_load_vector, 0, 0, 71, 100, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U17">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U18">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 665, 646, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_col_indices_U">local_col_indices_RAM_1WNR_AUTO_1R1W, 1, 0, 0, 0, 1024, 10, 1, 10240</column>
<column name="local_row_pointers_U">local_row_pointers_RAM_AUTO_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="local_vector_U">local_vector_RAM_1WNR_AUTO_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="local_matrix_values_U">local_vector_RAM_1WNR_AUTO_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_fu_1703_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln87_1_fu_1941_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln87_2_fu_1964_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln87_3_fu_2199_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln87_fu_1901_p2">+, 0, 0, 40, 33, 5</column>
<column name="add_ln91_10_fu_2123_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln91_11_fu_2138_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln91_12_fu_2153_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln91_13_fu_2168_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln91_14_fu_2183_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln91_1_fu_1988_p2">+, 0, 0, 71, 64, 2</column>
<column name="add_ln91_2_fu_2003_p2">+, 0, 0, 71, 64, 2</column>
<column name="add_ln91_3_fu_2018_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln91_4_fu_2033_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln91_5_fu_2048_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln91_6_fu_2063_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln91_7_fu_2078_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln91_8_fu_2093_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln91_9_fu_2108_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln91_fu_1930_p2">+, 0, 0, 71, 64, 1</column>
<column name="indvars_iv_next20_fu_1859_p2">+, 0, 0, 38, 31, 1</column>
<column name="icmp_ln48_fu_1647_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln56_fu_1675_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln64_fu_1709_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln79_1_fu_1854_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln79_fu_1747_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln87_1_fu_1911_p2">icmp, 0, 0, 40, 33, 33</column>
<column name="icmp_ln87_2_fu_1925_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln87_fu_1878_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln91_10_fu_2129_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_11_fu_2144_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_12_fu_2159_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_13_fu_2174_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_14_fu_2189_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_1_fu_1994_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_2_fu_2009_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_3_fu_2024_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_4_fu_2039_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_5_fu_2054_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_6_fu_2069_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_7_fu_2084_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_8_fu_2099_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_9_fu_2114_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln91_fu_1979_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="empty_36_fu_1695_p3">select, 0, 0, 31, 1, 31</column>
<column name="empty_38_fu_1729_p3">select, 0, 0, 31, 1, 31</column>
<column name="empty_41_fu_1777_p3">select, 0, 0, 31, 1, 31</column>
<column name="empty_fu_1667_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln87_fu_1917_p3">select, 0, 0, 10, 1, 10</column>
<column name="true_sum_fu_2210_p3">select, 0, 0, 32, 1, 32</column>
<column name="xor_ln87_fu_1936_p2">xor, 0, 0, 10, 10, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="BUNDLE_A_0_ARADDR">14, 3, 64, 192</column>
<column name="BUNDLE_A_0_ARLEN">14, 3, 32, 96</column>
<column name="BUNDLE_A_0_ARVALID">14, 3, 1, 3</column>
<column name="BUNDLE_A_0_RREADY">9, 2, 1, 2</column>
<column name="BUNDLE_A_blk_n_AR">9, 2, 1, 2</column>
<column name="BUNDLE_B_0_ARADDR">14, 3, 64, 192</column>
<column name="BUNDLE_B_0_ARLEN">14, 3, 32, 96</column>
<column name="BUNDLE_B_0_ARVALID">14, 3, 1, 3</column>
<column name="BUNDLE_B_0_RREADY">9, 2, 1, 2</column>
<column name="BUNDLE_B_blk_n_AR">9, 2, 1, 2</column>
<column name="BUNDLE_C_0_ARADDR">14, 3, 64, 192</column>
<column name="BUNDLE_C_0_ARLEN">14, 3, 32, 96</column>
<column name="BUNDLE_C_0_ARVALID">14, 3, 1, 3</column>
<column name="BUNDLE_C_0_RREADY">9, 2, 1, 2</column>
<column name="BUNDLE_C_blk_n_AR">9, 2, 1, 2</column>
<column name="BUNDLE_D_0_ARADDR">14, 3, 64, 192</column>
<column name="BUNDLE_D_0_ARLEN">14, 3, 32, 96</column>
<column name="BUNDLE_D_0_ARVALID">14, 3, 1, 3</column>
<column name="BUNDLE_D_0_RREADY">9, 2, 1, 2</column>
<column name="BUNDLE_D_blk_n_AR">9, 2, 1, 2</column>
<column name="ap_NS_fsm">1071, 201, 1, 201</column>
<column name="empty_43_reg_677">9, 2, 32, 64</column>
<column name="empty_44_reg_689">9, 2, 32, 64</column>
<column name="empty_45_reg_701">9, 2, 32, 64</column>
<column name="empty_46_reg_713">9, 2, 32, 64</column>
<column name="empty_47_reg_725">9, 2, 32, 64</column>
<column name="empty_48_reg_737">9, 2, 32, 64</column>
<column name="empty_49_reg_749">9, 2, 32, 64</column>
<column name="empty_50_reg_761">9, 2, 32, 64</column>
<column name="empty_51_reg_773">9, 2, 32, 64</column>
<column name="empty_52_reg_785">9, 2, 32, 64</column>
<column name="empty_53_reg_797">9, 2, 32, 64</column>
<column name="empty_54_reg_809">9, 2, 32, 64</column>
<column name="empty_55_reg_821">9, 2, 32, 64</column>
<column name="empty_56_reg_833">9, 2, 32, 64</column>
<column name="empty_57_reg_845">9, 2, 32, 64</column>
<column name="empty_58_reg_867">9, 2, 32, 64</column>
<column name="empty_59_reg_921">14, 3, 32, 96</column>
<column name="empty_60_reg_974">14, 3, 32, 96</column>
<column name="empty_61_reg_1026">14, 3, 32, 96</column>
<column name="empty_62_reg_1077">14, 3, 32, 96</column>
<column name="empty_63_reg_1127">14, 3, 32, 96</column>
<column name="empty_64_reg_1176">14, 3, 32, 96</column>
<column name="empty_65_reg_1224">14, 3, 32, 96</column>
<column name="empty_66_reg_1271">14, 3, 32, 96</column>
<column name="empty_67_reg_1317">14, 3, 32, 96</column>
<column name="empty_68_reg_1362">14, 3, 32, 96</column>
<column name="empty_69_reg_1406">14, 3, 32, 96</column>
<column name="empty_70_reg_1449">14, 3, 32, 96</column>
<column name="empty_71_reg_1491">14, 3, 32, 96</column>
<column name="empty_72_reg_1532">14, 3, 32, 96</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_1608_p0">20, 4, 32, 128</column>
<column name="grp_fu_1608_p1">81, 17, 32, 544</column>
<column name="i_4_reg_857">9, 2, 64, 128</column>
<column name="local_col_indices_address0">9, 2, 10, 20</column>
<column name="local_col_indices_address0_local">81, 17, 10, 170</column>
<column name="local_col_indices_ce0">9, 2, 1, 2</column>
<column name="local_col_indices_we0">9, 2, 1, 2</column>
<column name="local_matrix_values_address0">9, 2, 10, 20</column>
<column name="local_matrix_values_address0_local">81, 17, 10, 170</column>
<column name="local_matrix_values_ce0">9, 2, 1, 2</column>
<column name="local_matrix_values_we0">9, 2, 1, 2</column>
<column name="local_row_pointers_address0">9, 2, 10, 20</column>
<column name="local_row_pointers_address0_local">14, 3, 10, 30</column>
<column name="local_row_pointers_ce0">9, 2, 1, 2</column>
<column name="local_row_pointers_we0">9, 2, 1, 2</column>
<column name="local_vector_address0">9, 2, 10, 20</column>
<column name="local_vector_address0_local">81, 17, 10, 170</column>
<column name="local_vector_ce0">9, 2, 1, 2</column>
<column name="local_vector_we0">9, 2, 1, 2</column>
<column name="row_fu_192">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln91_10_reg_2801">64, 0, 64, 0</column>
<column name="add_ln91_11_reg_2836">64, 0, 64, 0</column>
<column name="add_ln91_12_reg_2870">64, 0, 64, 0</column>
<column name="add_ln91_13_reg_2903">64, 0, 64, 0</column>
<column name="add_ln91_14_reg_2935">64, 0, 64, 0</column>
<column name="add_ln91_1_reg_2441">64, 0, 64, 0</column>
<column name="add_ln91_2_reg_2485">64, 0, 64, 0</column>
<column name="add_ln91_3_reg_2528">64, 0, 64, 0</column>
<column name="add_ln91_4_reg_2570">64, 0, 64, 0</column>
<column name="add_ln91_5_reg_2611">64, 0, 64, 0</column>
<column name="add_ln91_6_reg_2651">64, 0, 64, 0</column>
<column name="add_ln91_7_reg_2690">64, 0, 64, 0</column>
<column name="add_ln91_8_reg_2728">64, 0, 64, 0</column>
<column name="add_ln91_9_reg_2765">64, 0, 64, 0</column>
<column name="add_ln91_reg_2406">64, 0, 64, 0</column>
<column name="add_reg_2267">32, 0, 32, 0</column>
<column name="ap_CS_fsm">200, 0, 200, 0</column>
<column name="empty_36_reg_2262">31, 0, 31, 0</column>
<column name="empty_38_reg_2278">31, 0, 31, 0</column>
<column name="empty_41_reg_2295">31, 0, 31, 0</column>
<column name="empty_43_reg_677">32, 0, 32, 0</column>
<column name="empty_44_reg_689">32, 0, 32, 0</column>
<column name="empty_45_reg_701">32, 0, 32, 0</column>
<column name="empty_46_reg_713">32, 0, 32, 0</column>
<column name="empty_47_reg_725">32, 0, 32, 0</column>
<column name="empty_48_reg_737">32, 0, 32, 0</column>
<column name="empty_49_reg_749">32, 0, 32, 0</column>
<column name="empty_50_reg_761">32, 0, 32, 0</column>
<column name="empty_51_reg_773">32, 0, 32, 0</column>
<column name="empty_52_reg_785">32, 0, 32, 0</column>
<column name="empty_53_reg_797">32, 0, 32, 0</column>
<column name="empty_54_reg_809">32, 0, 32, 0</column>
<column name="empty_55_reg_821">32, 0, 32, 0</column>
<column name="empty_56_reg_833">32, 0, 32, 0</column>
<column name="empty_57_reg_845">32, 0, 32, 0</column>
<column name="empty_58_reg_867">32, 0, 32, 0</column>
<column name="empty_59_reg_921">32, 0, 32, 0</column>
<column name="empty_60_reg_974">32, 0, 32, 0</column>
<column name="empty_61_reg_1026">32, 0, 32, 0</column>
<column name="empty_62_reg_1077">32, 0, 32, 0</column>
<column name="empty_63_reg_1127">32, 0, 32, 0</column>
<column name="empty_64_reg_1176">32, 0, 32, 0</column>
<column name="empty_65_reg_1224">32, 0, 32, 0</column>
<column name="empty_66_reg_1271">32, 0, 32, 0</column>
<column name="empty_67_reg_1317">32, 0, 32, 0</column>
<column name="empty_68_reg_1362">32, 0, 32, 0</column>
<column name="empty_69_reg_1406">32, 0, 32, 0</column>
<column name="empty_70_reg_1449">32, 0, 32, 0</column>
<column name="empty_71_reg_1491">32, 0, 32, 0</column>
<column name="empty_72_reg_1532">32, 0, 32, 0</column>
<column name="empty_reg_2245">31, 0, 31, 0</column>
<column name="gmem_addr_reg_2289">64, 0, 64, 0</column>
<column name="grp_csr_vmul_Pipeline_load_col_indices_fu_1581_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_csr_vmul_Pipeline_load_matrix_values_fu_1599_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_csr_vmul_Pipeline_load_row_pointers_fu_1590_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_csr_vmul_Pipeline_load_vector_fu_1572_ap_start_reg">1, 0, 1, 0</column>
<column name="i_4_reg_857">64, 0, 64, 0</column>
<column name="i_reg_2350">32, 0, 32, 0</column>
<column name="icmp_ln87_reg_2368">1, 0, 1, 0</column>
<column name="icmp_ln91_14_reg_2941">1, 0, 1, 0</column>
<column name="indvars_iv_next20_reg_2339">31, 0, 31, 0</column>
<column name="matrix_non_zero_count_read_reg_2250">32, 0, 32, 0</column>
<column name="matrix_row_count_read_reg_2229">32, 0, 32, 0</column>
<column name="mul_le_reg_2981">32, 0, 32, 0</column>
<column name="partial_sums_10_reg_2843">32, 0, 32, 0</column>
<column name="partial_sums_11_reg_2877">32, 0, 32, 0</column>
<column name="partial_sums_12_reg_2910">32, 0, 32, 0</column>
<column name="partial_sums_13_reg_2945">32, 0, 32, 0</column>
<column name="partial_sums_1_reg_2492">32, 0, 32, 0</column>
<column name="partial_sums_2_reg_2535">32, 0, 32, 0</column>
<column name="partial_sums_3_reg_2577">32, 0, 32, 0</column>
<column name="partial_sums_4_reg_2618">32, 0, 32, 0</column>
<column name="partial_sums_5_reg_2658">32, 0, 32, 0</column>
<column name="partial_sums_6_reg_2697">32, 0, 32, 0</column>
<column name="partial_sums_7_reg_2735">32, 0, 32, 0</column>
<column name="partial_sums_8_reg_2772">32, 0, 32, 0</column>
<column name="partial_sums_9_reg_2808">32, 0, 32, 0</column>
<column name="partial_sums_reg_2448">32, 0, 32, 0</column>
<column name="reg_1632">32, 0, 32, 0</column>
<column name="reg_1637">32, 0, 32, 0</column>
<column name="reg_1642">32, 0, 32, 0</column>
<column name="row_fu_192">31, 0, 31, 0</column>
<column name="select_ln87_reg_2398">10, 0, 10, 0</column>
<column name="sext_ln87_reg_2373">64, 0, 64, 0</column>
<column name="true_sum_reg_2986">32, 0, 32, 0</column>
<column name="trunc_ln1_reg_2256">62, 0, 62, 0</column>
<column name="trunc_ln3_reg_2272">62, 0, 62, 0</column>
<column name="trunc_ln4_reg_2283">62, 0, 62, 0</column>
<column name="trunc_ln87_1_reg_2362">10, 0, 10, 0</column>
<column name="trunc_ln_reg_2239">62, 0, 62, 0</column>
<column name="vector_count_read_reg_2234">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 7, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 7, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, csr_vmul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, csr_vmul, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, csr_vmul, return value</column>
<column name="m_axi_BUNDLE_A_AWVALID">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWREADY">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWADDR">out, 64, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWID">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWLEN">out, 8, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWSIZE">out, 3, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWBURST">out, 2, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWLOCK">out, 2, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWCACHE">out, 4, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWPROT">out, 3, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWQOS">out, 4, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWREGION">out, 4, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_AWUSER">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_WVALID">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_WREADY">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_WDATA">out, 32, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_WSTRB">out, 4, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_WLAST">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_WID">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_WUSER">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARVALID">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARREADY">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARADDR">out, 64, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARID">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARLEN">out, 8, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARSIZE">out, 3, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARBURST">out, 2, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARLOCK">out, 2, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARCACHE">out, 4, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARPROT">out, 3, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARQOS">out, 4, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARREGION">out, 4, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_ARUSER">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_RVALID">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_RREADY">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_RDATA">in, 32, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_RLAST">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_RID">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_RUSER">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_RRESP">in, 2, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_BVALID">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_BREADY">out, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_BRESP">in, 2, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_BID">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_A_BUSER">in, 1, m_axi, BUNDLE_A, pointer</column>
<column name="m_axi_BUNDLE_B_AWVALID">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWREADY">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWADDR">out, 64, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWID">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWLEN">out, 8, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWSIZE">out, 3, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWBURST">out, 2, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWLOCK">out, 2, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWCACHE">out, 4, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWPROT">out, 3, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWQOS">out, 4, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWREGION">out, 4, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_AWUSER">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_WVALID">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_WREADY">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_WDATA">out, 32, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_WSTRB">out, 4, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_WLAST">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_WID">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_WUSER">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARVALID">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARREADY">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARADDR">out, 64, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARID">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARLEN">out, 8, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARSIZE">out, 3, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARBURST">out, 2, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARLOCK">out, 2, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARCACHE">out, 4, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARPROT">out, 3, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARQOS">out, 4, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARREGION">out, 4, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_ARUSER">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_RVALID">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_RREADY">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_RDATA">in, 32, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_RLAST">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_RID">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_RUSER">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_RRESP">in, 2, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_BVALID">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_BREADY">out, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_BRESP">in, 2, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_BID">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_B_BUSER">in, 1, m_axi, BUNDLE_B, pointer</column>
<column name="m_axi_BUNDLE_C_AWVALID">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWREADY">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWADDR">out, 64, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWID">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWLEN">out, 8, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWSIZE">out, 3, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWBURST">out, 2, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWLOCK">out, 2, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWCACHE">out, 4, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWPROT">out, 3, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWQOS">out, 4, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWREGION">out, 4, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_AWUSER">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_WVALID">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_WREADY">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_WDATA">out, 32, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_WSTRB">out, 4, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_WLAST">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_WID">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_WUSER">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARVALID">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARREADY">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARADDR">out, 64, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARID">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARLEN">out, 8, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARSIZE">out, 3, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARBURST">out, 2, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARLOCK">out, 2, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARCACHE">out, 4, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARPROT">out, 3, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARQOS">out, 4, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARREGION">out, 4, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_ARUSER">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_RVALID">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_RREADY">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_RDATA">in, 32, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_RLAST">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_RID">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_RUSER">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_RRESP">in, 2, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_BVALID">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_BREADY">out, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_BRESP">in, 2, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_BID">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_C_BUSER">in, 1, m_axi, BUNDLE_C, pointer</column>
<column name="m_axi_BUNDLE_D_AWVALID">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWREADY">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWADDR">out, 64, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWID">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWLEN">out, 8, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWSIZE">out, 3, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWBURST">out, 2, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWLOCK">out, 2, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWCACHE">out, 4, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWPROT">out, 3, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWQOS">out, 4, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWREGION">out, 4, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_AWUSER">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_WVALID">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_WREADY">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_WDATA">out, 32, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_WSTRB">out, 4, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_WLAST">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_WID">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_WUSER">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARVALID">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARREADY">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARADDR">out, 64, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARID">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARLEN">out, 8, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARSIZE">out, 3, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARBURST">out, 2, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARLOCK">out, 2, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARCACHE">out, 4, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARPROT">out, 3, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARQOS">out, 4, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARREGION">out, 4, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_ARUSER">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_RVALID">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_RREADY">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_RDATA">in, 32, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_RLAST">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_RID">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_RUSER">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_RRESP">in, 2, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_BVALID">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_BREADY">out, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_BRESP">in, 2, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_BID">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_BUNDLE_D_BUSER">in, 1, m_axi, BUNDLE_D, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
