Analysis & Synthesis report for lab7_top
Wed Dec 01 21:49:32 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Dec 01 21:49:32 2021           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; lab7_top                                    ;
; Top-level Entity Name       ; lab7_top                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab7_top           ; lab7_top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 01 21:49:25 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/shifter.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v Line: 1
    Info (12023): Found entity 2: Dec File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v Line: 51
    Info (12023): Found entity 3: flip File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v Line: 62
Info (12021): Found 4 design units, including 4 entities, in source file lab7_top.v
    Info (12023): Found entity 1: lab7_top File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 1
    Info (12023): Found entity 2: RAM File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 77
    Info (12023): Found entity 3: sseg File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 102
    Info (12023): Found entity 4: EqComp File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 174
Warning (12090): Entity "mux" obtained from "datapath.v" instead of from Quartus Prime megafunction library File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v Line: 37
Info (12021): Found 3 design units, including 3 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v Line: 1
    Info (12023): Found entity 2: mux File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v Line: 37
    Info (12023): Found entity 3: vDFFE File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v Line: 53
Info (12021): Found 4 design units, including 4 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 1
    Info (12023): Found entity 2: state_machine File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 62
    Info (12023): Found entity 3: instruction_decode File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 254
    Info (12023): Found entity 4: vDFF_states File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 337
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/alu.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at lab7_top.v(45): created implicit net for "clk" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 45
Info (12127): Elaborating entity "lab7_top" for the top level hierarchy
Warning (10034): Output port "LEDR[7..0]" at lab7_top.v(4) has no driver File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 4
Info (12128): Elaborating entity "EqComp" for hierarchy "EqComp:MSEL" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 21
Info (12128): Elaborating entity "EqComp" for hierarchy "EqComp:MREAD" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 22
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:CPU" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 43
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU|vDFFE:Instruction_Register" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 44
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU|vDFFE:Program_Counter" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 45
Info (12128): Elaborating entity "instruction_decode" for hierarchy "cpu:CPU|instruction_decode:Decoder" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 48
Info (10264): Verilog HDL Case Statement information at cpu.v(303): all case item expressions in this case statement are onehot File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 303
Info (10264): Verilog HDL Case Statement information at cpu.v(322): all case item expressions in this case statement are onehot File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 322
Warning (10240): Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable "op", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Warning (10240): Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable "ALUop", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Warning (10240): Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable "Rn", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Warning (10240): Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable "im8", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Warning (10240): Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable "Rd", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Warning (10240): Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable "shift", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Warning (10240): Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable "Rm", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Warning (10240): Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable "readnum", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Warning (10240): Verilog HDL Always Construct warning at cpu.v(267): inferring latch(es) for variable "writenum", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "writenum[0]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "writenum[1]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "writenum[2]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "readnum[0]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "readnum[1]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "readnum[2]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "shift[0]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "shift[1]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "Rn[0]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "Rn[1]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "Rn[2]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "ALUop[0]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "ALUop[1]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "op[0]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (10041): Inferred latch for "op[1]" at cpu.v(267) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 267
Info (12128): Elaborating entity "state_machine" for hierarchy "cpu:CPU|state_machine:Moore" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 49
Warning (10230): Verilog HDL assignment warning at cpu.v(192): truncated value with size 7 to match size of target (6) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 192
Warning (10230): Verilog HDL assignment warning at cpu.v(203): truncated value with size 7 to match size of target (6) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 203
Warning (10240): Verilog HDL Always Construct warning at cpu.v(98): inferring latch(es) for variable "control", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at cpu.v(98): inferring latch(es) for variable "w", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at cpu.v(98): inferring latch(es) for variable "load_addr", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Warning (10240): Verilog HDL Always Construct warning at cpu.v(98): inferring latch(es) for variable "nsel", which holds its previous value in one or more paths through the always construct File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "nsel[0]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "nsel[1]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "nsel[2]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "load_addr" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "w" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[0]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[1]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[2]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[3]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[4]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[5]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[6]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[7]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[8]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[9]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[10]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[11]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[12]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[13]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (10041): Inferred latch for "control[14]" at cpu.v(98) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 98
Info (12128): Elaborating entity "vDFF_states" for hierarchy "cpu:CPU|state_machine:Moore|vDFF_states:Moore" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 95
Info (12128): Elaborating entity "datapath" for hierarchy "cpu:CPU|datapath:DP" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/cpu.v Line: 50
Info (12128): Elaborating entity "mux" for hierarchy "cpu:CPU|datapath:DP|mux:SelectData" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v Line: 21
Info (12128): Elaborating entity "vDFFE" for hierarchy "cpu:CPU|datapath:DP|vDFFE:LoadS" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v Line: 26
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:CPU|datapath:DP|regfile:REGFILE" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v Line: 28
Info (10264): Verilog HDL Case Statement information at regfile.v(25): all case item expressions in this case statement are onehot File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v Line: 25
Info (12128): Elaborating entity "flip" for hierarchy "cpu:CPU|datapath:DP|regfile:REGFILE|flip:r0" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v Line: 12
Info (12128): Elaborating entity "Dec" for hierarchy "cpu:CPU|datapath:DP|regfile:REGFILE|Dec:Write" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v Line: 21
Warning (10230): Verilog HDL assignment warning at regfile.v(58): truncated value with size 32 to match size of target (8) File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/regfile.v Line: 58
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:CPU|datapath:DP|ALU:alu" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v Line: 29
Info (12128): Elaborating entity "shifter" for hierarchy "cpu:CPU|datapath:DP|shifter:Shift" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/datapath.v Line: 30
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:MEM" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 45
Warning (10850): Verilog HDL warning at lab7_top.v(91): number of words (256) in memory file does not match the number of elements in the address range [0:15] File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 91
Error (10851): Verilog HDL error at lab7_top.v(91): address 16 in memory file must be within range [0:15] File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 91
Error (12152): Can't elaborate user hierarchy "RAM:MEM" File: C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/lab7_top.v Line: 45
Info (144001): Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/output_files/lab7_top.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 21 warnings
    Error: Peak virtual memory: 4772 megabytes
    Error: Processing ended: Wed Dec 01 21:49:32 2021
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/weiya/OneDrive/Desktop/CPEN_Verilog/lab7/output_files/lab7_top.map.smsg.


