<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="eight_bit_comparator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="eight_bit_comparator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="eight_bit_comparator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="eight_bit_comparator.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_comparator.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="eight_bit_comparator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="eight_bit_comparator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="eight_bit_comparator.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_comparator_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_comparator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="half_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="half_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="half_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="half_adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="half_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="half_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="half_adder.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="half_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="module_m_counter_with_asynchronous_reset_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="module_m_counter_with_asynchronous_reset_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="modulo_m_counter_with_asynchronous_reset.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="modulo_m_counter_with_asynchronous_reset.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="modulo_m_counter_with_asynchronous_reset.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="modulo_m_counter_with_asynchronous_reset.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="modulo_m_counter_with_asynchronous_reset.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_m_counter_with_asynchronous_reset.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="modulo_m_counter_with_asynchronous_reset.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="modulo_m_counter_with_asynchronous_reset.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="modulo_m_counter_with_asynchronous_reset.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="modulo_m_counter_with_asynchronous_reset.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_m_counter_with_asynchronous_reset.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="modulo_m_counter_with_asynchronous_reset.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="modulo_m_counter_with_asynchronous_reset.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="modulo_m_counter_with_asynchronous_reset.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="modulo_m_counter_with_asynchronous_reset_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_m_counter_with_asynchronous_reset_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="modulo_m_counter_with_asynchronous_reset_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_m_counter_with_asynchronous_reset_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="modulo_m_counter_with_asynchronous_reset_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="modulo_m_counter_with_asynchronous_reset_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_m_counter_with_asynchronous_reset_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="modulo_m_counter_with_asynchronous_reset_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_m_counter_with_asynchronous_reset_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_m_counter_with_asynchronous_reset_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="modulo_m_counter_with_synchronous_reset.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="modulo_m_counter_with_synchronous_reset.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="modulo_m_counter_with_synchronous_reset.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="modulo_m_counter_with_synchronous_reset.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="modulo_m_counter_with_synchronous_reset.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_m_counter_with_synchronous_reset.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="modulo_m_counter_with_synchronous_reset.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="modulo_m_counter_with_synchronous_reset.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="modulo_m_counter_with_synchronous_reset.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="modulo_m_counter_with_synchronous_reset.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="modulo_m_counter_with_synchronous_reset.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_m_counter_with_synchronous_reset.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="modulo_m_counter_with_synchronous_reset.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="modulo_m_counter_with_synchronous_reset.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="modulo_m_counter_with_synchronous_reset.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="modulo_m_counter_with_synchronous_reset.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="modulo_m_counter_with_synchronous_reset.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="modulo_m_counter_with_synchronous_reset_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_m_counter_with_synchronous_reset_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="modulo_m_counter_with_synchronous_reset_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo_m_counter_with_synchronous_reset_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="modulo_m_counter_with_synchronous_reset_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_m_counter_with_synchronous_reset_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_m_counter_with_synchronous_reset_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_m_counter_with_synchronous_reset_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="modulo_m_counter_with_synchronous_reset_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="modulo_m_counter_with_synchronous_reset_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="modulo_m_counter_with_synchronous_reset_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo_m_counter_with_synchronous_reset_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo_m_counter_with_synchronous_reset_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="n_bit_incrementer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="n_bit_incrementer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="n_bit_incrementer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="n_bit_incrementer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_incrementer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="n_bit_incrementer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="n_bit_incrementer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="n_bit_incrementer.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_incrementer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="n_bit_incrementer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="n_bit_register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="n_bit_register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="n_bit_register.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="n_bit_register.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_register.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="n_bit_register.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="n_bit_register.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="n_bit_register.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_register_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="n_bit_register_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="n_bit_synchronous_counter_with_enable.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="n_bit_synchronous_counter_with_enable.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="n_bit_synchronous_counter_with_enable.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="n_bit_synchronous_counter_with_enable.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_synchronous_counter_with_enable.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="n_bit_synchronous_counter_with_enable.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="n_bit_synchronous_counter_with_enable.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="n_bit_synchronous_counter_with_enable.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_synchronous_counter_with_enable_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="n_bit_synchronous_counter_with_enable_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="n_bit_synchronous_counter_with_parallel_load.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="n_bit_synchronous_counter_with_parallel_load.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="n_bit_synchronous_counter_with_parallel_load.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="n_bit_synchronous_counter_with_parallel_load.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_synchronous_counter_with_parallel_load.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="n_bit_synchronous_counter_with_parallel_load.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="n_bit_synchronous_counter_with_parallel_load.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="n_bit_synchronous_counter_with_parallel_load.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_synchronous_counter_with_parallel_load_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="n_bit_synchronous_counter_with_parallel_load_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="n_bit_two_input_mux.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="n_bit_two_input_mux.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="n_bit_two_input_mux.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="n_bit_two_input_mux.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_two_input_mux.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="n_bit_two_input_mux.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="n_bit_two_input_mux.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="n_bit_two_input_mux.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="n_bit_two_input_mux_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="n_bit_two_input_mux_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="or_gate.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="or_gate.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="or_gate.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="or_gate.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="or_gate.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="or_gate.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="or_gate.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="or_gate.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="or_gate_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="or_gate_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1447781472" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1447781471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447864241" xil_pn:in_ck="2612647391307558976" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1447864241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="eight_bit_comparator.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="module_m_counter_with_asynchronous_reset_test_bench.vhd"/>
      <outfile xil_pn:name="modulo_m_counter_with_asynchronous_reset.vhd"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.vhd"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench.vhd"/>
      <outfile xil_pn:name="n_bit_incrementer.vhd"/>
      <outfile xil_pn:name="n_bit_register.vhd"/>
      <outfile xil_pn:name="n_bit_synchronous_counter_with_enable.vhd"/>
      <outfile xil_pn:name="n_bit_synchronous_counter_with_parallel_load.vhd"/>
      <outfile xil_pn:name="n_bit_two_input_mux.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="xor_gate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447864518" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5221293998580215126" xil_pn:start_ts="1447864518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447864518" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9024001678558590168" xil_pn:start_ts="1447864518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447860777" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3845750408814176226" xil_pn:start_ts="1447860777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1447864244" xil_pn:in_ck="2612647391307558976" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1447864244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="and_gate.vhd"/>
      <outfile xil_pn:name="eight_bit_comparator.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="module_m_counter_with_asynchronous_reset_test_bench.vhd"/>
      <outfile xil_pn:name="modulo_m_counter_with_asynchronous_reset.vhd"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.vhd"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench.vhd"/>
      <outfile xil_pn:name="n_bit_incrementer.vhd"/>
      <outfile xil_pn:name="n_bit_register.vhd"/>
      <outfile xil_pn:name="n_bit_synchronous_counter_with_enable.vhd"/>
      <outfile xil_pn:name="n_bit_synchronous_counter_with_parallel_load.vhd"/>
      <outfile xil_pn:name="n_bit_two_input_mux.vhd"/>
      <outfile xil_pn:name="or_gate.vhd"/>
      <outfile xil_pn:name="two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="xor_gate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447864522" xil_pn:in_ck="2612647391307558976" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3372316851568214066" xil_pn:start_ts="1447864518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench_beh.prj"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1447864523" xil_pn:in_ck="5472073247705740088" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7835753865911565093" xil_pn:start_ts="1447864522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1447879160" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1447879160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447879160" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3069817683206188249" xil_pn:start_ts="1447879160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447879160" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3845750408814176226" xil_pn:start_ts="1447879160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447879160" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1447879160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447879160" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2353830976135513947" xil_pn:start_ts="1447879160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447879160" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297157603645" xil_pn:start_ts="1447879160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447879160" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1844084436636585260" xil_pn:start_ts="1447879160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447879167" xil_pn:in_ck="2815782079585671849" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8692876670883103839" xil_pn:start_ts="1447879160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comparator.ngr"/>
      <outfile xil_pn:name="half_adder.ngr"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.lso"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.ngc"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.ngr"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.prj"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.stx"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.syr"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.xst"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench_beh.prj"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_test_bench_stx_beh.prj"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_vhdl.prj"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_xst.xrpt"/>
      <outfile xil_pn:name="n_bit_incrementer.ngr"/>
      <outfile xil_pn:name="n_bit_register.ngr"/>
      <outfile xil_pn:name="n_bit_synchronous_counter_with_parallel_load.ngr"/>
      <outfile xil_pn:name="n_bit_two_input_mux.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1447879167" xil_pn:in_ck="7905772149055068197" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5637675093168179514" xil_pn:start_ts="1447879167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447879173" xil_pn:in_ck="4862574900301655932" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8743583481799517423" xil_pn:start_ts="1447879167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.bld"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.ngd"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1447879178" xil_pn:in_ck="-1860361216156244168" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5412401256540186144" xil_pn:start_ts="1447879173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.pcf"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_map.map"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_map.mrp"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_map.ncd"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_map.ngm"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_map.xrpt"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_summary.xml"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1447879192" xil_pn:in_ck="143148645566318410" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1447879178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.ncd"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.pad"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.par"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.ptwx"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.unroutes"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.xpi"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_pad.csv"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_pad.txt"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1447879207" xil_pn:in_ck="-1240694895230296725" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1447879192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.bgn"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.bit"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.drc"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1447879192" xil_pn:in_ck="7515612113490276144" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1447879188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.twr"/>
      <outfile xil_pn:name="modulo_m_counter_with_synchronous_reset.twx"/>
    </transform>
  </transforms>

</generated_project>
