== Arithmetic and Logical

The following arithmetic and logical operations are supported:

#table(
  columns: 5,
  table.header(
    [Syntax],
    [Opcode],
    [Rd],
    [Rn],
    [Rm],
  ),
  [ADD Rd, Rn, Rm],
  [000001],
  [5 bits],
  [5 bits],
  [5 bits],
  [SUB Rd, Rn, Rm],
  [000011],
  [5 bits],
  [5 bits],
  [5 bits],
  [MUL Rd, Rn, Rm],
  [000101],
  [5 bits],
  [5 bits],
  [5 bits],
  [DIV Rd, Rn, Rm],
  [000111],
  [5 bits],
  [5 bits],
  [5 bits],
  [AND Rd, Rn, Rm],
  [001001],
  [5 bits],
  [5 bits],
  [5 bits],
  [ORR Rd, Rn, Rm],
  [001011],
  [5 bits],
  [5 bits],
  [5 bits],
  [XOR Rd, Rn, Rm],
  [001101],
  [5 bits],
  [5 bits],
  [5 bits],
  [LSL Rd, Rn, Rm],
  [001111],
  [5 bits],
  [5 bits],
  [5 bits],
  [LSR Rd, Rn, Rm],
  [010001],
  [5 bits],
  [5 bits],
  [5 bits],
  [ASR Rd, Rn, Rm],
  [010011],
  [5 bits],
  [5 bits],
  [5 bits],
)

#table(
  columns: 4,
  table.header(
    [Syntax],
    [Opcode],
    [Rd],
    [Unused],
  ),
  [NEG Rd],
  [010101],
  [5 bits],
  [21 bits],
)

#table(
  columns: 5,
  table.header(
    [Syntax],
    [Opcode],
    [Rd],
    [Rn],
    [Unused],
  ),
  [MOV Rd, Rn],
  [111111],
  [5 bits],
  [5 bits],
  [16 bits],
)

#table(
  columns: 4,
  table.header(
    [Syntax],
    [Opcode],
    [Rd],
    [Imm],
  ),
  [MOV Rd, Imm],
  [111111],
  [5 bits],
  [21 bits],
)

