INTSTYLE=ise
INFILE=E:\Python-FPGA-Git-JAVA\FPGA\cbit1\top.ncd
OUTFILE=E:\Python-FPGA-Git-JAVA\FPGA\cbit1\top.bit
FAMILY=Spartan6
PART=xc6slx9-2tqg144
WORKINGDIR=E:\Python-FPGA-Git-JAVA\FPGA\cbit1
LICENSE=WebPack
USER_INFO=__0_0_0
