[{"DBLP title": "TPG for Crosstalk Faults between On-Chip Aggressor and Victim Using Genetic Algorithms.", "DBLP authors": ["Kishore K. Duganapalli", "Ajoy Kumar Palit", "Walter Anheier"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.34", "OA papers": [{"PaperId": "https://openalex.org/W1517702275", "PaperTitle": "TPG for Crosstalk Faults between On-Chip Aggressor and Victim Using Genetic Algorithms", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["K.K. Duganapalli", "A.K. Palit", "W. Anheier"]}]}, {"DBLP title": "LFSR Reseeding Based Test Compression Respecting Different Controllability of Decompressor Outputs.", "DBLP authors": ["Ondrej Nov\u00e1k", "Jiri Jen\u00edcek", "Martin Rozkovec"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.28", "OA papers": [{"PaperId": "https://openalex.org/W1596731278", "PaperTitle": "LFSR Reseeding Based Test Compression Respecting Different Controllability of Decompressor Outputs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Liberec": 3.0}, "Authors": ["Ond\u0159ej Nov\u00e1k", "Jiri Jenicek", "Martin Rozkovec"]}]}, {"DBLP title": "Compiler-Centred Microprocessor Design (CoMet) - From C-Code to a VHDL Model of an ASIP.", "DBLP authors": ["Roberto Urban", "Mario Sch\u00f6lzel", "Heinrich Theodor Vierhaus", "Enrico Altmann", "Horst Seelig"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.15", "OA papers": [{"PaperId": "https://openalex.org/W1582800165", "PaperTitle": "Compiler-Centred Microprocessor Design (CoMet) - From C-Code to a VHDL Model of an ASIP", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.0, "Innovations for High Performance Microelectronics": 1.0, "GED Electron. Design GmbH, Frankfurt, Germany": 2.0}, "Authors": ["Roberto Urban", "Mario Scholzel", "Heinrich Theodor Vierhaus", "Enrico Altmann", "Horst Seelig"]}]}, {"DBLP title": "Low-Area and High-Speed Approximate Matrix-Vector Multiplier.", "DBLP authors": ["I-Che Chen", "John P. Hayes"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.35", "OA papers": [{"PaperId": "https://openalex.org/W1534754314", "PaperTitle": "Low-Area and High-Speed Approximate Matrix-Vector Multiplier", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["I-Che Chen", "John P. Hayes"]}]}, {"DBLP title": "A Design for the 178-MHz WXGA 30-fps Optical Flow Processor Based on the HOE Algorithm.", "DBLP authors": ["Tetsuya Matsumura", "Aoi Kurokawa", "Kousuke Imamura", "Yoshio Matsuda"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.36", "OA papers": [{"PaperId": "https://openalex.org/W1502956333", "PaperTitle": "A Design for the 178-MHz WXGA 30-fps Optical Flow Processor Based on the HOE Algorithm", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nihon University": 1.0, "Kanazawa University": 3.0}, "Authors": ["Tetsuya Matsumura", "Aoi Kurokawa", "Koreyoshi Imamura", "Yoshio Matsuda"]}]}, {"DBLP title": "A Design of Ring Oscillator Based PUF on FPGA.", "DBLP authors": ["Filip Kod\u00fdtek", "R\u00f3bert L\u00f3rencz"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.21", "OA papers": [{"PaperId": "https://openalex.org/W1602417809", "PaperTitle": "A Design of Ring Oscillator Based PUF on FPGA", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Czech Technical University in Prague": 1.0, "Department of Computer Systems, Czech Technical University, Prague": 1.0}, "Authors": ["Filip Kodytek", "R\u00f3bert L\u00f3rencz"]}]}, {"DBLP title": "Design-for-Diagnosis Architecture for Power Switches.", "DBLP authors": ["Miroslav Valka", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel", "P. Debaud", "S. Guilhot"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.18", "OA papers": [{"PaperId": "https://openalex.org/W1548901184", "PaperTitle": "Design-for-Diagnosis Architecture for Power Switches", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0, "Laboratoire des Technologies de la Micro\u00e9lectronique": 2.0}, "Authors": ["Miroslav Valka", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Arnaud Virazel", "Philippe Debaud", "St\u00e9phane Guilhot"]}]}, {"DBLP title": "A Novel Compact Dual-Band Bandpass Waveguide Filter.", "DBLP authors": ["Sneana Stefanovski", "Milka M. Potrebic", "Dejan Toic", "Zoran Stamenkovic"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.37", "OA papers": [{"PaperId": "https://openalex.org/W1507604664", "PaperTitle": "A Novel Compact Dual-Band Bandpass Waveguide Filter", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Belgrade": 4.0}, "Authors": ["Sneana Stefanovski", "Milka M. Potrebic", "Dejan Toic", "Zoran Stamenkovic"]}]}, {"DBLP title": "Fully Differential Difference Amplifier for Low-Noise Applications.", "DBLP authors": ["Daniel Arbet", "Gabriel Nagy", "Martin Kov\u00e1c", "Viera Stopjakov\u00e1"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.38", "OA papers": [{"PaperId": "https://openalex.org/W1605462079", "PaperTitle": "Fully Differential Difference Amplifier for Low-Noise Applications", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["Daniel Arbet", "Gabriel Nagy", "Martin Kovac", "Viera Stopjakova"]}]}, {"DBLP title": "A Low Ripple Current Mode Voltage Doubler.", "DBLP authors": ["Andrzej Grodzicki", "Witold A. Pleskacz"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.26", "OA papers": [{"PaperId": "https://openalex.org/W1595188061", "PaperTitle": "A Low Ripple Current Mode Voltage Doubler", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Warsaw University of Technology": 2.0}, "Authors": ["Andrzej Grodzicki", "Witold A. Pleskacz"]}]}, {"DBLP title": "SystemC-Based Loose Models for Simulation Speed-Up by Abstraction of RTL IP Cores.", "DBLP authors": ["Syed Saif Abrar", "Maksim Jenihhin", "Jaan Raik"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.39", "OA papers": [{"PaperId": "https://openalex.org/W1486803855", "PaperTitle": "SystemC-Based Loose Models for Simulation Speed-Up by Abstraction of RTL IP Cores", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM (India)": 1.0, "Tallinn University of Technology": 2.0}, "Authors": ["Syed Saif Abrar", "Maksim Jenihhin", "Jaan Raik"]}]}, {"DBLP title": "NoCDepend: A Flexible and Scalable Dependability Technique for 3D Networks-on-Chip.", "DBLP authors": ["Thomas Hollstein", "Siavoosh Payandeh Azad", "Thilo Kogge", "Haoyuan Ying", "Klaus Hofmann"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.30", "OA papers": [{"PaperId": "https://openalex.org/W1525486328", "PaperTitle": "NoCDepend: A Flexible and Scalable Dependability Technique for 3D Networks-on-Chip", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tallinn University of Technology": 3.0, "Technical University of Darmstadt": 2.0}, "Authors": ["Thomas Hollstein", "Siavoosh Payandeh Azad", "Thilo Kogge", "Haoyuan Ying", "Klaus Hofmann"]}]}, {"DBLP title": "A Synchronous Mirror Delay with Duty-Cycle Tunable Technology.", "DBLP authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Yian-An Lin", "Hong-Yi Huang"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.29", "OA papers": [{"PaperId": "https://openalex.org/W1497377140", "PaperTitle": "A Synchronous Mirror Delay with Duty-Cycle Tunable Technology", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 3.0, "National Taipei University": 1.0}, "Authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Yian-An Lin", "Hong-Yi Huang"]}]}, {"DBLP title": "Design of In AlN/GaN Heterostructure-Based Logic Cells.", "DBLP authors": ["Luk\u00e1s Nagy", "Viera Stopjakov\u00e1", "Alexander Satka"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.71", "OA papers": [{"PaperId": "https://openalex.org/W1485188275", "PaperTitle": "Design of In AlN/GaN Heterostructure-Based Logic Cells", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Luka Nagy", "Viera Stopjakova", "Alexander atka"]}]}, {"DBLP title": "Triangular Modulation Using Switched-Capacitor Scheme for Spread-Spectrum Clocking.", "DBLP authors": ["Hong-Yi Huang", "Gene Fe Palencia", "Da-Kai Chen", "Wei-Hsuan Huang"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.41", "OA papers": [{"PaperId": "https://openalex.org/W1532732135", "PaperTitle": "Triangular Modulation Using Switched-Capacitor Scheme for Spread-Spectrum Clocking", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taipei University": 3.0, "R&D Dept., Fairchild Semicond. Power Conversion, Taiwan": 1.0}, "Authors": ["Hong-Yi Huang", "Gene Fe Palencia", "Dakai Chen", "Wei-Hsuan Huang"]}]}, {"DBLP title": "Application of Evolutionary Algorithms for Regression Suites Optimization.", "DBLP authors": ["Michaela Beleova", "Zdenek Kot\u00e1sek", "Marcela Simkov\u00e1", "Toma Hruka"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.42", "OA papers": [{"PaperId": "https://openalex.org/W1580114899", "PaperTitle": "Application of Evolutionary Algorithms for Regression Suites Optimization", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brno University of Technology": 2.0, "IT4Innovations, Nat. Supercomput. Center, Czech Republic": 2.0}, "Authors": ["Michaela Beleova", "Zdenek Kotasek", "Marcela imkova", "Tom\u00e1 Hruka"]}]}, {"DBLP title": "Boolean Difference Technique for Detecting All Missing Gate Faults in Reversible Circuits.", "DBLP authors": ["Joyati Mondal", "Bappaditya Mondal", "Dipak Kumar Kole", "Hafizur Rahaman", "Debesh K. Das"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.43", "OA papers": [{"PaperId": "https://openalex.org/W1590861217", "PaperTitle": "Boolean Difference Technique for Detecting All Missing Gate Faults in Reversible Circuits", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Jadavpur University": 2.0, "Indian Institute of Engineering Science and Technology, Shibpur": 3.0}, "Authors": ["Joyati Mondal", "Bappaditya Mondal", "Dipak K. Kole", "Hafizur Rahaman", "Debesh K. Das"]}]}, {"DBLP title": "Combining Correction of Delay Faults and Transient Faults.", "DBLP authors": ["Tobias Koal", "Stefan Scharoba", "Heinrich Theodor Vierhaus"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.23", "OA papers": [{"PaperId": "https://openalex.org/W1497150361", "PaperTitle": "Combining Correction of Delay Faults and Transient Faults", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 3.0}, "Authors": ["Tobias Koal", "Stefan Scharoba", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Fast Simulation of SystemC Synthesizable Subset.", "DBLP authors": ["Mikhail Glukhikh", "Mikhail J. Moiseev"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.44", "OA papers": [{"PaperId": "https://openalex.org/W1541455178", "PaperTitle": "Fast Simulation of SystemC Synthesizable Subset", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel Corp., St. Petersburg, Russia": 2.0}, "Authors": ["Mikhail Glukhikh", "Mikhail A. Moiseev"]}]}, {"DBLP title": "Design of Wireless Sensor Network for Real-Time Structural Health Monitoring.", "DBLP authors": ["Marco Giammarini", "Daniela Isidori", "Enrico Concettoni", "Cristina Cristalli", "Matteo Fioravanti", "Marco Pieralisi"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.45", "OA papers": [{"PaperId": "https://openalex.org/W1546339502", "PaperTitle": "Design of Wireless Sensor Network for Real-Time Structural Health Monitoring", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Matteo Fioravanti Loccioni Group, Enrico Concettoni, Angeli di Rosora, Italy": 5.0, "Marche Polytechnic University": 1.0}, "Authors": ["Marco Giammarini", "Daniela Isidori", "Enrico Concettoni", "Cristina Cristalli", "Matteo Fioravanti", "Marco Pieralisi"]}]}, {"DBLP title": "The Advanced Circuitry of the Precision Super Capacitances Based on the Classical and Differential Difference Operational Amplifiers.", "DBLP authors": ["Nikolay N. Prokopenko", "Nikolay V. Butyrlagin", "Sergei G. Krutchinsky", "Evgeniy A. Zhebrun", "Alexey E. Titov"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.46", "OA papers": [{"PaperId": "https://openalex.org/W1570297534", "PaperTitle": "The Advanced Circuitry of the Precision Super Capacitances Based on the Classical and Differential Difference Operational Amplifiers", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Don State Technical University": 2.0, "Southern Fed. Univ., Taganrog, Russia": 3.0}, "Authors": ["Nikolay N. Prokopenko", "Nikolay V. Butyrlagin", "Sergei G. Krutchinsky", "Evgeniy A. Zhebrun", "Alexey E. Titov"]}]}, {"DBLP title": "Direct Test Methodology for HDL Verification.", "DBLP authors": ["Rados Dabic", "Sasa Jednak", "Ilija Adzic", "Dusko Stanic", "Aleksandar Mijatovic", "Stanislav Vuckovic"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.47", "OA papers": [{"PaperId": "https://openalex.org/W1594142433", "PaperTitle": "Direct Test Methodology for HDL Verification", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ansys (United States)": 6.0}, "Authors": ["Rados S. Dabic", "Sasa Jednak", "Ilija Adzic", "Dusko Stanic", "Aleksandar Mijatovi\u0107", "Stanislav Vuckovic"]}]}, {"DBLP title": "Modeling CMOS Gates Using Equivalent Inverters.", "DBLP authors": ["Spyridon Nikolaidis"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.20", "OA papers": [{"PaperId": "https://openalex.org/W1527427429", "PaperTitle": "Modeling CMOS Gates Using Equivalent Inverters", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Aristotle University of Thessaloniki": 1.0}, "Authors": ["Spiridon Nikolaidis"]}]}, {"DBLP title": "PVT Insensitive High-Resolution Time to Digital Converter for Intraocular Pressure Sensing.", "DBLP authors": ["Hong-Yi Huang", "Jen-Chieh Liu", "Pei-Ying Lee", "Kun-Yuan Chen", "Jin-Sheng Chen", "Kuo-Hsing Cheng", "Tzuen-Hsi Huang", "Ching-Hsing Luo", "Jin-Chern Chiou"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.57", "OA papers": [{"PaperId": "https://openalex.org/W1604795476", "PaperTitle": "PVT Insensitive High-Resolution Time to Digital Converter for Intraocular Pressure Sensing", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taipei University": 7.0, "National Cheng Kung University": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Hong-Yi Huang", "Jen-Chieh Liu", "Pei-Ying Lee", "Kunyuan Chen", "Jinsheng Chen", "Kuo-Hsing Cheng", "Tzuen-Hsi Huang", "Ching-Hsing Luo", "Jin-Chern Chiou"]}]}, {"DBLP title": "An Asynchronous Projection and Summation Circuit for In-Pixel Processing in Single Photon Avalanche Diode Sensors.", "DBLP authors": ["Xiao Yang", "Hongbo Zhu", "Toru Nakura", "Tetsuya Iizuka", "Kunihiro Asada"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.14", "OA papers": [{"PaperId": "https://openalex.org/W1577974000", "PaperTitle": "An Asynchronous Projection and Summation Circuit for In-Pixel Processing in Single Photon Avalanche Diode Sensors", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Tokyo": 5.0}, "Authors": ["Xiao Yang", "Hongbo Zhu", "Toru Nakura", "Tetsuya Iizuka", "Kunihiro Asada"]}]}, {"DBLP title": "BSIM4 to PSP Model Conversion for Passive Mixer IM3 Simulation.", "DBLP authors": ["Dusan N. Grujic", "Mihajlo Bozovic", "Milan Savic"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.10", "OA papers": [{"PaperId": "https://openalex.org/W1565297950", "PaperTitle": "BSIM4 to PSP Model Conversion for Passive Mixer IM3 Simulation", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Belgrade": 2.0, "Lime Microsyst. D.O.O., Belgrade, Serbia": 1.0}, "Authors": ["Duan N. Grujic", "Mihajlo Boovic", "Milan Savic"]}]}, {"DBLP title": "Contradiction Analysis for Inconsistent Formal Models.", "DBLP authors": ["Nils Przigoda", "Robert Wille", "Rolf Drechsler"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.52", "OA papers": [{"PaperId": "https://openalex.org/W1547567738", "PaperTitle": "Contradiction Analysis for Inconsistent Formal Models", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Nils Przigoda", "Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "Equivalence Checking on System Level Using a Priori Knowledge.", "DBLP authors": ["Niels Thole", "Heinz Riener", "G\u00f6rschwin Fey"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.24", "OA papers": [{"PaperId": "https://openalex.org/W1537702386", "PaperTitle": "Equivalence Checking on System Level Using a Priori Knowledge", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Niels Thole", "Heinz Riener", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "Requirement Phrasing Assistance Using Automatic Quality Assessment.", "DBLP authors": ["Arman Allahyari-Abhari", "Mathias Soeken", "Rolf Drechsler"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.19", "OA papers": [{"PaperId": "https://openalex.org/W1585044114", "PaperTitle": "Requirement Phrasing Assistance Using Automatic Quality Assessment", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Cyber-Phys. Syst., DFKI GmbH, Bremen, Germany": 3.0}, "Authors": ["Arman Allahyari-Abhari", "Mathias Soeken", "Rolf Drechsler"]}]}, {"DBLP title": "A Design Preconditioning Flow for Low-Noise Circuits.", "DBLP authors": ["Steffen Zeidler", "Xin Fan", "Oliver Schrape", "Milos Krstic"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.17", "OA papers": [{"PaperId": "https://openalex.org/W1608857431", "PaperTitle": "A Design Preconditioning Flow for Low-Noise Circuits", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Innovations for High Performance Microelectronics": 4.0}, "Authors": ["Steffen Zeidler", "Xin Fan", "Oliver Schrape", "Milo Krstic"]}]}, {"DBLP title": "Containment of Metastable Voltages in FPGAs.", "DBLP authors": ["Robert Najvirt", "Thomas Polzer", "Florian Beck", "Andreas Steininger"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.72", "OA papers": [{"PaperId": "https://openalex.org/W1488315276", "PaperTitle": "Containment of Metastable Voltages in FPGAs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 4.0}, "Authors": ["Robert Najvirt", "Thomas Polzer", "Florian Beck", "Andreas Steininger"]}]}, {"DBLP title": "Design Flow for Radhard TMR Flip-Flops.", "DBLP authors": ["Vladimir Petrovic", "Milos Krstic"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.65", "OA papers": [{"PaperId": "https://openalex.org/W1567490303", "PaperTitle": "Design Flow for Radhard TMR Flip-Flops", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Innovations for High Performance Microelectronics": 2.0}, "Authors": ["Vladimir Petrovic", "Milo Krstic"]}]}, {"DBLP title": "Intermittent Resistive Faults in Digital CMOS Circuits.", "DBLP authors": ["Hans G. Kerkhoff", "Hassan Ebrahimi"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.12", "OA papers": [{"PaperId": "https://openalex.org/W1891342867", "PaperTitle": "Intermittent Resistive Faults in Digital CMOS Circuits", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Hans G. Kerkhoff", "Hadi Ebrahimi"]}]}, {"DBLP title": "A Coarse Model for Estimation of Switching Noise Coupling in Lightly Doped Substrates.", "DBLP authors": ["Milan Babic", "Milos Krstic"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.27", "OA papers": [{"PaperId": "https://openalex.org/W1577423041", "PaperTitle": "A Coarse Model for Estimation of Switching Noise Coupling in Lightly Doped Substrates", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 1.0, "Innovations for High Performance Microelectronics": 1.0}, "Authors": ["Milan Babic", "Milo Krstic"]}]}, {"DBLP title": "SPICE-Inspired Fast Gate-Level Computation of NBTI-induced Delays in Nanoscale Logic.", "DBLP authors": ["Sergei Kostin", "Jaan Raik", "Raimund Ubar", "Maksim Jenihhin", "Thiago Copetti", "Fabian Vargas", "Let\u00edcia Maria Bolzani P\u00f6hls"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.53", "OA papers": [{"PaperId": "https://openalex.org/W1582522144", "PaperTitle": "SPICE-Inspired Fast Gate-Level Computation of NBTI-induced Delays in Nanoscale Logic", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tallinn University of Technology": 4.0, "Pontifical Catholic University of Rio Grande do Sul": 3.0}, "Authors": ["Sergei Kostin", "Jaan Raik", "Raimund Ubar", "Maksim Jenihhin", "Thiago Santos Copetti", "Fabian Vargas", "Leticia Bolzani Poehls"]}]}, {"DBLP title": "Activity Profiling and Power Estimation for Embedded Wireless Sensor Node Design.", "DBLP authors": ["Goran Panic", "Zoran Stamenkovic"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.54", "OA papers": [{"PaperId": "https://openalex.org/W1523976928", "PaperTitle": "Activity Profiling and Power Estimation for Embedded Wireless Sensor Node Design", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Innovations for High Performance Microelectronics": 1.0, "University of Belgrade": 1.0}, "Authors": ["Goran Panic", "Zoran Stamenkovic"]}]}, {"DBLP title": "Embedded Test Instrument for On-Chip Phase Noise Evaluation of Analog/IF Signals.", "DBLP authors": ["Florence Aza\u00efs", "Stephane David-Grignot", "Laurent Latorre", "Francois Lefevre"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.11", "OA papers": [{"PaperId": "https://openalex.org/W1493029594", "PaperTitle": "Embedded Test Instrument for On-Chip Phase Noise Evaluation of Analog/IF Signals", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "Laboratoire de Physique Corpusculaire de Caen": 1.0}, "Authors": ["Florence Aza\u00efs", "Stephane David-Grignot", "Laurent Latorre", "Franck Lef\u00e8vre"]}]}, {"DBLP title": "A Delay Measurement Mechanism for Asynchronous Circuits of Bundled-Data Model.", "DBLP authors": ["Shuichi Sato", "Satoshi Ohtake"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.55", "OA papers": [{"PaperId": "https://openalex.org/W1554759374", "PaperTitle": "A Delay Measurement Mechanism for Asynchronous Circuits of Bundled-Data Model", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Oita University": 2.0}, "Authors": ["Shuichi Sato", "Satoshi Ohtake"]}]}, {"DBLP title": "New Fault Models and Self-Test Generation for Microprocessors Using High-Level Decision Diagrams.", "DBLP authors": ["Artjom Jasnetski", "Jaan Raik", "Anton Tsertov", "Raimund Ubar"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.56", "OA papers": [{"PaperId": "https://openalex.org/W1529321577", "PaperTitle": "New Fault Models and Self-Test Generation for Microprocessors Using High-Level Decision Diagrams", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Testonica Lab. OU, Tallinn, Estonia": 1.0, "Tallinn University of Technology": 3.0}, "Authors": ["Artjom Jasnetski", "Jaan Raik", "Anton Tsertov", "Raimund Ubar"]}]}, {"DBLP title": "Simulation-Based Analysis of the Single Event Transient Response of a Single Event Latchup Protection Switch.", "DBLP authors": ["Marko S. Andjelkovic", "Vladimir Petrovic", "Zoran Stamenkovic", "Goran S. Ristic", "Goran S. Jovanovic"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.63", "OA papers": [{"PaperId": "https://openalex.org/W1500648643", "PaperTitle": "Simulation-Based Analysis of the Single Event Transient Response of a Single Event Latchup Protection Switch", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Nis": 3.0, "Innovations for High Performance Microelectronics": 2.0}, "Authors": ["Marko Andjelkovic", "Vladimir Petrovic", "Zoran Stamenkovic", "Goran S. Risti\u0107", "Goran N. Jovanovic"]}]}, {"DBLP title": "Power-Management Specification in SystemC.", "DBLP authors": ["Dominik Macko", "Katar\u00edna Jelemensk\u00e1", "Pavel Cicak"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.16", "OA papers": [{"PaperId": "https://openalex.org/W1497420621", "PaperTitle": "Power-Management Specification in SystemC", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Dominik Macko", "Katarina Jelemenska", "Pavel Cicak"]}]}, {"DBLP title": "Design and Implementation of an Adaptive Algorithm for Hybrid Automatic Repeat Request.", "DBLP authors": ["Lukasz Lopacinski", "J\u00f6rg Nolte", "Steffen B\u00fcchner", "Marcin Brzozowski", "Rolf Kraemer"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.32", "OA papers": [{"PaperId": "https://openalex.org/W1563864987", "PaperTitle": "Design and Implementation of an Adaptive Algorithm for Hybrid Automatic Repeat Request", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 3.0, "Innovations for High Performance Microelectronics": 2.0}, "Authors": ["Lukasz Lopacinski", "Joerg Nolte", "Steffen Buechner", "Marcin Brzozowski", "Rolf Kraemer"]}]}, {"DBLP title": "Increasing Manufacturing Yield Using Partially Programmable Circuits with CLB Implementation of Incompletely Specified Boolean Function of the Corresponding Sub-Circuit.", "DBLP authors": ["Anzhela Yu. Matrosova", "Sergey Ostanin", "Irina Kirienko"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.64", "OA papers": [{"PaperId": "https://openalex.org/W1601994063", "PaperTitle": "Increasing Manufacturing Yield Using Partially Programmable Circuits with CLB Implementation of Incompletely Specified Boolean Function of the Corresponding Sub-Circuit", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Research Tomsk State University": 3.0}, "Authors": ["A. Matrosova", "Sergey Ostanin", "I. Kirienko"]}]}, {"DBLP title": "Implementation of the ADELITE Microcontroller for Biomedical Applications.", "DBLP authors": ["Krzysztof Marcinek", "Maciej Plasota", "Andrzej Wielgus", "Witold A. Pleskacz"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.31", "OA papers": [{"PaperId": "https://openalex.org/W1880525023", "PaperTitle": "Implementation of the ADELITE Microcontroller for Biomedical Applications", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Warsaw University of Technology": 4.0}, "Authors": ["Krzysztof Marcinek", "Maciej Plasota", "Andrzej Wielgus", "Witold A. Pleskacz"]}]}, {"DBLP title": "High Precision Digital Based 3.8GHz Phase Shifter.", "DBLP authors": ["Francesco Cannone", "Gianfranco Avitabile", "Giuseppe Coviello", "Giovanni Piccinni"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.22", "OA papers": [{"PaperId": "https://openalex.org/W1540778450", "PaperTitle": "High Precision Digital Based 3.8GHz Phase Shifter", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dept. of Electr. & Inf. Eng., Politec. di Bari, Bari, Italy": 4.0}, "Authors": ["F. Cannone", "Gianfranco Avitabile", "Giuseppe Coviello", "GiovanniMaria Piccini"]}]}, {"DBLP title": "Generic Self Repair Architecture with On-Line Fault Diagnosis.", "DBLP authors": ["Stefan Kristof\u00edk", "Marcel Bal\u00e1z", "M\u00e1ria Fischerov\u00e1"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.58", "OA papers": [{"PaperId": "https://openalex.org/W1543310504", "PaperTitle": "Generic Self Repair Architecture with On-Line Fault Diagnosis", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Informatics and Statistics": 3.0}, "Authors": ["Stefan Kristofik", "Marcel Balaz", "Maria Fischerova"]}]}, {"DBLP title": "Microwave Selective Amplifiers with High Asymptotic Attenuation in the Range of Subresonance Frequencies.", "DBLP authors": ["Nikolay N. Prokopenko", "Nikolay V. Butyrlagin", "Sergei G. Krutchinsky", "Evgeniy A. Zhebrun", "Alexey E. Titov"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.67", "OA papers": [{"PaperId": "https://openalex.org/W1565322144", "PaperTitle": "Microwave Selective Amplifiers with High Asymptotic Attenuation in the Range of Subresonance Frequencies", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Don State Technical University": 2.0, "Southern Fed. Univ., Taganrog, Russia": 3.0}, "Authors": ["Nikolay N. Prokopenko", "Nikolay V. Butyrlagin", "Sergei G. Krutchinsky", "Evgeniy A. Zhebrun", "Alexey E. Titov"]}]}, {"DBLP title": "Analog Circuitry for BLDC Motor Magnetic Saturation Diagnostic.", "DBLP authors": ["Nebojsa Pjevalica", "Milos Nikolic", "Ivan Kastelan"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.13", "OA papers": [{"PaperId": "https://openalex.org/W1595353688", "PaperTitle": "Analog Circuitry for BLDC Motor Magnetic Saturation Diagnostic", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Novi Sad": 2.0, "RT-RK Institute for Computer Based Systems (Serbia)": 1.0}, "Authors": ["Nebojsa Pjevalica", "Milos Nikolic", "Ivan Kastelan"]}]}, {"DBLP title": "High Throughput Floating-Point Dividers Implemented in FPGA.", "DBLP authors": ["Peter Mal\u00edk"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.66", "OA papers": [{"PaperId": "https://openalex.org/W1594525122", "PaperTitle": "High Throughput Floating-Point Dividers Implemented in FPGA", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Slovak Academy of Sciences": 0.5, "Institute of Informatics": 0.5}, "Authors": ["Peter Malik"]}]}, {"DBLP title": "Formal Verification of Software for the Contiki Operating System Considering Interrupts.", "DBLP authors": ["Thilo V\u00f6rtler", "Benny H\u00f6ckner", "Petra Hofstedt", "Thomas Klotz"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.59", "OA papers": [{"PaperId": "https://openalex.org/W1582696351", "PaperTitle": "Formal Verification of Software for the Contiki Operating System Considering Interrupts", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Fraunhofer Institute for Integrated Circuits": 1.0, "Dept. of Comput. Sci., BTU Cottbus-Senftenberg, Senftenberg, Germany": 2.0, "Robert Bosch (Germany)": 1.0}, "Authors": ["Thilo Vortler", "Benny Hockner", "Petra Hofstedt", "Thomas Klotz"]}]}, {"DBLP title": "Hardware Implementation of a RSS Localization Algorithm for Wireless Capsule Endoscopy.", "DBLP authors": ["Mladen Cicic", "Jes\u00fas Guti\u00e9rrez Ter\u00e1n", "Zoran Stamenkovic"], "year": 2015, "doi": "https://doi.org/10.1109/DDECS.2015.40", "OA papers": [{"PaperId": "https://openalex.org/W1491338999", "PaperTitle": "Hardware Implementation of a RSS Localization Algorithm for Wireless Capsule Endoscopy", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Innovations for High Performance Microelectronics": 3.0}, "Authors": ["Mladen Cicic", "J.G. Teran", "Zoran Stamenkovic"]}]}]