<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p961" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_961{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_961{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_961{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_961{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_961{left:96px;bottom:1031px;letter-spacing:0.19px;}
#t6_961{left:192px;bottom:1031px;letter-spacing:0.25px;}
#t7_961{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.79px;}
#t8_961{left:479px;bottom:996px;}
#t9_961{left:488px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.74px;}
#ta_961{left:96px;bottom:974px;letter-spacing:0.13px;}
#tb_961{left:96px;bottom:939px;letter-spacing:0.09px;word-spacing:-0.39px;}
#tc_961{left:96px;bottom:908px;}
#td_961{left:124px;bottom:908px;letter-spacing:0.1px;word-spacing:0.06px;}
#te_961{left:124px;bottom:887px;letter-spacing:0.07px;word-spacing:-0.4px;}
#tf_961{left:96px;bottom:860px;}
#tg_961{left:124px;bottom:860px;letter-spacing:0.12px;word-spacing:0.16px;}
#th_961{left:124px;bottom:838px;letter-spacing:0.15px;word-spacing:-0.71px;}
#ti_961{left:96px;bottom:811px;}
#tj_961{left:124px;bottom:811px;letter-spacing:0.14px;word-spacing:1.18px;}
#tk_961{left:124px;bottom:789px;letter-spacing:0.14px;}
#tl_961{left:124px;bottom:768px;letter-spacing:0.13px;word-spacing:-0.38px;}
#tm_961{left:124px;bottom:746px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tn_961{left:96px;bottom:719px;}
#to_961{left:124px;bottom:719px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tp_961{left:96px;bottom:691px;}
#tq_961{left:124px;bottom:691px;letter-spacing:0.13px;word-spacing:-0.68px;}
#tr_961{left:96px;bottom:664px;}
#ts_961{left:124px;bottom:664px;letter-spacing:0.13px;word-spacing:-0.43px;}
#tt_961{left:96px;bottom:636px;}
#tu_961{left:124px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tv_961{left:96px;bottom:609px;}
#tw_961{left:124px;bottom:609px;letter-spacing:0.14px;word-spacing:1.92px;}
#tx_961{left:124px;bottom:588px;letter-spacing:0.13px;word-spacing:1.61px;}
#ty_961{left:124px;bottom:566px;letter-spacing:0.13px;word-spacing:-0.27px;}
#tz_961{left:124px;bottom:545px;letter-spacing:0.13px;word-spacing:-0.21px;}
#t10_961{left:124px;bottom:523px;letter-spacing:0.15px;word-spacing:6.15px;}
#t11_961{left:124px;bottom:502px;letter-spacing:0.12px;word-spacing:0.39px;}
#t12_961{left:124px;bottom:481px;letter-spacing:0.13px;word-spacing:-0.89px;}
#t13_961{left:124px;bottom:459px;letter-spacing:0.11px;word-spacing:1.4px;}
#t14_961{left:124px;bottom:438px;letter-spacing:0.14px;word-spacing:1.66px;}
#t15_961{left:124px;bottom:416px;letter-spacing:0.13px;word-spacing:-0.37px;}
#t16_961{left:124px;bottom:395px;letter-spacing:0.14px;}
#t17_961{left:96px;bottom:367px;}
#t18_961{left:124px;bottom:367px;letter-spacing:0.11px;word-spacing:-0.64px;}
#t19_961{left:124px;bottom:346px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_961{left:96px;bottom:319px;}
#t1b_961{left:124px;bottom:319px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1c_961{left:96px;bottom:291px;}
#t1d_961{left:124px;bottom:291px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t1e_961{left:96px;bottom:264px;}
#t1f_961{left:124px;bottom:264px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t1g_961{left:96px;bottom:236px;}
#t1h_961{left:124px;bottom:236px;letter-spacing:0.13px;word-spacing:0.23px;}
#t1i_961{left:124px;bottom:215px;letter-spacing:0.12px;word-spacing:0.07px;}
#t1j_961{left:124px;bottom:193px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1k_961{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_961{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_961{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_961{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_961{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_961{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_961{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_961{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_961{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts961" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg961Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg961" style="-webkit-user-select: none;"><object width="935" height="1210" data="961/961.svg" type="image/svg+xml" id="pdf961" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_961" class="t s1_961">Secure Virtual Machine </span><span id="t2_961" class="t s2_961">506 </span>
<span id="t3_961" class="t s3_961">24593—Rev. 3.41—June 2023 </span><span id="t4_961" class="t s3_961">AMD64 Technology </span>
<span id="t5_961" class="t s4_961">15.6 </span><span id="t6_961" class="t s4_961">#VMEXIT </span>
<span id="t7_961" class="t s5_961">When an intercept triggers, the processor performs a </span><span id="t8_961" class="t s6_961">#</span><span id="t9_961" class="t s5_961">VMEXIT (i.e., an exit from the guest to the host </span>
<span id="ta_961" class="t s5_961">context). </span>
<span id="tb_961" class="t s5_961">On #VMEXIT, the processor: </span>
<span id="tc_961" class="t s7_961">• </span><span id="td_961" class="t s5_961">Disables interrupts by clearing the GIF, so that after the #VMEXIT, VMM software can complete </span>
<span id="te_961" class="t s5_961">the state switch atomically. </span>
<span id="tf_961" class="t s7_961">• </span><span id="tg_961" class="t s5_961">Writes back to the VMCB the current guest state—the same subset of processor state as is loaded </span>
<span id="th_961" class="t s5_961">by the VMRUN instruction, including the V_IRQ, V_TPR, and the INTERRUPT_SHADOW bits. </span>
<span id="ti_961" class="t s7_961">• </span><span id="tj_961" class="t s5_961">Saves the reason for exiting the guest in the VMCB’s EXITCODE field; additional information </span>
<span id="tk_961" class="t s5_961">may be saved in the EXITINFO1 or EXITINFO2 fields, depending on the intercept. Note that the </span>
<span id="tl_961" class="t s5_961">contents of the EXITINFO1 and EXITINFO2 fields are undefined for intercepts where their use is </span>
<span id="tm_961" class="t s5_961">not indicated. </span>
<span id="tn_961" class="t s7_961">• </span><span id="to_961" class="t s5_961">Clears all intercepts. </span>
<span id="tp_961" class="t s7_961">• </span><span id="tq_961" class="t s5_961">Resets the current ASID register to zero (host ASID). </span>
<span id="tr_961" class="t s7_961">• </span><span id="ts_961" class="t s5_961">Clears the V_IRQ and V_INTR_MASKING bits inside the processor. </span>
<span id="tt_961" class="t s7_961">• </span><span id="tu_961" class="t s5_961">Clears the TSC_OFFSET inside the processor. </span>
<span id="tv_961" class="t s7_961">• </span><span id="tw_961" class="t s5_961">Reloads the host state previously saved by the VMRUN instruction. The processor reloads the </span>
<span id="tx_961" class="t s5_961">host’s CS, SS, DS, and ES segment registers and, if required, re-reads the descriptors from the </span>
<span id="ty_961" class="t s5_961">host’s segment descriptor tables, depending on the implementation. The segment descriptor tables </span>
<span id="tz_961" class="t s5_961">must be mapped as present and writable by the host's page tables. Software should keep the host’s </span>
<span id="t10_961" class="t s5_961">segment descriptor tables consistent with the segment registers when executing VMRUN </span>
<span id="t11_961" class="t s5_961">instructions. Immediately after #VMEXIT, the processor still contains the guest value for LDTR. </span>
<span id="t12_961" class="t s5_961">So for CS, SS, DS, and ES, the VMM must only use segment descriptors from the global descriptor </span>
<span id="t13_961" class="t s5_961">table. (The VMSAVE instruction can be used for a more complete context switch, allowing the </span>
<span id="t14_961" class="t s5_961">VMM to then load LDTR and other registers not saved by #VMEXIT with desired values; see </span>
<span id="t15_961" class="t s5_961">Section 15.5.2 for details.) Any exception encountered while reloading the host segments causes a </span>
<span id="t16_961" class="t s5_961">shutdown. </span>
<span id="t17_961" class="t s7_961">• </span><span id="t18_961" class="t s5_961">If the host is in PAE mode, the processor reloads the host's PDPEs from the page table indicated by </span>
<span id="t19_961" class="t s5_961">the host's CR3. If the PDPEs contain illegal state, the processor causes a shutdown. </span>
<span id="t1a_961" class="t s7_961">• </span><span id="t1b_961" class="t s5_961">Forces CR0.PE = 1, RFLAGS.VM = 0. </span>
<span id="t1c_961" class="t s7_961">• </span><span id="t1d_961" class="t s5_961">Sets the host CPL to zero. </span>
<span id="t1e_961" class="t s7_961">• </span><span id="t1f_961" class="t s5_961">Disables all breakpoints in the host DR7 register. </span>
<span id="t1g_961" class="t s7_961">• </span><span id="t1h_961" class="t s5_961">Checks the reloaded host state for consistency; any error causes the processor to shutdown. If the </span>
<span id="t1i_961" class="t s5_961">host’s rIP reloaded by #VMEXIT is outside the limit of the host’s code segment or non-canonical </span>
<span id="t1j_961" class="t s5_961">(in the case of long mode), a #GP fault is delivered inside the host. </span>
<span id="t1k_961" class="t s8_961">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
