Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d257d12db6d04d148876d6af95e382ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eq2_testbench_behav xil_defaultlib.eq2_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab 2/eq2.v" Line 2. Module eq2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab 2/eq1.v" Line 2. Module eq1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab 2/eq1.v" Line 2. Module eq1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.eq2_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot eq2_testbench_behav
