Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 07:15:06 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_81/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.092        0.000                      0                 2929        0.012        0.000                      0                 2929        2.040        0.000                       0                  2930  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.315}        4.630           215.983         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.092        0.000                      0                 2929        0.012        0.000                      0                 2929        2.040        0.000                       0                  2930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (vclock rise@4.630ns - vclock rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 2.065ns (46.032%)  route 2.421ns (53.968%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.025 - 4.630 ) 
    Source Clock Delay      (SCD):    2.912ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 1.064ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.967ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2929, routed)        1.951     2.912    demux/CLK
    SLICE_X132Y467       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y467       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.991 r  demux/sel_reg[0]/Q
                         net (fo=72, routed)          0.210     3.201    demux/sel[0]
    SLICE_X132Y468       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.191     3.392 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=36, routed)          0.401     3.793    demux/p_1_in[4]
    SLICE_X127Y468       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.845 r  demux/sel[8]_i_235/O
                         net (fo=1, routed)           0.016     3.861    demux/sel[8]_i_235_n_0
    SLICE_X127Y468       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.051 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     4.077    demux/sel_reg[8]_i_196_n_0
    SLICE_X127Y469       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     4.154 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.208     4.362    demux_n_10
    SLICE_X128Y470       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     4.458 r  sel[8]_i_138/O
                         net (fo=2, routed)           0.158     4.616    sel[8]_i_138_n_0
    SLICE_X128Y470       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.739 r  sel[8]_i_145/O
                         net (fo=1, routed)           0.007     4.746    demux/sel[8]_i_73_0[3]
    SLICE_X128Y470       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.899 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.925    demux/sel_reg[8]_i_81_n_0
    SLICE_X128Y471       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.001 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.200     5.201    demux_n_89
    SLICE_X129Y471       LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     5.340 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.134     5.474    sel[8]_i_32_n_0
    SLICE_X129Y471       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     5.525 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     5.547    demux/sel[8]_i_25_0[5]
    SLICE_X129Y471       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.706 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.732    demux/sel_reg[8]_i_19_n_0
    SLICE_X129Y472       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.788 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.364     6.152    demux_n_104
    SLICE_X132Y472       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.356 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.169     6.525    sel_reg[8]_i_18_n_11
    SLICE_X131Y471       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.564 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.015     6.579    demux/sel_reg[5]_0[6]
    SLICE_X131Y471       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.696 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.722    demux/sel_reg[8]_i_4_n_0
    SLICE_X131Y472       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.798 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, routed)          0.188     6.986    demux/sel_reg[8]_i_5_n_14
    SLICE_X132Y470       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     7.083 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.044     7.127    demux/sel[3]_i_2_n_0
    SLICE_X132Y470       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     7.217 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.181     7.398    demux/sel20_in[1]
    SLICE_X132Y469       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.630     4.630 r  
    AR14                                              0.000     4.630 r  clk (IN)
                         net (fo=0)                   0.000     4.630    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.989 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.989    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.989 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.276    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.300 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2929, routed)        1.725     7.025    demux/CLK
    SLICE_X132Y469       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.476     7.501    
                         clock uncertainty           -0.035     7.466    
    SLICE_X132Y469       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.491    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.491    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  0.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 demux/genblk1[371].z_reg[371][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            genblk1[371].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.059ns (37.580%)  route 0.098ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      1.728ns (routing 0.967ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.949ns (routing 1.064ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2929, routed)        1.728     2.398    demux/CLK
    SLICE_X130Y452       FDRE                                         r  demux/genblk1[371].z_reg[371][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y452       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.457 r  demux/genblk1[371].z_reg[371][3]/Q
                         net (fo=1, routed)           0.098     2.555    genblk1[371].reg_in/D[3]
    SLICE_X131Y453       FDRE                                         r  genblk1[371].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2929, routed)        1.949     2.910    genblk1[371].reg_in/CLK
    SLICE_X131Y453       FDRE                                         r  genblk1[371].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.427     2.483    
    SLICE_X131Y453       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.543    genblk1[371].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.315 }
Period(ns):         4.630
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.630       3.340      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.315       2.040      SLICE_X124Y472  demux/genblk1[320].z_reg[320][4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.315       2.040      SLICE_X123Y467  demux/genblk1[303].z_reg[303][6]/C



