# chisel   

> chisel - sv - gem5   
> generator vs simulator

## CDE -> parameter-config   
## design-flow   
## framework   
  - diplomacy   
  - remapper   
  - sifive-block   
  - rocket-chip    
  - chipyard   
  - dir structure  
  - report info    
  - ci/cd   
## IDEA/Editer  
  - IDEA  
  - vim/ctag    
  - verdi  
## doc   
  - scala doc   
  - doxygen   
## modeling -> computing resource   
  - flow    
  - Synchronization of model and design   
  - PPA quantify   
  - Fast convergence : run time / design time / convert to RTL    
## generator / simulator   
  - parameter   
  - Postpone decision -> lazy val
  - basic component: ram/rom/buffer/fifo   
  - instance  
  - connect  
  - class/function   
 
## defect 
  * chisel
    - performance flow   
    - Computing resources   
  * sv
  * gem5
