
*** Running vivado
    with args -log BD_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_wrapper.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BD_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tage/git/NoC/programmableCh/dfs/ip_repo/kth_axi_Mesh_2D_Nostrum_2x2x1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.965 ; gain = 106.930 ; free physical = 6653 ; free virtual = 127221
Command: synth_design -top BD_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6658 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1200.547 ; gain = 288.230 ; free physical = 6555 ; free virtual = 127130
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BD_wrapper' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD_wrapper.vhd:45]
INFO: [Synth 8-3491] module 'BD' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:12426' bound to instance 'BD_i' of component 'BD' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD_wrapper.vhd:77]
INFO: [Synth 8-638] synthesizing module 'BD' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:12461]
INFO: [Synth 8-3491] module 'BD_axi_clock_converter_mdm_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_mdm_0_stub.vhdl:5' bound to instance 'axi_clock_converter_mdm' of component 'BD_axi_clock_converter_mdm_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14781]
INFO: [Synth 8-638] synthesizing module 'BD_axi_clock_converter_mdm_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_mdm_0_stub.vhdl:53]
INFO: [Synth 8-3491] module 'BD_axi_clock_converter_ni0_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_ni0_0_stub.vhdl:5' bound to instance 'axi_clock_converter_ni0' of component 'BD_axi_clock_converter_ni0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14826]
INFO: [Synth 8-638] synthesizing module 'BD_axi_clock_converter_ni0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_ni0_0_stub.vhdl:53]
INFO: [Synth 8-3491] module 'BD_axi_clock_converter_ni1_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_ni1_0_stub.vhdl:5' bound to instance 'axi_clock_converter_ni1' of component 'BD_axi_clock_converter_ni1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14871]
INFO: [Synth 8-638] synthesizing module 'BD_axi_clock_converter_ni1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_ni1_0_stub.vhdl:53]
INFO: [Synth 8-3491] module 'BD_axi_clock_converter_ni2_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_ni2_0_stub.vhdl:5' bound to instance 'axi_clock_converter_ni2' of component 'BD_axi_clock_converter_ni2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14916]
INFO: [Synth 8-638] synthesizing module 'BD_axi_clock_converter_ni2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_ni2_0_stub.vhdl:53]
INFO: [Synth 8-3491] module 'BD_axi_clock_converter_ni3_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_ni3_0_stub.vhdl:5' bound to instance 'axi_clock_converter_ni3' of component 'BD_axi_clock_converter_ni3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14961]
INFO: [Synth 8-638] synthesizing module 'BD_axi_clock_converter_ni3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_clock_converter_ni3_0_stub.vhdl:53]
INFO: [Synth 8-3491] module 'BD_axi_gpio_1_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'BD_axi_gpio_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15006]
INFO: [Synth 8-638] synthesizing module 'BD_axi_gpio_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BD_axi_gpio_2_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'BD_axi_gpio_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15029]
INFO: [Synth 8-638] synthesizing module 'BD_axi_gpio_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_gpio_2_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BD_axi_gpio_3_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_gpio_3_0_stub.vhdl:5' bound to instance 'axi_gpio_3' of component 'BD_axi_gpio_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15052]
INFO: [Synth 8-638] synthesizing module 'BD_axi_gpio_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_gpio_3_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'BD_axi_interconnect_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6979]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RR48XB' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:382]
INFO: [Synth 8-3491] module 'BD_m00_data_fifo_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_m00_data_fifo_0_stub.vhdl:5' bound to instance 'm00_data_fifo' of component 'BD_m00_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:508]
INFO: [Synth 8-638] synthesizing module 'BD_m00_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_m00_data_fifo_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RR48XB' (1#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:382]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_K8EK03' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5618]
INFO: [Synth 8-3491] module 'BD_s00_data_fifo_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_s00_data_fifo_0_stub.vhdl:5' bound to instance 's00_data_fifo' of component 'BD_s00_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5744]
INFO: [Synth 8-638] synthesizing module 'BD_s00_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_s00_data_fifo_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_K8EK03' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5618]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1MMHJ1O' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6251]
INFO: [Synth 8-3491] module 'BD_s01_data_fifo_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_s01_data_fifo_0_stub.vhdl:5' bound to instance 's01_data_fifo' of component 'BD_s01_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6377]
INFO: [Synth 8-638] synthesizing module 'BD_s01_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_s01_data_fifo_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1MMHJ1O' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6251]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_19QKCIK' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6472]
INFO: [Synth 8-3491] module 'BD_s02_data_fifo_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_s02_data_fifo_0_stub.vhdl:5' bound to instance 's02_data_fifo' of component 'BD_s02_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6598]
INFO: [Synth 8-638] synthesizing module 'BD_s02_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_s02_data_fifo_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_19QKCIK' (4#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6472]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_HLRTBN' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6693]
INFO: [Synth 8-3491] module 'BD_s03_data_fifo_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_s03_data_fifo_0_stub.vhdl:5' bound to instance 's03_data_fifo' of component 'BD_s03_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6819]
INFO: [Synth 8-638] synthesizing module 'BD_s03_data_fifo_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_s03_data_fifo_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_HLRTBN' (5#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6693]
INFO: [Synth 8-3491] module 'BD_xbar_3' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_3_stub.vhdl:5' bound to instance 'xbar' of component 'BD_xbar_3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:7539]
INFO: [Synth 8-638] synthesizing module 'BD_xbar_3' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_3_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'BD_axi_interconnect_0_0' (6#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6979]
INFO: [Synth 8-3491] module 'BD_axi_perf_mon_0_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_perf_mon_0_0_stub.vhdl:5' bound to instance 'axi_perf_mon_0' of component 'BD_axi_perf_mon_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15185]
INFO: [Synth 8-638] synthesizing module 'BD_axi_perf_mon_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_perf_mon_0_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'BD_axi_perf_mon_1_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_perf_mon_1_0_stub.vhdl:5' bound to instance 'axi_perf_mon_1' of component 'BD_axi_perf_mon_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15249]
INFO: [Synth 8-638] synthesizing module 'BD_axi_perf_mon_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_perf_mon_1_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'BD_axi_perf_mon_2_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_perf_mon_2_0_stub.vhdl:5' bound to instance 'axi_perf_mon_2' of component 'BD_axi_perf_mon_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15313]
INFO: [Synth 8-638] synthesizing module 'BD_axi_perf_mon_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_perf_mon_2_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'BD_axi_perf_mon_3_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_perf_mon_3_0_stub.vhdl:5' bound to instance 'axi_perf_mon_3' of component 'BD_axi_perf_mon_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15377]
INFO: [Synth 8-638] synthesizing module 'BD_axi_perf_mon_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_perf_mon_3_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'BD_axi_protocol_converter_0_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_protocol_converter_0_0_stub.vhdl:5' bound to instance 'axi_protocol_converter_0' of component 'BD_axi_protocol_converter_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15441]
INFO: [Synth 8-638] synthesizing module 'BD_axi_protocol_converter_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_protocol_converter_0_0_stub.vhdl:71]
INFO: [Synth 8-3491] module 'BD_axi_pwm_pause_1_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_pwm_pause_1_0_stub.vhdl:5' bound to instance 'axi_pwm_pause_1' of component 'BD_axi_pwm_pause_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15504]
INFO: [Synth 8-638] synthesizing module 'BD_axi_pwm_pause_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_pwm_pause_1_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'BD_axi_pwm_pause_2_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_pwm_pause_2_0_stub.vhdl:5' bound to instance 'axi_pwm_pause_2' of component 'BD_axi_pwm_pause_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15533]
INFO: [Synth 8-638] synthesizing module 'BD_axi_pwm_pause_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_pwm_pause_2_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'BD_axi_pwm_pause_3_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_pwm_pause_3_0_stub.vhdl:5' bound to instance 'axi_pwm_pause_3' of component 'BD_axi_pwm_pause_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15562]
INFO: [Synth 8-638] synthesizing module 'BD_axi_pwm_pause_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_pwm_pause_3_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'BD_axi_timer_0_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'BD_axi_timer_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15591]
INFO: [Synth 8-638] synthesizing module 'BD_axi_timer_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'BD_axi_timer_1_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_timer_1_0_stub.vhdl:5' bound to instance 'axi_timer_1' of component 'BD_axi_timer_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15620]
INFO: [Synth 8-638] synthesizing module 'BD_axi_timer_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_timer_1_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'BD_axi_timer_2_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_timer_2_0_stub.vhdl:5' bound to instance 'axi_timer_2' of component 'BD_axi_timer_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15649]
INFO: [Synth 8-638] synthesizing module 'BD_axi_timer_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_timer_2_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'BD_axi_timer_3_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_timer_3_0_stub.vhdl:5' bound to instance 'axi_timer_3' of component 'BD_axi_timer_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15678]
INFO: [Synth 8-638] synthesizing module 'BD_axi_timer_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_axi_timer_3_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_stub.vhdl:5' bound to instance 'kth_axi_Mesh_2D_Nostrum_2x2x1_0' of component 'BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15707]
INFO: [Synth 8-638] synthesizing module 'BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_stub.vhdl:99]
INFO: [Synth 8-3491] module 'BD_mdm_1_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_mdm_1_0_stub.vhdl:5' bound to instance 'mdm' of component 'BD_mdm_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15798]
INFO: [Synth 8-638] synthesizing module 'BD_mdm_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_mdm_1_0_stub.vhdl:59]
INFO: [Synth 8-3491] module 'BD_microblaze_1_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_1_0_stub.vhdl:5' bound to instance 'microblaze_1' of component 'BD_microblaze_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15849]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_1_0_stub.vhdl:82]
INFO: [Synth 8-3491] module 'BD_microblaze_1_axi_intc_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_1_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_1_axi_intc' of component 'BD_microblaze_1_axi_intc_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15954]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_1_axi_intc_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_1_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_1_axi_periph_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:7809]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_ZV177T' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:801]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_ZV177T' (7#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:801]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_7DQILI' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1104]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_7DQILI' (8#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1104]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_U8XV12' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1935]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_U8XV12' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1935]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1WFIE61' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2357]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1WFIE61' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2357]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_104SOFQ' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2690]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_104SOFQ' (11#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2690]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_73TYHL' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3221]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_73TYHL' (12#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3221]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_UIUO89' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3524]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_UIUO89' (13#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3524]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_C8DZC5' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5507]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_C8DZC5' (14#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5507]
INFO: [Synth 8-3491] module 'BD_xbar_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'BD_xbar_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:8659]
INFO: [Synth 8-638] synthesizing module 'BD_xbar_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'BD_microblaze_1_axi_periph_0' (15#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:7809]
INFO: [Synth 8-638] synthesizing module 'microblaze_1_local_memory_imp_1T3KHUM' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3608]
INFO: [Synth 8-3491] module 'BD_dlmb_bram_if_cntlr_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'BD_dlmb_bram_if_cntlr_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3818]
INFO: [Synth 8-638] synthesizing module 'BD_dlmb_bram_if_cntlr_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BD_dlmb_v10_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'BD_dlmb_v10_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3872]
INFO: [Synth 8-638] synthesizing module 'BD_dlmb_v10_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'BD_ilmb_bram_if_cntlr_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'BD_ilmb_bram_if_cntlr_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3900]
INFO: [Synth 8-638] synthesizing module 'BD_ilmb_bram_if_cntlr_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BD_ilmb_v10_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'BD_ilmb_v10_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3954]
INFO: [Synth 8-638] synthesizing module 'BD_ilmb_v10_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'BD_lmb_bram_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'BD_lmb_bram_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3982]
INFO: [Synth 8-638] synthesizing module 'BD_lmb_bram_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_1_local_memory_imp_1T3KHUM' (16#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3608]
INFO: [Synth 8-3491] module 'BD_microblaze_1_xlconcat_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_1_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_1_xlconcat' of component 'BD_microblaze_1_xlconcat_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16170]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_1_xlconcat_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_1_xlconcat_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'BD_microblaze_2_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_2_0_stub.vhdl:5' bound to instance 'microblaze_2' of component 'BD_microblaze_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16176]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_2_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_2_0_stub.vhdl:82]
INFO: [Synth 8-3491] module 'BD_microblaze_2_axi_intc_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_2_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_2_axi_intc' of component 'BD_microblaze_2_axi_intc_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16281]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_2_axi_intc_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_2_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_2_axi_periph_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:8980]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_E2562Y' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:599]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_E2562Y' (17#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:599]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1AWNY3P' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:902]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1AWNY3P' (18#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:902]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1PR4S5X' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1517]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1PR4S5X' (19#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1517]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_J7AR5M' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2579]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_J7AR5M' (20#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2579]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_DS89RP' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2801]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_DS89RP' (21#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2801]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1B6F316' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3019]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1B6F316' (22#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3019]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1PHDE5M' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3423]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1PHDE5M' (23#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3423]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_189ARC6' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5285]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_189ARC6' (24#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5285]
INFO: [Synth 8-3491] module 'BD_xbar_1' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'BD_xbar_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:9830]
INFO: [Synth 8-638] synthesizing module 'BD_xbar_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'BD_microblaze_2_axi_periph_0' (25#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:8980]
INFO: [Synth 8-638] synthesizing module 'microblaze_2_local_memory_imp_1I77YR0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4160]
INFO: [Synth 8-3491] module 'BD_dlmb_bram_if_cntlr_1' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'BD_dlmb_bram_if_cntlr_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4370]
INFO: [Synth 8-638] synthesizing module 'BD_dlmb_bram_if_cntlr_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BD_dlmb_v10_1' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_v10_1_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'BD_dlmb_v10_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4424]
INFO: [Synth 8-638] synthesizing module 'BD_dlmb_v10_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'BD_ilmb_bram_if_cntlr_1' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'BD_ilmb_bram_if_cntlr_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4452]
INFO: [Synth 8-638] synthesizing module 'BD_ilmb_bram_if_cntlr_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BD_ilmb_v10_1' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_v10_1_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'BD_ilmb_v10_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4506]
INFO: [Synth 8-638] synthesizing module 'BD_ilmb_v10_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'BD_lmb_bram_1' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_lmb_bram_1_stub.vhdl:5' bound to instance 'lmb_bram' of component 'BD_lmb_bram_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4534]
INFO: [Synth 8-638] synthesizing module 'BD_lmb_bram_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_lmb_bram_1_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_2_local_memory_imp_1I77YR0' (26#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4160]
INFO: [Synth 8-3491] module 'BD_microblaze_2_xlconcat_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_2_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_2_xlconcat' of component 'BD_microblaze_2_xlconcat_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16497]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_2_xlconcat_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_2_xlconcat_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'BD_microblaze_3_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_3_0_stub.vhdl:5' bound to instance 'microblaze_3' of component 'BD_microblaze_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16503]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_3_0_stub.vhdl:82]
INFO: [Synth 8-3491] module 'BD_microblaze_3_axi_intc_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_3_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_3_axi_intc' of component 'BD_microblaze_3_axi_intc_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16608]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_3_axi_intc_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_3_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_3_axi_periph_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:10151]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_PKIREZ' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:700]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_PKIREZ' (27#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:700]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1JCUUQS' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1003]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1JCUUQS' (28#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1003]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1CV4GYC' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1416]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1CV4GYC' (29#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1416]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_C4QL6J' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2468]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_C4QL6J' (30#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2468]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_QE8VN8' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2912]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_QE8VN8' (31#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2912]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1IIYK4B' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3120]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1IIYK4B' (32#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3120]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1DP0BE3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3322]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1DP0BE3' (33#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3322]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1UVUNQF' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5396]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1UVUNQF' (34#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5396]
INFO: [Synth 8-3491] module 'BD_xbar_2' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_2_stub.vhdl:5' bound to instance 'xbar' of component 'BD_xbar_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:11001]
INFO: [Synth 8-638] synthesizing module 'BD_xbar_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'BD_microblaze_3_axi_periph_0' (35#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:10151]
INFO: [Synth 8-638] synthesizing module 'microblaze_3_local_memory_imp_UB8K71' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4712]
INFO: [Synth 8-3491] module 'BD_dlmb_bram_if_cntlr_2' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_bram_if_cntlr_2_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'BD_dlmb_bram_if_cntlr_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4922]
INFO: [Synth 8-638] synthesizing module 'BD_dlmb_bram_if_cntlr_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BD_dlmb_v10_2' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_v10_2_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'BD_dlmb_v10_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4976]
INFO: [Synth 8-638] synthesizing module 'BD_dlmb_v10_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_dlmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-3491] module 'BD_ilmb_bram_if_cntlr_2' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_bram_if_cntlr_2_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'BD_ilmb_bram_if_cntlr_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5004]
INFO: [Synth 8-638] synthesizing module 'BD_ilmb_bram_if_cntlr_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BD_ilmb_v10_2' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_v10_2_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'BD_ilmb_v10_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5058]
INFO: [Synth 8-638] synthesizing module 'BD_ilmb_v10_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_ilmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-3491] module 'BD_lmb_bram_2' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_lmb_bram_2_stub.vhdl:5' bound to instance 'lmb_bram' of component 'BD_lmb_bram_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5086]
INFO: [Synth 8-638] synthesizing module 'BD_lmb_bram_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_lmb_bram_2_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_3_local_memory_imp_UB8K71' (36#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4712]
INFO: [Synth 8-3491] module 'BD_microblaze_3_xlconcat_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_3_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_3_xlconcat' of component 'BD_microblaze_3_xlconcat_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16824]
INFO: [Synth 8-638] synthesizing module 'BD_microblaze_3_xlconcat_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_microblaze_3_xlconcat_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'BD_processing_system7_0_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'BD_processing_system7_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16830]
INFO: [Synth 8-638] synthesizing module 'BD_processing_system7_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_processing_system7_0_0_stub.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'BD_ps7_0_axi_periph_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:11304]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1I0OTGS' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:81]
INFO: [Synth 8-3491] module 'BD_auto_pc_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'BD_auto_pc_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:267]
INFO: [Synth 8-638] synthesizing module 'BD_auto_pc_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1I0OTGS' (37#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:81]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_OPTG03' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1249]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_OPTG03' (38#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1249]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_CWXSC3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1640]
INFO: [Synth 8-3491] module 'BD_auto_pc_1' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'BD_auto_pc_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1824]
INFO: [Synth 8-638] synthesizing module 'BD_auto_pc_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_auto_pc_1_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_CWXSC3' (39#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1640]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1E9RX7G' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2058]
INFO: [Synth 8-3491] module 'BD_auto_pc_2' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'BD_auto_pc_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2242]
INFO: [Synth 8-638] synthesizing module 'BD_auto_pc_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_auto_pc_2_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1E9RX7G' (40#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2058]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYQ2TC' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5876]
INFO: [Synth 8-3491] module 'BD_auto_pc_3' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'BD_auto_pc_3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6117]
INFO: [Synth 8-638] synthesizing module 'BD_auto_pc_3' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_auto_pc_3_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYQ2TC' (41#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5876]
INFO: [Synth 8-3491] module 'BD_xbar_4' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_4_stub.vhdl:5' bound to instance 'xbar' of component 'BD_xbar_4' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:12223]
INFO: [Synth 8-638] synthesizing module 'BD_xbar_4' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_xbar_4_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'BD_ps7_0_axi_periph_0' (42#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:11304]
INFO: [Synth 8-3491] module 'BD_rst_clk_wiz_0_100M_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_module' of component 'BD_rst_clk_wiz_0_100M_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:17046]
INFO: [Synth 8-638] synthesizing module 'BD_rst_clk_wiz_0_100M_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BD_util_vector_logic_0_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'BD_util_vector_logic_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:17059]
INFO: [Synth 8-638] synthesizing module 'BD_util_vector_logic_0_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'BD_util_vector_logic_1_0' declared at '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_util_vector_logic_1_0_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'BD_util_vector_logic_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:17064]
INFO: [Synth 8-638] synthesizing module 'BD_util_vector_logic_1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/realtime/BD_util_vector_logic_1_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'BD' (43#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:12461]
INFO: [Synth 8-256] done synthesizing module 'BD_wrapper' (44#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD_wrapper.vhd:45]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYQ2TC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYQ2TC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9RX7G has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1E9RX7G has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_CWXSC3 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_OPTG03 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_OPTG03 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_OPTG03 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_OPTG03 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_1I0OTGS has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVUNQF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVUNQF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVUNQF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UVUNQF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1DP0BE3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1DP0BE3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1DP0BE3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1DP0BE3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1IIYK4B has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1IIYK4B has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1IIYK4B has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1IIYK4B has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_QE8VN8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_QE8VN8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_QE8VN8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_QE8VN8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_C4QL6J has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_C4QL6J has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_C4QL6J has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_C4QL6J has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1CV4GYC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1CV4GYC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1CV4GYC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1CV4GYC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1JCUUQS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1JCUUQS has unconnected port M_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1270.016 ; gain = 357.699 ; free physical = 6431 ; free virtual = 127001
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1270.016 ; gain = 357.699 ; free physical = 6430 ; free virtual = 127000
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_auto_pc_0' instantiated as 'BD_i/ps7_0_axi_periph/m00_couplers/auto_pc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:267]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_auto_pc_1' instantiated as 'BD_i/ps7_0_axi_periph/m02_couplers/auto_pc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:1824]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_auto_pc_2' instantiated as 'BD_i/ps7_0_axi_periph/m03_couplers/auto_pc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:2242]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_auto_pc_3' instantiated as 'BD_i/ps7_0_axi_periph/s00_couplers/auto_pc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6117]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_clock_converter_mdm_0' instantiated as 'BD_i/axi_clock_converter_mdm' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14781]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_clock_converter_ni0_0' instantiated as 'BD_i/axi_clock_converter_ni0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14826]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_clock_converter_ni1_0' instantiated as 'BD_i/axi_clock_converter_ni1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14871]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_clock_converter_ni2_0' instantiated as 'BD_i/axi_clock_converter_ni2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14916]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_clock_converter_ni3_0' instantiated as 'BD_i/axi_clock_converter_ni3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:14961]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_gpio_1_0' instantiated as 'BD_i/axi_gpio_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15006]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_gpio_2_0' instantiated as 'BD_i/axi_gpio_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15029]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_gpio_3_0' instantiated as 'BD_i/axi_gpio_3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15052]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_perf_mon_0_0' instantiated as 'BD_i/axi_perf_mon_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15185]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_perf_mon_1_0' instantiated as 'BD_i/axi_perf_mon_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15249]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_perf_mon_2_0' instantiated as 'BD_i/axi_perf_mon_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15313]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_perf_mon_3_0' instantiated as 'BD_i/axi_perf_mon_3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15377]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_protocol_converter_0_0' instantiated as 'BD_i/axi_protocol_converter_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15441]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_pwm_pause_1_0' instantiated as 'BD_i/axi_pwm_pause_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15504]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_pwm_pause_2_0' instantiated as 'BD_i/axi_pwm_pause_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15533]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_pwm_pause_3_0' instantiated as 'BD_i/axi_pwm_pause_3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15562]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_timer_0_0' instantiated as 'BD_i/axi_timer_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15591]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_timer_1_0' instantiated as 'BD_i/axi_timer_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15620]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_timer_2_0' instantiated as 'BD_i/axi_timer_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15649]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_axi_timer_3_0' instantiated as 'BD_i/axi_timer_3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15678]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_dlmb_bram_if_cntlr_0' instantiated as 'BD_i/microblaze_1_local_memory/dlmb_bram_if_cntlr' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3818]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_dlmb_bram_if_cntlr_1' instantiated as 'BD_i/microblaze_2_local_memory/dlmb_bram_if_cntlr' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4370]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_dlmb_bram_if_cntlr_2' instantiated as 'BD_i/microblaze_3_local_memory/dlmb_bram_if_cntlr' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4922]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_dlmb_v10_0' instantiated as 'BD_i/microblaze_1_local_memory/dlmb_v10' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3872]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_dlmb_v10_1' instantiated as 'BD_i/microblaze_2_local_memory/dlmb_v10' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4424]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_dlmb_v10_2' instantiated as 'BD_i/microblaze_3_local_memory/dlmb_v10' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4976]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_ilmb_bram_if_cntlr_0' instantiated as 'BD_i/microblaze_1_local_memory/ilmb_bram_if_cntlr' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3900]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_ilmb_bram_if_cntlr_1' instantiated as 'BD_i/microblaze_2_local_memory/ilmb_bram_if_cntlr' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4452]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_ilmb_bram_if_cntlr_2' instantiated as 'BD_i/microblaze_3_local_memory/ilmb_bram_if_cntlr' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5004]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_ilmb_v10_0' instantiated as 'BD_i/microblaze_1_local_memory/ilmb_v10' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3954]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_ilmb_v10_1' instantiated as 'BD_i/microblaze_2_local_memory/ilmb_v10' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4506]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_ilmb_v10_2' instantiated as 'BD_i/microblaze_3_local_memory/ilmb_v10' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5058]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0' instantiated as 'BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15707]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_lmb_bram_0' instantiated as 'BD_i/microblaze_1_local_memory/lmb_bram' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:3982]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_lmb_bram_1' instantiated as 'BD_i/microblaze_2_local_memory/lmb_bram' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:4534]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_lmb_bram_2' instantiated as 'BD_i/microblaze_3_local_memory/lmb_bram' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5086]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_m00_data_fifo_0' instantiated as 'BD_i/axi_interconnect_0/m00_couplers/m00_data_fifo' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:508]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_mdm_1_0' instantiated as 'BD_i/mdm' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15798]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_microblaze_1_0' instantiated as 'BD_i/microblaze_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15849]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_microblaze_1_axi_intc_0' instantiated as 'BD_i/microblaze_1_axi_intc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:15954]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_microblaze_1_xlconcat_0' instantiated as 'BD_i/microblaze_1_xlconcat' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16170]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_microblaze_2_0' instantiated as 'BD_i/microblaze_2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16176]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_microblaze_2_axi_intc_0' instantiated as 'BD_i/microblaze_2_axi_intc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16281]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_microblaze_2_xlconcat_0' instantiated as 'BD_i/microblaze_2_xlconcat' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16497]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_microblaze_3_0' instantiated as 'BD_i/microblaze_3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16503]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_microblaze_3_axi_intc_0' instantiated as 'BD_i/microblaze_3_axi_intc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16608]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_microblaze_3_xlconcat_0' instantiated as 'BD_i/microblaze_3_xlconcat' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16824]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_processing_system7_0_0' instantiated as 'BD_i/processing_system7_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:16830]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_rst_clk_wiz_0_100M_0' instantiated as 'BD_i/rst_module' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:17046]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_s00_data_fifo_0' instantiated as 'BD_i/axi_interconnect_0/s00_couplers/s00_data_fifo' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:5744]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_s01_data_fifo_0' instantiated as 'BD_i/axi_interconnect_0/s01_couplers/s01_data_fifo' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6377]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_s02_data_fifo_0' instantiated as 'BD_i/axi_interconnect_0/s02_couplers/s02_data_fifo' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6598]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_s03_data_fifo_0' instantiated as 'BD_i/axi_interconnect_0/s03_couplers/s03_data_fifo' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:6819]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_util_vector_logic_0_0' instantiated as 'BD_i/util_vector_logic_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:17059]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_util_vector_logic_1_0' instantiated as 'BD_i/util_vector_logic_1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:17064]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_xbar_0' instantiated as 'BD_i/microblaze_1_axi_periph/xbar' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:8659]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_xbar_1' instantiated as 'BD_i/microblaze_2_axi_periph/xbar' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:9830]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_xbar_2' instantiated as 'BD_i/microblaze_3_axi_periph/xbar' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:11001]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_xbar_3' instantiated as 'BD_i/axi_interconnect_0/xbar' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:7539]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BD_xbar_4' instantiated as 'BD_i/ps7_0_axi_periph/xbar' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/hdl/BD.vhd:12223]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp/BD_axi_gpio_3_0_in_context.xdc] for cell 'BD_i/axi_gpio_1'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp/BD_axi_gpio_3_0_in_context.xdc] for cell 'BD_i/axi_gpio_1'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_2/BD_axi_gpio_3_0_in_context.xdc] for cell 'BD_i/axi_gpio_2'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_2/BD_axi_gpio_3_0_in_context.xdc] for cell 'BD_i/axi_gpio_2'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_3/BD_axi_gpio_3_0_in_context.xdc] for cell 'BD_i/axi_gpio_3'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_3/BD_axi_gpio_3_0_in_context.xdc] for cell 'BD_i/axi_gpio_3'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_4/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_pwm_pause_1'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_4/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_pwm_pause_1'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_5/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_pwm_pause_2'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_5/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_pwm_pause_2'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_6/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_pwm_pause_3'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_6/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_pwm_pause_3'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_7/BD_microblaze_1_0_in_context.xdc] for cell 'BD_i/microblaze_1'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_7/BD_microblaze_1_0_in_context.xdc] for cell 'BD_i/microblaze_1'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_8/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_8/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/dlmb_v10'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_9/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_9/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/ilmb_v10'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_10/BD_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_10/BD_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_11/BD_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_11/BD_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_12/BD_lmb_bram_0_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/lmb_bram'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_12/BD_lmb_bram_0_in_context.xdc] for cell 'BD_i/microblaze_1_local_memory/lmb_bram'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_13/BD_microblaze_1_axi_intc_0_in_context.xdc] for cell 'BD_i/microblaze_1_axi_intc'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_13/BD_microblaze_1_axi_intc_0_in_context.xdc] for cell 'BD_i/microblaze_1_axi_intc'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_14/BD_microblaze_3_xlconcat_0_in_context.xdc] for cell 'BD_i/microblaze_1_xlconcat'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_14/BD_microblaze_3_xlconcat_0_in_context.xdc] for cell 'BD_i/microblaze_1_xlconcat'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_15/BD_mdm_1_0_in_context.xdc] for cell 'BD_i/mdm'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_15/BD_mdm_1_0_in_context.xdc] for cell 'BD_i/mdm'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_16/BD_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'BD_i/rst_module'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_16/BD_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'BD_i/rst_module'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_17/BD_microblaze_3_0_in_context.xdc] for cell 'BD_i/microblaze_2'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_17/BD_microblaze_3_0_in_context.xdc] for cell 'BD_i/microblaze_2'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_18/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_18/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/dlmb_v10'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_19/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_19/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/ilmb_v10'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_20/BD_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_20/BD_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_21/BD_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_21/BD_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_22/BD_lmb_bram_1_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/lmb_bram'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_22/BD_lmb_bram_1_in_context.xdc] for cell 'BD_i/microblaze_2_local_memory/lmb_bram'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_23/BD_microblaze_1_axi_intc_0_in_context.xdc] for cell 'BD_i/microblaze_2_axi_intc'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_23/BD_microblaze_1_axi_intc_0_in_context.xdc] for cell 'BD_i/microblaze_2_axi_intc'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_24/BD_microblaze_3_xlconcat_0_in_context.xdc] for cell 'BD_i/microblaze_2_xlconcat'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_24/BD_microblaze_3_xlconcat_0_in_context.xdc] for cell 'BD_i/microblaze_2_xlconcat'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_25/BD_microblaze_3_0_in_context.xdc] for cell 'BD_i/microblaze_3'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_25/BD_microblaze_3_0_in_context.xdc] for cell 'BD_i/microblaze_3'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_26/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_26/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/dlmb_v10'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_27/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_27/BD_dlmb_v10_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/ilmb_v10'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_28/BD_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_28/BD_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_29/BD_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_29/BD_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_30/BD_lmb_bram_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/lmb_bram'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_30/BD_lmb_bram_2_in_context.xdc] for cell 'BD_i/microblaze_3_local_memory/lmb_bram'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_31/BD_microblaze_1_axi_intc_0_in_context.xdc] for cell 'BD_i/microblaze_3_axi_intc'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_31/BD_microblaze_1_axi_intc_0_in_context.xdc] for cell 'BD_i/microblaze_3_axi_intc'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_32/BD_microblaze_3_xlconcat_0_in_context.xdc] for cell 'BD_i/microblaze_3_xlconcat'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_32/BD_microblaze_3_xlconcat_0_in_context.xdc] for cell 'BD_i/microblaze_3_xlconcat'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_33/BD_util_vector_logic_0_0_in_context.xdc] for cell 'BD_i/util_vector_logic_0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_33/BD_util_vector_logic_0_0_in_context.xdc] for cell 'BD_i/util_vector_logic_0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc] for cell 'BD_i/processing_system7_0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc] for cell 'BD_i/processing_system7_0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_35/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_in_context.xdc] for cell 'BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_35/BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_in_context.xdc] for cell 'BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_36/BD_xbar_0_in_context.xdc] for cell 'BD_i/microblaze_1_axi_periph/xbar'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_36/BD_xbar_0_in_context.xdc] for cell 'BD_i/microblaze_1_axi_periph/xbar'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_37/BD_xbar_1_in_context.xdc] for cell 'BD_i/microblaze_2_axi_periph/xbar'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_37/BD_xbar_1_in_context.xdc] for cell 'BD_i/microblaze_2_axi_periph/xbar'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_38/BD_xbar_2_in_context.xdc] for cell 'BD_i/microblaze_3_axi_periph/xbar'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_38/BD_xbar_2_in_context.xdc] for cell 'BD_i/microblaze_3_axi_periph/xbar'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_39/BD_xbar_3_in_context.xdc] for cell 'BD_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_39/BD_xbar_3_in_context.xdc] for cell 'BD_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_40/BD_auto_pc_2_in_context.xdc] for cell 'BD_i/axi_protocol_converter_0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_40/BD_auto_pc_2_in_context.xdc] for cell 'BD_i/axi_protocol_converter_0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_41/BD_xbar_4_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_41/BD_xbar_4_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/xbar'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_42/BD_axi_perf_mon_0_0_in_context.xdc] for cell 'BD_i/axi_perf_mon_0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_42/BD_axi_perf_mon_0_0_in_context.xdc] for cell 'BD_i/axi_perf_mon_0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_43/BD_axi_perf_mon_1_0_in_context.xdc] for cell 'BD_i/axi_perf_mon_1'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_43/BD_axi_perf_mon_1_0_in_context.xdc] for cell 'BD_i/axi_perf_mon_1'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_44/BD_axi_perf_mon_2_0_in_context.xdc] for cell 'BD_i/axi_perf_mon_2'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_44/BD_axi_perf_mon_2_0_in_context.xdc] for cell 'BD_i/axi_perf_mon_2'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_45/BD_axi_perf_mon_3_0_in_context.xdc] for cell 'BD_i/axi_perf_mon_3'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_45/BD_axi_perf_mon_3_0_in_context.xdc] for cell 'BD_i/axi_perf_mon_3'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_46/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_timer_0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_46/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_timer_0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_47/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_timer_1'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_47/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_timer_1'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_48/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_timer_2'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_48/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_timer_2'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_49/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_timer_3'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_49/BD_axi_timer_3_0_in_context.xdc] for cell 'BD_i/axi_timer_3'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_50/BD_axi_clock_converter_mdm_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_mdm'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_50/BD_axi_clock_converter_mdm_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_mdm'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_51/BD_axi_clock_converter_ni0_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_ni0'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_51/BD_axi_clock_converter_ni0_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_ni0'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_52/BD_axi_clock_converter_ni0_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_ni1'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_52/BD_axi_clock_converter_ni0_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_ni1'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_53/BD_axi_clock_converter_ni0_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_ni2'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_53/BD_axi_clock_converter_ni0_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_ni2'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_54/BD_axi_clock_converter_ni0_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_ni3'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_54/BD_axi_clock_converter_ni0_0_in_context.xdc] for cell 'BD_i/axi_clock_converter_ni3'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_55/BD_util_vector_logic_1_0_in_context.xdc] for cell 'BD_i/util_vector_logic_1'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_55/BD_util_vector_logic_1_0_in_context.xdc] for cell 'BD_i/util_vector_logic_1'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_56/BD_s02_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_56/BD_s02_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_57/BD_s01_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_57/BD_s01_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/s01_couplers/s01_data_fifo'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_58/BD_s02_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/s02_couplers/s02_data_fifo'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_58/BD_s02_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/s02_couplers/s02_data_fifo'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_59/BD_s03_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/s03_couplers/s03_data_fifo'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_59/BD_s03_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/s03_couplers/s03_data_fifo'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_60/BD_m00_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_60/BD_m00_data_fifo_0_in_context.xdc] for cell 'BD_i/axi_interconnect_0/m00_couplers/m00_data_fifo'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_61/BD_auto_pc_0_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_61/BD_auto_pc_0_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_62/BD_auto_pc_1_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_62/BD_auto_pc_1_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_63/BD_auto_pc_2_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_63/BD_auto_pc_2_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_64/BD_auto_pc_3_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_64/BD_auto_pc_3_in_context.xdc] for cell 'BD_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:17]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:18]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:19]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDO_R'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDO_R'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TCK'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TCK'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TMS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TMS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDI'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'PL_PJTAG_TDI'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'IIC_SDA_MAIN_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'IIC_SDA_MAIN_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'IIC_SCL_MAIN_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'IIC_SCL_MAIN_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_1_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_1_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA23_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA26_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA22_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA25_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA29_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA31_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA33_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA18_CC_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'USRCLK_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'USRCLK_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'USRCLK_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'USRCLK_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_CLK1_M2C_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA17_CC_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA27_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA28_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA30_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA32_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA19_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA20_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA21_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_P'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'FMC2_LPC_LA24_N'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_0_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'PMOD2_0_LS'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW1'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW1'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW0'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'GPIO_DIP_SW0'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'IIC_RTC_IRQ_1_B'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'IIC_RTC_IRQ_1_B'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'HDMI_R_D12'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'HDMI_R_D12'. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:123]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:123]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:422]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:423]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:424]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:425]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:426]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:427]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:428]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:429]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:430]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:431]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:432]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:433]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:434]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:435]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:436]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:437]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:438]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:439]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:440]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:441]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:442]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:443]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:444]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:445]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:446]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:447]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:448]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:449]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:450]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:451]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:452]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:453]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:454]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:455]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:456]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:457]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:458]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:459]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:460]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:461]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:462]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:463]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:464]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:465]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:466]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:467]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:468]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:469]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:470]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:471]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:472]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:473]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:474]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:475]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:476]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:477]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:478]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:479]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:480]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:481]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:482]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:483]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:484]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:485]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:486]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:487]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:488]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:489]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:490]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:491]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:492]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:493]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:494]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:495]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:496]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:497]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:498]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:499]
CRITICAL WARNING: [Designutils 20-1307] Command 'NET' is not supported in the xdc constraint file. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:500]
INFO: [Common 17-14] Message 'Designutils 20-1307' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc:500]
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/BD_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/constrs_1/imports/dfs/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BD_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BD_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1655.148 ; gain = 0.000 ; free physical = 6220 ; free virtual = 126790
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6215 ; free virtual = 126786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6215 ; free virtual = 126786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/.Xil/Vivado-6655-tagesHPZ240/dcp_34/BD_processing_system7_0_0_in_context.xdc, line 264).
Applied set_property DONT_TOUCH = true for BD_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_clock_converter_mdm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_clock_converter_ni0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_clock_converter_ni1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_clock_converter_ni2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_clock_converter_ni3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_interconnect_0/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_interconnect_0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_interconnect_0/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_interconnect_0/s02_couplers/s02_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_interconnect_0/s03_couplers/s03_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_perf_mon_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_perf_mon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_perf_mon_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_perf_mon_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_pwm_pause_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_pwm_pause_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_pwm_pause_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_timer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/axi_timer_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/mdm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_1_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_2_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/microblaze_3_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/ps7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/rst_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BD_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6215 ; free virtual = 126786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6215 ; free virtual = 126786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6215 ; free virtual = 126786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/microblaze_1_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'BD_i/microblaze_1_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/microblaze_1_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'BD_i/microblaze_1_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/mdm/Dbg_Clk_0' to pin 'BD_i/mdm/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/mdm/Dbg_Clk_1' to pin 'BD_i/mdm/bbstub_Dbg_Clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/mdm/Dbg_Clk_2' to pin 'BD_i/mdm/bbstub_Dbg_Clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/mdm/Dbg_Update_0' to pin 'BD_i/mdm/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/mdm/Dbg_Update_1' to pin 'BD_i/mdm/bbstub_Dbg_Update_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/mdm/Dbg_Update_2' to pin 'BD_i/mdm/bbstub_Dbg_Update_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/microblaze_2_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'BD_i/microblaze_2_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/microblaze_2_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'BD_i/microblaze_2_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/microblaze_3_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'BD_i/microblaze_3_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/microblaze_3_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'BD_i/microblaze_3_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/processing_system7_0/FCLK_CLK0' to pin 'BD_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/processing_system7_0/FCLK_CLK1' to pin 'BD_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/processing_system7_0/FCLK_CLK2' to pin 'BD_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'BD_i/processing_system7_0/FCLK_CLK3' to pin 'BD_i/processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5819] Moved 16 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6261 ; free virtual = 126838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6261 ; free virtual = 126838
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6253 ; free virtual = 126833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6253 ; free virtual = 126833
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6253 ; free virtual = 126833
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6253 ; free virtual = 126833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6253 ; free virtual = 126833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6253 ; free virtual = 126833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6253 ; free virtual = 126833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |BD_axi_clock_converter_mdm_0         |         1|
|2     |BD_axi_clock_converter_ni0_0         |         1|
|3     |BD_axi_clock_converter_ni1_0         |         1|
|4     |BD_axi_clock_converter_ni2_0         |         1|
|5     |BD_axi_clock_converter_ni3_0         |         1|
|6     |BD_axi_gpio_1_0                      |         1|
|7     |BD_axi_gpio_2_0                      |         1|
|8     |BD_axi_gpio_3_0                      |         1|
|9     |BD_xbar_3                            |         1|
|10    |BD_m00_data_fifo_0                   |         1|
|11    |BD_s00_data_fifo_0                   |         1|
|12    |BD_s01_data_fifo_0                   |         1|
|13    |BD_s02_data_fifo_0                   |         1|
|14    |BD_s03_data_fifo_0                   |         1|
|15    |BD_axi_perf_mon_0_0                  |         1|
|16    |BD_axi_perf_mon_1_0                  |         1|
|17    |BD_axi_perf_mon_2_0                  |         1|
|18    |BD_axi_perf_mon_3_0                  |         1|
|19    |BD_axi_protocol_converter_0_0        |         1|
|20    |BD_axi_pwm_pause_1_0                 |         1|
|21    |BD_axi_pwm_pause_2_0                 |         1|
|22    |BD_axi_pwm_pause_3_0                 |         1|
|23    |BD_axi_timer_0_0                     |         1|
|24    |BD_axi_timer_1_0                     |         1|
|25    |BD_axi_timer_2_0                     |         1|
|26    |BD_axi_timer_3_0                     |         1|
|27    |BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0 |         1|
|28    |BD_mdm_1_0                           |         1|
|29    |BD_microblaze_1_0                    |         1|
|30    |BD_microblaze_1_axi_intc_0           |         1|
|31    |BD_xbar_0                            |         1|
|32    |BD_microblaze_1_xlconcat_0           |         1|
|33    |BD_microblaze_2_0                    |         1|
|34    |BD_microblaze_2_axi_intc_0           |         1|
|35    |BD_xbar_1                            |         1|
|36    |BD_microblaze_2_xlconcat_0           |         1|
|37    |BD_microblaze_3_0                    |         1|
|38    |BD_microblaze_3_axi_intc_0           |         1|
|39    |BD_xbar_2                            |         1|
|40    |BD_microblaze_3_xlconcat_0           |         1|
|41    |BD_processing_system7_0_0            |         1|
|42    |BD_xbar_4                            |         1|
|43    |BD_auto_pc_0                         |         1|
|44    |BD_auto_pc_1                         |         1|
|45    |BD_auto_pc_2                         |         1|
|46    |BD_auto_pc_3                         |         1|
|47    |BD_rst_clk_wiz_0_100M_0              |         1|
|48    |BD_util_vector_logic_0_0             |         1|
|49    |BD_util_vector_logic_1_0             |         1|
|50    |BD_dlmb_bram_if_cntlr_0              |         1|
|51    |BD_dlmb_v10_0                        |         1|
|52    |BD_ilmb_bram_if_cntlr_0              |         1|
|53    |BD_ilmb_v10_0                        |         1|
|54    |BD_lmb_bram_0                        |         1|
|55    |BD_dlmb_bram_if_cntlr_1              |         1|
|56    |BD_dlmb_v10_1                        |         1|
|57    |BD_ilmb_bram_if_cntlr_1              |         1|
|58    |BD_ilmb_v10_1                        |         1|
|59    |BD_lmb_bram_1                        |         1|
|60    |BD_dlmb_bram_if_cntlr_2              |         1|
|61    |BD_dlmb_v10_2                        |         1|
|62    |BD_ilmb_bram_if_cntlr_2              |         1|
|63    |BD_ilmb_v10_2                        |         1|
|64    |BD_lmb_bram_2                        |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |BD_auto_pc_0_bbox                         |     1|
|2     |BD_auto_pc_1_bbox                         |     1|
|3     |BD_auto_pc_2_bbox                         |     1|
|4     |BD_auto_pc_3_bbox                         |     1|
|5     |BD_axi_clock_converter_mdm_0_bbox         |     1|
|6     |BD_axi_clock_converter_ni0_0_bbox         |     1|
|7     |BD_axi_clock_converter_ni1_0_bbox         |     1|
|8     |BD_axi_clock_converter_ni2_0_bbox         |     1|
|9     |BD_axi_clock_converter_ni3_0_bbox         |     1|
|10    |BD_axi_gpio_1_0_bbox                      |     1|
|11    |BD_axi_gpio_2_0_bbox                      |     1|
|12    |BD_axi_gpio_3_0_bbox                      |     1|
|13    |BD_axi_perf_mon_0_0_bbox                  |     1|
|14    |BD_axi_perf_mon_1_0_bbox                  |     1|
|15    |BD_axi_perf_mon_2_0_bbox                  |     1|
|16    |BD_axi_perf_mon_3_0_bbox                  |     1|
|17    |BD_axi_protocol_converter_0_0_bbox        |     1|
|18    |BD_axi_pwm_pause_1_0_bbox                 |     1|
|19    |BD_axi_pwm_pause_2_0_bbox                 |     1|
|20    |BD_axi_pwm_pause_3_0_bbox                 |     1|
|21    |BD_axi_timer_0_0_bbox                     |     1|
|22    |BD_axi_timer_1_0_bbox                     |     1|
|23    |BD_axi_timer_2_0_bbox                     |     1|
|24    |BD_axi_timer_3_0_bbox                     |     1|
|25    |BD_dlmb_bram_if_cntlr_0_bbox              |     1|
|26    |BD_dlmb_bram_if_cntlr_1_bbox              |     1|
|27    |BD_dlmb_bram_if_cntlr_2_bbox              |     1|
|28    |BD_dlmb_v10_0_bbox                        |     1|
|29    |BD_dlmb_v10_1_bbox                        |     1|
|30    |BD_dlmb_v10_2_bbox                        |     1|
|31    |BD_ilmb_bram_if_cntlr_0_bbox              |     1|
|32    |BD_ilmb_bram_if_cntlr_1_bbox              |     1|
|33    |BD_ilmb_bram_if_cntlr_2_bbox              |     1|
|34    |BD_ilmb_v10_0_bbox                        |     1|
|35    |BD_ilmb_v10_1_bbox                        |     1|
|36    |BD_ilmb_v10_2_bbox                        |     1|
|37    |BD_kth_axi_Mesh_2D_Nostrum_2x2x1_0_0_bbox |     1|
|38    |BD_lmb_bram_0_bbox                        |     1|
|39    |BD_lmb_bram_1_bbox                        |     1|
|40    |BD_lmb_bram_2_bbox                        |     1|
|41    |BD_m00_data_fifo_0_bbox                   |     1|
|42    |BD_mdm_1_0_bbox                           |     1|
|43    |BD_microblaze_1_0_bbox                    |     1|
|44    |BD_microblaze_1_axi_intc_0_bbox           |     1|
|45    |BD_microblaze_1_xlconcat_0_bbox           |     1|
|46    |BD_microblaze_2_0_bbox                    |     1|
|47    |BD_microblaze_2_axi_intc_0_bbox           |     1|
|48    |BD_microblaze_2_xlconcat_0_bbox           |     1|
|49    |BD_microblaze_3_0_bbox                    |     1|
|50    |BD_microblaze_3_axi_intc_0_bbox           |     1|
|51    |BD_microblaze_3_xlconcat_0_bbox           |     1|
|52    |BD_processing_system7_0_0_bbox            |     1|
|53    |BD_rst_clk_wiz_0_100M_0_bbox              |     1|
|54    |BD_s00_data_fifo_0_bbox                   |     1|
|55    |BD_s01_data_fifo_0_bbox                   |     1|
|56    |BD_s02_data_fifo_0_bbox                   |     1|
|57    |BD_s03_data_fifo_0_bbox                   |     1|
|58    |BD_util_vector_logic_0_0_bbox             |     1|
|59    |BD_util_vector_logic_1_0_bbox             |     1|
|60    |BD_xbar_0_bbox                            |     1|
|61    |BD_xbar_1_bbox                            |     1|
|62    |BD_xbar_2_bbox                            |     1|
|63    |BD_xbar_3_bbox                            |     1|
|64    |BD_xbar_4_bbox                            |     1|
|65    |IBUF                                      |     1|
|66    |OBUF                                      |     4|
+------+------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  9252|
|2     |  BD_i                        |BD                                    |  9247|
|3     |    axi_interconnect_0        |BD_axi_interconnect_0_0               |   979|
|4     |      m00_couplers            |m00_couplers_imp_1RR48XB              |    96|
|5     |      s00_couplers            |s00_couplers_imp_K8EK03               |   152|
|6     |      s01_couplers            |s01_couplers_imp_1MMHJ1O              |   152|
|7     |      s02_couplers            |s02_couplers_imp_19QKCIK              |   152|
|8     |      s03_couplers            |s03_couplers_imp_HLRTBN               |   152|
|9     |    microblaze_1_axi_periph   |BD_microblaze_1_axi_periph_0          |   818|
|10    |    microblaze_2_axi_periph   |BD_microblaze_2_axi_periph_0          |   818|
|11    |    microblaze_3_axi_periph   |BD_microblaze_3_axi_periph_0          |   818|
|12    |    ps7_0_axi_periph          |BD_ps7_0_axi_periph_0                 |  1541|
|13    |      m00_couplers            |m00_couplers_imp_1I0OTGS              |   147|
|14    |      m02_couplers            |m02_couplers_imp_CWXSC3               |   145|
|15    |      m03_couplers            |m03_couplers_imp_1E9RX7G              |   177|
|16    |      s00_couplers            |s00_couplers_imp_UYQ2TC               |   254|
|17    |    microblaze_1_local_memory |microblaze_1_local_memory_imp_1T3KHUM |   494|
|18    |    microblaze_2_local_memory |microblaze_2_local_memory_imp_1I77YR0 |   494|
|19    |    microblaze_3_local_memory |microblaze_3_local_memory_imp_UB8K71  |   494|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6253 ; free virtual = 126833
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1655.148 ; gain = 138.469 ; free physical = 6253 ; free virtual = 126833
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1655.148 ; gain = 742.832 ; free physical = 6255 ; free virtual = 126835
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
254 Infos, 265 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1655.148 ; gain = 548.184 ; free physical = 6259 ; free virtual = 126831
INFO: [Common 17-1381] The checkpoint '/home/tage/git/NoC/programmableCh/dfs/project/project.runs/synth_1/BD_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1655.148 ; gain = 0.000 ; free physical = 6254 ; free virtual = 126826
INFO: [Common 17-206] Exiting Vivado at Mon May 22 11:39:45 2017...
