
os_linnert.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e494  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  0800e640  0800e640  0000f640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e6d0  0800e6d0  0001010c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e6d0  0800e6d0  0000f6d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e6d8  0800e6d8  0001010c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e6d8  0800e6d8  0000f6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e6dc  0800e6dc  0000f6dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000010c  20000000  0800e6e0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023c4  2000010c  0800e7ec  0001010c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200024d0  0800e7ec  000104d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001010c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b760  00000000  00000000  0001013c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000058e6  00000000  00000000  0003b89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025d0  00000000  00000000  00041188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d44  00000000  00000000  00043758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003285c  00000000  00000000  0004549c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ea73  00000000  00000000  00077cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00124c0c  00000000  00000000  000a676b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001cb377  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a290  00000000  00000000  001cb3bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001d564c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000010c 	.word	0x2000010c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800e628 	.word	0x0800e628

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000110 	.word	0x20000110
 80001e8:	0800e628 	.word	0x0800e628

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f001 fe35 	bl	800218a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f828 	bl	8000574 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000524:	f000 f888 	bl	8000638 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000528:	f000 fdd2 	bl	80010d0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800052c:	f000 f8ba 	bl	80006a4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000530:	f000 f92e 	bl	8000790 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000534:	f000 f990 	bl	8000858 <MX_ADC3_Init>
  MX_DCMI_Init();
 8000538:	f000 f9f2 	bl	8000920 <MX_DCMI_Init>
  MX_DFSDM1_Init();
 800053c:	f000 fa24 	bl	8000988 <MX_DFSDM1_Init>
  MX_FMC_Init();
 8000540:	f000 fd18 	bl	8000f74 <MX_FMC_Init>
  MX_I2C1_Init();
 8000544:	f000 fa8c 	bl	8000a60 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000548:	f000 fac8 	bl	8000adc <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 800054c:	f000 fb04 	bl	8000b58 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8000550:	f000 fb30 	bl	8000bb4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000554:	f000 fb5e 	bl	8000c14 <MX_USART2_UART_Init>
  MX_QUADSPI_Init();
 8000558:	f000 fb8c 	bl	8000c74 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 800055c:	f000 fbb6 	bl	8000ccc <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 8000560:	f000 fc5c 	bl	8000e1c <MX_SDMMC1_SD_Init>
  MX_SPI1_Init();
 8000564:	f000 fc8a 	bl	8000e7c <MX_SPI1_Init>
  MX_SPI2_Init();
 8000568:	f000 fcc6 	bl	8000ef8 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 800056c:	f00d fa26 	bl	800d9bc <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000570:	bf00      	nop
 8000572:	e7fd      	b.n	8000570 <main+0x58>

08000574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b096      	sub	sp, #88	@ 0x58
 8000578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057a:	f107 0314 	add.w	r3, r7, #20
 800057e:	2244      	movs	r2, #68	@ 0x44
 8000580:	2100      	movs	r1, #0
 8000582:	4618      	mov	r0, r3
 8000584:	f00e f824 	bl	800e5d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000588:	463b      	mov	r3, r7
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
 800058e:	605a      	str	r2, [r3, #4]
 8000590:	609a      	str	r2, [r3, #8]
 8000592:	60da      	str	r2, [r3, #12]
 8000594:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000596:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800059a:	f004 fe19 	bl	80051d0 <HAL_PWREx_ControlVoltageScaling>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005a4:	f000 ff0c 	bl	80013c0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80005a8:	f004 fdf4 	bl	8005194 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80005ac:	4b21      	ldr	r3, [pc, #132]	@ (8000634 <SystemClock_Config+0xc0>)
 80005ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80005b2:	4a20      	ldr	r2, [pc, #128]	@ (8000634 <SystemClock_Config+0xc0>)
 80005b4:	f023 0318 	bic.w	r3, r3, #24
 80005b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80005bc:	2314      	movs	r3, #20
 80005be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80005c0:	2301      	movs	r3, #1
 80005c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005c4:	2301      	movs	r3, #1
 80005c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005c8:	2300      	movs	r3, #0
 80005ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 80005cc:	2390      	movs	r3, #144	@ 0x90
 80005ce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005d0:	2302      	movs	r3, #2
 80005d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80005d4:	2301      	movs	r3, #1
 80005d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 5;
 80005d8:	2305      	movs	r3, #5
 80005da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 80005dc:	2347      	movs	r3, #71	@ 0x47
 80005de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005e0:	2302      	movs	r3, #2
 80005e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005e4:	2302      	movs	r3, #2
 80005e6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 80005e8:	2306      	movs	r3, #6
 80005ea:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ec:	f107 0314 	add.w	r3, r7, #20
 80005f0:	4618      	mov	r0, r3
 80005f2:	f004 ff25 	bl	8005440 <HAL_RCC_OscConfig>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80005fc:	f000 fee0 	bl	80013c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000600:	230f      	movs	r3, #15
 8000602:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000604:	2303      	movs	r3, #3
 8000606:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000608:	2390      	movs	r3, #144	@ 0x90
 800060a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800060c:	2300      	movs	r3, #0
 800060e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000610:	2300      	movs	r3, #0
 8000612:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000614:	463b      	mov	r3, r7
 8000616:	2100      	movs	r1, #0
 8000618:	4618      	mov	r0, r3
 800061a:	f005 fb2b 	bl	8005c74 <HAL_RCC_ClockConfig>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000624:	f000 fecc 	bl	80013c0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000628:	f006 fdfc 	bl	8007224 <HAL_RCCEx_EnableMSIPLLMode>
}
 800062c:	bf00      	nop
 800062e:	3758      	adds	r7, #88	@ 0x58
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40021000 	.word	0x40021000

08000638 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b0a4      	sub	sp, #144	@ 0x90
 800063c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	228c      	movs	r2, #140	@ 0x8c
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f00d ffc3 	bl	800e5d0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_USB
 800064a:	4b14      	ldr	r3, [pc, #80]	@ (800069c <PeriphCommonClock_Config+0x64>)
 800064c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800064e:	2300      	movs	r3, #0
 8000650:	66fb      	str	r3, [r7, #108]	@ 0x6c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000652:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000656:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800065a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800065e:	677b      	str	r3, [r7, #116]	@ 0x74
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8000660:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000664:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000666:	2301      	movs	r3, #1
 8000668:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 800066a:	2305      	movs	r3, #5
 800066c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 20;
 800066e:	2314      	movs	r3, #20
 8000670:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000672:	2302      	movs	r3, #2
 8000674:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000676:	2302      	movs	r3, #2
 8000678:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800067a:	2302      	movs	r3, #2
 800067c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 800067e:	4b08      	ldr	r3, [pc, #32]	@ (80006a0 <PeriphCommonClock_Config+0x68>)
 8000680:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	4618      	mov	r0, r3
 8000686:	f005 fd19 	bl	80060bc <HAL_RCCEx_PeriphCLKConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8000690:	f000 fe96 	bl	80013c0 <Error_Handler>
  }
}
 8000694:	bf00      	nop
 8000696:	3790      	adds	r7, #144	@ 0x90
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	00086800 	.word	0x00086800
 80006a0:	01110000 	.word	0x01110000

080006a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b08a      	sub	sp, #40	@ 0x28
 80006a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006aa:	f107 031c 	add.w	r3, r7, #28
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	605a      	str	r2, [r3, #4]
 80006b4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
 80006c4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006c6:	4b2f      	ldr	r3, [pc, #188]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006c8:	4a2f      	ldr	r2, [pc, #188]	@ (8000788 <MX_ADC1_Init+0xe4>)
 80006ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006cc:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006d2:	4b2c      	ldr	r3, [pc, #176]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006da:	2200      	movs	r2, #0
 80006dc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006de:	4b29      	ldr	r3, [pc, #164]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006e4:	4b27      	ldr	r3, [pc, #156]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006e6:	2204      	movs	r2, #4
 80006e8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006ea:	4b26      	ldr	r3, [pc, #152]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006f0:	4b24      	ldr	r3, [pc, #144]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <MX_ADC1_Init+0xe0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000704:	4b1f      	ldr	r3, [pc, #124]	@ (8000784 <MX_ADC1_Init+0xe0>)
 8000706:	2200      	movs	r2, #0
 8000708:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800070a:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <MX_ADC1_Init+0xe0>)
 800070c:	2200      	movs	r2, #0
 800070e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000710:	4b1c      	ldr	r3, [pc, #112]	@ (8000784 <MX_ADC1_Init+0xe0>)
 8000712:	2200      	movs	r2, #0
 8000714:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000718:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <MX_ADC1_Init+0xe0>)
 800071a:	2200      	movs	r2, #0
 800071c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800071e:	4b19      	ldr	r3, [pc, #100]	@ (8000784 <MX_ADC1_Init+0xe0>)
 8000720:	2200      	movs	r2, #0
 8000722:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000726:	4817      	ldr	r0, [pc, #92]	@ (8000784 <MX_ADC1_Init+0xe0>)
 8000728:	f001 ff68 	bl	80025fc <HAL_ADC_Init>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000732:	f000 fe45 	bl	80013c0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000736:	2300      	movs	r3, #0
 8000738:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800073a:	f107 031c 	add.w	r3, r7, #28
 800073e:	4619      	mov	r1, r3
 8000740:	4810      	ldr	r0, [pc, #64]	@ (8000784 <MX_ADC1_Init+0xe0>)
 8000742:	f002 fce1 	bl	8003108 <HAL_ADCEx_MultiModeConfigChannel>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800074c:	f000 fe38 	bl	80013c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000750:	4b0e      	ldr	r3, [pc, #56]	@ (800078c <MX_ADC1_Init+0xe8>)
 8000752:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000754:	2306      	movs	r3, #6
 8000756:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000758:	2300      	movs	r3, #0
 800075a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800075c:	237f      	movs	r3, #127	@ 0x7f
 800075e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000760:	2304      	movs	r3, #4
 8000762:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000764:	2300      	movs	r3, #0
 8000766:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000768:	1d3b      	adds	r3, r7, #4
 800076a:	4619      	mov	r1, r3
 800076c:	4805      	ldr	r0, [pc, #20]	@ (8000784 <MX_ADC1_Init+0xe0>)
 800076e:	f002 f899 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000778:	f000 fe22 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800077c:	bf00      	nop
 800077e:	3728      	adds	r7, #40	@ 0x28
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000128 	.word	0x20000128
 8000788:	50040000 	.word	0x50040000
 800078c:	10c00010 	.word	0x10c00010

08000790 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000796:	463b      	mov	r3, r7
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
 80007a0:	60da      	str	r2, [r3, #12]
 80007a2:	611a      	str	r2, [r3, #16]
 80007a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80007a6:	4b29      	ldr	r3, [pc, #164]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007a8:	4a29      	ldr	r2, [pc, #164]	@ (8000850 <MX_ADC2_Init+0xc0>)
 80007aa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007ac:	4b27      	ldr	r3, [pc, #156]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80007b2:	4b26      	ldr	r3, [pc, #152]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007b8:	4b24      	ldr	r3, [pc, #144]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007be:	4b23      	ldr	r3, [pc, #140]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007c4:	4b21      	ldr	r3, [pc, #132]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007c6:	2204      	movs	r2, #4
 80007c8:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80007ca:	4b20      	ldr	r3, [pc, #128]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80007d0:	4b1e      	ldr	r3, [pc, #120]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80007d6:	4b1d      	ldr	r3, [pc, #116]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007d8:	2201      	movs	r2, #1
 80007da:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007dc:	4b1b      	ldr	r3, [pc, #108]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007de:	2200      	movs	r2, #0
 80007e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007e4:	4b19      	ldr	r3, [pc, #100]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007ea:	4b18      	ldr	r3, [pc, #96]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80007f0:	4b16      	ldr	r3, [pc, #88]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007f8:	4b14      	ldr	r3, [pc, #80]	@ (800084c <MX_ADC2_Init+0xbc>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80007fe:	4b13      	ldr	r3, [pc, #76]	@ (800084c <MX_ADC2_Init+0xbc>)
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000806:	4811      	ldr	r0, [pc, #68]	@ (800084c <MX_ADC2_Init+0xbc>)
 8000808:	f001 fef8 	bl	80025fc <HAL_ADC_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000812:	f000 fdd5 	bl	80013c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000816:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <MX_ADC2_Init+0xc4>)
 8000818:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800081a:	2306      	movs	r3, #6
 800081c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800081e:	2300      	movs	r3, #0
 8000820:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000822:	237f      	movs	r3, #127	@ 0x7f
 8000824:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000826:	2304      	movs	r3, #4
 8000828:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800082e:	463b      	mov	r3, r7
 8000830:	4619      	mov	r1, r3
 8000832:	4806      	ldr	r0, [pc, #24]	@ (800084c <MX_ADC2_Init+0xbc>)
 8000834:	f002 f836 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 800083e:	f000 fdbf 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000842:	bf00      	nop
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000190 	.word	0x20000190
 8000850:	50040100 	.word	0x50040100
 8000854:	25b00200 	.word	0x25b00200

08000858 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800085e:	463b      	mov	r3, r7
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
 800086c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800086e:	4b29      	ldr	r3, [pc, #164]	@ (8000914 <MX_ADC3_Init+0xbc>)
 8000870:	4a29      	ldr	r2, [pc, #164]	@ (8000918 <MX_ADC3_Init+0xc0>)
 8000872:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000874:	4b27      	ldr	r3, [pc, #156]	@ (8000914 <MX_ADC3_Init+0xbc>)
 8000876:	2200      	movs	r2, #0
 8000878:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800087a:	4b26      	ldr	r3, [pc, #152]	@ (8000914 <MX_ADC3_Init+0xbc>)
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000880:	4b24      	ldr	r3, [pc, #144]	@ (8000914 <MX_ADC3_Init+0xbc>)
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000886:	4b23      	ldr	r3, [pc, #140]	@ (8000914 <MX_ADC3_Init+0xbc>)
 8000888:	2200      	movs	r2, #0
 800088a:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800088c:	4b21      	ldr	r3, [pc, #132]	@ (8000914 <MX_ADC3_Init+0xbc>)
 800088e:	2204      	movs	r2, #4
 8000890:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000892:	4b20      	ldr	r3, [pc, #128]	@ (8000914 <MX_ADC3_Init+0xbc>)
 8000894:	2200      	movs	r2, #0
 8000896:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000898:	4b1e      	ldr	r3, [pc, #120]	@ (8000914 <MX_ADC3_Init+0xbc>)
 800089a:	2200      	movs	r2, #0
 800089c:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 800089e:	4b1d      	ldr	r3, [pc, #116]	@ (8000914 <MX_ADC3_Init+0xbc>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80008a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000914 <MX_ADC3_Init+0xbc>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008ac:	4b19      	ldr	r3, [pc, #100]	@ (8000914 <MX_ADC3_Init+0xbc>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008b2:	4b18      	ldr	r3, [pc, #96]	@ (8000914 <MX_ADC3_Init+0xbc>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80008b8:	4b16      	ldr	r3, [pc, #88]	@ (8000914 <MX_ADC3_Init+0xbc>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008c0:	4b14      	ldr	r3, [pc, #80]	@ (8000914 <MX_ADC3_Init+0xbc>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80008c6:	4b13      	ldr	r3, [pc, #76]	@ (8000914 <MX_ADC3_Init+0xbc>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80008ce:	4811      	ldr	r0, [pc, #68]	@ (8000914 <MX_ADC3_Init+0xbc>)
 80008d0:	f001 fe94 	bl	80025fc <HAL_ADC_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 80008da:	f000 fd71 	bl	80013c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80008de:	4b0f      	ldr	r3, [pc, #60]	@ (800091c <MX_ADC3_Init+0xc4>)
 80008e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008e2:	2306      	movs	r3, #6
 80008e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80008e6:	2300      	movs	r3, #0
 80008e8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008ea:	237f      	movs	r3, #127	@ 0x7f
 80008ec:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ee:	2304      	movs	r3, #4
 80008f0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008f6:	463b      	mov	r3, r7
 80008f8:	4619      	mov	r1, r3
 80008fa:	4806      	ldr	r0, [pc, #24]	@ (8000914 <MX_ADC3_Init+0xbc>)
 80008fc:	f001 ffd2 	bl	80028a4 <HAL_ADC_ConfigChannel>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 8000906:	f000 fd5b 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800090a:	bf00      	nop
 800090c:	3718      	adds	r7, #24
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	200001f8 	.word	0x200001f8
 8000918:	50040200 	.word	0x50040200
 800091c:	36902000 	.word	0x36902000

08000920 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000924:	4b16      	ldr	r3, [pc, #88]	@ (8000980 <MX_DCMI_Init+0x60>)
 8000926:	4a17      	ldr	r2, [pc, #92]	@ (8000984 <MX_DCMI_Init+0x64>)
 8000928:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800092a:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <MX_DCMI_Init+0x60>)
 800092c:	2200      	movs	r2, #0
 800092e:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000930:	4b13      	ldr	r3, [pc, #76]	@ (8000980 <MX_DCMI_Init+0x60>)
 8000932:	2200      	movs	r2, #0
 8000934:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000936:	4b12      	ldr	r3, [pc, #72]	@ (8000980 <MX_DCMI_Init+0x60>)
 8000938:	2200      	movs	r2, #0
 800093a:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 800093c:	4b10      	ldr	r3, [pc, #64]	@ (8000980 <MX_DCMI_Init+0x60>)
 800093e:	2200      	movs	r2, #0
 8000940:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000942:	4b0f      	ldr	r3, [pc, #60]	@ (8000980 <MX_DCMI_Init+0x60>)
 8000944:	2200      	movs	r2, #0
 8000946:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000948:	4b0d      	ldr	r3, [pc, #52]	@ (8000980 <MX_DCMI_Init+0x60>)
 800094a:	2200      	movs	r2, #0
 800094c:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800094e:	4b0c      	ldr	r3, [pc, #48]	@ (8000980 <MX_DCMI_Init+0x60>)
 8000950:	2200      	movs	r2, #0
 8000952:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000954:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <MX_DCMI_Init+0x60>)
 8000956:	2200      	movs	r2, #0
 8000958:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 800095a:	4b09      	ldr	r3, [pc, #36]	@ (8000980 <MX_DCMI_Init+0x60>)
 800095c:	2200      	movs	r2, #0
 800095e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000960:	4b07      	ldr	r3, [pc, #28]	@ (8000980 <MX_DCMI_Init+0x60>)
 8000962:	2200      	movs	r2, #0
 8000964:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000966:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <MX_DCMI_Init+0x60>)
 8000968:	2200      	movs	r2, #0
 800096a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 800096c:	4804      	ldr	r0, [pc, #16]	@ (8000980 <MX_DCMI_Init+0x60>)
 800096e:	f002 fd8d 	bl	800348c <HAL_DCMI_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000978:	f000 fd22 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20000260 	.word	0x20000260
 8000984:	50050000 	.word	0x50050000

08000988 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 800098c:	4b30      	ldr	r3, [pc, #192]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 800098e:	4a31      	ldr	r2, [pc, #196]	@ (8000a54 <MX_DFSDM1_Init+0xcc>)
 8000990:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000992:	4b2f      	ldr	r3, [pc, #188]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 8000994:	2201      	movs	r2, #1
 8000996:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000998:	4b2d      	ldr	r3, [pc, #180]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 800099a:	2200      	movs	r2, #0
 800099c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800099e:	4b2c      	ldr	r3, [pc, #176]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009a0:	2202      	movs	r2, #2
 80009a2:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80009a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80009aa:	4b29      	ldr	r3, [pc, #164]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80009b0:	4b27      	ldr	r3, [pc, #156]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80009b6:	4b26      	ldr	r3, [pc, #152]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80009bc:	4b24      	ldr	r3, [pc, #144]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009be:	2204      	movs	r2, #4
 80009c0:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80009c2:	4b23      	ldr	r3, [pc, #140]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80009c8:	4b21      	ldr	r3, [pc, #132]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009ca:	2201      	movs	r2, #1
 80009cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80009ce:	4b20      	ldr	r3, [pc, #128]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80009d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80009da:	481d      	ldr	r0, [pc, #116]	@ (8000a50 <MX_DFSDM1_Init+0xc8>)
 80009dc:	f002 fddc 	bl	8003598 <HAL_DFSDM_ChannelInit>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 80009e6:	f000 fceb 	bl	80013c0 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80009ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 80009ec:	4a1b      	ldr	r2, [pc, #108]	@ (8000a5c <MX_DFSDM1_Init+0xd4>)
 80009ee:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80009f0:	4b19      	ldr	r3, [pc, #100]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80009f6:	4b18      	ldr	r3, [pc, #96]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 80009fc:	4b16      	ldr	r3, [pc, #88]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 80009fe:	2202      	movs	r2, #2
 8000a00:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000a02:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000a08:	4b13      	ldr	r3, [pc, #76]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000a0e:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a14:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000a16:	4b10      	ldr	r3, [pc, #64]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a1e:	2204      	movs	r2, #4
 8000a20:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000a22:	4b0d      	ldr	r3, [pc, #52]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000a28:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000a34:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000a3a:	4807      	ldr	r0, [pc, #28]	@ (8000a58 <MX_DFSDM1_Init+0xd0>)
 8000a3c:	f002 fdac 	bl	8003598 <HAL_DFSDM_ChannelInit>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_DFSDM1_Init+0xc2>
  {
    Error_Handler();
 8000a46:	f000 fcbb 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	200002c4 	.word	0x200002c4
 8000a54:	40016020 	.word	0x40016020
 8000a58:	200002fc 	.word	0x200002fc
 8000a5c:	40016040 	.word	0x40016040

08000a60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a64:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a66:	4a1c      	ldr	r2, [pc, #112]	@ (8000ad8 <MX_I2C1_Init+0x78>)
 8000a68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8000a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a6c:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000a70:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a72:	4b18      	ldr	r3, [pc, #96]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a78:	4b16      	ldr	r3, [pc, #88]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a84:	4b13      	ldr	r3, [pc, #76]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a90:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a9c:	480d      	ldr	r0, [pc, #52]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000a9e:	f003 f8b1 	bl	8003c04 <HAL_I2C_Init>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000aa8:	f000 fc8a 	bl	80013c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000aac:	2100      	movs	r1, #0
 8000aae:	4809      	ldr	r0, [pc, #36]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000ab0:	f003 f943 	bl	8003d3a <HAL_I2CEx_ConfigAnalogFilter>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000aba:	f000 fc81 	bl	80013c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4804      	ldr	r0, [pc, #16]	@ (8000ad4 <MX_I2C1_Init+0x74>)
 8000ac2:	f003 f985 	bl	8003dd0 <HAL_I2CEx_ConfigDigitalFilter>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000acc:	f000 fc78 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20000334 	.word	0x20000334
 8000ad8:	40005400 	.word	0x40005400

08000adc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8000b54 <MX_I2C2_Init+0x78>)
 8000ae4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 8000ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000ae8:	f640 6214 	movw	r2, #3604	@ 0xe14
 8000aec:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000aee:	4b18      	ldr	r3, [pc, #96]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000af4:	4b16      	ldr	r3, [pc, #88]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000afa:	4b15      	ldr	r3, [pc, #84]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000b00:	4b13      	ldr	r3, [pc, #76]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b06:	4b12      	ldr	r3, [pc, #72]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b0c:	4b10      	ldr	r3, [pc, #64]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b12:	4b0f      	ldr	r3, [pc, #60]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b18:	480d      	ldr	r0, [pc, #52]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000b1a:	f003 f873 	bl	8003c04 <HAL_I2C_Init>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b24:	f000 fc4c 	bl	80013c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4809      	ldr	r0, [pc, #36]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000b2c:	f003 f905 	bl	8003d3a <HAL_I2CEx_ConfigAnalogFilter>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000b36:	f000 fc43 	bl	80013c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	4804      	ldr	r0, [pc, #16]	@ (8000b50 <MX_I2C2_Init+0x74>)
 8000b3e:	f003 f947 	bl	8003dd0 <HAL_I2CEx_ConfigDigitalFilter>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000b48:	f000 fc3a 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20000388 	.word	0x20000388
 8000b54:	40005800 	.word	0x40005800

08000b58 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000b5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b5e:	4a13      	ldr	r2, [pc, #76]	@ (8000bac <MX_LPUART1_UART_Init+0x54>)
 8000b60:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000b62:	4b11      	ldr	r3, [pc, #68]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b64:	4a12      	ldr	r2, [pc, #72]	@ (8000bb0 <MX_LPUART1_UART_Init+0x58>)
 8000b66:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000b68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b6e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000b70:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000b76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b7e:	220c      	movs	r2, #12
 8000b80:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b82:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b88:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000b94:	4804      	ldr	r0, [pc, #16]	@ (8000ba8 <MX_LPUART1_UART_Init+0x50>)
 8000b96:	f007 feac 	bl	80088f2 <HAL_UART_Init>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000ba0:	f000 fc0e 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	200003dc 	.word	0x200003dc
 8000bac:	40008000 	.word	0x40008000
 8000bb0:	00033324 	.word	0x00033324

08000bb4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bb8:	4b14      	ldr	r3, [pc, #80]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000bba:	4a15      	ldr	r2, [pc, #84]	@ (8000c10 <MX_USART1_UART_Init+0x5c>)
 8000bbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bbe:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000bc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bc6:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000bda:	220c      	movs	r2, #12
 8000bdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000bde:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000be0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000be4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000be6:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bec:	4b07      	ldr	r3, [pc, #28]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bf2:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bf8:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <MX_USART1_UART_Init+0x58>)
 8000bfa:	f007 fe7a 	bl	80088f2 <HAL_UART_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8000c04:	f000 fbdc 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20000464 	.word	0x20000464
 8000c10:	40013800 	.word	0x40013800

08000c14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c18:	4b14      	ldr	r3, [pc, #80]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c1a:	4a15      	ldr	r2, [pc, #84]	@ (8000c70 <MX_USART2_UART_Init+0x5c>)
 8000c1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c1e:	4b13      	ldr	r3, [pc, #76]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c26:	4b11      	ldr	r3, [pc, #68]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c32:	4b0e      	ldr	r3, [pc, #56]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c38:	4b0c      	ldr	r3, [pc, #48]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c44:	4b09      	ldr	r3, [pc, #36]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c4a:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c50:	4b06      	ldr	r3, [pc, #24]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c56:	4805      	ldr	r0, [pc, #20]	@ (8000c6c <MX_USART2_UART_Init+0x58>)
 8000c58:	f007 fe4b 	bl	80088f2 <HAL_UART_Init>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c62:	f000 fbad 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200004ec 	.word	0x200004ec
 8000c70:	40004400 	.word	0x40004400

08000c74 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000c78:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000c7a:	4a13      	ldr	r2, [pc, #76]	@ (8000cc8 <MX_QUADSPI_Init+0x54>)
 8000c7c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000c7e:	4b11      	ldr	r3, [pc, #68]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000c80:	2202      	movs	r2, #2
 8000c82:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000c84:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000c86:	2204      	movs	r2, #4
 8000c88:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000c8c:	2210      	movs	r2, #16
 8000c8e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000c90:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000c92:	2217      	movs	r2, #23
 8000c94:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000c96:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000c9c:	4b09      	ldr	r3, [pc, #36]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000ca2:	4b08      	ldr	r3, [pc, #32]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000ca8:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000cae:	4805      	ldr	r0, [pc, #20]	@ (8000cc4 <MX_QUADSPI_Init+0x50>)
 8000cb0:	f004 fb04 	bl	80052bc <HAL_QSPI_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000cba:	f000 fb81 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000574 	.word	0x20000574
 8000cc8:	a0001000 	.word	0xa0001000

08000ccc <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000cd0:	4b4d      	ldr	r3, [pc, #308]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000cd2:	4a4e      	ldr	r2, [pc, #312]	@ (8000e0c <MX_SAI1_Init+0x140>)
 8000cd4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000cd6:	4b4c      	ldr	r3, [pc, #304]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000cdc:	4b4a      	ldr	r3, [pc, #296]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8000ce2:	4b49      	ldr	r3, [pc, #292]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000ce4:	2240      	movs	r2, #64	@ 0x40
 8000ce6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000ce8:	4b47      	ldr	r3, [pc, #284]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000cee:	4b46      	ldr	r3, [pc, #280]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000cf4:	4b44      	ldr	r3, [pc, #272]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000cfa:	4b43      	ldr	r3, [pc, #268]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000d00:	4b41      	ldr	r3, [pc, #260]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d06:	4b40      	ldr	r3, [pc, #256]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000d0c:	4b3e      	ldr	r3, [pc, #248]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d0e:	4a40      	ldr	r2, [pc, #256]	@ (8000e10 <MX_SAI1_Init+0x144>)
 8000d10:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000d12:	4b3d      	ldr	r3, [pc, #244]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000d18:	4b3b      	ldr	r3, [pc, #236]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000d1e:	4b3a      	ldr	r3, [pc, #232]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000d24:	4b38      	ldr	r3, [pc, #224]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000d2a:	4b37      	ldr	r3, [pc, #220]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d2c:	2208      	movs	r2, #8
 8000d2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000d30:	4b35      	ldr	r3, [pc, #212]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000d36:	4b34      	ldr	r3, [pc, #208]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000d3c:	4b32      	ldr	r3, [pc, #200]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000d42:	4b31      	ldr	r3, [pc, #196]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000d48:	4b2f      	ldr	r3, [pc, #188]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000d4e:	4b2e      	ldr	r3, [pc, #184]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000d54:	4b2c      	ldr	r3, [pc, #176]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000d5a:	4b2b      	ldr	r3, [pc, #172]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000d60:	4829      	ldr	r0, [pc, #164]	@ (8000e08 <MX_SAI1_Init+0x13c>)
 8000d62:	f006 fd3f 	bl	80077e4 <HAL_SAI_Init>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8000d6c:	f000 fb28 	bl	80013c0 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8000d70:	4b28      	ldr	r3, [pc, #160]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000d72:	4a29      	ldr	r2, [pc, #164]	@ (8000e18 <MX_SAI1_Init+0x14c>)
 8000d74:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000d76:	4b27      	ldr	r3, [pc, #156]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8000d7c:	4b25      	ldr	r3, [pc, #148]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000d7e:	2203      	movs	r2, #3
 8000d80:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8000d82:	4b24      	ldr	r3, [pc, #144]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000d84:	2240      	movs	r2, #64	@ 0x40
 8000d86:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000d88:	4b22      	ldr	r3, [pc, #136]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000d8e:	4b21      	ldr	r3, [pc, #132]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8000d94:	4b1f      	ldr	r3, [pc, #124]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000da0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000da6:	4b1b      	ldr	r3, [pc, #108]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000dac:	4b19      	ldr	r3, [pc, #100]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000db2:	4b18      	ldr	r3, [pc, #96]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000db8:	4b16      	ldr	r3, [pc, #88]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8000dbe:	4b15      	ldr	r3, [pc, #84]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000dc0:	2208      	movs	r2, #8
 8000dc2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8000dc4:	4b13      	ldr	r3, [pc, #76]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000dca:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000dd0:	4b10      	ldr	r3, [pc, #64]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8000ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000de2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8000de8:	4b0a      	ldr	r3, [pc, #40]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000dea:	2201      	movs	r2, #1
 8000dec:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8000dee:	4b09      	ldr	r3, [pc, #36]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8000df4:	4807      	ldr	r0, [pc, #28]	@ (8000e14 <MX_SAI1_Init+0x148>)
 8000df6:	f006 fcf5 	bl	80077e4 <HAL_SAI_Init>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8000e00:	f000 fade 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	200005c0 	.word	0x200005c0
 8000e0c:	40015404 	.word	0x40015404
 8000e10:	0002ee00 	.word	0x0002ee00
 8000e14:	20000644 	.word	0x20000644
 8000e18:	40015424 	.word	0x40015424

08000e1c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000e20:	4b14      	ldr	r3, [pc, #80]	@ (8000e74 <MX_SDMMC1_SD_Init+0x58>)
 8000e22:	4a15      	ldr	r2, [pc, #84]	@ (8000e78 <MX_SDMMC1_SD_Init+0x5c>)
 8000e24:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000e26:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <MX_SDMMC1_SD_Init+0x58>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000e2c:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <MX_SDMMC1_SD_Init+0x58>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000e32:	4b10      	ldr	r3, [pc, #64]	@ (8000e74 <MX_SDMMC1_SD_Init+0x58>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000e38:	4b0e      	ldr	r3, [pc, #56]	@ (8000e74 <MX_SDMMC1_SD_Init+0x58>)
 8000e3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e3e:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000e40:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <MX_SDMMC1_SD_Init+0x58>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000e46:	4b0b      	ldr	r3, [pc, #44]	@ (8000e74 <MX_SDMMC1_SD_Init+0x58>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000e4c:	4809      	ldr	r0, [pc, #36]	@ (8000e74 <MX_SDMMC1_SD_Init+0x58>)
 8000e4e:	f006 fe75 	bl	8007b3c <HAL_SD_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_SDMMC1_SD_Init+0x40>
  {
    Error_Handler();
 8000e58:	f000 fab2 	bl	80013c0 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8000e5c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e60:	4804      	ldr	r0, [pc, #16]	@ (8000e74 <MX_SDMMC1_SD_Init+0x58>)
 8000e62:	f007 f8f1 	bl	8008048 <HAL_SD_ConfigWideBusOperation>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_SDMMC1_SD_Init+0x54>
  {
    Error_Handler();
 8000e6c:	f000 faa8 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	200006c8 	.word	0x200006c8
 8000e78:	40012800 	.word	0x40012800

08000e7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000e82:	4a1c      	ldr	r2, [pc, #112]	@ (8000ef4 <MX_SPI1_Init+0x78>)
 8000e84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e86:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000e88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e8e:	4b18      	ldr	r3, [pc, #96]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e94:	4b16      	ldr	r3, [pc, #88]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000e96:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000e9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e9c:	4b14      	ldr	r3, [pc, #80]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ea2:	4b13      	ldr	r3, [pc, #76]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000ea8:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000eaa:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000eae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ec8:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000eca:	2207      	movs	r2, #7
 8000ecc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ece:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000ed6:	2208      	movs	r2, #8
 8000ed8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000eda:	4805      	ldr	r0, [pc, #20]	@ (8000ef0 <MX_SPI1_Init+0x74>)
 8000edc:	f007 fc1e 	bl	800871c <HAL_SPI_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000ee6:	f000 fa6b 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	2000074c 	.word	0x2000074c
 8000ef4:	40013000 	.word	0x40013000

08000ef8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000efc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000efe:	4a1c      	ldr	r2, [pc, #112]	@ (8000f70 <MX_SPI2_Init+0x78>)
 8000f00:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f02:	4b1a      	ldr	r3, [pc, #104]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f04:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f08:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f0a:	4b18      	ldr	r3, [pc, #96]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000f10:	4b16      	ldr	r3, [pc, #88]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f12:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000f16:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f18:	4b14      	ldr	r3, [pc, #80]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f1e:	4b13      	ldr	r3, [pc, #76]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f24:	4b11      	ldr	r3, [pc, #68]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f2a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f32:	4b0e      	ldr	r3, [pc, #56]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f38:	4b0c      	ldr	r3, [pc, #48]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f44:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f46:	2207      	movs	r2, #7
 8000f48:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f4a:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f50:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f52:	2208      	movs	r2, #8
 8000f54:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f56:	4805      	ldr	r0, [pc, #20]	@ (8000f6c <MX_SPI2_Init+0x74>)
 8000f58:	f007 fbe0 	bl	800871c <HAL_SPI_Init>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f62:	f000 fa2d 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	200007b0 	.word	0x200007b0
 8000f70:	40003800 	.word	0x40003800

08000f74 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	2220      	movs	r2, #32
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4618      	mov	r0, r3
 8000f82:	f00d fb25 	bl	800e5d0 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8000f86:	4b4f      	ldr	r3, [pc, #316]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000f88:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000f8c:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000f8e:	4b4d      	ldr	r3, [pc, #308]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000f90:	4a4d      	ldr	r2, [pc, #308]	@ (80010c8 <MX_FMC_Init+0x154>)
 8000f92:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK2;
 8000f94:	4b4b      	ldr	r3, [pc, #300]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000f96:	2202      	movs	r2, #2
 8000f98:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8000f9a:	4b4a      	ldr	r3, [pc, #296]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8000fa0:	4b48      	ldr	r3, [pc, #288]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000fa6:	4b47      	ldr	r3, [pc, #284]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fa8:	2210      	movs	r2, #16
 8000faa:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8000fac:	4b45      	ldr	r3, [pc, #276]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000fb2:	4b44      	ldr	r3, [pc, #272]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8000fb8:	4b42      	ldr	r3, [pc, #264]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8000fbe:	4b41      	ldr	r3, [pc, #260]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8000fc4:	4b3f      	ldr	r3, [pc, #252]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8000fca:	4b3e      	ldr	r3, [pc, #248]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000fd0:	4b3c      	ldr	r3, [pc, #240]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8000fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8000fdc:	4b39      	ldr	r3, [pc, #228]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8000fe2:	4b38      	ldr	r3, [pc, #224]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8000fe8:	4b36      	ldr	r3, [pc, #216]	@ (80010c4 <MX_FMC_Init+0x150>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000fee:	230f      	movs	r3, #15
 8000ff0:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8000ff6:	23ff      	movs	r3, #255	@ 0xff
 8000ff8:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 8000ffa:	230f      	movs	r3, #15
 8000ffc:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000ffe:	2310      	movs	r3, #16
 8001000:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001002:	2311      	movs	r3, #17
 8001004:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800100a:	463b      	mov	r3, r7
 800100c:	2200      	movs	r2, #0
 800100e:	4619      	mov	r1, r3
 8001010:	482c      	ldr	r0, [pc, #176]	@ (80010c4 <MX_FMC_Init+0x150>)
 8001012:	f007 fc26 	bl	8008862 <HAL_SRAM_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_FMC_Init+0xac>
  {
    Error_Handler( );
 800101c:	f000 f9d0 	bl	80013c0 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FMC_NORSRAM_DEVICE;
 8001020:	4b2a      	ldr	r3, [pc, #168]	@ (80010cc <MX_FMC_Init+0x158>)
 8001022:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8001026:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001028:	4b28      	ldr	r3, [pc, #160]	@ (80010cc <MX_FMC_Init+0x158>)
 800102a:	4a27      	ldr	r2, [pc, #156]	@ (80010c8 <MX_FMC_Init+0x154>)
 800102c:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FMC_NORSRAM_BANK1;
 800102e:	4b27      	ldr	r3, [pc, #156]	@ (80010cc <MX_FMC_Init+0x158>)
 8001030:	2200      	movs	r2, #0
 8001032:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001034:	4b25      	ldr	r3, [pc, #148]	@ (80010cc <MX_FMC_Init+0x158>)
 8001036:	2200      	movs	r2, #0
 8001038:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 800103a:	4b24      	ldr	r3, [pc, #144]	@ (80010cc <MX_FMC_Init+0x158>)
 800103c:	2200      	movs	r2, #0
 800103e:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001040:	4b22      	ldr	r3, [pc, #136]	@ (80010cc <MX_FMC_Init+0x158>)
 8001042:	2210      	movs	r2, #16
 8001044:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001046:	4b21      	ldr	r3, [pc, #132]	@ (80010cc <MX_FMC_Init+0x158>)
 8001048:	2200      	movs	r2, #0
 800104a:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800104c:	4b1f      	ldr	r3, [pc, #124]	@ (80010cc <MX_FMC_Init+0x158>)
 800104e:	2200      	movs	r2, #0
 8001050:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001052:	4b1e      	ldr	r3, [pc, #120]	@ (80010cc <MX_FMC_Init+0x158>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
  hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001058:	4b1c      	ldr	r3, [pc, #112]	@ (80010cc <MX_FMC_Init+0x158>)
 800105a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800105e:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001060:	4b1a      	ldr	r3, [pc, #104]	@ (80010cc <MX_FMC_Init+0x158>)
 8001062:	2200      	movs	r2, #0
 8001064:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001066:	4b19      	ldr	r3, [pc, #100]	@ (80010cc <MX_FMC_Init+0x158>)
 8001068:	2200      	movs	r2, #0
 800106a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 800106c:	4b17      	ldr	r3, [pc, #92]	@ (80010cc <MX_FMC_Init+0x158>)
 800106e:	2200      	movs	r2, #0
 8001070:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001072:	4b16      	ldr	r3, [pc, #88]	@ (80010cc <MX_FMC_Init+0x158>)
 8001074:	2200      	movs	r2, #0
 8001076:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001078:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <MX_FMC_Init+0x158>)
 800107a:	2200      	movs	r2, #0
 800107c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 800107e:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <MX_FMC_Init+0x158>)
 8001080:	2200      	movs	r2, #0
 8001082:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001084:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <MX_FMC_Init+0x158>)
 8001086:	2200      	movs	r2, #0
 8001088:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 800108a:	230f      	movs	r3, #15
 800108c:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 800108e:	230f      	movs	r3, #15
 8001090:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8001092:	23ff      	movs	r3, #255	@ 0xff
 8001094:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 8001096:	230f      	movs	r3, #15
 8001098:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800109a:	2310      	movs	r3, #16
 800109c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800109e:	2311      	movs	r3, #17
 80010a0:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 80010a6:	463b      	mov	r3, r7
 80010a8:	2200      	movs	r2, #0
 80010aa:	4619      	mov	r1, r3
 80010ac:	4807      	ldr	r0, [pc, #28]	@ (80010cc <MX_FMC_Init+0x158>)
 80010ae:	f007 fbd8 	bl	8008862 <HAL_SRAM_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_FMC_Init+0x148>
  {
    Error_Handler( );
 80010b8:	f000 f982 	bl	80013c0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80010bc:	bf00      	nop
 80010be:	3720      	adds	r7, #32
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000814 	.word	0x20000814
 80010c8:	a0000104 	.word	0xa0000104
 80010cc:	20000864 	.word	0x20000864

080010d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08e      	sub	sp, #56	@ 0x38
 80010d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80010e6:	4baf      	ldr	r3, [pc, #700]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	4aae      	ldr	r2, [pc, #696]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 80010ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f2:	4bac      	ldr	r3, [pc, #688]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010fa:	623b      	str	r3, [r7, #32]
 80010fc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fe:	4ba9      	ldr	r3, [pc, #676]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001102:	4aa8      	ldr	r2, [pc, #672]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110a:	4ba6      	ldr	r3, [pc, #664]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001112:	61fb      	str	r3, [r7, #28]
 8001114:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001116:	4ba3      	ldr	r3, [pc, #652]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4aa2      	ldr	r2, [pc, #648]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 800111c:	f043 0310 	orr.w	r3, r3, #16
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4ba0      	ldr	r3, [pc, #640]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f003 0310 	and.w	r3, r3, #16
 800112a:	61bb      	str	r3, [r7, #24]
 800112c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	4b9d      	ldr	r3, [pc, #628]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	4a9c      	ldr	r2, [pc, #624]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001134:	f043 0302 	orr.w	r3, r3, #2
 8001138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113a:	4b9a      	ldr	r3, [pc, #616]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	4b97      	ldr	r3, [pc, #604]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	4a96      	ldr	r2, [pc, #600]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001152:	4b94      	ldr	r3, [pc, #592]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	613b      	str	r3, [r7, #16]
 800115c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800115e:	4b91      	ldr	r3, [pc, #580]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001162:	4a90      	ldr	r2, [pc, #576]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001164:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001168:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116a:	4b8e      	ldr	r3, [pc, #568]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 800116c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001172:	60fb      	str	r3, [r7, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8001176:	f004 f891 	bl	800529c <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800117a:	4b8a      	ldr	r3, [pc, #552]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	4a89      	ldr	r2, [pc, #548]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001180:	f043 0308 	orr.w	r3, r3, #8
 8001184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001186:	4b87      	ldr	r3, [pc, #540]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001192:	4b84      	ldr	r3, [pc, #528]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001196:	4a83      	ldr	r2, [pc, #524]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 8001198:	f043 0304 	orr.w	r3, r3, #4
 800119c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119e:	4b81      	ldr	r3, [pc, #516]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	f003 0304 	and.w	r3, r3, #4
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011aa:	4b7e      	ldr	r3, [pc, #504]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	4a7d      	ldr	r2, [pc, #500]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 80011b0:	f043 0320 	orr.w	r3, r3, #32
 80011b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b6:	4b7b      	ldr	r3, [pc, #492]	@ (80013a4 <MX_GPIO_Init+0x2d4>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	f003 0320 	and.w	r3, r3, #32
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2101      	movs	r1, #1
 80011c6:	4878      	ldr	r0, [pc, #480]	@ (80013a8 <MX_GPIO_Init+0x2d8>)
 80011c8:	f002 fd04 	bl	8003bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2143      	movs	r1, #67	@ 0x43
 80011d0:	4876      	ldr	r0, [pc, #472]	@ (80013ac <MX_GPIO_Init+0x2dc>)
 80011d2:	f002 fcff 	bl	8003bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2140      	movs	r1, #64	@ 0x40
 80011da:	4875      	ldr	r0, [pc, #468]	@ (80013b0 <MX_GPIO_Init+0x2e0>)
 80011dc:	f002 fcfa 	bl	8003bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80011e0:	2200      	movs	r2, #0
 80011e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011e6:	4873      	ldr	r0, [pc, #460]	@ (80013b4 <MX_GPIO_Init+0x2e4>)
 80011e8:	f002 fcf4 	bl	8003bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOY_DOWN_Pin JOY_LEFT_Pin JOY_UP_Pin */
  GPIO_InitStruct.Pin = JOY_DOWN_Pin|JOY_LEFT_Pin|JOY_UP_Pin;
 80011ec:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f2:	2300      	movs	r3, #0
 80011f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011f6:	2302      	movs	r3, #2
 80011f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80011fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011fe:	4619      	mov	r1, r3
 8001200:	4869      	ldr	r0, [pc, #420]	@ (80013a8 <MX_GPIO_Init+0x2d8>)
 8001202:	f002 fb55 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8001206:	2304      	movs	r3, #4
 8001208:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800120a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800120e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8001214:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001218:	4619      	mov	r1, r3
 800121a:	4864      	ldr	r0, [pc, #400]	@ (80013ac <MX_GPIO_Init+0x2dc>)
 800121c:	f002 fb48 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8001220:	2301      	movs	r3, #1
 8001222:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001224:	2301      	movs	r3, #1
 8001226:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122c:	2300      	movs	r3, #0
 800122e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001230:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001234:	4619      	mov	r1, r3
 8001236:	485c      	ldr	r0, [pc, #368]	@ (80013a8 <MX_GPIO_Init+0x2d8>)
 8001238:	f002 fb3a 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800123c:	2340      	movs	r3, #64	@ 0x40
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001240:	2302      	movs	r3, #2
 8001242:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001248:	2300      	movs	r3, #0
 800124a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800124c:	2303      	movs	r3, #3
 800124e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001250:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001254:	4619      	mov	r1, r3
 8001256:	4854      	ldr	r0, [pc, #336]	@ (80013a8 <MX_GPIO_Init+0x2d8>)
 8001258:	f002 fb2a 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D3_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin|ARD_D9_Pin;
 800125c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001262:	2302      	movs	r3, #2
 8001264:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2300      	movs	r3, #0
 800126c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800126e:	2303      	movs	r3, #3
 8001270:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001272:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001276:	4619      	mov	r1, r3
 8001278:	484c      	ldr	r0, [pc, #304]	@ (80013ac <MX_GPIO_Init+0x2dc>)
 800127a:	f002 fb19 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 800127e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001282:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001284:	2302      	movs	r3, #2
 8001286:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001290:	2302      	movs	r3, #2
 8001292:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8001294:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001298:	4619      	mov	r1, r3
 800129a:	4846      	ldr	r0, [pc, #280]	@ (80013b4 <MX_GPIO_Init+0x2e4>)
 800129c:	f002 fb08 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_TE_Pin */
  GPIO_InitStruct.Pin = LCD_TE_Pin;
 80012a0:	2380      	movs	r3, #128	@ 0x80
 80012a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a4:	2300      	movs	r3, #0
 80012a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(LCD_TE_GPIO_Port, &GPIO_InitStruct);
 80012ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012b0:	4619      	mov	r1, r3
 80012b2:	483e      	ldr	r0, [pc, #248]	@ (80013ac <MX_GPIO_Init+0x2dc>)
 80012b4:	f002 fafc 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_WAKEUP_Pin LCD_PWR_ON_Pin MIC_VDD_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin;
 80012b8:	2343      	movs	r3, #67	@ 0x43
 80012ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012bc:	2301      	movs	r3, #1
 80012be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c4:	2300      	movs	r3, #0
 80012c6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012cc:	4619      	mov	r1, r3
 80012ce:	4837      	ldr	r0, [pc, #220]	@ (80013ac <MX_GPIO_Init+0x2dc>)
 80012d0:	f002 faee 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 80012d4:	2340      	movs	r3, #64	@ 0x40
 80012d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d8:	2301      	movs	r3, #1
 80012da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012dc:	2300      	movs	r3, #0
 80012de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e0:	2300      	movs	r3, #0
 80012e2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 80012e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e8:	4619      	mov	r1, r3
 80012ea:	4831      	ldr	r0, [pc, #196]	@ (80013b0 <MX_GPIO_Init+0x2e0>)
 80012ec:	f002 fae0 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 80012f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8001300:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001304:	4619      	mov	r1, r3
 8001306:	482c      	ldr	r0, [pc, #176]	@ (80013b8 <MX_GPIO_Init+0x2e8>)
 8001308:	f002 fad2 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_CLK_Pin */
  GPIO_InitStruct.Pin = DCMI_CLK_Pin;
 800130c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001310:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001312:	2302      	movs	r3, #2
 8001314:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001316:	2300      	movs	r3, #0
 8001318:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2300      	movs	r3, #0
 800131c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 800131e:	230e      	movs	r3, #14
 8001320:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DCMI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001322:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001326:	4619      	mov	r1, r3
 8001328:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800132c:	f002 fac0 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8001330:	2320      	movs	r3, #32
 8001332:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001334:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001338:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001342:	4619      	mov	r1, r3
 8001344:	481a      	ldr	r0, [pc, #104]	@ (80013b0 <MX_GPIO_Init+0x2e0>)
 8001346:	f002 fab3 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_RIGHT_Pin */
  GPIO_InitStruct.Pin = JOY_RIGHT_Pin;
 800134a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800134e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001350:	2300      	movs	r3, #0
 8001352:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001354:	2302      	movs	r3, #2
 8001356:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(JOY_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8001358:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800135c:	4619      	mov	r1, r3
 800135e:	4817      	ldr	r0, [pc, #92]	@ (80013bc <MX_GPIO_Init+0x2ec>)
 8001360:	f002 faa6 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_RESET_Pin */
  GPIO_InitStruct.Pin = STMOD_RESET_Pin;
 8001364:	2304      	movs	r3, #4
 8001366:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001368:	2300      	movs	r3, #0
 800136a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	2300      	movs	r3, #0
 800136e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_RESET_GPIO_Port, &GPIO_InitStruct);
 8001370:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001374:	4619      	mov	r1, r3
 8001376:	480f      	ldr	r0, [pc, #60]	@ (80013b4 <MX_GPIO_Init+0x2e4>)
 8001378:	f002 fa9a 	bl	80038b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800137c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001380:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001382:	2311      	movs	r3, #17
 8001384:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138a:	2300      	movs	r3, #0
 800138c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800138e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001392:	4619      	mov	r1, r3
 8001394:	4807      	ldr	r0, [pc, #28]	@ (80013b4 <MX_GPIO_Init+0x2e4>)
 8001396:	f002 fa8b 	bl	80038b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800139a:	bf00      	nop
 800139c:	3738      	adds	r7, #56	@ 0x38
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000
 80013a8:	48002000 	.word	0x48002000
 80013ac:	48001c00 	.word	0x48001c00
 80013b0:	48000800 	.word	0x48000800
 80013b4:	48000400 	.word	0x48000400
 80013b8:	48001800 	.word	0x48001800
 80013bc:	48001400 	.word	0x48001400

080013c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013c4:	b672      	cpsid	i
}
 80013c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <Error_Handler+0x8>

080013cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <HAL_MspInit+0x44>)
 80013d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001410 <HAL_MspInit+0x44>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80013de:	4b0c      	ldr	r3, [pc, #48]	@ (8001410 <HAL_MspInit+0x44>)
 80013e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <HAL_MspInit+0x44>)
 80013ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ee:	4a08      	ldr	r2, [pc, #32]	@ (8001410 <HAL_MspInit+0x44>)
 80013f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80013f6:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <HAL_MspInit+0x44>)
 80013f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013fe:	603b      	str	r3, [r7, #0]
 8001400:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000

08001414 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08e      	sub	sp, #56	@ 0x38
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a59      	ldr	r2, [pc, #356]	@ (8001598 <HAL_ADC_MspInit+0x184>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d12d      	bne.n	8001492 <HAL_ADC_MspInit+0x7e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001436:	4b59      	ldr	r3, [pc, #356]	@ (800159c <HAL_ADC_MspInit+0x188>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3301      	adds	r3, #1
 800143c:	4a57      	ldr	r2, [pc, #348]	@ (800159c <HAL_ADC_MspInit+0x188>)
 800143e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001440:	4b56      	ldr	r3, [pc, #344]	@ (800159c <HAL_ADC_MspInit+0x188>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d10b      	bne.n	8001460 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001448:	4b55      	ldr	r3, [pc, #340]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 800144a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144c:	4a54      	ldr	r2, [pc, #336]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 800144e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001452:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001454:	4b52      	ldr	r3, [pc, #328]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 8001456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001458:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800145c:	623b      	str	r3, [r7, #32]
 800145e:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001460:	4b4f      	ldr	r3, [pc, #316]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 8001462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001464:	4a4e      	ldr	r2, [pc, #312]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 8001466:	f043 0304 	orr.w	r3, r3, #4
 800146a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800146c:	4b4c      	ldr	r3, [pc, #304]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 800146e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001470:	f003 0304 	and.w	r3, r3, #4
 8001474:	61fb      	str	r3, [r7, #28]
 8001476:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A2_Pin;
 8001478:	2318      	movs	r3, #24
 800147a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800147c:	2303      	movs	r3, #3
 800147e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001484:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001488:	4619      	mov	r1, r3
 800148a:	4846      	ldr	r0, [pc, #280]	@ (80015a4 <HAL_ADC_MspInit+0x190>)
 800148c:	f002 fa10 	bl	80038b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001490:	e07e      	b.n	8001590 <HAL_ADC_MspInit+0x17c>
  else if(hadc->Instance==ADC2)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a44      	ldr	r2, [pc, #272]	@ (80015a8 <HAL_ADC_MspInit+0x194>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d146      	bne.n	800152a <HAL_ADC_MspInit+0x116>
    HAL_RCC_ADC_CLK_ENABLED++;
 800149c:	4b3f      	ldr	r3, [pc, #252]	@ (800159c <HAL_ADC_MspInit+0x188>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	3301      	adds	r3, #1
 80014a2:	4a3e      	ldr	r2, [pc, #248]	@ (800159c <HAL_ADC_MspInit+0x188>)
 80014a4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80014a6:	4b3d      	ldr	r3, [pc, #244]	@ (800159c <HAL_ADC_MspInit+0x188>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d10b      	bne.n	80014c6 <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 80014ae:	4b3c      	ldr	r3, [pc, #240]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b2:	4a3b      	ldr	r2, [pc, #236]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 80014b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ba:	4b39      	ldr	r3, [pc, #228]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 80014bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014c2:	61bb      	str	r3, [r7, #24]
 80014c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c6:	4b36      	ldr	r3, [pc, #216]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ca:	4a35      	ldr	r2, [pc, #212]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 80014cc:	f043 0304 	orr.w	r3, r3, #4
 80014d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d2:	4b33      	ldr	r3, [pc, #204]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d6:	f003 0304 	and.w	r3, r3, #4
 80014da:	617b      	str	r3, [r7, #20]
 80014dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	4b30      	ldr	r3, [pc, #192]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e2:	4a2f      	ldr	r2, [pc, #188]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ea:	4b2d      	ldr	r3, [pc, #180]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARD_A5_Pin|GPIO_PIN_1;
 80014f6:	2303      	movs	r3, #3
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014fa:	2303      	movs	r3, #3
 80014fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001506:	4619      	mov	r1, r3
 8001508:	4826      	ldr	r0, [pc, #152]	@ (80015a4 <HAL_ADC_MspInit+0x190>)
 800150a:	f002 f9d1 	bl	80038b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STMOD_ADC_Pin|ARD_A4_Pin;
 800150e:	2312      	movs	r3, #18
 8001510:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001512:	2303      	movs	r3, #3
 8001514:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800151e:	4619      	mov	r1, r3
 8001520:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001524:	f002 f9c4 	bl	80038b0 <HAL_GPIO_Init>
}
 8001528:	e032      	b.n	8001590 <HAL_ADC_MspInit+0x17c>
  else if(hadc->Instance==ADC3)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a1f      	ldr	r2, [pc, #124]	@ (80015ac <HAL_ADC_MspInit+0x198>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d12d      	bne.n	8001590 <HAL_ADC_MspInit+0x17c>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001534:	4b19      	ldr	r3, [pc, #100]	@ (800159c <HAL_ADC_MspInit+0x188>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	3301      	adds	r3, #1
 800153a:	4a18      	ldr	r2, [pc, #96]	@ (800159c <HAL_ADC_MspInit+0x188>)
 800153c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800153e:	4b17      	ldr	r3, [pc, #92]	@ (800159c <HAL_ADC_MspInit+0x188>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2b01      	cmp	r3, #1
 8001544:	d10b      	bne.n	800155e <HAL_ADC_MspInit+0x14a>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001546:	4b16      	ldr	r3, [pc, #88]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 8001548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154a:	4a15      	ldr	r2, [pc, #84]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 800154c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001550:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001552:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 8001554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001556:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800155e:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001562:	4a0f      	ldr	r2, [pc, #60]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 8001564:	f043 0320 	orr.w	r3, r3, #32
 8001568:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800156a:	4b0d      	ldr	r3, [pc, #52]	@ (80015a0 <HAL_ADC_MspInit+0x18c>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156e:	f003 0320 	and.w	r3, r3, #32
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_A3_Pin;
 8001576:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800157a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800157c:	2303      	movs	r3, #3
 800157e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8001584:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001588:	4619      	mov	r1, r3
 800158a:	4809      	ldr	r0, [pc, #36]	@ (80015b0 <HAL_ADC_MspInit+0x19c>)
 800158c:	f002 f990 	bl	80038b0 <HAL_GPIO_Init>
}
 8001590:	bf00      	nop
 8001592:	3738      	adds	r7, #56	@ 0x38
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	50040000 	.word	0x50040000
 800159c:	200008b4 	.word	0x200008b4
 80015a0:	40021000 	.word	0x40021000
 80015a4:	48000800 	.word	0x48000800
 80015a8:	50040100 	.word	0x50040100
 80015ac:	50040200 	.word	0x50040200
 80015b0:	48001400 	.word	0x48001400

080015b4 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08c      	sub	sp, #48	@ 0x30
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 031c 	add.w	r3, r7, #28
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a33      	ldr	r2, [pc, #204]	@ (80016a0 <HAL_DCMI_MspInit+0xec>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d160      	bne.n	8001698 <HAL_DCMI_MspInit+0xe4>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80015d6:	4b33      	ldr	r3, [pc, #204]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	4a32      	ldr	r2, [pc, #200]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 80015dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e2:	4b30      	ldr	r3, [pc, #192]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015ea:	61bb      	str	r3, [r7, #24]
 80015ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80015ee:	4b2d      	ldr	r3, [pc, #180]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f2:	4a2c      	ldr	r2, [pc, #176]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 80015f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fa:	4b2a      	ldr	r3, [pc, #168]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001606:	4b27      	ldr	r3, [pc, #156]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160a:	4a26      	ldr	r2, [pc, #152]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 800160c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001610:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001612:	4b24      	ldr	r3, [pc, #144]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800161a:	613b      	str	r3, [r7, #16]
 800161c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800161e:	4b21      	ldr	r3, [pc, #132]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001622:	4a20      	ldr	r2, [pc, #128]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 8001624:	f043 0310 	orr.w	r3, r3, #16
 8001628:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800162a:	4b1e      	ldr	r3, [pc, #120]	@ (80016a4 <HAL_DCMI_MspInit+0xf0>)
 800162c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162e:	f003 0310 	and.w	r3, r3, #16
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
    PH5     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    PH11     ------> DCMI_D2
    PH8     ------> DCMI_HSYNC
    */
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_PIXCK_Pin
 8001636:	f645 7320 	movw	r3, #24352	@ 0x5f20
 800163a:	61fb      	str	r3, [r7, #28]
                          |DCMI_D1_Pin|DCMI_D2_Pin|DCMI_HSYNC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163c:	2302      	movs	r3, #2
 800163e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001644:	2300      	movs	r3, #0
 8001646:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8001648:	230a      	movs	r3, #10
 800164a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800164c:	f107 031c 	add.w	r3, r7, #28
 8001650:	4619      	mov	r1, r3
 8001652:	4815      	ldr	r0, [pc, #84]	@ (80016a8 <HAL_DCMI_MspInit+0xf4>)
 8001654:	f002 f92c 	bl	80038b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8001658:	23b0      	movs	r3, #176	@ 0xb0
 800165a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165c:	2302      	movs	r3, #2
 800165e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001664:	2300      	movs	r3, #0
 8001666:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8001668:	230a      	movs	r3, #10
 800166a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800166c:	f107 031c 	add.w	r3, r7, #28
 8001670:	4619      	mov	r1, r3
 8001672:	480e      	ldr	r0, [pc, #56]	@ (80016ac <HAL_DCMI_MspInit+0xf8>)
 8001674:	f002 f91c 	bl	80038b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D6_Pin;
 8001678:	2320      	movs	r3, #32
 800167a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167c:	2302      	movs	r3, #2
 800167e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	2300      	movs	r3, #0
 8001686:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8001688:	230a      	movs	r3, #10
 800168a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DCMI_D6_GPIO_Port, &GPIO_InitStruct);
 800168c:	f107 031c 	add.w	r3, r7, #28
 8001690:	4619      	mov	r1, r3
 8001692:	4807      	ldr	r0, [pc, #28]	@ (80016b0 <HAL_DCMI_MspInit+0xfc>)
 8001694:	f002 f90c 	bl	80038b0 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001698:	bf00      	nop
 800169a:	3730      	adds	r7, #48	@ 0x30
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	50050000 	.word	0x50050000
 80016a4:	40021000 	.word	0x40021000
 80016a8:	48001c00 	.word	0x48001c00
 80016ac:	48002000 	.word	0x48002000
 80016b0:	48001000 	.word	0x48001000

080016b4 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b0ae      	sub	sp, #184	@ 0xb8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016cc:	f107 0318 	add.w	r3, r7, #24
 80016d0:	228c      	movs	r2, #140	@ 0x8c
 80016d2:	2100      	movs	r1, #0
 80016d4:	4618      	mov	r0, r3
 80016d6:	f00c ff7b 	bl	800e5d0 <memset>
  if(DFSDM1_Init == 0)
 80016da:	4b36      	ldr	r3, [pc, #216]	@ (80017b4 <HAL_DFSDM_ChannelMspInit+0x100>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d163      	bne.n	80017aa <HAL_DFSDM_ChannelMspInit+0xf6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80016e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80016e8:	2300      	movs	r3, #0
 80016ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ee:	f107 0318 	add.w	r3, r7, #24
 80016f2:	4618      	mov	r0, r3
 80016f4:	f004 fce2 	bl	80060bc <HAL_RCCEx_PeriphCLKConfig>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80016fe:	f7ff fe5f 	bl	80013c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001702:	4b2d      	ldr	r3, [pc, #180]	@ (80017b8 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001706:	4a2c      	ldr	r2, [pc, #176]	@ (80017b8 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001708:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800170c:	6613      	str	r3, [r2, #96]	@ 0x60
 800170e:	4b2a      	ldr	r3, [pc, #168]	@ (80017b8 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001712:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001716:	617b      	str	r3, [r7, #20]
 8001718:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800171a:	4b27      	ldr	r3, [pc, #156]	@ (80017b8 <HAL_DFSDM_ChannelMspInit+0x104>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171e:	4a26      	ldr	r2, [pc, #152]	@ (80017b8 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001720:	f043 0304 	orr.w	r3, r3, #4
 8001724:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001726:	4b24      	ldr	r3, [pc, #144]	@ (80017b8 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001732:	4b21      	ldr	r3, [pc, #132]	@ (80017b8 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001736:	4a20      	ldr	r2, [pc, #128]	@ (80017b8 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001738:	f043 0302 	orr.w	r3, r3, #2
 800173c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800173e:	4b1e      	ldr	r3, [pc, #120]	@ (80017b8 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC7     ------> DFSDM1_DATIN3
    PC2     ------> DFSDM1_CKOUT
    PB12     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DATIN3_Pin|DF_CKOUT_Pin;
 800174a:	2384      	movs	r3, #132	@ 0x84
 800174c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001750:	2302      	movs	r3, #2
 8001752:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001762:	2306      	movs	r3, #6
 8001764:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001768:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800176c:	4619      	mov	r1, r3
 800176e:	4813      	ldr	r0, [pc, #76]	@ (80017bc <HAL_DFSDM_ChannelMspInit+0x108>)
 8001770:	f002 f89e 	bl	80038b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8001774:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001778:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800178e:	2306      	movs	r3, #6
 8001790:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001798:	4619      	mov	r1, r3
 800179a:	4809      	ldr	r0, [pc, #36]	@ (80017c0 <HAL_DFSDM_ChannelMspInit+0x10c>)
 800179c:	f002 f888 	bl	80038b0 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80017a0:	4b04      	ldr	r3, [pc, #16]	@ (80017b4 <HAL_DFSDM_ChannelMspInit+0x100>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	3301      	adds	r3, #1
 80017a6:	4a03      	ldr	r2, [pc, #12]	@ (80017b4 <HAL_DFSDM_ChannelMspInit+0x100>)
 80017a8:	6013      	str	r3, [r2, #0]
  }

}
 80017aa:	bf00      	nop
 80017ac:	37b8      	adds	r7, #184	@ 0xb8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200008b8 	.word	0x200008b8
 80017b8:	40021000 	.word	0x40021000
 80017bc:	48000800 	.word	0x48000800
 80017c0:	48000400 	.word	0x48000400

080017c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b0b0      	sub	sp, #192	@ 0xc0
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017dc:	f107 0320 	add.w	r3, r7, #32
 80017e0:	228c      	movs	r2, #140	@ 0x8c
 80017e2:	2100      	movs	r1, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f00c fef3 	bl	800e5d0 <memset>
  if(hi2c->Instance==I2C1)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a53      	ldr	r2, [pc, #332]	@ (800193c <HAL_I2C_MspInit+0x178>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d13c      	bne.n	800186e <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80017f4:	2340      	movs	r3, #64	@ 0x40
 80017f6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017fc:	f107 0320 	add.w	r3, r7, #32
 8001800:	4618      	mov	r0, r3
 8001802:	f004 fc5b 	bl	80060bc <HAL_RCCEx_PeriphCLKConfig>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800180c:	f7ff fdd8 	bl	80013c0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001810:	4b4b      	ldr	r3, [pc, #300]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 8001812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001814:	4a4a      	ldr	r2, [pc, #296]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 8001816:	f043 0302 	orr.w	r3, r3, #2
 800181a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181c:	4b48      	ldr	r3, [pc, #288]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 800181e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	61fb      	str	r3, [r7, #28]
 8001826:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001828:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800182c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001830:	2312      	movs	r3, #18
 8001832:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001836:	2301      	movs	r3, #1
 8001838:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183c:	2303      	movs	r3, #3
 800183e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001842:	2304      	movs	r3, #4
 8001844:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001848:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800184c:	4619      	mov	r1, r3
 800184e:	483d      	ldr	r0, [pc, #244]	@ (8001944 <HAL_I2C_MspInit+0x180>)
 8001850:	f002 f82e 	bl	80038b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001854:	4b3a      	ldr	r3, [pc, #232]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 8001856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001858:	4a39      	ldr	r2, [pc, #228]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 800185a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800185e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001860:	4b37      	ldr	r3, [pc, #220]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 8001862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001864:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001868:	61bb      	str	r3, [r7, #24]
 800186a:	69bb      	ldr	r3, [r7, #24]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 800186c:	e061      	b.n	8001932 <HAL_I2C_MspInit+0x16e>
  else if(hi2c->Instance==I2C2)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a35      	ldr	r2, [pc, #212]	@ (8001948 <HAL_I2C_MspInit+0x184>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d15c      	bne.n	8001932 <HAL_I2C_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001878:	2380      	movs	r3, #128	@ 0x80
 800187a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800187c:	2300      	movs	r3, #0
 800187e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001880:	f107 0320 	add.w	r3, r7, #32
 8001884:	4618      	mov	r0, r3
 8001886:	f004 fc19 	bl	80060bc <HAL_RCCEx_PeriphCLKConfig>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001890:	f7ff fd96 	bl	80013c0 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001894:	4b2a      	ldr	r3, [pc, #168]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 8001896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001898:	4a29      	ldr	r2, [pc, #164]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 800189a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800189e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018a0:	4b27      	ldr	r3, [pc, #156]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 80018a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018a8:	617b      	str	r3, [r7, #20]
 80018aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ac:	4b24      	ldr	r3, [pc, #144]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 80018ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b0:	4a23      	ldr	r2, [pc, #140]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 80018b2:	f043 0302 	orr.w	r3, r3, #2
 80018b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b8:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 80018ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018bc:	f003 0302 	and.w	r3, r3, #2
 80018c0:	613b      	str	r3, [r7, #16]
 80018c2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 80018c4:	2310      	movs	r3, #16
 80018c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ca:	2312      	movs	r3, #18
 80018cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d6:	2303      	movs	r3, #3
 80018d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018dc:	2304      	movs	r3, #4
 80018de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 80018e2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80018e6:	4619      	mov	r1, r3
 80018e8:	4818      	ldr	r0, [pc, #96]	@ (800194c <HAL_I2C_MspInit+0x188>)
 80018ea:	f001 ffe1 	bl	80038b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 80018ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018f6:	2312      	movs	r3, #18
 80018f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018fc:	2301      	movs	r3, #1
 80018fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001902:	2303      	movs	r3, #3
 8001904:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001908:	2304      	movs	r3, #4
 800190a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 800190e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001912:	4619      	mov	r1, r3
 8001914:	480b      	ldr	r0, [pc, #44]	@ (8001944 <HAL_I2C_MspInit+0x180>)
 8001916:	f001 ffcb 	bl	80038b0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800191a:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 800191c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191e:	4a08      	ldr	r2, [pc, #32]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 8001920:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001924:	6593      	str	r3, [r2, #88]	@ 0x58
 8001926:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <HAL_I2C_MspInit+0x17c>)
 8001928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800192a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
}
 8001932:	bf00      	nop
 8001934:	37c0      	adds	r7, #192	@ 0xc0
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40005400 	.word	0x40005400
 8001940:	40021000 	.word	0x40021000
 8001944:	48000400 	.word	0x48000400
 8001948:	40005800 	.word	0x40005800
 800194c:	48001c00 	.word	0x48001c00

08001950 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b0b2      	sub	sp, #200	@ 0xc8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001958:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001968:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800196c:	228c      	movs	r2, #140	@ 0x8c
 800196e:	2100      	movs	r1, #0
 8001970:	4618      	mov	r0, r3
 8001972:	f00c fe2d 	bl	800e5d0 <memset>
  if(huart->Instance==LPUART1)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a8a      	ldr	r2, [pc, #552]	@ (8001ba4 <HAL_UART_MspInit+0x254>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d13e      	bne.n	80019fe <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001980:	2320      	movs	r3, #32
 8001982:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001984:	2300      	movs	r3, #0
 8001986:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001988:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800198c:	4618      	mov	r0, r3
 800198e:	f004 fb95 	bl	80060bc <HAL_RCCEx_PeriphCLKConfig>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001998:	f7ff fd12 	bl	80013c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800199c:	4b82      	ldr	r3, [pc, #520]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 800199e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019a0:	4a81      	ldr	r2, [pc, #516]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 80019a2:	f043 0301 	orr.w	r3, r3, #1
 80019a6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80019a8:	4b7f      	ldr	r3, [pc, #508]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 80019aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80019b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80019b4:	4b7c      	ldr	r3, [pc, #496]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 80019b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b8:	4a7b      	ldr	r2, [pc, #492]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 80019ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019c0:	4b79      	ldr	r3, [pc, #484]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 80019c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019c8:	623b      	str	r3, [r7, #32]
 80019ca:	6a3b      	ldr	r3, [r7, #32]
    HAL_PWREx_EnableVddIO2();
 80019cc:	f003 fc66 	bl	800529c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG8     ------> LPUART1_RX
    PG7     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 80019d0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80019d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d8:	2302      	movs	r3, #2
 80019da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e4:	2303      	movs	r3, #3
 80019e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80019ea:	2308      	movs	r3, #8
 80019ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019f0:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80019f4:	4619      	mov	r1, r3
 80019f6:	486d      	ldr	r0, [pc, #436]	@ (8001bac <HAL_UART_MspInit+0x25c>)
 80019f8:	f001 ff5a 	bl	80038b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80019fc:	e0ce      	b.n	8001b9c <HAL_UART_MspInit+0x24c>
  else if(huart->Instance==USART1)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a6b      	ldr	r2, [pc, #428]	@ (8001bb0 <HAL_UART_MspInit+0x260>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d15f      	bne.n	8001ac8 <HAL_UART_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a14:	4618      	mov	r0, r3
 8001a16:	f004 fb51 	bl	80060bc <HAL_RCCEx_PeriphCLKConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001a20:	f7ff fcce 	bl	80013c0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a24:	4b60      	ldr	r3, [pc, #384]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a28:	4a5f      	ldr	r2, [pc, #380]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001a2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a2e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a30:	4b5d      	ldr	r3, [pc, #372]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a38:	61fb      	str	r3, [r7, #28]
 8001a3a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3c:	4b5a      	ldr	r3, [pc, #360]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a40:	4a59      	ldr	r2, [pc, #356]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001a42:	f043 0302 	orr.w	r3, r3, #2
 8001a46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a48:	4b57      	ldr	r3, [pc, #348]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	61bb      	str	r3, [r7, #24]
 8001a52:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a54:	4b54      	ldr	r3, [pc, #336]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a58:	4a53      	ldr	r2, [pc, #332]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001a5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a60:	4b51      	ldr	r3, [pc, #324]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8001a6c:	f003 fc16 	bl	800529c <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8001a70:	2340      	movs	r3, #64	@ 0x40
 8001a72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a76:	2302      	movs	r3, #2
 8001a78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a82:	2303      	movs	r3, #3
 8001a84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a88:	2307      	movs	r3, #7
 8001a8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8001a8e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001a92:	4619      	mov	r1, r3
 8001a94:	4847      	ldr	r0, [pc, #284]	@ (8001bb4 <HAL_UART_MspInit+0x264>)
 8001a96:	f001 ff0b 	bl	80038b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART1_RX_Pin|UART1_CTS_Pin|UART1_RTS_Pin;
 8001a9a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001a9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ab4:	2307      	movs	r3, #7
 8001ab6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001aba:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001abe:	4619      	mov	r1, r3
 8001ac0:	483a      	ldr	r0, [pc, #232]	@ (8001bac <HAL_UART_MspInit+0x25c>)
 8001ac2:	f001 fef5 	bl	80038b0 <HAL_GPIO_Init>
}
 8001ac6:	e069      	b.n	8001b9c <HAL_UART_MspInit+0x24c>
  else if(huart->Instance==USART2)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a3a      	ldr	r2, [pc, #232]	@ (8001bb8 <HAL_UART_MspInit+0x268>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d164      	bne.n	8001b9c <HAL_UART_MspInit+0x24c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ada:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f004 faec 	bl	80060bc <HAL_RCCEx_PeriphCLKConfig>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_UART_MspInit+0x19e>
      Error_Handler();
 8001aea:	f7ff fc69 	bl	80013c0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001aee:	4b2e      	ldr	r3, [pc, #184]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af2:	4a2d      	ldr	r2, [pc, #180]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001af4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001af8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001afa:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b06:	4b28      	ldr	r3, [pc, #160]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0a:	4a27      	ldr	r2, [pc, #156]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001b0c:	f043 0308 	orr.w	r3, r3, #8
 8001b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b12:	4b25      	ldr	r3, [pc, #148]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b16:	f003 0308 	and.w	r3, r3, #8
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1e:	4b22      	ldr	r3, [pc, #136]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b22:	4a21      	ldr	r2, [pc, #132]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba8 <HAL_UART_MspInit+0x258>)
 8001b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_RX_Pin;
 8001b36:	2340      	movs	r3, #64	@ 0x40
 8001b38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b4e:	2307      	movs	r3, #7
 8001b50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8001b54:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4818      	ldr	r0, [pc, #96]	@ (8001bbc <HAL_UART_MspInit+0x26c>)
 8001b5c:	f001 fea8 	bl	80038b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_TX_Pin;
 8001b60:	2304      	movs	r3, #4
 8001b62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b72:	2303      	movs	r3, #3
 8001b74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b78:	2307      	movs	r3, #7
 8001b7a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8001b7e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8001b82:	4619      	mov	r1, r3
 8001b84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b88:	f001 fe92 	bl	80038b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2100      	movs	r1, #0
 8001b90:	2026      	movs	r0, #38	@ 0x26
 8001b92:	f001 fc44 	bl	800341e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b96:	2026      	movs	r0, #38	@ 0x26
 8001b98:	f001 fc5d 	bl	8003456 <HAL_NVIC_EnableIRQ>
}
 8001b9c:	bf00      	nop
 8001b9e:	37c8      	adds	r7, #200	@ 0xc8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40008000 	.word	0x40008000
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	48001800 	.word	0x48001800
 8001bb0:	40013800 	.word	0x40013800
 8001bb4:	48000400 	.word	0x48000400
 8001bb8:	40004400 	.word	0x40004400
 8001bbc:	48000c00 	.word	0x48000c00

08001bc0 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08a      	sub	sp, #40	@ 0x28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a26      	ldr	r2, [pc, #152]	@ (8001c78 <HAL_QSPI_MspInit+0xb8>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d145      	bne.n	8001c6e <HAL_QSPI_MspInit+0xae>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001be2:	4b26      	ldr	r3, [pc, #152]	@ (8001c7c <HAL_QSPI_MspInit+0xbc>)
 8001be4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001be6:	4a25      	ldr	r2, [pc, #148]	@ (8001c7c <HAL_QSPI_MspInit+0xbc>)
 8001be8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bec:	6513      	str	r3, [r2, #80]	@ 0x50
 8001bee:	4b23      	ldr	r3, [pc, #140]	@ (8001c7c <HAL_QSPI_MspInit+0xbc>)
 8001bf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bf6:	613b      	str	r3, [r7, #16]
 8001bf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfa:	4b20      	ldr	r3, [pc, #128]	@ (8001c7c <HAL_QSPI_MspInit+0xbc>)
 8001bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8001c7c <HAL_QSPI_MspInit+0xbc>)
 8001c00:	f043 0302 	orr.w	r3, r3, #2
 8001c04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c06:	4b1d      	ldr	r3, [pc, #116]	@ (8001c7c <HAL_QSPI_MspInit+0xbc>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c12:	4b1a      	ldr	r3, [pc, #104]	@ (8001c7c <HAL_QSPI_MspInit+0xbc>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c16:	4a19      	ldr	r2, [pc, #100]	@ (8001c7c <HAL_QSPI_MspInit+0xbc>)
 8001c18:	f043 0301 	orr.w	r3, r3, #1
 8001c1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c1e:	4b17      	ldr	r3, [pc, #92]	@ (8001c7c <HAL_QSPI_MspInit+0xbc>)
 8001c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	60bb      	str	r3, [r7, #8]
 8001c28:	68bb      	ldr	r3, [r7, #8]
    PA7     ------> QUADSPI_BK1_IO2
    PB1     ------> QUADSPI_BK1_IO0
    PA3     ------> QUADSPI_CLK
    PA6     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin|QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 8001c2a:	f640 0303 	movw	r3, #2051	@ 0x803
 8001c2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c30:	2302      	movs	r3, #2
 8001c32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001c3c:	230a      	movs	r3, #10
 8001c3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c40:	f107 0314 	add.w	r3, r7, #20
 8001c44:	4619      	mov	r1, r3
 8001c46:	480e      	ldr	r0, [pc, #56]	@ (8001c80 <HAL_QSPI_MspInit+0xc0>)
 8001c48:	f001 fe32 	bl	80038b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_CLK_Pin|QSPI_BK1_IO3_Pin;
 8001c4c:	23c8      	movs	r3, #200	@ 0xc8
 8001c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c50:	2302      	movs	r3, #2
 8001c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001c5c:	230a      	movs	r3, #10
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	4619      	mov	r1, r3
 8001c66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c6a:	f001 fe21 	bl	80038b0 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001c6e:	bf00      	nop
 8001c70:	3728      	adds	r7, #40	@ 0x28
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	a0001000 	.word	0xa0001000
 8001c7c:	40021000 	.word	0x40021000
 8001c80:	48000400 	.word	0x48000400

08001c84 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08a      	sub	sp, #40	@ 0x28
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8c:	f107 0314 	add.w	r3, r7, #20
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]
 8001c9a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a25      	ldr	r2, [pc, #148]	@ (8001d38 <HAL_SD_MspInit+0xb4>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d144      	bne.n	8001d30 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001ca6:	4b25      	ldr	r3, [pc, #148]	@ (8001d3c <HAL_SD_MspInit+0xb8>)
 8001ca8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001caa:	4a24      	ldr	r2, [pc, #144]	@ (8001d3c <HAL_SD_MspInit+0xb8>)
 8001cac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cb0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cb2:	4b22      	ldr	r3, [pc, #136]	@ (8001d3c <HAL_SD_MspInit+0xb8>)
 8001cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cba:	613b      	str	r3, [r7, #16]
 8001cbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d3c <HAL_SD_MspInit+0xb8>)
 8001cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d3c <HAL_SD_MspInit+0xb8>)
 8001cc4:	f043 0308 	orr.w	r3, r3, #8
 8001cc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cca:	4b1c      	ldr	r3, [pc, #112]	@ (8001d3c <HAL_SD_MspInit+0xb8>)
 8001ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cce:	f003 0308 	and.w	r3, r3, #8
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cd6:	4b19      	ldr	r3, [pc, #100]	@ (8001d3c <HAL_SD_MspInit+0xb8>)
 8001cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cda:	4a18      	ldr	r2, [pc, #96]	@ (8001d3c <HAL_SD_MspInit+0xb8>)
 8001cdc:	f043 0304 	orr.w	r3, r3, #4
 8001ce0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ce2:	4b16      	ldr	r3, [pc, #88]	@ (8001d3c <HAL_SD_MspInit+0xb8>)
 8001ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce6:	f003 0304 	and.w	r3, r3, #4
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	68bb      	ldr	r3, [r7, #8]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 8001cee:	2304      	movs	r3, #4
 8001cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001cfe:	230c      	movs	r3, #12
 8001d00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001d02:	f107 0314 	add.w	r3, r7, #20
 8001d06:	4619      	mov	r1, r3
 8001d08:	480d      	ldr	r0, [pc, #52]	@ (8001d40 <HAL_SD_MspInit+0xbc>)
 8001d0a:	f001 fdd1 	bl	80038b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D1_Pin
 8001d0e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001d12:	617b      	str	r3, [r7, #20]
                          |uSD_D0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001d20:	230c      	movs	r3, #12
 8001d22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4806      	ldr	r0, [pc, #24]	@ (8001d44 <HAL_SD_MspInit+0xc0>)
 8001d2c:	f001 fdc0 	bl	80038b0 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001d30:	bf00      	nop
 8001d32:	3728      	adds	r7, #40	@ 0x28
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40012800 	.word	0x40012800
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	48000c00 	.word	0x48000c00
 8001d44:	48000800 	.word	0x48000800

08001d48 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08e      	sub	sp, #56	@ 0x38
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a4b      	ldr	r2, [pc, #300]	@ (8001e94 <HAL_SPI_MspInit+0x14c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d146      	bne.n	8001df8 <HAL_SPI_MspInit+0xb0>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d6a:	4b4b      	ldr	r3, [pc, #300]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d6e:	4a4a      	ldr	r2, [pc, #296]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001d70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d74:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d76:	4b48      	ldr	r3, [pc, #288]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d7e:	623b      	str	r3, [r7, #32]
 8001d80:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d82:	4b45      	ldr	r3, [pc, #276]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d86:	4a44      	ldr	r2, [pc, #272]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001d88:	f043 0302 	orr.w	r3, r3, #2
 8001d8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d8e:	4b42      	ldr	r3, [pc, #264]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	61fb      	str	r3, [r7, #28]
 8001d98:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9a:	4b3f      	ldr	r3, [pc, #252]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d9e:	4a3e      	ldr	r2, [pc, #248]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001da6:	4b3c      	ldr	r3, [pc, #240]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	61bb      	str	r3, [r7, #24]
 8001db0:	69bb      	ldr	r3, [r7, #24]
    PB4 (NJTRST)     ------> SPI1_MISO
    PA15 (JTDI)     ------> SPI1_NSS
    PB5     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8001db2:	2330      	movs	r3, #48	@ 0x30
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db6:	2302      	movs	r3, #2
 8001db8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dc2:	2305      	movs	r3, #5
 8001dc4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4833      	ldr	r0, [pc, #204]	@ (8001e9c <HAL_SPI_MspInit+0x154>)
 8001dce:	f001 fd6f 	bl	80038b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D13_Pin;
 8001dd2:	f248 0320 	movw	r3, #32800	@ 0x8020
 8001dd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de0:	2303      	movs	r3, #3
 8001de2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001de4:	2305      	movs	r3, #5
 8001de6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dec:	4619      	mov	r1, r3
 8001dee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001df2:	f001 fd5d 	bl	80038b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001df6:	e049      	b.n	8001e8c <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a28      	ldr	r2, [pc, #160]	@ (8001ea0 <HAL_SPI_MspInit+0x158>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d144      	bne.n	8001e8c <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e02:	4b25      	ldr	r3, [pc, #148]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e06:	4a24      	ldr	r2, [pc, #144]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001e08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e0e:	4b22      	ldr	r3, [pc, #136]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001e20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e26:	4b1c      	ldr	r3, [pc, #112]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e32:	4b19      	ldr	r3, [pc, #100]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e36:	4a18      	ldr	r2, [pc, #96]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001e38:	f043 0302 	orr.w	r3, r3, #2
 8001e3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e3e:	4b16      	ldr	r3, [pc, #88]	@ (8001e98 <HAL_SPI_MspInit+0x150>)
 8001e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_CLK_Pin;
 8001e4a:	2306      	movs	r3, #6
 8001e4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e56:	2303      	movs	r3, #3
 8001e58:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e5a:	2305      	movs	r3, #5
 8001e5c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001e5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e62:	4619      	mov	r1, r3
 8001e64:	480f      	ldr	r0, [pc, #60]	@ (8001ea4 <HAL_SPI_MspInit+0x15c>)
 8001e66:	f001 fd23 	bl	80038b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 8001e6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e7c:	2305      	movs	r3, #5
 8001e7e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001e80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e84:	4619      	mov	r1, r3
 8001e86:	4805      	ldr	r0, [pc, #20]	@ (8001e9c <HAL_SPI_MspInit+0x154>)
 8001e88:	f001 fd12 	bl	80038b0 <HAL_GPIO_Init>
}
 8001e8c:	bf00      	nop
 8001e8e:	3738      	adds	r7, #56	@ 0x38
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40013000 	.word	0x40013000
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	48000400 	.word	0x48000400
 8001ea0:	40003800 	.word	0x40003800
 8001ea4:	48002000 	.word	0x48002000

08001ea8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001eae:	1d3b      	adds	r3, r7, #4
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8001f6c <HAL_FMC_MspInit+0xc4>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d14f      	bne.n	8001f64 <HAL_FMC_MspInit+0xbc>
    return;
  }
  FMC_Initialized = 1;
 8001ec4:	4b29      	ldr	r3, [pc, #164]	@ (8001f6c <HAL_FMC_MspInit+0xc4>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001eca:	4b29      	ldr	r3, [pc, #164]	@ (8001f70 <HAL_FMC_MspInit+0xc8>)
 8001ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ece:	4a28      	ldr	r2, [pc, #160]	@ (8001f70 <HAL_FMC_MspInit+0xc8>)
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	6513      	str	r3, [r2, #80]	@ 0x50
 8001ed6:	4b26      	ldr	r3, [pc, #152]	@ (8001f70 <HAL_FMC_MspInit+0xc8>)
 8001ed8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	603b      	str	r3, [r7, #0]
 8001ee0:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|D7_Pin|D6_Pin
 8001ee2:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001ee6:	607b      	str	r3, [r7, #4]
                          |D12_Pin|D5_Pin|D11_Pin|D4_Pin
                          |D10_Pin|D9_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ef4:	230c      	movs	r3, #12
 8001ef6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ef8:	1d3b      	adds	r3, r7, #4
 8001efa:	4619      	mov	r1, r3
 8001efc:	481d      	ldr	r0, [pc, #116]	@ (8001f74 <HAL_FMC_MspInit+0xcc>)
 8001efe:	f001 fcd7 	bl	80038b0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_NE_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin|PSRAM_A15_Pin
 8001f02:	f240 233f 	movw	r3, #575	@ 0x23f
 8001f06:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f10:	2303      	movs	r3, #3
 8001f12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f14:	230c      	movs	r3, #12
 8001f16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f18:	1d3b      	adds	r3, r7, #4
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4816      	ldr	r0, [pc, #88]	@ (8001f78 <HAL_FMC_MspInit+0xd0>)
 8001f1e:	f001 fcc7 	bl	80038b0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|OE_Pin|D3_Pin|WE_Pin
 8001f22:	f64f 73b3 	movw	r3, #65459	@ 0xffb3
 8001f26:	607b      	str	r3, [r7, #4]
                          |LCD_NE_Pin|D1_Pin|D15_Pin|D0_Pin
                          |PSRAM_A17_Pin|PSRAM_A16_Pin|PSRAM_A18_LCD_RS_Pin|D14_Pin
                          |D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f30:	2303      	movs	r3, #3
 8001f32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f34:	230c      	movs	r3, #12
 8001f36:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f38:	1d3b      	adds	r3, r7, #4
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	480f      	ldr	r0, [pc, #60]	@ (8001f7c <HAL_FMC_MspInit+0xd4>)
 8001f3e:	f001 fcb7 	bl	80038b0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 8001f42:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 8001f46:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f50:	2303      	movs	r3, #3
 8001f52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001f54:	230c      	movs	r3, #12
 8001f56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f58:	1d3b      	adds	r3, r7, #4
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4808      	ldr	r0, [pc, #32]	@ (8001f80 <HAL_FMC_MspInit+0xd8>)
 8001f5e:	f001 fca7 	bl	80038b0 <HAL_GPIO_Init>
 8001f62:	e000      	b.n	8001f66 <HAL_FMC_MspInit+0xbe>
    return;
 8001f64:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	200008bc 	.word	0x200008bc
 8001f70:	40021000 	.word	0x40021000
 8001f74:	48001000 	.word	0x48001000
 8001f78:	48001800 	.word	0x48001800
 8001f7c:	48000c00 	.word	0x48000c00
 8001f80:	48001400 	.word	0x48001400

08001f84 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001f8c:	f7ff ff8c 	bl	8001ea8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001f90:	bf00      	nop
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08a      	sub	sp, #40	@ 0x28
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a33      	ldr	r2, [pc, #204]	@ (8002074 <HAL_SAI_MspInit+0xdc>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d135      	bne.n	8002016 <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8001faa:	4b33      	ldr	r3, [pc, #204]	@ (8002078 <HAL_SAI_MspInit+0xe0>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d10b      	bne.n	8001fca <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8001fb2:	4b32      	ldr	r3, [pc, #200]	@ (800207c <HAL_SAI_MspInit+0xe4>)
 8001fb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fb6:	4a31      	ldr	r2, [pc, #196]	@ (800207c <HAL_SAI_MspInit+0xe4>)
 8001fb8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fbc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fbe:	4b2f      	ldr	r3, [pc, #188]	@ (800207c <HAL_SAI_MspInit+0xe4>)
 8001fc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8001fca:	4b2b      	ldr	r3, [pc, #172]	@ (8002078 <HAL_SAI_MspInit+0xe0>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	4a29      	ldr	r2, [pc, #164]	@ (8002078 <HAL_SAI_MspInit+0xe0>)
 8001fd2:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE2     ------> SAI1_MCLK_A
    PE6     ------> SAI1_SD_A
    PB10     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_MCKA_Pin|SAI1_SDA_Pin;
 8001fd4:	2354      	movs	r3, #84	@ 0x54
 8001fd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001fe4:	230d      	movs	r3, #13
 8001fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	4619      	mov	r1, r3
 8001fee:	4824      	ldr	r0, [pc, #144]	@ (8002080 <HAL_SAI_MspInit+0xe8>)
 8001ff0:	f001 fc5e 	bl	80038b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ff4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffe:	2300      	movs	r3, #0
 8002000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002002:	2300      	movs	r3, #0
 8002004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002006:	230d      	movs	r3, #13
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800200a:	f107 0314 	add.w	r3, r7, #20
 800200e:	4619      	mov	r1, r3
 8002010:	481c      	ldr	r0, [pc, #112]	@ (8002084 <HAL_SAI_MspInit+0xec>)
 8002012:	f001 fc4d 	bl	80038b0 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a1b      	ldr	r2, [pc, #108]	@ (8002088 <HAL_SAI_MspInit+0xf0>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d124      	bne.n	800206a <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8002020:	4b15      	ldr	r3, [pc, #84]	@ (8002078 <HAL_SAI_MspInit+0xe0>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d10b      	bne.n	8002040 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002028:	4b14      	ldr	r3, [pc, #80]	@ (800207c <HAL_SAI_MspInit+0xe4>)
 800202a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800202c:	4a13      	ldr	r2, [pc, #76]	@ (800207c <HAL_SAI_MspInit+0xe4>)
 800202e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002032:	6613      	str	r3, [r2, #96]	@ 0x60
 8002034:	4b11      	ldr	r3, [pc, #68]	@ (800207c <HAL_SAI_MspInit+0xe4>)
 8002036:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002038:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002040:	4b0d      	ldr	r3, [pc, #52]	@ (8002078 <HAL_SAI_MspInit+0xe0>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	3301      	adds	r3, #1
 8002046:	4a0c      	ldr	r2, [pc, #48]	@ (8002078 <HAL_SAI_MspInit+0xe0>)
 8002048:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin;
 800204a:	2308      	movs	r3, #8
 800204c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204e:	2302      	movs	r3, #2
 8002050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002056:	2300      	movs	r3, #0
 8002058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800205a:	230d      	movs	r3, #13
 800205c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI1_SDB_GPIO_Port, &GPIO_InitStruct);
 800205e:	f107 0314 	add.w	r3, r7, #20
 8002062:	4619      	mov	r1, r3
 8002064:	4806      	ldr	r0, [pc, #24]	@ (8002080 <HAL_SAI_MspInit+0xe8>)
 8002066:	f001 fc23 	bl	80038b0 <HAL_GPIO_Init>

    }
}
 800206a:	bf00      	nop
 800206c:	3728      	adds	r7, #40	@ 0x28
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40015404 	.word	0x40015404
 8002078:	200008c0 	.word	0x200008c0
 800207c:	40021000 	.word	0x40021000
 8002080:	48001000 	.word	0x48001000
 8002084:	48000400 	.word	0x48000400
 8002088:	40015424 	.word	0x40015424

0800208c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002090:	bf00      	nop
 8002092:	e7fd      	b.n	8002090 <NMI_Handler+0x4>

08002094 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002098:	bf00      	nop
 800209a:	e7fd      	b.n	8002098 <HardFault_Handler+0x4>

0800209c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020a0:	bf00      	nop
 80020a2:	e7fd      	b.n	80020a0 <MemManage_Handler+0x4>

080020a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020a8:	bf00      	nop
 80020aa:	e7fd      	b.n	80020a8 <BusFault_Handler+0x4>

080020ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020b0:	bf00      	nop
 80020b2:	e7fd      	b.n	80020b0 <UsageFault_Handler+0x4>

080020b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020c2:	b480      	push	{r7}
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020e2:	f000 f8a7 	bl	8002234 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	bd80      	pop	{r7, pc}
	...

080020ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80020f0:	4802      	ldr	r0, [pc, #8]	@ (80020fc <USART2_IRQHandler+0x10>)
 80020f2:	f006 fc4d 	bl	8008990 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	200004ec 	.word	0x200004ec

08002100 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002104:	4802      	ldr	r0, [pc, #8]	@ (8002110 <OTG_FS_IRQHandler+0x10>)
 8002106:	f001 ffed 	bl	80040e4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20001dcc 	.word	0x20001dcc

08002114 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002118:	4b06      	ldr	r3, [pc, #24]	@ (8002134 <SystemInit+0x20>)
 800211a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800211e:	4a05      	ldr	r2, [pc, #20]	@ (8002134 <SystemInit+0x20>)
 8002120:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002124:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000ed00 	.word	0xe000ed00

08002138 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002138:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002170 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800213c:	f7ff ffea 	bl	8002114 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002140:	480c      	ldr	r0, [pc, #48]	@ (8002174 <LoopForever+0x6>)
  ldr r1, =_edata
 8002142:	490d      	ldr	r1, [pc, #52]	@ (8002178 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002144:	4a0d      	ldr	r2, [pc, #52]	@ (800217c <LoopForever+0xe>)
  movs r3, #0
 8002146:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002148:	e002      	b.n	8002150 <LoopCopyDataInit>

0800214a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800214a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800214c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800214e:	3304      	adds	r3, #4

08002150 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002150:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002152:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002154:	d3f9      	bcc.n	800214a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002156:	4a0a      	ldr	r2, [pc, #40]	@ (8002180 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002158:	4c0a      	ldr	r4, [pc, #40]	@ (8002184 <LoopForever+0x16>)
  movs r3, #0
 800215a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800215c:	e001      	b.n	8002162 <LoopFillZerobss>

0800215e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800215e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002160:	3204      	adds	r2, #4

08002162 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002162:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002164:	d3fb      	bcc.n	800215e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002166:	f00c fa3b 	bl	800e5e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800216a:	f7fe f9d5 	bl	8000518 <main>

0800216e <LoopForever>:

LoopForever:
    b LoopForever
 800216e:	e7fe      	b.n	800216e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002170:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002174:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002178:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 800217c:	0800e6e0 	.word	0x0800e6e0
  ldr r2, =_sbss
 8002180:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 8002184:	200024d0 	.word	0x200024d0

08002188 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002188:	e7fe      	b.n	8002188 <ADC1_2_IRQHandler>

0800218a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002190:	2300      	movs	r3, #0
 8002192:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002194:	2003      	movs	r0, #3
 8002196:	f001 f937 	bl	8003408 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800219a:	2000      	movs	r0, #0
 800219c:	f000 f80e 	bl	80021bc <HAL_InitTick>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d002      	beq.n	80021ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	71fb      	strb	r3, [r7, #7]
 80021aa:	e001      	b.n	80021b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021ac:	f7ff f90e 	bl	80013cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021b0:	79fb      	ldrb	r3, [r7, #7]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
	...

080021bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021c8:	4b17      	ldr	r3, [pc, #92]	@ (8002228 <HAL_InitTick+0x6c>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d023      	beq.n	8002218 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021d0:	4b16      	ldr	r3, [pc, #88]	@ (800222c <HAL_InitTick+0x70>)
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <HAL_InitTick+0x6c>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	4619      	mov	r1, r3
 80021da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021de:	fbb3 f3f1 	udiv	r3, r3, r1
 80021e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021e6:	4618      	mov	r0, r3
 80021e8:	f001 f943 	bl	8003472 <HAL_SYSTICK_Config>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d10f      	bne.n	8002212 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2b0f      	cmp	r3, #15
 80021f6:	d809      	bhi.n	800220c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021f8:	2200      	movs	r2, #0
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002200:	f001 f90d 	bl	800341e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002204:	4a0a      	ldr	r2, [pc, #40]	@ (8002230 <HAL_InitTick+0x74>)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	e007      	b.n	800221c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	73fb      	strb	r3, [r7, #15]
 8002210:	e004      	b.n	800221c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	73fb      	strb	r3, [r7, #15]
 8002216:	e001      	b.n	800221c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800221c:	7bfb      	ldrb	r3, [r7, #15]
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000008 	.word	0x20000008
 800222c:	20000000 	.word	0x20000000
 8002230:	20000004 	.word	0x20000004

08002234 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002238:	4b06      	ldr	r3, [pc, #24]	@ (8002254 <HAL_IncTick+0x20>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	461a      	mov	r2, r3
 800223e:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <HAL_IncTick+0x24>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4413      	add	r3, r2
 8002244:	4a04      	ldr	r2, [pc, #16]	@ (8002258 <HAL_IncTick+0x24>)
 8002246:	6013      	str	r3, [r2, #0]
}
 8002248:	bf00      	nop
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	20000008 	.word	0x20000008
 8002258:	200008c4 	.word	0x200008c4

0800225c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  return uwTick;
 8002260:	4b03      	ldr	r3, [pc, #12]	@ (8002270 <HAL_GetTick+0x14>)
 8002262:	681b      	ldr	r3, [r3, #0]
}
 8002264:	4618      	mov	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	200008c4 	.word	0x200008c4

08002274 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800227c:	f7ff ffee 	bl	800225c <HAL_GetTick>
 8002280:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800228c:	d005      	beq.n	800229a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800228e:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <HAL_Delay+0x44>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4413      	add	r3, r2
 8002298:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800229a:	bf00      	nop
 800229c:	f7ff ffde 	bl	800225c <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d8f7      	bhi.n	800229c <HAL_Delay+0x28>
  {
  }
}
 80022ac:	bf00      	nop
 80022ae:	bf00      	nop
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20000008 	.word	0x20000008

080022bc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	431a      	orrs	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	609a      	str	r2, [r3, #8]
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80022e2:	b480      	push	{r7}
 80022e4:	b083      	sub	sp, #12
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
 80022ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	431a      	orrs	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	609a      	str	r2, [r3, #8]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002318:	4618      	mov	r0, r3
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002324:	b480      	push	{r7}
 8002326:	b087      	sub	sp, #28
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
 8002330:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	3360      	adds	r3, #96	@ 0x60
 8002336:	461a      	mov	r2, r3
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4413      	add	r3, r2
 800233e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	4b08      	ldr	r3, [pc, #32]	@ (8002368 <LL_ADC_SetOffset+0x44>)
 8002346:	4013      	ands	r3, r2
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	4313      	orrs	r3, r2
 8002354:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800235c:	bf00      	nop
 800235e:	371c      	adds	r7, #28
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	03fff000 	.word	0x03fff000

0800236c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	3360      	adds	r3, #96	@ 0x60
 800237a:	461a      	mov	r2, r3
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800238c:	4618      	mov	r0, r3
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002398:	b480      	push	{r7}
 800239a:	b087      	sub	sp, #28
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	3360      	adds	r3, #96	@ 0x60
 80023a8:	461a      	mov	r2, r3
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	431a      	orrs	r2, r3
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80023c2:	bf00      	nop
 80023c4:	371c      	adds	r7, #28
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b083      	sub	sp, #12
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
 80023d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	695b      	ldr	r3, [r3, #20]
 80023dc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	615a      	str	r2, [r3, #20]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b087      	sub	sp, #28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	3330      	adds	r3, #48	@ 0x30
 8002404:	461a      	mov	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	0a1b      	lsrs	r3, r3, #8
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	f003 030c 	and.w	r3, r3, #12
 8002410:	4413      	add	r3, r2
 8002412:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	f003 031f 	and.w	r3, r3, #31
 800241e:	211f      	movs	r1, #31
 8002420:	fa01 f303 	lsl.w	r3, r1, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	401a      	ands	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	0e9b      	lsrs	r3, r3, #26
 800242c:	f003 011f 	and.w	r1, r3, #31
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	f003 031f 	and.w	r3, r3, #31
 8002436:	fa01 f303 	lsl.w	r3, r1, r3
 800243a:	431a      	orrs	r2, r3
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002440:	bf00      	nop
 8002442:	371c      	adds	r7, #28
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800244c:	b480      	push	{r7}
 800244e:	b087      	sub	sp, #28
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	3314      	adds	r3, #20
 800245c:	461a      	mov	r2, r3
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	0e5b      	lsrs	r3, r3, #25
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	f003 0304 	and.w	r3, r3, #4
 8002468:	4413      	add	r3, r2
 800246a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	0d1b      	lsrs	r3, r3, #20
 8002474:	f003 031f 	and.w	r3, r3, #31
 8002478:	2107      	movs	r1, #7
 800247a:	fa01 f303 	lsl.w	r3, r1, r3
 800247e:	43db      	mvns	r3, r3
 8002480:	401a      	ands	r2, r3
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	0d1b      	lsrs	r3, r3, #20
 8002486:	f003 031f 	and.w	r3, r3, #31
 800248a:	6879      	ldr	r1, [r7, #4]
 800248c:	fa01 f303 	lsl.w	r3, r1, r3
 8002490:	431a      	orrs	r2, r3
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002496:	bf00      	nop
 8002498:	371c      	adds	r7, #28
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
	...

080024a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024bc:	43db      	mvns	r3, r3
 80024be:	401a      	ands	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f003 0318 	and.w	r3, r3, #24
 80024c6:	4908      	ldr	r1, [pc, #32]	@ (80024e8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80024c8:	40d9      	lsrs	r1, r3
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	400b      	ands	r3, r1
 80024ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024d2:	431a      	orrs	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80024da:	bf00      	nop
 80024dc:	3714      	adds	r7, #20
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	0007ffff 	.word	0x0007ffff

080024ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80024fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	6093      	str	r3, [r2, #8]
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002520:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002524:	d101      	bne.n	800252a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002526:	2301      	movs	r3, #1
 8002528:	e000      	b.n	800252c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002548:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800254c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002570:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002574:	d101      	bne.n	800257a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002576:	2301      	movs	r3, #1
 8002578:	e000      	b.n	800257c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	2b01      	cmp	r3, #1
 800259a:	d101      	bne.n	80025a0 <LL_ADC_IsEnabled+0x18>
 800259c:	2301      	movs	r3, #1
 800259e:	e000      	b.n	80025a2 <LL_ADC_IsEnabled+0x1a>
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f003 0304 	and.w	r3, r3, #4
 80025be:	2b04      	cmp	r3, #4
 80025c0:	d101      	bne.n	80025c6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f003 0308 	and.w	r3, r3, #8
 80025e4:	2b08      	cmp	r3, #8
 80025e6:	d101      	bne.n	80025ec <LL_ADC_INJ_IsConversionOngoing+0x18>
 80025e8:	2301      	movs	r3, #1
 80025ea:	e000      	b.n	80025ee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80025ec:	2300      	movs	r3, #0
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
	...

080025fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025fc:	b590      	push	{r4, r7, lr}
 80025fe:	b089      	sub	sp, #36	@ 0x24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002608:	2300      	movs	r3, #0
 800260a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e133      	b.n	800287e <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002620:	2b00      	cmp	r3, #0
 8002622:	d109      	bne.n	8002638 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7fe fef5 	bl	8001414 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff ff67 	bl	8002510 <LL_ADC_IsDeepPowerDownEnabled>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d004      	beq.n	8002652 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff ff4d 	bl	80024ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff ff82 	bl	8002560 <LL_ADC_IsInternalRegulatorEnabled>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d115      	bne.n	800268e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff ff66 	bl	8002538 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800266c:	4b86      	ldr	r3, [pc, #536]	@ (8002888 <HAL_ADC_Init+0x28c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	099b      	lsrs	r3, r3, #6
 8002672:	4a86      	ldr	r2, [pc, #536]	@ (800288c <HAL_ADC_Init+0x290>)
 8002674:	fba2 2303 	umull	r2, r3, r2, r3
 8002678:	099b      	lsrs	r3, r3, #6
 800267a:	3301      	adds	r3, #1
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002680:	e002      	b.n	8002688 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	3b01      	subs	r3, #1
 8002686:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f9      	bne.n	8002682 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff ff64 	bl	8002560 <LL_ADC_IsInternalRegulatorEnabled>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10d      	bne.n	80026ba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026a2:	f043 0210 	orr.w	r2, r3, #16
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ae:	f043 0201 	orr.w	r2, r3, #1
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff ff75 	bl	80025ae <LL_ADC_REG_IsConversionOngoing>
 80026c4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ca:	f003 0310 	and.w	r3, r3, #16
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f040 80cc 	bne.w	800286c <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f040 80c8 	bne.w	800286c <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80026e4:	f043 0202 	orr.w	r2, r3, #2
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff ff49 	bl	8002588 <LL_ADC_IsEnabled>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d115      	bne.n	8002728 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026fc:	4864      	ldr	r0, [pc, #400]	@ (8002890 <HAL_ADC_Init+0x294>)
 80026fe:	f7ff ff43 	bl	8002588 <LL_ADC_IsEnabled>
 8002702:	4604      	mov	r4, r0
 8002704:	4863      	ldr	r0, [pc, #396]	@ (8002894 <HAL_ADC_Init+0x298>)
 8002706:	f7ff ff3f 	bl	8002588 <LL_ADC_IsEnabled>
 800270a:	4603      	mov	r3, r0
 800270c:	431c      	orrs	r4, r3
 800270e:	4862      	ldr	r0, [pc, #392]	@ (8002898 <HAL_ADC_Init+0x29c>)
 8002710:	f7ff ff3a 	bl	8002588 <LL_ADC_IsEnabled>
 8002714:	4603      	mov	r3, r0
 8002716:	4323      	orrs	r3, r4
 8002718:	2b00      	cmp	r3, #0
 800271a:	d105      	bne.n	8002728 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	4619      	mov	r1, r3
 8002722:	485e      	ldr	r0, [pc, #376]	@ (800289c <HAL_ADC_Init+0x2a0>)
 8002724:	f7ff fdca 	bl	80022bc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	7e5b      	ldrb	r3, [r3, #25]
 800272c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002732:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002738:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800273e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002746:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002748:	4313      	orrs	r3, r2
 800274a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d106      	bne.n	8002764 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275a:	3b01      	subs	r3, #1
 800275c:	045b      	lsls	r3, r3, #17
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4313      	orrs	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002768:	2b00      	cmp	r3, #0
 800276a:	d009      	beq.n	8002780 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002770:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002778:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4313      	orrs	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	4b46      	ldr	r3, [pc, #280]	@ (80028a0 <HAL_ADC_Init+0x2a4>)
 8002788:	4013      	ands	r3, r2
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	69b9      	ldr	r1, [r7, #24]
 8002790:	430b      	orrs	r3, r1
 8002792:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff1b 	bl	80025d4 <LL_ADC_INJ_IsConversionOngoing>
 800279e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d140      	bne.n	8002828 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d13d      	bne.n	8002828 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	7e1b      	ldrb	r3, [r3, #24]
 80027b4:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027b6:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80027be:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80027c0:	4313      	orrs	r3, r2
 80027c2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027ce:	f023 0306 	bic.w	r3, r3, #6
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	6812      	ldr	r2, [r2, #0]
 80027d6:	69b9      	ldr	r1, [r7, #24]
 80027d8:	430b      	orrs	r3, r1
 80027da:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d118      	bne.n	8002818 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	691b      	ldr	r3, [r3, #16]
 80027ec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80027f0:	f023 0304 	bic.w	r3, r3, #4
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80027fc:	4311      	orrs	r1, r2
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002802:	4311      	orrs	r1, r2
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002808:	430a      	orrs	r2, r1
 800280a:	431a      	orrs	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f042 0201 	orr.w	r2, r2, #1
 8002814:	611a      	str	r2, [r3, #16]
 8002816:	e007      	b.n	8002828 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	691a      	ldr	r2, [r3, #16]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0201 	bic.w	r2, r2, #1
 8002826:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d10c      	bne.n	800284a <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	f023 010f 	bic.w	r1, r3, #15
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	69db      	ldr	r3, [r3, #28]
 800283e:	1e5a      	subs	r2, r3, #1
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	430a      	orrs	r2, r1
 8002846:	631a      	str	r2, [r3, #48]	@ 0x30
 8002848:	e007      	b.n	800285a <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 020f 	bic.w	r2, r2, #15
 8002858:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285e:	f023 0303 	bic.w	r3, r3, #3
 8002862:	f043 0201 	orr.w	r2, r3, #1
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	659a      	str	r2, [r3, #88]	@ 0x58
 800286a:	e007      	b.n	800287c <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002870:	f043 0210 	orr.w	r2, r3, #16
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800287c:	7ffb      	ldrb	r3, [r7, #31]
}
 800287e:	4618      	mov	r0, r3
 8002880:	3724      	adds	r7, #36	@ 0x24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd90      	pop	{r4, r7, pc}
 8002886:	bf00      	nop
 8002888:	20000000 	.word	0x20000000
 800288c:	053e2d63 	.word	0x053e2d63
 8002890:	50040000 	.word	0x50040000
 8002894:	50040100 	.word	0x50040100
 8002898:	50040200 	.word	0x50040200
 800289c:	50040300 	.word	0x50040300
 80028a0:	fff0c007 	.word	0xfff0c007

080028a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b0b6      	sub	sp, #216	@ 0xd8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80028b4:	2300      	movs	r3, #0
 80028b6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d101      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x22>
 80028c2:	2302      	movs	r3, #2
 80028c4:	e3e3      	b.n	800308e <HAL_ADC_ConfigChannel+0x7ea>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2201      	movs	r2, #1
 80028ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff fe6b 	bl	80025ae <LL_ADC_REG_IsConversionOngoing>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f040 83c4 	bne.w	8003068 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b05      	cmp	r3, #5
 80028ee:	d824      	bhi.n	800293a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	3b02      	subs	r3, #2
 80028f6:	2b03      	cmp	r3, #3
 80028f8:	d81b      	bhi.n	8002932 <HAL_ADC_ConfigChannel+0x8e>
 80028fa:	a201      	add	r2, pc, #4	@ (adr r2, 8002900 <HAL_ADC_ConfigChannel+0x5c>)
 80028fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002900:	08002911 	.word	0x08002911
 8002904:	08002919 	.word	0x08002919
 8002908:	08002921 	.word	0x08002921
 800290c:	08002929 	.word	0x08002929
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002910:	230c      	movs	r3, #12
 8002912:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002916:	e010      	b.n	800293a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002918:	2312      	movs	r3, #18
 800291a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800291e:	e00c      	b.n	800293a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002920:	2318      	movs	r3, #24
 8002922:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002926:	e008      	b.n	800293a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002928:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800292c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002930:	e003      	b.n	800293a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002932:	2306      	movs	r3, #6
 8002934:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002938:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6818      	ldr	r0, [r3, #0]
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	461a      	mov	r2, r3
 8002944:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002948:	f7ff fd54 	bl	80023f4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff fe2c 	bl	80025ae <LL_ADC_REG_IsConversionOngoing>
 8002956:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff fe38 	bl	80025d4 <LL_ADC_INJ_IsConversionOngoing>
 8002964:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002968:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800296c:	2b00      	cmp	r3, #0
 800296e:	f040 81bf 	bne.w	8002cf0 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002972:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002976:	2b00      	cmp	r3, #0
 8002978:	f040 81ba 	bne.w	8002cf0 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002984:	d10f      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6818      	ldr	r0, [r3, #0]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2200      	movs	r2, #0
 8002990:	4619      	mov	r1, r3
 8002992:	f7ff fd5b 	bl	800244c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff fd15 	bl	80023ce <LL_ADC_SetSamplingTimeCommonConfig>
 80029a4:	e00e      	b.n	80029c4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6818      	ldr	r0, [r3, #0]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	6819      	ldr	r1, [r3, #0]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	461a      	mov	r2, r3
 80029b4:	f7ff fd4a 	bl	800244c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2100      	movs	r1, #0
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff fd05 	bl	80023ce <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	695a      	ldr	r2, [r3, #20]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	08db      	lsrs	r3, r3, #3
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	fa02 f303 	lsl.w	r3, r2, r3
 80029da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	691b      	ldr	r3, [r3, #16]
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	d00a      	beq.n	80029fc <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6818      	ldr	r0, [r3, #0]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	6919      	ldr	r1, [r3, #16]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029f6:	f7ff fc95 	bl	8002324 <LL_ADC_SetOffset>
 80029fa:	e179      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2100      	movs	r1, #0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff fcb2 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d10a      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x184>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2100      	movs	r1, #0
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff fca7 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	0e9b      	lsrs	r3, r3, #26
 8002a22:	f003 021f 	and.w	r2, r3, #31
 8002a26:	e01e      	b.n	8002a66 <HAL_ADC_ConfigChannel+0x1c2>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff fc9c 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002a34:	4603      	mov	r3, r0
 8002a36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a3e:	fa93 f3a3 	rbit	r3, r3
 8002a42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a46:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002a4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002a56:	2320      	movs	r3, #32
 8002a58:	e004      	b.n	8002a64 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002a5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a5e:	fab3 f383 	clz	r3, r3
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d105      	bne.n	8002a7e <HAL_ADC_ConfigChannel+0x1da>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	0e9b      	lsrs	r3, r3, #26
 8002a78:	f003 031f 	and.w	r3, r3, #31
 8002a7c:	e018      	b.n	8002ab0 <HAL_ADC_ConfigChannel+0x20c>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a8a:	fa93 f3a3 	rbit	r3, r3
 8002a8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002a92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002a96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002a9a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002aa2:	2320      	movs	r3, #32
 8002aa4:	e004      	b.n	8002ab0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002aa6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002aaa:	fab3 f383 	clz	r3, r3
 8002aae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d106      	bne.n	8002ac2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2100      	movs	r1, #0
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff fc6b 	bl	8002398 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fc4f 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10a      	bne.n	8002aee <HAL_ADC_ConfigChannel+0x24a>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2101      	movs	r1, #1
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7ff fc44 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	0e9b      	lsrs	r3, r3, #26
 8002ae8:	f003 021f 	and.w	r2, r3, #31
 8002aec:	e01e      	b.n	8002b2c <HAL_ADC_ConfigChannel+0x288>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2101      	movs	r1, #1
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fc39 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b04:	fa93 f3a3 	rbit	r3, r3
 8002b08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002b0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002b14:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002b1c:	2320      	movs	r3, #32
 8002b1e:	e004      	b.n	8002b2a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002b20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b24:	fab3 f383 	clz	r3, r3
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d105      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x2a0>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	0e9b      	lsrs	r3, r3, #26
 8002b3e:	f003 031f 	and.w	r3, r3, #31
 8002b42:	e018      	b.n	8002b76 <HAL_ADC_ConfigChannel+0x2d2>
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b50:	fa93 f3a3 	rbit	r3, r3
 8002b54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002b58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002b60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002b68:	2320      	movs	r3, #32
 8002b6a:	e004      	b.n	8002b76 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002b6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b70:	fab3 f383 	clz	r3, r3
 8002b74:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d106      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2101      	movs	r1, #1
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fc08 	bl	8002398 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2102      	movs	r1, #2
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f7ff fbec 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002b94:	4603      	mov	r3, r0
 8002b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d10a      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x310>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2102      	movs	r1, #2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff fbe1 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002baa:	4603      	mov	r3, r0
 8002bac:	0e9b      	lsrs	r3, r3, #26
 8002bae:	f003 021f 	and.w	r2, r3, #31
 8002bb2:	e01e      	b.n	8002bf2 <HAL_ADC_ConfigChannel+0x34e>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2102      	movs	r1, #2
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff fbd6 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bca:	fa93 f3a3 	rbit	r3, r3
 8002bce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002bd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002bd6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002bda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002be2:	2320      	movs	r3, #32
 8002be4:	e004      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002be6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bea:	fab3 f383 	clz	r3, r3
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d105      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x366>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	0e9b      	lsrs	r3, r3, #26
 8002c04:	f003 031f 	and.w	r3, r3, #31
 8002c08:	e014      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x390>
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c12:	fa93 f3a3 	rbit	r3, r3
 8002c16:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002c18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c1a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002c1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002c26:	2320      	movs	r3, #32
 8002c28:	e004      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002c2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c2e:	fab3 f383 	clz	r3, r3
 8002c32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d106      	bne.n	8002c46 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	2102      	movs	r1, #2
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff fba9 	bl	8002398 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2103      	movs	r1, #3
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff fb8d 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002c52:	4603      	mov	r3, r0
 8002c54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d10a      	bne.n	8002c72 <HAL_ADC_ConfigChannel+0x3ce>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2103      	movs	r1, #3
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff fb82 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	0e9b      	lsrs	r3, r3, #26
 8002c6c:	f003 021f 	and.w	r2, r3, #31
 8002c70:	e017      	b.n	8002ca2 <HAL_ADC_ConfigChannel+0x3fe>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2103      	movs	r1, #3
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff fb77 	bl	800236c <LL_ADC_GetOffsetChannel>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c84:	fa93 f3a3 	rbit	r3, r3
 8002c88:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002c8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c8c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002c8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d101      	bne.n	8002c98 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002c94:	2320      	movs	r3, #32
 8002c96:	e003      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002c98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c9a:	fab3 f383 	clz	r3, r3
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d105      	bne.n	8002cba <HAL_ADC_ConfigChannel+0x416>
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	0e9b      	lsrs	r3, r3, #26
 8002cb4:	f003 031f 	and.w	r3, r3, #31
 8002cb8:	e011      	b.n	8002cde <HAL_ADC_ConfigChannel+0x43a>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002cc2:	fa93 f3a3 	rbit	r3, r3
 8002cc6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002cc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cca:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002ccc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002cd2:	2320      	movs	r3, #32
 8002cd4:	e003      	b.n	8002cde <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002cd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002cd8:	fab3 f383 	clz	r3, r3
 8002cdc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d106      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2103      	movs	r1, #3
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff fb54 	bl	8002398 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7ff fc47 	bl	8002588 <LL_ADC_IsEnabled>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f040 813f 	bne.w	8002f80 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6818      	ldr	r0, [r3, #0]
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	6819      	ldr	r1, [r3, #0]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	f7ff fbc8 	bl	80024a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	4a8e      	ldr	r2, [pc, #568]	@ (8002f54 <HAL_ADC_ConfigChannel+0x6b0>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	f040 8130 	bne.w	8002f80 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d10b      	bne.n	8002d48 <HAL_ADC_ConfigChannel+0x4a4>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	0e9b      	lsrs	r3, r3, #26
 8002d36:	3301      	adds	r3, #1
 8002d38:	f003 031f 	and.w	r3, r3, #31
 8002d3c:	2b09      	cmp	r3, #9
 8002d3e:	bf94      	ite	ls
 8002d40:	2301      	movls	r3, #1
 8002d42:	2300      	movhi	r3, #0
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	e019      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x4d8>
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d50:	fa93 f3a3 	rbit	r3, r3
 8002d54:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002d56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002d5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d101      	bne.n	8002d64 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002d60:	2320      	movs	r3, #32
 8002d62:	e003      	b.n	8002d6c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002d64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d66:	fab3 f383 	clz	r3, r3
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	f003 031f 	and.w	r3, r3, #31
 8002d72:	2b09      	cmp	r3, #9
 8002d74:	bf94      	ite	ls
 8002d76:	2301      	movls	r3, #1
 8002d78:	2300      	movhi	r3, #0
 8002d7a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d079      	beq.n	8002e74 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d107      	bne.n	8002d9c <HAL_ADC_ConfigChannel+0x4f8>
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	0e9b      	lsrs	r3, r3, #26
 8002d92:	3301      	adds	r3, #1
 8002d94:	069b      	lsls	r3, r3, #26
 8002d96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d9a:	e015      	b.n	8002dc8 <HAL_ADC_ConfigChannel+0x524>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002da4:	fa93 f3a3 	rbit	r3, r3
 8002da8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dac:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002dae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002db4:	2320      	movs	r3, #32
 8002db6:	e003      	b.n	8002dc0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002db8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002dba:	fab3 f383 	clz	r3, r3
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	069b      	lsls	r3, r3, #26
 8002dc4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d109      	bne.n	8002de8 <HAL_ADC_ConfigChannel+0x544>
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	0e9b      	lsrs	r3, r3, #26
 8002dda:	3301      	adds	r3, #1
 8002ddc:	f003 031f 	and.w	r3, r3, #31
 8002de0:	2101      	movs	r1, #1
 8002de2:	fa01 f303 	lsl.w	r3, r1, r3
 8002de6:	e017      	b.n	8002e18 <HAL_ADC_ConfigChannel+0x574>
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002df0:	fa93 f3a3 	rbit	r3, r3
 8002df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002df8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002dfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002e00:	2320      	movs	r3, #32
 8002e02:	e003      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002e04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e06:	fab3 f383 	clz	r3, r3
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	f003 031f 	and.w	r3, r3, #31
 8002e12:	2101      	movs	r1, #1
 8002e14:	fa01 f303 	lsl.w	r3, r1, r3
 8002e18:	ea42 0103 	orr.w	r1, r2, r3
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d10a      	bne.n	8002e3e <HAL_ADC_ConfigChannel+0x59a>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	0e9b      	lsrs	r3, r3, #26
 8002e2e:	3301      	adds	r3, #1
 8002e30:	f003 021f 	and.w	r2, r3, #31
 8002e34:	4613      	mov	r3, r2
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	4413      	add	r3, r2
 8002e3a:	051b      	lsls	r3, r3, #20
 8002e3c:	e018      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x5cc>
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e46:	fa93 f3a3 	rbit	r3, r3
 8002e4a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002e56:	2320      	movs	r3, #32
 8002e58:	e003      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e5c:	fab3 f383 	clz	r3, r3
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	3301      	adds	r3, #1
 8002e64:	f003 021f 	and.w	r2, r3, #31
 8002e68:	4613      	mov	r3, r2
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	4413      	add	r3, r2
 8002e6e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e70:	430b      	orrs	r3, r1
 8002e72:	e080      	b.n	8002f76 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d107      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x5ec>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	0e9b      	lsrs	r3, r3, #26
 8002e86:	3301      	adds	r3, #1
 8002e88:	069b      	lsls	r3, r3, #26
 8002e8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e8e:	e015      	b.n	8002ebc <HAL_ADC_ConfigChannel+0x618>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e98:	fa93 f3a3 	rbit	r3, r3
 8002e9c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002ea8:	2320      	movs	r3, #32
 8002eaa:	e003      	b.n	8002eb4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eae:	fab3 f383 	clz	r3, r3
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	069b      	lsls	r3, r3, #26
 8002eb8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d109      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x638>
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	0e9b      	lsrs	r3, r3, #26
 8002ece:	3301      	adds	r3, #1
 8002ed0:	f003 031f 	and.w	r3, r3, #31
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8002eda:	e017      	b.n	8002f0c <HAL_ADC_ConfigChannel+0x668>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	fa93 f3a3 	rbit	r3, r3
 8002ee8:	61bb      	str	r3, [r7, #24]
  return result;
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002eee:	6a3b      	ldr	r3, [r7, #32]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002ef4:	2320      	movs	r3, #32
 8002ef6:	e003      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002ef8:	6a3b      	ldr	r3, [r7, #32]
 8002efa:	fab3 f383 	clz	r3, r3
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	3301      	adds	r3, #1
 8002f02:	f003 031f 	and.w	r3, r3, #31
 8002f06:	2101      	movs	r1, #1
 8002f08:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0c:	ea42 0103 	orr.w	r1, r2, r3
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d10d      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x694>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	0e9b      	lsrs	r3, r3, #26
 8002f22:	3301      	adds	r3, #1
 8002f24:	f003 021f 	and.w	r2, r3, #31
 8002f28:	4613      	mov	r3, r2
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	4413      	add	r3, r2
 8002f2e:	3b1e      	subs	r3, #30
 8002f30:	051b      	lsls	r3, r3, #20
 8002f32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f36:	e01d      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x6d0>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	fa93 f3a3 	rbit	r3, r3
 8002f44:	60fb      	str	r3, [r7, #12]
  return result;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d103      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002f50:	2320      	movs	r3, #32
 8002f52:	e005      	b.n	8002f60 <HAL_ADC_ConfigChannel+0x6bc>
 8002f54:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	fab3 f383 	clz	r3, r3
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	3301      	adds	r3, #1
 8002f62:	f003 021f 	and.w	r2, r3, #31
 8002f66:	4613      	mov	r3, r2
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	4413      	add	r3, r2
 8002f6c:	3b1e      	subs	r3, #30
 8002f6e:	051b      	lsls	r3, r3, #20
 8002f70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f74:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	f7ff fa66 	bl	800244c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	4b44      	ldr	r3, [pc, #272]	@ (8003098 <HAL_ADC_ConfigChannel+0x7f4>)
 8002f86:	4013      	ands	r3, r2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d07a      	beq.n	8003082 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f8c:	4843      	ldr	r0, [pc, #268]	@ (800309c <HAL_ADC_ConfigChannel+0x7f8>)
 8002f8e:	f7ff f9bb 	bl	8002308 <LL_ADC_GetCommonPathInternalCh>
 8002f92:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a41      	ldr	r2, [pc, #260]	@ (80030a0 <HAL_ADC_ConfigChannel+0x7fc>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d12c      	bne.n	8002ffa <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002fa0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fa4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d126      	bne.n	8002ffa <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a3c      	ldr	r2, [pc, #240]	@ (80030a4 <HAL_ADC_ConfigChannel+0x800>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d004      	beq.n	8002fc0 <HAL_ADC_ConfigChannel+0x71c>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a3b      	ldr	r2, [pc, #236]	@ (80030a8 <HAL_ADC_ConfigChannel+0x804>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d15d      	bne.n	800307c <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fc4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002fc8:	4619      	mov	r1, r3
 8002fca:	4834      	ldr	r0, [pc, #208]	@ (800309c <HAL_ADC_ConfigChannel+0x7f8>)
 8002fcc:	f7ff f989 	bl	80022e2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fd0:	4b36      	ldr	r3, [pc, #216]	@ (80030ac <HAL_ADC_ConfigChannel+0x808>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	099b      	lsrs	r3, r3, #6
 8002fd6:	4a36      	ldr	r2, [pc, #216]	@ (80030b0 <HAL_ADC_ConfigChannel+0x80c>)
 8002fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002fdc:	099b      	lsrs	r3, r3, #6
 8002fde:	1c5a      	adds	r2, r3, #1
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	4413      	add	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002fea:	e002      	b.n	8002ff2 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1f9      	bne.n	8002fec <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ff8:	e040      	b.n	800307c <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a2d      	ldr	r2, [pc, #180]	@ (80030b4 <HAL_ADC_ConfigChannel+0x810>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d118      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003004:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003008:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d112      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a23      	ldr	r2, [pc, #140]	@ (80030a4 <HAL_ADC_ConfigChannel+0x800>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d004      	beq.n	8003024 <HAL_ADC_ConfigChannel+0x780>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a22      	ldr	r2, [pc, #136]	@ (80030a8 <HAL_ADC_ConfigChannel+0x804>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d12d      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003024:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003028:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800302c:	4619      	mov	r1, r3
 800302e:	481b      	ldr	r0, [pc, #108]	@ (800309c <HAL_ADC_ConfigChannel+0x7f8>)
 8003030:	f7ff f957 	bl	80022e2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003034:	e024      	b.n	8003080 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a1f      	ldr	r2, [pc, #124]	@ (80030b8 <HAL_ADC_ConfigChannel+0x814>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d120      	bne.n	8003082 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003040:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003044:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d11a      	bne.n	8003082 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a14      	ldr	r2, [pc, #80]	@ (80030a4 <HAL_ADC_ConfigChannel+0x800>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d115      	bne.n	8003082 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003056:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800305a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800305e:	4619      	mov	r1, r3
 8003060:	480e      	ldr	r0, [pc, #56]	@ (800309c <HAL_ADC_ConfigChannel+0x7f8>)
 8003062:	f7ff f93e 	bl	80022e2 <LL_ADC_SetCommonPathInternalCh>
 8003066:	e00c      	b.n	8003082 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800306c:	f043 0220 	orr.w	r2, r3, #32
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800307a:	e002      	b.n	8003082 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800307c:	bf00      	nop
 800307e:	e000      	b.n	8003082 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003080:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800308a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800308e:	4618      	mov	r0, r3
 8003090:	37d8      	adds	r7, #216	@ 0xd8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	80080000 	.word	0x80080000
 800309c:	50040300 	.word	0x50040300
 80030a0:	c7520000 	.word	0xc7520000
 80030a4:	50040000 	.word	0x50040000
 80030a8:	50040200 	.word	0x50040200
 80030ac:	20000000 	.word	0x20000000
 80030b0:	053e2d63 	.word	0x053e2d63
 80030b4:	cb840000 	.word	0xcb840000
 80030b8:	80000001 	.word	0x80000001

080030bc <LL_ADC_IsEnabled>:
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f003 0301 	and.w	r3, r3, #1
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d101      	bne.n	80030d4 <LL_ADC_IsEnabled+0x18>
 80030d0:	2301      	movs	r3, #1
 80030d2:	e000      	b.n	80030d6 <LL_ADC_IsEnabled+0x1a>
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <LL_ADC_REG_IsConversionOngoing>:
{
 80030e2:	b480      	push	{r7}
 80030e4:	b083      	sub	sp, #12
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d101      	bne.n	80030fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80030f6:	2301      	movs	r3, #1
 80030f8:	e000      	b.n	80030fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003108:	b590      	push	{r4, r7, lr}
 800310a:	b0a1      	sub	sp, #132	@ 0x84
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003112:	2300      	movs	r3, #0
 8003114:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800311e:	2b01      	cmp	r3, #1
 8003120:	d101      	bne.n	8003126 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003122:	2302      	movs	r3, #2
 8003124:	e093      	b.n	800324e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800312e:	2300      	movs	r3, #0
 8003130:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003132:	2300      	movs	r3, #0
 8003134:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a47      	ldr	r2, [pc, #284]	@ (8003258 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d102      	bne.n	8003146 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003140:	4b46      	ldr	r3, [pc, #280]	@ (800325c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	e001      	b.n	800314a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003146:	2300      	movs	r3, #0
 8003148:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10b      	bne.n	8003168 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003154:	f043 0220 	orr.w	r2, r3, #32
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e072      	b.n	800324e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff ffb9 	bl	80030e2 <LL_ADC_REG_IsConversionOngoing>
 8003170:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff ffb3 	bl	80030e2 <LL_ADC_REG_IsConversionOngoing>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d154      	bne.n	800322c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003182:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003184:	2b00      	cmp	r3, #0
 8003186:	d151      	bne.n	800322c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003188:	4b35      	ldr	r3, [pc, #212]	@ (8003260 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800318a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d02c      	beq.n	80031ee <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003194:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80031a6:	035b      	lsls	r3, r3, #13
 80031a8:	430b      	orrs	r3, r1
 80031aa:	431a      	orrs	r2, r3
 80031ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031ae:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031b0:	4829      	ldr	r0, [pc, #164]	@ (8003258 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80031b2:	f7ff ff83 	bl	80030bc <LL_ADC_IsEnabled>
 80031b6:	4604      	mov	r4, r0
 80031b8:	4828      	ldr	r0, [pc, #160]	@ (800325c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80031ba:	f7ff ff7f 	bl	80030bc <LL_ADC_IsEnabled>
 80031be:	4603      	mov	r3, r0
 80031c0:	431c      	orrs	r4, r3
 80031c2:	4828      	ldr	r0, [pc, #160]	@ (8003264 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80031c4:	f7ff ff7a 	bl	80030bc <LL_ADC_IsEnabled>
 80031c8:	4603      	mov	r3, r0
 80031ca:	4323      	orrs	r3, r4
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d137      	bne.n	8003240 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80031d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80031d8:	f023 030f 	bic.w	r3, r3, #15
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	6811      	ldr	r1, [r2, #0]
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	6892      	ldr	r2, [r2, #8]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	431a      	orrs	r2, r3
 80031e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031ea:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80031ec:	e028      	b.n	8003240 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80031ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031f8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031fa:	4817      	ldr	r0, [pc, #92]	@ (8003258 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80031fc:	f7ff ff5e 	bl	80030bc <LL_ADC_IsEnabled>
 8003200:	4604      	mov	r4, r0
 8003202:	4816      	ldr	r0, [pc, #88]	@ (800325c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003204:	f7ff ff5a 	bl	80030bc <LL_ADC_IsEnabled>
 8003208:	4603      	mov	r3, r0
 800320a:	431c      	orrs	r4, r3
 800320c:	4815      	ldr	r0, [pc, #84]	@ (8003264 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800320e:	f7ff ff55 	bl	80030bc <LL_ADC_IsEnabled>
 8003212:	4603      	mov	r3, r0
 8003214:	4323      	orrs	r3, r4
 8003216:	2b00      	cmp	r3, #0
 8003218:	d112      	bne.n	8003240 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800321a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003222:	f023 030f 	bic.w	r3, r3, #15
 8003226:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003228:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800322a:	e009      	b.n	8003240 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003230:	f043 0220 	orr.w	r2, r3, #32
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800323e:	e000      	b.n	8003242 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003240:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800324a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800324e:	4618      	mov	r0, r3
 8003250:	3784      	adds	r7, #132	@ 0x84
 8003252:	46bd      	mov	sp, r7
 8003254:	bd90      	pop	{r4, r7, pc}
 8003256:	bf00      	nop
 8003258:	50040000 	.word	0x50040000
 800325c:	50040100 	.word	0x50040100
 8003260:	50040300 	.word	0x50040300
 8003264:	50040200 	.word	0x50040200

08003268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003278:	4b0c      	ldr	r3, [pc, #48]	@ (80032ac <__NVIC_SetPriorityGrouping+0x44>)
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003284:	4013      	ands	r3, r2
 8003286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003290:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003294:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800329a:	4a04      	ldr	r2, [pc, #16]	@ (80032ac <__NVIC_SetPriorityGrouping+0x44>)
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	60d3      	str	r3, [r2, #12]
}
 80032a0:	bf00      	nop
 80032a2:	3714      	adds	r7, #20
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	e000ed00 	.word	0xe000ed00

080032b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032b4:	4b04      	ldr	r3, [pc, #16]	@ (80032c8 <__NVIC_GetPriorityGrouping+0x18>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	0a1b      	lsrs	r3, r3, #8
 80032ba:	f003 0307 	and.w	r3, r3, #7
}
 80032be:	4618      	mov	r0, r3
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	e000ed00 	.word	0xe000ed00

080032cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	4603      	mov	r3, r0
 80032d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	db0b      	blt.n	80032f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032de:	79fb      	ldrb	r3, [r7, #7]
 80032e0:	f003 021f 	and.w	r2, r3, #31
 80032e4:	4907      	ldr	r1, [pc, #28]	@ (8003304 <__NVIC_EnableIRQ+0x38>)
 80032e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ea:	095b      	lsrs	r3, r3, #5
 80032ec:	2001      	movs	r0, #1
 80032ee:	fa00 f202 	lsl.w	r2, r0, r2
 80032f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032f6:	bf00      	nop
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	e000e100 	.word	0xe000e100

08003308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	4603      	mov	r3, r0
 8003310:	6039      	str	r1, [r7, #0]
 8003312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003318:	2b00      	cmp	r3, #0
 800331a:	db0a      	blt.n	8003332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	b2da      	uxtb	r2, r3
 8003320:	490c      	ldr	r1, [pc, #48]	@ (8003354 <__NVIC_SetPriority+0x4c>)
 8003322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003326:	0112      	lsls	r2, r2, #4
 8003328:	b2d2      	uxtb	r2, r2
 800332a:	440b      	add	r3, r1
 800332c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003330:	e00a      	b.n	8003348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	b2da      	uxtb	r2, r3
 8003336:	4908      	ldr	r1, [pc, #32]	@ (8003358 <__NVIC_SetPriority+0x50>)
 8003338:	79fb      	ldrb	r3, [r7, #7]
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	3b04      	subs	r3, #4
 8003340:	0112      	lsls	r2, r2, #4
 8003342:	b2d2      	uxtb	r2, r2
 8003344:	440b      	add	r3, r1
 8003346:	761a      	strb	r2, [r3, #24]
}
 8003348:	bf00      	nop
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr
 8003354:	e000e100 	.word	0xe000e100
 8003358:	e000ed00 	.word	0xe000ed00

0800335c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800335c:	b480      	push	{r7}
 800335e:	b089      	sub	sp, #36	@ 0x24
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	f1c3 0307 	rsb	r3, r3, #7
 8003376:	2b04      	cmp	r3, #4
 8003378:	bf28      	it	cs
 800337a:	2304      	movcs	r3, #4
 800337c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	3304      	adds	r3, #4
 8003382:	2b06      	cmp	r3, #6
 8003384:	d902      	bls.n	800338c <NVIC_EncodePriority+0x30>
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	3b03      	subs	r3, #3
 800338a:	e000      	b.n	800338e <NVIC_EncodePriority+0x32>
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003390:	f04f 32ff 	mov.w	r2, #4294967295
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	43da      	mvns	r2, r3
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	401a      	ands	r2, r3
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033a4:	f04f 31ff 	mov.w	r1, #4294967295
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	fa01 f303 	lsl.w	r3, r1, r3
 80033ae:	43d9      	mvns	r1, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b4:	4313      	orrs	r3, r2
         );
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3724      	adds	r7, #36	@ 0x24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
	...

080033c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3b01      	subs	r3, #1
 80033d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033d4:	d301      	bcc.n	80033da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033d6:	2301      	movs	r3, #1
 80033d8:	e00f      	b.n	80033fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033da:	4a0a      	ldr	r2, [pc, #40]	@ (8003404 <SysTick_Config+0x40>)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3b01      	subs	r3, #1
 80033e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033e2:	210f      	movs	r1, #15
 80033e4:	f04f 30ff 	mov.w	r0, #4294967295
 80033e8:	f7ff ff8e 	bl	8003308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033ec:	4b05      	ldr	r3, [pc, #20]	@ (8003404 <SysTick_Config+0x40>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033f2:	4b04      	ldr	r3, [pc, #16]	@ (8003404 <SysTick_Config+0x40>)
 80033f4:	2207      	movs	r2, #7
 80033f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	e000e010 	.word	0xe000e010

08003408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f7ff ff29 	bl	8003268 <__NVIC_SetPriorityGrouping>
}
 8003416:	bf00      	nop
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800341e:	b580      	push	{r7, lr}
 8003420:	b086      	sub	sp, #24
 8003422:	af00      	add	r7, sp, #0
 8003424:	4603      	mov	r3, r0
 8003426:	60b9      	str	r1, [r7, #8]
 8003428:	607a      	str	r2, [r7, #4]
 800342a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003430:	f7ff ff3e 	bl	80032b0 <__NVIC_GetPriorityGrouping>
 8003434:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	68b9      	ldr	r1, [r7, #8]
 800343a:	6978      	ldr	r0, [r7, #20]
 800343c:	f7ff ff8e 	bl	800335c <NVIC_EncodePriority>
 8003440:	4602      	mov	r2, r0
 8003442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003446:	4611      	mov	r1, r2
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff ff5d 	bl	8003308 <__NVIC_SetPriority>
}
 800344e:	bf00      	nop
 8003450:	3718      	adds	r7, #24
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b082      	sub	sp, #8
 800345a:	af00      	add	r7, sp, #0
 800345c:	4603      	mov	r3, r0
 800345e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff ff31 	bl	80032cc <__NVIC_EnableIRQ>
}
 800346a:	bf00      	nop
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b082      	sub	sp, #8
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7ff ffa2 	bl	80033c4 <SysTick_Config>
 8003480:	4603      	mov	r3, r0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
	...

0800348c <HAL_DCMI_Init>:
  * @note   By default, all interruptions are enabled (line end, frame end, overrun,
  *         VSYNC and embedded synchronization error interrupts).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e075      	b.n	800358a <HAL_DCMI_Init+0xfe>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d106      	bne.n	80034b8 <HAL_DCMI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7fe f87e 	bl	80015b4 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2202      	movs	r2, #2
 80034bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable DCMI IP before setting the configuration register */
  __HAL_DCMI_DISABLE(hdcmi);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80034ce:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d002      	beq.n	80034de <HAL_DCMI_Init+0x52>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
      is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  /* Set DCMI parameters */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6819      	ldr	r1, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003594 <HAL_DCMI_Init+0x108>)
 80034ea:	400b      	ands	r3, r1
 80034ec:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	6819      	ldr	r1, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003502:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	691b      	ldr	r3, [r3, #16]
 8003508:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 800350e:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 800351a:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003520:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8003526:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800352c:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8003532:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	2b10      	cmp	r3, #16
 8003542:	d112      	bne.n	800356a <HAL_DCMI_Init+0xde>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	7f1b      	ldrb	r3, [r3, #28]
 8003548:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	7f5b      	ldrb	r3, [r3, #29]
 800354e:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8003550:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	7f9b      	ldrb	r3, [r3, #30]
 8003556:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8003558:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	7fdb      	ldrb	r3, [r3, #31]
 8003560:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8003566:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8003568:	619a      	str	r2, [r3, #24]
     - end of line
     - end of frame
     - data reception overrun
     - frame synchronization signal VSYNC
     - synchronization error */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME|DCMI_IT_OVR|DCMI_IT_ERR|DCMI_IT_VSYNC|DCMI_IT_LINE);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68da      	ldr	r2, [r3, #12]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f042 021f 	orr.w	r2, r2, #31
 8003578:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	ffe0f007 	.word	0xffe0f007

08003598 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e0ac      	b.n	8003704 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 f8b2 	bl	8003718 <DFSDM_GetChannelFromInstance>
 80035b4:	4603      	mov	r3, r0
 80035b6:	4a55      	ldr	r2, [pc, #340]	@ (800370c <HAL_DFSDM_ChannelInit+0x174>)
 80035b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e09f      	b.n	8003704 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f7fe f875 	bl	80016b4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80035ca:	4b51      	ldr	r3, [pc, #324]	@ (8003710 <HAL_DFSDM_ChannelInit+0x178>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	3301      	adds	r3, #1
 80035d0:	4a4f      	ldr	r2, [pc, #316]	@ (8003710 <HAL_DFSDM_ChannelInit+0x178>)
 80035d2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80035d4:	4b4e      	ldr	r3, [pc, #312]	@ (8003710 <HAL_DFSDM_ChannelInit+0x178>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d125      	bne.n	8003628 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80035dc:	4b4d      	ldr	r3, [pc, #308]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a4c      	ldr	r2, [pc, #304]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 80035e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80035e6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80035e8:	4b4a      	ldr	r3, [pc, #296]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4948      	ldr	r1, [pc, #288]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80035f6:	4b47      	ldr	r3, [pc, #284]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a46      	ldr	r2, [pc, #280]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 80035fc:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8003600:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	791b      	ldrb	r3, [r3, #4]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d108      	bne.n	800361c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800360a:	4b42      	ldr	r3, [pc, #264]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	3b01      	subs	r3, #1
 8003614:	041b      	lsls	r3, r3, #16
 8003616:	493f      	ldr	r1, [pc, #252]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 8003618:	4313      	orrs	r3, r2
 800361a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800361c:	4b3d      	ldr	r3, [pc, #244]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a3c      	ldr	r2, [pc, #240]	@ (8003714 <HAL_DFSDM_ChannelInit+0x17c>)
 8003622:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003626:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8003636:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6819      	ldr	r1, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003646:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800364c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 020f 	bic.w	r2, r2, #15
 8003664:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6819      	ldr	r1, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003674:	431a      	orrs	r2, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	430a      	orrs	r2, r1
 800367c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 800368c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	6899      	ldr	r1, [r3, #8]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369c:	3b01      	subs	r3, #1
 800369e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80036a0:	431a      	orrs	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f002 0207 	and.w	r2, r2, #7
 80036b8:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c4:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ca:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80036cc:	431a      	orrs	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	430a      	orrs	r2, r1
 80036d4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80036e4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 f810 	bl	8003718 <DFSDM_GetChannelFromInstance>
 80036f8:	4602      	mov	r2, r0
 80036fa:	4904      	ldr	r1, [pc, #16]	@ (800370c <HAL_DFSDM_ChannelInit+0x174>)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3708      	adds	r7, #8
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	200008cc 	.word	0x200008cc
 8003710:	200008c8 	.word	0x200008c8
 8003714:	40016000 	.word	0x40016000

08003718 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a1c      	ldr	r2, [pc, #112]	@ (8003794 <DFSDM_GetChannelFromInstance+0x7c>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d102      	bne.n	800372e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	60fb      	str	r3, [r7, #12]
 800372c:	e02b      	b.n	8003786 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a19      	ldr	r2, [pc, #100]	@ (8003798 <DFSDM_GetChannelFromInstance+0x80>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d102      	bne.n	800373c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003736:	2301      	movs	r3, #1
 8003738:	60fb      	str	r3, [r7, #12]
 800373a:	e024      	b.n	8003786 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4a17      	ldr	r2, [pc, #92]	@ (800379c <DFSDM_GetChannelFromInstance+0x84>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d102      	bne.n	800374a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003744:	2302      	movs	r3, #2
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	e01d      	b.n	8003786 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a14      	ldr	r2, [pc, #80]	@ (80037a0 <DFSDM_GetChannelFromInstance+0x88>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d102      	bne.n	8003758 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003752:	2304      	movs	r3, #4
 8003754:	60fb      	str	r3, [r7, #12]
 8003756:	e016      	b.n	8003786 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	4a12      	ldr	r2, [pc, #72]	@ (80037a4 <DFSDM_GetChannelFromInstance+0x8c>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d102      	bne.n	8003766 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003760:	2305      	movs	r3, #5
 8003762:	60fb      	str	r3, [r7, #12]
 8003764:	e00f      	b.n	8003786 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a0f      	ldr	r2, [pc, #60]	@ (80037a8 <DFSDM_GetChannelFromInstance+0x90>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d102      	bne.n	8003774 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800376e:	2306      	movs	r3, #6
 8003770:	60fb      	str	r3, [r7, #12]
 8003772:	e008      	b.n	8003786 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a0d      	ldr	r2, [pc, #52]	@ (80037ac <DFSDM_GetChannelFromInstance+0x94>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d102      	bne.n	8003782 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800377c:	2307      	movs	r3, #7
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	e001      	b.n	8003786 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003782:	2303      	movs	r3, #3
 8003784:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003786:	68fb      	ldr	r3, [r7, #12]
}
 8003788:	4618      	mov	r0, r3
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	40016000 	.word	0x40016000
 8003798:	40016020 	.word	0x40016020
 800379c:	40016040 	.word	0x40016040
 80037a0:	40016080 	.word	0x40016080
 80037a4:	400160a0 	.word	0x400160a0
 80037a8:	400160c0 	.word	0x400160c0
 80037ac:	400160e0 	.word	0x400160e0

080037b0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037b8:	2300      	movs	r3, #0
 80037ba:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d008      	beq.n	80037da <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2204      	movs	r2, #4
 80037cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e022      	b.n	8003820 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 020e 	bic.w	r2, r2, #14
 80037e8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 0201 	bic.w	r2, r2, #1
 80037f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fe:	f003 021c 	and.w	r2, r3, #28
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	2101      	movs	r1, #1
 8003808:	fa01 f202 	lsl.w	r2, r1, r2
 800380c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800381e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003820:	4618      	mov	r0, r3
 8003822:	3714      	adds	r7, #20
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003834:	2300      	movs	r3, #0
 8003836:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d005      	beq.n	8003850 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2204      	movs	r2, #4
 8003848:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	73fb      	strb	r3, [r7, #15]
 800384e:	e029      	b.n	80038a4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f022 020e 	bic.w	r2, r2, #14
 800385e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 0201 	bic.w	r2, r2, #1
 800386e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003874:	f003 021c 	and.w	r2, r3, #28
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387c:	2101      	movs	r1, #1
 800387e:	fa01 f202 	lsl.w	r2, r1, r2
 8003882:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003898:	2b00      	cmp	r3, #0
 800389a:	d003      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	4798      	blx	r3
    }
  }
  return status;
 80038a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
	...

080038b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b087      	sub	sp, #28
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038ba:	2300      	movs	r3, #0
 80038bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038be:	e166      	b.n	8003b8e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	2101      	movs	r1, #1
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	fa01 f303 	lsl.w	r3, r1, r3
 80038cc:	4013      	ands	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 8158 	beq.w	8003b88 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f003 0303 	and.w	r3, r3, #3
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d005      	beq.n	80038f0 <HAL_GPIO_Init+0x40>
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f003 0303 	and.w	r3, r3, #3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d130      	bne.n	8003952 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	2203      	movs	r2, #3
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	43db      	mvns	r3, r3
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4013      	ands	r3, r2
 8003906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	68da      	ldr	r2, [r3, #12]
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	fa02 f303 	lsl.w	r3, r2, r3
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	4313      	orrs	r3, r2
 8003918:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003926:	2201      	movs	r2, #1
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	fa02 f303 	lsl.w	r3, r2, r3
 800392e:	43db      	mvns	r3, r3
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	4013      	ands	r3, r2
 8003934:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	091b      	lsrs	r3, r3, #4
 800393c:	f003 0201 	and.w	r2, r3, #1
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4313      	orrs	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f003 0303 	and.w	r3, r3, #3
 800395a:	2b03      	cmp	r3, #3
 800395c:	d017      	beq.n	800398e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	2203      	movs	r2, #3
 800396a:	fa02 f303 	lsl.w	r3, r2, r3
 800396e:	43db      	mvns	r3, r3
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	4013      	ands	r3, r2
 8003974:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	689a      	ldr	r2, [r3, #8]
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	4313      	orrs	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	f003 0303 	and.w	r3, r3, #3
 8003996:	2b02      	cmp	r3, #2
 8003998:	d123      	bne.n	80039e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	08da      	lsrs	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	3208      	adds	r2, #8
 80039a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	f003 0307 	and.w	r3, r3, #7
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	220f      	movs	r2, #15
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	43db      	mvns	r3, r3
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	4013      	ands	r3, r2
 80039bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	691a      	ldr	r2, [r3, #16]
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f003 0307 	and.w	r3, r3, #7
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	08da      	lsrs	r2, r3, #3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	3208      	adds	r2, #8
 80039dc:	6939      	ldr	r1, [r7, #16]
 80039de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	2203      	movs	r2, #3
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43db      	mvns	r3, r3
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	4013      	ands	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f003 0203 	and.w	r2, r3, #3
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f000 80b2 	beq.w	8003b88 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a24:	4b61      	ldr	r3, [pc, #388]	@ (8003bac <HAL_GPIO_Init+0x2fc>)
 8003a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a28:	4a60      	ldr	r2, [pc, #384]	@ (8003bac <HAL_GPIO_Init+0x2fc>)
 8003a2a:	f043 0301 	orr.w	r3, r3, #1
 8003a2e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a30:	4b5e      	ldr	r3, [pc, #376]	@ (8003bac <HAL_GPIO_Init+0x2fc>)
 8003a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	60bb      	str	r3, [r7, #8]
 8003a3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a3c:	4a5c      	ldr	r2, [pc, #368]	@ (8003bb0 <HAL_GPIO_Init+0x300>)
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	089b      	lsrs	r3, r3, #2
 8003a42:	3302      	adds	r3, #2
 8003a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f003 0303 	and.w	r3, r3, #3
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	220f      	movs	r2, #15
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a66:	d02b      	beq.n	8003ac0 <HAL_GPIO_Init+0x210>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a52      	ldr	r2, [pc, #328]	@ (8003bb4 <HAL_GPIO_Init+0x304>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d025      	beq.n	8003abc <HAL_GPIO_Init+0x20c>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a51      	ldr	r2, [pc, #324]	@ (8003bb8 <HAL_GPIO_Init+0x308>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d01f      	beq.n	8003ab8 <HAL_GPIO_Init+0x208>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a50      	ldr	r2, [pc, #320]	@ (8003bbc <HAL_GPIO_Init+0x30c>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d019      	beq.n	8003ab4 <HAL_GPIO_Init+0x204>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a4f      	ldr	r2, [pc, #316]	@ (8003bc0 <HAL_GPIO_Init+0x310>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d013      	beq.n	8003ab0 <HAL_GPIO_Init+0x200>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a4e      	ldr	r2, [pc, #312]	@ (8003bc4 <HAL_GPIO_Init+0x314>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d00d      	beq.n	8003aac <HAL_GPIO_Init+0x1fc>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a4d      	ldr	r2, [pc, #308]	@ (8003bc8 <HAL_GPIO_Init+0x318>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d007      	beq.n	8003aa8 <HAL_GPIO_Init+0x1f8>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a4c      	ldr	r2, [pc, #304]	@ (8003bcc <HAL_GPIO_Init+0x31c>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d101      	bne.n	8003aa4 <HAL_GPIO_Init+0x1f4>
 8003aa0:	2307      	movs	r3, #7
 8003aa2:	e00e      	b.n	8003ac2 <HAL_GPIO_Init+0x212>
 8003aa4:	2308      	movs	r3, #8
 8003aa6:	e00c      	b.n	8003ac2 <HAL_GPIO_Init+0x212>
 8003aa8:	2306      	movs	r3, #6
 8003aaa:	e00a      	b.n	8003ac2 <HAL_GPIO_Init+0x212>
 8003aac:	2305      	movs	r3, #5
 8003aae:	e008      	b.n	8003ac2 <HAL_GPIO_Init+0x212>
 8003ab0:	2304      	movs	r3, #4
 8003ab2:	e006      	b.n	8003ac2 <HAL_GPIO_Init+0x212>
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e004      	b.n	8003ac2 <HAL_GPIO_Init+0x212>
 8003ab8:	2302      	movs	r3, #2
 8003aba:	e002      	b.n	8003ac2 <HAL_GPIO_Init+0x212>
 8003abc:	2301      	movs	r3, #1
 8003abe:	e000      	b.n	8003ac2 <HAL_GPIO_Init+0x212>
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	697a      	ldr	r2, [r7, #20]
 8003ac4:	f002 0203 	and.w	r2, r2, #3
 8003ac8:	0092      	lsls	r2, r2, #2
 8003aca:	4093      	lsls	r3, r2
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ad2:	4937      	ldr	r1, [pc, #220]	@ (8003bb0 <HAL_GPIO_Init+0x300>)
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	089b      	lsrs	r3, r3, #2
 8003ad8:	3302      	adds	r3, #2
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ae0:	4b3b      	ldr	r3, [pc, #236]	@ (8003bd0 <HAL_GPIO_Init+0x320>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	43db      	mvns	r3, r3
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	4013      	ands	r3, r2
 8003aee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d003      	beq.n	8003b04 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b04:	4a32      	ldr	r2, [pc, #200]	@ (8003bd0 <HAL_GPIO_Init+0x320>)
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b0a:	4b31      	ldr	r3, [pc, #196]	@ (8003bd0 <HAL_GPIO_Init+0x320>)
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	43db      	mvns	r3, r3
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	4013      	ands	r3, r2
 8003b18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b2e:	4a28      	ldr	r2, [pc, #160]	@ (8003bd0 <HAL_GPIO_Init+0x320>)
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b34:	4b26      	ldr	r3, [pc, #152]	@ (8003bd0 <HAL_GPIO_Init+0x320>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	4013      	ands	r3, r2
 8003b42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b58:	4a1d      	ldr	r2, [pc, #116]	@ (8003bd0 <HAL_GPIO_Init+0x320>)
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8003bd0 <HAL_GPIO_Init+0x320>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	43db      	mvns	r3, r3
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b82:	4a13      	ldr	r2, [pc, #76]	@ (8003bd0 <HAL_GPIO_Init+0x320>)
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	fa22 f303 	lsr.w	r3, r2, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f47f ae91 	bne.w	80038c0 <HAL_GPIO_Init+0x10>
  }
}
 8003b9e:	bf00      	nop
 8003ba0:	bf00      	nop
 8003ba2:	371c      	adds	r7, #28
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	40021000 	.word	0x40021000
 8003bb0:	40010000 	.word	0x40010000
 8003bb4:	48000400 	.word	0x48000400
 8003bb8:	48000800 	.word	0x48000800
 8003bbc:	48000c00 	.word	0x48000c00
 8003bc0:	48001000 	.word	0x48001000
 8003bc4:	48001400 	.word	0x48001400
 8003bc8:	48001800 	.word	0x48001800
 8003bcc:	48001c00 	.word	0x48001c00
 8003bd0:	40010400 	.word	0x40010400

08003bd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	807b      	strh	r3, [r7, #2]
 8003be0:	4613      	mov	r3, r2
 8003be2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003be4:	787b      	ldrb	r3, [r7, #1]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bea:	887a      	ldrh	r2, [r7, #2]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bf0:	e002      	b.n	8003bf8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bf2:	887a      	ldrh	r2, [r7, #2]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003bf8:	bf00      	nop
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e08d      	b.n	8003d32 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d106      	bne.n	8003c30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7fd fdca 	bl	80017c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2224      	movs	r2, #36	@ 0x24
 8003c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0201 	bic.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c54:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	689a      	ldr	r2, [r3, #8]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c64:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d107      	bne.n	8003c7e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	689a      	ldr	r2, [r3, #8]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c7a:	609a      	str	r2, [r3, #8]
 8003c7c:	e006      	b.n	8003c8c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689a      	ldr	r2, [r3, #8]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003c8a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d108      	bne.n	8003ca6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ca2:	605a      	str	r2, [r3, #4]
 8003ca4:	e007      	b.n	8003cb6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	685a      	ldr	r2, [r3, #4]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	6812      	ldr	r2, [r2, #0]
 8003cc0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003cc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cc8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68da      	ldr	r2, [r3, #12]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cd8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691a      	ldr	r2, [r3, #16]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	69d9      	ldr	r1, [r3, #28]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a1a      	ldr	r2, [r3, #32]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	430a      	orrs	r2, r1
 8003d02:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 0201 	orr.w	r2, r2, #1
 8003d12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2220      	movs	r2, #32
 8003d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b083      	sub	sp, #12
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
 8003d42:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b20      	cmp	r3, #32
 8003d4e:	d138      	bne.n	8003dc2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d101      	bne.n	8003d5e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e032      	b.n	8003dc4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2224      	movs	r2, #36	@ 0x24
 8003d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0201 	bic.w	r2, r2, #1
 8003d7c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d8c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	6819      	ldr	r1, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	683a      	ldr	r2, [r7, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f042 0201 	orr.w	r2, r2, #1
 8003dac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2220      	movs	r2, #32
 8003db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	e000      	b.n	8003dc4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dc2:	2302      	movs	r3, #2
  }
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b20      	cmp	r3, #32
 8003de4:	d139      	bne.n	8003e5a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d101      	bne.n	8003df4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003df0:	2302      	movs	r3, #2
 8003df2:	e033      	b.n	8003e5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2224      	movs	r2, #36	@ 0x24
 8003e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f022 0201 	bic.w	r2, r2, #1
 8003e12:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003e22:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	021b      	lsls	r3, r3, #8
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f042 0201 	orr.w	r2, r2, #1
 8003e44:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2220      	movs	r2, #32
 8003e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e56:	2300      	movs	r3, #0
 8003e58:	e000      	b.n	8003e5c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e5a:	2302      	movs	r3, #2
  }
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b086      	sub	sp, #24
 8003e6c:	af02      	add	r7, sp, #8
 8003e6e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e101      	b.n	800407e <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d106      	bne.n	8003e94 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f009 ff86 	bl	800dda0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2203      	movs	r2, #3
 8003e98:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f006 fc3d 	bl	800a726 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6818      	ldr	r0, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	7c1a      	ldrb	r2, [r3, #16]
 8003eb4:	f88d 2000 	strb.w	r2, [sp]
 8003eb8:	3304      	adds	r3, #4
 8003eba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ebc:	f006 fb58 	bl	800a570 <USB_CoreInit>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d005      	beq.n	8003ed2 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2202      	movs	r2, #2
 8003eca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e0d5      	b.n	800407e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f006 fc35 	bl	800a748 <USB_SetCurrentMode>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d005      	beq.n	8003ef0 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e0c6      	b.n	800407e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	73fb      	strb	r3, [r7, #15]
 8003ef4:	e04a      	b.n	8003f8c <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003ef6:	7bfa      	ldrb	r2, [r7, #15]
 8003ef8:	6879      	ldr	r1, [r7, #4]
 8003efa:	4613      	mov	r3, r2
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	4413      	add	r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	440b      	add	r3, r1
 8003f04:	3315      	adds	r3, #21
 8003f06:	2201      	movs	r2, #1
 8003f08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f0a:	7bfa      	ldrb	r2, [r7, #15]
 8003f0c:	6879      	ldr	r1, [r7, #4]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	4413      	add	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	440b      	add	r3, r1
 8003f18:	3314      	adds	r3, #20
 8003f1a:	7bfa      	ldrb	r2, [r7, #15]
 8003f1c:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f1e:	7bfa      	ldrb	r2, [r7, #15]
 8003f20:	7bfb      	ldrb	r3, [r7, #15]
 8003f22:	b298      	uxth	r0, r3
 8003f24:	6879      	ldr	r1, [r7, #4]
 8003f26:	4613      	mov	r3, r2
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	440b      	add	r3, r1
 8003f30:	332e      	adds	r3, #46	@ 0x2e
 8003f32:	4602      	mov	r2, r0
 8003f34:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f36:	7bfa      	ldrb	r2, [r7, #15]
 8003f38:	6879      	ldr	r1, [r7, #4]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	00db      	lsls	r3, r3, #3
 8003f3e:	4413      	add	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	440b      	add	r3, r1
 8003f44:	3318      	adds	r3, #24
 8003f46:	2200      	movs	r2, #0
 8003f48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f4a:	7bfa      	ldrb	r2, [r7, #15]
 8003f4c:	6879      	ldr	r1, [r7, #4]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	00db      	lsls	r3, r3, #3
 8003f52:	4413      	add	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	440b      	add	r3, r1
 8003f58:	331c      	adds	r3, #28
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f5e:	7bfa      	ldrb	r2, [r7, #15]
 8003f60:	6879      	ldr	r1, [r7, #4]
 8003f62:	4613      	mov	r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	4413      	add	r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	440b      	add	r3, r1
 8003f6c:	3320      	adds	r3, #32
 8003f6e:	2200      	movs	r2, #0
 8003f70:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f72:	7bfa      	ldrb	r2, [r7, #15]
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	4613      	mov	r3, r2
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	4413      	add	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	440b      	add	r3, r1
 8003f80:	3324      	adds	r3, #36	@ 0x24
 8003f82:	2200      	movs	r2, #0
 8003f84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f86:	7bfb      	ldrb	r3, [r7, #15]
 8003f88:	3301      	adds	r3, #1
 8003f8a:	73fb      	strb	r3, [r7, #15]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	791b      	ldrb	r3, [r3, #4]
 8003f90:	7bfa      	ldrb	r2, [r7, #15]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d3af      	bcc.n	8003ef6 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f96:	2300      	movs	r3, #0
 8003f98:	73fb      	strb	r3, [r7, #15]
 8003f9a:	e044      	b.n	8004026 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003f9c:	7bfa      	ldrb	r2, [r7, #15]
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	4413      	add	r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003fb2:	7bfa      	ldrb	r2, [r7, #15]
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	4413      	add	r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	440b      	add	r3, r1
 8003fc0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003fc4:	7bfa      	ldrb	r2, [r7, #15]
 8003fc6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003fc8:	7bfa      	ldrb	r2, [r7, #15]
 8003fca:	6879      	ldr	r1, [r7, #4]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	4413      	add	r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003fda:	2200      	movs	r2, #0
 8003fdc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003fde:	7bfa      	ldrb	r2, [r7, #15]
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	4413      	add	r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	440b      	add	r3, r1
 8003fec:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003ff4:	7bfa      	ldrb	r2, [r7, #15]
 8003ff6:	6879      	ldr	r1, [r7, #4]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	4413      	add	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	440b      	add	r3, r1
 8004002:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004006:	2200      	movs	r2, #0
 8004008:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800400a:	7bfa      	ldrb	r2, [r7, #15]
 800400c:	6879      	ldr	r1, [r7, #4]
 800400e:	4613      	mov	r3, r2
 8004010:	00db      	lsls	r3, r3, #3
 8004012:	4413      	add	r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	440b      	add	r3, r1
 8004018:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	3301      	adds	r3, #1
 8004024:	73fb      	strb	r3, [r7, #15]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	791b      	ldrb	r3, [r3, #4]
 800402a:	7bfa      	ldrb	r2, [r7, #15]
 800402c:	429a      	cmp	r2, r3
 800402e:	d3b5      	bcc.n	8003f9c <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6818      	ldr	r0, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	7c1a      	ldrb	r2, [r3, #16]
 8004038:	f88d 2000 	strb.w	r2, [sp]
 800403c:	3304      	adds	r3, #4
 800403e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004040:	f006 fbce 	bl	800a7e0 <USB_DevInit>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d005      	beq.n	8004056 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2202      	movs	r2, #2
 800404e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e013      	b.n	800407e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	7b1b      	ldrb	r3, [r3, #12]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d102      	bne.n	8004072 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f001 f86d 	bl	800514c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f007 fb85 	bl	800b786 <USB_DevDisconnect>

  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b084      	sub	sp, #16
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800409a:	2b01      	cmp	r3, #1
 800409c:	d101      	bne.n	80040a2 <HAL_PCD_Start+0x1c>
 800409e:	2302      	movs	r3, #2
 80040a0:	e01c      	b.n	80040dc <HAL_PCD_Start+0x56>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2201      	movs	r2, #1
 80040a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	7b5b      	ldrb	r3, [r3, #13]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d105      	bne.n	80040be <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f006 fb1e 	bl	800a704 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4618      	mov	r0, r3
 80040ce:	f007 fb39 	bl	800b744 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80040e4:	b590      	push	{r4, r7, lr}
 80040e6:	b08d      	sub	sp, #52	@ 0x34
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f007 fbf7 	bl	800b8ee <USB_GetMode>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	f040 8481 	bne.w	8004a0a <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4618      	mov	r0, r3
 800410e:	f007 fb5b 	bl	800b7c8 <USB_ReadInterrupts>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	f000 8477 	beq.w	8004a08 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	0a1b      	lsrs	r3, r3, #8
 8004124:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4618      	mov	r0, r3
 8004134:	f007 fb48 	bl	800b7c8 <USB_ReadInterrupts>
 8004138:	4603      	mov	r3, r0
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b02      	cmp	r3, #2
 8004140:	d107      	bne.n	8004152 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	695a      	ldr	r2, [r3, #20]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f002 0202 	and.w	r2, r2, #2
 8004150:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4618      	mov	r0, r3
 8004158:	f007 fb36 	bl	800b7c8 <USB_ReadInterrupts>
 800415c:	4603      	mov	r3, r0
 800415e:	f003 0310 	and.w	r3, r3, #16
 8004162:	2b10      	cmp	r3, #16
 8004164:	d161      	bne.n	800422a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	699a      	ldr	r2, [r3, #24]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 0210 	bic.w	r2, r2, #16
 8004174:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004176:	6a3b      	ldr	r3, [r7, #32]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	f003 020f 	and.w	r2, r3, #15
 8004182:	4613      	mov	r3, r2
 8004184:	00db      	lsls	r3, r3, #3
 8004186:	4413      	add	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	4413      	add	r3, r2
 8004192:	3304      	adds	r3, #4
 8004194:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800419c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041a0:	d124      	bne.n	80041ec <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80041a8:	4013      	ands	r3, r2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d035      	beq.n	800421a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	091b      	lsrs	r3, r3, #4
 80041b6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041bc:	b29b      	uxth	r3, r3
 80041be:	461a      	mov	r2, r3
 80041c0:	6a38      	ldr	r0, [r7, #32]
 80041c2:	f007 f96d 	bl	800b4a0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	68da      	ldr	r2, [r3, #12]
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	091b      	lsrs	r3, r3, #4
 80041ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041d2:	441a      	add	r2, r3
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	695a      	ldr	r2, [r3, #20]
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	091b      	lsrs	r3, r3, #4
 80041e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041e4:	441a      	add	r2, r3
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	615a      	str	r2, [r3, #20]
 80041ea:	e016      	b.n	800421a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80041f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80041f6:	d110      	bne.n	800421a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80041fe:	2208      	movs	r2, #8
 8004200:	4619      	mov	r1, r3
 8004202:	6a38      	ldr	r0, [r7, #32]
 8004204:	f007 f94c 	bl	800b4a0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	695a      	ldr	r2, [r3, #20]
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	091b      	lsrs	r3, r3, #4
 8004210:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004214:	441a      	add	r2, r3
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	699a      	ldr	r2, [r3, #24]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f042 0210 	orr.w	r2, r2, #16
 8004228:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f007 faca 	bl	800b7c8 <USB_ReadInterrupts>
 8004234:	4603      	mov	r3, r0
 8004236:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800423a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800423e:	f040 80a7 	bne.w	8004390 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f007 facf 	bl	800b7ee <USB_ReadDevAllOutEpInterrupt>
 8004250:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004252:	e099      	b.n	8004388 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 808e 	beq.w	800437c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004266:	b2d2      	uxtb	r2, r2
 8004268:	4611      	mov	r1, r2
 800426a:	4618      	mov	r0, r3
 800426c:	f007 faf3 	bl	800b856 <USB_ReadDevOutEPInterrupt>
 8004270:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00c      	beq.n	8004296 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800427c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427e:	015a      	lsls	r2, r3, #5
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	4413      	add	r3, r2
 8004284:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004288:	461a      	mov	r2, r3
 800428a:	2301      	movs	r3, #1
 800428c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800428e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 fe81 	bl	8004f98 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00c      	beq.n	80042ba <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a2:	015a      	lsls	r2, r3, #5
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	4413      	add	r3, r2
 80042a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042ac:	461a      	mov	r2, r3
 80042ae:	2308      	movs	r3, #8
 80042b0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80042b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 febd 	bl	8005034 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	f003 0310 	and.w	r3, r3, #16
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d008      	beq.n	80042d6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80042c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c6:	015a      	lsls	r2, r3, #5
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	4413      	add	r3, r2
 80042cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042d0:	461a      	mov	r2, r3
 80042d2:	2310      	movs	r3, #16
 80042d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d030      	beq.n	8004342 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80042e0:	6a3b      	ldr	r3, [r7, #32]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042e8:	2b80      	cmp	r3, #128	@ 0x80
 80042ea:	d109      	bne.n	8004300 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	69fa      	ldr	r2, [r7, #28]
 80042f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042fe:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004300:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004302:	4613      	mov	r3, r2
 8004304:	00db      	lsls	r3, r3, #3
 8004306:	4413      	add	r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	4413      	add	r3, r2
 8004312:	3304      	adds	r3, #4
 8004314:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	78db      	ldrb	r3, [r3, #3]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d108      	bne.n	8004330 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	2200      	movs	r2, #0
 8004322:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004326:	b2db      	uxtb	r3, r3
 8004328:	4619      	mov	r1, r3
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f009 fe60 	bl	800dff0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004332:	015a      	lsls	r2, r3, #5
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	4413      	add	r3, r2
 8004338:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800433c:	461a      	mov	r2, r3
 800433e:	2302      	movs	r3, #2
 8004340:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b00      	cmp	r3, #0
 800434a:	d008      	beq.n	800435e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800434c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434e:	015a      	lsls	r2, r3, #5
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	4413      	add	r3, r2
 8004354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004358:	461a      	mov	r2, r3
 800435a:	2320      	movs	r3, #32
 800435c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d009      	beq.n	800437c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436a:	015a      	lsls	r2, r3, #5
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	4413      	add	r3, r2
 8004370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004374:	461a      	mov	r2, r3
 8004376:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800437a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	3301      	adds	r3, #1
 8004380:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004384:	085b      	lsrs	r3, r3, #1
 8004386:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800438a:	2b00      	cmp	r3, #0
 800438c:	f47f af62 	bne.w	8004254 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4618      	mov	r0, r3
 8004396:	f007 fa17 	bl	800b7c8 <USB_ReadInterrupts>
 800439a:	4603      	mov	r3, r0
 800439c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043a4:	f040 80a4 	bne.w	80044f0 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f007 fa38 	bl	800b822 <USB_ReadDevAllInEpInterrupt>
 80043b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80043b8:	e096      	b.n	80044e8 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80043ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043bc:	f003 0301 	and.w	r3, r3, #1
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 808b 	beq.w	80044dc <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043cc:	b2d2      	uxtb	r2, r2
 80043ce:	4611      	mov	r1, r2
 80043d0:	4618      	mov	r0, r3
 80043d2:	f007 fa5e 	bl	800b892 <USB_ReadDevInEPInterrupt>
 80043d6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d020      	beq.n	8004424 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80043e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	2201      	movs	r2, #1
 80043ea:	fa02 f303 	lsl.w	r3, r2, r3
 80043ee:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	43db      	mvns	r3, r3
 80043fc:	69f9      	ldr	r1, [r7, #28]
 80043fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004402:	4013      	ands	r3, r2
 8004404:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004408:	015a      	lsls	r2, r3, #5
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	4413      	add	r3, r2
 800440e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004412:	461a      	mov	r2, r3
 8004414:	2301      	movs	r3, #1
 8004416:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441a:	b2db      	uxtb	r3, r3
 800441c:	4619      	mov	r1, r3
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f009 fd51 	bl	800dec6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	f003 0308 	and.w	r3, r3, #8
 800442a:	2b00      	cmp	r3, #0
 800442c:	d008      	beq.n	8004440 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800442e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004430:	015a      	lsls	r2, r3, #5
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	4413      	add	r3, r2
 8004436:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800443a:	461a      	mov	r2, r3
 800443c:	2308      	movs	r3, #8
 800443e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	f003 0310 	and.w	r3, r3, #16
 8004446:	2b00      	cmp	r3, #0
 8004448:	d008      	beq.n	800445c <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800444a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444c:	015a      	lsls	r2, r3, #5
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	4413      	add	r3, r2
 8004452:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004456:	461a      	mov	r2, r3
 8004458:	2310      	movs	r3, #16
 800445a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004462:	2b00      	cmp	r3, #0
 8004464:	d008      	beq.n	8004478 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	015a      	lsls	r2, r3, #5
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	4413      	add	r3, r2
 800446e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004472:	461a      	mov	r2, r3
 8004474:	2340      	movs	r3, #64	@ 0x40
 8004476:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d023      	beq.n	80044ca <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004482:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004484:	6a38      	ldr	r0, [r7, #32]
 8004486:	f006 faf3 	bl	800aa70 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800448a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800448c:	4613      	mov	r3, r2
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	3310      	adds	r3, #16
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	4413      	add	r3, r2
 800449a:	3304      	adds	r3, #4
 800449c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	78db      	ldrb	r3, [r3, #3]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d108      	bne.n	80044b8 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	2200      	movs	r2, #0
 80044aa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80044ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	4619      	mov	r1, r3
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f009 fdae 	bl	800e014 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	015a      	lsls	r2, r3, #5
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	4413      	add	r3, r2
 80044c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044c4:	461a      	mov	r2, r3
 80044c6:	2302      	movs	r3, #2
 80044c8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d003      	beq.n	80044dc <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80044d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 fcd6 	bl	8004e88 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80044dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044de:	3301      	adds	r3, #1
 80044e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80044e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e4:	085b      	lsrs	r3, r3, #1
 80044e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80044e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	f47f af65 	bne.w	80043ba <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f007 f967 	bl	800b7c8 <USB_ReadInterrupts>
 80044fa:	4603      	mov	r3, r0
 80044fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004500:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004504:	d122      	bne.n	800454c <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	69fa      	ldr	r2, [r7, #28]
 8004510:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004514:	f023 0301 	bic.w	r3, r3, #1
 8004518:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004520:	2b01      	cmp	r3, #1
 8004522:	d108      	bne.n	8004536 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800452c:	2100      	movs	r1, #0
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f009 ffe2 	bl	800e4f8 <HAL_PCDEx_LPM_Callback>
 8004534:	e002      	b.n	800453c <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f009 fd32 	bl	800dfa0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	695a      	ldr	r2, [r3, #20]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800454a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4618      	mov	r0, r3
 8004552:	f007 f939 	bl	800b7c8 <USB_ReadInterrupts>
 8004556:	4603      	mov	r3, r0
 8004558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800455c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004560:	d112      	bne.n	8004588 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b01      	cmp	r3, #1
 8004570:	d102      	bne.n	8004578 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f009 fcee 	bl	800df54 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	695a      	ldr	r2, [r3, #20]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004586:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4618      	mov	r0, r3
 800458e:	f007 f91b 	bl	800b7c8 <USB_ReadInterrupts>
 8004592:	4603      	mov	r3, r0
 8004594:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004598:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800459c:	d121      	bne.n	80045e2 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	695a      	ldr	r2, [r3, #20]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80045ac:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d111      	bne.n	80045dc <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c6:	089b      	lsrs	r3, r3, #2
 80045c8:	f003 020f 	and.w	r2, r3, #15
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80045d2:	2101      	movs	r1, #1
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f009 ff8f 	bl	800e4f8 <HAL_PCDEx_LPM_Callback>
 80045da:	e002      	b.n	80045e2 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f009 fcb9 	bl	800df54 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f007 f8ee 	bl	800b7c8 <USB_ReadInterrupts>
 80045ec:	4603      	mov	r3, r0
 80045ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045f6:	f040 80b6 	bne.w	8004766 <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	69fa      	ldr	r2, [r7, #28]
 8004604:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004608:	f023 0301 	bic.w	r3, r3, #1
 800460c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	2110      	movs	r1, #16
 8004614:	4618      	mov	r0, r3
 8004616:	f006 fa2b 	bl	800aa70 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800461a:	2300      	movs	r3, #0
 800461c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800461e:	e046      	b.n	80046ae <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004622:	015a      	lsls	r2, r3, #5
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	4413      	add	r3, r2
 8004628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800462c:	461a      	mov	r2, r3
 800462e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004632:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004636:	015a      	lsls	r2, r3, #5
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	4413      	add	r3, r2
 800463c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004644:	0151      	lsls	r1, r2, #5
 8004646:	69fa      	ldr	r2, [r7, #28]
 8004648:	440a      	add	r2, r1
 800464a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800464e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004652:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004656:	015a      	lsls	r2, r3, #5
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	4413      	add	r3, r2
 800465c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004660:	461a      	mov	r2, r3
 8004662:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004666:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	4413      	add	r3, r2
 8004670:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004678:	0151      	lsls	r1, r2, #5
 800467a:	69fa      	ldr	r2, [r7, #28]
 800467c:	440a      	add	r2, r1
 800467e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004682:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004686:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	4413      	add	r3, r2
 8004690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004698:	0151      	lsls	r1, r2, #5
 800469a:	69fa      	ldr	r2, [r7, #28]
 800469c:	440a      	add	r2, r1
 800469e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046a6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046aa:	3301      	adds	r3, #1
 80046ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	791b      	ldrb	r3, [r3, #4]
 80046b2:	461a      	mov	r2, r3
 80046b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d3b2      	bcc.n	8004620 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	69fa      	ldr	r2, [r7, #28]
 80046c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046c8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80046cc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	7bdb      	ldrb	r3, [r3, #15]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d016      	beq.n	8004704 <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046e6:	f043 030b 	orr.w	r3, r3, #11
 80046ea:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	69fa      	ldr	r2, [r7, #28]
 80046f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046fc:	f043 030b 	orr.w	r3, r3, #11
 8004700:	6453      	str	r3, [r2, #68]	@ 0x44
 8004702:	e015      	b.n	8004730 <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	69fa      	ldr	r2, [r7, #28]
 800470e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004712:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004716:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800471a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	69fa      	ldr	r2, [r7, #28]
 8004726:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800472a:	f043 030b 	orr.w	r3, r3, #11
 800472e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800473e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004742:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800474e:	4619      	mov	r1, r3
 8004750:	4610      	mov	r0, r2
 8004752:	f007 f8fd 	bl	800b950 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	695a      	ldr	r2, [r3, #20]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004764:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4618      	mov	r0, r3
 800476c:	f007 f82c 	bl	800b7c8 <USB_ReadInterrupts>
 8004770:	4603      	mov	r3, r0
 8004772:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800477a:	d123      	bne.n	80047c4 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4618      	mov	r0, r3
 8004782:	f007 f8c2 	bl	800b90a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4618      	mov	r0, r3
 800478c:	f006 f9e9 	bl	800ab62 <USB_GetDevSpeed>
 8004790:	4603      	mov	r3, r0
 8004792:	461a      	mov	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681c      	ldr	r4, [r3, #0]
 800479c:	f001 fbf6 	bl	8005f8c <HAL_RCC_GetHCLKFreq>
 80047a0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047a6:	461a      	mov	r2, r3
 80047a8:	4620      	mov	r0, r4
 80047aa:	f005 ff0f 	bl	800a5cc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f009 fbb1 	bl	800df16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	695a      	ldr	r2, [r3, #20]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80047c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f006 fffd 	bl	800b7c8 <USB_ReadInterrupts>
 80047ce:	4603      	mov	r3, r0
 80047d0:	f003 0308 	and.w	r3, r3, #8
 80047d4:	2b08      	cmp	r3, #8
 80047d6:	d10a      	bne.n	80047ee <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f009 fb8e 	bl	800defa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695a      	ldr	r2, [r3, #20]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f002 0208 	and.w	r2, r2, #8
 80047ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f006 ffe8 	bl	800b7c8 <USB_ReadInterrupts>
 80047f8:	4603      	mov	r3, r0
 80047fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047fe:	2b80      	cmp	r3, #128	@ 0x80
 8004800:	d123      	bne.n	800484a <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004802:	6a3b      	ldr	r3, [r7, #32]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800480a:	6a3b      	ldr	r3, [r7, #32]
 800480c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800480e:	2301      	movs	r3, #1
 8004810:	627b      	str	r3, [r7, #36]	@ 0x24
 8004812:	e014      	b.n	800483e <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004814:	6879      	ldr	r1, [r7, #4]
 8004816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004818:	4613      	mov	r3, r2
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	4413      	add	r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	440b      	add	r3, r1
 8004822:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	2b01      	cmp	r3, #1
 800482a:	d105      	bne.n	8004838 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800482c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482e:	b2db      	uxtb	r3, r3
 8004830:	4619      	mov	r1, r3
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 faf7 	bl	8004e26 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483a:	3301      	adds	r3, #1
 800483c:	627b      	str	r3, [r7, #36]	@ 0x24
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	791b      	ldrb	r3, [r3, #4]
 8004842:	461a      	mov	r2, r3
 8004844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004846:	4293      	cmp	r3, r2
 8004848:	d3e4      	bcc.n	8004814 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4618      	mov	r0, r3
 8004850:	f006 ffba 	bl	800b7c8 <USB_ReadInterrupts>
 8004854:	4603      	mov	r3, r0
 8004856:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800485a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800485e:	d13c      	bne.n	80048da <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004860:	2301      	movs	r3, #1
 8004862:	627b      	str	r3, [r7, #36]	@ 0x24
 8004864:	e02b      	b.n	80048be <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004868:	015a      	lsls	r2, r3, #5
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	4413      	add	r3, r2
 800486e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004876:	6879      	ldr	r1, [r7, #4]
 8004878:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800487a:	4613      	mov	r3, r2
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	4413      	add	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	440b      	add	r3, r1
 8004884:	3318      	adds	r3, #24
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d115      	bne.n	80048b8 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800488c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800488e:	2b00      	cmp	r3, #0
 8004890:	da12      	bge.n	80048b8 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004892:	6879      	ldr	r1, [r7, #4]
 8004894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004896:	4613      	mov	r3, r2
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	4413      	add	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	440b      	add	r3, r1
 80048a0:	3317      	adds	r3, #23
 80048a2:	2201      	movs	r2, #1
 80048a4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80048a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	4619      	mov	r1, r3
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 fab7 	bl	8004e26 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ba:	3301      	adds	r3, #1
 80048bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	791b      	ldrb	r3, [r3, #4]
 80048c2:	461a      	mov	r2, r3
 80048c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d3cd      	bcc.n	8004866 <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	695a      	ldr	r2, [r3, #20]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80048d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f006 ff72 	bl	800b7c8 <USB_ReadInterrupts>
 80048e4:	4603      	mov	r3, r0
 80048e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80048ee:	d156      	bne.n	800499e <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048f0:	2301      	movs	r3, #1
 80048f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048f4:	e045      	b.n	8004982 <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80048f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f8:	015a      	lsls	r2, r3, #5
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	4413      	add	r3, r2
 80048fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004906:	6879      	ldr	r1, [r7, #4]
 8004908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800490a:	4613      	mov	r3, r2
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	4413      	add	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	440b      	add	r3, r1
 8004914:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	2b01      	cmp	r3, #1
 800491c:	d12e      	bne.n	800497c <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800491e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004920:	2b00      	cmp	r3, #0
 8004922:	da2b      	bge.n	800497c <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004930:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004934:	429a      	cmp	r2, r3
 8004936:	d121      	bne.n	800497c <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004938:	6879      	ldr	r1, [r7, #4]
 800493a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800493c:	4613      	mov	r3, r2
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	4413      	add	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800494a:	2201      	movs	r2, #1
 800494c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800494e:	6a3b      	ldr	r3, [r7, #32]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004956:	6a3b      	ldr	r3, [r7, #32]
 8004958:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800495a:	6a3b      	ldr	r3, [r7, #32]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10a      	bne.n	800497c <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	69fa      	ldr	r2, [r7, #28]
 8004970:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004974:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004978:	6053      	str	r3, [r2, #4]
            break;
 800497a:	e008      	b.n	800498e <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800497c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800497e:	3301      	adds	r3, #1
 8004980:	627b      	str	r3, [r7, #36]	@ 0x24
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	791b      	ldrb	r3, [r3, #4]
 8004986:	461a      	mov	r2, r3
 8004988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498a:	4293      	cmp	r3, r2
 800498c:	d3b3      	bcc.n	80048f6 <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	695a      	ldr	r2, [r3, #20]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800499c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f006 ff10 	bl	800b7c8 <USB_ReadInterrupts>
 80049a8:	4603      	mov	r3, r0
 80049aa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80049ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049b2:	d10a      	bne.n	80049ca <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f009 fb3f 	bl	800e038 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	695a      	ldr	r2, [r3, #20]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80049c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f006 fefa 	bl	800b7c8 <USB_ReadInterrupts>
 80049d4:	4603      	mov	r3, r0
 80049d6:	f003 0304 	and.w	r3, r3, #4
 80049da:	2b04      	cmp	r3, #4
 80049dc:	d115      	bne.n	8004a0a <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	f003 0304 	and.w	r3, r3, #4
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d002      	beq.n	80049f6 <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f009 fb2f 	bl	800e054 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	6859      	ldr	r1, [r3, #4]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	605a      	str	r2, [r3, #4]
 8004a06:	e000      	b.n	8004a0a <HAL_PCD_IRQHandler+0x926>
      return;
 8004a08:	bf00      	nop
    }
  }
}
 8004a0a:	3734      	adds	r7, #52	@ 0x34
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd90      	pop	{r4, r7, pc}

08004a10 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	460b      	mov	r3, r1
 8004a1a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d101      	bne.n	8004a2a <HAL_PCD_SetAddress+0x1a>
 8004a26:	2302      	movs	r3, #2
 8004a28:	e012      	b.n	8004a50 <HAL_PCD_SetAddress+0x40>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	78fa      	ldrb	r2, [r7, #3]
 8004a36:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	78fa      	ldrb	r2, [r7, #3]
 8004a3e:	4611      	mov	r1, r2
 8004a40:	4618      	mov	r0, r3
 8004a42:	f006 fe59 	bl	800b6f8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3708      	adds	r7, #8
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	4608      	mov	r0, r1
 8004a62:	4611      	mov	r1, r2
 8004a64:	461a      	mov	r2, r3
 8004a66:	4603      	mov	r3, r0
 8004a68:	70fb      	strb	r3, [r7, #3]
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	803b      	strh	r3, [r7, #0]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004a72:	2300      	movs	r3, #0
 8004a74:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004a76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	da0f      	bge.n	8004a9e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a7e:	78fb      	ldrb	r3, [r7, #3]
 8004a80:	f003 020f 	and.w	r2, r3, #15
 8004a84:	4613      	mov	r3, r2
 8004a86:	00db      	lsls	r3, r3, #3
 8004a88:	4413      	add	r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	3310      	adds	r3, #16
 8004a8e:	687a      	ldr	r2, [r7, #4]
 8004a90:	4413      	add	r3, r2
 8004a92:	3304      	adds	r3, #4
 8004a94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	705a      	strb	r2, [r3, #1]
 8004a9c:	e00f      	b.n	8004abe <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a9e:	78fb      	ldrb	r3, [r7, #3]
 8004aa0:	f003 020f 	and.w	r2, r3, #15
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	4413      	add	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	3304      	adds	r3, #4
 8004ab6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2200      	movs	r2, #0
 8004abc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004abe:	78fb      	ldrb	r3, [r7, #3]
 8004ac0:	f003 030f 	and.w	r3, r3, #15
 8004ac4:	b2da      	uxtb	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004aca:	883b      	ldrh	r3, [r7, #0]
 8004acc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	78ba      	ldrb	r2, [r7, #2]
 8004ad8:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	785b      	ldrb	r3, [r3, #1]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d004      	beq.n	8004aec <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004aec:	78bb      	ldrb	r3, [r7, #2]
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d102      	bne.n	8004af8 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2200      	movs	r2, #0
 8004af6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d101      	bne.n	8004b06 <HAL_PCD_EP_Open+0xae>
 8004b02:	2302      	movs	r3, #2
 8004b04:	e00e      	b.n	8004b24 <HAL_PCD_EP_Open+0xcc>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68f9      	ldr	r1, [r7, #12]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f006 f843 	bl	800aba0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004b22:	7afb      	ldrb	r3, [r7, #11]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	460b      	mov	r3, r1
 8004b36:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	da0f      	bge.n	8004b60 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b40:	78fb      	ldrb	r3, [r7, #3]
 8004b42:	f003 020f 	and.w	r2, r3, #15
 8004b46:	4613      	mov	r3, r2
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	4413      	add	r3, r2
 8004b4c:	009b      	lsls	r3, r3, #2
 8004b4e:	3310      	adds	r3, #16
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	4413      	add	r3, r2
 8004b54:	3304      	adds	r3, #4
 8004b56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	705a      	strb	r2, [r3, #1]
 8004b5e:	e00f      	b.n	8004b80 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b60:	78fb      	ldrb	r3, [r7, #3]
 8004b62:	f003 020f 	and.w	r2, r3, #15
 8004b66:	4613      	mov	r3, r2
 8004b68:	00db      	lsls	r3, r3, #3
 8004b6a:	4413      	add	r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	4413      	add	r3, r2
 8004b76:	3304      	adds	r3, #4
 8004b78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b80:	78fb      	ldrb	r3, [r7, #3]
 8004b82:	f003 030f 	and.w	r3, r3, #15
 8004b86:	b2da      	uxtb	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d101      	bne.n	8004b9a <HAL_PCD_EP_Close+0x6e>
 8004b96:	2302      	movs	r3, #2
 8004b98:	e00e      	b.n	8004bb8 <HAL_PCD_EP_Close+0x8c>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68f9      	ldr	r1, [r7, #12]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f006 f881 	bl	800acb0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	607a      	str	r2, [r7, #4]
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	460b      	mov	r3, r1
 8004bce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bd0:	7afb      	ldrb	r3, [r7, #11]
 8004bd2:	f003 020f 	and.w	r2, r3, #15
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	00db      	lsls	r3, r3, #3
 8004bda:	4413      	add	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	4413      	add	r3, r2
 8004be6:	3304      	adds	r3, #4
 8004be8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	683a      	ldr	r2, [r7, #0]
 8004bf4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c02:	7afb      	ldrb	r3, [r7, #11]
 8004c04:	f003 030f 	and.w	r3, r3, #15
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6979      	ldr	r1, [r7, #20]
 8004c14:	4618      	mov	r0, r3
 8004c16:	f006 f927 	bl	800ae68 <USB_EPStartXfer>

  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3718      	adds	r7, #24
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004c30:	78fb      	ldrb	r3, [r7, #3]
 8004c32:	f003 020f 	and.w	r2, r3, #15
 8004c36:	6879      	ldr	r1, [r7, #4]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	4413      	add	r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004c46:	681b      	ldr	r3, [r3, #0]
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	370c      	adds	r7, #12
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr

08004c54 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b086      	sub	sp, #24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	607a      	str	r2, [r7, #4]
 8004c5e:	603b      	str	r3, [r7, #0]
 8004c60:	460b      	mov	r3, r1
 8004c62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c64:	7afb      	ldrb	r3, [r7, #11]
 8004c66:	f003 020f 	and.w	r2, r3, #15
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	4413      	add	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	3310      	adds	r3, #16
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	4413      	add	r3, r2
 8004c78:	3304      	adds	r3, #4
 8004c7a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2201      	movs	r2, #1
 8004c92:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c94:	7afb      	ldrb	r3, [r7, #11]
 8004c96:	f003 030f 	and.w	r3, r3, #15
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	6979      	ldr	r1, [r7, #20]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f006 f8de 	bl	800ae68 <USB_EPStartXfer>

  return HAL_OK;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b084      	sub	sp, #16
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004cc2:	78fb      	ldrb	r3, [r7, #3]
 8004cc4:	f003 030f 	and.w	r3, r3, #15
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	7912      	ldrb	r2, [r2, #4]
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d901      	bls.n	8004cd4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e04e      	b.n	8004d72 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004cd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	da0f      	bge.n	8004cfc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cdc:	78fb      	ldrb	r3, [r7, #3]
 8004cde:	f003 020f 	and.w	r2, r3, #15
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	00db      	lsls	r3, r3, #3
 8004ce6:	4413      	add	r3, r2
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	3310      	adds	r3, #16
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	4413      	add	r3, r2
 8004cf0:	3304      	adds	r3, #4
 8004cf2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	705a      	strb	r2, [r3, #1]
 8004cfa:	e00d      	b.n	8004d18 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004cfc:	78fa      	ldrb	r2, [r7, #3]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	00db      	lsls	r3, r3, #3
 8004d02:	4413      	add	r3, r2
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	3304      	adds	r3, #4
 8004d10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d1e:	78fb      	ldrb	r3, [r7, #3]
 8004d20:	f003 030f 	and.w	r3, r3, #15
 8004d24:	b2da      	uxtb	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d101      	bne.n	8004d38 <HAL_PCD_EP_SetStall+0x82>
 8004d34:	2302      	movs	r3, #2
 8004d36:	e01c      	b.n	8004d72 <HAL_PCD_EP_SetStall+0xbc>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68f9      	ldr	r1, [r7, #12]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f006 fc02 	bl	800b550 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d4c:	78fb      	ldrb	r3, [r7, #3]
 8004d4e:	f003 030f 	and.w	r3, r3, #15
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d108      	bne.n	8004d68 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d60:	4619      	mov	r1, r3
 8004d62:	4610      	mov	r0, r2
 8004d64:	f006 fdf4 	bl	800b950 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004d70:	2300      	movs	r3, #0
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b084      	sub	sp, #16
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
 8004d82:	460b      	mov	r3, r1
 8004d84:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004d86:	78fb      	ldrb	r3, [r7, #3]
 8004d88:	f003 030f 	and.w	r3, r3, #15
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	7912      	ldrb	r2, [r2, #4]
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d901      	bls.n	8004d98 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e042      	b.n	8004e1e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	da0f      	bge.n	8004dc0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004da0:	78fb      	ldrb	r3, [r7, #3]
 8004da2:	f003 020f 	and.w	r2, r3, #15
 8004da6:	4613      	mov	r3, r2
 8004da8:	00db      	lsls	r3, r3, #3
 8004daa:	4413      	add	r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	3310      	adds	r3, #16
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	4413      	add	r3, r2
 8004db4:	3304      	adds	r3, #4
 8004db6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	705a      	strb	r2, [r3, #1]
 8004dbe:	e00f      	b.n	8004de0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dc0:	78fb      	ldrb	r3, [r7, #3]
 8004dc2:	f003 020f 	and.w	r2, r3, #15
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	4413      	add	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	3304      	adds	r3, #4
 8004dd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004de6:	78fb      	ldrb	r3, [r7, #3]
 8004de8:	f003 030f 	and.w	r3, r3, #15
 8004dec:	b2da      	uxtb	r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d101      	bne.n	8004e00 <HAL_PCD_EP_ClrStall+0x86>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e00e      	b.n	8004e1e <HAL_PCD_EP_ClrStall+0xa4>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68f9      	ldr	r1, [r7, #12]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f006 fc0c 	bl	800b62c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b084      	sub	sp, #16
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
 8004e2e:	460b      	mov	r3, r1
 8004e30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004e32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	da0c      	bge.n	8004e54 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e3a:	78fb      	ldrb	r3, [r7, #3]
 8004e3c:	f003 020f 	and.w	r2, r3, #15
 8004e40:	4613      	mov	r3, r2
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	4413      	add	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	3310      	adds	r3, #16
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	3304      	adds	r3, #4
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	e00c      	b.n	8004e6e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e54:	78fb      	ldrb	r3, [r7, #3]
 8004e56:	f003 020f 	and.w	r2, r3, #15
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	00db      	lsls	r3, r3, #3
 8004e5e:	4413      	add	r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	4413      	add	r3, r2
 8004e6a:	3304      	adds	r3, #4
 8004e6c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68f9      	ldr	r1, [r7, #12]
 8004e74:	4618      	mov	r0, r3
 8004e76:	f006 fa2f 	bl	800b2d8 <USB_EPStopXfer>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004e7e:	7afb      	ldrb	r3, [r7, #11]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3710      	adds	r7, #16
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b088      	sub	sp, #32
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004e9c:	683a      	ldr	r2, [r7, #0]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	00db      	lsls	r3, r3, #3
 8004ea2:	4413      	add	r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	3310      	adds	r3, #16
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	4413      	add	r3, r2
 8004eac:	3304      	adds	r3, #4
 8004eae:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	695a      	ldr	r2, [r3, #20]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d901      	bls.n	8004ec0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e067      	b.n	8004f90 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	691a      	ldr	r2, [r3, #16]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	69fa      	ldr	r2, [r7, #28]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d902      	bls.n	8004edc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	3303      	adds	r3, #3
 8004ee0:	089b      	lsrs	r3, r3, #2
 8004ee2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ee4:	e026      	b.n	8004f34 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	691a      	ldr	r2, [r3, #16]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	69fa      	ldr	r2, [r7, #28]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d902      	bls.n	8004f02 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	3303      	adds	r3, #3
 8004f06:	089b      	lsrs	r3, r3, #2
 8004f08:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	68d9      	ldr	r1, [r3, #12]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	6978      	ldr	r0, [r7, #20]
 8004f18:	f006 fa88 	bl	800b42c <USB_WritePacket>

    ep->xfer_buff  += len;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	68da      	ldr	r2, [r3, #12]
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	441a      	add	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	695a      	ldr	r2, [r3, #20]
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	441a      	add	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	015a      	lsls	r2, r3, #5
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004f44:	69ba      	ldr	r2, [r7, #24]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d809      	bhi.n	8004f5e <PCD_WriteEmptyTxFifo+0xd6>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	695a      	ldr	r2, [r3, #20]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d203      	bcs.n	8004f5e <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1c3      	bne.n	8004ee6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	691a      	ldr	r2, [r3, #16]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d811      	bhi.n	8004f8e <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	f003 030f 	and.w	r3, r3, #15
 8004f70:	2201      	movs	r2, #1
 8004f72:	fa02 f303 	lsl.w	r3, r2, r3
 8004f76:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	43db      	mvns	r3, r3
 8004f84:	6939      	ldr	r1, [r7, #16]
 8004f86:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3720      	adds	r7, #32
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b086      	sub	sp, #24
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	333c      	adds	r3, #60	@ 0x3c
 8004fb0:	3304      	adds	r3, #4
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	015a      	lsls	r2, r3, #5
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4a19      	ldr	r2, [pc, #100]	@ (8005030 <PCD_EP_OutXfrComplete_int+0x98>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d124      	bne.n	8005018 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00a      	beq.n	8004fee <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	015a      	lsls	r2, r3, #5
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	4413      	add	r3, r2
 8004fe0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fea:	6093      	str	r3, [r2, #8]
 8004fec:	e01a      	b.n	8005024 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f003 0320 	and.w	r3, r3, #32
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d008      	beq.n	800500a <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	015a      	lsls	r2, r3, #5
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005004:	461a      	mov	r2, r3
 8005006:	2320      	movs	r3, #32
 8005008:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	b2db      	uxtb	r3, r3
 800500e:	4619      	mov	r1, r3
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f008 ff3d 	bl	800de90 <HAL_PCD_DataOutStageCallback>
 8005016:	e005      	b.n	8005024 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	b2db      	uxtb	r3, r3
 800501c:	4619      	mov	r1, r3
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f008 ff36 	bl	800de90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3718      	adds	r7, #24
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	4f54310a 	.word	0x4f54310a

08005034 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b086      	sub	sp, #24
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	333c      	adds	r3, #60	@ 0x3c
 800504c:	3304      	adds	r3, #4
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	015a      	lsls	r2, r3, #5
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	4413      	add	r3, r2
 800505a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	4a0c      	ldr	r2, [pc, #48]	@ (8005098 <PCD_EP_OutSetupPacket_int+0x64>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d90e      	bls.n	8005088 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005070:	2b00      	cmp	r3, #0
 8005072:	d009      	beq.n	8005088 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	015a      	lsls	r2, r3, #5
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	4413      	add	r3, r2
 800507c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005080:	461a      	mov	r2, r3
 8005082:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005086:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f008 feef 	bl	800de6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3718      	adds	r7, #24
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	4f54300a 	.word	0x4f54300a

0800509c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	460b      	mov	r3, r1
 80050a6:	70fb      	strb	r3, [r7, #3]
 80050a8:	4613      	mov	r3, r2
 80050aa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80050b4:	78fb      	ldrb	r3, [r7, #3]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d107      	bne.n	80050ca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80050ba:	883b      	ldrh	r3, [r7, #0]
 80050bc:	0419      	lsls	r1, r3, #16
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80050c8:	e028      	b.n	800511c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d0:	0c1b      	lsrs	r3, r3, #16
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	4413      	add	r3, r2
 80050d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050d8:	2300      	movs	r3, #0
 80050da:	73fb      	strb	r3, [r7, #15]
 80050dc:	e00d      	b.n	80050fa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	7bfb      	ldrb	r3, [r7, #15]
 80050e4:	3340      	adds	r3, #64	@ 0x40
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	4413      	add	r3, r2
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	0c1b      	lsrs	r3, r3, #16
 80050ee:	68ba      	ldr	r2, [r7, #8]
 80050f0:	4413      	add	r3, r2
 80050f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050f4:	7bfb      	ldrb	r3, [r7, #15]
 80050f6:	3301      	adds	r3, #1
 80050f8:	73fb      	strb	r3, [r7, #15]
 80050fa:	7bfa      	ldrb	r2, [r7, #15]
 80050fc:	78fb      	ldrb	r3, [r7, #3]
 80050fe:	3b01      	subs	r3, #1
 8005100:	429a      	cmp	r2, r3
 8005102:	d3ec      	bcc.n	80050de <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005104:	883b      	ldrh	r3, [r7, #0]
 8005106:	0418      	lsls	r0, r3, #16
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6819      	ldr	r1, [r3, #0]
 800510c:	78fb      	ldrb	r3, [r7, #3]
 800510e:	3b01      	subs	r3, #1
 8005110:	68ba      	ldr	r2, [r7, #8]
 8005112:	4302      	orrs	r2, r0
 8005114:	3340      	adds	r3, #64	@ 0x40
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3714      	adds	r7, #20
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800512a:	b480      	push	{r7}
 800512c:	b083      	sub	sp, #12
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
 8005132:	460b      	mov	r3, r1
 8005134:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	887a      	ldrh	r2, [r7, #2]
 800513c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800513e:	2300      	movs	r3, #0
}
 8005140:	4618      	mov	r0, r3
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800517a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800517e:	f043 0303 	orr.w	r3, r3, #3
 8005182:	68fa      	ldr	r2, [r7, #12]
 8005184:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3714      	adds	r7, #20
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005194:	b480      	push	{r7}
 8005196:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005198:	4b05      	ldr	r3, [pc, #20]	@ (80051b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a04      	ldr	r2, [pc, #16]	@ (80051b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800519e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051a2:	6013      	str	r3, [r2, #0]
}
 80051a4:	bf00      	nop
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	40007000 	.word	0x40007000

080051b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80051b4:	b480      	push	{r7}
 80051b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80051b8:	4b04      	ldr	r3, [pc, #16]	@ (80051cc <HAL_PWREx_GetVoltageRange+0x18>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	40007000 	.word	0x40007000

080051d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051de:	d130      	bne.n	8005242 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80051e0:	4b23      	ldr	r3, [pc, #140]	@ (8005270 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80051e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051ec:	d038      	beq.n	8005260 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80051ee:	4b20      	ldr	r3, [pc, #128]	@ (8005270 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80051f6:	4a1e      	ldr	r2, [pc, #120]	@ (8005270 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80051fc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80051fe:	4b1d      	ldr	r3, [pc, #116]	@ (8005274 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2232      	movs	r2, #50	@ 0x32
 8005204:	fb02 f303 	mul.w	r3, r2, r3
 8005208:	4a1b      	ldr	r2, [pc, #108]	@ (8005278 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800520a:	fba2 2303 	umull	r2, r3, r2, r3
 800520e:	0c9b      	lsrs	r3, r3, #18
 8005210:	3301      	adds	r3, #1
 8005212:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005214:	e002      	b.n	800521c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3b01      	subs	r3, #1
 800521a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800521c:	4b14      	ldr	r3, [pc, #80]	@ (8005270 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005224:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005228:	d102      	bne.n	8005230 <HAL_PWREx_ControlVoltageScaling+0x60>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d1f2      	bne.n	8005216 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005230:	4b0f      	ldr	r3, [pc, #60]	@ (8005270 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005238:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800523c:	d110      	bne.n	8005260 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e00f      	b.n	8005262 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005242:	4b0b      	ldr	r3, [pc, #44]	@ (8005270 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800524a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800524e:	d007      	beq.n	8005260 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005250:	4b07      	ldr	r3, [pc, #28]	@ (8005270 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005258:	4a05      	ldr	r2, [pc, #20]	@ (8005270 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800525a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800525e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	40007000 	.word	0x40007000
 8005274:	20000000 	.word	0x20000000
 8005278:	431bde83 	.word	0x431bde83

0800527c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005280:	4b05      	ldr	r3, [pc, #20]	@ (8005298 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	4a04      	ldr	r2, [pc, #16]	@ (8005298 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005286:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800528a:	6053      	str	r3, [r2, #4]
}
 800528c:	bf00      	nop
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	40007000 	.word	0x40007000

0800529c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800529c:	b480      	push	{r7}
 800529e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80052a0:	4b05      	ldr	r3, [pc, #20]	@ (80052b8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	4a04      	ldr	r2, [pc, #16]	@ (80052b8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80052a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052aa:	6053      	str	r3, [r2, #4]
}
 80052ac:	bf00      	nop
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	40007000 	.word	0x40007000

080052bc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af02      	add	r7, sp, #8
 80052c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80052c4:	f7fc ffca 	bl	800225c <HAL_GetTick>
 80052c8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e069      	b.n	80053a8 <HAL_QSPI_Init+0xec>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10b      	bne.n	80052f8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f7fc fc69 	bl	8001bc0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80052ee:	f241 3188 	movw	r1, #5000	@ 0x1388
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 f85e 	bl	80053b4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	3b01      	subs	r3, #1
 8005308:	021a      	lsls	r2, r3, #8
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	2120      	movs	r1, #32
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f856 	bl	80053d0 <QSPI_WaitFlagStateUntilTimeout>
 8005324:	4603      	mov	r3, r0
 8005326:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005328:	7afb      	ldrb	r3, [r7, #11]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d137      	bne.n	800539e <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005338:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	6852      	ldr	r2, [r2, #4]
 8005340:	0611      	lsls	r1, r2, #24
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	68d2      	ldr	r2, [r2, #12]
 8005346:	4311      	orrs	r1, r2
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	69d2      	ldr	r2, [r2, #28]
 800534c:	4311      	orrs	r1, r2
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	6a12      	ldr	r2, [r2, #32]
 8005352:	4311      	orrs	r1, r2
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	430b      	orrs	r3, r1
 800535a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	4b13      	ldr	r3, [pc, #76]	@ (80053b0 <HAL_QSPI_Init+0xf4>)
 8005364:	4013      	ands	r3, r2
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	6912      	ldr	r2, [r2, #16]
 800536a:	0411      	lsls	r1, r2, #16
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	6952      	ldr	r2, [r2, #20]
 8005370:	4311      	orrs	r1, r2
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	6992      	ldr	r2, [r2, #24]
 8005376:	4311      	orrs	r1, r2
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	6812      	ldr	r2, [r2, #0]
 800537c:	430b      	orrs	r3, r1
 800537e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0201 	orr.w	r2, r2, #1
 800538e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2200      	movs	r2, #0
 8005394:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 80053a6:	7afb      	ldrb	r3, [r7, #11]
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3710      	adds	r7, #16
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	ffe0f8fe 	.word	0xffe0f8fe

080053b4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	683a      	ldr	r2, [r7, #0]
 80053c2:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	60f8      	str	r0, [r7, #12]
 80053d8:	60b9      	str	r1, [r7, #8]
 80053da:	603b      	str	r3, [r7, #0]
 80053dc:	4613      	mov	r3, r2
 80053de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80053e0:	e01a      	b.n	8005418 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e8:	d016      	beq.n	8005418 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ea:	f7fc ff37 	bl	800225c <HAL_GetTick>
 80053ee:	4602      	mov	r2, r0
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	69ba      	ldr	r2, [r7, #24]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d302      	bcc.n	8005400 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10b      	bne.n	8005418 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2204      	movs	r2, #4
 8005404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800540c:	f043 0201 	orr.w	r2, r3, #1
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e00e      	b.n	8005436 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689a      	ldr	r2, [r3, #8]
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	4013      	ands	r3, r2
 8005422:	2b00      	cmp	r3, #0
 8005424:	bf14      	ite	ne
 8005426:	2301      	movne	r3, #1
 8005428:	2300      	moveq	r3, #0
 800542a:	b2db      	uxtb	r3, r3
 800542c:	461a      	mov	r2, r3
 800542e:	79fb      	ldrb	r3, [r7, #7]
 8005430:	429a      	cmp	r2, r3
 8005432:	d1d6      	bne.n	80053e2 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3710      	adds	r7, #16
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
	...

08005440 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b088      	sub	sp, #32
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d102      	bne.n	8005454 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	f000 bc08 	b.w	8005c64 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005454:	4b96      	ldr	r3, [pc, #600]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 030c 	and.w	r3, r3, #12
 800545c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800545e:	4b94      	ldr	r3, [pc, #592]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	f003 0303 	and.w	r3, r3, #3
 8005466:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 0310 	and.w	r3, r3, #16
 8005470:	2b00      	cmp	r3, #0
 8005472:	f000 80e4 	beq.w	800563e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d007      	beq.n	800548c <HAL_RCC_OscConfig+0x4c>
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	2b0c      	cmp	r3, #12
 8005480:	f040 808b 	bne.w	800559a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	2b01      	cmp	r3, #1
 8005488:	f040 8087 	bne.w	800559a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800548c:	4b88      	ldr	r3, [pc, #544]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0302 	and.w	r3, r3, #2
 8005494:	2b00      	cmp	r3, #0
 8005496:	d005      	beq.n	80054a4 <HAL_RCC_OscConfig+0x64>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e3df      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a1a      	ldr	r2, [r3, #32]
 80054a8:	4b81      	ldr	r3, [pc, #516]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0308 	and.w	r3, r3, #8
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d004      	beq.n	80054be <HAL_RCC_OscConfig+0x7e>
 80054b4:	4b7e      	ldr	r3, [pc, #504]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054bc:	e005      	b.n	80054ca <HAL_RCC_OscConfig+0x8a>
 80054be:	4b7c      	ldr	r3, [pc, #496]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80054c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054c4:	091b      	lsrs	r3, r3, #4
 80054c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d223      	bcs.n	8005516 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 fd92 	bl	8005ffc <RCC_SetFlashLatencyFromMSIRange>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d001      	beq.n	80054e2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e3c0      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054e2:	4b73      	ldr	r3, [pc, #460]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a72      	ldr	r2, [pc, #456]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80054e8:	f043 0308 	orr.w	r3, r3, #8
 80054ec:	6013      	str	r3, [r2, #0]
 80054ee:	4b70      	ldr	r3, [pc, #448]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	496d      	ldr	r1, [pc, #436]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005500:	4b6b      	ldr	r3, [pc, #428]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	69db      	ldr	r3, [r3, #28]
 800550c:	021b      	lsls	r3, r3, #8
 800550e:	4968      	ldr	r1, [pc, #416]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005510:	4313      	orrs	r3, r2
 8005512:	604b      	str	r3, [r1, #4]
 8005514:	e025      	b.n	8005562 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005516:	4b66      	ldr	r3, [pc, #408]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a65      	ldr	r2, [pc, #404]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 800551c:	f043 0308 	orr.w	r3, r3, #8
 8005520:	6013      	str	r3, [r2, #0]
 8005522:	4b63      	ldr	r3, [pc, #396]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a1b      	ldr	r3, [r3, #32]
 800552e:	4960      	ldr	r1, [pc, #384]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005530:	4313      	orrs	r3, r2
 8005532:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005534:	4b5e      	ldr	r3, [pc, #376]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	69db      	ldr	r3, [r3, #28]
 8005540:	021b      	lsls	r3, r3, #8
 8005542:	495b      	ldr	r1, [pc, #364]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005544:	4313      	orrs	r3, r2
 8005546:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d109      	bne.n	8005562 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	4618      	mov	r0, r3
 8005554:	f000 fd52 	bl	8005ffc <RCC_SetFlashLatencyFromMSIRange>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e380      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005562:	f000 fc87 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8005566:	4602      	mov	r2, r0
 8005568:	4b51      	ldr	r3, [pc, #324]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	091b      	lsrs	r3, r3, #4
 800556e:	f003 030f 	and.w	r3, r3, #15
 8005572:	4950      	ldr	r1, [pc, #320]	@ (80056b4 <HAL_RCC_OscConfig+0x274>)
 8005574:	5ccb      	ldrb	r3, [r1, r3]
 8005576:	f003 031f 	and.w	r3, r3, #31
 800557a:	fa22 f303 	lsr.w	r3, r2, r3
 800557e:	4a4e      	ldr	r2, [pc, #312]	@ (80056b8 <HAL_RCC_OscConfig+0x278>)
 8005580:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005582:	4b4e      	ldr	r3, [pc, #312]	@ (80056bc <HAL_RCC_OscConfig+0x27c>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4618      	mov	r0, r3
 8005588:	f7fc fe18 	bl	80021bc <HAL_InitTick>
 800558c:	4603      	mov	r3, r0
 800558e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005590:	7bfb      	ldrb	r3, [r7, #15]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d052      	beq.n	800563c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005596:	7bfb      	ldrb	r3, [r7, #15]
 8005598:	e364      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d032      	beq.n	8005608 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80055a2:	4b43      	ldr	r3, [pc, #268]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a42      	ldr	r2, [pc, #264]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80055a8:	f043 0301 	orr.w	r3, r3, #1
 80055ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80055ae:	f7fc fe55 	bl	800225c <HAL_GetTick>
 80055b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80055b4:	e008      	b.n	80055c8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055b6:	f7fc fe51 	bl	800225c <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d901      	bls.n	80055c8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e34d      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80055c8:	4b39      	ldr	r3, [pc, #228]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0302 	and.w	r3, r3, #2
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d0f0      	beq.n	80055b6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055d4:	4b36      	ldr	r3, [pc, #216]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a35      	ldr	r2, [pc, #212]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80055da:	f043 0308 	orr.w	r3, r3, #8
 80055de:	6013      	str	r3, [r2, #0]
 80055e0:	4b33      	ldr	r3, [pc, #204]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	4930      	ldr	r1, [pc, #192]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80055ee:	4313      	orrs	r3, r2
 80055f0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055f2:	4b2f      	ldr	r3, [pc, #188]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	69db      	ldr	r3, [r3, #28]
 80055fe:	021b      	lsls	r3, r3, #8
 8005600:	492b      	ldr	r1, [pc, #172]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005602:	4313      	orrs	r3, r2
 8005604:	604b      	str	r3, [r1, #4]
 8005606:	e01a      	b.n	800563e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005608:	4b29      	ldr	r3, [pc, #164]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a28      	ldr	r2, [pc, #160]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 800560e:	f023 0301 	bic.w	r3, r3, #1
 8005612:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005614:	f7fc fe22 	bl	800225c <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800561a:	e008      	b.n	800562e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800561c:	f7fc fe1e 	bl	800225c <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b02      	cmp	r3, #2
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e31a      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800562e:	4b20      	ldr	r3, [pc, #128]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1f0      	bne.n	800561c <HAL_RCC_OscConfig+0x1dc>
 800563a:	e000      	b.n	800563e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800563c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d073      	beq.n	8005732 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	2b08      	cmp	r3, #8
 800564e:	d005      	beq.n	800565c <HAL_RCC_OscConfig+0x21c>
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	2b0c      	cmp	r3, #12
 8005654:	d10e      	bne.n	8005674 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	2b03      	cmp	r3, #3
 800565a:	d10b      	bne.n	8005674 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800565c:	4b14      	ldr	r3, [pc, #80]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d063      	beq.n	8005730 <HAL_RCC_OscConfig+0x2f0>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d15f      	bne.n	8005730 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e2f7      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800567c:	d106      	bne.n	800568c <HAL_RCC_OscConfig+0x24c>
 800567e:	4b0c      	ldr	r3, [pc, #48]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a0b      	ldr	r2, [pc, #44]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005688:	6013      	str	r3, [r2, #0]
 800568a:	e025      	b.n	80056d8 <HAL_RCC_OscConfig+0x298>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005694:	d114      	bne.n	80056c0 <HAL_RCC_OscConfig+0x280>
 8005696:	4b06      	ldr	r3, [pc, #24]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a05      	ldr	r2, [pc, #20]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 800569c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056a0:	6013      	str	r3, [r2, #0]
 80056a2:	4b03      	ldr	r3, [pc, #12]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a02      	ldr	r2, [pc, #8]	@ (80056b0 <HAL_RCC_OscConfig+0x270>)
 80056a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056ac:	6013      	str	r3, [r2, #0]
 80056ae:	e013      	b.n	80056d8 <HAL_RCC_OscConfig+0x298>
 80056b0:	40021000 	.word	0x40021000
 80056b4:	0800e688 	.word	0x0800e688
 80056b8:	20000000 	.word	0x20000000
 80056bc:	20000004 	.word	0x20000004
 80056c0:	4ba0      	ldr	r3, [pc, #640]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a9f      	ldr	r2, [pc, #636]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80056c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056ca:	6013      	str	r3, [r2, #0]
 80056cc:	4b9d      	ldr	r3, [pc, #628]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a9c      	ldr	r2, [pc, #624]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80056d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d013      	beq.n	8005708 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e0:	f7fc fdbc 	bl	800225c <HAL_GetTick>
 80056e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056e6:	e008      	b.n	80056fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056e8:	f7fc fdb8 	bl	800225c <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b64      	cmp	r3, #100	@ 0x64
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e2b4      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056fa:	4b92      	ldr	r3, [pc, #584]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d0f0      	beq.n	80056e8 <HAL_RCC_OscConfig+0x2a8>
 8005706:	e014      	b.n	8005732 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005708:	f7fc fda8 	bl	800225c <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005710:	f7fc fda4 	bl	800225c <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b64      	cmp	r3, #100	@ 0x64
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e2a0      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005722:	4b88      	ldr	r3, [pc, #544]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1f0      	bne.n	8005710 <HAL_RCC_OscConfig+0x2d0>
 800572e:	e000      	b.n	8005732 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d060      	beq.n	8005800 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	2b04      	cmp	r3, #4
 8005742:	d005      	beq.n	8005750 <HAL_RCC_OscConfig+0x310>
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	2b0c      	cmp	r3, #12
 8005748:	d119      	bne.n	800577e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	2b02      	cmp	r3, #2
 800574e:	d116      	bne.n	800577e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005750:	4b7c      	ldr	r3, [pc, #496]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005758:	2b00      	cmp	r3, #0
 800575a:	d005      	beq.n	8005768 <HAL_RCC_OscConfig+0x328>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e27d      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005768:	4b76      	ldr	r3, [pc, #472]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	061b      	lsls	r3, r3, #24
 8005776:	4973      	ldr	r1, [pc, #460]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005778:	4313      	orrs	r3, r2
 800577a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800577c:	e040      	b.n	8005800 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d023      	beq.n	80057ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005786:	4b6f      	ldr	r3, [pc, #444]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a6e      	ldr	r2, [pc, #440]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 800578c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005790:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005792:	f7fc fd63 	bl	800225c <HAL_GetTick>
 8005796:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005798:	e008      	b.n	80057ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800579a:	f7fc fd5f 	bl	800225c <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d901      	bls.n	80057ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e25b      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057ac:	4b65      	ldr	r3, [pc, #404]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d0f0      	beq.n	800579a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057b8:	4b62      	ldr	r3, [pc, #392]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	061b      	lsls	r3, r3, #24
 80057c6:	495f      	ldr	r1, [pc, #380]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80057c8:	4313      	orrs	r3, r2
 80057ca:	604b      	str	r3, [r1, #4]
 80057cc:	e018      	b.n	8005800 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057ce:	4b5d      	ldr	r3, [pc, #372]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a5c      	ldr	r2, [pc, #368]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80057d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057da:	f7fc fd3f 	bl	800225c <HAL_GetTick>
 80057de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057e0:	e008      	b.n	80057f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057e2:	f7fc fd3b 	bl	800225c <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d901      	bls.n	80057f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e237      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057f4:	4b53      	ldr	r3, [pc, #332]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d1f0      	bne.n	80057e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0308 	and.w	r3, r3, #8
 8005808:	2b00      	cmp	r3, #0
 800580a:	d03c      	beq.n	8005886 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	695b      	ldr	r3, [r3, #20]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d01c      	beq.n	800584e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005814:	4b4b      	ldr	r3, [pc, #300]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005816:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800581a:	4a4a      	ldr	r2, [pc, #296]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 800581c:	f043 0301 	orr.w	r3, r3, #1
 8005820:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005824:	f7fc fd1a 	bl	800225c <HAL_GetTick>
 8005828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800582a:	e008      	b.n	800583e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800582c:	f7fc fd16 	bl	800225c <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	2b02      	cmp	r3, #2
 8005838:	d901      	bls.n	800583e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e212      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800583e:	4b41      	ldr	r3, [pc, #260]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005840:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005844:	f003 0302 	and.w	r3, r3, #2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d0ef      	beq.n	800582c <HAL_RCC_OscConfig+0x3ec>
 800584c:	e01b      	b.n	8005886 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800584e:	4b3d      	ldr	r3, [pc, #244]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005850:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005854:	4a3b      	ldr	r2, [pc, #236]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005856:	f023 0301 	bic.w	r3, r3, #1
 800585a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800585e:	f7fc fcfd 	bl	800225c <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005864:	e008      	b.n	8005878 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005866:	f7fc fcf9 	bl	800225c <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d901      	bls.n	8005878 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e1f5      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005878:	4b32      	ldr	r3, [pc, #200]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 800587a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1ef      	bne.n	8005866 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0304 	and.w	r3, r3, #4
 800588e:	2b00      	cmp	r3, #0
 8005890:	f000 80a6 	beq.w	80059e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005894:	2300      	movs	r3, #0
 8005896:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005898:	4b2a      	ldr	r3, [pc, #168]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 800589a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800589c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10d      	bne.n	80058c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058a4:	4b27      	ldr	r3, [pc, #156]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80058a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058a8:	4a26      	ldr	r2, [pc, #152]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80058aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80058b0:	4b24      	ldr	r3, [pc, #144]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 80058b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058b8:	60bb      	str	r3, [r7, #8]
 80058ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058bc:	2301      	movs	r3, #1
 80058be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058c0:	4b21      	ldr	r3, [pc, #132]	@ (8005948 <HAL_RCC_OscConfig+0x508>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d118      	bne.n	80058fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058cc:	4b1e      	ldr	r3, [pc, #120]	@ (8005948 <HAL_RCC_OscConfig+0x508>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005948 <HAL_RCC_OscConfig+0x508>)
 80058d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058d8:	f7fc fcc0 	bl	800225c <HAL_GetTick>
 80058dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058de:	e008      	b.n	80058f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058e0:	f7fc fcbc 	bl	800225c <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e1b8      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058f2:	4b15      	ldr	r3, [pc, #84]	@ (8005948 <HAL_RCC_OscConfig+0x508>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d0f0      	beq.n	80058e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d108      	bne.n	8005918 <HAL_RCC_OscConfig+0x4d8>
 8005906:	4b0f      	ldr	r3, [pc, #60]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800590c:	4a0d      	ldr	r2, [pc, #52]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 800590e:	f043 0301 	orr.w	r3, r3, #1
 8005912:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005916:	e029      	b.n	800596c <HAL_RCC_OscConfig+0x52c>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	2b05      	cmp	r3, #5
 800591e:	d115      	bne.n	800594c <HAL_RCC_OscConfig+0x50c>
 8005920:	4b08      	ldr	r3, [pc, #32]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005926:	4a07      	ldr	r2, [pc, #28]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005928:	f043 0304 	orr.w	r3, r3, #4
 800592c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005930:	4b04      	ldr	r3, [pc, #16]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005936:	4a03      	ldr	r2, [pc, #12]	@ (8005944 <HAL_RCC_OscConfig+0x504>)
 8005938:	f043 0301 	orr.w	r3, r3, #1
 800593c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005940:	e014      	b.n	800596c <HAL_RCC_OscConfig+0x52c>
 8005942:	bf00      	nop
 8005944:	40021000 	.word	0x40021000
 8005948:	40007000 	.word	0x40007000
 800594c:	4b9d      	ldr	r3, [pc, #628]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 800594e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005952:	4a9c      	ldr	r2, [pc, #624]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005954:	f023 0301 	bic.w	r3, r3, #1
 8005958:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800595c:	4b99      	ldr	r3, [pc, #612]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 800595e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005962:	4a98      	ldr	r2, [pc, #608]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005964:	f023 0304 	bic.w	r3, r3, #4
 8005968:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d016      	beq.n	80059a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005974:	f7fc fc72 	bl	800225c <HAL_GetTick>
 8005978:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800597a:	e00a      	b.n	8005992 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800597c:	f7fc fc6e 	bl	800225c <HAL_GetTick>
 8005980:	4602      	mov	r2, r0
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	f241 3288 	movw	r2, #5000	@ 0x1388
 800598a:	4293      	cmp	r3, r2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e168      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005992:	4b8c      	ldr	r3, [pc, #560]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0ed      	beq.n	800597c <HAL_RCC_OscConfig+0x53c>
 80059a0:	e015      	b.n	80059ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a2:	f7fc fc5b 	bl	800225c <HAL_GetTick>
 80059a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059a8:	e00a      	b.n	80059c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059aa:	f7fc fc57 	bl	800225c <HAL_GetTick>
 80059ae:	4602      	mov	r2, r0
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d901      	bls.n	80059c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e151      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059c0:	4b80      	ldr	r3, [pc, #512]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 80059c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1ed      	bne.n	80059aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059ce:	7ffb      	ldrb	r3, [r7, #31]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d105      	bne.n	80059e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059d4:	4b7b      	ldr	r3, [pc, #492]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 80059d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059d8:	4a7a      	ldr	r2, [pc, #488]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 80059da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059de:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0320 	and.w	r3, r3, #32
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d03c      	beq.n	8005a66 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d01c      	beq.n	8005a2e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059f4:	4b73      	ldr	r3, [pc, #460]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 80059f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059fa:	4a72      	ldr	r2, [pc, #456]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 80059fc:	f043 0301 	orr.w	r3, r3, #1
 8005a00:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a04:	f7fc fc2a 	bl	800225c <HAL_GetTick>
 8005a08:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a0a:	e008      	b.n	8005a1e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a0c:	f7fc fc26 	bl	800225c <HAL_GetTick>
 8005a10:	4602      	mov	r2, r0
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d901      	bls.n	8005a1e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e122      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a1e:	4b69      	ldr	r3, [pc, #420]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005a20:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d0ef      	beq.n	8005a0c <HAL_RCC_OscConfig+0x5cc>
 8005a2c:	e01b      	b.n	8005a66 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005a2e:	4b65      	ldr	r3, [pc, #404]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005a30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a34:	4a63      	ldr	r2, [pc, #396]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005a36:	f023 0301 	bic.w	r3, r3, #1
 8005a3a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a3e:	f7fc fc0d 	bl	800225c <HAL_GetTick>
 8005a42:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a44:	e008      	b.n	8005a58 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a46:	f7fc fc09 	bl	800225c <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d901      	bls.n	8005a58 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e105      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a58:	4b5a      	ldr	r3, [pc, #360]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005a5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1ef      	bne.n	8005a46 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	f000 80f9 	beq.w	8005c62 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	f040 80cf 	bne.w	8005c18 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005a7a:	4b52      	ldr	r3, [pc, #328]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	f003 0203 	and.w	r2, r3, #3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d12c      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d123      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aaa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d11b      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aba:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d113      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aca:	085b      	lsrs	r3, r3, #1
 8005acc:	3b01      	subs	r3, #1
 8005ace:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d109      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ade:	085b      	lsrs	r3, r3, #1
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d071      	beq.n	8005bcc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	2b0c      	cmp	r3, #12
 8005aec:	d068      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005aee:	4b35      	ldr	r3, [pc, #212]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d105      	bne.n	8005b06 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005afa:	4b32      	ldr	r3, [pc, #200]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e0ac      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005b0a:	4b2e      	ldr	r3, [pc, #184]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a2d      	ldr	r2, [pc, #180]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005b10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b14:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b16:	f7fc fba1 	bl	800225c <HAL_GetTick>
 8005b1a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b1c:	e008      	b.n	8005b30 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b1e:	f7fc fb9d 	bl	800225c <HAL_GetTick>
 8005b22:	4602      	mov	r2, r0
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d901      	bls.n	8005b30 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005b2c:	2303      	movs	r3, #3
 8005b2e:	e099      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b30:	4b24      	ldr	r3, [pc, #144]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d1f0      	bne.n	8005b1e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b3c:	4b21      	ldr	r3, [pc, #132]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005b3e:	68da      	ldr	r2, [r3, #12]
 8005b40:	4b21      	ldr	r3, [pc, #132]	@ (8005bc8 <HAL_RCC_OscConfig+0x788>)
 8005b42:	4013      	ands	r3, r2
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005b4c:	3a01      	subs	r2, #1
 8005b4e:	0112      	lsls	r2, r2, #4
 8005b50:	4311      	orrs	r1, r2
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005b56:	0212      	lsls	r2, r2, #8
 8005b58:	4311      	orrs	r1, r2
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005b5e:	0852      	lsrs	r2, r2, #1
 8005b60:	3a01      	subs	r2, #1
 8005b62:	0552      	lsls	r2, r2, #21
 8005b64:	4311      	orrs	r1, r2
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005b6a:	0852      	lsrs	r2, r2, #1
 8005b6c:	3a01      	subs	r2, #1
 8005b6e:	0652      	lsls	r2, r2, #25
 8005b70:	4311      	orrs	r1, r2
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005b76:	06d2      	lsls	r2, r2, #27
 8005b78:	430a      	orrs	r2, r1
 8005b7a:	4912      	ldr	r1, [pc, #72]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005b80:	4b10      	ldr	r3, [pc, #64]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a0f      	ldr	r2, [pc, #60]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005b86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b8a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	4a0c      	ldr	r2, [pc, #48]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005b92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b96:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b98:	f7fc fb60 	bl	800225c <HAL_GetTick>
 8005b9c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b9e:	e008      	b.n	8005bb2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ba0:	f7fc fb5c 	bl	800225c <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	2b02      	cmp	r3, #2
 8005bac:	d901      	bls.n	8005bb2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e058      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bb2:	4b04      	ldr	r3, [pc, #16]	@ (8005bc4 <HAL_RCC_OscConfig+0x784>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d0f0      	beq.n	8005ba0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005bbe:	e050      	b.n	8005c62 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e04f      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
 8005bc4:	40021000 	.word	0x40021000
 8005bc8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bcc:	4b27      	ldr	r3, [pc, #156]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d144      	bne.n	8005c62 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005bd8:	4b24      	ldr	r3, [pc, #144]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a23      	ldr	r2, [pc, #140]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005bde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005be2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005be4:	4b21      	ldr	r3, [pc, #132]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	4a20      	ldr	r2, [pc, #128]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005bea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005bf0:	f7fc fb34 	bl	800225c <HAL_GetTick>
 8005bf4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bf6:	e008      	b.n	8005c0a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bf8:	f7fc fb30 	bl	800225c <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	2b02      	cmp	r3, #2
 8005c04:	d901      	bls.n	8005c0a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e02c      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c0a:	4b18      	ldr	r3, [pc, #96]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d0f0      	beq.n	8005bf8 <HAL_RCC_OscConfig+0x7b8>
 8005c16:	e024      	b.n	8005c62 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	2b0c      	cmp	r3, #12
 8005c1c:	d01f      	beq.n	8005c5e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c1e:	4b13      	ldr	r3, [pc, #76]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a12      	ldr	r2, [pc, #72]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005c24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c2a:	f7fc fb17 	bl	800225c <HAL_GetTick>
 8005c2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c30:	e008      	b.n	8005c44 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c32:	f7fc fb13 	bl	800225c <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d901      	bls.n	8005c44 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e00f      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c44:	4b09      	ldr	r3, [pc, #36]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d1f0      	bne.n	8005c32 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005c50:	4b06      	ldr	r3, [pc, #24]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005c52:	68da      	ldr	r2, [r3, #12]
 8005c54:	4905      	ldr	r1, [pc, #20]	@ (8005c6c <HAL_RCC_OscConfig+0x82c>)
 8005c56:	4b06      	ldr	r3, [pc, #24]	@ (8005c70 <HAL_RCC_OscConfig+0x830>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	60cb      	str	r3, [r1, #12]
 8005c5c:	e001      	b.n	8005c62 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e000      	b.n	8005c64 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005c62:	2300      	movs	r3, #0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3720      	adds	r7, #32
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	40021000 	.word	0x40021000
 8005c70:	feeefffc 	.word	0xfeeefffc

08005c74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d101      	bne.n	8005c88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e0e7      	b.n	8005e58 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c88:	4b75      	ldr	r3, [pc, #468]	@ (8005e60 <HAL_RCC_ClockConfig+0x1ec>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 0307 	and.w	r3, r3, #7
 8005c90:	683a      	ldr	r2, [r7, #0]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d910      	bls.n	8005cb8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c96:	4b72      	ldr	r3, [pc, #456]	@ (8005e60 <HAL_RCC_ClockConfig+0x1ec>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f023 0207 	bic.w	r2, r3, #7
 8005c9e:	4970      	ldr	r1, [pc, #448]	@ (8005e60 <HAL_RCC_ClockConfig+0x1ec>)
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ca6:	4b6e      	ldr	r3, [pc, #440]	@ (8005e60 <HAL_RCC_ClockConfig+0x1ec>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0307 	and.w	r3, r3, #7
 8005cae:	683a      	ldr	r2, [r7, #0]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d001      	beq.n	8005cb8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e0cf      	b.n	8005e58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0302 	and.w	r3, r3, #2
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d010      	beq.n	8005ce6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	689a      	ldr	r2, [r3, #8]
 8005cc8:	4b66      	ldr	r3, [pc, #408]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d908      	bls.n	8005ce6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cd4:	4b63      	ldr	r3, [pc, #396]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	4960      	ldr	r1, [pc, #384]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d04c      	beq.n	8005d8c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	2b03      	cmp	r3, #3
 8005cf8:	d107      	bne.n	8005d0a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cfa:	4b5a      	ldr	r3, [pc, #360]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d121      	bne.n	8005d4a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e0a6      	b.n	8005e58 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d107      	bne.n	8005d22 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d12:	4b54      	ldr	r3, [pc, #336]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d115      	bne.n	8005d4a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e09a      	b.n	8005e58 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d107      	bne.n	8005d3a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005d2a:	4b4e      	ldr	r3, [pc, #312]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 0302 	and.w	r3, r3, #2
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d109      	bne.n	8005d4a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e08e      	b.n	8005e58 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d3a:	4b4a      	ldr	r3, [pc, #296]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d101      	bne.n	8005d4a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e086      	b.n	8005e58 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d4a:	4b46      	ldr	r3, [pc, #280]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f023 0203 	bic.w	r2, r3, #3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	4943      	ldr	r1, [pc, #268]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d5c:	f7fc fa7e 	bl	800225c <HAL_GetTick>
 8005d60:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d62:	e00a      	b.n	8005d7a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d64:	f7fc fa7a 	bl	800225c <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d901      	bls.n	8005d7a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e06e      	b.n	8005e58 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d7a:	4b3a      	ldr	r3, [pc, #232]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f003 020c 	and.w	r2, r3, #12
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d1eb      	bne.n	8005d64 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0302 	and.w	r3, r3, #2
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d010      	beq.n	8005dba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	689a      	ldr	r2, [r3, #8]
 8005d9c:	4b31      	ldr	r3, [pc, #196]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d208      	bcs.n	8005dba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005da8:	4b2e      	ldr	r3, [pc, #184]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	492b      	ldr	r1, [pc, #172]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005dba:	4b29      	ldr	r3, [pc, #164]	@ (8005e60 <HAL_RCC_ClockConfig+0x1ec>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0307 	and.w	r3, r3, #7
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d210      	bcs.n	8005dea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dc8:	4b25      	ldr	r3, [pc, #148]	@ (8005e60 <HAL_RCC_ClockConfig+0x1ec>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f023 0207 	bic.w	r2, r3, #7
 8005dd0:	4923      	ldr	r1, [pc, #140]	@ (8005e60 <HAL_RCC_ClockConfig+0x1ec>)
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dd8:	4b21      	ldr	r3, [pc, #132]	@ (8005e60 <HAL_RCC_ClockConfig+0x1ec>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0307 	and.w	r3, r3, #7
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d001      	beq.n	8005dea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e036      	b.n	8005e58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0304 	and.w	r3, r3, #4
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d008      	beq.n	8005e08 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005df6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	4918      	ldr	r1, [pc, #96]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0308 	and.w	r3, r3, #8
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d009      	beq.n	8005e28 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e14:	4b13      	ldr	r3, [pc, #76]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	691b      	ldr	r3, [r3, #16]
 8005e20:	00db      	lsls	r3, r3, #3
 8005e22:	4910      	ldr	r1, [pc, #64]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005e24:	4313      	orrs	r3, r2
 8005e26:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e28:	f000 f824 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e64 <HAL_RCC_ClockConfig+0x1f0>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	091b      	lsrs	r3, r3, #4
 8005e34:	f003 030f 	and.w	r3, r3, #15
 8005e38:	490b      	ldr	r1, [pc, #44]	@ (8005e68 <HAL_RCC_ClockConfig+0x1f4>)
 8005e3a:	5ccb      	ldrb	r3, [r1, r3]
 8005e3c:	f003 031f 	and.w	r3, r3, #31
 8005e40:	fa22 f303 	lsr.w	r3, r2, r3
 8005e44:	4a09      	ldr	r2, [pc, #36]	@ (8005e6c <HAL_RCC_ClockConfig+0x1f8>)
 8005e46:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005e48:	4b09      	ldr	r3, [pc, #36]	@ (8005e70 <HAL_RCC_ClockConfig+0x1fc>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f7fc f9b5 	bl	80021bc <HAL_InitTick>
 8005e52:	4603      	mov	r3, r0
 8005e54:	72fb      	strb	r3, [r7, #11]

  return status;
 8005e56:	7afb      	ldrb	r3, [r7, #11]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	40022000 	.word	0x40022000
 8005e64:	40021000 	.word	0x40021000
 8005e68:	0800e688 	.word	0x0800e688
 8005e6c:	20000000 	.word	0x20000000
 8005e70:	20000004 	.word	0x20000004

08005e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b089      	sub	sp, #36	@ 0x24
 8005e78:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	61fb      	str	r3, [r7, #28]
 8005e7e:	2300      	movs	r3, #0
 8005e80:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e82:	4b3e      	ldr	r3, [pc, #248]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f003 030c 	and.w	r3, r3, #12
 8005e8a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e8c:	4b3b      	ldr	r3, [pc, #236]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	f003 0303 	and.w	r3, r3, #3
 8005e94:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d005      	beq.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x34>
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	2b0c      	cmp	r3, #12
 8005ea0:	d121      	bne.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d11e      	bne.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005ea8:	4b34      	ldr	r3, [pc, #208]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0308 	and.w	r3, r3, #8
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d107      	bne.n	8005ec4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005eb4:	4b31      	ldr	r3, [pc, #196]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eba:	0a1b      	lsrs	r3, r3, #8
 8005ebc:	f003 030f 	and.w	r3, r3, #15
 8005ec0:	61fb      	str	r3, [r7, #28]
 8005ec2:	e005      	b.n	8005ed0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005ec4:	4b2d      	ldr	r3, [pc, #180]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	091b      	lsrs	r3, r3, #4
 8005eca:	f003 030f 	and.w	r3, r3, #15
 8005ece:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005ed0:	4a2b      	ldr	r2, [pc, #172]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ed8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d10d      	bne.n	8005efc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ee4:	e00a      	b.n	8005efc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	2b04      	cmp	r3, #4
 8005eea:	d102      	bne.n	8005ef2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005eec:	4b25      	ldr	r3, [pc, #148]	@ (8005f84 <HAL_RCC_GetSysClockFreq+0x110>)
 8005eee:	61bb      	str	r3, [r7, #24]
 8005ef0:	e004      	b.n	8005efc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	2b08      	cmp	r3, #8
 8005ef6:	d101      	bne.n	8005efc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005ef8:	4b23      	ldr	r3, [pc, #140]	@ (8005f88 <HAL_RCC_GetSysClockFreq+0x114>)
 8005efa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	2b0c      	cmp	r3, #12
 8005f00:	d134      	bne.n	8005f6c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f02:	4b1e      	ldr	r3, [pc, #120]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	f003 0303 	and.w	r3, r3, #3
 8005f0a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d003      	beq.n	8005f1a <HAL_RCC_GetSysClockFreq+0xa6>
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	2b03      	cmp	r3, #3
 8005f16:	d003      	beq.n	8005f20 <HAL_RCC_GetSysClockFreq+0xac>
 8005f18:	e005      	b.n	8005f26 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8005f84 <HAL_RCC_GetSysClockFreq+0x110>)
 8005f1c:	617b      	str	r3, [r7, #20]
      break;
 8005f1e:	e005      	b.n	8005f2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005f20:	4b19      	ldr	r3, [pc, #100]	@ (8005f88 <HAL_RCC_GetSysClockFreq+0x114>)
 8005f22:	617b      	str	r3, [r7, #20]
      break;
 8005f24:	e002      	b.n	8005f2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	617b      	str	r3, [r7, #20]
      break;
 8005f2a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f2c:	4b13      	ldr	r3, [pc, #76]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	091b      	lsrs	r3, r3, #4
 8005f32:	f003 0307 	and.w	r3, r3, #7
 8005f36:	3301      	adds	r3, #1
 8005f38:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005f3a:	4b10      	ldr	r3, [pc, #64]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	0a1b      	lsrs	r3, r3, #8
 8005f40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f44:	697a      	ldr	r2, [r7, #20]
 8005f46:	fb03 f202 	mul.w	r2, r3, r2
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f50:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f52:	4b0a      	ldr	r3, [pc, #40]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	0e5b      	lsrs	r3, r3, #25
 8005f58:	f003 0303 	and.w	r3, r3, #3
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	005b      	lsls	r3, r3, #1
 8005f60:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f6a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005f6c:	69bb      	ldr	r3, [r7, #24]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3724      	adds	r7, #36	@ 0x24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr
 8005f7a:	bf00      	nop
 8005f7c:	40021000 	.word	0x40021000
 8005f80:	0800e6a0 	.word	0x0800e6a0
 8005f84:	00f42400 	.word	0x00f42400
 8005f88:	007a1200 	.word	0x007a1200

08005f8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f90:	4b03      	ldr	r3, [pc, #12]	@ (8005fa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f92:	681b      	ldr	r3, [r3, #0]
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr
 8005f9e:	bf00      	nop
 8005fa0:	20000000 	.word	0x20000000

08005fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005fa8:	f7ff fff0 	bl	8005f8c <HAL_RCC_GetHCLKFreq>
 8005fac:	4602      	mov	r2, r0
 8005fae:	4b06      	ldr	r3, [pc, #24]	@ (8005fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	0a1b      	lsrs	r3, r3, #8
 8005fb4:	f003 0307 	and.w	r3, r3, #7
 8005fb8:	4904      	ldr	r1, [pc, #16]	@ (8005fcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8005fba:	5ccb      	ldrb	r3, [r1, r3]
 8005fbc:	f003 031f 	and.w	r3, r3, #31
 8005fc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	40021000 	.word	0x40021000
 8005fcc:	0800e698 	.word	0x0800e698

08005fd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005fd4:	f7ff ffda 	bl	8005f8c <HAL_RCC_GetHCLKFreq>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	4b06      	ldr	r3, [pc, #24]	@ (8005ff4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	0adb      	lsrs	r3, r3, #11
 8005fe0:	f003 0307 	and.w	r3, r3, #7
 8005fe4:	4904      	ldr	r1, [pc, #16]	@ (8005ff8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005fe6:	5ccb      	ldrb	r3, [r1, r3]
 8005fe8:	f003 031f 	and.w	r3, r3, #31
 8005fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	40021000 	.word	0x40021000
 8005ff8:	0800e698 	.word	0x0800e698

08005ffc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b086      	sub	sp, #24
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006004:	2300      	movs	r3, #0
 8006006:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006008:	4b2a      	ldr	r3, [pc, #168]	@ (80060b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800600a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800600c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d003      	beq.n	800601c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006014:	f7ff f8ce 	bl	80051b4 <HAL_PWREx_GetVoltageRange>
 8006018:	6178      	str	r0, [r7, #20]
 800601a:	e014      	b.n	8006046 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800601c:	4b25      	ldr	r3, [pc, #148]	@ (80060b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800601e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006020:	4a24      	ldr	r2, [pc, #144]	@ (80060b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006022:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006026:	6593      	str	r3, [r2, #88]	@ 0x58
 8006028:	4b22      	ldr	r3, [pc, #136]	@ (80060b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800602a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800602c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006030:	60fb      	str	r3, [r7, #12]
 8006032:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006034:	f7ff f8be 	bl	80051b4 <HAL_PWREx_GetVoltageRange>
 8006038:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800603a:	4b1e      	ldr	r3, [pc, #120]	@ (80060b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800603c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800603e:	4a1d      	ldr	r2, [pc, #116]	@ (80060b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006040:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006044:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800604c:	d10b      	bne.n	8006066 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2b80      	cmp	r3, #128	@ 0x80
 8006052:	d919      	bls.n	8006088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2ba0      	cmp	r3, #160	@ 0xa0
 8006058:	d902      	bls.n	8006060 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800605a:	2302      	movs	r3, #2
 800605c:	613b      	str	r3, [r7, #16]
 800605e:	e013      	b.n	8006088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006060:	2301      	movs	r3, #1
 8006062:	613b      	str	r3, [r7, #16]
 8006064:	e010      	b.n	8006088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2b80      	cmp	r3, #128	@ 0x80
 800606a:	d902      	bls.n	8006072 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800606c:	2303      	movs	r3, #3
 800606e:	613b      	str	r3, [r7, #16]
 8006070:	e00a      	b.n	8006088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2b80      	cmp	r3, #128	@ 0x80
 8006076:	d102      	bne.n	800607e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006078:	2302      	movs	r3, #2
 800607a:	613b      	str	r3, [r7, #16]
 800607c:	e004      	b.n	8006088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2b70      	cmp	r3, #112	@ 0x70
 8006082:	d101      	bne.n	8006088 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006084:	2301      	movs	r3, #1
 8006086:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006088:	4b0b      	ldr	r3, [pc, #44]	@ (80060b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f023 0207 	bic.w	r2, r3, #7
 8006090:	4909      	ldr	r1, [pc, #36]	@ (80060b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	4313      	orrs	r3, r2
 8006096:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006098:	4b07      	ldr	r3, [pc, #28]	@ (80060b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0307 	and.w	r3, r3, #7
 80060a0:	693a      	ldr	r2, [r7, #16]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d001      	beq.n	80060aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e000      	b.n	80060ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3718      	adds	r7, #24
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	40021000 	.word	0x40021000
 80060b8:	40022000 	.word	0x40022000

080060bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80060c4:	2300      	movs	r3, #0
 80060c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80060c8:	2300      	movs	r3, #0
 80060ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d041      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060dc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80060e0:	d02a      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80060e2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80060e6:	d824      	bhi.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80060e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060ec:	d008      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80060ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060f2:	d81e      	bhi.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00a      	beq.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x52>
 80060f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060fc:	d010      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80060fe:	e018      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006100:	4b86      	ldr	r3, [pc, #536]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	4a85      	ldr	r2, [pc, #532]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006106:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800610a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800610c:	e015      	b.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	3304      	adds	r3, #4
 8006112:	2100      	movs	r1, #0
 8006114:	4618      	mov	r0, r3
 8006116:	f001 f895 	bl	8007244 <RCCEx_PLLSAI1_Config>
 800611a:	4603      	mov	r3, r0
 800611c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800611e:	e00c      	b.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	3320      	adds	r3, #32
 8006124:	2100      	movs	r1, #0
 8006126:	4618      	mov	r0, r3
 8006128:	f001 f97e 	bl	8007428 <RCCEx_PLLSAI2_Config>
 800612c:	4603      	mov	r3, r0
 800612e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006130:	e003      	b.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	74fb      	strb	r3, [r7, #19]
      break;
 8006136:	e000      	b.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006138:	bf00      	nop
    }

    if(ret == HAL_OK)
 800613a:	7cfb      	ldrb	r3, [r7, #19]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d10b      	bne.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006140:	4b76      	ldr	r3, [pc, #472]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006146:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800614e:	4973      	ldr	r1, [pc, #460]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006150:	4313      	orrs	r3, r2
 8006152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006156:	e001      	b.n	800615c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006158:	7cfb      	ldrb	r3, [r7, #19]
 800615a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d041      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800616c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006170:	d02a      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006172:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006176:	d824      	bhi.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006178:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800617c:	d008      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800617e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006182:	d81e      	bhi.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006184:	2b00      	cmp	r3, #0
 8006186:	d00a      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006188:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800618c:	d010      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800618e:	e018      	b.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006190:	4b62      	ldr	r3, [pc, #392]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	4a61      	ldr	r2, [pc, #388]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006196:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800619a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800619c:	e015      	b.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	3304      	adds	r3, #4
 80061a2:	2100      	movs	r1, #0
 80061a4:	4618      	mov	r0, r3
 80061a6:	f001 f84d 	bl	8007244 <RCCEx_PLLSAI1_Config>
 80061aa:	4603      	mov	r3, r0
 80061ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80061ae:	e00c      	b.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	3320      	adds	r3, #32
 80061b4:	2100      	movs	r1, #0
 80061b6:	4618      	mov	r0, r3
 80061b8:	f001 f936 	bl	8007428 <RCCEx_PLLSAI2_Config>
 80061bc:	4603      	mov	r3, r0
 80061be:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80061c0:	e003      	b.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	74fb      	strb	r3, [r7, #19]
      break;
 80061c6:	e000      	b.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80061c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061ca:	7cfb      	ldrb	r3, [r7, #19]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d10b      	bne.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80061d0:	4b52      	ldr	r3, [pc, #328]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061de:	494f      	ldr	r1, [pc, #316]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80061e6:	e001      	b.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061e8:	7cfb      	ldrb	r3, [r7, #19]
 80061ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 80a0 	beq.w	800633a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061fa:	2300      	movs	r3, #0
 80061fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80061fe:	4b47      	ldr	r3, [pc, #284]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800620a:	2301      	movs	r3, #1
 800620c:	e000      	b.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800620e:	2300      	movs	r3, #0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00d      	beq.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006214:	4b41      	ldr	r3, [pc, #260]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006218:	4a40      	ldr	r2, [pc, #256]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800621a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800621e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006220:	4b3e      	ldr	r3, [pc, #248]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006222:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006224:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006228:	60bb      	str	r3, [r7, #8]
 800622a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800622c:	2301      	movs	r3, #1
 800622e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006230:	4b3b      	ldr	r3, [pc, #236]	@ (8006320 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a3a      	ldr	r2, [pc, #232]	@ (8006320 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006236:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800623a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800623c:	f7fc f80e 	bl	800225c <HAL_GetTick>
 8006240:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006242:	e009      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006244:	f7fc f80a 	bl	800225c <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	2b02      	cmp	r3, #2
 8006250:	d902      	bls.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	74fb      	strb	r3, [r7, #19]
        break;
 8006256:	e005      	b.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006258:	4b31      	ldr	r3, [pc, #196]	@ (8006320 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006260:	2b00      	cmp	r3, #0
 8006262:	d0ef      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006264:	7cfb      	ldrb	r3, [r7, #19]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d15c      	bne.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800626a:	4b2c      	ldr	r3, [pc, #176]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800626c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006270:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006274:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d01f      	beq.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006282:	697a      	ldr	r2, [r7, #20]
 8006284:	429a      	cmp	r2, r3
 8006286:	d019      	beq.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006288:	4b24      	ldr	r3, [pc, #144]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800628a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800628e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006292:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006294:	4b21      	ldr	r3, [pc, #132]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800629a:	4a20      	ldr	r2, [pc, #128]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800629c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80062a4:	4b1d      	ldr	r3, [pc, #116]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062aa:	4a1c      	ldr	r2, [pc, #112]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80062b4:	4a19      	ldr	r2, [pc, #100]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d016      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c6:	f7fb ffc9 	bl	800225c <HAL_GetTick>
 80062ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062cc:	e00b      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062ce:	f7fb ffc5 	bl	800225c <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062dc:	4293      	cmp	r3, r2
 80062de:	d902      	bls.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80062e0:	2303      	movs	r3, #3
 80062e2:	74fb      	strb	r3, [r7, #19]
            break;
 80062e4:	e006      	b.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062e6:	4b0d      	ldr	r3, [pc, #52]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ec:	f003 0302 	and.w	r3, r3, #2
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d0ec      	beq.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80062f4:	7cfb      	ldrb	r3, [r7, #19]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10c      	bne.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062fa:	4b08      	ldr	r3, [pc, #32]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006300:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800630a:	4904      	ldr	r1, [pc, #16]	@ (800631c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800630c:	4313      	orrs	r3, r2
 800630e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006312:	e009      	b.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006314:	7cfb      	ldrb	r3, [r7, #19]
 8006316:	74bb      	strb	r3, [r7, #18]
 8006318:	e006      	b.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800631a:	bf00      	nop
 800631c:	40021000 	.word	0x40021000
 8006320:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006324:	7cfb      	ldrb	r3, [r7, #19]
 8006326:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006328:	7c7b      	ldrb	r3, [r7, #17]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d105      	bne.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800632e:	4ba6      	ldr	r3, [pc, #664]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006332:	4aa5      	ldr	r2, [pc, #660]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006334:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006338:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f003 0301 	and.w	r3, r3, #1
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00a      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006346:	4ba0      	ldr	r3, [pc, #640]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800634c:	f023 0203 	bic.w	r2, r3, #3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006354:	499c      	ldr	r1, [pc, #624]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006356:	4313      	orrs	r3, r2
 8006358:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d00a      	beq.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006368:	4b97      	ldr	r3, [pc, #604]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800636a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800636e:	f023 020c 	bic.w	r2, r3, #12
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006376:	4994      	ldr	r1, [pc, #592]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006378:	4313      	orrs	r3, r2
 800637a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f003 0304 	and.w	r3, r3, #4
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00a      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800638a:	4b8f      	ldr	r3, [pc, #572]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800638c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006390:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006398:	498b      	ldr	r1, [pc, #556]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800639a:	4313      	orrs	r3, r2
 800639c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0308 	and.w	r3, r3, #8
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d00a      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80063ac:	4b86      	ldr	r3, [pc, #536]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ba:	4983      	ldr	r1, [pc, #524]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063bc:	4313      	orrs	r3, r2
 80063be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0310 	and.w	r3, r3, #16
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00a      	beq.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80063ce:	4b7e      	ldr	r3, [pc, #504]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063dc:	497a      	ldr	r1, [pc, #488]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063de:	4313      	orrs	r3, r2
 80063e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 0320 	and.w	r3, r3, #32
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00a      	beq.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063f0:	4b75      	ldr	r3, [pc, #468]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80063f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063fe:	4972      	ldr	r1, [pc, #456]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006400:	4313      	orrs	r3, r2
 8006402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00a      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006412:	4b6d      	ldr	r3, [pc, #436]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006418:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006420:	4969      	ldr	r1, [pc, #420]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006422:	4313      	orrs	r3, r2
 8006424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006430:	2b00      	cmp	r3, #0
 8006432:	d00a      	beq.n	800644a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006434:	4b64      	ldr	r3, [pc, #400]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800643a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006442:	4961      	ldr	r1, [pc, #388]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006444:	4313      	orrs	r3, r2
 8006446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00a      	beq.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006456:	4b5c      	ldr	r3, [pc, #368]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800645c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006464:	4958      	ldr	r1, [pc, #352]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006466:	4313      	orrs	r3, r2
 8006468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006474:	2b00      	cmp	r3, #0
 8006476:	d00a      	beq.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006478:	4b53      	ldr	r3, [pc, #332]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800647a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800647e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006486:	4950      	ldr	r1, [pc, #320]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006488:	4313      	orrs	r3, r2
 800648a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00a      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800649a:	4b4b      	ldr	r3, [pc, #300]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800649c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064a8:	4947      	ldr	r1, [pc, #284]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064aa:	4313      	orrs	r3, r2
 80064ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d00a      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80064bc:	4b42      	ldr	r3, [pc, #264]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064c2:	f023 0203 	bic.w	r2, r3, #3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ca:	493f      	ldr	r1, [pc, #252]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d028      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064de:	4b3a      	ldr	r3, [pc, #232]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ec:	4936      	ldr	r1, [pc, #216]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80064ee:	4313      	orrs	r3, r2
 80064f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064fc:	d106      	bne.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064fe:	4b32      	ldr	r3, [pc, #200]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	4a31      	ldr	r2, [pc, #196]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006508:	60d3      	str	r3, [r2, #12]
 800650a:	e011      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006510:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006514:	d10c      	bne.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	3304      	adds	r3, #4
 800651a:	2101      	movs	r1, #1
 800651c:	4618      	mov	r0, r3
 800651e:	f000 fe91 	bl	8007244 <RCCEx_PLLSAI1_Config>
 8006522:	4603      	mov	r3, r0
 8006524:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006526:	7cfb      	ldrb	r3, [r7, #19]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d001      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800652c:	7cfb      	ldrb	r3, [r7, #19]
 800652e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006538:	2b00      	cmp	r3, #0
 800653a:	d028      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800653c:	4b22      	ldr	r3, [pc, #136]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800653e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006542:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800654a:	491f      	ldr	r1, [pc, #124]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800654c:	4313      	orrs	r3, r2
 800654e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006556:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800655a:	d106      	bne.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800655c:	4b1a      	ldr	r3, [pc, #104]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	4a19      	ldr	r2, [pc, #100]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8006562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006566:	60d3      	str	r3, [r2, #12]
 8006568:	e011      	b.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800656e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006572:	d10c      	bne.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	3304      	adds	r3, #4
 8006578:	2101      	movs	r1, #1
 800657a:	4618      	mov	r0, r3
 800657c:	f000 fe62 	bl	8007244 <RCCEx_PLLSAI1_Config>
 8006580:	4603      	mov	r3, r0
 8006582:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006584:	7cfb      	ldrb	r3, [r7, #19]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d001      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800658a:	7cfb      	ldrb	r3, [r7, #19]
 800658c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d02a      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800659a:	4b0b      	ldr	r3, [pc, #44]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800659c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065a0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065a8:	4907      	ldr	r1, [pc, #28]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80065aa:	4313      	orrs	r3, r2
 80065ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065b8:	d108      	bne.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065ba:	4b03      	ldr	r3, [pc, #12]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	4a02      	ldr	r2, [pc, #8]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80065c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065c4:	60d3      	str	r3, [r2, #12]
 80065c6:	e013      	b.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80065c8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80065d4:	d10c      	bne.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	3304      	adds	r3, #4
 80065da:	2101      	movs	r1, #1
 80065dc:	4618      	mov	r0, r3
 80065de:	f000 fe31 	bl	8007244 <RCCEx_PLLSAI1_Config>
 80065e2:	4603      	mov	r3, r0
 80065e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80065e6:	7cfb      	ldrb	r3, [r7, #19]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d001      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80065ec:	7cfb      	ldrb	r3, [r7, #19]
 80065ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d02f      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80065fc:	4b2c      	ldr	r3, [pc, #176]	@ (80066b0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80065fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006602:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800660a:	4929      	ldr	r1, [pc, #164]	@ (80066b0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800660c:	4313      	orrs	r3, r2
 800660e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006616:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800661a:	d10d      	bne.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	3304      	adds	r3, #4
 8006620:	2102      	movs	r1, #2
 8006622:	4618      	mov	r0, r3
 8006624:	f000 fe0e 	bl	8007244 <RCCEx_PLLSAI1_Config>
 8006628:	4603      	mov	r3, r0
 800662a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800662c:	7cfb      	ldrb	r3, [r7, #19]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d014      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8006632:	7cfb      	ldrb	r3, [r7, #19]
 8006634:	74bb      	strb	r3, [r7, #18]
 8006636:	e011      	b.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800663c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006640:	d10c      	bne.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	3320      	adds	r3, #32
 8006646:	2102      	movs	r1, #2
 8006648:	4618      	mov	r0, r3
 800664a:	f000 feed 	bl	8007428 <RCCEx_PLLSAI2_Config>
 800664e:	4603      	mov	r3, r0
 8006650:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006652:	7cfb      	ldrb	r3, [r7, #19]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d001      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8006658:	7cfb      	ldrb	r3, [r7, #19]
 800665a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00b      	beq.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006668:	4b11      	ldr	r3, [pc, #68]	@ (80066b0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800666a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800666e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006678:	490d      	ldr	r1, [pc, #52]	@ (80066b0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800667a:	4313      	orrs	r3, r2
 800667c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00b      	beq.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800668c:	4b08      	ldr	r3, [pc, #32]	@ (80066b0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800668e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006692:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800669c:	4904      	ldr	r1, [pc, #16]	@ (80066b0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800669e:	4313      	orrs	r3, r2
 80066a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80066a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3718      	adds	r7, #24
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	40021000 	.word	0x40021000

080066b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b088      	sub	sp, #32
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80066bc:	2300      	movs	r3, #0
 80066be:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066c6:	d13e      	bne.n	8006746 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80066c8:	4bb4      	ldr	r3, [pc, #720]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80066ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066d2:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066da:	d028      	beq.n	800672e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066e2:	f200 858c 	bhi.w	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066ec:	d005      	beq.n	80066fa <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066f4:	d00e      	beq.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80066f6:	f000 bd82 	b.w	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80066fa:	4ba8      	ldr	r3, [pc, #672]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80066fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006700:	f003 0302 	and.w	r3, r3, #2
 8006704:	2b02      	cmp	r3, #2
 8006706:	f040 857c 	bne.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
        frequency = LSE_VALUE;
 800670a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800670e:	61fb      	str	r3, [r7, #28]
      break;
 8006710:	f000 bd77 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006714:	4ba1      	ldr	r3, [pc, #644]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006716:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800671a:	f003 0302 	and.w	r3, r3, #2
 800671e:	2b02      	cmp	r3, #2
 8006720:	f040 8571 	bne.w	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
          frequency = LSI_VALUE;
 8006724:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006728:	61fb      	str	r3, [r7, #28]
      break;
 800672a:	f000 bd6c 	b.w	8007206 <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800672e:	4b9b      	ldr	r3, [pc, #620]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006736:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800673a:	f040 8566 	bne.w	800720a <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
        frequency = HSE_VALUE / 32U;
 800673e:	4b98      	ldr	r3, [pc, #608]	@ (80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8006740:	61fb      	str	r3, [r7, #28]
      break;
 8006742:	f000 bd62 	b.w	800720a <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006746:	4b95      	ldr	r3, [pc, #596]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	f003 0303 	and.w	r3, r3, #3
 800674e:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	2b03      	cmp	r3, #3
 8006754:	d036      	beq.n	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	2b03      	cmp	r3, #3
 800675a:	d840      	bhi.n	80067de <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	2b01      	cmp	r3, #1
 8006760:	d003      	beq.n	800676a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	2b02      	cmp	r3, #2
 8006766:	d020      	beq.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8006768:	e039      	b.n	80067de <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800676a:	4b8c      	ldr	r3, [pc, #560]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 0302 	and.w	r3, r3, #2
 8006772:	2b02      	cmp	r3, #2
 8006774:	d116      	bne.n	80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006776:	4b89      	ldr	r3, [pc, #548]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0308 	and.w	r3, r3, #8
 800677e:	2b00      	cmp	r3, #0
 8006780:	d005      	beq.n	800678e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8006782:	4b86      	ldr	r3, [pc, #536]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	091b      	lsrs	r3, r3, #4
 8006788:	f003 030f 	and.w	r3, r3, #15
 800678c:	e005      	b.n	800679a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800678e:	4b83      	ldr	r3, [pc, #524]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8006790:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006794:	0a1b      	lsrs	r3, r3, #8
 8006796:	f003 030f 	and.w	r3, r3, #15
 800679a:	4a82      	ldr	r2, [pc, #520]	@ (80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800679c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067a0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80067a2:	e01f      	b.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80067a4:	2300      	movs	r3, #0
 80067a6:	61bb      	str	r3, [r7, #24]
      break;
 80067a8:	e01c      	b.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067aa:	4b7c      	ldr	r3, [pc, #496]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067b6:	d102      	bne.n	80067be <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80067b8:	4b7b      	ldr	r3, [pc, #492]	@ (80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80067ba:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80067bc:	e012      	b.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80067be:	2300      	movs	r3, #0
 80067c0:	61bb      	str	r3, [r7, #24]
      break;
 80067c2:	e00f      	b.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80067c4:	4b75      	ldr	r3, [pc, #468]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067d0:	d102      	bne.n	80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80067d2:	4b76      	ldr	r3, [pc, #472]	@ (80069ac <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80067d4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80067d6:	e005      	b.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80067d8:	2300      	movs	r3, #0
 80067da:	61bb      	str	r3, [r7, #24]
      break;
 80067dc:	e002      	b.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80067de:	2300      	movs	r3, #0
 80067e0:	61bb      	str	r3, [r7, #24]
      break;
 80067e2:	bf00      	nop
    }

    switch(PeriphClk)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067ea:	f000 842a 	beq.w	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067f4:	f200 850b 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80067fe:	f000 80df 	beq.w	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006808:	f200 8501 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006812:	f000 80d5 	beq.w	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800681c:	f200 84f7 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006826:	f000 8377 	beq.w	8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006830:	f200 84ed 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800683a:	f000 84c3 	beq.w	80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006844:	f200 84e3 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800684e:	f000 82e6 	beq.w	8006e1e <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006858:	f200 84d9 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006862:	f000 80ad 	beq.w	80069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800686c:	f200 84cf 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006876:	f000 809b 	beq.w	80069b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006880:	f200 84c5 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800688a:	d07f      	beq.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006892:	f200 84bc 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800689c:	f000 8448 	beq.w	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068a6:	f200 84b2 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068b0:	f000 83f0 	beq.w	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068ba:	f200 84a8 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068c4:	f000 8391 	beq.w	8006fea <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068ce:	f200 849e 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2b80      	cmp	r3, #128	@ 0x80
 80068d6:	f000 835c 	beq.w	8006f92 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2b80      	cmp	r3, #128	@ 0x80
 80068de:	f200 8496 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2b20      	cmp	r3, #32
 80068e6:	d84b      	bhi.n	8006980 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f000 848f 	beq.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3b01      	subs	r3, #1
 80068f4:	2b1f      	cmp	r3, #31
 80068f6:	f200 848a 	bhi.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80068fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006900 <HAL_RCCEx_GetPeriphCLKFreq+0x24c>)
 80068fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006900:	08006b17 	.word	0x08006b17
 8006904:	08006b87 	.word	0x08006b87
 8006908:	0800720f 	.word	0x0800720f
 800690c:	08006c1b 	.word	0x08006c1b
 8006910:	0800720f 	.word	0x0800720f
 8006914:	0800720f 	.word	0x0800720f
 8006918:	0800720f 	.word	0x0800720f
 800691c:	08006ca3 	.word	0x08006ca3
 8006920:	0800720f 	.word	0x0800720f
 8006924:	0800720f 	.word	0x0800720f
 8006928:	0800720f 	.word	0x0800720f
 800692c:	0800720f 	.word	0x0800720f
 8006930:	0800720f 	.word	0x0800720f
 8006934:	0800720f 	.word	0x0800720f
 8006938:	0800720f 	.word	0x0800720f
 800693c:	08006d1b 	.word	0x08006d1b
 8006940:	0800720f 	.word	0x0800720f
 8006944:	0800720f 	.word	0x0800720f
 8006948:	0800720f 	.word	0x0800720f
 800694c:	0800720f 	.word	0x0800720f
 8006950:	0800720f 	.word	0x0800720f
 8006954:	0800720f 	.word	0x0800720f
 8006958:	0800720f 	.word	0x0800720f
 800695c:	0800720f 	.word	0x0800720f
 8006960:	0800720f 	.word	0x0800720f
 8006964:	0800720f 	.word	0x0800720f
 8006968:	0800720f 	.word	0x0800720f
 800696c:	0800720f 	.word	0x0800720f
 8006970:	0800720f 	.word	0x0800720f
 8006974:	0800720f 	.word	0x0800720f
 8006978:	0800720f 	.word	0x0800720f
 800697c:	08006d9d 	.word	0x08006d9d
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2b40      	cmp	r3, #64	@ 0x40
 8006984:	f000 82d9 	beq.w	8006f3a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8006988:	f000 bc41 	b.w	800720e <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800698c:	69b9      	ldr	r1, [r7, #24]
 800698e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006992:	f000 fe25 	bl	80075e0 <RCCEx_GetSAIxPeriphCLKFreq>
 8006996:	61f8      	str	r0, [r7, #28]
      break;
 8006998:	f000 bc3a 	b.w	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 800699c:	40021000 	.word	0x40021000
 80069a0:	0003d090 	.word	0x0003d090
 80069a4:	0800e6a0 	.word	0x0800e6a0
 80069a8:	00f42400 	.word	0x00f42400
 80069ac:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80069b0:	69b9      	ldr	r1, [r7, #24]
 80069b2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80069b6:	f000 fe13 	bl	80075e0 <RCCEx_GetSAIxPeriphCLKFreq>
 80069ba:	61f8      	str	r0, [r7, #28]
      break;
 80069bc:	f000 bc28 	b.w	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80069c0:	4ba6      	ldr	r3, [pc, #664]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 80069c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069c6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80069ca:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80069d2:	d015      	beq.n	8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80069da:	f200 8092 	bhi.w	8006b02 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069e4:	d029      	beq.n	8006a3a <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80069ec:	f200 8089 	bhi.w	8006b02 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d07b      	beq.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x43a>
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069fc:	d04a      	beq.n	8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          break;
 80069fe:	e080      	b.n	8006b02 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006a00:	4b96      	ldr	r3, [pc, #600]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0302 	and.w	r3, r3, #2
 8006a08:	2b02      	cmp	r3, #2
 8006a0a:	d17c      	bne.n	8006b06 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006a0c:	4b93      	ldr	r3, [pc, #588]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0308 	and.w	r3, r3, #8
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d005      	beq.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8006a18:	4b90      	ldr	r3, [pc, #576]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	091b      	lsrs	r3, r3, #4
 8006a1e:	f003 030f 	and.w	r3, r3, #15
 8006a22:	e005      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8006a24:	4b8d      	ldr	r3, [pc, #564]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a2a:	0a1b      	lsrs	r3, r3, #8
 8006a2c:	f003 030f 	and.w	r3, r3, #15
 8006a30:	4a8b      	ldr	r2, [pc, #556]	@ (8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8006a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a36:	61fb      	str	r3, [r7, #28]
          break;
 8006a38:	e065      	b.n	8006b06 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006a3a:	4b88      	ldr	r3, [pc, #544]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a46:	d160      	bne.n	8006b0a <HAL_RCCEx_GetPeriphCLKFreq+0x456>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006a48:	4b84      	ldr	r3, [pc, #528]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a54:	d159      	bne.n	8006b0a <HAL_RCCEx_GetPeriphCLKFreq+0x456>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006a56:	4b81      	ldr	r3, [pc, #516]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	0a1b      	lsrs	r3, r3, #8
 8006a5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a60:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	68fa      	ldr	r2, [r7, #12]
 8006a66:	fb03 f202 	mul.w	r2, r3, r2
 8006a6a:	4b7c      	ldr	r3, [pc, #496]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	091b      	lsrs	r3, r3, #4
 8006a70:	f003 0307 	and.w	r3, r3, #7
 8006a74:	3301      	adds	r3, #1
 8006a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a7a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006a7c:	4b77      	ldr	r3, [pc, #476]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	0d5b      	lsrs	r3, r3, #21
 8006a82:	f003 0303 	and.w	r3, r3, #3
 8006a86:	3301      	adds	r3, #1
 8006a88:	005b      	lsls	r3, r3, #1
 8006a8a:	69ba      	ldr	r2, [r7, #24]
 8006a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a90:	61fb      	str	r3, [r7, #28]
          break;
 8006a92:	e03a      	b.n	8006b0a <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8006a94:	4b71      	ldr	r3, [pc, #452]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006aa0:	d135      	bne.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006aa2:	4b6e      	ldr	r3, [pc, #440]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006aaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006aae:	d12e      	bne.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	0a1b      	lsrs	r3, r3, #8
 8006ab6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006aba:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	fb03 f202 	mul.w	r2, r3, r2
 8006ac4:	4b65      	ldr	r3, [pc, #404]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	091b      	lsrs	r3, r3, #4
 8006aca:	f003 0307 	and.w	r3, r3, #7
 8006ace:	3301      	adds	r3, #1
 8006ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ad4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8006ad6:	4b61      	ldr	r3, [pc, #388]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006ad8:	691b      	ldr	r3, [r3, #16]
 8006ada:	0d5b      	lsrs	r3, r3, #21
 8006adc:	f003 0303 	and.w	r3, r3, #3
 8006ae0:	3301      	adds	r3, #1
 8006ae2:	005b      	lsls	r3, r3, #1
 8006ae4:	69ba      	ldr	r2, [r7, #24]
 8006ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aea:	61fb      	str	r3, [r7, #28]
          break;
 8006aec:	e00f      	b.n	8006b0e <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8006aee:	4b5b      	ldr	r3, [pc, #364]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006af0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006af4:	f003 0302 	and.w	r3, r3, #2
 8006af8:	2b02      	cmp	r3, #2
 8006afa:	d10a      	bne.n	8006b12 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
            frequency = HSI48_VALUE;
 8006afc:	4b59      	ldr	r3, [pc, #356]	@ (8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8006afe:	61fb      	str	r3, [r7, #28]
          break;
 8006b00:	e007      	b.n	8006b12 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
          break;
 8006b02:	bf00      	nop
 8006b04:	e384      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b06:	bf00      	nop
 8006b08:	e382      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b0a:	bf00      	nop
 8006b0c:	e380      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b0e:	bf00      	nop
 8006b10:	e37e      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b12:	bf00      	nop
        break;
 8006b14:	e37c      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006b16:	4b51      	ldr	r3, [pc, #324]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b1c:	f003 0303 	and.w	r3, r3, #3
 8006b20:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	2b03      	cmp	r3, #3
 8006b26:	d828      	bhi.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8006b28:	a201      	add	r2, pc, #4	@ (adr r2, 8006b30 <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 8006b2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b2e:	bf00      	nop
 8006b30:	08006b41 	.word	0x08006b41
 8006b34:	08006b49 	.word	0x08006b49
 8006b38:	08006b51 	.word	0x08006b51
 8006b3c:	08006b65 	.word	0x08006b65
          frequency = HAL_RCC_GetPCLK2Freq();
 8006b40:	f7ff fa46 	bl	8005fd0 <HAL_RCC_GetPCLK2Freq>
 8006b44:	61f8      	str	r0, [r7, #28]
          break;
 8006b46:	e01d      	b.n	8006b84 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          frequency = HAL_RCC_GetSysClockFreq();
 8006b48:	f7ff f994 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006b4c:	61f8      	str	r0, [r7, #28]
          break;
 8006b4e:	e019      	b.n	8006b84 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b50:	4b42      	ldr	r3, [pc, #264]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b5c:	d10f      	bne.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
            frequency = HSI_VALUE;
 8006b5e:	4b42      	ldr	r3, [pc, #264]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8006b60:	61fb      	str	r3, [r7, #28]
          break;
 8006b62:	e00c      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006b64:	4b3d      	ldr	r3, [pc, #244]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b6a:	f003 0302 	and.w	r3, r3, #2
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	d107      	bne.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
            frequency = LSE_VALUE;
 8006b72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b76:	61fb      	str	r3, [r7, #28]
          break;
 8006b78:	e003      	b.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
          break;
 8006b7a:	bf00      	nop
 8006b7c:	e348      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b7e:	bf00      	nop
 8006b80:	e346      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006b82:	bf00      	nop
        break;
 8006b84:	e344      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006b86:	4b35      	ldr	r3, [pc, #212]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b8c:	f003 030c 	and.w	r3, r3, #12
 8006b90:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	2b0c      	cmp	r3, #12
 8006b96:	d83a      	bhi.n	8006c0e <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
 8006b98:	a201      	add	r2, pc, #4	@ (adr r2, 8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8006b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b9e:	bf00      	nop
 8006ba0:	08006bd5 	.word	0x08006bd5
 8006ba4:	08006c0f 	.word	0x08006c0f
 8006ba8:	08006c0f 	.word	0x08006c0f
 8006bac:	08006c0f 	.word	0x08006c0f
 8006bb0:	08006bdd 	.word	0x08006bdd
 8006bb4:	08006c0f 	.word	0x08006c0f
 8006bb8:	08006c0f 	.word	0x08006c0f
 8006bbc:	08006c0f 	.word	0x08006c0f
 8006bc0:	08006be5 	.word	0x08006be5
 8006bc4:	08006c0f 	.word	0x08006c0f
 8006bc8:	08006c0f 	.word	0x08006c0f
 8006bcc:	08006c0f 	.word	0x08006c0f
 8006bd0:	08006bf9 	.word	0x08006bf9
          frequency = HAL_RCC_GetPCLK1Freq();
 8006bd4:	f7ff f9e6 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8006bd8:	61f8      	str	r0, [r7, #28]
          break;
 8006bda:	e01d      	b.n	8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          frequency = HAL_RCC_GetSysClockFreq();
 8006bdc:	f7ff f94a 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006be0:	61f8      	str	r0, [r7, #28]
          break;
 8006be2:	e019      	b.n	8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006be4:	4b1d      	ldr	r3, [pc, #116]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bf0:	d10f      	bne.n	8006c12 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
            frequency = HSI_VALUE;
 8006bf2:	4b1d      	ldr	r3, [pc, #116]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8006bf4:	61fb      	str	r3, [r7, #28]
          break;
 8006bf6:	e00c      	b.n	8006c12 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006bf8:	4b18      	ldr	r3, [pc, #96]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bfe:	f003 0302 	and.w	r3, r3, #2
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	d107      	bne.n	8006c16 <HAL_RCCEx_GetPeriphCLKFreq+0x562>
            frequency = LSE_VALUE;
 8006c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c0a:	61fb      	str	r3, [r7, #28]
          break;
 8006c0c:	e003      	b.n	8006c16 <HAL_RCCEx_GetPeriphCLKFreq+0x562>
          break;
 8006c0e:	bf00      	nop
 8006c10:	e2fe      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006c12:	bf00      	nop
 8006c14:	e2fc      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006c16:	bf00      	nop
        break;
 8006c18:	e2fa      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006c1a:	4b10      	ldr	r3, [pc, #64]	@ (8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8006c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c20:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c24:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	2b30      	cmp	r3, #48	@ 0x30
 8006c2a:	d029      	beq.n	8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	2b30      	cmp	r3, #48	@ 0x30
 8006c30:	d831      	bhi.n	8006c96 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	2b20      	cmp	r3, #32
 8006c36:	d019      	beq.n	8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	2b20      	cmp	r3, #32
 8006c3c:	d82b      	bhi.n	8006c96 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d003      	beq.n	8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	2b10      	cmp	r3, #16
 8006c48:	d004      	beq.n	8006c54 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          break;
 8006c4a:	e024      	b.n	8006c96 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006c4c:	f7ff f9aa 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8006c50:	61f8      	str	r0, [r7, #28]
          break;
 8006c52:	e025      	b.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8006c54:	f7ff f90e 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006c58:	61f8      	str	r0, [r7, #28]
          break;
 8006c5a:	e021      	b.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8006c5c:	40021000 	.word	0x40021000
 8006c60:	0800e6a0 	.word	0x0800e6a0
 8006c64:	02dc6c00 	.word	0x02dc6c00
 8006c68:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c6c:	4b8f      	ldr	r3, [pc, #572]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c78:	d10f      	bne.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
            frequency = HSI_VALUE;
 8006c7a:	4b8d      	ldr	r3, [pc, #564]	@ (8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8006c7c:	61fb      	str	r3, [r7, #28]
          break;
 8006c7e:	e00c      	b.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006c80:	4b8a      	ldr	r3, [pc, #552]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c86:	f003 0302 	and.w	r3, r3, #2
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d107      	bne.n	8006c9e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
            frequency = LSE_VALUE;
 8006c8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c92:	61fb      	str	r3, [r7, #28]
          break;
 8006c94:	e003      	b.n	8006c9e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
          break;
 8006c96:	bf00      	nop
 8006c98:	e2ba      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006c9a:	bf00      	nop
 8006c9c:	e2b8      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006c9e:	bf00      	nop
        break;
 8006ca0:	e2b6      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006ca2:	4b82      	ldr	r3, [pc, #520]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ca8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006cac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cb2:	d021      	beq.n	8006cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cb8:	d829      	bhi.n	8006d0e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	2b80      	cmp	r3, #128	@ 0x80
 8006cbe:	d011      	beq.n	8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	2b80      	cmp	r3, #128	@ 0x80
 8006cc4:	d823      	bhi.n	8006d0e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d003      	beq.n	8006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	2b40      	cmp	r3, #64	@ 0x40
 8006cd0:	d004      	beq.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x628>
          break;
 8006cd2:	e01c      	b.n	8006d0e <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006cd4:	f7ff f966 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8006cd8:	61f8      	str	r0, [r7, #28]
          break;
 8006cda:	e01d      	b.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HAL_RCC_GetSysClockFreq();
 8006cdc:	f7ff f8ca 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006ce0:	61f8      	str	r0, [r7, #28]
          break;
 8006ce2:	e019      	b.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006ce4:	4b71      	ldr	r3, [pc, #452]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cf0:	d10f      	bne.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
            frequency = HSI_VALUE;
 8006cf2:	4b6f      	ldr	r3, [pc, #444]	@ (8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8006cf4:	61fb      	str	r3, [r7, #28]
          break;
 8006cf6:	e00c      	b.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006cf8:	4b6c      	ldr	r3, [pc, #432]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cfe:	f003 0302 	and.w	r3, r3, #2
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d107      	bne.n	8006d16 <HAL_RCCEx_GetPeriphCLKFreq+0x662>
            frequency = LSE_VALUE;
 8006d06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d0a:	61fb      	str	r3, [r7, #28]
          break;
 8006d0c:	e003      	b.n	8006d16 <HAL_RCCEx_GetPeriphCLKFreq+0x662>
          break;
 8006d0e:	bf00      	nop
 8006d10:	e27e      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006d12:	bf00      	nop
 8006d14:	e27c      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006d16:	bf00      	nop
        break;
 8006d18:	e27a      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006d1a:	4b64      	ldr	r3, [pc, #400]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d24:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d2c:	d025      	beq.n	8006d7a <HAL_RCCEx_GetPeriphCLKFreq+0x6c6>
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d34:	d82c      	bhi.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d3c:	d013      	beq.n	8006d66 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d44:	d824      	bhi.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d004      	beq.n	8006d56 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d52:	d004      	beq.n	8006d5e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
          break;
 8006d54:	e01c      	b.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d56:	f7ff f925 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8006d5a:	61f8      	str	r0, [r7, #28]
          break;
 8006d5c:	e01d      	b.n	8006d9a <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          frequency = HAL_RCC_GetSysClockFreq();
 8006d5e:	f7ff f889 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006d62:	61f8      	str	r0, [r7, #28]
          break;
 8006d64:	e019      	b.n	8006d9a <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006d66:	4b51      	ldr	r3, [pc, #324]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d72:	d10f      	bne.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
            frequency = HSI_VALUE;
 8006d74:	4b4e      	ldr	r3, [pc, #312]	@ (8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8006d76:	61fb      	str	r3, [r7, #28]
          break;
 8006d78:	e00c      	b.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006d7a:	4b4c      	ldr	r3, [pc, #304]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d80:	f003 0302 	and.w	r3, r3, #2
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d107      	bne.n	8006d98 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
            frequency = LSE_VALUE;
 8006d88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d8c:	61fb      	str	r3, [r7, #28]
          break;
 8006d8e:	e003      	b.n	8006d98 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          break;
 8006d90:	bf00      	nop
 8006d92:	e23d      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006d94:	bf00      	nop
 8006d96:	e23b      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006d98:	bf00      	nop
        break;
 8006d9a:	e239      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006d9c:	4b43      	ldr	r3, [pc, #268]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006da2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006da6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dae:	d025      	beq.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006db6:	d82c      	bhi.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dbe:	d013      	beq.n	8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dc6:	d824      	bhi.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d004      	beq.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dd4:	d004      	beq.n	8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
 8006dd6:	e01c      	b.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006dd8:	f7ff f8e4 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8006ddc:	61f8      	str	r0, [r7, #28]
          break;
 8006dde:	e01d      	b.n	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          frequency = HAL_RCC_GetSysClockFreq();
 8006de0:	f7ff f848 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006de4:	61f8      	str	r0, [r7, #28]
          break;
 8006de6:	e019      	b.n	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006de8:	4b30      	ldr	r3, [pc, #192]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006df0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006df4:	d10f      	bne.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
            frequency = HSI_VALUE;
 8006df6:	4b2e      	ldr	r3, [pc, #184]	@ (8006eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8006df8:	61fb      	str	r3, [r7, #28]
          break;
 8006dfa:	e00c      	b.n	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006dfc:	4b2b      	ldr	r3, [pc, #172]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	2b02      	cmp	r3, #2
 8006e08:	d107      	bne.n	8006e1a <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            frequency = LSE_VALUE;
 8006e0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e0e:	61fb      	str	r3, [r7, #28]
          break;
 8006e10:	e003      	b.n	8006e1a <HAL_RCCEx_GetPeriphCLKFreq+0x766>
          break;
 8006e12:	bf00      	nop
 8006e14:	e1fc      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006e16:	bf00      	nop
 8006e18:	e1fa      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006e1a:	bf00      	nop
        break;
 8006e1c:	e1f8      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006e1e:	4b23      	ldr	r3, [pc, #140]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e24:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006e28:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e30:	d00c      	beq.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0x798>
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e38:	d868      	bhi.n	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e40:	d008      	beq.n	8006e54 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e48:	d034      	beq.n	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x800>
          break;
 8006e4a:	e05f      	b.n	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          frequency = HAL_RCC_GetSysClockFreq();
 8006e4c:	f7ff f812 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006e50:	61f8      	str	r0, [r7, #28]
          break;
 8006e52:	e060      	b.n	8006f16 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8006e54:	4b15      	ldr	r3, [pc, #84]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e60:	d156      	bne.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8006e62:	4b12      	ldr	r3, [pc, #72]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d050      	beq.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	0a1b      	lsrs	r3, r3, #8
 8006e74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e78:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	68fa      	ldr	r2, [r7, #12]
 8006e7e:	fb03 f202 	mul.w	r2, r3, r2
 8006e82:	4b0a      	ldr	r3, [pc, #40]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	091b      	lsrs	r3, r3, #4
 8006e88:	f003 0307 	and.w	r3, r3, #7
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e92:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8006e94:	4b05      	ldr	r3, [pc, #20]	@ (8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	0e5b      	lsrs	r3, r3, #25
 8006e9a:	f003 0303 	and.w	r3, r3, #3
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	005b      	lsls	r3, r3, #1
 8006ea2:	69ba      	ldr	r2, [r7, #24]
 8006ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea8:	61fb      	str	r3, [r7, #28]
          break;
 8006eaa:	e031      	b.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8006eac:	40021000 	.word	0x40021000
 8006eb0:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8006eb4:	4b9c      	ldr	r3, [pc, #624]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ebc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ec0:	d128      	bne.n	8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
 8006ec2:	4b99      	ldr	r3, [pc, #612]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006ec4:	695b      	ldr	r3, [r3, #20]
 8006ec6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d022      	beq.n	8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006ece:	4b96      	ldr	r3, [pc, #600]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006ed0:	695b      	ldr	r3, [r3, #20]
 8006ed2:	0a1b      	lsrs	r3, r3, #8
 8006ed4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ed8:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	fb03 f202 	mul.w	r2, r3, r2
 8006ee2:	4b91      	ldr	r3, [pc, #580]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	091b      	lsrs	r3, r3, #4
 8006ee8:	f003 0307 	and.w	r3, r3, #7
 8006eec:	3301      	adds	r3, #1
 8006eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ef2:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8006ef4:	4b8c      	ldr	r3, [pc, #560]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006ef6:	695b      	ldr	r3, [r3, #20]
 8006ef8:	0e5b      	lsrs	r3, r3, #25
 8006efa:	f003 0303 	and.w	r3, r3, #3
 8006efe:	3301      	adds	r3, #1
 8006f00:	005b      	lsls	r3, r3, #1
 8006f02:	69ba      	ldr	r2, [r7, #24]
 8006f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f08:	61fb      	str	r3, [r7, #28]
          break;
 8006f0a:	e003      	b.n	8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
          break;
 8006f0c:	bf00      	nop
 8006f0e:	e17f      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006f10:	bf00      	nop
 8006f12:	e17d      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006f14:	bf00      	nop
        break;
 8006f16:	e17b      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006f18:	4b83      	ldr	r3, [pc, #524]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f22:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d103      	bne.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006f2a:	f7ff f851 	bl	8005fd0 <HAL_RCC_GetPCLK2Freq>
 8006f2e:	61f8      	str	r0, [r7, #28]
        break;
 8006f30:	e16e      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          frequency = HAL_RCC_GetSysClockFreq();
 8006f32:	f7fe ff9f 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006f36:	61f8      	str	r0, [r7, #28]
        break;
 8006f38:	e16a      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006f3a:	4b7b      	ldr	r3, [pc, #492]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f40:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006f44:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f4c:	d013      	beq.n	8006f76 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f54:	d819      	bhi.n	8006f8a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d004      	beq.n	8006f66 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f62:	d004      	beq.n	8006f6e <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8006f64:	e011      	b.n	8006f8a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006f66:	f7ff f81d 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8006f6a:	61f8      	str	r0, [r7, #28]
          break;
 8006f6c:	e010      	b.n	8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8006f6e:	f7fe ff81 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006f72:	61f8      	str	r0, [r7, #28]
          break;
 8006f74:	e00c      	b.n	8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006f76:	4b6c      	ldr	r3, [pc, #432]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f82:	d104      	bne.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
            frequency = HSI_VALUE;
 8006f84:	4b69      	ldr	r3, [pc, #420]	@ (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8006f86:	61fb      	str	r3, [r7, #28]
          break;
 8006f88:	e001      	b.n	8006f8e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          break;
 8006f8a:	bf00      	nop
 8006f8c:	e140      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006f8e:	bf00      	nop
        break;
 8006f90:	e13e      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006f92:	4b65      	ldr	r3, [pc, #404]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f98:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006f9c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fa4:	d013      	beq.n	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0x91a>
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fac:	d819      	bhi.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d004      	beq.n	8006fbe <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006fba:	d004      	beq.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x912>
          break;
 8006fbc:	e011      	b.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006fbe:	f7fe fff1 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8006fc2:	61f8      	str	r0, [r7, #28]
          break;
 8006fc4:	e010      	b.n	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          frequency = HAL_RCC_GetSysClockFreq();
 8006fc6:	f7fe ff55 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8006fca:	61f8      	str	r0, [r7, #28]
          break;
 8006fcc:	e00c      	b.n	8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006fce:	4b56      	ldr	r3, [pc, #344]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006fda:	d104      	bne.n	8006fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
            frequency = HSI_VALUE;
 8006fdc:	4b53      	ldr	r3, [pc, #332]	@ (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8006fde:	61fb      	str	r3, [r7, #28]
          break;
 8006fe0:	e001      	b.n	8006fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
          break;
 8006fe2:	bf00      	nop
 8006fe4:	e114      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8006fe6:	bf00      	nop
        break;
 8006fe8:	e112      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006fea:	4b4f      	ldr	r3, [pc, #316]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8006fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006ff4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ffc:	d013      	beq.n	8007026 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007004:	d819      	bhi.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d004      	beq.n	8007016 <HAL_RCCEx_GetPeriphCLKFreq+0x962>
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007012:	d004      	beq.n	800701e <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          break;
 8007014:	e011      	b.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007016:	f7fe ffc5 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 800701a:	61f8      	str	r0, [r7, #28]
          break;
 800701c:	e010      	b.n	8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = HAL_RCC_GetSysClockFreq();
 800701e:	f7fe ff29 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8007022:	61f8      	str	r0, [r7, #28]
          break;
 8007024:	e00c      	b.n	8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007026:	4b40      	ldr	r3, [pc, #256]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800702e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007032:	d104      	bne.n	800703e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
            frequency = HSI_VALUE;
 8007034:	4b3d      	ldr	r3, [pc, #244]	@ (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8007036:	61fb      	str	r3, [r7, #28]
          break;
 8007038:	e001      	b.n	800703e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
 800703a:	bf00      	nop
 800703c:	e0e8      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800703e:	bf00      	nop
        break;
 8007040:	e0e6      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8007042:	4b39      	ldr	r3, [pc, #228]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8007044:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007048:	f003 0303 	and.w	r3, r3, #3
 800704c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	2b02      	cmp	r3, #2
 8007052:	d011      	beq.n	8007078 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	2b02      	cmp	r3, #2
 8007058:	d818      	bhi.n	800708c <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d003      	beq.n	8007068 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	2b01      	cmp	r3, #1
 8007064:	d004      	beq.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          break;
 8007066:	e011      	b.n	800708c <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007068:	f7fe ff9c 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 800706c:	61f8      	str	r0, [r7, #28]
          break;
 800706e:	e010      	b.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          frequency = HAL_RCC_GetSysClockFreq();
 8007070:	f7fe ff00 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8007074:	61f8      	str	r0, [r7, #28]
          break;
 8007076:	e00c      	b.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007078:	4b2b      	ldr	r3, [pc, #172]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007080:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007084:	d104      	bne.n	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = HSI_VALUE;
 8007086:	4b29      	ldr	r3, [pc, #164]	@ (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8007088:	61fb      	str	r3, [r7, #28]
          break;
 800708a:	e001      	b.n	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 800708c:	bf00      	nop
 800708e:	e0bf      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8007090:	bf00      	nop
        break;
 8007092:	e0bd      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007094:	4b24      	ldr	r3, [pc, #144]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8007096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800709a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800709e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80070a6:	d02c      	beq.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80070ae:	d833      	bhi.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80070b6:	d01a      	beq.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80070be:	d82b      	bhi.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d004      	beq.n	80070d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80070cc:	d004      	beq.n	80070d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 80070ce:	e023      	b.n	8007118 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 80070d0:	f7fe ff68 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 80070d4:	61f8      	str	r0, [r7, #28]
          break;
 80070d6:	e026      	b.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80070d8:	4b13      	ldr	r3, [pc, #76]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80070da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070de:	f003 0302 	and.w	r3, r3, #2
 80070e2:	2b02      	cmp	r3, #2
 80070e4:	d11a      	bne.n	800711c <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 80070e6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80070ea:	61fb      	str	r3, [r7, #28]
          break;
 80070ec:	e016      	b.n	800711c <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80070ee:	4b0e      	ldr	r3, [pc, #56]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070fa:	d111      	bne.n	8007120 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 80070fc:	4b0b      	ldr	r3, [pc, #44]	@ (800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 80070fe:	61fb      	str	r3, [r7, #28]
          break;
 8007100:	e00e      	b.n	8007120 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007102:	4b09      	ldr	r3, [pc, #36]	@ (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8007104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007108:	f003 0302 	and.w	r3, r3, #2
 800710c:	2b02      	cmp	r3, #2
 800710e:	d109      	bne.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 8007110:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007114:	61fb      	str	r3, [r7, #28]
          break;
 8007116:	e005      	b.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 8007118:	bf00      	nop
 800711a:	e079      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 800711c:	bf00      	nop
 800711e:	e077      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8007120:	bf00      	nop
 8007122:	e075      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8007124:	bf00      	nop
        break;
 8007126:	e073      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 8007128:	40021000 	.word	0x40021000
 800712c:	00f42400 	.word	0x00f42400
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007130:	4b3a      	ldr	r3, [pc, #232]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8007132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007136:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800713a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007142:	d02c      	beq.n	800719e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800714a:	d833      	bhi.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007152:	d01a      	beq.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0xad6>
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800715a:	d82b      	bhi.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d004      	beq.n	800716c <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007168:	d004      	beq.n	8007174 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800716a:	e023      	b.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = HAL_RCC_GetPCLK1Freq();
 800716c:	f7fe ff1a 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8007170:	61f8      	str	r0, [r7, #28]
          break;
 8007172:	e026      	b.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007174:	4b29      	ldr	r3, [pc, #164]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8007176:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	2b02      	cmp	r3, #2
 8007180:	d11a      	bne.n	80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
              frequency = LSI_VALUE;
 8007182:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007186:	61fb      	str	r3, [r7, #28]
          break;
 8007188:	e016      	b.n	80071b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800718a:	4b24      	ldr	r3, [pc, #144]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007192:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007196:	d111      	bne.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
            frequency = HSI_VALUE;
 8007198:	4b21      	ldr	r3, [pc, #132]	@ (8007220 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 800719a:	61fb      	str	r3, [r7, #28]
          break;
 800719c:	e00e      	b.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800719e:	4b1f      	ldr	r3, [pc, #124]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 80071a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071a4:	f003 0302 	and.w	r3, r3, #2
 80071a8:	2b02      	cmp	r3, #2
 80071aa:	d109      	bne.n	80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = LSE_VALUE;
 80071ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071b0:	61fb      	str	r3, [r7, #28]
          break;
 80071b2:	e005      	b.n	80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 80071b4:	bf00      	nop
 80071b6:	e02b      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80071b8:	bf00      	nop
 80071ba:	e029      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80071bc:	bf00      	nop
 80071be:	e027      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80071c0:	bf00      	nop
        break;
 80071c2:	e025      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80071c4:	4b15      	ldr	r3, [pc, #84]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 80071c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80071ce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d004      	beq.n	80071e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071dc:	d004      	beq.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb34>
          break;
 80071de:	e00d      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          frequency = HAL_RCC_GetPCLK1Freq();
 80071e0:	f7fe fee0 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 80071e4:	61f8      	str	r0, [r7, #28]
          break;
 80071e6:	e009      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80071e8:	4b0c      	ldr	r3, [pc, #48]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071f4:	d101      	bne.n	80071fa <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
            frequency = HSI_VALUE;
 80071f6:	4b0a      	ldr	r3, [pc, #40]	@ (8007220 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 80071f8:	61fb      	str	r3, [r7, #28]
          break;
 80071fa:	bf00      	nop
        break;
 80071fc:	e008      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 80071fe:	bf00      	nop
 8007200:	e006      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8007202:	bf00      	nop
 8007204:	e004      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8007206:	bf00      	nop
 8007208:	e002      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 800720a:	bf00      	nop
 800720c:	e000      	b.n	8007210 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 800720e:	bf00      	nop
    }
  }

  return(frequency);
 8007210:	69fb      	ldr	r3, [r7, #28]
}
 8007212:	4618      	mov	r0, r3
 8007214:	3720      	adds	r7, #32
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	40021000 	.word	0x40021000
 8007220:	00f42400 	.word	0x00f42400

08007224 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007224:	b480      	push	{r7}
 8007226:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007228:	4b05      	ldr	r3, [pc, #20]	@ (8007240 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a04      	ldr	r2, [pc, #16]	@ (8007240 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800722e:	f043 0304 	orr.w	r3, r3, #4
 8007232:	6013      	str	r3, [r2, #0]
}
 8007234:	bf00      	nop
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	40021000 	.word	0x40021000

08007244 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800724e:	2300      	movs	r3, #0
 8007250:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007252:	4b74      	ldr	r3, [pc, #464]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	f003 0303 	and.w	r3, r3, #3
 800725a:	2b00      	cmp	r3, #0
 800725c:	d018      	beq.n	8007290 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800725e:	4b71      	ldr	r3, [pc, #452]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	f003 0203 	and.w	r2, r3, #3
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	429a      	cmp	r2, r3
 800726c:	d10d      	bne.n	800728a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
       ||
 8007272:	2b00      	cmp	r3, #0
 8007274:	d009      	beq.n	800728a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007276:	4b6b      	ldr	r3, [pc, #428]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	091b      	lsrs	r3, r3, #4
 800727c:	f003 0307 	and.w	r3, r3, #7
 8007280:	1c5a      	adds	r2, r3, #1
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	685b      	ldr	r3, [r3, #4]
       ||
 8007286:	429a      	cmp	r2, r3
 8007288:	d047      	beq.n	800731a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	73fb      	strb	r3, [r7, #15]
 800728e:	e044      	b.n	800731a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2b03      	cmp	r3, #3
 8007296:	d018      	beq.n	80072ca <RCCEx_PLLSAI1_Config+0x86>
 8007298:	2b03      	cmp	r3, #3
 800729a:	d825      	bhi.n	80072e8 <RCCEx_PLLSAI1_Config+0xa4>
 800729c:	2b01      	cmp	r3, #1
 800729e:	d002      	beq.n	80072a6 <RCCEx_PLLSAI1_Config+0x62>
 80072a0:	2b02      	cmp	r3, #2
 80072a2:	d009      	beq.n	80072b8 <RCCEx_PLLSAI1_Config+0x74>
 80072a4:	e020      	b.n	80072e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80072a6:	4b5f      	ldr	r3, [pc, #380]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f003 0302 	and.w	r3, r3, #2
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d11d      	bne.n	80072ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072b6:	e01a      	b.n	80072ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80072b8:	4b5a      	ldr	r3, [pc, #360]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d116      	bne.n	80072f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80072c4:	2301      	movs	r3, #1
 80072c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80072c8:	e013      	b.n	80072f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80072ca:	4b56      	ldr	r3, [pc, #344]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d10f      	bne.n	80072f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80072d6:	4b53      	ldr	r3, [pc, #332]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d109      	bne.n	80072f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80072e6:	e006      	b.n	80072f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	73fb      	strb	r3, [r7, #15]
      break;
 80072ec:	e004      	b.n	80072f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80072ee:	bf00      	nop
 80072f0:	e002      	b.n	80072f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80072f2:	bf00      	nop
 80072f4:	e000      	b.n	80072f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80072f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80072f8:	7bfb      	ldrb	r3, [r7, #15]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d10d      	bne.n	800731a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80072fe:	4b49      	ldr	r3, [pc, #292]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6819      	ldr	r1, [r3, #0]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	3b01      	subs	r3, #1
 8007310:	011b      	lsls	r3, r3, #4
 8007312:	430b      	orrs	r3, r1
 8007314:	4943      	ldr	r1, [pc, #268]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007316:	4313      	orrs	r3, r2
 8007318:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800731a:	7bfb      	ldrb	r3, [r7, #15]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d17c      	bne.n	800741a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007320:	4b40      	ldr	r3, [pc, #256]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a3f      	ldr	r2, [pc, #252]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007326:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800732a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800732c:	f7fa ff96 	bl	800225c <HAL_GetTick>
 8007330:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007332:	e009      	b.n	8007348 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007334:	f7fa ff92 	bl	800225c <HAL_GetTick>
 8007338:	4602      	mov	r2, r0
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	2b02      	cmp	r3, #2
 8007340:	d902      	bls.n	8007348 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	73fb      	strb	r3, [r7, #15]
        break;
 8007346:	e005      	b.n	8007354 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007348:	4b36      	ldr	r3, [pc, #216]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007350:	2b00      	cmp	r3, #0
 8007352:	d1ef      	bne.n	8007334 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007354:	7bfb      	ldrb	r3, [r7, #15]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d15f      	bne.n	800741a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d110      	bne.n	8007382 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007360:	4b30      	ldr	r3, [pc, #192]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8007368:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	6892      	ldr	r2, [r2, #8]
 8007370:	0211      	lsls	r1, r2, #8
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	68d2      	ldr	r2, [r2, #12]
 8007376:	06d2      	lsls	r2, r2, #27
 8007378:	430a      	orrs	r2, r1
 800737a:	492a      	ldr	r1, [pc, #168]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 800737c:	4313      	orrs	r3, r2
 800737e:	610b      	str	r3, [r1, #16]
 8007380:	e027      	b.n	80073d2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	2b01      	cmp	r3, #1
 8007386:	d112      	bne.n	80073ae <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007388:	4b26      	ldr	r3, [pc, #152]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007390:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007394:	687a      	ldr	r2, [r7, #4]
 8007396:	6892      	ldr	r2, [r2, #8]
 8007398:	0211      	lsls	r1, r2, #8
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	6912      	ldr	r2, [r2, #16]
 800739e:	0852      	lsrs	r2, r2, #1
 80073a0:	3a01      	subs	r2, #1
 80073a2:	0552      	lsls	r2, r2, #21
 80073a4:	430a      	orrs	r2, r1
 80073a6:	491f      	ldr	r1, [pc, #124]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	610b      	str	r3, [r1, #16]
 80073ac:	e011      	b.n	80073d2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80073ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073b0:	691b      	ldr	r3, [r3, #16]
 80073b2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80073b6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	6892      	ldr	r2, [r2, #8]
 80073be:	0211      	lsls	r1, r2, #8
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	6952      	ldr	r2, [r2, #20]
 80073c4:	0852      	lsrs	r2, r2, #1
 80073c6:	3a01      	subs	r2, #1
 80073c8:	0652      	lsls	r2, r2, #25
 80073ca:	430a      	orrs	r2, r1
 80073cc:	4915      	ldr	r1, [pc, #84]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073ce:	4313      	orrs	r3, r2
 80073d0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80073d2:	4b14      	ldr	r3, [pc, #80]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a13      	ldr	r2, [pc, #76]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80073dc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073de:	f7fa ff3d 	bl	800225c <HAL_GetTick>
 80073e2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80073e4:	e009      	b.n	80073fa <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80073e6:	f7fa ff39 	bl	800225c <HAL_GetTick>
 80073ea:	4602      	mov	r2, r0
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	2b02      	cmp	r3, #2
 80073f2:	d902      	bls.n	80073fa <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	73fb      	strb	r3, [r7, #15]
          break;
 80073f8:	e005      	b.n	8007406 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80073fa:	4b0a      	ldr	r3, [pc, #40]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007402:	2b00      	cmp	r3, #0
 8007404:	d0ef      	beq.n	80073e6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007406:	7bfb      	ldrb	r3, [r7, #15]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d106      	bne.n	800741a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800740c:	4b05      	ldr	r3, [pc, #20]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 800740e:	691a      	ldr	r2, [r3, #16]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	4903      	ldr	r1, [pc, #12]	@ (8007424 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007416:	4313      	orrs	r3, r2
 8007418:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800741a:	7bfb      	ldrb	r3, [r7, #15]
}
 800741c:	4618      	mov	r0, r3
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}
 8007424:	40021000 	.word	0x40021000

08007428 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007432:	2300      	movs	r3, #0
 8007434:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007436:	4b69      	ldr	r3, [pc, #420]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8007438:	68db      	ldr	r3, [r3, #12]
 800743a:	f003 0303 	and.w	r3, r3, #3
 800743e:	2b00      	cmp	r3, #0
 8007440:	d018      	beq.n	8007474 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007442:	4b66      	ldr	r3, [pc, #408]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	f003 0203 	and.w	r2, r3, #3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	429a      	cmp	r2, r3
 8007450:	d10d      	bne.n	800746e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
       ||
 8007456:	2b00      	cmp	r3, #0
 8007458:	d009      	beq.n	800746e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800745a:	4b60      	ldr	r3, [pc, #384]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	091b      	lsrs	r3, r3, #4
 8007460:	f003 0307 	and.w	r3, r3, #7
 8007464:	1c5a      	adds	r2, r3, #1
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	685b      	ldr	r3, [r3, #4]
       ||
 800746a:	429a      	cmp	r2, r3
 800746c:	d047      	beq.n	80074fe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	73fb      	strb	r3, [r7, #15]
 8007472:	e044      	b.n	80074fe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2b03      	cmp	r3, #3
 800747a:	d018      	beq.n	80074ae <RCCEx_PLLSAI2_Config+0x86>
 800747c:	2b03      	cmp	r3, #3
 800747e:	d825      	bhi.n	80074cc <RCCEx_PLLSAI2_Config+0xa4>
 8007480:	2b01      	cmp	r3, #1
 8007482:	d002      	beq.n	800748a <RCCEx_PLLSAI2_Config+0x62>
 8007484:	2b02      	cmp	r3, #2
 8007486:	d009      	beq.n	800749c <RCCEx_PLLSAI2_Config+0x74>
 8007488:	e020      	b.n	80074cc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800748a:	4b54      	ldr	r3, [pc, #336]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f003 0302 	and.w	r3, r3, #2
 8007492:	2b00      	cmp	r3, #0
 8007494:	d11d      	bne.n	80074d2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007496:	2301      	movs	r3, #1
 8007498:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800749a:	e01a      	b.n	80074d2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800749c:	4b4f      	ldr	r3, [pc, #316]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d116      	bne.n	80074d6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80074a8:	2301      	movs	r3, #1
 80074aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074ac:	e013      	b.n	80074d6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80074ae:	4b4b      	ldr	r3, [pc, #300]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d10f      	bne.n	80074da <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80074ba:	4b48      	ldr	r3, [pc, #288]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d109      	bne.n	80074da <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80074ca:	e006      	b.n	80074da <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	73fb      	strb	r3, [r7, #15]
      break;
 80074d0:	e004      	b.n	80074dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80074d2:	bf00      	nop
 80074d4:	e002      	b.n	80074dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80074d6:	bf00      	nop
 80074d8:	e000      	b.n	80074dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80074da:	bf00      	nop
    }

    if(status == HAL_OK)
 80074dc:	7bfb      	ldrb	r3, [r7, #15]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d10d      	bne.n	80074fe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80074e2:	4b3e      	ldr	r3, [pc, #248]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6819      	ldr	r1, [r3, #0]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	3b01      	subs	r3, #1
 80074f4:	011b      	lsls	r3, r3, #4
 80074f6:	430b      	orrs	r3, r1
 80074f8:	4938      	ldr	r1, [pc, #224]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80074fa:	4313      	orrs	r3, r2
 80074fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80074fe:	7bfb      	ldrb	r3, [r7, #15]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d166      	bne.n	80075d2 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007504:	4b35      	ldr	r3, [pc, #212]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a34      	ldr	r2, [pc, #208]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800750a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800750e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007510:	f7fa fea4 	bl	800225c <HAL_GetTick>
 8007514:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007516:	e009      	b.n	800752c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007518:	f7fa fea0 	bl	800225c <HAL_GetTick>
 800751c:	4602      	mov	r2, r0
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	2b02      	cmp	r3, #2
 8007524:	d902      	bls.n	800752c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007526:	2303      	movs	r3, #3
 8007528:	73fb      	strb	r3, [r7, #15]
        break;
 800752a:	e005      	b.n	8007538 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800752c:	4b2b      	ldr	r3, [pc, #172]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1ef      	bne.n	8007518 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007538:	7bfb      	ldrb	r3, [r7, #15]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d149      	bne.n	80075d2 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d110      	bne.n	8007566 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007544:	4b25      	ldr	r3, [pc, #148]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8007546:	695b      	ldr	r3, [r3, #20]
 8007548:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800754c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	6892      	ldr	r2, [r2, #8]
 8007554:	0211      	lsls	r1, r2, #8
 8007556:	687a      	ldr	r2, [r7, #4]
 8007558:	68d2      	ldr	r2, [r2, #12]
 800755a:	06d2      	lsls	r2, r2, #27
 800755c:	430a      	orrs	r2, r1
 800755e:	491f      	ldr	r1, [pc, #124]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8007560:	4313      	orrs	r3, r2
 8007562:	614b      	str	r3, [r1, #20]
 8007564:	e011      	b.n	800758a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007566:	4b1d      	ldr	r3, [pc, #116]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800756e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	6892      	ldr	r2, [r2, #8]
 8007576:	0211      	lsls	r1, r2, #8
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	6912      	ldr	r2, [r2, #16]
 800757c:	0852      	lsrs	r2, r2, #1
 800757e:	3a01      	subs	r2, #1
 8007580:	0652      	lsls	r2, r2, #25
 8007582:	430a      	orrs	r2, r1
 8007584:	4915      	ldr	r1, [pc, #84]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8007586:	4313      	orrs	r3, r2
 8007588:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800758a:	4b14      	ldr	r3, [pc, #80]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a13      	ldr	r2, [pc, #76]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8007590:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007594:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007596:	f7fa fe61 	bl	800225c <HAL_GetTick>
 800759a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800759c:	e009      	b.n	80075b2 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800759e:	f7fa fe5d 	bl	800225c <HAL_GetTick>
 80075a2:	4602      	mov	r2, r0
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	1ad3      	subs	r3, r2, r3
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d902      	bls.n	80075b2 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80075ac:	2303      	movs	r3, #3
 80075ae:	73fb      	strb	r3, [r7, #15]
          break;
 80075b0:	e005      	b.n	80075be <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80075b2:	4b0a      	ldr	r3, [pc, #40]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0ef      	beq.n	800759e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80075be:	7bfb      	ldrb	r3, [r7, #15]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d106      	bne.n	80075d2 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80075c4:	4b05      	ldr	r3, [pc, #20]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80075c6:	695a      	ldr	r2, [r3, #20]
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	695b      	ldr	r3, [r3, #20]
 80075cc:	4903      	ldr	r1, [pc, #12]	@ (80075dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80075ce:	4313      	orrs	r3, r2
 80075d0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80075d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3710      	adds	r7, #16
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	40021000 	.word	0x40021000

080075e0 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b089      	sub	sp, #36	@ 0x24
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80075ea:	2300      	movs	r3, #0
 80075ec:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80075ee:	2300      	movs	r3, #0
 80075f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80075f2:	2300      	movs	r3, #0
 80075f4:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075fc:	d10c      	bne.n	8007618 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80075fe:	4b77      	ldr	r3, [pc, #476]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007604:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007608:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800760a:	69bb      	ldr	r3, [r7, #24]
 800760c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007610:	d112      	bne.n	8007638 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007612:	4b73      	ldr	r3, [pc, #460]	@ (80077e0 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 8007614:	61fb      	str	r3, [r7, #28]
 8007616:	e00f      	b.n	8007638 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800761e:	d10b      	bne.n	8007638 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007620:	4b6e      	ldr	r3, [pc, #440]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007626:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800762a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007632:	d101      	bne.n	8007638 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8007634:	4b6a      	ldr	r3, [pc, #424]	@ (80077e0 <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 8007636:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	2b00      	cmp	r3, #0
 800763c:	f040 80c6 	bne.w	80077cc <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
  {
    pllvco = InputFrequency;
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800764a:	d003      	beq.n	8007654 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007652:	d13b      	bne.n	80076cc <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007654:	4b61      	ldr	r3, [pc, #388]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800765c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007660:	f040 80b3 	bne.w	80077ca <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
 8007664:	4b5d      	ldr	r3, [pc, #372]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800766c:	2b00      	cmp	r3, #0
 800766e:	f000 80ac 	beq.w	80077ca <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007672:	4b5a      	ldr	r3, [pc, #360]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	091b      	lsrs	r3, r3, #4
 8007678:	f003 0307 	and.w	r3, r3, #7
 800767c:	3301      	adds	r3, #1
 800767e:	693a      	ldr	r2, [r7, #16]
 8007680:	fbb2 f3f3 	udiv	r3, r2, r3
 8007684:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007686:	4b55      	ldr	r3, [pc, #340]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	0a1b      	lsrs	r3, r3, #8
 800768c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007690:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007692:	4b52      	ldr	r3, [pc, #328]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	0edb      	lsrs	r3, r3, #27
 8007698:	f003 031f 	and.w	r3, r3, #31
 800769c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d10a      	bne.n	80076ba <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80076a4:	4b4d      	ldr	r3, [pc, #308]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d002      	beq.n	80076b6 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 80076b0:	2311      	movs	r3, #17
 80076b2:	617b      	str	r3, [r7, #20]
 80076b4:	e001      	b.n	80076ba <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 80076b6:	2307      	movs	r3, #7
 80076b8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	68fa      	ldr	r2, [r7, #12]
 80076be:	fb03 f202 	mul.w	r2, r3, r2
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80076c8:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80076ca:	e07e      	b.n	80077ca <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80076cc:	69bb      	ldr	r3, [r7, #24]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d139      	bne.n	8007746 <RCCEx_GetSAIxPeriphCLKFreq+0x166>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80076d2:	4b42      	ldr	r3, [pc, #264]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076de:	d175      	bne.n	80077cc <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 80076e0:	4b3e      	ldr	r3, [pc, #248]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80076e2:	691b      	ldr	r3, [r3, #16]
 80076e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d06f      	beq.n	80077cc <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80076ec:	4b3b      	ldr	r3, [pc, #236]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	091b      	lsrs	r3, r3, #4
 80076f2:	f003 0307 	and.w	r3, r3, #7
 80076f6:	3301      	adds	r3, #1
 80076f8:	693a      	ldr	r2, [r7, #16]
 80076fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80076fe:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007700:	4b36      	ldr	r3, [pc, #216]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007702:	691b      	ldr	r3, [r3, #16]
 8007704:	0a1b      	lsrs	r3, r3, #8
 8007706:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800770a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 800770c:	4b33      	ldr	r3, [pc, #204]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 800770e:	691b      	ldr	r3, [r3, #16]
 8007710:	0edb      	lsrs	r3, r3, #27
 8007712:	f003 031f 	and.w	r3, r3, #31
 8007716:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d10a      	bne.n	8007734 <RCCEx_GetSAIxPeriphCLKFreq+0x154>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800771e:	4b2f      	ldr	r3, [pc, #188]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007726:	2b00      	cmp	r3, #0
 8007728:	d002      	beq.n	8007730 <RCCEx_GetSAIxPeriphCLKFreq+0x150>
          {
            pllp = 17U;
 800772a:	2311      	movs	r3, #17
 800772c:	617b      	str	r3, [r7, #20]
 800772e:	e001      	b.n	8007734 <RCCEx_GetSAIxPeriphCLKFreq+0x154>
          }
          else
          {
            pllp = 7U;
 8007730:	2307      	movs	r3, #7
 8007732:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	fb03 f202 	mul.w	r2, r3, r2
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007742:	61fb      	str	r3, [r7, #28]
 8007744:	e042      	b.n	80077cc <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8007746:	69bb      	ldr	r3, [r7, #24]
 8007748:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800774c:	d003      	beq.n	8007756 <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007754:	d13a      	bne.n	80077cc <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8007756:	4b21      	ldr	r3, [pc, #132]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800775e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007762:	d133      	bne.n	80077cc <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 8007764:	4b1d      	ldr	r3, [pc, #116]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007766:	695b      	ldr	r3, [r3, #20]
 8007768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800776c:	2b00      	cmp	r3, #0
 800776e:	d02d      	beq.n	80077cc <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007770:	4b1a      	ldr	r3, [pc, #104]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	091b      	lsrs	r3, r3, #4
 8007776:	f003 0307 	and.w	r3, r3, #7
 800777a:	3301      	adds	r3, #1
 800777c:	693a      	ldr	r2, [r7, #16]
 800777e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007782:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8007784:	4b15      	ldr	r3, [pc, #84]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007786:	695b      	ldr	r3, [r3, #20]
 8007788:	0a1b      	lsrs	r3, r3, #8
 800778a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800778e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8007790:	4b12      	ldr	r3, [pc, #72]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8007792:	695b      	ldr	r3, [r3, #20]
 8007794:	0edb      	lsrs	r3, r3, #27
 8007796:	f003 031f 	and.w	r3, r3, #31
 800779a:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d10a      	bne.n	80077b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80077a2:	4b0e      	ldr	r3, [pc, #56]	@ (80077dc <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80077a4:	695b      	ldr	r3, [r3, #20]
 80077a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d002      	beq.n	80077b4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d4>
          {
            pllp = 17U;
 80077ae:	2311      	movs	r3, #17
 80077b0:	617b      	str	r3, [r7, #20]
 80077b2:	e001      	b.n	80077b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
          }
          else
          {
            pllp = 7U;
 80077b4:	2307      	movs	r3, #7
 80077b6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	68fa      	ldr	r2, [r7, #12]
 80077bc:	fb03 f202 	mul.w	r2, r3, r2
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077c6:	61fb      	str	r3, [r7, #28]
 80077c8:	e000      	b.n	80077cc <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80077ca:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80077cc:	69fb      	ldr	r3, [r7, #28]
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3724      	adds	r7, #36	@ 0x24
 80077d2:	46bd      	mov	sp, r7
 80077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d8:	4770      	bx	lr
 80077da:	bf00      	nop
 80077dc:	40021000 	.word	0x40021000
 80077e0:	001fff68 	.word	0x001fff68

080077e4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b088      	sub	sp, #32
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d101      	bne.n	80077f6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e155      	b.n	8007aa2 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80077fc:	b2db      	uxtb	r3, r3
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d106      	bne.n	8007810 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2200      	movs	r2, #0
 8007806:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f7fa fbc4 	bl	8001f98 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f000 f959 	bl	8007ac8 <SAI_Disable>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d001      	beq.n	8007820 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e140      	b.n	8007aa2 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2202      	movs	r2, #2
 8007824:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	2b02      	cmp	r3, #2
 800782e:	d00c      	beq.n	800784a <HAL_SAI_Init+0x66>
 8007830:	2b02      	cmp	r3, #2
 8007832:	d80d      	bhi.n	8007850 <HAL_SAI_Init+0x6c>
 8007834:	2b00      	cmp	r3, #0
 8007836:	d002      	beq.n	800783e <HAL_SAI_Init+0x5a>
 8007838:	2b01      	cmp	r3, #1
 800783a:	d003      	beq.n	8007844 <HAL_SAI_Init+0x60>
 800783c:	e008      	b.n	8007850 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800783e:	2300      	movs	r3, #0
 8007840:	61fb      	str	r3, [r7, #28]
      break;
 8007842:	e008      	b.n	8007856 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007844:	2310      	movs	r3, #16
 8007846:	61fb      	str	r3, [r7, #28]
      break;
 8007848:	e005      	b.n	8007856 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800784a:	2320      	movs	r3, #32
 800784c:	61fb      	str	r3, [r7, #28]
      break;
 800784e:	e002      	b.n	8007856 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8007850:	2300      	movs	r3, #0
 8007852:	61fb      	str	r3, [r7, #28]
      break;
 8007854:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	2b03      	cmp	r3, #3
 800785c:	d81d      	bhi.n	800789a <HAL_SAI_Init+0xb6>
 800785e:	a201      	add	r2, pc, #4	@ (adr r2, 8007864 <HAL_SAI_Init+0x80>)
 8007860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007864:	08007875 	.word	0x08007875
 8007868:	0800787b 	.word	0x0800787b
 800786c:	08007883 	.word	0x08007883
 8007870:	0800788b 	.word	0x0800788b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8007874:	2300      	movs	r3, #0
 8007876:	617b      	str	r3, [r7, #20]
      break;
 8007878:	e012      	b.n	80078a0 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800787a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800787e:	617b      	str	r3, [r7, #20]
      break;
 8007880:	e00e      	b.n	80078a0 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007882:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007886:	617b      	str	r3, [r7, #20]
      break;
 8007888:	e00a      	b.n	80078a0 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800788a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800788e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	f043 0301 	orr.w	r3, r3, #1
 8007896:	61fb      	str	r3, [r7, #28]
      break;
 8007898:	e002      	b.n	80078a0 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800789a:	2300      	movs	r3, #0
 800789c:	617b      	str	r3, [r7, #20]
      break;
 800789e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a81      	ldr	r2, [pc, #516]	@ (8007aac <HAL_SAI_Init+0x2c8>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d004      	beq.n	80078b4 <HAL_SAI_Init+0xd0>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a80      	ldr	r2, [pc, #512]	@ (8007ab0 <HAL_SAI_Init+0x2cc>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d103      	bne.n	80078bc <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 80078b4:	4a7f      	ldr	r2, [pc, #508]	@ (8007ab4 <HAL_SAI_Init+0x2d0>)
 80078b6:	69fb      	ldr	r3, [r7, #28]
 80078b8:	6013      	str	r3, [r2, #0]
 80078ba:	e002      	b.n	80078c2 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80078bc:	4a7e      	ldr	r2, [pc, #504]	@ (8007ab8 <HAL_SAI_Init+0x2d4>)
 80078be:	69fb      	ldr	r3, [r7, #28]
 80078c0:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	69db      	ldr	r3, [r3, #28]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d041      	beq.n	800794e <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a77      	ldr	r2, [pc, #476]	@ (8007aac <HAL_SAI_Init+0x2c8>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d004      	beq.n	80078de <HAL_SAI_Init+0xfa>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a75      	ldr	r2, [pc, #468]	@ (8007ab0 <HAL_SAI_Init+0x2cc>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d105      	bne.n	80078ea <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80078de:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80078e2:	f7fe fee7 	bl	80066b4 <HAL_RCCEx_GetPeriphCLKFreq>
 80078e6:	6138      	str	r0, [r7, #16]
 80078e8:	e004      	b.n	80078f4 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80078ea:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80078ee:	f7fe fee1 	bl	80066b4 <HAL_RCCEx_GetPeriphCLKFreq>
 80078f2:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80078f4:	693a      	ldr	r2, [r7, #16]
 80078f6:	4613      	mov	r3, r2
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	4413      	add	r3, r2
 80078fc:	005b      	lsls	r3, r3, #1
 80078fe:	461a      	mov	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	69db      	ldr	r3, [r3, #28]
 8007904:	025b      	lsls	r3, r3, #9
 8007906:	fbb2 f3f3 	udiv	r3, r2, r3
 800790a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	4a6b      	ldr	r2, [pc, #428]	@ (8007abc <HAL_SAI_Init+0x2d8>)
 8007910:	fba2 2303 	umull	r2, r3, r2, r3
 8007914:	08da      	lsrs	r2, r3, #3
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800791a:	68f9      	ldr	r1, [r7, #12]
 800791c:	4b67      	ldr	r3, [pc, #412]	@ (8007abc <HAL_SAI_Init+0x2d8>)
 800791e:	fba3 2301 	umull	r2, r3, r3, r1
 8007922:	08da      	lsrs	r2, r3, #3
 8007924:	4613      	mov	r3, r2
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	4413      	add	r3, r2
 800792a:	005b      	lsls	r3, r3, #1
 800792c:	1aca      	subs	r2, r1, r3
 800792e:	2a08      	cmp	r2, #8
 8007930:	d904      	bls.n	800793c <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a1b      	ldr	r3, [r3, #32]
 8007936:	1c5a      	adds	r2, r3, #1
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007940:	2b04      	cmp	r3, #4
 8007942:	d104      	bne.n	800794e <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a1b      	ldr	r3, [r3, #32]
 8007948:	085a      	lsrs	r2, r3, #1
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d003      	beq.n	800795e <HAL_SAI_Init+0x17a>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	2b02      	cmp	r3, #2
 800795c:	d109      	bne.n	8007972 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007962:	2b01      	cmp	r3, #1
 8007964:	d101      	bne.n	800796a <HAL_SAI_Init+0x186>
 8007966:	2300      	movs	r3, #0
 8007968:	e001      	b.n	800796e <HAL_SAI_Init+0x18a>
 800796a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800796e:	61bb      	str	r3, [r7, #24]
 8007970:	e008      	b.n	8007984 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007976:	2b01      	cmp	r3, #1
 8007978:	d102      	bne.n	8007980 <HAL_SAI_Init+0x19c>
 800797a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800797e:	e000      	b.n	8007982 <HAL_SAI_Init+0x19e>
 8007980:	2300      	movs	r3, #0
 8007982:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	6819      	ldr	r1, [r3, #0]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	4b4c      	ldr	r3, [pc, #304]	@ (8007ac0 <HAL_SAI_Init+0x2dc>)
 8007990:	400b      	ands	r3, r1
 8007992:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	6819      	ldr	r1, [r3, #0]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	685a      	ldr	r2, [r3, #4]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079a2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079a8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ae:	431a      	orrs	r2, r3
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 80079bc:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80079c8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	051b      	lsls	r3, r3, #20
 80079d0:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	430a      	orrs	r2, r1
 80079d8:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	687a      	ldr	r2, [r7, #4]
 80079e2:	6812      	ldr	r2, [r2, #0]
 80079e4:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80079e8:	f023 030f 	bic.w	r3, r3, #15
 80079ec:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	6859      	ldr	r1, [r3, #4]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	699a      	ldr	r2, [r3, #24]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079fc:	431a      	orrs	r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a02:	431a      	orrs	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	6899      	ldr	r1, [r3, #8]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681a      	ldr	r2, [r3, #0]
 8007a16:	4b2b      	ldr	r3, [pc, #172]	@ (8007ac4 <HAL_SAI_Init+0x2e0>)
 8007a18:	400b      	ands	r3, r1
 8007a1a:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	6899      	ldr	r1, [r3, #8]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a26:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a2c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8007a32:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8007a38:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a3e:	3b01      	subs	r3, #1
 8007a40:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8007a42:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	430a      	orrs	r2, r1
 8007a4a:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	68d9      	ldr	r1, [r3, #12]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8007a5a:	400b      	ands	r3, r1
 8007a5c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	68d9      	ldr	r1, [r3, #12]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a6c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a72:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007a74:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	021b      	lsls	r3, r3, #8
 8007a7e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	430a      	orrs	r2, r1
 8007a86:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8007aa0:	2300      	movs	r3, #0
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3720      	adds	r7, #32
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	40015404 	.word	0x40015404
 8007ab0:	40015424 	.word	0x40015424
 8007ab4:	40015400 	.word	0x40015400
 8007ab8:	40015800 	.word	0x40015800
 8007abc:	cccccccd 	.word	0xcccccccd
 8007ac0:	ff05c010 	.word	0xff05c010
 8007ac4:	fff88000 	.word	0xfff88000

08007ac8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8007ad0:	4b18      	ldr	r3, [pc, #96]	@ (8007b34 <SAI_Disable+0x6c>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a18      	ldr	r2, [pc, #96]	@ (8007b38 <SAI_Disable+0x70>)
 8007ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8007ada:	0b1b      	lsrs	r3, r3, #12
 8007adc:	009b      	lsls	r3, r3, #2
 8007ade:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681a      	ldr	r2, [r3, #0]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007af2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d10a      	bne.n	8007b10 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b00:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8007b0a:	2303      	movs	r3, #3
 8007b0c:	72fb      	strb	r3, [r7, #11]
      break;
 8007b0e:	e009      	b.n	8007b24 <SAI_Disable+0x5c>
    }
    count--;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	3b01      	subs	r3, #1
 8007b14:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d1e7      	bne.n	8007af4 <SAI_Disable+0x2c>

  return status;
 8007b24:	7afb      	ldrb	r3, [r7, #11]
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3714      	adds	r7, #20
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr
 8007b32:	bf00      	nop
 8007b34:	20000000 	.word	0x20000000
 8007b38:	95cbec1b 	.word	0x95cbec1b

08007b3c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b082      	sub	sp, #8
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d101      	bne.n	8007b4e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e02d      	b.n	8007baa <HAL_SD_Init+0x6e>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d105      	bne.n	8007b66 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f7fa f88f 	bl	8001c84 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2203      	movs	r2, #3
 8007b6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 f820 	bl	8007bb4 <HAL_SD_InitCard>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d001      	beq.n	8007b7e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e015      	b.n	8007baa <HAL_SD_Init+0x6e>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Configure the bus wide with the specified value in the SD_HandleTypeDef */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	691b      	ldr	r3, [r3, #16]
 8007b82:	4619      	mov	r1, r3
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f000 fa5f 	bl	8008048 <HAL_SD_ConfigWideBusOperation>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d001      	beq.n	8007b94 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	e00a      	b.n	8007baa <HAL_SD_Init+0x6e>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2200      	movs	r2, #0
 8007b98:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
	...

08007bb4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007bb4:	b5b0      	push	{r4, r5, r7, lr}
 8007bb6:	b08e      	sub	sp, #56	@ 0x38
 8007bb8:	af04      	add	r7, sp, #16
 8007bba:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	60fb      	str	r3, [r7, #12]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8007bd0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007bd4:	f7fe fd6e 	bl	80066b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007bd8:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8007bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d109      	bne.n	8007bf4 <HAL_SD_InitCard+0x40>
  {
      hsd->State = HAL_SD_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8007bee:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e07b      	b.n	8007cec <HAL_SD_InitCard+0x138>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
 8007bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf6:	09db      	lsrs	r3, r3, #7
 8007bf8:	4a3e      	ldr	r2, [pc, #248]	@ (8007cf4 <HAL_SD_InitCard+0x140>)
 8007bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8007bfe:	091b      	lsrs	r3, r3, #4
 8007c00:	3b02      	subs	r3, #2
 8007c02:	61fb      	str	r3, [r7, #28]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681d      	ldr	r5, [r3, #0]
 8007c08:	466c      	mov	r4, sp
 8007c0a:	f107 0314 	add.w	r3, r7, #20
 8007c0e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007c12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007c16:	f107 0308 	add.w	r3, r7, #8
 8007c1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	f002 f80d 	bl	8009c3c <SDMMC_Init>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	685a      	ldr	r2, [r3, #4]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007c30:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4618      	mov	r0, r3
 8007c38:	f002 f83a 	bl	8009cb0 <SDMMC_PowerState_ON>

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	685a      	ldr	r2, [r3, #4]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c4a:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	3302      	adds	r3, #2
 8007c50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c56:	627b      	str	r3, [r7, #36]	@ 0x24
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8007c58:	4a27      	ldr	r2, [pc, #156]	@ (8007cf8 <HAL_SD_InitCard+0x144>)
 8007c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c60:	3301      	adds	r3, #1
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7fa fb06 	bl	8002274 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 fb69 	bl	8008340 <SD_PowerON>
 8007c6e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c70:	6a3b      	ldr	r3, [r7, #32]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00b      	beq.n	8007c8e <HAL_SD_InitCard+0xda>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c82:	6a3b      	ldr	r3, [r7, #32]
 8007c84:	431a      	orrs	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e02e      	b.n	8007cec <HAL_SD_InitCard+0x138>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 fa96 	bl	80081c0 <SD_InitCard>
 8007c94:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c96:	6a3b      	ldr	r3, [r7, #32]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d00b      	beq.n	8007cb4 <HAL_SD_InitCard+0x100>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ca8:	6a3b      	ldr	r3, [r7, #32]
 8007caa:	431a      	orrs	r2, r3
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e01b      	b.n	8007cec <HAL_SD_InitCard+0x138>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f002 f88a 	bl	8009dd6 <SDMMC_CmdBlockLength>
 8007cc2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cc4:	6a3b      	ldr	r3, [r7, #32]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00f      	beq.n	8007cea <HAL_SD_InitCard+0x136>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a0b      	ldr	r2, [pc, #44]	@ (8007cfc <HAL_SD_InitCard+0x148>)
 8007cd0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cd6:	6a3b      	ldr	r3, [r7, #32]
 8007cd8:	431a      	orrs	r2, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e000      	b.n	8007cec <HAL_SD_InitCard+0x138>
  }

  return HAL_OK;
 8007cea:	2300      	movs	r3, #0
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	3728      	adds	r7, #40	@ 0x28
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bdb0      	pop	{r4, r5, r7, pc}
 8007cf4:	014f8b59 	.word	0x014f8b59
 8007cf8:	00012110 	.word	0x00012110
 8007cfc:	004005ff 	.word	0x004005ff

08007d00 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d0e:	0f9b      	lsrs	r3, r3, #30
 8007d10:	b2da      	uxtb	r2, r3
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d1a:	0e9b      	lsrs	r3, r3, #26
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	f003 030f 	and.w	r3, r3, #15
 8007d22:	b2da      	uxtb	r2, r3
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d2c:	0e1b      	lsrs	r3, r3, #24
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	f003 0303 	and.w	r3, r3, #3
 8007d34:	b2da      	uxtb	r2, r3
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d3e:	0c1b      	lsrs	r3, r3, #16
 8007d40:	b2da      	uxtb	r2, r3
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d4a:	0a1b      	lsrs	r3, r3, #8
 8007d4c:	b2da      	uxtb	r2, r3
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d56:	b2da      	uxtb	r2, r3
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d60:	0d1b      	lsrs	r3, r3, #20
 8007d62:	b29a      	uxth	r2, r3
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d6c:	0c1b      	lsrs	r3, r3, #16
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	f003 030f 	and.w	r3, r3, #15
 8007d74:	b2da      	uxtb	r2, r3
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d7e:	0bdb      	lsrs	r3, r3, #15
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	f003 0301 	and.w	r3, r3, #1
 8007d86:	b2da      	uxtb	r2, r3
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d90:	0b9b      	lsrs	r3, r3, #14
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	b2da      	uxtb	r2, r3
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007da2:	0b5b      	lsrs	r3, r3, #13
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	f003 0301 	and.w	r3, r3, #1
 8007daa:	b2da      	uxtb	r2, r3
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007db4:	0b1b      	lsrs	r3, r3, #12
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	f003 0301 	and.w	r3, r3, #1
 8007dbc:	b2da      	uxtb	r2, r3
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d163      	bne.n	8007e98 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007dd4:	009a      	lsls	r2, r3, #2
 8007dd6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007dda:	4013      	ands	r3, r2
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007de0:	0f92      	lsrs	r2, r2, #30
 8007de2:	431a      	orrs	r2, r3
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dec:	0edb      	lsrs	r3, r3, #27
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	f003 0307 	and.w	r3, r3, #7
 8007df4:	b2da      	uxtb	r2, r3
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dfe:	0e1b      	lsrs	r3, r3, #24
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	f003 0307 	and.w	r3, r3, #7
 8007e06:	b2da      	uxtb	r2, r3
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e10:	0d5b      	lsrs	r3, r3, #21
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	f003 0307 	and.w	r3, r3, #7
 8007e18:	b2da      	uxtb	r2, r3
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e22:	0c9b      	lsrs	r3, r3, #18
 8007e24:	b2db      	uxtb	r3, r3
 8007e26:	f003 0307 	and.w	r3, r3, #7
 8007e2a:	b2da      	uxtb	r2, r3
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e34:	0bdb      	lsrs	r3, r3, #15
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	f003 0307 	and.w	r3, r3, #7
 8007e3c:	b2da      	uxtb	r2, r3
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	1c5a      	adds	r2, r3, #1
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	7e1b      	ldrb	r3, [r3, #24]
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	f003 0307 	and.w	r3, r3, #7
 8007e56:	3302      	adds	r3, #2
 8007e58:	2201      	movs	r2, #1
 8007e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007e62:	fb03 f202 	mul.w	r2, r3, r2
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	7a1b      	ldrb	r3, [r3, #8]
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	f003 030f 	and.w	r3, r3, #15
 8007e74:	2201      	movs	r2, #1
 8007e76:	409a      	lsls	r2, r3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007e84:	0a52      	lsrs	r2, r2, #9
 8007e86:	fb03 f202 	mul.w	r2, r3, r2
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e94:	661a      	str	r2, [r3, #96]	@ 0x60
 8007e96:	e031      	b.n	8007efc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d11d      	bne.n	8007edc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007ea4:	041b      	lsls	r3, r3, #16
 8007ea6:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007eae:	0c1b      	lsrs	r3, r3, #16
 8007eb0:	431a      	orrs	r2, r3
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	691b      	ldr	r3, [r3, #16]
 8007eba:	3301      	adds	r3, #1
 8007ebc:	029a      	lsls	r2, r3, #10
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ed0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	661a      	str	r2, [r3, #96]	@ 0x60
 8007eda:	e00f      	b.n	8007efc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a58      	ldr	r2, [pc, #352]	@ (8008044 <HAL_SD_GetCardCSD+0x344>)
 8007ee2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	e09d      	b.n	8008038 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f00:	0b9b      	lsrs	r3, r3, #14
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	f003 0301 	and.w	r3, r3, #1
 8007f08:	b2da      	uxtb	r2, r3
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f12:	09db      	lsrs	r3, r3, #7
 8007f14:	b2db      	uxtb	r3, r3
 8007f16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f1a:	b2da      	uxtb	r2, r3
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f24:	b2db      	uxtb	r3, r3
 8007f26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f2a:	b2da      	uxtb	r2, r3
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f34:	0fdb      	lsrs	r3, r3, #31
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f40:	0f5b      	lsrs	r3, r3, #29
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	f003 0303 	and.w	r3, r3, #3
 8007f48:	b2da      	uxtb	r2, r3
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f52:	0e9b      	lsrs	r3, r3, #26
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	f003 0307 	and.w	r3, r3, #7
 8007f5a:	b2da      	uxtb	r2, r3
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f64:	0d9b      	lsrs	r3, r3, #22
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	f003 030f 	and.w	r3, r3, #15
 8007f6c:	b2da      	uxtb	r2, r3
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f76:	0d5b      	lsrs	r3, r3, #21
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	f003 0301 	and.w	r3, r3, #1
 8007f7e:	b2da      	uxtb	r2, r3
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f92:	0c1b      	lsrs	r3, r3, #16
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	f003 0301 	and.w	r3, r3, #1
 8007f9a:	b2da      	uxtb	r2, r3
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fa6:	0bdb      	lsrs	r3, r3, #15
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	f003 0301 	and.w	r3, r3, #1
 8007fae:	b2da      	uxtb	r2, r3
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fba:	0b9b      	lsrs	r3, r3, #14
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	f003 0301 	and.w	r3, r3, #1
 8007fc2:	b2da      	uxtb	r2, r3
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fce:	0b5b      	lsrs	r3, r3, #13
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	f003 0301 	and.w	r3, r3, #1
 8007fd6:	b2da      	uxtb	r2, r3
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fe2:	0b1b      	lsrs	r3, r3, #12
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	f003 0301 	and.w	r3, r3, #1
 8007fea:	b2da      	uxtb	r2, r3
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ff6:	0a9b      	lsrs	r3, r3, #10
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	f003 0303 	and.w	r3, r3, #3
 8007ffe:	b2da      	uxtb	r2, r3
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800800a:	0a1b      	lsrs	r3, r3, #8
 800800c:	b2db      	uxtb	r3, r3
 800800e:	f003 0303 	and.w	r3, r3, #3
 8008012:	b2da      	uxtb	r2, r3
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800801e:	085b      	lsrs	r3, r3, #1
 8008020:	b2db      	uxtb	r3, r3
 8008022:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008026:	b2da      	uxtb	r2, r3
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8008036:	2300      	movs	r3, #0
}
 8008038:	4618      	mov	r0, r3
 800803a:	370c      	adds	r7, #12
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr
 8008044:	004005ff 	.word	0x004005ff

08008048 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008048:	b5b0      	push	{r4, r5, r7, lr}
 800804a:	b090      	sub	sp, #64	@ 0x40
 800804c:	af04      	add	r7, sp, #16
 800804e:	6078      	str	r0, [r7, #4]
 8008050:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 8008052:	2300      	movs	r3, #0
 8008054:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2203      	movs	r2, #3
 800805c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008064:	2b03      	cmp	r3, #3
 8008066:	d02e      	beq.n	80080c6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800806e:	d106      	bne.n	800807e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008074:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	639a      	str	r2, [r3, #56]	@ 0x38
 800807c:	e029      	b.n	80080d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008084:	d10a      	bne.n	800809c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 f9e8 	bl	800845c <SD_WideBus_Enable>
 800808c:	62b8      	str	r0, [r7, #40]	@ 0x28

      hsd->ErrorCode |= errorstate;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008094:	431a      	orrs	r2, r3
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	639a      	str	r2, [r3, #56]	@ 0x38
 800809a:	e01a      	b.n	80080d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d10a      	bne.n	80080b8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 fa25 	bl	80084f2 <SD_WideBus_Disable>
 80080a8:	62b8      	str	r0, [r7, #40]	@ 0x28

      hsd->ErrorCode |= errorstate;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b0:	431a      	orrs	r2, r3
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	639a      	str	r2, [r3, #56]	@ 0x38
 80080b6:	e00c      	b.n	80080d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080bc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80080c4:	e005      	b.n	80080d2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ca:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d007      	beq.n	80080ea <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a35      	ldr	r2, [pc, #212]	@ (80081b4 <HAL_SD_ConfigWideBusOperation+0x16c>)
 80080e0:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80080e8:	e042      	b.n	8008170 <HAL_SD_ConfigWideBusOperation+0x128>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 80080ea:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80080ee:	f7fe fae1 	bl	80066b4 <HAL_RCCEx_GetPeriphCLKFreq>
 80080f2:	6278      	str	r0, [r7, #36]	@ 0x24
    if (sdmmc_clk != 0U)
 80080f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d031      	beq.n	800815e <HAL_SD_ConfigWideBusOperation+0x116>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	689b      	ldr	r3, [r3, #8]
 8008104:	613b      	str	r3, [r7, #16]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	617b      	str	r3, [r7, #20]
      Init.BusWide             = WideMode;
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	61bb      	str	r3, [r7, #24]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	695b      	ldr	r3, [r3, #20]
 8008114:	61fb      	str	r3, [r7, #28]
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
#else
      if ((sdmmc_clk / (hsd->Init.ClockDiv + 2U)) > SD_NORMAL_SPEED_FREQ)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	699b      	ldr	r3, [r3, #24]
 800811a:	3302      	adds	r3, #2
 800811c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800811e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008122:	4a25      	ldr	r2, [pc, #148]	@ (80081b8 <HAL_SD_ConfigWideBusOperation+0x170>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d907      	bls.n	8008138 <HAL_SD_ConfigWideBusOperation+0xf0>
      {
        Init.ClockDiv = ((sdmmc_clk / SD_NORMAL_SPEED_FREQ) - 2U);
 8008128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812a:	4a24      	ldr	r2, [pc, #144]	@ (80081bc <HAL_SD_ConfigWideBusOperation+0x174>)
 800812c:	fba2 2303 	umull	r2, r3, r2, r3
 8008130:	0ddb      	lsrs	r3, r3, #23
 8008132:	3b02      	subs	r3, #2
 8008134:	623b      	str	r3, [r7, #32]
 8008136:	e002      	b.n	800813e <HAL_SD_ConfigWideBusOperation+0xf6>
      }
      else
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	699b      	ldr	r3, [r3, #24]
 800813c:	623b      	str	r3, [r7, #32]
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681d      	ldr	r5, [r3, #0]
 8008142:	466c      	mov	r4, sp
 8008144:	f107 0318 	add.w	r3, r7, #24
 8008148:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800814c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008150:	f107 030c 	add.w	r3, r7, #12
 8008154:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008156:	4628      	mov	r0, r5
 8008158:	f001 fd70 	bl	8009c3c <SDMMC_Init>
 800815c:	e008      	b.n	8008170 <HAL_SD_ConfigWideBusOperation+0x128>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008162:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	639a      	str	r2, [r3, #56]	@ 0x38
      status = HAL_ERROR;
 800816a:	2301      	movs	r3, #1
 800816c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008178:	4618      	mov	r0, r3
 800817a:	f001 fe2c 	bl	8009dd6 <SDMMC_CmdBlockLength>
 800817e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00c      	beq.n	80081a0 <HAL_SD_ConfigWideBusOperation+0x158>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a0a      	ldr	r2, [pc, #40]	@ (80081b4 <HAL_SD_ConfigWideBusOperation+0x16c>)
 800818c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008194:	431a      	orrs	r2, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80081a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3730      	adds	r7, #48	@ 0x30
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bdb0      	pop	{r4, r5, r7, pc}
 80081b4:	004005ff 	.word	0x004005ff
 80081b8:	017d7840 	.word	0x017d7840
 80081bc:	55e63b89 	.word	0x55e63b89

080081c0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80081c0:	b5b0      	push	{r4, r5, r7, lr}
 80081c2:	b090      	sub	sp, #64	@ 0x40
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80081c8:	2301      	movs	r3, #1
 80081ca:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4618      	mov	r0, r3
 80081d2:	f001 fd7c 	bl	8009cce <SDMMC_GetPowerState>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d102      	bne.n	80081e2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80081dc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80081e0:	e0aa      	b.n	8008338 <SD_InitCard+0x178>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081e6:	2b03      	cmp	r3, #3
 80081e8:	d02f      	beq.n	800824a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4618      	mov	r0, r3
 80081f0:	f001 fefb 	bl	8009fea <SDMMC_CmdSendCID>
 80081f4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80081f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d001      	beq.n	8008200 <SD_InitCard+0x40>
    {
      return errorstate;
 80081fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081fe:	e09b      	b.n	8008338 <SD_InitCard+0x178>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2100      	movs	r1, #0
 8008206:	4618      	mov	r0, r3
 8008208:	f001 fda6 	bl	8009d58 <SDMMC_GetResponse>
 800820c:	4602      	mov	r2, r0
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2104      	movs	r1, #4
 8008218:	4618      	mov	r0, r3
 800821a:	f001 fd9d 	bl	8009d58 <SDMMC_GetResponse>
 800821e:	4602      	mov	r2, r0
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	2108      	movs	r1, #8
 800822a:	4618      	mov	r0, r3
 800822c:	f001 fd94 	bl	8009d58 <SDMMC_GetResponse>
 8008230:	4602      	mov	r2, r0
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	210c      	movs	r1, #12
 800823c:	4618      	mov	r0, r3
 800823e:	f001 fd8b 	bl	8009d58 <SDMMC_GetResponse>
 8008242:	4602      	mov	r2, r0
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800824e:	2b03      	cmp	r3, #3
 8008250:	d00d      	beq.n	800826e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f107 020e 	add.w	r2, r7, #14
 800825a:	4611      	mov	r1, r2
 800825c:	4618      	mov	r0, r3
 800825e:	f001 ff01 	bl	800a064 <SDMMC_CmdSetRelAdd>
 8008262:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008266:	2b00      	cmp	r3, #0
 8008268:	d001      	beq.n	800826e <SD_InitCard+0xae>
    {
      return errorstate;
 800826a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800826c:	e064      	b.n	8008338 <SD_InitCard+0x178>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008272:	2b03      	cmp	r3, #3
 8008274:	d036      	beq.n	80082e4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008276:	89fb      	ldrh	r3, [r7, #14]
 8008278:	461a      	mov	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008286:	041b      	lsls	r3, r3, #16
 8008288:	4619      	mov	r1, r3
 800828a:	4610      	mov	r0, r2
 800828c:	f001 fecb 	bl	800a026 <SDMMC_CmdSendCSD>
 8008290:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008294:	2b00      	cmp	r3, #0
 8008296:	d001      	beq.n	800829c <SD_InitCard+0xdc>
    {
      return errorstate;
 8008298:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800829a:	e04d      	b.n	8008338 <SD_InitCard+0x178>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	2100      	movs	r1, #0
 80082a2:	4618      	mov	r0, r3
 80082a4:	f001 fd58 	bl	8009d58 <SDMMC_GetResponse>
 80082a8:	4602      	mov	r2, r0
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2104      	movs	r1, #4
 80082b4:	4618      	mov	r0, r3
 80082b6:	f001 fd4f 	bl	8009d58 <SDMMC_GetResponse>
 80082ba:	4602      	mov	r2, r0
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2108      	movs	r1, #8
 80082c6:	4618      	mov	r0, r3
 80082c8:	f001 fd46 	bl	8009d58 <SDMMC_GetResponse>
 80082cc:	4602      	mov	r2, r0
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	210c      	movs	r1, #12
 80082d8:	4618      	mov	r0, r3
 80082da:	f001 fd3d 	bl	8009d58 <SDMMC_GetResponse>
 80082de:	4602      	mov	r2, r0
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2104      	movs	r1, #4
 80082ea:	4618      	mov	r0, r3
 80082ec:	f001 fd34 	bl	8009d58 <SDMMC_GetResponse>
 80082f0:	4603      	mov	r3, r0
 80082f2:	0d1a      	lsrs	r2, r3, #20
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80082f8:	f107 0310 	add.w	r3, r7, #16
 80082fc:	4619      	mov	r1, r3
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f7ff fcfe 	bl	8007d00 <HAL_SD_GetCardCSD>
 8008304:	4603      	mov	r3, r0
 8008306:	2b00      	cmp	r3, #0
 8008308:	d002      	beq.n	8008310 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800830a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800830e:	e013      	b.n	8008338 <SD_InitCard+0x178>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6819      	ldr	r1, [r3, #0]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008318:	041b      	lsls	r3, r3, #16
 800831a:	2200      	movs	r2, #0
 800831c:	461c      	mov	r4, r3
 800831e:	4615      	mov	r5, r2
 8008320:	4622      	mov	r2, r4
 8008322:	462b      	mov	r3, r5
 8008324:	4608      	mov	r0, r1
 8008326:	f001 fd78 	bl	8009e1a <SDMMC_CmdSelDesel>
 800832a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800832c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800832e:	2b00      	cmp	r3, #0
 8008330:	d001      	beq.n	8008336 <SD_InitCard+0x176>
  {
    return errorstate;
 8008332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008334:	e000      	b.n	8008338 <SD_InitCard+0x178>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008336:	2300      	movs	r3, #0
}
 8008338:	4618      	mov	r0, r3
 800833a:	3740      	adds	r7, #64	@ 0x40
 800833c:	46bd      	mov	sp, r7
 800833e:	bdb0      	pop	{r4, r5, r7, pc}

08008340 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b086      	sub	sp, #24
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008348:	2300      	movs	r3, #0
 800834a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800834c:	2300      	movs	r3, #0
 800834e:	617b      	str	r3, [r7, #20]
 8008350:	2300      	movs	r3, #0
 8008352:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4618      	mov	r0, r3
 800835a:	f001 fd81 	bl	8009e60 <SDMMC_CmdGoIdleState>
 800835e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d001      	beq.n	800836a <SD_PowerON+0x2a>
  {
    return errorstate;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	e072      	b.n	8008450 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4618      	mov	r0, r3
 8008370:	f001 fd94 	bl	8009e9c <SDMMC_CmdOperCond>
 8008374:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00d      	beq.n	8008398 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4618      	mov	r0, r3
 8008388:	f001 fd6a 	bl	8009e60 <SDMMC_CmdGoIdleState>
 800838c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d004      	beq.n	800839e <SD_PowerON+0x5e>
    {
      return errorstate;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	e05b      	b.n	8008450 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	d137      	bne.n	8008416 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2100      	movs	r1, #0
 80083ac:	4618      	mov	r0, r3
 80083ae:	f001 fd94 	bl	8009eda <SDMMC_CmdAppCommand>
 80083b2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d02d      	beq.n	8008416 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80083ba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80083be:	e047      	b.n	8008450 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2100      	movs	r1, #0
 80083c6:	4618      	mov	r0, r3
 80083c8:	f001 fd87 	bl	8009eda <SDMMC_CmdAppCommand>
 80083cc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d001      	beq.n	80083d8 <SD_PowerON+0x98>
    {
      return errorstate;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	e03b      	b.n	8008450 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	491e      	ldr	r1, [pc, #120]	@ (8008458 <SD_PowerON+0x118>)
 80083de:	4618      	mov	r0, r3
 80083e0:	f001 fd9d 	bl	8009f1e <SDMMC_CmdAppOperCommand>
 80083e4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d002      	beq.n	80083f2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80083ec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80083f0:	e02e      	b.n	8008450 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	2100      	movs	r1, #0
 80083f8:	4618      	mov	r0, r3
 80083fa:	f001 fcad 	bl	8009d58 <SDMMC_GetResponse>
 80083fe:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	0fdb      	lsrs	r3, r3, #31
 8008404:	2b01      	cmp	r3, #1
 8008406:	d101      	bne.n	800840c <SD_PowerON+0xcc>
 8008408:	2301      	movs	r3, #1
 800840a:	e000      	b.n	800840e <SD_PowerON+0xce>
 800840c:	2300      	movs	r3, #0
 800840e:	613b      	str	r3, [r7, #16]

    count++;
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	3301      	adds	r3, #1
 8008414:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800841c:	4293      	cmp	r3, r2
 800841e:	d802      	bhi.n	8008426 <SD_PowerON+0xe6>
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d0cc      	beq.n	80083c0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800842c:	4293      	cmp	r3, r2
 800842e:	d902      	bls.n	8008436 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008430:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008434:	e00c      	b.n	8008450 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800843c:	2b00      	cmp	r3, #0
 800843e:	d003      	beq.n	8008448 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	645a      	str	r2, [r3, #68]	@ 0x44
 8008446:	e002      	b.n	800844e <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2200      	movs	r2, #0
 800844c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800844e:	2300      	movs	r3, #0
}
 8008450:	4618      	mov	r0, r3
 8008452:	3718      	adds	r7, #24
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}
 8008458:	c1100000 	.word	0xc1100000

0800845c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b086      	sub	sp, #24
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008464:	2300      	movs	r3, #0
 8008466:	60fb      	str	r3, [r7, #12]
 8008468:	2300      	movs	r3, #0
 800846a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2100      	movs	r1, #0
 8008472:	4618      	mov	r0, r3
 8008474:	f001 fc70 	bl	8009d58 <SDMMC_GetResponse>
 8008478:	4603      	mov	r3, r0
 800847a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800847e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008482:	d102      	bne.n	800848a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008484:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008488:	e02f      	b.n	80084ea <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800848a:	f107 030c 	add.w	r3, r7, #12
 800848e:	4619      	mov	r1, r3
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 f879 	bl	8008588 <SD_FindSCR>
 8008496:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d001      	beq.n	80084a2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	e023      	b.n	80084ea <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d01c      	beq.n	80084e6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084b4:	041b      	lsls	r3, r3, #16
 80084b6:	4619      	mov	r1, r3
 80084b8:	4610      	mov	r0, r2
 80084ba:	f001 fd0e 	bl	8009eda <SDMMC_CmdAppCommand>
 80084be:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d001      	beq.n	80084ca <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	e00f      	b.n	80084ea <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	2102      	movs	r1, #2
 80084d0:	4618      	mov	r0, r3
 80084d2:	f001 fd47 	bl	8009f64 <SDMMC_CmdBusWidth>
 80084d6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d001      	beq.n	80084e2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	e003      	b.n	80084ea <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80084e2:	2300      	movs	r3, #0
 80084e4:	e001      	b.n	80084ea <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80084e6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3718      	adds	r7, #24
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}

080084f2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b086      	sub	sp, #24
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80084fa:	2300      	movs	r3, #0
 80084fc:	60fb      	str	r3, [r7, #12]
 80084fe:	2300      	movs	r3, #0
 8008500:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	2100      	movs	r1, #0
 8008508:	4618      	mov	r0, r3
 800850a:	f001 fc25 	bl	8009d58 <SDMMC_GetResponse>
 800850e:	4603      	mov	r3, r0
 8008510:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008514:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008518:	d102      	bne.n	8008520 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800851a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800851e:	e02f      	b.n	8008580 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008520:	f107 030c 	add.w	r3, r7, #12
 8008524:	4619      	mov	r1, r3
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f82e 	bl	8008588 <SD_FindSCR>
 800852c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d001      	beq.n	8008538 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	e023      	b.n	8008580 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800853e:	2b00      	cmp	r3, #0
 8008540:	d01c      	beq.n	800857c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800854a:	041b      	lsls	r3, r3, #16
 800854c:	4619      	mov	r1, r3
 800854e:	4610      	mov	r0, r2
 8008550:	f001 fcc3 	bl	8009eda <SDMMC_CmdAppCommand>
 8008554:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d001      	beq.n	8008560 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	e00f      	b.n	8008580 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2100      	movs	r1, #0
 8008566:	4618      	mov	r0, r3
 8008568:	f001 fcfc 	bl	8009f64 <SDMMC_CmdBusWidth>
 800856c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d001      	beq.n	8008578 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	e003      	b.n	8008580 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008578:	2300      	movs	r3, #0
 800857a:	e001      	b.n	8008580 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800857c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008580:	4618      	mov	r0, r3
 8008582:	3718      	adds	r7, #24
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008588:	b590      	push	{r4, r7, lr}
 800858a:	b08f      	sub	sp, #60	@ 0x3c
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008592:	f7f9 fe63 	bl	800225c <HAL_GetTick>
 8008596:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8008598:	2300      	movs	r3, #0
 800859a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800859c:	2300      	movs	r3, #0
 800859e:	60bb      	str	r3, [r7, #8]
 80085a0:	2300      	movs	r3, #0
 80085a2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	2108      	movs	r1, #8
 80085ae:	4618      	mov	r0, r3
 80085b0:	f001 fc11 	bl	8009dd6 <SDMMC_CmdBlockLength>
 80085b4:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80085b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d001      	beq.n	80085c0 <SD_FindSCR+0x38>
  {
    return errorstate;
 80085bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085be:	e0a9      	b.n	8008714 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681a      	ldr	r2, [r3, #0]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085c8:	041b      	lsls	r3, r3, #16
 80085ca:	4619      	mov	r1, r3
 80085cc:	4610      	mov	r0, r2
 80085ce:	f001 fc84 	bl	8009eda <SDMMC_CmdAppCommand>
 80085d2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80085d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d001      	beq.n	80085de <SD_FindSCR+0x56>
  {
    return errorstate;
 80085da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085dc:	e09a      	b.n	8008714 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80085de:	f04f 33ff 	mov.w	r3, #4294967295
 80085e2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80085e4:	2308      	movs	r3, #8
 80085e6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80085e8:	2330      	movs	r3, #48	@ 0x30
 80085ea:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80085ec:	2302      	movs	r3, #2
 80085ee:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80085f0:	2300      	movs	r3, #0
 80085f2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80085f4:	2301      	movs	r3, #1
 80085f6:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f107 0210 	add.w	r2, r7, #16
 8008600:	4611      	mov	r1, r2
 8008602:	4618      	mov	r0, r3
 8008604:	f001 fbbb 	bl	8009d7e <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4618      	mov	r0, r3
 800860e:	f001 fccb 	bl	8009fa8 <SDMMC_CmdSendSCR>
 8008612:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008616:	2b00      	cmp	r3, #0
 8008618:	d022      	beq.n	8008660 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800861a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800861c:	e07a      	b.n	8008714 <SD_FindSCR+0x18c>
    }
  }
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008624:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008628:	2b00      	cmp	r3, #0
 800862a:	d00e      	beq.n	800864a <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6819      	ldr	r1, [r3, #0]
 8008630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	f107 0208 	add.w	r2, r7, #8
 8008638:	18d4      	adds	r4, r2, r3
 800863a:	4608      	mov	r0, r1
 800863c:	f001 fb2b 	bl	8009c96 <SDMMC_ReadFIFO>
 8008640:	4603      	mov	r3, r0
 8008642:	6023      	str	r3, [r4, #0]
      index++;
 8008644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008646:	3301      	adds	r3, #1
 8008648:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800864a:	f7f9 fe07 	bl	800225c <HAL_GetTick>
 800864e:	4602      	mov	r2, r0
 8008650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008652:	1ad3      	subs	r3, r2, r3
 8008654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008658:	d102      	bne.n	8008660 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800865a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800865e:	e059      	b.n	8008714 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008666:	f240 432a 	movw	r3, #1066	@ 0x42a
 800866a:	4013      	ands	r3, r2
 800866c:	2b00      	cmp	r3, #0
 800866e:	d0d6      	beq.n	800861e <SD_FindSCR+0x96>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008676:	f003 0308 	and.w	r3, r3, #8
 800867a:	2b00      	cmp	r3, #0
 800867c:	d005      	beq.n	800868a <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	2208      	movs	r2, #8
 8008684:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008686:	2308      	movs	r3, #8
 8008688:	e044      	b.n	8008714 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008690:	f003 0302 	and.w	r3, r3, #2
 8008694:	2b00      	cmp	r3, #0
 8008696:	d005      	beq.n	80086a4 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2202      	movs	r2, #2
 800869e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80086a0:	2302      	movs	r3, #2
 80086a2:	e037      	b.n	8008714 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086aa:	f003 0320 	and.w	r3, r3, #32
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d005      	beq.n	80086be <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2220      	movs	r2, #32
 80086b8:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80086ba:	2320      	movs	r3, #32
 80086bc:	e02a      	b.n	8008714 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f240 523a 	movw	r2, #1338	@ 0x53a
 80086c6:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	061a      	lsls	r2, r3, #24
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	021b      	lsls	r3, r3, #8
 80086d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80086d4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	0a1b      	lsrs	r3, r3, #8
 80086da:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086de:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	0e1b      	lsrs	r3, r3, #24
 80086e4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e8:	601a      	str	r2, [r3, #0]
    scr++;
 80086ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ec:	3304      	adds	r3, #4
 80086ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	061a      	lsls	r2, r3, #24
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	021b      	lsls	r3, r3, #8
 80086f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80086fc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	0a1b      	lsrs	r3, r3, #8
 8008702:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008706:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	0e1b      	lsrs	r3, r3, #24
 800870c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800870e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008710:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008712:	2300      	movs	r3, #0
}
 8008714:	4618      	mov	r0, r3
 8008716:	373c      	adds	r7, #60	@ 0x3c
 8008718:	46bd      	mov	sp, r7
 800871a:	bd90      	pop	{r4, r7, pc}

0800871c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e095      	b.n	800885a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008732:	2b00      	cmp	r3, #0
 8008734:	d108      	bne.n	8008748 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800873e:	d009      	beq.n	8008754 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	61da      	str	r2, [r3, #28]
 8008746:	e005      	b.n	8008754 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008760:	b2db      	uxtb	r3, r3
 8008762:	2b00      	cmp	r3, #0
 8008764:	d106      	bne.n	8008774 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f7f9 faea 	bl	8001d48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2202      	movs	r2, #2
 8008778:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800878a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008794:	d902      	bls.n	800879c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008796:	2300      	movs	r3, #0
 8008798:	60fb      	str	r3, [r7, #12]
 800879a:	e002      	b.n	80087a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800879c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80087a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	68db      	ldr	r3, [r3, #12]
 80087a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80087aa:	d007      	beq.n	80087bc <HAL_SPI_Init+0xa0>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80087b4:	d002      	beq.n	80087bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2200      	movs	r2, #0
 80087ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80087cc:	431a      	orrs	r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	691b      	ldr	r3, [r3, #16]
 80087d2:	f003 0302 	and.w	r3, r3, #2
 80087d6:	431a      	orrs	r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	695b      	ldr	r3, [r3, #20]
 80087dc:	f003 0301 	and.w	r3, r3, #1
 80087e0:	431a      	orrs	r2, r3
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	699b      	ldr	r3, [r3, #24]
 80087e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087ea:	431a      	orrs	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	69db      	ldr	r3, [r3, #28]
 80087f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80087f4:	431a      	orrs	r2, r3
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6a1b      	ldr	r3, [r3, #32]
 80087fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087fe:	ea42 0103 	orr.w	r1, r2, r3
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008806:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	430a      	orrs	r2, r1
 8008810:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	699b      	ldr	r3, [r3, #24]
 8008816:	0c1b      	lsrs	r3, r3, #16
 8008818:	f003 0204 	and.w	r2, r3, #4
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008820:	f003 0310 	and.w	r3, r3, #16
 8008824:	431a      	orrs	r2, r3
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800882a:	f003 0308 	and.w	r3, r3, #8
 800882e:	431a      	orrs	r2, r3
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008838:	ea42 0103 	orr.w	r1, r2, r3
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	430a      	orrs	r2, r1
 8008848:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2200      	movs	r2, #0
 800884e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008858:	2300      	movs	r3, #0
}
 800885a:	4618      	mov	r0, r3
 800885c:	3710      	adds	r7, #16
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}

08008862 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8008862:	b580      	push	{r7, lr}
 8008864:	b084      	sub	sp, #16
 8008866:	af00      	add	r7, sp, #0
 8008868:	60f8      	str	r0, [r7, #12]
 800886a:	60b9      	str	r1, [r7, #8]
 800886c:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d101      	bne.n	8008878 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8008874:	2301      	movs	r3, #1
 8008876:	e038      	b.n	80088ea <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b00      	cmp	r3, #0
 8008882:	d106      	bne.n	8008892 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2200      	movs	r2, #0
 8008888:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800888c:	68f8      	ldr	r0, [r7, #12]
 800888e:	f7f9 fb79 	bl	8001f84 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681a      	ldr	r2, [r3, #0]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	3308      	adds	r3, #8
 800889a:	4619      	mov	r1, r3
 800889c:	4610      	mov	r0, r2
 800889e:	f001 f8bb 	bl	8009a18 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	6818      	ldr	r0, [r3, #0]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	461a      	mov	r2, r3
 80088ac:	68b9      	ldr	r1, [r7, #8]
 80088ae:	f001 f943 	bl	8009b38 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6858      	ldr	r0, [r3, #4]
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	689a      	ldr	r2, [r3, #8]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088be:	6879      	ldr	r1, [r7, #4]
 80088c0:	f001 f984 	bl	8009bcc <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	6892      	ldr	r2, [r2, #8]
 80088cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68fa      	ldr	r2, [r7, #12]
 80088d6:	6892      	ldr	r2, [r2, #8]
 80088d8:	f041 0101 	orr.w	r1, r1, #1
 80088dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80088e8:	2300      	movs	r3, #0
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}

080088f2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b082      	sub	sp, #8
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d101      	bne.n	8008904 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008900:	2301      	movs	r3, #1
 8008902:	e040      	b.n	8008986 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008908:	2b00      	cmp	r3, #0
 800890a:	d106      	bne.n	800891a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2200      	movs	r2, #0
 8008910:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f7f9 f81b 	bl	8001950 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2224      	movs	r2, #36	@ 0x24
 800891e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f022 0201 	bic.w	r2, r2, #1
 800892e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008934:	2b00      	cmp	r3, #0
 8008936:	d002      	beq.n	800893e <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008938:	6878      	ldr	r0, [r7, #4]
 800893a:	f000 fe07 	bl	800954c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 fb4c 	bl	8008fdc <UART_SetConfig>
 8008944:	4603      	mov	r3, r0
 8008946:	2b01      	cmp	r3, #1
 8008948:	d101      	bne.n	800894e <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e01b      	b.n	8008986 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	685a      	ldr	r2, [r3, #4]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800895c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	689a      	ldr	r2, [r3, #8]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800896c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f042 0201 	orr.w	r2, r2, #1
 800897c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 fe86 	bl	8009690 <UART_CheckIdleState>
 8008984:	4603      	mov	r3, r0
}
 8008986:	4618      	mov	r0, r3
 8008988:	3708      	adds	r7, #8
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
	...

08008990 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b0ba      	sub	sp, #232	@ 0xe8
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	69db      	ldr	r3, [r3, #28]
 800899e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80089b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80089ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 80089be:	4013      	ands	r3, r2
 80089c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80089c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d115      	bne.n	80089f8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80089cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089d0:	f003 0320 	and.w	r3, r3, #32
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d00f      	beq.n	80089f8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80089d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089dc:	f003 0320 	and.w	r3, r3, #32
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d009      	beq.n	80089f8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f000 82ca 	beq.w	8008f82 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	4798      	blx	r3
      }
      return;
 80089f6:	e2c4      	b.n	8008f82 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80089f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	f000 8117 	beq.w	8008c30 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008a02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a06:	f003 0301 	and.w	r3, r3, #1
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d106      	bne.n	8008a1c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008a0e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008a12:	4b85      	ldr	r3, [pc, #532]	@ (8008c28 <HAL_UART_IRQHandler+0x298>)
 8008a14:	4013      	ands	r3, r2
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f000 810a 	beq.w	8008c30 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a20:	f003 0301 	and.w	r3, r3, #1
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d011      	beq.n	8008a4c <HAL_UART_IRQHandler+0xbc>
 8008a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00b      	beq.n	8008a4c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a42:	f043 0201 	orr.w	r2, r3, #1
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a50:	f003 0302 	and.w	r3, r3, #2
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d011      	beq.n	8008a7c <HAL_UART_IRQHandler+0xec>
 8008a58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a5c:	f003 0301 	and.w	r3, r3, #1
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d00b      	beq.n	8008a7c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	2202      	movs	r2, #2
 8008a6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a72:	f043 0204 	orr.w	r2, r3, #4
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a80:	f003 0304 	and.w	r3, r3, #4
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d011      	beq.n	8008aac <HAL_UART_IRQHandler+0x11c>
 8008a88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a8c:	f003 0301 	and.w	r3, r3, #1
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d00b      	beq.n	8008aac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2204      	movs	r2, #4
 8008a9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008aa2:	f043 0202 	orr.w	r2, r3, #2
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ab0:	f003 0308 	and.w	r3, r3, #8
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d017      	beq.n	8008ae8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008ab8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008abc:	f003 0320 	and.w	r3, r3, #32
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d105      	bne.n	8008ad0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008ac4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ac8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d00b      	beq.n	8008ae8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2208      	movs	r2, #8
 8008ad6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ade:	f043 0208 	orr.w	r2, r3, #8
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d012      	beq.n	8008b1a <HAL_UART_IRQHandler+0x18a>
 8008af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008af8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d00c      	beq.n	8008b1a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b08:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b10:	f043 0220 	orr.w	r2, r3, #32
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	f000 8230 	beq.w	8008f86 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b2a:	f003 0320 	and.w	r3, r3, #32
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d00d      	beq.n	8008b4e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008b32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b36:	f003 0320 	and.w	r3, r3, #32
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d007      	beq.n	8008b4e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d003      	beq.n	8008b4e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b54:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	689b      	ldr	r3, [r3, #8]
 8008b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b62:	2b40      	cmp	r3, #64	@ 0x40
 8008b64:	d005      	beq.n	8008b72 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008b66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008b6a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d04f      	beq.n	8008c12 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 fea1 	bl	80098ba <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	689b      	ldr	r3, [r3, #8]
 8008b7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b82:	2b40      	cmp	r3, #64	@ 0x40
 8008b84:	d141      	bne.n	8008c0a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	3308      	adds	r3, #8
 8008b8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b94:	e853 3f00 	ldrex	r3, [r3]
 8008b98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008b9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ba0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ba4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	3308      	adds	r3, #8
 8008bae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008bb2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008bb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008bbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008bc2:	e841 2300 	strex	r3, r2, [r1]
 8008bc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008bca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1d9      	bne.n	8008b86 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d013      	beq.n	8008c02 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bde:	4a13      	ldr	r2, [pc, #76]	@ (8008c2c <HAL_UART_IRQHandler+0x29c>)
 8008be0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008be6:	4618      	mov	r0, r3
 8008be8:	f7fa fe20 	bl	800382c <HAL_DMA_Abort_IT>
 8008bec:	4603      	mov	r3, r0
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d017      	beq.n	8008c22 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bf8:	687a      	ldr	r2, [r7, #4]
 8008bfa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008bfc:	4610      	mov	r0, r2
 8008bfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c00:	e00f      	b.n	8008c22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 f9d4 	bl	8008fb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c08:	e00b      	b.n	8008c22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f9d0 	bl	8008fb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c10:	e007      	b.n	8008c22 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 f9cc 	bl	8008fb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008c20:	e1b1      	b.n	8008f86 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c22:	bf00      	nop
    return;
 8008c24:	e1af      	b.n	8008f86 <HAL_UART_IRQHandler+0x5f6>
 8008c26:	bf00      	nop
 8008c28:	04000120 	.word	0x04000120
 8008c2c:	08009983 	.word	0x08009983

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	f040 816a 	bne.w	8008f0e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c3e:	f003 0310 	and.w	r3, r3, #16
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	f000 8163 	beq.w	8008f0e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008c48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c4c:	f003 0310 	and.w	r3, r3, #16
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	f000 815c 	beq.w	8008f0e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	2210      	movs	r2, #16
 8008c5c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c68:	2b40      	cmp	r3, #64	@ 0x40
 8008c6a:	f040 80d4 	bne.w	8008e16 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008c7a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	f000 80ad 	beq.w	8008dde <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008c8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	f080 80a5 	bcs.w	8008dde <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c9a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f003 0320 	and.w	r3, r3, #32
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	f040 8086 	bne.w	8008dbc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008cbc:	e853 3f00 	ldrex	r3, [r3]
 8008cc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008cc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008cc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ccc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008cda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008cde:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008ce6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008cea:	e841 2300 	strex	r3, r2, [r1]
 8008cee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008cf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d1da      	bne.n	8008cb0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	3308      	adds	r3, #8
 8008d00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d04:	e853 3f00 	ldrex	r3, [r3]
 8008d08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d0c:	f023 0301 	bic.w	r3, r3, #1
 8008d10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	3308      	adds	r3, #8
 8008d1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008d1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008d22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d2a:	e841 2300 	strex	r3, r2, [r1]
 8008d2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008d30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d1e1      	bne.n	8008cfa <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	3308      	adds	r3, #8
 8008d3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d40:	e853 3f00 	ldrex	r3, [r3]
 8008d44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008d46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	3308      	adds	r3, #8
 8008d56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008d5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008d62:	e841 2300 	strex	r3, r2, [r1]
 8008d66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008d68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d1e3      	bne.n	8008d36 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2220      	movs	r2, #32
 8008d72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d84:	e853 3f00 	ldrex	r3, [r3]
 8008d88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d8c:	f023 0310 	bic.w	r3, r3, #16
 8008d90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	461a      	mov	r2, r3
 8008d9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008da0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008da4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008da6:	e841 2300 	strex	r3, r2, [r1]
 8008daa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008dac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1e4      	bne.n	8008d7c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008db6:	4618      	mov	r0, r3
 8008db8:	f7fa fcfa 	bl	80037b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008dce:	b29b      	uxth	r3, r3
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	b29b      	uxth	r3, r3
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 f8f4 	bl	8008fc4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008ddc:	e0d5      	b.n	8008f8a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008de4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008de8:	429a      	cmp	r2, r3
 8008dea:	f040 80ce 	bne.w	8008f8a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f003 0320 	and.w	r3, r3, #32
 8008dfa:	2b20      	cmp	r3, #32
 8008dfc:	f040 80c5 	bne.w	8008f8a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2202      	movs	r2, #2
 8008e04:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f000 f8d8 	bl	8008fc4 <HAL_UARTEx_RxEventCallback>
      return;
 8008e14:	e0b9      	b.n	8008f8a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	1ad3      	subs	r3, r2, r3
 8008e26:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	f000 80ab 	beq.w	8008f8e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8008e38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	f000 80a6 	beq.w	8008f8e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e4a:	e853 3f00 	ldrex	r3, [r3]
 8008e4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	461a      	mov	r2, r3
 8008e60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008e64:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e6c:	e841 2300 	strex	r3, r2, [r1]
 8008e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d1e4      	bne.n	8008e42 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	3308      	adds	r3, #8
 8008e7e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e82:	e853 3f00 	ldrex	r3, [r3]
 8008e86:	623b      	str	r3, [r7, #32]
   return(result);
 8008e88:	6a3b      	ldr	r3, [r7, #32]
 8008e8a:	f023 0301 	bic.w	r3, r3, #1
 8008e8e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	3308      	adds	r3, #8
 8008e98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008e9c:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ea2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ea4:	e841 2300 	strex	r3, r2, [r1]
 8008ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1e3      	bne.n	8008e78 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2220      	movs	r2, #32
 8008eb4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	e853 3f00 	ldrex	r3, [r3]
 8008ed0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f023 0310 	bic.w	r3, r3, #16
 8008ed8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008ee6:	61fb      	str	r3, [r7, #28]
 8008ee8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eea:	69b9      	ldr	r1, [r7, #24]
 8008eec:	69fa      	ldr	r2, [r7, #28]
 8008eee:	e841 2300 	strex	r3, r2, [r1]
 8008ef2:	617b      	str	r3, [r7, #20]
   return(result);
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1e4      	bne.n	8008ec4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2202      	movs	r2, #2
 8008efe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f04:	4619      	mov	r1, r3
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 f85c 	bl	8008fc4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008f0c:	e03f      	b.n	8008f8e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d00e      	beq.n	8008f38 <HAL_UART_IRQHandler+0x5a8>
 8008f1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d008      	beq.n	8008f38 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008f2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 fd66 	bl	8009a02 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008f36:	e02d      	b.n	8008f94 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00e      	beq.n	8008f62 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d008      	beq.n	8008f62 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d01c      	beq.n	8008f92 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	4798      	blx	r3
    }
    return;
 8008f60:	e017      	b.n	8008f92 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d012      	beq.n	8008f94 <HAL_UART_IRQHandler+0x604>
 8008f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d00c      	beq.n	8008f94 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 fd17 	bl	80099ae <UART_EndTransmit_IT>
    return;
 8008f80:	e008      	b.n	8008f94 <HAL_UART_IRQHandler+0x604>
      return;
 8008f82:	bf00      	nop
 8008f84:	e006      	b.n	8008f94 <HAL_UART_IRQHandler+0x604>
    return;
 8008f86:	bf00      	nop
 8008f88:	e004      	b.n	8008f94 <HAL_UART_IRQHandler+0x604>
      return;
 8008f8a:	bf00      	nop
 8008f8c:	e002      	b.n	8008f94 <HAL_UART_IRQHandler+0x604>
      return;
 8008f8e:	bf00      	nop
 8008f90:	e000      	b.n	8008f94 <HAL_UART_IRQHandler+0x604>
    return;
 8008f92:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008f94:	37e8      	adds	r7, #232	@ 0xe8
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop

08008f9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008fa4:	bf00      	nop
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	460b      	mov	r3, r1
 8008fce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008fd0:	bf00      	nop
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr

08008fdc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fe0:	b08a      	sub	sp, #40	@ 0x28
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	689a      	ldr	r2, [r3, #8]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	691b      	ldr	r3, [r3, #16]
 8008ff4:	431a      	orrs	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	695b      	ldr	r3, [r3, #20]
 8008ffa:	431a      	orrs	r2, r3
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	69db      	ldr	r3, [r3, #28]
 8009000:	4313      	orrs	r3, r2
 8009002:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	4ba4      	ldr	r3, [pc, #656]	@ (800929c <UART_SetConfig+0x2c0>)
 800900c:	4013      	ands	r3, r2
 800900e:	68fa      	ldr	r2, [r7, #12]
 8009010:	6812      	ldr	r2, [r2, #0]
 8009012:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009014:	430b      	orrs	r3, r1
 8009016:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	68da      	ldr	r2, [r3, #12]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	430a      	orrs	r2, r1
 800902c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	699b      	ldr	r3, [r3, #24]
 8009032:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a99      	ldr	r2, [pc, #612]	@ (80092a0 <UART_SetConfig+0x2c4>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d004      	beq.n	8009048 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009044:	4313      	orrs	r3, r2
 8009046:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009058:	430a      	orrs	r2, r1
 800905a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a90      	ldr	r2, [pc, #576]	@ (80092a4 <UART_SetConfig+0x2c8>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d126      	bne.n	80090b4 <UART_SetConfig+0xd8>
 8009066:	4b90      	ldr	r3, [pc, #576]	@ (80092a8 <UART_SetConfig+0x2cc>)
 8009068:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800906c:	f003 0303 	and.w	r3, r3, #3
 8009070:	2b03      	cmp	r3, #3
 8009072:	d81b      	bhi.n	80090ac <UART_SetConfig+0xd0>
 8009074:	a201      	add	r2, pc, #4	@ (adr r2, 800907c <UART_SetConfig+0xa0>)
 8009076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800907a:	bf00      	nop
 800907c:	0800908d 	.word	0x0800908d
 8009080:	0800909d 	.word	0x0800909d
 8009084:	08009095 	.word	0x08009095
 8009088:	080090a5 	.word	0x080090a5
 800908c:	2301      	movs	r3, #1
 800908e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009092:	e116      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009094:	2302      	movs	r3, #2
 8009096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800909a:	e112      	b.n	80092c2 <UART_SetConfig+0x2e6>
 800909c:	2304      	movs	r3, #4
 800909e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090a2:	e10e      	b.n	80092c2 <UART_SetConfig+0x2e6>
 80090a4:	2308      	movs	r3, #8
 80090a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090aa:	e10a      	b.n	80092c2 <UART_SetConfig+0x2e6>
 80090ac:	2310      	movs	r3, #16
 80090ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090b2:	e106      	b.n	80092c2 <UART_SetConfig+0x2e6>
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a7c      	ldr	r2, [pc, #496]	@ (80092ac <UART_SetConfig+0x2d0>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d138      	bne.n	8009130 <UART_SetConfig+0x154>
 80090be:	4b7a      	ldr	r3, [pc, #488]	@ (80092a8 <UART_SetConfig+0x2cc>)
 80090c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090c4:	f003 030c 	and.w	r3, r3, #12
 80090c8:	2b0c      	cmp	r3, #12
 80090ca:	d82d      	bhi.n	8009128 <UART_SetConfig+0x14c>
 80090cc:	a201      	add	r2, pc, #4	@ (adr r2, 80090d4 <UART_SetConfig+0xf8>)
 80090ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090d2:	bf00      	nop
 80090d4:	08009109 	.word	0x08009109
 80090d8:	08009129 	.word	0x08009129
 80090dc:	08009129 	.word	0x08009129
 80090e0:	08009129 	.word	0x08009129
 80090e4:	08009119 	.word	0x08009119
 80090e8:	08009129 	.word	0x08009129
 80090ec:	08009129 	.word	0x08009129
 80090f0:	08009129 	.word	0x08009129
 80090f4:	08009111 	.word	0x08009111
 80090f8:	08009129 	.word	0x08009129
 80090fc:	08009129 	.word	0x08009129
 8009100:	08009129 	.word	0x08009129
 8009104:	08009121 	.word	0x08009121
 8009108:	2300      	movs	r3, #0
 800910a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800910e:	e0d8      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009110:	2302      	movs	r3, #2
 8009112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009116:	e0d4      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009118:	2304      	movs	r3, #4
 800911a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800911e:	e0d0      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009120:	2308      	movs	r3, #8
 8009122:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009126:	e0cc      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009128:	2310      	movs	r3, #16
 800912a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800912e:	e0c8      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a5e      	ldr	r2, [pc, #376]	@ (80092b0 <UART_SetConfig+0x2d4>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d125      	bne.n	8009186 <UART_SetConfig+0x1aa>
 800913a:	4b5b      	ldr	r3, [pc, #364]	@ (80092a8 <UART_SetConfig+0x2cc>)
 800913c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009140:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009144:	2b30      	cmp	r3, #48	@ 0x30
 8009146:	d016      	beq.n	8009176 <UART_SetConfig+0x19a>
 8009148:	2b30      	cmp	r3, #48	@ 0x30
 800914a:	d818      	bhi.n	800917e <UART_SetConfig+0x1a2>
 800914c:	2b20      	cmp	r3, #32
 800914e:	d00a      	beq.n	8009166 <UART_SetConfig+0x18a>
 8009150:	2b20      	cmp	r3, #32
 8009152:	d814      	bhi.n	800917e <UART_SetConfig+0x1a2>
 8009154:	2b00      	cmp	r3, #0
 8009156:	d002      	beq.n	800915e <UART_SetConfig+0x182>
 8009158:	2b10      	cmp	r3, #16
 800915a:	d008      	beq.n	800916e <UART_SetConfig+0x192>
 800915c:	e00f      	b.n	800917e <UART_SetConfig+0x1a2>
 800915e:	2300      	movs	r3, #0
 8009160:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009164:	e0ad      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009166:	2302      	movs	r3, #2
 8009168:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800916c:	e0a9      	b.n	80092c2 <UART_SetConfig+0x2e6>
 800916e:	2304      	movs	r3, #4
 8009170:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009174:	e0a5      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009176:	2308      	movs	r3, #8
 8009178:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800917c:	e0a1      	b.n	80092c2 <UART_SetConfig+0x2e6>
 800917e:	2310      	movs	r3, #16
 8009180:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009184:	e09d      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a4a      	ldr	r2, [pc, #296]	@ (80092b4 <UART_SetConfig+0x2d8>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d125      	bne.n	80091dc <UART_SetConfig+0x200>
 8009190:	4b45      	ldr	r3, [pc, #276]	@ (80092a8 <UART_SetConfig+0x2cc>)
 8009192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009196:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800919a:	2bc0      	cmp	r3, #192	@ 0xc0
 800919c:	d016      	beq.n	80091cc <UART_SetConfig+0x1f0>
 800919e:	2bc0      	cmp	r3, #192	@ 0xc0
 80091a0:	d818      	bhi.n	80091d4 <UART_SetConfig+0x1f8>
 80091a2:	2b80      	cmp	r3, #128	@ 0x80
 80091a4:	d00a      	beq.n	80091bc <UART_SetConfig+0x1e0>
 80091a6:	2b80      	cmp	r3, #128	@ 0x80
 80091a8:	d814      	bhi.n	80091d4 <UART_SetConfig+0x1f8>
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d002      	beq.n	80091b4 <UART_SetConfig+0x1d8>
 80091ae:	2b40      	cmp	r3, #64	@ 0x40
 80091b0:	d008      	beq.n	80091c4 <UART_SetConfig+0x1e8>
 80091b2:	e00f      	b.n	80091d4 <UART_SetConfig+0x1f8>
 80091b4:	2300      	movs	r3, #0
 80091b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091ba:	e082      	b.n	80092c2 <UART_SetConfig+0x2e6>
 80091bc:	2302      	movs	r3, #2
 80091be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091c2:	e07e      	b.n	80092c2 <UART_SetConfig+0x2e6>
 80091c4:	2304      	movs	r3, #4
 80091c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091ca:	e07a      	b.n	80092c2 <UART_SetConfig+0x2e6>
 80091cc:	2308      	movs	r3, #8
 80091ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091d2:	e076      	b.n	80092c2 <UART_SetConfig+0x2e6>
 80091d4:	2310      	movs	r3, #16
 80091d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80091da:	e072      	b.n	80092c2 <UART_SetConfig+0x2e6>
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a35      	ldr	r2, [pc, #212]	@ (80092b8 <UART_SetConfig+0x2dc>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d12a      	bne.n	800923c <UART_SetConfig+0x260>
 80091e6:	4b30      	ldr	r3, [pc, #192]	@ (80092a8 <UART_SetConfig+0x2cc>)
 80091e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80091f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091f4:	d01a      	beq.n	800922c <UART_SetConfig+0x250>
 80091f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091fa:	d81b      	bhi.n	8009234 <UART_SetConfig+0x258>
 80091fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009200:	d00c      	beq.n	800921c <UART_SetConfig+0x240>
 8009202:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009206:	d815      	bhi.n	8009234 <UART_SetConfig+0x258>
 8009208:	2b00      	cmp	r3, #0
 800920a:	d003      	beq.n	8009214 <UART_SetConfig+0x238>
 800920c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009210:	d008      	beq.n	8009224 <UART_SetConfig+0x248>
 8009212:	e00f      	b.n	8009234 <UART_SetConfig+0x258>
 8009214:	2300      	movs	r3, #0
 8009216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800921a:	e052      	b.n	80092c2 <UART_SetConfig+0x2e6>
 800921c:	2302      	movs	r3, #2
 800921e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009222:	e04e      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009224:	2304      	movs	r3, #4
 8009226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800922a:	e04a      	b.n	80092c2 <UART_SetConfig+0x2e6>
 800922c:	2308      	movs	r3, #8
 800922e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009232:	e046      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009234:	2310      	movs	r3, #16
 8009236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800923a:	e042      	b.n	80092c2 <UART_SetConfig+0x2e6>
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a17      	ldr	r2, [pc, #92]	@ (80092a0 <UART_SetConfig+0x2c4>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d13a      	bne.n	80092bc <UART_SetConfig+0x2e0>
 8009246:	4b18      	ldr	r3, [pc, #96]	@ (80092a8 <UART_SetConfig+0x2cc>)
 8009248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800924c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009250:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009254:	d01a      	beq.n	800928c <UART_SetConfig+0x2b0>
 8009256:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800925a:	d81b      	bhi.n	8009294 <UART_SetConfig+0x2b8>
 800925c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009260:	d00c      	beq.n	800927c <UART_SetConfig+0x2a0>
 8009262:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009266:	d815      	bhi.n	8009294 <UART_SetConfig+0x2b8>
 8009268:	2b00      	cmp	r3, #0
 800926a:	d003      	beq.n	8009274 <UART_SetConfig+0x298>
 800926c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009270:	d008      	beq.n	8009284 <UART_SetConfig+0x2a8>
 8009272:	e00f      	b.n	8009294 <UART_SetConfig+0x2b8>
 8009274:	2300      	movs	r3, #0
 8009276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800927a:	e022      	b.n	80092c2 <UART_SetConfig+0x2e6>
 800927c:	2302      	movs	r3, #2
 800927e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009282:	e01e      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009284:	2304      	movs	r3, #4
 8009286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800928a:	e01a      	b.n	80092c2 <UART_SetConfig+0x2e6>
 800928c:	2308      	movs	r3, #8
 800928e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009292:	e016      	b.n	80092c2 <UART_SetConfig+0x2e6>
 8009294:	2310      	movs	r3, #16
 8009296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800929a:	e012      	b.n	80092c2 <UART_SetConfig+0x2e6>
 800929c:	efff69f3 	.word	0xefff69f3
 80092a0:	40008000 	.word	0x40008000
 80092a4:	40013800 	.word	0x40013800
 80092a8:	40021000 	.word	0x40021000
 80092ac:	40004400 	.word	0x40004400
 80092b0:	40004800 	.word	0x40004800
 80092b4:	40004c00 	.word	0x40004c00
 80092b8:	40005000 	.word	0x40005000
 80092bc:	2310      	movs	r3, #16
 80092be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a9f      	ldr	r2, [pc, #636]	@ (8009544 <UART_SetConfig+0x568>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d17a      	bne.n	80093c2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80092cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80092d0:	2b08      	cmp	r3, #8
 80092d2:	d824      	bhi.n	800931e <UART_SetConfig+0x342>
 80092d4:	a201      	add	r2, pc, #4	@ (adr r2, 80092dc <UART_SetConfig+0x300>)
 80092d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092da:	bf00      	nop
 80092dc:	08009301 	.word	0x08009301
 80092e0:	0800931f 	.word	0x0800931f
 80092e4:	08009309 	.word	0x08009309
 80092e8:	0800931f 	.word	0x0800931f
 80092ec:	0800930f 	.word	0x0800930f
 80092f0:	0800931f 	.word	0x0800931f
 80092f4:	0800931f 	.word	0x0800931f
 80092f8:	0800931f 	.word	0x0800931f
 80092fc:	08009317 	.word	0x08009317
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009300:	f7fc fe50 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8009304:	61f8      	str	r0, [r7, #28]
        break;
 8009306:	e010      	b.n	800932a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009308:	4b8f      	ldr	r3, [pc, #572]	@ (8009548 <UART_SetConfig+0x56c>)
 800930a:	61fb      	str	r3, [r7, #28]
        break;
 800930c:	e00d      	b.n	800932a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800930e:	f7fc fdb1 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 8009312:	61f8      	str	r0, [r7, #28]
        break;
 8009314:	e009      	b.n	800932a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009316:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800931a:	61fb      	str	r3, [r7, #28]
        break;
 800931c:	e005      	b.n	800932a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800931e:	2300      	movs	r3, #0
 8009320:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009322:	2301      	movs	r3, #1
 8009324:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009328:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800932a:	69fb      	ldr	r3, [r7, #28]
 800932c:	2b00      	cmp	r3, #0
 800932e:	f000 80fb 	beq.w	8009528 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	685a      	ldr	r2, [r3, #4]
 8009336:	4613      	mov	r3, r2
 8009338:	005b      	lsls	r3, r3, #1
 800933a:	4413      	add	r3, r2
 800933c:	69fa      	ldr	r2, [r7, #28]
 800933e:	429a      	cmp	r2, r3
 8009340:	d305      	bcc.n	800934e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009348:	69fa      	ldr	r2, [r7, #28]
 800934a:	429a      	cmp	r2, r3
 800934c:	d903      	bls.n	8009356 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800934e:	2301      	movs	r3, #1
 8009350:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009354:	e0e8      	b.n	8009528 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009356:	69fb      	ldr	r3, [r7, #28]
 8009358:	2200      	movs	r2, #0
 800935a:	461c      	mov	r4, r3
 800935c:	4615      	mov	r5, r2
 800935e:	f04f 0200 	mov.w	r2, #0
 8009362:	f04f 0300 	mov.w	r3, #0
 8009366:	022b      	lsls	r3, r5, #8
 8009368:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800936c:	0222      	lsls	r2, r4, #8
 800936e:	68f9      	ldr	r1, [r7, #12]
 8009370:	6849      	ldr	r1, [r1, #4]
 8009372:	0849      	lsrs	r1, r1, #1
 8009374:	2000      	movs	r0, #0
 8009376:	4688      	mov	r8, r1
 8009378:	4681      	mov	r9, r0
 800937a:	eb12 0a08 	adds.w	sl, r2, r8
 800937e:	eb43 0b09 	adc.w	fp, r3, r9
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	603b      	str	r3, [r7, #0]
 800938a:	607a      	str	r2, [r7, #4]
 800938c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009390:	4650      	mov	r0, sl
 8009392:	4659      	mov	r1, fp
 8009394:	f7f6 ff2a 	bl	80001ec <__aeabi_uldivmod>
 8009398:	4602      	mov	r2, r0
 800939a:	460b      	mov	r3, r1
 800939c:	4613      	mov	r3, r2
 800939e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80093a0:	69bb      	ldr	r3, [r7, #24]
 80093a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093a6:	d308      	bcc.n	80093ba <UART_SetConfig+0x3de>
 80093a8:	69bb      	ldr	r3, [r7, #24]
 80093aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093ae:	d204      	bcs.n	80093ba <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	69ba      	ldr	r2, [r7, #24]
 80093b6:	60da      	str	r2, [r3, #12]
 80093b8:	e0b6      	b.n	8009528 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80093ba:	2301      	movs	r3, #1
 80093bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80093c0:	e0b2      	b.n	8009528 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	69db      	ldr	r3, [r3, #28]
 80093c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093ca:	d15e      	bne.n	800948a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80093cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80093d0:	2b08      	cmp	r3, #8
 80093d2:	d828      	bhi.n	8009426 <UART_SetConfig+0x44a>
 80093d4:	a201      	add	r2, pc, #4	@ (adr r2, 80093dc <UART_SetConfig+0x400>)
 80093d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093da:	bf00      	nop
 80093dc:	08009401 	.word	0x08009401
 80093e0:	08009409 	.word	0x08009409
 80093e4:	08009411 	.word	0x08009411
 80093e8:	08009427 	.word	0x08009427
 80093ec:	08009417 	.word	0x08009417
 80093f0:	08009427 	.word	0x08009427
 80093f4:	08009427 	.word	0x08009427
 80093f8:	08009427 	.word	0x08009427
 80093fc:	0800941f 	.word	0x0800941f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009400:	f7fc fdd0 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 8009404:	61f8      	str	r0, [r7, #28]
        break;
 8009406:	e014      	b.n	8009432 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009408:	f7fc fde2 	bl	8005fd0 <HAL_RCC_GetPCLK2Freq>
 800940c:	61f8      	str	r0, [r7, #28]
        break;
 800940e:	e010      	b.n	8009432 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009410:	4b4d      	ldr	r3, [pc, #308]	@ (8009548 <UART_SetConfig+0x56c>)
 8009412:	61fb      	str	r3, [r7, #28]
        break;
 8009414:	e00d      	b.n	8009432 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009416:	f7fc fd2d 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 800941a:	61f8      	str	r0, [r7, #28]
        break;
 800941c:	e009      	b.n	8009432 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800941e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009422:	61fb      	str	r3, [r7, #28]
        break;
 8009424:	e005      	b.n	8009432 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009426:	2300      	movs	r3, #0
 8009428:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800942a:	2301      	movs	r3, #1
 800942c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009430:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009432:	69fb      	ldr	r3, [r7, #28]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d077      	beq.n	8009528 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009438:	69fb      	ldr	r3, [r7, #28]
 800943a:	005a      	lsls	r2, r3, #1
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	085b      	lsrs	r3, r3, #1
 8009442:	441a      	add	r2, r3
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	fbb2 f3f3 	udiv	r3, r2, r3
 800944c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	2b0f      	cmp	r3, #15
 8009452:	d916      	bls.n	8009482 <UART_SetConfig+0x4a6>
 8009454:	69bb      	ldr	r3, [r7, #24]
 8009456:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800945a:	d212      	bcs.n	8009482 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800945c:	69bb      	ldr	r3, [r7, #24]
 800945e:	b29b      	uxth	r3, r3
 8009460:	f023 030f 	bic.w	r3, r3, #15
 8009464:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009466:	69bb      	ldr	r3, [r7, #24]
 8009468:	085b      	lsrs	r3, r3, #1
 800946a:	b29b      	uxth	r3, r3
 800946c:	f003 0307 	and.w	r3, r3, #7
 8009470:	b29a      	uxth	r2, r3
 8009472:	8afb      	ldrh	r3, [r7, #22]
 8009474:	4313      	orrs	r3, r2
 8009476:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	8afa      	ldrh	r2, [r7, #22]
 800947e:	60da      	str	r2, [r3, #12]
 8009480:	e052      	b.n	8009528 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009488:	e04e      	b.n	8009528 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800948a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800948e:	2b08      	cmp	r3, #8
 8009490:	d827      	bhi.n	80094e2 <UART_SetConfig+0x506>
 8009492:	a201      	add	r2, pc, #4	@ (adr r2, 8009498 <UART_SetConfig+0x4bc>)
 8009494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009498:	080094bd 	.word	0x080094bd
 800949c:	080094c5 	.word	0x080094c5
 80094a0:	080094cd 	.word	0x080094cd
 80094a4:	080094e3 	.word	0x080094e3
 80094a8:	080094d3 	.word	0x080094d3
 80094ac:	080094e3 	.word	0x080094e3
 80094b0:	080094e3 	.word	0x080094e3
 80094b4:	080094e3 	.word	0x080094e3
 80094b8:	080094db 	.word	0x080094db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094bc:	f7fc fd72 	bl	8005fa4 <HAL_RCC_GetPCLK1Freq>
 80094c0:	61f8      	str	r0, [r7, #28]
        break;
 80094c2:	e014      	b.n	80094ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094c4:	f7fc fd84 	bl	8005fd0 <HAL_RCC_GetPCLK2Freq>
 80094c8:	61f8      	str	r0, [r7, #28]
        break;
 80094ca:	e010      	b.n	80094ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094cc:	4b1e      	ldr	r3, [pc, #120]	@ (8009548 <UART_SetConfig+0x56c>)
 80094ce:	61fb      	str	r3, [r7, #28]
        break;
 80094d0:	e00d      	b.n	80094ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094d2:	f7fc fccf 	bl	8005e74 <HAL_RCC_GetSysClockFreq>
 80094d6:	61f8      	str	r0, [r7, #28]
        break;
 80094d8:	e009      	b.n	80094ee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094de:	61fb      	str	r3, [r7, #28]
        break;
 80094e0:	e005      	b.n	80094ee <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80094e2:	2300      	movs	r3, #0
 80094e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80094ec:	bf00      	nop
    }

    if (pclk != 0U)
 80094ee:	69fb      	ldr	r3, [r7, #28]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d019      	beq.n	8009528 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	085a      	lsrs	r2, r3, #1
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	441a      	add	r2, r3
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	fbb2 f3f3 	udiv	r3, r2, r3
 8009506:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009508:	69bb      	ldr	r3, [r7, #24]
 800950a:	2b0f      	cmp	r3, #15
 800950c:	d909      	bls.n	8009522 <UART_SetConfig+0x546>
 800950e:	69bb      	ldr	r3, [r7, #24]
 8009510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009514:	d205      	bcs.n	8009522 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009516:	69bb      	ldr	r3, [r7, #24]
 8009518:	b29a      	uxth	r2, r3
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	60da      	str	r2, [r3, #12]
 8009520:	e002      	b.n	8009528 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009522:	2301      	movs	r3, #1
 8009524:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2200      	movs	r2, #0
 800952c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2200      	movs	r2, #0
 8009532:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009534:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009538:	4618      	mov	r0, r3
 800953a:	3728      	adds	r7, #40	@ 0x28
 800953c:	46bd      	mov	sp, r7
 800953e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009542:	bf00      	nop
 8009544:	40008000 	.word	0x40008000
 8009548:	00f42400 	.word	0x00f42400

0800954c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800954c:	b480      	push	{r7}
 800954e:	b083      	sub	sp, #12
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009558:	f003 0308 	and.w	r3, r3, #8
 800955c:	2b00      	cmp	r3, #0
 800955e:	d00a      	beq.n	8009576 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	430a      	orrs	r2, r1
 8009574:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800957a:	f003 0301 	and.w	r3, r3, #1
 800957e:	2b00      	cmp	r3, #0
 8009580:	d00a      	beq.n	8009598 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	430a      	orrs	r2, r1
 8009596:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800959c:	f003 0302 	and.w	r3, r3, #2
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d00a      	beq.n	80095ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	685b      	ldr	r3, [r3, #4]
 80095aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	430a      	orrs	r2, r1
 80095b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095be:	f003 0304 	and.w	r3, r3, #4
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d00a      	beq.n	80095dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	430a      	orrs	r2, r1
 80095da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095e0:	f003 0310 	and.w	r3, r3, #16
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d00a      	beq.n	80095fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	689b      	ldr	r3, [r3, #8]
 80095ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	430a      	orrs	r2, r1
 80095fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009602:	f003 0320 	and.w	r3, r3, #32
 8009606:	2b00      	cmp	r3, #0
 8009608:	d00a      	beq.n	8009620 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	689b      	ldr	r3, [r3, #8]
 8009610:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	430a      	orrs	r2, r1
 800961e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009624:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009628:	2b00      	cmp	r3, #0
 800962a:	d01a      	beq.n	8009662 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	430a      	orrs	r2, r1
 8009640:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009646:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800964a:	d10a      	bne.n	8009662 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	430a      	orrs	r2, r1
 8009660:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800966a:	2b00      	cmp	r3, #0
 800966c:	d00a      	beq.n	8009684 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	430a      	orrs	r2, r1
 8009682:	605a      	str	r2, [r3, #4]
  }
}
 8009684:	bf00      	nop
 8009686:	370c      	adds	r7, #12
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr

08009690 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b098      	sub	sp, #96	@ 0x60
 8009694:	af02      	add	r7, sp, #8
 8009696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2200      	movs	r2, #0
 800969c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80096a0:	f7f8 fddc 	bl	800225c <HAL_GetTick>
 80096a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f003 0308 	and.w	r3, r3, #8
 80096b0:	2b08      	cmp	r3, #8
 80096b2:	d12e      	bne.n	8009712 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80096b8:	9300      	str	r3, [sp, #0]
 80096ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096bc:	2200      	movs	r2, #0
 80096be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f000 f88c 	bl	80097e0 <UART_WaitOnFlagUntilTimeout>
 80096c8:	4603      	mov	r3, r0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d021      	beq.n	8009712 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d6:	e853 3f00 	ldrex	r3, [r3]
 80096da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	461a      	mov	r2, r3
 80096ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80096ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096f4:	e841 2300 	strex	r3, r2, [r1]
 80096f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d1e6      	bne.n	80096ce <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2220      	movs	r2, #32
 8009704:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2200      	movs	r2, #0
 800970a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800970e:	2303      	movs	r3, #3
 8009710:	e062      	b.n	80097d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f003 0304 	and.w	r3, r3, #4
 800971c:	2b04      	cmp	r3, #4
 800971e:	d149      	bne.n	80097b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009720:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009728:	2200      	movs	r2, #0
 800972a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f000 f856 	bl	80097e0 <UART_WaitOnFlagUntilTimeout>
 8009734:	4603      	mov	r3, r0
 8009736:	2b00      	cmp	r3, #0
 8009738:	d03c      	beq.n	80097b4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009742:	e853 3f00 	ldrex	r3, [r3]
 8009746:	623b      	str	r3, [r7, #32]
   return(result);
 8009748:	6a3b      	ldr	r3, [r7, #32]
 800974a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800974e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	461a      	mov	r2, r3
 8009756:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009758:	633b      	str	r3, [r7, #48]	@ 0x30
 800975a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800975c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800975e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009760:	e841 2300 	strex	r3, r2, [r1]
 8009764:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1e6      	bne.n	800973a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	3308      	adds	r3, #8
 8009772:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	e853 3f00 	ldrex	r3, [r3]
 800977a:	60fb      	str	r3, [r7, #12]
   return(result);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f023 0301 	bic.w	r3, r3, #1
 8009782:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	3308      	adds	r3, #8
 800978a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800978c:	61fa      	str	r2, [r7, #28]
 800978e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009790:	69b9      	ldr	r1, [r7, #24]
 8009792:	69fa      	ldr	r2, [r7, #28]
 8009794:	e841 2300 	strex	r3, r2, [r1]
 8009798:	617b      	str	r3, [r7, #20]
   return(result);
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d1e5      	bne.n	800976c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2220      	movs	r2, #32
 80097a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2200      	movs	r2, #0
 80097ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097b0:	2303      	movs	r3, #3
 80097b2:	e011      	b.n	80097d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2220      	movs	r2, #32
 80097b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2220      	movs	r2, #32
 80097be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2200      	movs	r2, #0
 80097c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2200      	movs	r2, #0
 80097cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2200      	movs	r2, #0
 80097d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80097d6:	2300      	movs	r3, #0
}
 80097d8:	4618      	mov	r0, r3
 80097da:	3758      	adds	r7, #88	@ 0x58
 80097dc:	46bd      	mov	sp, r7
 80097de:	bd80      	pop	{r7, pc}

080097e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b084      	sub	sp, #16
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	60f8      	str	r0, [r7, #12]
 80097e8:	60b9      	str	r1, [r7, #8]
 80097ea:	603b      	str	r3, [r7, #0]
 80097ec:	4613      	mov	r3, r2
 80097ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097f0:	e04f      	b.n	8009892 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097f8:	d04b      	beq.n	8009892 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097fa:	f7f8 fd2f 	bl	800225c <HAL_GetTick>
 80097fe:	4602      	mov	r2, r0
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	1ad3      	subs	r3, r2, r3
 8009804:	69ba      	ldr	r2, [r7, #24]
 8009806:	429a      	cmp	r2, r3
 8009808:	d302      	bcc.n	8009810 <UART_WaitOnFlagUntilTimeout+0x30>
 800980a:	69bb      	ldr	r3, [r7, #24]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d101      	bne.n	8009814 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009810:	2303      	movs	r3, #3
 8009812:	e04e      	b.n	80098b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f003 0304 	and.w	r3, r3, #4
 800981e:	2b00      	cmp	r3, #0
 8009820:	d037      	beq.n	8009892 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	2b80      	cmp	r3, #128	@ 0x80
 8009826:	d034      	beq.n	8009892 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	2b40      	cmp	r3, #64	@ 0x40
 800982c:	d031      	beq.n	8009892 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	69db      	ldr	r3, [r3, #28]
 8009834:	f003 0308 	and.w	r3, r3, #8
 8009838:	2b08      	cmp	r3, #8
 800983a:	d110      	bne.n	800985e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2208      	movs	r2, #8
 8009842:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	f000 f838 	bl	80098ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2208      	movs	r2, #8
 800984e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2200      	movs	r2, #0
 8009856:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	e029      	b.n	80098b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	69db      	ldr	r3, [r3, #28]
 8009864:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009868:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800986c:	d111      	bne.n	8009892 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009876:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f000 f81e 	bl	80098ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2220      	movs	r2, #32
 8009882:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2200      	movs	r2, #0
 800988a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800988e:	2303      	movs	r3, #3
 8009890:	e00f      	b.n	80098b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	69da      	ldr	r2, [r3, #28]
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	4013      	ands	r3, r2
 800989c:	68ba      	ldr	r2, [r7, #8]
 800989e:	429a      	cmp	r2, r3
 80098a0:	bf0c      	ite	eq
 80098a2:	2301      	moveq	r3, #1
 80098a4:	2300      	movne	r3, #0
 80098a6:	b2db      	uxtb	r3, r3
 80098a8:	461a      	mov	r2, r3
 80098aa:	79fb      	ldrb	r3, [r7, #7]
 80098ac:	429a      	cmp	r2, r3
 80098ae:	d0a0      	beq.n	80097f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80098b0:	2300      	movs	r3, #0
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}

080098ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80098ba:	b480      	push	{r7}
 80098bc:	b095      	sub	sp, #84	@ 0x54
 80098be:	af00      	add	r7, sp, #0
 80098c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ca:	e853 3f00 	ldrex	r3, [r3]
 80098ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80098d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	461a      	mov	r2, r3
 80098de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80098e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80098e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80098e8:	e841 2300 	strex	r3, r2, [r1]
 80098ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80098ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d1e6      	bne.n	80098c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	3308      	adds	r3, #8
 80098fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fc:	6a3b      	ldr	r3, [r7, #32]
 80098fe:	e853 3f00 	ldrex	r3, [r3]
 8009902:	61fb      	str	r3, [r7, #28]
   return(result);
 8009904:	69fb      	ldr	r3, [r7, #28]
 8009906:	f023 0301 	bic.w	r3, r3, #1
 800990a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	3308      	adds	r3, #8
 8009912:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009914:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009916:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009918:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800991a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800991c:	e841 2300 	strex	r3, r2, [r1]
 8009920:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009924:	2b00      	cmp	r3, #0
 8009926:	d1e5      	bne.n	80098f4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800992c:	2b01      	cmp	r3, #1
 800992e:	d118      	bne.n	8009962 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	e853 3f00 	ldrex	r3, [r3]
 800993c:	60bb      	str	r3, [r7, #8]
   return(result);
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	f023 0310 	bic.w	r3, r3, #16
 8009944:	647b      	str	r3, [r7, #68]	@ 0x44
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	461a      	mov	r2, r3
 800994c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800994e:	61bb      	str	r3, [r7, #24]
 8009950:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009952:	6979      	ldr	r1, [r7, #20]
 8009954:	69ba      	ldr	r2, [r7, #24]
 8009956:	e841 2300 	strex	r3, r2, [r1]
 800995a:	613b      	str	r3, [r7, #16]
   return(result);
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d1e6      	bne.n	8009930 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2220      	movs	r2, #32
 8009966:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2200      	movs	r2, #0
 8009974:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009976:	bf00      	nop
 8009978:	3754      	adds	r7, #84	@ 0x54
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr

08009982 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009982:	b580      	push	{r7, lr}
 8009984:	b084      	sub	sp, #16
 8009986:	af00      	add	r7, sp, #0
 8009988:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800998e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	2200      	movs	r2, #0
 8009994:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2200      	movs	r2, #0
 800999c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80099a0:	68f8      	ldr	r0, [r7, #12]
 80099a2:	f7ff fb05 	bl	8008fb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099a6:	bf00      	nop
 80099a8:	3710      	adds	r7, #16
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b088      	sub	sp, #32
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	e853 3f00 	ldrex	r3, [r3]
 80099c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099ca:	61fb      	str	r3, [r7, #28]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	461a      	mov	r2, r3
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	61bb      	str	r3, [r7, #24]
 80099d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d8:	6979      	ldr	r1, [r7, #20]
 80099da:	69ba      	ldr	r2, [r7, #24]
 80099dc:	e841 2300 	strex	r3, r2, [r1]
 80099e0:	613b      	str	r3, [r7, #16]
   return(result);
 80099e2:	693b      	ldr	r3, [r7, #16]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d1e6      	bne.n	80099b6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2220      	movs	r2, #32
 80099ec:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2200      	movs	r2, #0
 80099f2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f7ff fad1 	bl	8008f9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099fa:	bf00      	nop
 80099fc:	3720      	adds	r7, #32
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}

08009a02 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009a02:	b480      	push	{r7}
 8009a04:	b083      	sub	sp, #12
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009a0a:	bf00      	nop
 8009a0c:	370c      	adds	r7, #12
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr
	...

08009a18 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b087      	sub	sp, #28
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
 8009a20:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	681a      	ldr	r2, [r3, #0]
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a2c:	683a      	ldr	r2, [r7, #0]
 8009a2e:	6812      	ldr	r2, [r2, #0]
 8009a30:	f023 0101 	bic.w	r1, r3, #1
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	2b08      	cmp	r3, #8
 8009a40:	d102      	bne.n	8009a48 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8009a42:	2340      	movs	r3, #64	@ 0x40
 8009a44:	617b      	str	r3, [r7, #20]
 8009a46:	e001      	b.n	8009a4c <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8009a50:	697b      	ldr	r3, [r7, #20]
 8009a52:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8009a58:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8009a5e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8009a64:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8009a6a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 8009a70:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8009a76:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8009a7c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 8009a82:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 8009a88:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 8009a8e:	4313      	orrs	r3, r2
 8009a90:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a96:	693a      	ldr	r2, [r7, #16]
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009aa0:	693a      	ldr	r2, [r7, #16]
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aaa:	693a      	ldr	r2, [r7, #16]
 8009aac:	4313      	orrs	r3, r2
 8009aae:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8009ab0:	4b20      	ldr	r3, [pc, #128]	@ (8009b34 <FMC_NORSRAM_Init+0x11c>)
 8009ab2:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009aba:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009ac2:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8009aca:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	681a      	ldr	r2, [r3, #0]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	43db      	mvns	r3, r3
 8009ada:	ea02 0103 	and.w	r1, r2, r3
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	681a      	ldr	r2, [r3, #0]
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	4319      	orrs	r1, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009af0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009af4:	d10c      	bne.n	8009b10 <FMC_NORSRAM_Init+0xf8>
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d008      	beq.n	8009b10 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b0a:	431a      	orrs	r2, r3
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d006      	beq.n	8009b26 <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b20:	431a      	orrs	r2, r3
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 8009b26:	2300      	movs	r3, #0
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	371c      	adds	r7, #28
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr
 8009b34:	0008fb7f 	.word	0x0008fb7f

08009b38 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b087      	sub	sp, #28
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	60b9      	str	r1, [r7, #8]
 8009b42:	607a      	str	r2, [r7, #4]
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
    Timing->AccessMode;
#else /* FMC_BTRx_DATAHLD */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8009b4e:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	689b      	ldr	r3, [r3, #8]
 8009b54:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 8009b56:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	691b      	ldr	r3, [r3, #16]
 8009b5c:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 8009b5e:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	695b      	ldr	r3, [r3, #20]
 8009b64:	3b01      	subs	r3, #1
 8009b66:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 8009b68:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8009b6a:	68bb      	ldr	r3, [r7, #8]
 8009b6c:	699b      	ldr	r3, [r3, #24]
 8009b6e:	3b02      	subs	r3, #2
 8009b70:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 8009b72:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 8009b7a:	687a      	ldr	r2, [r7, #4]
 8009b7c:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 8009b7e:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009b8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b92:	d113      	bne.n	8009bbc <FMC_NORSRAM_Timing_Init+0x84>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009b9c:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	695b      	ldr	r3, [r3, #20]
 8009ba2:	3b01      	subs	r3, #1
 8009ba4:	051b      	lsls	r3, r3, #20
 8009ba6:	697a      	ldr	r2, [r7, #20]
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	431a      	orrs	r2, r3
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009bbc:	2300      	movs	r3, #0
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	371c      	adds	r7, #28
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc8:	4770      	bx	lr
	...

08009bcc <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b085      	sub	sp, #20
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
 8009bd8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009be0:	d11d      	bne.n	8009c1e <FMC_NORSRAM_Extended_Timing_Init+0x52>
                                                     ((Timing->DataSetupTime)          << FMC_BWTRx_DATAST_Pos)  |
                                                     ((Timing->DataHoldTime)           << FMC_BWTRx_DATAHLD_Pos) |
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#else /* FMC_BTRx_DATAHLD */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	687a      	ldr	r2, [r7, #4]
 8009be6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009bea:	4b13      	ldr	r3, [pc, #76]	@ (8009c38 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8009bec:	4013      	ands	r3, r2
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	6811      	ldr	r1, [r2, #0]
 8009bf2:	68ba      	ldr	r2, [r7, #8]
 8009bf4:	6852      	ldr	r2, [r2, #4]
 8009bf6:	0112      	lsls	r2, r2, #4
 8009bf8:	4311      	orrs	r1, r2
 8009bfa:	68ba      	ldr	r2, [r7, #8]
 8009bfc:	6892      	ldr	r2, [r2, #8]
 8009bfe:	0212      	lsls	r2, r2, #8
 8009c00:	4311      	orrs	r1, r2
 8009c02:	68ba      	ldr	r2, [r7, #8]
 8009c04:	69d2      	ldr	r2, [r2, #28]
 8009c06:	4311      	orrs	r1, r2
 8009c08:	68ba      	ldr	r2, [r7, #8]
 8009c0a:	6912      	ldr	r2, [r2, #16]
 8009c0c:	0412      	lsls	r2, r2, #16
 8009c0e:	430a      	orrs	r2, r1
 8009c10:	ea43 0102 	orr.w	r1, r3, r2
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	687a      	ldr	r2, [r7, #4]
 8009c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009c1c:	e005      	b.n	8009c2a <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8009c26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8009c2a:	2300      	movs	r3, #0
}
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	3714      	adds	r7, #20
 8009c30:	46bd      	mov	sp, r7
 8009c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c36:	4770      	bx	lr
 8009c38:	cff00000 	.word	0xcff00000

08009c3c <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8009c3c:	b084      	sub	sp, #16
 8009c3e:	b480      	push	{r7}
 8009c40:	b085      	sub	sp, #20
 8009c42:	af00      	add	r7, sp, #0
 8009c44:	6078      	str	r0, [r7, #4]
 8009c46:	f107 001c 	add.w	r0, r7, #28
 8009c4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 8009c52:	6a3b      	ldr	r3, [r7, #32]
 8009c54:	68fa      	ldr	r2, [r7, #12]
 8009c56:	4313      	orrs	r3, r2
 8009c58:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 8009c5a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 8009c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  tmpreg |= (Init.ClockEdge           |\
 8009c5e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8009c62:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8009c66:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8009c6a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009c6c:	68fa      	ldr	r2, [r7, #12]
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8009c7a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009c7e:	68fa      	ldr	r2, [r7, #12]
 8009c80:	431a      	orrs	r2, r3
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3714      	adds	r7, #20
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c92:	b004      	add	sp, #16
 8009c94:	4770      	bx	lr

08009c96 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8009c96:	b480      	push	{r7}
 8009c98:	b083      	sub	sp, #12
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	370c      	adds	r7, #12
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cae:	4770      	bx	lr

08009cb0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b082      	sub	sp, #8
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2203      	movs	r2, #3
 8009cbc:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8009cbe:	2002      	movs	r0, #2
 8009cc0:	f7f8 fad8 	bl	8002274 <HAL_Delay>

  return HAL_OK;
 8009cc4:	2300      	movs	r3, #0
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3708      	adds	r7, #8
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}

08009cce <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8009cce:	b480      	push	{r7}
 8009cd0:	b083      	sub	sp, #12
 8009cd2:	af00      	add	r7, sp, #0
 8009cd4:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f003 0303 	and.w	r3, r3, #3
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	370c      	adds	r7, #12
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce8:	4770      	bx	lr

08009cea <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8009cea:	b480      	push	{r7}
 8009cec:	b085      	sub	sp, #20
 8009cee:	af00      	add	r7, sp, #0
 8009cf0:	6078      	str	r0, [r7, #4]
 8009cf2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009d08:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009d0e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009d14:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009d16:	68fa      	ldr	r2, [r7, #12]
 8009d18:	4313      	orrs	r3, r2
 8009d1a:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	68db      	ldr	r3, [r3, #12]
 8009d20:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009d24:	f023 030f 	bic.w	r3, r3, #15
 8009d28:	68fa      	ldr	r2, [r7, #12]
 8009d2a:	431a      	orrs	r2, r3
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009d30:	2300      	movs	r3, #0
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3714      	adds	r7, #20
 8009d36:	46bd      	mov	sp, r7
 8009d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3c:	4770      	bx	lr

08009d3e <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8009d3e:	b480      	push	{r7}
 8009d40:	b083      	sub	sp, #12
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	691b      	ldr	r3, [r3, #16]
 8009d4a:	b2db      	uxtb	r3, r3
}
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	370c      	adds	r7, #12
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr

08009d58 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b085      	sub	sp, #20
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	3314      	adds	r3, #20
 8009d66:	461a      	mov	r2, r3
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	4413      	add	r3, r2
 8009d6c:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3714      	adds	r7, #20
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr

08009d7e <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8009d7e:	b480      	push	{r7}
 8009d80:	b085      	sub	sp, #20
 8009d82:	af00      	add	r7, sp, #0
 8009d84:	6078      	str	r0, [r7, #4]
 8009d86:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	681a      	ldr	r2, [r3, #0]
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	685a      	ldr	r2, [r3, #4]
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009da4:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009daa:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009db0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009db2:	68fa      	ldr	r2, [r7, #12]
 8009db4:	4313      	orrs	r3, r2
 8009db6:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dbc:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	431a      	orrs	r2, r3
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009dc8:	2300      	movs	r3, #0

}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3714      	adds	r7, #20
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr

08009dd6 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8009dd6:	b580      	push	{r7, lr}
 8009dd8:	b088      	sub	sp, #32
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
 8009dde:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009de4:	2310      	movs	r3, #16
 8009de6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009de8:	2340      	movs	r3, #64	@ 0x40
 8009dea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009dec:	2300      	movs	r3, #0
 8009dee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009df0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009df4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009df6:	f107 0308 	add.w	r3, r7, #8
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f7ff ff74 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8009e02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e06:	2110      	movs	r1, #16
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f000 f94d 	bl	800a0a8 <SDMMC_GetCmdResp1>
 8009e0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e10:	69fb      	ldr	r3, [r7, #28]
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3720      	adds	r7, #32
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}

08009e1a <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8009e1a:	b580      	push	{r7, lr}
 8009e1c:	b08a      	sub	sp, #40	@ 0x28
 8009e1e:	af00      	add	r7, sp, #0
 8009e20:	60f8      	str	r0, [r7, #12]
 8009e22:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009e2a:	2307      	movs	r3, #7
 8009e2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009e2e:	2340      	movs	r3, #64	@ 0x40
 8009e30:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e32:	2300      	movs	r3, #0
 8009e34:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e3a:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e3c:	f107 0310 	add.w	r3, r7, #16
 8009e40:	4619      	mov	r1, r3
 8009e42:	68f8      	ldr	r0, [r7, #12]
 8009e44:	f7ff ff51 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009e48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e4c:	2107      	movs	r1, #7
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	f000 f92a 	bl	800a0a8 <SDMMC_GetCmdResp1>
 8009e54:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	3728      	adds	r7, #40	@ 0x28
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}

08009e60 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b088      	sub	sp, #32
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8009e70:	2300      	movs	r3, #0
 8009e72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e74:	2300      	movs	r3, #0
 8009e76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e7c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e7e:	f107 0308 	add.w	r3, r7, #8
 8009e82:	4619      	mov	r1, r3
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f7ff ff30 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 fb44 	bl	800a518 <SDMMC_GetCmdError>
 8009e90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e92:	69fb      	ldr	r3, [r7, #28]
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3720      	adds	r7, #32
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b088      	sub	sp, #32
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009ea4:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8009ea8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009eaa:	2308      	movs	r3, #8
 8009eac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009eae:	2340      	movs	r3, #64	@ 0x40
 8009eb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009eb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009eba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ebc:	f107 0308 	add.w	r3, r7, #8
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f7ff ff11 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f000 fad7 	bl	800a47c <SDMMC_GetCmdResp7>
 8009ece:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ed0:	69fb      	ldr	r3, [r7, #28]
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3720      	adds	r7, #32
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b088      	sub	sp, #32
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
 8009ee2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009ee8:	2337      	movs	r3, #55	@ 0x37
 8009eea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009eec:	2340      	movs	r3, #64	@ 0x40
 8009eee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ef4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ef8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009efa:	f107 0308 	add.w	r3, r7, #8
 8009efe:	4619      	mov	r1, r3
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f7ff fef2 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8009f06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f0a:	2137      	movs	r1, #55	@ 0x37
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f000 f8cb 	bl	800a0a8 <SDMMC_GetCmdResp1>
 8009f12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f14:	69fb      	ldr	r3, [r7, #28]
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	3720      	adds	r7, #32
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}

08009f1e <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009f1e:	b580      	push	{r7, lr}
 8009f20:	b088      	sub	sp, #32
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	6078      	str	r0, [r7, #4]
 8009f26:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f32:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009f34:	2329      	movs	r3, #41	@ 0x29
 8009f36:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009f38:	2340      	movs	r3, #64	@ 0x40
 8009f3a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009f40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f44:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f46:	f107 0308 	add.w	r3, r7, #8
 8009f4a:	4619      	mov	r1, r3
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f7ff fecc 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 f9de 	bl	800a314 <SDMMC_GetCmdResp3>
 8009f58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f5a:	69fb      	ldr	r3, [r7, #28]
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3720      	adds	r7, #32
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b088      	sub	sp, #32
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009f72:	2306      	movs	r3, #6
 8009f74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009f76:	2340      	movs	r3, #64	@ 0x40
 8009f78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009f7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f82:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f84:	f107 0308 	add.w	r3, r7, #8
 8009f88:	4619      	mov	r1, r3
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f7ff fead 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8009f90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f94:	2106      	movs	r1, #6
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 f886 	bl	800a0a8 <SDMMC_GetCmdResp1>
 8009f9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f9e:	69fb      	ldr	r3, [r7, #28]
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3720      	adds	r7, #32
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b088      	sub	sp, #32
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009fb4:	2333      	movs	r3, #51	@ 0x33
 8009fb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009fb8:	2340      	movs	r3, #64	@ 0x40
 8009fba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009fc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fc4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009fc6:	f107 0308 	add.w	r3, r7, #8
 8009fca:	4619      	mov	r1, r3
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f7ff fe8c 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8009fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fd6:	2133      	movs	r1, #51	@ 0x33
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f000 f865 	bl	800a0a8 <SDMMC_GetCmdResp1>
 8009fde:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fe0:	69fb      	ldr	r3, [r7, #28]
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3720      	adds	r7, #32
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}

08009fea <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8009fea:	b580      	push	{r7, lr}
 8009fec:	b088      	sub	sp, #32
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009ff6:	2302      	movs	r3, #2
 8009ff8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009ffa:	23c0      	movs	r3, #192	@ 0xc0
 8009ffc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ffe:	2300      	movs	r3, #0
 800a000:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a002:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a006:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a008:	f107 0308 	add.w	r3, r7, #8
 800a00c:	4619      	mov	r1, r3
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f7ff fe6b 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 f935 	bl	800a284 <SDMMC_GetCmdResp2>
 800a01a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a01c:	69fb      	ldr	r3, [r7, #28]
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3720      	adds	r7, #32
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}

0800a026 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a026:	b580      	push	{r7, lr}
 800a028:	b088      	sub	sp, #32
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
 800a02e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a034:	2309      	movs	r3, #9
 800a036:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a038:	23c0      	movs	r3, #192	@ 0xc0
 800a03a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a03c:	2300      	movs	r3, #0
 800a03e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a040:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a044:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a046:	f107 0308 	add.w	r3, r7, #8
 800a04a:	4619      	mov	r1, r3
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f7ff fe4c 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f000 f916 	bl	800a284 <SDMMC_GetCmdResp2>
 800a058:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a05a:	69fb      	ldr	r3, [r7, #28]
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3720      	adds	r7, #32
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b088      	sub	sp, #32
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a06e:	2300      	movs	r3, #0
 800a070:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a072:	2303      	movs	r3, #3
 800a074:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a076:	2340      	movs	r3, #64	@ 0x40
 800a078:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a07a:	2300      	movs	r3, #0
 800a07c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a07e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a082:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a084:	f107 0308 	add.w	r3, r7, #8
 800a088:	4619      	mov	r1, r3
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f7ff fe2d 	bl	8009cea <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a090:	683a      	ldr	r2, [r7, #0]
 800a092:	2103      	movs	r1, #3
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f000 f97b 	bl	800a390 <SDMMC_GetCmdResp6>
 800a09a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a09c:	69fb      	ldr	r3, [r7, #28]
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3720      	adds	r7, #32
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
	...

0800a0a8 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b088      	sub	sp, #32
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	460b      	mov	r3, r1
 800a0b2:	607a      	str	r2, [r7, #4]
 800a0b4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a0b6:	4b70      	ldr	r3, [pc, #448]	@ (800a278 <SDMMC_GetCmdResp1+0x1d0>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	4a70      	ldr	r2, [pc, #448]	@ (800a27c <SDMMC_GetCmdResp1+0x1d4>)
 800a0bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a0c0:	0a5a      	lsrs	r2, r3, #9
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	fb02 f303 	mul.w	r3, r2, r3
 800a0c8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800a0ca:	69fb      	ldr	r3, [r7, #28]
 800a0cc:	1e5a      	subs	r2, r3, #1
 800a0ce:	61fa      	str	r2, [r7, #28]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d102      	bne.n	800a0da <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a0d4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a0d8:	e0c9      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0de:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a0e0:	69bb      	ldr	r3, [r7, #24]
 800a0e2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d0ef      	beq.n	800a0ca <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1ea      	bne.n	800a0ca <SDMMC_GetCmdResp1+0x22>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0f8:	f003 0304 	and.w	r3, r3, #4
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d004      	beq.n	800a10a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2204      	movs	r2, #4
 800a104:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a106:	2304      	movs	r3, #4
 800a108:	e0b1      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a10e:	f003 0301 	and.w	r3, r3, #1
 800a112:	2b00      	cmp	r3, #0
 800a114:	d004      	beq.n	800a120 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2201      	movs	r2, #1
 800a11a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a11c:	2301      	movs	r3, #1
 800a11e:	e0a6      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	22c5      	movs	r2, #197	@ 0xc5
 800a124:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a126:	68f8      	ldr	r0, [r7, #12]
 800a128:	f7ff fe09 	bl	8009d3e <SDMMC_GetCommandResponse>
 800a12c:	4603      	mov	r3, r0
 800a12e:	461a      	mov	r2, r3
 800a130:	7afb      	ldrb	r3, [r7, #11]
 800a132:	4293      	cmp	r3, r2
 800a134:	d001      	beq.n	800a13a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a136:	2301      	movs	r3, #1
 800a138:	e099      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a13a:	2100      	movs	r1, #0
 800a13c:	68f8      	ldr	r0, [r7, #12]
 800a13e:	f7ff fe0b 	bl	8009d58 <SDMMC_GetResponse>
 800a142:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a144:	697a      	ldr	r2, [r7, #20]
 800a146:	4b4e      	ldr	r3, [pc, #312]	@ (800a280 <SDMMC_GetCmdResp1+0x1d8>)
 800a148:	4013      	ands	r3, r2
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d101      	bne.n	800a152 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a14e:	2300      	movs	r3, #0
 800a150:	e08d      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	2b00      	cmp	r3, #0
 800a156:	da02      	bge.n	800a15e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a158:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a15c:	e087      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a164:	2b00      	cmp	r3, #0
 800a166:	d001      	beq.n	800a16c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a168:	2340      	movs	r3, #64	@ 0x40
 800a16a:	e080      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a172:	2b00      	cmp	r3, #0
 800a174:	d001      	beq.n	800a17a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a176:	2380      	movs	r3, #128	@ 0x80
 800a178:	e079      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a180:	2b00      	cmp	r3, #0
 800a182:	d002      	beq.n	800a18a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a184:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a188:	e071      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a18a:	697b      	ldr	r3, [r7, #20]
 800a18c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a190:	2b00      	cmp	r3, #0
 800a192:	d002      	beq.n	800a19a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a194:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a198:	e069      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d002      	beq.n	800a1aa <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a1a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1a8:	e061      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a1aa:	697b      	ldr	r3, [r7, #20]
 800a1ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d002      	beq.n	800a1ba <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a1b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a1b8:	e059      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d002      	beq.n	800a1ca <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a1c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a1c8:	e051      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d002      	beq.n	800a1da <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a1d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a1d8:	e049      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a1da:	697b      	ldr	r3, [r7, #20]
 800a1dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d002      	beq.n	800a1ea <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a1e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a1e8:	e041      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a1ea:	697b      	ldr	r3, [r7, #20]
 800a1ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d002      	beq.n	800a1fa <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a1f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1f8:	e039      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a200:	2b00      	cmp	r3, #0
 800a202:	d002      	beq.n	800a20a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a204:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a208:	e031      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a210:	2b00      	cmp	r3, #0
 800a212:	d002      	beq.n	800a21a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a214:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a218:	e029      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a220:	2b00      	cmp	r3, #0
 800a222:	d002      	beq.n	800a22a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a224:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a228:	e021      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a230:	2b00      	cmp	r3, #0
 800a232:	d002      	beq.n	800a23a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a234:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a238:	e019      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a240:	2b00      	cmp	r3, #0
 800a242:	d002      	beq.n	800a24a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a244:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a248:	e011      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a250:	2b00      	cmp	r3, #0
 800a252:	d002      	beq.n	800a25a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a254:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a258:	e009      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	f003 0308 	and.w	r3, r3, #8
 800a260:	2b00      	cmp	r3, #0
 800a262:	d002      	beq.n	800a26a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a264:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a268:	e001      	b.n	800a26e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a26a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3720      	adds	r7, #32
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}
 800a276:	bf00      	nop
 800a278:	20000000 	.word	0x20000000
 800a27c:	10624dd3 	.word	0x10624dd3
 800a280:	fdffe008 	.word	0xfdffe008

0800a284 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800a284:	b480      	push	{r7}
 800a286:	b085      	sub	sp, #20
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a28c:	4b1f      	ldr	r3, [pc, #124]	@ (800a30c <SDMMC_GetCmdResp2+0x88>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a1f      	ldr	r2, [pc, #124]	@ (800a310 <SDMMC_GetCmdResp2+0x8c>)
 800a292:	fba2 2303 	umull	r2, r3, r2, r3
 800a296:	0a5b      	lsrs	r3, r3, #9
 800a298:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a29c:	fb02 f303 	mul.w	r3, r2, r3
 800a2a0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	1e5a      	subs	r2, r3, #1
 800a2a6:	60fa      	str	r2, [r7, #12]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d102      	bne.n	800a2b2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a2ac:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a2b0:	e026      	b.n	800a300 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2b6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d0ef      	beq.n	800a2a2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d1ea      	bne.n	800a2a2 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2d0:	f003 0304 	and.w	r3, r3, #4
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d004      	beq.n	800a2e2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2204      	movs	r2, #4
 800a2dc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a2de:	2304      	movs	r3, #4
 800a2e0:	e00e      	b.n	800a300 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2e6:	f003 0301 	and.w	r3, r3, #1
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d004      	beq.n	800a2f8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a2f4:	2301      	movs	r3, #1
 800a2f6:	e003      	b.n	800a300 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	22c5      	movs	r2, #197	@ 0xc5
 800a2fc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a2fe:	2300      	movs	r3, #0
}
 800a300:	4618      	mov	r0, r3
 800a302:	3714      	adds	r7, #20
 800a304:	46bd      	mov	sp, r7
 800a306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30a:	4770      	bx	lr
 800a30c:	20000000 	.word	0x20000000
 800a310:	10624dd3 	.word	0x10624dd3

0800a314 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a31c:	4b1a      	ldr	r3, [pc, #104]	@ (800a388 <SDMMC_GetCmdResp3+0x74>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4a1a      	ldr	r2, [pc, #104]	@ (800a38c <SDMMC_GetCmdResp3+0x78>)
 800a322:	fba2 2303 	umull	r2, r3, r2, r3
 800a326:	0a5b      	lsrs	r3, r3, #9
 800a328:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a32c:	fb02 f303 	mul.w	r3, r2, r3
 800a330:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	1e5a      	subs	r2, r3, #1
 800a336:	60fa      	str	r2, [r7, #12]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d102      	bne.n	800a342 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a33c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a340:	e01b      	b.n	800a37a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a346:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d0ef      	beq.n	800a332 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d1ea      	bne.n	800a332 <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a360:	f003 0304 	and.w	r3, r3, #4
 800a364:	2b00      	cmp	r3, #0
 800a366:	d004      	beq.n	800a372 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2204      	movs	r2, #4
 800a36c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a36e:	2304      	movs	r3, #4
 800a370:	e003      	b.n	800a37a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	22c5      	movs	r2, #197	@ 0xc5
 800a376:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a378:	2300      	movs	r3, #0
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3714      	adds	r7, #20
 800a37e:	46bd      	mov	sp, r7
 800a380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a384:	4770      	bx	lr
 800a386:	bf00      	nop
 800a388:	20000000 	.word	0x20000000
 800a38c:	10624dd3 	.word	0x10624dd3

0800a390 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b088      	sub	sp, #32
 800a394:	af00      	add	r7, sp, #0
 800a396:	60f8      	str	r0, [r7, #12]
 800a398:	460b      	mov	r3, r1
 800a39a:	607a      	str	r2, [r7, #4]
 800a39c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a39e:	4b35      	ldr	r3, [pc, #212]	@ (800a474 <SDMMC_GetCmdResp6+0xe4>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4a35      	ldr	r2, [pc, #212]	@ (800a478 <SDMMC_GetCmdResp6+0xe8>)
 800a3a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a3a8:	0a5b      	lsrs	r3, r3, #9
 800a3aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3ae:	fb02 f303 	mul.w	r3, r2, r3
 800a3b2:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800a3b4:	69fb      	ldr	r3, [r7, #28]
 800a3b6:	1e5a      	subs	r2, r3, #1
 800a3b8:	61fa      	str	r2, [r7, #28]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d102      	bne.n	800a3c4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a3be:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a3c2:	e052      	b.n	800a46a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3c8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a3ca:	69bb      	ldr	r3, [r7, #24]
 800a3cc:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d0ef      	beq.n	800a3b4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a3d4:	69bb      	ldr	r3, [r7, #24]
 800a3d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d1ea      	bne.n	800a3b4 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3e2:	f003 0304 	and.w	r3, r3, #4
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d004      	beq.n	800a3f4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	2204      	movs	r2, #4
 800a3ee:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a3f0:	2304      	movs	r3, #4
 800a3f2:	e03a      	b.n	800a46a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3f8:	f003 0301 	and.w	r3, r3, #1
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d004      	beq.n	800a40a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	2201      	movs	r2, #1
 800a404:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a406:	2301      	movs	r3, #1
 800a408:	e02f      	b.n	800a46a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a40a:	68f8      	ldr	r0, [r7, #12]
 800a40c:	f7ff fc97 	bl	8009d3e <SDMMC_GetCommandResponse>
 800a410:	4603      	mov	r3, r0
 800a412:	461a      	mov	r2, r3
 800a414:	7afb      	ldrb	r3, [r7, #11]
 800a416:	4293      	cmp	r3, r2
 800a418:	d001      	beq.n	800a41e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e025      	b.n	800a46a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	22c5      	movs	r2, #197	@ 0xc5
 800a422:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a424:	2100      	movs	r1, #0
 800a426:	68f8      	ldr	r0, [r7, #12]
 800a428:	f7ff fc96 	bl	8009d58 <SDMMC_GetResponse>
 800a42c:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a434:	2b00      	cmp	r3, #0
 800a436:	d106      	bne.n	800a446 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	0c1b      	lsrs	r3, r3, #16
 800a43c:	b29a      	uxth	r2, r3
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800a442:	2300      	movs	r3, #0
 800a444:	e011      	b.n	800a46a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d002      	beq.n	800a456 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a450:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a454:	e009      	b.n	800a46a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d002      	beq.n	800a466 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a460:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a464:	e001      	b.n	800a46a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a466:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3720      	adds	r7, #32
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}
 800a472:	bf00      	nop
 800a474:	20000000 	.word	0x20000000
 800a478:	10624dd3 	.word	0x10624dd3

0800a47c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800a47c:	b480      	push	{r7}
 800a47e:	b085      	sub	sp, #20
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a484:	4b22      	ldr	r3, [pc, #136]	@ (800a510 <SDMMC_GetCmdResp7+0x94>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a22      	ldr	r2, [pc, #136]	@ (800a514 <SDMMC_GetCmdResp7+0x98>)
 800a48a:	fba2 2303 	umull	r2, r3, r2, r3
 800a48e:	0a5b      	lsrs	r3, r3, #9
 800a490:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a494:	fb02 f303 	mul.w	r3, r2, r3
 800a498:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	1e5a      	subs	r2, r3, #1
 800a49e:	60fa      	str	r2, [r7, #12]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d102      	bne.n	800a4aa <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a4a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a4a8:	e02c      	b.n	800a504 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4ae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d0ef      	beq.n	800a49a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d1ea      	bne.n	800a49a <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4c8:	f003 0304 	and.w	r3, r3, #4
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d004      	beq.n	800a4da <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2204      	movs	r2, #4
 800a4d4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a4d6:	2304      	movs	r3, #4
 800a4d8:	e014      	b.n	800a504 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4de:	f003 0301 	and.w	r3, r3, #1
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d004      	beq.n	800a4f0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2201      	movs	r2, #1
 800a4ea:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	e009      	b.n	800a504 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d002      	beq.n	800a502 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2240      	movs	r2, #64	@ 0x40
 800a500:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a502:	2300      	movs	r3, #0

}
 800a504:	4618      	mov	r0, r3
 800a506:	3714      	adds	r7, #20
 800a508:	46bd      	mov	sp, r7
 800a50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50e:	4770      	bx	lr
 800a510:	20000000 	.word	0x20000000
 800a514:	10624dd3 	.word	0x10624dd3

0800a518 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800a518:	b480      	push	{r7}
 800a51a:	b085      	sub	sp, #20
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a520:	4b11      	ldr	r3, [pc, #68]	@ (800a568 <SDMMC_GetCmdError+0x50>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a11      	ldr	r2, [pc, #68]	@ (800a56c <SDMMC_GetCmdError+0x54>)
 800a526:	fba2 2303 	umull	r2, r3, r2, r3
 800a52a:	0a5b      	lsrs	r3, r3, #9
 800a52c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a530:	fb02 f303 	mul.w	r3, r2, r3
 800a534:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	1e5a      	subs	r2, r3, #1
 800a53a:	60fa      	str	r2, [r7, #12]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d102      	bne.n	800a546 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a540:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a544:	e009      	b.n	800a55a <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a54a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d0f1      	beq.n	800a536 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	22c5      	movs	r2, #197	@ 0xc5
 800a556:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800a558:	2300      	movs	r3, #0
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3714      	adds	r7, #20
 800a55e:	46bd      	mov	sp, r7
 800a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a564:	4770      	bx	lr
 800a566:	bf00      	nop
 800a568:	20000000 	.word	0x20000000
 800a56c:	10624dd3 	.word	0x10624dd3

0800a570 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a570:	b084      	sub	sp, #16
 800a572:	b580      	push	{r7, lr}
 800a574:	b084      	sub	sp, #16
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
 800a57a:	f107 001c 	add.w	r0, r7, #28
 800a57e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	68db      	ldr	r3, [r3, #12]
 800a586:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f001 fa26 	bl	800b9e0 <USB_CoreReset>
 800a594:	4603      	mov	r3, r0
 800a596:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a598:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d106      	bne.n	800a5ae <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	639a      	str	r2, [r3, #56]	@ 0x38
 800a5ac:	e005      	b.n	800a5ba <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800a5ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3710      	adds	r7, #16
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5c6:	b004      	add	sp, #16
 800a5c8:	4770      	bx	lr
	...

0800a5cc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b087      	sub	sp, #28
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	60f8      	str	r0, [r7, #12]
 800a5d4:	60b9      	str	r1, [r7, #8]
 800a5d6:	4613      	mov	r3, r2
 800a5d8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a5da:	79fb      	ldrb	r3, [r7, #7]
 800a5dc:	2b02      	cmp	r3, #2
 800a5de:	d165      	bne.n	800a6ac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	4a3e      	ldr	r2, [pc, #248]	@ (800a6dc <USB_SetTurnaroundTime+0x110>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d906      	bls.n	800a5f6 <USB_SetTurnaroundTime+0x2a>
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	4a3d      	ldr	r2, [pc, #244]	@ (800a6e0 <USB_SetTurnaroundTime+0x114>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d202      	bcs.n	800a5f6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a5f0:	230f      	movs	r3, #15
 800a5f2:	617b      	str	r3, [r7, #20]
 800a5f4:	e05c      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	4a39      	ldr	r2, [pc, #228]	@ (800a6e0 <USB_SetTurnaroundTime+0x114>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d306      	bcc.n	800a60c <USB_SetTurnaroundTime+0x40>
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	4a38      	ldr	r2, [pc, #224]	@ (800a6e4 <USB_SetTurnaroundTime+0x118>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d202      	bcs.n	800a60c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a606:	230e      	movs	r3, #14
 800a608:	617b      	str	r3, [r7, #20]
 800a60a:	e051      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	4a35      	ldr	r2, [pc, #212]	@ (800a6e4 <USB_SetTurnaroundTime+0x118>)
 800a610:	4293      	cmp	r3, r2
 800a612:	d306      	bcc.n	800a622 <USB_SetTurnaroundTime+0x56>
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	4a34      	ldr	r2, [pc, #208]	@ (800a6e8 <USB_SetTurnaroundTime+0x11c>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d202      	bcs.n	800a622 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a61c:	230d      	movs	r3, #13
 800a61e:	617b      	str	r3, [r7, #20]
 800a620:	e046      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	4a30      	ldr	r2, [pc, #192]	@ (800a6e8 <USB_SetTurnaroundTime+0x11c>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d306      	bcc.n	800a638 <USB_SetTurnaroundTime+0x6c>
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	4a2f      	ldr	r2, [pc, #188]	@ (800a6ec <USB_SetTurnaroundTime+0x120>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d802      	bhi.n	800a638 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a632:	230c      	movs	r3, #12
 800a634:	617b      	str	r3, [r7, #20]
 800a636:	e03b      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	4a2c      	ldr	r2, [pc, #176]	@ (800a6ec <USB_SetTurnaroundTime+0x120>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d906      	bls.n	800a64e <USB_SetTurnaroundTime+0x82>
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	4a2b      	ldr	r2, [pc, #172]	@ (800a6f0 <USB_SetTurnaroundTime+0x124>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d802      	bhi.n	800a64e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a648:	230b      	movs	r3, #11
 800a64a:	617b      	str	r3, [r7, #20]
 800a64c:	e030      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	4a27      	ldr	r2, [pc, #156]	@ (800a6f0 <USB_SetTurnaroundTime+0x124>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d906      	bls.n	800a664 <USB_SetTurnaroundTime+0x98>
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	4a26      	ldr	r2, [pc, #152]	@ (800a6f4 <USB_SetTurnaroundTime+0x128>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d802      	bhi.n	800a664 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a65e:	230a      	movs	r3, #10
 800a660:	617b      	str	r3, [r7, #20]
 800a662:	e025      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	4a23      	ldr	r2, [pc, #140]	@ (800a6f4 <USB_SetTurnaroundTime+0x128>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d906      	bls.n	800a67a <USB_SetTurnaroundTime+0xae>
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	4a22      	ldr	r2, [pc, #136]	@ (800a6f8 <USB_SetTurnaroundTime+0x12c>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d202      	bcs.n	800a67a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a674:	2309      	movs	r3, #9
 800a676:	617b      	str	r3, [r7, #20]
 800a678:	e01a      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	4a1e      	ldr	r2, [pc, #120]	@ (800a6f8 <USB_SetTurnaroundTime+0x12c>)
 800a67e:	4293      	cmp	r3, r2
 800a680:	d306      	bcc.n	800a690 <USB_SetTurnaroundTime+0xc4>
 800a682:	68bb      	ldr	r3, [r7, #8]
 800a684:	4a1d      	ldr	r2, [pc, #116]	@ (800a6fc <USB_SetTurnaroundTime+0x130>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d802      	bhi.n	800a690 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a68a:	2308      	movs	r3, #8
 800a68c:	617b      	str	r3, [r7, #20]
 800a68e:	e00f      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	4a1a      	ldr	r2, [pc, #104]	@ (800a6fc <USB_SetTurnaroundTime+0x130>)
 800a694:	4293      	cmp	r3, r2
 800a696:	d906      	bls.n	800a6a6 <USB_SetTurnaroundTime+0xda>
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	4a19      	ldr	r2, [pc, #100]	@ (800a700 <USB_SetTurnaroundTime+0x134>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d202      	bcs.n	800a6a6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a6a0:	2307      	movs	r3, #7
 800a6a2:	617b      	str	r3, [r7, #20]
 800a6a4:	e004      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a6a6:	2306      	movs	r3, #6
 800a6a8:	617b      	str	r3, [r7, #20]
 800a6aa:	e001      	b.n	800a6b0 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a6ac:	2309      	movs	r3, #9
 800a6ae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	68db      	ldr	r3, [r3, #12]
 800a6b4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	68da      	ldr	r2, [r3, #12]
 800a6c0:	697b      	ldr	r3, [r7, #20]
 800a6c2:	029b      	lsls	r3, r3, #10
 800a6c4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800a6c8:	431a      	orrs	r2, r3
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a6ce:	2300      	movs	r3, #0
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	371c      	adds	r7, #28
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr
 800a6dc:	00d8acbf 	.word	0x00d8acbf
 800a6e0:	00e4e1c0 	.word	0x00e4e1c0
 800a6e4:	00f42400 	.word	0x00f42400
 800a6e8:	01067380 	.word	0x01067380
 800a6ec:	011a499f 	.word	0x011a499f
 800a6f0:	01312cff 	.word	0x01312cff
 800a6f4:	014ca43f 	.word	0x014ca43f
 800a6f8:	016e3600 	.word	0x016e3600
 800a6fc:	01a6ab1f 	.word	0x01a6ab1f
 800a700:	01e84800 	.word	0x01e84800

0800a704 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a704:	b480      	push	{r7}
 800a706:	b083      	sub	sp, #12
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	f043 0201 	orr.w	r2, r3, #1
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a718:	2300      	movs	r3, #0
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	370c      	adds	r7, #12
 800a71e:	46bd      	mov	sp, r7
 800a720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a724:	4770      	bx	lr

0800a726 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a726:	b480      	push	{r7}
 800a728:	b083      	sub	sp, #12
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	689b      	ldr	r3, [r3, #8]
 800a732:	f023 0201 	bic.w	r2, r3, #1
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a73a:	2300      	movs	r3, #0
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	370c      	adds	r7, #12
 800a740:	46bd      	mov	sp, r7
 800a742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a746:	4770      	bx	lr

0800a748 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b084      	sub	sp, #16
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
 800a750:	460b      	mov	r3, r1
 800a752:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a754:	2300      	movs	r3, #0
 800a756:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	68db      	ldr	r3, [r3, #12]
 800a75c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a764:	78fb      	ldrb	r3, [r7, #3]
 800a766:	2b01      	cmp	r3, #1
 800a768:	d115      	bne.n	800a796 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	68db      	ldr	r3, [r3, #12]
 800a76e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a776:	200a      	movs	r0, #10
 800a778:	f7f7 fd7c 	bl	8002274 <HAL_Delay>
      ms += 10U;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	330a      	adds	r3, #10
 800a780:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f001 f8b3 	bl	800b8ee <USB_GetMode>
 800a788:	4603      	mov	r3, r0
 800a78a:	2b01      	cmp	r3, #1
 800a78c:	d01e      	beq.n	800a7cc <USB_SetCurrentMode+0x84>
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2bc7      	cmp	r3, #199	@ 0xc7
 800a792:	d9f0      	bls.n	800a776 <USB_SetCurrentMode+0x2e>
 800a794:	e01a      	b.n	800a7cc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a796:	78fb      	ldrb	r3, [r7, #3]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d115      	bne.n	800a7c8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	68db      	ldr	r3, [r3, #12]
 800a7a0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a7a8:	200a      	movs	r0, #10
 800a7aa:	f7f7 fd63 	bl	8002274 <HAL_Delay>
      ms += 10U;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	330a      	adds	r3, #10
 800a7b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f001 f89a 	bl	800b8ee <USB_GetMode>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d005      	beq.n	800a7cc <USB_SetCurrentMode+0x84>
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	2bc7      	cmp	r3, #199	@ 0xc7
 800a7c4:	d9f0      	bls.n	800a7a8 <USB_SetCurrentMode+0x60>
 800a7c6:	e001      	b.n	800a7cc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	e005      	b.n	800a7d8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2bc8      	cmp	r3, #200	@ 0xc8
 800a7d0:	d101      	bne.n	800a7d6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	e000      	b.n	800a7d8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a7d6:	2300      	movs	r3, #0
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3710      	adds	r7, #16
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a7e0:	b084      	sub	sp, #16
 800a7e2:	b580      	push	{r7, lr}
 800a7e4:	b086      	sub	sp, #24
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	6078      	str	r0, [r7, #4]
 800a7ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a7ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	613b      	str	r3, [r7, #16]
 800a7fe:	e009      	b.n	800a814 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a800:	687a      	ldr	r2, [r7, #4]
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	3340      	adds	r3, #64	@ 0x40
 800a806:	009b      	lsls	r3, r3, #2
 800a808:	4413      	add	r3, r2
 800a80a:	2200      	movs	r2, #0
 800a80c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a80e:	693b      	ldr	r3, [r7, #16]
 800a810:	3301      	adds	r3, #1
 800a812:	613b      	str	r3, [r7, #16]
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	2b0e      	cmp	r3, #14
 800a818:	d9f2      	bls.n	800a800 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a81a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d11c      	bne.n	800a85c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	68fa      	ldr	r2, [r7, #12]
 800a82c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a830:	f043 0302 	orr.w	r3, r3, #2
 800a834:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a83a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	601a      	str	r2, [r3, #0]
 800a85a:	e005      	b.n	800a868 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a860:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a86e:	461a      	mov	r2, r3
 800a870:	2300      	movs	r3, #0
 800a872:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a874:	2103      	movs	r1, #3
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 f95a 	bl	800ab30 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a87c:	2110      	movs	r1, #16
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f000 f8f6 	bl	800aa70 <USB_FlushTxFifo>
 800a884:	4603      	mov	r3, r0
 800a886:	2b00      	cmp	r3, #0
 800a888:	d001      	beq.n	800a88e <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a88a:	2301      	movs	r3, #1
 800a88c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f000 f920 	bl	800aad4 <USB_FlushRxFifo>
 800a894:	4603      	mov	r3, r0
 800a896:	2b00      	cmp	r3, #0
 800a898:	d001      	beq.n	800a89e <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a89a:	2301      	movs	r3, #1
 800a89c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8bc:	461a      	mov	r2, r3
 800a8be:	2300      	movs	r3, #0
 800a8c0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	613b      	str	r3, [r7, #16]
 800a8c6:	e043      	b.n	800a950 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	015a      	lsls	r2, r3, #5
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a8da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a8de:	d118      	bne.n	800a912 <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d10a      	bne.n	800a8fc <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	015a      	lsls	r2, r3, #5
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	4413      	add	r3, r2
 800a8ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a8f8:	6013      	str	r3, [r2, #0]
 800a8fa:	e013      	b.n	800a924 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a8fc:	693b      	ldr	r3, [r7, #16]
 800a8fe:	015a      	lsls	r2, r3, #5
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	4413      	add	r3, r2
 800a904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a908:	461a      	mov	r2, r3
 800a90a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a90e:	6013      	str	r3, [r2, #0]
 800a910:	e008      	b.n	800a924 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	015a      	lsls	r2, r3, #5
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	4413      	add	r3, r2
 800a91a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a91e:	461a      	mov	r2, r3
 800a920:	2300      	movs	r3, #0
 800a922:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	015a      	lsls	r2, r3, #5
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	4413      	add	r3, r2
 800a92c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a930:	461a      	mov	r2, r3
 800a932:	2300      	movs	r3, #0
 800a934:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a936:	693b      	ldr	r3, [r7, #16]
 800a938:	015a      	lsls	r2, r3, #5
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	4413      	add	r3, r2
 800a93e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a942:	461a      	mov	r2, r3
 800a944:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a948:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	3301      	adds	r3, #1
 800a94e:	613b      	str	r3, [r7, #16]
 800a950:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a954:	461a      	mov	r2, r3
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	4293      	cmp	r3, r2
 800a95a:	d3b5      	bcc.n	800a8c8 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a95c:	2300      	movs	r3, #0
 800a95e:	613b      	str	r3, [r7, #16]
 800a960:	e043      	b.n	800a9ea <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	015a      	lsls	r2, r3, #5
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	4413      	add	r3, r2
 800a96a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a974:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a978:	d118      	bne.n	800a9ac <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d10a      	bne.n	800a996 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	015a      	lsls	r2, r3, #5
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	4413      	add	r3, r2
 800a988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a98c:	461a      	mov	r2, r3
 800a98e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a992:	6013      	str	r3, [r2, #0]
 800a994:	e013      	b.n	800a9be <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a996:	693b      	ldr	r3, [r7, #16]
 800a998:	015a      	lsls	r2, r3, #5
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	4413      	add	r3, r2
 800a99e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9a2:	461a      	mov	r2, r3
 800a9a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a9a8:	6013      	str	r3, [r2, #0]
 800a9aa:	e008      	b.n	800a9be <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	015a      	lsls	r2, r3, #5
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	4413      	add	r3, r2
 800a9b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9b8:	461a      	mov	r2, r3
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a9be:	693b      	ldr	r3, [r7, #16]
 800a9c0:	015a      	lsls	r2, r3, #5
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a9d0:	693b      	ldr	r3, [r7, #16]
 800a9d2:	015a      	lsls	r2, r3, #5
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9dc:	461a      	mov	r2, r3
 800a9de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a9e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	613b      	str	r3, [r7, #16]
 800a9ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	693b      	ldr	r3, [r7, #16]
 800a9f2:	4293      	cmp	r3, r2
 800a9f4:	d3b5      	bcc.n	800a962 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9fc:	691b      	ldr	r3, [r3, #16]
 800a9fe:	68fa      	ldr	r2, [r7, #12]
 800aa00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aa08:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800aa16:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	699b      	ldr	r3, [r3, #24]
 800aa1c:	f043 0210 	orr.w	r2, r3, #16
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	699a      	ldr	r2, [r3, #24]
 800aa28:	4b10      	ldr	r3, [pc, #64]	@ (800aa6c <USB_DevInit+0x28c>)
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800aa30:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d005      	beq.n	800aa44 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	699b      	ldr	r3, [r3, #24]
 800aa3c:	f043 0208 	orr.w	r2, r3, #8
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800aa44:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800aa48:	2b01      	cmp	r3, #1
 800aa4a:	d107      	bne.n	800aa5c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	699b      	ldr	r3, [r3, #24]
 800aa50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aa54:	f043 0304 	orr.w	r3, r3, #4
 800aa58:	687a      	ldr	r2, [r7, #4]
 800aa5a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800aa5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3718      	adds	r7, #24
 800aa62:	46bd      	mov	sp, r7
 800aa64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa68:	b004      	add	sp, #16
 800aa6a:	4770      	bx	lr
 800aa6c:	803c3800 	.word	0x803c3800

0800aa70 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b085      	sub	sp, #20
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	3301      	adds	r3, #1
 800aa82:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aa8a:	d901      	bls.n	800aa90 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800aa8c:	2303      	movs	r3, #3
 800aa8e:	e01b      	b.n	800aac8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	691b      	ldr	r3, [r3, #16]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	daf2      	bge.n	800aa7e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	019b      	lsls	r3, r3, #6
 800aaa0:	f043 0220 	orr.w	r2, r3, #32
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	3301      	adds	r3, #1
 800aaac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aab4:	d901      	bls.n	800aaba <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800aab6:	2303      	movs	r3, #3
 800aab8:	e006      	b.n	800aac8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	691b      	ldr	r3, [r3, #16]
 800aabe:	f003 0320 	and.w	r3, r3, #32
 800aac2:	2b20      	cmp	r3, #32
 800aac4:	d0f0      	beq.n	800aaa8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800aac6:	2300      	movs	r3, #0
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3714      	adds	r7, #20
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b085      	sub	sp, #20
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aadc:	2300      	movs	r3, #0
 800aade:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	3301      	adds	r3, #1
 800aae4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aaec:	d901      	bls.n	800aaf2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800aaee:	2303      	movs	r3, #3
 800aaf0:	e018      	b.n	800ab24 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	691b      	ldr	r3, [r3, #16]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	daf2      	bge.n	800aae0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800aafa:	2300      	movs	r3, #0
 800aafc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2210      	movs	r2, #16
 800ab02:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	3301      	adds	r3, #1
 800ab08:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ab10:	d901      	bls.n	800ab16 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ab12:	2303      	movs	r3, #3
 800ab14:	e006      	b.n	800ab24 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	691b      	ldr	r3, [r3, #16]
 800ab1a:	f003 0310 	and.w	r3, r3, #16
 800ab1e:	2b10      	cmp	r3, #16
 800ab20:	d0f0      	beq.n	800ab04 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ab22:	2300      	movs	r3, #0
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3714      	adds	r7, #20
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr

0800ab30 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ab30:	b480      	push	{r7}
 800ab32:	b085      	sub	sp, #20
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
 800ab38:	460b      	mov	r3, r1
 800ab3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab46:	681a      	ldr	r2, [r3, #0]
 800ab48:	78fb      	ldrb	r3, [r7, #3]
 800ab4a:	68f9      	ldr	r1, [r7, #12]
 800ab4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ab50:	4313      	orrs	r3, r2
 800ab52:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ab54:	2300      	movs	r3, #0
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3714      	adds	r7, #20
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr

0800ab62 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800ab62:	b480      	push	{r7}
 800ab64:	b087      	sub	sp, #28
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab74:	689b      	ldr	r3, [r3, #8]
 800ab76:	f003 0306 	and.w	r3, r3, #6
 800ab7a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2b02      	cmp	r3, #2
 800ab80:	d002      	beq.n	800ab88 <USB_GetDevSpeed+0x26>
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	2b06      	cmp	r3, #6
 800ab86:	d102      	bne.n	800ab8e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ab88:	2302      	movs	r3, #2
 800ab8a:	75fb      	strb	r3, [r7, #23]
 800ab8c:	e001      	b.n	800ab92 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800ab8e:	230f      	movs	r3, #15
 800ab90:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ab92:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	371c      	adds	r7, #28
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9e:	4770      	bx	lr

0800aba0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b085      	sub	sp, #20
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
 800aba8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	785b      	ldrb	r3, [r3, #1]
 800abb8:	2b01      	cmp	r3, #1
 800abba:	d13a      	bne.n	800ac32 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abc2:	69da      	ldr	r2, [r3, #28]
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	f003 030f 	and.w	r3, r3, #15
 800abcc:	2101      	movs	r1, #1
 800abce:	fa01 f303 	lsl.w	r3, r1, r3
 800abd2:	b29b      	uxth	r3, r3
 800abd4:	68f9      	ldr	r1, [r7, #12]
 800abd6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800abda:	4313      	orrs	r3, r2
 800abdc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	015a      	lsls	r2, r3, #5
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	4413      	add	r3, r2
 800abe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d155      	bne.n	800aca0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	015a      	lsls	r2, r3, #5
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	4413      	add	r3, r2
 800abfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	689b      	ldr	r3, [r3, #8]
 800ac06:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	791b      	ldrb	r3, [r3, #4]
 800ac0e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ac10:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	059b      	lsls	r3, r3, #22
 800ac16:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	68ba      	ldr	r2, [r7, #8]
 800ac1c:	0151      	lsls	r1, r2, #5
 800ac1e:	68fa      	ldr	r2, [r7, #12]
 800ac20:	440a      	add	r2, r1
 800ac22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac2e:	6013      	str	r3, [r2, #0]
 800ac30:	e036      	b.n	800aca0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac38:	69da      	ldr	r2, [r3, #28]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	f003 030f 	and.w	r3, r3, #15
 800ac42:	2101      	movs	r1, #1
 800ac44:	fa01 f303 	lsl.w	r3, r1, r3
 800ac48:	041b      	lsls	r3, r3, #16
 800ac4a:	68f9      	ldr	r1, [r7, #12]
 800ac4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ac50:	4313      	orrs	r3, r2
 800ac52:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	015a      	lsls	r2, r3, #5
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	4413      	add	r3, r2
 800ac5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d11a      	bne.n	800aca0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	015a      	lsls	r2, r3, #5
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	4413      	add	r3, r2
 800ac72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac76:	681a      	ldr	r2, [r3, #0]
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ac80:	683b      	ldr	r3, [r7, #0]
 800ac82:	791b      	ldrb	r3, [r3, #4]
 800ac84:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ac86:	430b      	orrs	r3, r1
 800ac88:	4313      	orrs	r3, r2
 800ac8a:	68ba      	ldr	r2, [r7, #8]
 800ac8c:	0151      	lsls	r1, r2, #5
 800ac8e:	68fa      	ldr	r2, [r7, #12]
 800ac90:	440a      	add	r2, r1
 800ac92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac9e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800aca0:	2300      	movs	r3, #0
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3714      	adds	r7, #20
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr
	...

0800acb0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b085      	sub	sp, #20
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
 800acb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800acc4:	683b      	ldr	r3, [r7, #0]
 800acc6:	785b      	ldrb	r3, [r3, #1]
 800acc8:	2b01      	cmp	r3, #1
 800acca:	d161      	bne.n	800ad90 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	015a      	lsls	r2, r3, #5
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	4413      	add	r3, r2
 800acd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800acde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ace2:	d11f      	bne.n	800ad24 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	015a      	lsls	r2, r3, #5
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	4413      	add	r3, r2
 800acec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	68ba      	ldr	r2, [r7, #8]
 800acf4:	0151      	lsls	r1, r2, #5
 800acf6:	68fa      	ldr	r2, [r7, #12]
 800acf8:	440a      	add	r2, r1
 800acfa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800acfe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ad02:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	015a      	lsls	r2, r3, #5
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	68ba      	ldr	r2, [r7, #8]
 800ad14:	0151      	lsls	r1, r2, #5
 800ad16:	68fa      	ldr	r2, [r7, #12]
 800ad18:	440a      	add	r2, r1
 800ad1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ad22:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	f003 030f 	and.w	r3, r3, #15
 800ad34:	2101      	movs	r1, #1
 800ad36:	fa01 f303 	lsl.w	r3, r1, r3
 800ad3a:	b29b      	uxth	r3, r3
 800ad3c:	43db      	mvns	r3, r3
 800ad3e:	68f9      	ldr	r1, [r7, #12]
 800ad40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ad44:	4013      	ands	r3, r2
 800ad46:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad4e:	69da      	ldr	r2, [r3, #28]
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	781b      	ldrb	r3, [r3, #0]
 800ad54:	f003 030f 	and.w	r3, r3, #15
 800ad58:	2101      	movs	r1, #1
 800ad5a:	fa01 f303 	lsl.w	r3, r1, r3
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	43db      	mvns	r3, r3
 800ad62:	68f9      	ldr	r1, [r7, #12]
 800ad64:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ad68:	4013      	ands	r3, r2
 800ad6a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	015a      	lsls	r2, r3, #5
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	4413      	add	r3, r2
 800ad74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad78:	681a      	ldr	r2, [r3, #0]
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	0159      	lsls	r1, r3, #5
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	440b      	add	r3, r1
 800ad82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad86:	4619      	mov	r1, r3
 800ad88:	4b35      	ldr	r3, [pc, #212]	@ (800ae60 <USB_DeactivateEndpoint+0x1b0>)
 800ad8a:	4013      	ands	r3, r2
 800ad8c:	600b      	str	r3, [r1, #0]
 800ad8e:	e060      	b.n	800ae52 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad90:	68bb      	ldr	r3, [r7, #8]
 800ad92:	015a      	lsls	r2, r3, #5
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	4413      	add	r3, r2
 800ad98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ada2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ada6:	d11f      	bne.n	800ade8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	015a      	lsls	r2, r3, #5
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	4413      	add	r3, r2
 800adb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	68ba      	ldr	r2, [r7, #8]
 800adb8:	0151      	lsls	r1, r2, #5
 800adba:	68fa      	ldr	r2, [r7, #12]
 800adbc:	440a      	add	r2, r1
 800adbe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800adc2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800adc6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	015a      	lsls	r2, r3, #5
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	4413      	add	r3, r2
 800add0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	68ba      	ldr	r2, [r7, #8]
 800add8:	0151      	lsls	r1, r2, #5
 800adda:	68fa      	ldr	r2, [r7, #12]
 800addc:	440a      	add	r2, r1
 800adde:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ade2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ade6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800adee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	781b      	ldrb	r3, [r3, #0]
 800adf4:	f003 030f 	and.w	r3, r3, #15
 800adf8:	2101      	movs	r1, #1
 800adfa:	fa01 f303 	lsl.w	r3, r1, r3
 800adfe:	041b      	lsls	r3, r3, #16
 800ae00:	43db      	mvns	r3, r3
 800ae02:	68f9      	ldr	r1, [r7, #12]
 800ae04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ae08:	4013      	ands	r3, r2
 800ae0a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae12:	69da      	ldr	r2, [r3, #28]
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	781b      	ldrb	r3, [r3, #0]
 800ae18:	f003 030f 	and.w	r3, r3, #15
 800ae1c:	2101      	movs	r1, #1
 800ae1e:	fa01 f303 	lsl.w	r3, r1, r3
 800ae22:	041b      	lsls	r3, r3, #16
 800ae24:	43db      	mvns	r3, r3
 800ae26:	68f9      	ldr	r1, [r7, #12]
 800ae28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ae2c:	4013      	ands	r3, r2
 800ae2e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	015a      	lsls	r2, r3, #5
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	4413      	add	r3, r2
 800ae38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae3c:	681a      	ldr	r2, [r3, #0]
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	0159      	lsls	r1, r3, #5
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	440b      	add	r3, r1
 800ae46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae4a:	4619      	mov	r1, r3
 800ae4c:	4b05      	ldr	r3, [pc, #20]	@ (800ae64 <USB_DeactivateEndpoint+0x1b4>)
 800ae4e:	4013      	ands	r3, r2
 800ae50:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ae52:	2300      	movs	r3, #0
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	3714      	adds	r7, #20
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5e:	4770      	bx	lr
 800ae60:	ec337800 	.word	0xec337800
 800ae64:	eff37800 	.word	0xeff37800

0800ae68 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b086      	sub	sp, #24
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800ae76:	683b      	ldr	r3, [r7, #0]
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	785b      	ldrb	r3, [r3, #1]
 800ae80:	2b01      	cmp	r3, #1
 800ae82:	f040 812d 	bne.w	800b0e0 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	691b      	ldr	r3, [r3, #16]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d132      	bne.n	800aef4 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	015a      	lsls	r2, r3, #5
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	4413      	add	r3, r2
 800ae96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae9a:	691b      	ldr	r3, [r3, #16]
 800ae9c:	693a      	ldr	r2, [r7, #16]
 800ae9e:	0151      	lsls	r1, r2, #5
 800aea0:	697a      	ldr	r2, [r7, #20]
 800aea2:	440a      	add	r2, r1
 800aea4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aea8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800aeac:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800aeb0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	015a      	lsls	r2, r3, #5
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	4413      	add	r3, r2
 800aeba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aebe:	691b      	ldr	r3, [r3, #16]
 800aec0:	693a      	ldr	r2, [r7, #16]
 800aec2:	0151      	lsls	r1, r2, #5
 800aec4:	697a      	ldr	r2, [r7, #20]
 800aec6:	440a      	add	r2, r1
 800aec8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aecc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aed0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	015a      	lsls	r2, r3, #5
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	4413      	add	r3, r2
 800aeda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aede:	691b      	ldr	r3, [r3, #16]
 800aee0:	693a      	ldr	r2, [r7, #16]
 800aee2:	0151      	lsls	r1, r2, #5
 800aee4:	697a      	ldr	r2, [r7, #20]
 800aee6:	440a      	add	r2, r1
 800aee8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aeec:	0cdb      	lsrs	r3, r3, #19
 800aeee:	04db      	lsls	r3, r3, #19
 800aef0:	6113      	str	r3, [r2, #16]
 800aef2:	e097      	b.n	800b024 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	015a      	lsls	r2, r3, #5
 800aef8:	697b      	ldr	r3, [r7, #20]
 800aefa:	4413      	add	r3, r2
 800aefc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af00:	691b      	ldr	r3, [r3, #16]
 800af02:	693a      	ldr	r2, [r7, #16]
 800af04:	0151      	lsls	r1, r2, #5
 800af06:	697a      	ldr	r2, [r7, #20]
 800af08:	440a      	add	r2, r1
 800af0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af0e:	0cdb      	lsrs	r3, r3, #19
 800af10:	04db      	lsls	r3, r3, #19
 800af12:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	015a      	lsls	r2, r3, #5
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	4413      	add	r3, r2
 800af1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af20:	691b      	ldr	r3, [r3, #16]
 800af22:	693a      	ldr	r2, [r7, #16]
 800af24:	0151      	lsls	r1, r2, #5
 800af26:	697a      	ldr	r2, [r7, #20]
 800af28:	440a      	add	r2, r1
 800af2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af2e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800af32:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800af36:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d11a      	bne.n	800af74 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	691a      	ldr	r2, [r3, #16]
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	689b      	ldr	r3, [r3, #8]
 800af46:	429a      	cmp	r2, r3
 800af48:	d903      	bls.n	800af52 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	689a      	ldr	r2, [r3, #8]
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	015a      	lsls	r2, r3, #5
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	4413      	add	r3, r2
 800af5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af5e:	691b      	ldr	r3, [r3, #16]
 800af60:	693a      	ldr	r2, [r7, #16]
 800af62:	0151      	lsls	r1, r2, #5
 800af64:	697a      	ldr	r2, [r7, #20]
 800af66:	440a      	add	r2, r1
 800af68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af6c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800af70:	6113      	str	r3, [r2, #16]
 800af72:	e044      	b.n	800affe <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	691a      	ldr	r2, [r3, #16]
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	4413      	add	r3, r2
 800af7e:	1e5a      	subs	r2, r3, #1
 800af80:	683b      	ldr	r3, [r7, #0]
 800af82:	689b      	ldr	r3, [r3, #8]
 800af84:	fbb2 f3f3 	udiv	r3, r2, r3
 800af88:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	015a      	lsls	r2, r3, #5
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	4413      	add	r3, r2
 800af92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af96:	691a      	ldr	r2, [r3, #16]
 800af98:	89fb      	ldrh	r3, [r7, #14]
 800af9a:	04d9      	lsls	r1, r3, #19
 800af9c:	4b8f      	ldr	r3, [pc, #572]	@ (800b1dc <USB_EPStartXfer+0x374>)
 800af9e:	400b      	ands	r3, r1
 800afa0:	6939      	ldr	r1, [r7, #16]
 800afa2:	0148      	lsls	r0, r1, #5
 800afa4:	6979      	ldr	r1, [r7, #20]
 800afa6:	4401      	add	r1, r0
 800afa8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800afac:	4313      	orrs	r3, r2
 800afae:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	791b      	ldrb	r3, [r3, #4]
 800afb4:	2b01      	cmp	r3, #1
 800afb6:	d122      	bne.n	800affe <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	015a      	lsls	r2, r3, #5
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	4413      	add	r3, r2
 800afc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afc4:	691b      	ldr	r3, [r3, #16]
 800afc6:	693a      	ldr	r2, [r7, #16]
 800afc8:	0151      	lsls	r1, r2, #5
 800afca:	697a      	ldr	r2, [r7, #20]
 800afcc:	440a      	add	r2, r1
 800afce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800afd2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800afd6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800afd8:	693b      	ldr	r3, [r7, #16]
 800afda:	015a      	lsls	r2, r3, #5
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	4413      	add	r3, r2
 800afe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afe4:	691a      	ldr	r2, [r3, #16]
 800afe6:	89fb      	ldrh	r3, [r7, #14]
 800afe8:	075b      	lsls	r3, r3, #29
 800afea:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800afee:	6939      	ldr	r1, [r7, #16]
 800aff0:	0148      	lsls	r0, r1, #5
 800aff2:	6979      	ldr	r1, [r7, #20]
 800aff4:	4401      	add	r1, r0
 800aff6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800affa:	4313      	orrs	r3, r2
 800affc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800affe:	693b      	ldr	r3, [r7, #16]
 800b000:	015a      	lsls	r2, r3, #5
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	4413      	add	r3, r2
 800b006:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b00a:	691a      	ldr	r2, [r3, #16]
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	691b      	ldr	r3, [r3, #16]
 800b010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b014:	6939      	ldr	r1, [r7, #16]
 800b016:	0148      	lsls	r0, r1, #5
 800b018:	6979      	ldr	r1, [r7, #20]
 800b01a:	4401      	add	r1, r0
 800b01c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b020:	4313      	orrs	r3, r2
 800b022:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b024:	693b      	ldr	r3, [r7, #16]
 800b026:	015a      	lsls	r2, r3, #5
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	4413      	add	r3, r2
 800b02c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	693a      	ldr	r2, [r7, #16]
 800b034:	0151      	lsls	r1, r2, #5
 800b036:	697a      	ldr	r2, [r7, #20]
 800b038:	440a      	add	r2, r1
 800b03a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b03e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b042:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	791b      	ldrb	r3, [r3, #4]
 800b048:	2b01      	cmp	r3, #1
 800b04a:	d015      	beq.n	800b078 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	691b      	ldr	r3, [r3, #16]
 800b050:	2b00      	cmp	r3, #0
 800b052:	f000 813a 	beq.w	800b2ca <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b056:	697b      	ldr	r3, [r7, #20]
 800b058:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b05c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	f003 030f 	and.w	r3, r3, #15
 800b066:	2101      	movs	r1, #1
 800b068:	fa01 f303 	lsl.w	r3, r1, r3
 800b06c:	6979      	ldr	r1, [r7, #20]
 800b06e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b072:	4313      	orrs	r3, r2
 800b074:	634b      	str	r3, [r1, #52]	@ 0x34
 800b076:	e128      	b.n	800b2ca <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b07e:	689b      	ldr	r3, [r3, #8]
 800b080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b084:	2b00      	cmp	r3, #0
 800b086:	d110      	bne.n	800b0aa <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b088:	693b      	ldr	r3, [r7, #16]
 800b08a:	015a      	lsls	r2, r3, #5
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	4413      	add	r3, r2
 800b090:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	693a      	ldr	r2, [r7, #16]
 800b098:	0151      	lsls	r1, r2, #5
 800b09a:	697a      	ldr	r2, [r7, #20]
 800b09c:	440a      	add	r2, r1
 800b09e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0a2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b0a6:	6013      	str	r3, [r2, #0]
 800b0a8:	e00f      	b.n	800b0ca <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b0aa:	693b      	ldr	r3, [r7, #16]
 800b0ac:	015a      	lsls	r2, r3, #5
 800b0ae:	697b      	ldr	r3, [r7, #20]
 800b0b0:	4413      	add	r3, r2
 800b0b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	693a      	ldr	r2, [r7, #16]
 800b0ba:	0151      	lsls	r1, r2, #5
 800b0bc:	697a      	ldr	r2, [r7, #20]
 800b0be:	440a      	add	r2, r1
 800b0c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b0c8:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	68d9      	ldr	r1, [r3, #12]
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	781a      	ldrb	r2, [r3, #0]
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	691b      	ldr	r3, [r3, #16]
 800b0d6:	b29b      	uxth	r3, r3
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f000 f9a7 	bl	800b42c <USB_WritePacket>
 800b0de:	e0f4      	b.n	800b2ca <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b0e0:	693b      	ldr	r3, [r7, #16]
 800b0e2:	015a      	lsls	r2, r3, #5
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	4413      	add	r3, r2
 800b0e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0ec:	691b      	ldr	r3, [r3, #16]
 800b0ee:	693a      	ldr	r2, [r7, #16]
 800b0f0:	0151      	lsls	r1, r2, #5
 800b0f2:	697a      	ldr	r2, [r7, #20]
 800b0f4:	440a      	add	r2, r1
 800b0f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b0fa:	0cdb      	lsrs	r3, r3, #19
 800b0fc:	04db      	lsls	r3, r3, #19
 800b0fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b100:	693b      	ldr	r3, [r7, #16]
 800b102:	015a      	lsls	r2, r3, #5
 800b104:	697b      	ldr	r3, [r7, #20]
 800b106:	4413      	add	r3, r2
 800b108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b10c:	691b      	ldr	r3, [r3, #16]
 800b10e:	693a      	ldr	r2, [r7, #16]
 800b110:	0151      	lsls	r1, r2, #5
 800b112:	697a      	ldr	r2, [r7, #20]
 800b114:	440a      	add	r2, r1
 800b116:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b11a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b11e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b122:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d12f      	bne.n	800b18a <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	691b      	ldr	r3, [r3, #16]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d003      	beq.n	800b13a <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	689a      	ldr	r2, [r3, #8]
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	689a      	ldr	r2, [r3, #8]
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	015a      	lsls	r2, r3, #5
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	4413      	add	r3, r2
 800b14a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b14e:	691a      	ldr	r2, [r3, #16]
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	6a1b      	ldr	r3, [r3, #32]
 800b154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b158:	6939      	ldr	r1, [r7, #16]
 800b15a:	0148      	lsls	r0, r1, #5
 800b15c:	6979      	ldr	r1, [r7, #20]
 800b15e:	4401      	add	r1, r0
 800b160:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b164:	4313      	orrs	r3, r2
 800b166:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b168:	693b      	ldr	r3, [r7, #16]
 800b16a:	015a      	lsls	r2, r3, #5
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	4413      	add	r3, r2
 800b170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b174:	691b      	ldr	r3, [r3, #16]
 800b176:	693a      	ldr	r2, [r7, #16]
 800b178:	0151      	lsls	r1, r2, #5
 800b17a:	697a      	ldr	r2, [r7, #20]
 800b17c:	440a      	add	r2, r1
 800b17e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b182:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b186:	6113      	str	r3, [r2, #16]
 800b188:	e062      	b.n	800b250 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	691b      	ldr	r3, [r3, #16]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d126      	bne.n	800b1e0 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	015a      	lsls	r2, r3, #5
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	4413      	add	r3, r2
 800b19a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b19e:	691a      	ldr	r2, [r3, #16]
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	689b      	ldr	r3, [r3, #8]
 800b1a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1a8:	6939      	ldr	r1, [r7, #16]
 800b1aa:	0148      	lsls	r0, r1, #5
 800b1ac:	6979      	ldr	r1, [r7, #20]
 800b1ae:	4401      	add	r1, r0
 800b1b0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b1b4:	4313      	orrs	r3, r2
 800b1b6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b1b8:	693b      	ldr	r3, [r7, #16]
 800b1ba:	015a      	lsls	r2, r3, #5
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	4413      	add	r3, r2
 800b1c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1c4:	691b      	ldr	r3, [r3, #16]
 800b1c6:	693a      	ldr	r2, [r7, #16]
 800b1c8:	0151      	lsls	r1, r2, #5
 800b1ca:	697a      	ldr	r2, [r7, #20]
 800b1cc:	440a      	add	r2, r1
 800b1ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1d2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b1d6:	6113      	str	r3, [r2, #16]
 800b1d8:	e03a      	b.n	800b250 <USB_EPStartXfer+0x3e8>
 800b1da:	bf00      	nop
 800b1dc:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	691a      	ldr	r2, [r3, #16]
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	689b      	ldr	r3, [r3, #8]
 800b1e8:	4413      	add	r3, r2
 800b1ea:	1e5a      	subs	r2, r3, #1
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	689b      	ldr	r3, [r3, #8]
 800b1f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1f4:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	689b      	ldr	r3, [r3, #8]
 800b1fa:	89fa      	ldrh	r2, [r7, #14]
 800b1fc:	fb03 f202 	mul.w	r2, r3, r2
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	015a      	lsls	r2, r3, #5
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	4413      	add	r3, r2
 800b20c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b210:	691a      	ldr	r2, [r3, #16]
 800b212:	89fb      	ldrh	r3, [r7, #14]
 800b214:	04d9      	lsls	r1, r3, #19
 800b216:	4b2f      	ldr	r3, [pc, #188]	@ (800b2d4 <USB_EPStartXfer+0x46c>)
 800b218:	400b      	ands	r3, r1
 800b21a:	6939      	ldr	r1, [r7, #16]
 800b21c:	0148      	lsls	r0, r1, #5
 800b21e:	6979      	ldr	r1, [r7, #20]
 800b220:	4401      	add	r1, r0
 800b222:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b226:	4313      	orrs	r3, r2
 800b228:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b22a:	693b      	ldr	r3, [r7, #16]
 800b22c:	015a      	lsls	r2, r3, #5
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	4413      	add	r3, r2
 800b232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b236:	691a      	ldr	r2, [r3, #16]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	6a1b      	ldr	r3, [r3, #32]
 800b23c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b240:	6939      	ldr	r1, [r7, #16]
 800b242:	0148      	lsls	r0, r1, #5
 800b244:	6979      	ldr	r1, [r7, #20]
 800b246:	4401      	add	r1, r0
 800b248:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b24c:	4313      	orrs	r3, r2
 800b24e:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	791b      	ldrb	r3, [r3, #4]
 800b254:	2b01      	cmp	r3, #1
 800b256:	d128      	bne.n	800b2aa <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b25e:	689b      	ldr	r3, [r3, #8]
 800b260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b264:	2b00      	cmp	r3, #0
 800b266:	d110      	bne.n	800b28a <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	015a      	lsls	r2, r3, #5
 800b26c:	697b      	ldr	r3, [r7, #20]
 800b26e:	4413      	add	r3, r2
 800b270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	693a      	ldr	r2, [r7, #16]
 800b278:	0151      	lsls	r1, r2, #5
 800b27a:	697a      	ldr	r2, [r7, #20]
 800b27c:	440a      	add	r2, r1
 800b27e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b282:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b286:	6013      	str	r3, [r2, #0]
 800b288:	e00f      	b.n	800b2aa <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	015a      	lsls	r2, r3, #5
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	4413      	add	r3, r2
 800b292:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	693a      	ldr	r2, [r7, #16]
 800b29a:	0151      	lsls	r1, r2, #5
 800b29c:	697a      	ldr	r2, [r7, #20]
 800b29e:	440a      	add	r2, r1
 800b2a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b2a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b2a8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	015a      	lsls	r2, r3, #5
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	4413      	add	r3, r2
 800b2b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	693a      	ldr	r2, [r7, #16]
 800b2ba:	0151      	lsls	r1, r2, #5
 800b2bc:	697a      	ldr	r2, [r7, #20]
 800b2be:	440a      	add	r2, r1
 800b2c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b2c4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b2c8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b2ca:	2300      	movs	r3, #0
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	3718      	adds	r7, #24
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd80      	pop	{r7, pc}
 800b2d4:	1ff80000 	.word	0x1ff80000

0800b2d8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b087      	sub	sp, #28
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
 800b2e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	785b      	ldrb	r3, [r3, #1]
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	d14a      	bne.n	800b38c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	781b      	ldrb	r3, [r3, #0]
 800b2fa:	015a      	lsls	r2, r3, #5
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	4413      	add	r3, r2
 800b300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b30a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b30e:	f040 8086 	bne.w	800b41e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	781b      	ldrb	r3, [r3, #0]
 800b316:	015a      	lsls	r2, r3, #5
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	4413      	add	r3, r2
 800b31c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	683a      	ldr	r2, [r7, #0]
 800b324:	7812      	ldrb	r2, [r2, #0]
 800b326:	0151      	lsls	r1, r2, #5
 800b328:	693a      	ldr	r2, [r7, #16]
 800b32a:	440a      	add	r2, r1
 800b32c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b330:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b334:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	781b      	ldrb	r3, [r3, #0]
 800b33a:	015a      	lsls	r2, r3, #5
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	4413      	add	r3, r2
 800b340:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	683a      	ldr	r2, [r7, #0]
 800b348:	7812      	ldrb	r2, [r2, #0]
 800b34a:	0151      	lsls	r1, r2, #5
 800b34c:	693a      	ldr	r2, [r7, #16]
 800b34e:	440a      	add	r2, r1
 800b350:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b354:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b358:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	3301      	adds	r3, #1
 800b35e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b366:	4293      	cmp	r3, r2
 800b368:	d902      	bls.n	800b370 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b36a:	2301      	movs	r3, #1
 800b36c:	75fb      	strb	r3, [r7, #23]
          break;
 800b36e:	e056      	b.n	800b41e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	781b      	ldrb	r3, [r3, #0]
 800b374:	015a      	lsls	r2, r3, #5
 800b376:	693b      	ldr	r3, [r7, #16]
 800b378:	4413      	add	r3, r2
 800b37a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b384:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b388:	d0e7      	beq.n	800b35a <USB_EPStopXfer+0x82>
 800b38a:	e048      	b.n	800b41e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	781b      	ldrb	r3, [r3, #0]
 800b390:	015a      	lsls	r2, r3, #5
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	4413      	add	r3, r2
 800b396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b3a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b3a4:	d13b      	bne.n	800b41e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	781b      	ldrb	r3, [r3, #0]
 800b3aa:	015a      	lsls	r2, r3, #5
 800b3ac:	693b      	ldr	r3, [r7, #16]
 800b3ae:	4413      	add	r3, r2
 800b3b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	683a      	ldr	r2, [r7, #0]
 800b3b8:	7812      	ldrb	r2, [r2, #0]
 800b3ba:	0151      	lsls	r1, r2, #5
 800b3bc:	693a      	ldr	r2, [r7, #16]
 800b3be:	440a      	add	r2, r1
 800b3c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b3c8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b3ca:	683b      	ldr	r3, [r7, #0]
 800b3cc:	781b      	ldrb	r3, [r3, #0]
 800b3ce:	015a      	lsls	r2, r3, #5
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	4413      	add	r3, r2
 800b3d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	683a      	ldr	r2, [r7, #0]
 800b3dc:	7812      	ldrb	r2, [r2, #0]
 800b3de:	0151      	lsls	r1, r2, #5
 800b3e0:	693a      	ldr	r2, [r7, #16]
 800b3e2:	440a      	add	r2, r1
 800b3e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b3ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	3301      	adds	r3, #1
 800b3f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b3fa:	4293      	cmp	r3, r2
 800b3fc:	d902      	bls.n	800b404 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b3fe:	2301      	movs	r3, #1
 800b400:	75fb      	strb	r3, [r7, #23]
          break;
 800b402:	e00c      	b.n	800b41e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	015a      	lsls	r2, r3, #5
 800b40a:	693b      	ldr	r3, [r7, #16]
 800b40c:	4413      	add	r3, r2
 800b40e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b418:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b41c:	d0e7      	beq.n	800b3ee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b41e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b420:	4618      	mov	r0, r3
 800b422:	371c      	adds	r7, #28
 800b424:	46bd      	mov	sp, r7
 800b426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42a:	4770      	bx	lr

0800b42c <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b089      	sub	sp, #36	@ 0x24
 800b430:	af00      	add	r7, sp, #0
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	60b9      	str	r1, [r7, #8]
 800b436:	4611      	mov	r1, r2
 800b438:	461a      	mov	r2, r3
 800b43a:	460b      	mov	r3, r1
 800b43c:	71fb      	strb	r3, [r7, #7]
 800b43e:	4613      	mov	r3, r2
 800b440:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800b44a:	88bb      	ldrh	r3, [r7, #4]
 800b44c:	3303      	adds	r3, #3
 800b44e:	089b      	lsrs	r3, r3, #2
 800b450:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800b452:	2300      	movs	r3, #0
 800b454:	61bb      	str	r3, [r7, #24]
 800b456:	e018      	b.n	800b48a <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b458:	79fb      	ldrb	r3, [r7, #7]
 800b45a:	031a      	lsls	r2, r3, #12
 800b45c:	697b      	ldr	r3, [r7, #20]
 800b45e:	4413      	add	r3, r2
 800b460:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b464:	461a      	mov	r2, r3
 800b466:	69fb      	ldr	r3, [r7, #28]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800b46c:	69fb      	ldr	r3, [r7, #28]
 800b46e:	3301      	adds	r3, #1
 800b470:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800b472:	69fb      	ldr	r3, [r7, #28]
 800b474:	3301      	adds	r3, #1
 800b476:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800b478:	69fb      	ldr	r3, [r7, #28]
 800b47a:	3301      	adds	r3, #1
 800b47c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800b47e:	69fb      	ldr	r3, [r7, #28]
 800b480:	3301      	adds	r3, #1
 800b482:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b484:	69bb      	ldr	r3, [r7, #24]
 800b486:	3301      	adds	r3, #1
 800b488:	61bb      	str	r3, [r7, #24]
 800b48a:	69ba      	ldr	r2, [r7, #24]
 800b48c:	693b      	ldr	r3, [r7, #16]
 800b48e:	429a      	cmp	r2, r3
 800b490:	d3e2      	bcc.n	800b458 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800b492:	2300      	movs	r3, #0
}
 800b494:	4618      	mov	r0, r3
 800b496:	3724      	adds	r7, #36	@ 0x24
 800b498:	46bd      	mov	sp, r7
 800b49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49e:	4770      	bx	lr

0800b4a0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b4a0:	b480      	push	{r7}
 800b4a2:	b08b      	sub	sp, #44	@ 0x2c
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	4613      	mov	r3, r2
 800b4ac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b4b6:	88fb      	ldrh	r3, [r7, #6]
 800b4b8:	089b      	lsrs	r3, r3, #2
 800b4ba:	b29b      	uxth	r3, r3
 800b4bc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b4be:	88fb      	ldrh	r3, [r7, #6]
 800b4c0:	f003 0303 	and.w	r3, r3, #3
 800b4c4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	623b      	str	r3, [r7, #32]
 800b4ca:	e014      	b.n	800b4f6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b4cc:	69bb      	ldr	r3, [r7, #24]
 800b4ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b4d2:	681a      	ldr	r2, [r3, #0]
 800b4d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d6:	601a      	str	r2, [r3, #0]
    pDest++;
 800b4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4da:	3301      	adds	r3, #1
 800b4dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e0:	3301      	adds	r3, #1
 800b4e2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b4e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e6:	3301      	adds	r3, #1
 800b4e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b4f0:	6a3b      	ldr	r3, [r7, #32]
 800b4f2:	3301      	adds	r3, #1
 800b4f4:	623b      	str	r3, [r7, #32]
 800b4f6:	6a3a      	ldr	r2, [r7, #32]
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	d3e6      	bcc.n	800b4cc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b4fe:	8bfb      	ldrh	r3, [r7, #30]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d01e      	beq.n	800b542 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b504:	2300      	movs	r3, #0
 800b506:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b508:	69bb      	ldr	r3, [r7, #24]
 800b50a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b50e:	461a      	mov	r2, r3
 800b510:	f107 0310 	add.w	r3, r7, #16
 800b514:	6812      	ldr	r2, [r2, #0]
 800b516:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b518:	693a      	ldr	r2, [r7, #16]
 800b51a:	6a3b      	ldr	r3, [r7, #32]
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	00db      	lsls	r3, r3, #3
 800b520:	fa22 f303 	lsr.w	r3, r2, r3
 800b524:	b2da      	uxtb	r2, r3
 800b526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b528:	701a      	strb	r2, [r3, #0]
      i++;
 800b52a:	6a3b      	ldr	r3, [r7, #32]
 800b52c:	3301      	adds	r3, #1
 800b52e:	623b      	str	r3, [r7, #32]
      pDest++;
 800b530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b532:	3301      	adds	r3, #1
 800b534:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b536:	8bfb      	ldrh	r3, [r7, #30]
 800b538:	3b01      	subs	r3, #1
 800b53a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b53c:	8bfb      	ldrh	r3, [r7, #30]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d1ea      	bne.n	800b518 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b544:	4618      	mov	r0, r3
 800b546:	372c      	adds	r7, #44	@ 0x2c
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr

0800b550 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b550:	b480      	push	{r7}
 800b552:	b085      	sub	sp, #20
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
 800b558:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b55e:	683b      	ldr	r3, [r7, #0]
 800b560:	781b      	ldrb	r3, [r3, #0]
 800b562:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	785b      	ldrb	r3, [r3, #1]
 800b568:	2b01      	cmp	r3, #1
 800b56a:	d12c      	bne.n	800b5c6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	015a      	lsls	r2, r3, #5
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	4413      	add	r3, r2
 800b574:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	db12      	blt.n	800b5a4 <USB_EPSetStall+0x54>
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d00f      	beq.n	800b5a4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	015a      	lsls	r2, r3, #5
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	4413      	add	r3, r2
 800b58c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	68ba      	ldr	r2, [r7, #8]
 800b594:	0151      	lsls	r1, r2, #5
 800b596:	68fa      	ldr	r2, [r7, #12]
 800b598:	440a      	add	r2, r1
 800b59a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b59e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b5a2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b5a4:	68bb      	ldr	r3, [r7, #8]
 800b5a6:	015a      	lsls	r2, r3, #5
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	4413      	add	r3, r2
 800b5ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	68ba      	ldr	r2, [r7, #8]
 800b5b4:	0151      	lsls	r1, r2, #5
 800b5b6:	68fa      	ldr	r2, [r7, #12]
 800b5b8:	440a      	add	r2, r1
 800b5ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b5be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b5c2:	6013      	str	r3, [r2, #0]
 800b5c4:	e02b      	b.n	800b61e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	015a      	lsls	r2, r3, #5
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	4413      	add	r3, r2
 800b5ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	db12      	blt.n	800b5fe <USB_EPSetStall+0xae>
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d00f      	beq.n	800b5fe <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b5de:	68bb      	ldr	r3, [r7, #8]
 800b5e0:	015a      	lsls	r2, r3, #5
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	4413      	add	r3, r2
 800b5e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	68ba      	ldr	r2, [r7, #8]
 800b5ee:	0151      	lsls	r1, r2, #5
 800b5f0:	68fa      	ldr	r2, [r7, #12]
 800b5f2:	440a      	add	r2, r1
 800b5f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b5f8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b5fc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	015a      	lsls	r2, r3, #5
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	4413      	add	r3, r2
 800b606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	68ba      	ldr	r2, [r7, #8]
 800b60e:	0151      	lsls	r1, r2, #5
 800b610:	68fa      	ldr	r2, [r7, #12]
 800b612:	440a      	add	r2, r1
 800b614:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b618:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b61c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b61e:	2300      	movs	r3, #0
}
 800b620:	4618      	mov	r0, r3
 800b622:	3714      	adds	r7, #20
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr

0800b62c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b085      	sub	sp, #20
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	781b      	ldrb	r3, [r3, #0]
 800b63e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	785b      	ldrb	r3, [r3, #1]
 800b644:	2b01      	cmp	r3, #1
 800b646:	d128      	bne.n	800b69a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b648:	68bb      	ldr	r3, [r7, #8]
 800b64a:	015a      	lsls	r2, r3, #5
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	4413      	add	r3, r2
 800b650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	68ba      	ldr	r2, [r7, #8]
 800b658:	0151      	lsls	r1, r2, #5
 800b65a:	68fa      	ldr	r2, [r7, #12]
 800b65c:	440a      	add	r2, r1
 800b65e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b662:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b666:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	791b      	ldrb	r3, [r3, #4]
 800b66c:	2b03      	cmp	r3, #3
 800b66e:	d003      	beq.n	800b678 <USB_EPClearStall+0x4c>
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	791b      	ldrb	r3, [r3, #4]
 800b674:	2b02      	cmp	r3, #2
 800b676:	d138      	bne.n	800b6ea <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	015a      	lsls	r2, r3, #5
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	4413      	add	r3, r2
 800b680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	0151      	lsls	r1, r2, #5
 800b68a:	68fa      	ldr	r2, [r7, #12]
 800b68c:	440a      	add	r2, r1
 800b68e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b692:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b696:	6013      	str	r3, [r2, #0]
 800b698:	e027      	b.n	800b6ea <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	015a      	lsls	r2, r3, #5
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	4413      	add	r3, r2
 800b6a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	68ba      	ldr	r2, [r7, #8]
 800b6aa:	0151      	lsls	r1, r2, #5
 800b6ac:	68fa      	ldr	r2, [r7, #12]
 800b6ae:	440a      	add	r2, r1
 800b6b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b6b4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b6b8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	791b      	ldrb	r3, [r3, #4]
 800b6be:	2b03      	cmp	r3, #3
 800b6c0:	d003      	beq.n	800b6ca <USB_EPClearStall+0x9e>
 800b6c2:	683b      	ldr	r3, [r7, #0]
 800b6c4:	791b      	ldrb	r3, [r3, #4]
 800b6c6:	2b02      	cmp	r3, #2
 800b6c8:	d10f      	bne.n	800b6ea <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b6ca:	68bb      	ldr	r3, [r7, #8]
 800b6cc:	015a      	lsls	r2, r3, #5
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	4413      	add	r3, r2
 800b6d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	68ba      	ldr	r2, [r7, #8]
 800b6da:	0151      	lsls	r1, r2, #5
 800b6dc:	68fa      	ldr	r2, [r7, #12]
 800b6de:	440a      	add	r2, r1
 800b6e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b6e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b6e8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b6ea:	2300      	movs	r3, #0
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	3714      	adds	r7, #20
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f6:	4770      	bx	lr

0800b6f8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b6f8:	b480      	push	{r7}
 800b6fa:	b085      	sub	sp, #20
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
 800b700:	460b      	mov	r3, r1
 800b702:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	68fa      	ldr	r2, [r7, #12]
 800b712:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b716:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b71a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b722:	681a      	ldr	r2, [r3, #0]
 800b724:	78fb      	ldrb	r3, [r7, #3]
 800b726:	011b      	lsls	r3, r3, #4
 800b728:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b72c:	68f9      	ldr	r1, [r7, #12]
 800b72e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b732:	4313      	orrs	r3, r2
 800b734:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b736:	2300      	movs	r3, #0
}
 800b738:	4618      	mov	r0, r3
 800b73a:	3714      	adds	r7, #20
 800b73c:	46bd      	mov	sp, r7
 800b73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b742:	4770      	bx	lr

0800b744 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b744:	b480      	push	{r7}
 800b746:	b085      	sub	sp, #20
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	68fa      	ldr	r2, [r7, #12]
 800b75a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b75e:	f023 0303 	bic.w	r3, r3, #3
 800b762:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	68fa      	ldr	r2, [r7, #12]
 800b76e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b772:	f023 0302 	bic.w	r3, r3, #2
 800b776:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b778:	2300      	movs	r3, #0
}
 800b77a:	4618      	mov	r0, r3
 800b77c:	3714      	adds	r7, #20
 800b77e:	46bd      	mov	sp, r7
 800b780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b784:	4770      	bx	lr

0800b786 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b786:	b480      	push	{r7}
 800b788:	b085      	sub	sp, #20
 800b78a:	af00      	add	r7, sp, #0
 800b78c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	68fa      	ldr	r2, [r7, #12]
 800b79c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b7a0:	f023 0303 	bic.w	r3, r3, #3
 800b7a4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7ac:	685b      	ldr	r3, [r3, #4]
 800b7ae:	68fa      	ldr	r2, [r7, #12]
 800b7b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b7b4:	f043 0302 	orr.w	r3, r3, #2
 800b7b8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b7ba:	2300      	movs	r3, #0
}
 800b7bc:	4618      	mov	r0, r3
 800b7be:	3714      	adds	r7, #20
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c6:	4770      	bx	lr

0800b7c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b085      	sub	sp, #20
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	695b      	ldr	r3, [r3, #20]
 800b7d4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	699b      	ldr	r3, [r3, #24]
 800b7da:	68fa      	ldr	r2, [r7, #12]
 800b7dc:	4013      	ands	r3, r2
 800b7de:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3714      	adds	r7, #20
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ec:	4770      	bx	lr

0800b7ee <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b7ee:	b480      	push	{r7}
 800b7f0:	b085      	sub	sp, #20
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b800:	699b      	ldr	r3, [r3, #24]
 800b802:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b80a:	69db      	ldr	r3, [r3, #28]
 800b80c:	68ba      	ldr	r2, [r7, #8]
 800b80e:	4013      	ands	r3, r2
 800b810:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	0c1b      	lsrs	r3, r3, #16
}
 800b816:	4618      	mov	r0, r3
 800b818:	3714      	adds	r7, #20
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr

0800b822 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b822:	b480      	push	{r7}
 800b824:	b085      	sub	sp, #20
 800b826:	af00      	add	r7, sp, #0
 800b828:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b834:	699b      	ldr	r3, [r3, #24]
 800b836:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b83e:	69db      	ldr	r3, [r3, #28]
 800b840:	68ba      	ldr	r2, [r7, #8]
 800b842:	4013      	ands	r3, r2
 800b844:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	b29b      	uxth	r3, r3
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3714      	adds	r7, #20
 800b84e:	46bd      	mov	sp, r7
 800b850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b854:	4770      	bx	lr

0800b856 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b856:	b480      	push	{r7}
 800b858:	b085      	sub	sp, #20
 800b85a:	af00      	add	r7, sp, #0
 800b85c:	6078      	str	r0, [r7, #4]
 800b85e:	460b      	mov	r3, r1
 800b860:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b866:	78fb      	ldrb	r3, [r7, #3]
 800b868:	015a      	lsls	r2, r3, #5
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	4413      	add	r3, r2
 800b86e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b872:	689b      	ldr	r3, [r3, #8]
 800b874:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b87c:	695b      	ldr	r3, [r3, #20]
 800b87e:	68ba      	ldr	r2, [r7, #8]
 800b880:	4013      	ands	r3, r2
 800b882:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b884:	68bb      	ldr	r3, [r7, #8]
}
 800b886:	4618      	mov	r0, r3
 800b888:	3714      	adds	r7, #20
 800b88a:	46bd      	mov	sp, r7
 800b88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b890:	4770      	bx	lr

0800b892 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b892:	b480      	push	{r7}
 800b894:	b087      	sub	sp, #28
 800b896:	af00      	add	r7, sp, #0
 800b898:	6078      	str	r0, [r7, #4]
 800b89a:	460b      	mov	r3, r1
 800b89c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8a8:	691b      	ldr	r3, [r3, #16]
 800b8aa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b8ac:	697b      	ldr	r3, [r7, #20]
 800b8ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8b4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b8b6:	78fb      	ldrb	r3, [r7, #3]
 800b8b8:	f003 030f 	and.w	r3, r3, #15
 800b8bc:	68fa      	ldr	r2, [r7, #12]
 800b8be:	fa22 f303 	lsr.w	r3, r2, r3
 800b8c2:	01db      	lsls	r3, r3, #7
 800b8c4:	b2db      	uxtb	r3, r3
 800b8c6:	693a      	ldr	r2, [r7, #16]
 800b8c8:	4313      	orrs	r3, r2
 800b8ca:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b8cc:	78fb      	ldrb	r3, [r7, #3]
 800b8ce:	015a      	lsls	r2, r3, #5
 800b8d0:	697b      	ldr	r3, [r7, #20]
 800b8d2:	4413      	add	r3, r2
 800b8d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b8d8:	689b      	ldr	r3, [r3, #8]
 800b8da:	693a      	ldr	r2, [r7, #16]
 800b8dc:	4013      	ands	r3, r2
 800b8de:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b8e0:	68bb      	ldr	r3, [r7, #8]
}
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	371c      	adds	r7, #28
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ec:	4770      	bx	lr

0800b8ee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b8ee:	b480      	push	{r7}
 800b8f0:	b083      	sub	sp, #12
 800b8f2:	af00      	add	r7, sp, #0
 800b8f4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	695b      	ldr	r3, [r3, #20]
 800b8fa:	f003 0301 	and.w	r3, r3, #1
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	370c      	adds	r7, #12
 800b902:	46bd      	mov	sp, r7
 800b904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b908:	4770      	bx	lr

0800b90a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b90a:	b480      	push	{r7}
 800b90c:	b085      	sub	sp, #20
 800b90e:	af00      	add	r7, sp, #0
 800b910:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	68fa      	ldr	r2, [r7, #12]
 800b920:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b924:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b928:	f023 0307 	bic.w	r3, r3, #7
 800b92c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b934:	685b      	ldr	r3, [r3, #4]
 800b936:	68fa      	ldr	r2, [r7, #12]
 800b938:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b93c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b940:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b942:	2300      	movs	r3, #0
}
 800b944:	4618      	mov	r0, r3
 800b946:	3714      	adds	r7, #20
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr

0800b950 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 800b950:	b480      	push	{r7}
 800b952:	b085      	sub	sp, #20
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
 800b958:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	333c      	adds	r3, #60	@ 0x3c
 800b962:	3304      	adds	r3, #4
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	4a1c      	ldr	r2, [pc, #112]	@ (800b9dc <USB_EP0_OutStart+0x8c>)
 800b96c:	4293      	cmp	r3, r2
 800b96e:	d90a      	bls.n	800b986 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b97c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b980:	d101      	bne.n	800b986 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800b982:	2300      	movs	r3, #0
 800b984:	e024      	b.n	800b9d0 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b98c:	461a      	mov	r2, r3
 800b98e:	2300      	movs	r3, #0
 800b990:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b998:	691b      	ldr	r3, [r3, #16]
 800b99a:	68fa      	ldr	r2, [r7, #12]
 800b99c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b9a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9ac:	691b      	ldr	r3, [r3, #16]
 800b9ae:	68fa      	ldr	r2, [r7, #12]
 800b9b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9b4:	f043 0318 	orr.w	r3, r3, #24
 800b9b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9c0:	691b      	ldr	r3, [r3, #16]
 800b9c2:	68fa      	ldr	r2, [r7, #12]
 800b9c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9c8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b9cc:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800b9ce:	2300      	movs	r3, #0
}
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	3714      	adds	r7, #20
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9da:	4770      	bx	lr
 800b9dc:	4f54300a 	.word	0x4f54300a

0800b9e0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b085      	sub	sp, #20
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	3301      	adds	r3, #1
 800b9f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b9f8:	d901      	bls.n	800b9fe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b9fa:	2303      	movs	r3, #3
 800b9fc:	e01b      	b.n	800ba36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	691b      	ldr	r3, [r3, #16]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	daf2      	bge.n	800b9ec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ba06:	2300      	movs	r3, #0
 800ba08:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	691b      	ldr	r3, [r3, #16]
 800ba0e:	f043 0201 	orr.w	r2, r3, #1
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	3301      	adds	r3, #1
 800ba1a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ba22:	d901      	bls.n	800ba28 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ba24:	2303      	movs	r3, #3
 800ba26:	e006      	b.n	800ba36 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	691b      	ldr	r3, [r3, #16]
 800ba2c:	f003 0301 	and.w	r3, r3, #1
 800ba30:	2b01      	cmp	r3, #1
 800ba32:	d0f0      	beq.n	800ba16 <USB_CoreReset+0x36>

  return HAL_OK;
 800ba34:	2300      	movs	r3, #0
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	3714      	adds	r7, #20
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba40:	4770      	bx	lr
	...

0800ba44 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b084      	sub	sp, #16
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
 800ba4c:	460b      	mov	r3, r1
 800ba4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ba50:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ba54:	f002 fd9e 	bl	800e594 <USBD_static_malloc>
 800ba58:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d109      	bne.n	800ba74 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	32b0      	adds	r2, #176	@ 0xb0
 800ba6a:	2100      	movs	r1, #0
 800ba6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800ba70:	2302      	movs	r3, #2
 800ba72:	e0d4      	b.n	800bc1e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800ba74:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ba78:	2100      	movs	r1, #0
 800ba7a:	68f8      	ldr	r0, [r7, #12]
 800ba7c:	f002 fda8 	bl	800e5d0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	32b0      	adds	r2, #176	@ 0xb0
 800ba8a:	68f9      	ldr	r1, [r7, #12]
 800ba8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	32b0      	adds	r2, #176	@ 0xb0
 800ba9a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	7c1b      	ldrb	r3, [r3, #16]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d138      	bne.n	800bb1e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800baac:	4b5e      	ldr	r3, [pc, #376]	@ (800bc28 <USBD_CDC_Init+0x1e4>)
 800baae:	7819      	ldrb	r1, [r3, #0]
 800bab0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bab4:	2202      	movs	r2, #2
 800bab6:	6878      	ldr	r0, [r7, #4]
 800bab8:	f002 fb58 	bl	800e16c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800babc:	4b5a      	ldr	r3, [pc, #360]	@ (800bc28 <USBD_CDC_Init+0x1e4>)
 800babe:	781b      	ldrb	r3, [r3, #0]
 800bac0:	f003 020f 	and.w	r2, r3, #15
 800bac4:	6879      	ldr	r1, [r7, #4]
 800bac6:	4613      	mov	r3, r2
 800bac8:	009b      	lsls	r3, r3, #2
 800baca:	4413      	add	r3, r2
 800bacc:	009b      	lsls	r3, r3, #2
 800bace:	440b      	add	r3, r1
 800bad0:	3324      	adds	r3, #36	@ 0x24
 800bad2:	2201      	movs	r2, #1
 800bad4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bad6:	4b55      	ldr	r3, [pc, #340]	@ (800bc2c <USBD_CDC_Init+0x1e8>)
 800bad8:	7819      	ldrb	r1, [r3, #0]
 800bada:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bade:	2202      	movs	r2, #2
 800bae0:	6878      	ldr	r0, [r7, #4]
 800bae2:	f002 fb43 	bl	800e16c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bae6:	4b51      	ldr	r3, [pc, #324]	@ (800bc2c <USBD_CDC_Init+0x1e8>)
 800bae8:	781b      	ldrb	r3, [r3, #0]
 800baea:	f003 020f 	and.w	r2, r3, #15
 800baee:	6879      	ldr	r1, [r7, #4]
 800baf0:	4613      	mov	r3, r2
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	4413      	add	r3, r2
 800baf6:	009b      	lsls	r3, r3, #2
 800baf8:	440b      	add	r3, r1
 800bafa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bafe:	2201      	movs	r2, #1
 800bb00:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bb02:	4b4b      	ldr	r3, [pc, #300]	@ (800bc30 <USBD_CDC_Init+0x1ec>)
 800bb04:	781b      	ldrb	r3, [r3, #0]
 800bb06:	f003 020f 	and.w	r2, r3, #15
 800bb0a:	6879      	ldr	r1, [r7, #4]
 800bb0c:	4613      	mov	r3, r2
 800bb0e:	009b      	lsls	r3, r3, #2
 800bb10:	4413      	add	r3, r2
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	440b      	add	r3, r1
 800bb16:	3326      	adds	r3, #38	@ 0x26
 800bb18:	2210      	movs	r2, #16
 800bb1a:	801a      	strh	r2, [r3, #0]
 800bb1c:	e035      	b.n	800bb8a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bb1e:	4b42      	ldr	r3, [pc, #264]	@ (800bc28 <USBD_CDC_Init+0x1e4>)
 800bb20:	7819      	ldrb	r1, [r3, #0]
 800bb22:	2340      	movs	r3, #64	@ 0x40
 800bb24:	2202      	movs	r2, #2
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f002 fb20 	bl	800e16c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bb2c:	4b3e      	ldr	r3, [pc, #248]	@ (800bc28 <USBD_CDC_Init+0x1e4>)
 800bb2e:	781b      	ldrb	r3, [r3, #0]
 800bb30:	f003 020f 	and.w	r2, r3, #15
 800bb34:	6879      	ldr	r1, [r7, #4]
 800bb36:	4613      	mov	r3, r2
 800bb38:	009b      	lsls	r3, r3, #2
 800bb3a:	4413      	add	r3, r2
 800bb3c:	009b      	lsls	r3, r3, #2
 800bb3e:	440b      	add	r3, r1
 800bb40:	3324      	adds	r3, #36	@ 0x24
 800bb42:	2201      	movs	r2, #1
 800bb44:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bb46:	4b39      	ldr	r3, [pc, #228]	@ (800bc2c <USBD_CDC_Init+0x1e8>)
 800bb48:	7819      	ldrb	r1, [r3, #0]
 800bb4a:	2340      	movs	r3, #64	@ 0x40
 800bb4c:	2202      	movs	r2, #2
 800bb4e:	6878      	ldr	r0, [r7, #4]
 800bb50:	f002 fb0c 	bl	800e16c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bb54:	4b35      	ldr	r3, [pc, #212]	@ (800bc2c <USBD_CDC_Init+0x1e8>)
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	f003 020f 	and.w	r2, r3, #15
 800bb5c:	6879      	ldr	r1, [r7, #4]
 800bb5e:	4613      	mov	r3, r2
 800bb60:	009b      	lsls	r3, r3, #2
 800bb62:	4413      	add	r3, r2
 800bb64:	009b      	lsls	r3, r3, #2
 800bb66:	440b      	add	r3, r1
 800bb68:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bb70:	4b2f      	ldr	r3, [pc, #188]	@ (800bc30 <USBD_CDC_Init+0x1ec>)
 800bb72:	781b      	ldrb	r3, [r3, #0]
 800bb74:	f003 020f 	and.w	r2, r3, #15
 800bb78:	6879      	ldr	r1, [r7, #4]
 800bb7a:	4613      	mov	r3, r2
 800bb7c:	009b      	lsls	r3, r3, #2
 800bb7e:	4413      	add	r3, r2
 800bb80:	009b      	lsls	r3, r3, #2
 800bb82:	440b      	add	r3, r1
 800bb84:	3326      	adds	r3, #38	@ 0x26
 800bb86:	2210      	movs	r2, #16
 800bb88:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bb8a:	4b29      	ldr	r3, [pc, #164]	@ (800bc30 <USBD_CDC_Init+0x1ec>)
 800bb8c:	7819      	ldrb	r1, [r3, #0]
 800bb8e:	2308      	movs	r3, #8
 800bb90:	2203      	movs	r2, #3
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f002 faea 	bl	800e16c <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800bb98:	4b25      	ldr	r3, [pc, #148]	@ (800bc30 <USBD_CDC_Init+0x1ec>)
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	f003 020f 	and.w	r2, r3, #15
 800bba0:	6879      	ldr	r1, [r7, #4]
 800bba2:	4613      	mov	r3, r2
 800bba4:	009b      	lsls	r3, r3, #2
 800bba6:	4413      	add	r3, r2
 800bba8:	009b      	lsls	r3, r3, #2
 800bbaa:	440b      	add	r3, r1
 800bbac:	3324      	adds	r3, #36	@ 0x24
 800bbae:	2201      	movs	r2, #1
 800bbb0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bbc0:	687a      	ldr	r2, [r7, #4]
 800bbc2:	33b0      	adds	r3, #176	@ 0xb0
 800bbc4:	009b      	lsls	r3, r3, #2
 800bbc6:	4413      	add	r3, r2
 800bbc8:	685b      	ldr	r3, [r3, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d101      	bne.n	800bbec <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800bbe8:	2302      	movs	r3, #2
 800bbea:	e018      	b.n	800bc1e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	7c1b      	ldrb	r3, [r3, #16]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d10a      	bne.n	800bc0a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bbf4:	4b0d      	ldr	r3, [pc, #52]	@ (800bc2c <USBD_CDC_Init+0x1e8>)
 800bbf6:	7819      	ldrb	r1, [r3, #0]
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bbfe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	f002 fc2c 	bl	800e460 <USBD_LL_PrepareReceive>
 800bc08:	e008      	b.n	800bc1c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bc0a:	4b08      	ldr	r3, [pc, #32]	@ (800bc2c <USBD_CDC_Init+0x1e8>)
 800bc0c:	7819      	ldrb	r1, [r3, #0]
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bc14:	2340      	movs	r3, #64	@ 0x40
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f002 fc22 	bl	800e460 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bc1c:	2300      	movs	r3, #0
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3710      	adds	r7, #16
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	bf00      	nop
 800bc28:	20000093 	.word	0x20000093
 800bc2c:	20000094 	.word	0x20000094
 800bc30:	20000095 	.word	0x20000095

0800bc34 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b082      	sub	sp, #8
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
 800bc3c:	460b      	mov	r3, r1
 800bc3e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800bc40:	4b3a      	ldr	r3, [pc, #232]	@ (800bd2c <USBD_CDC_DeInit+0xf8>)
 800bc42:	781b      	ldrb	r3, [r3, #0]
 800bc44:	4619      	mov	r1, r3
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f002 face 	bl	800e1e8 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800bc4c:	4b37      	ldr	r3, [pc, #220]	@ (800bd2c <USBD_CDC_DeInit+0xf8>)
 800bc4e:	781b      	ldrb	r3, [r3, #0]
 800bc50:	f003 020f 	and.w	r2, r3, #15
 800bc54:	6879      	ldr	r1, [r7, #4]
 800bc56:	4613      	mov	r3, r2
 800bc58:	009b      	lsls	r3, r3, #2
 800bc5a:	4413      	add	r3, r2
 800bc5c:	009b      	lsls	r3, r3, #2
 800bc5e:	440b      	add	r3, r1
 800bc60:	3324      	adds	r3, #36	@ 0x24
 800bc62:	2200      	movs	r2, #0
 800bc64:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800bc66:	4b32      	ldr	r3, [pc, #200]	@ (800bd30 <USBD_CDC_DeInit+0xfc>)
 800bc68:	781b      	ldrb	r3, [r3, #0]
 800bc6a:	4619      	mov	r1, r3
 800bc6c:	6878      	ldr	r0, [r7, #4]
 800bc6e:	f002 fabb 	bl	800e1e8 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800bc72:	4b2f      	ldr	r3, [pc, #188]	@ (800bd30 <USBD_CDC_DeInit+0xfc>)
 800bc74:	781b      	ldrb	r3, [r3, #0]
 800bc76:	f003 020f 	and.w	r2, r3, #15
 800bc7a:	6879      	ldr	r1, [r7, #4]
 800bc7c:	4613      	mov	r3, r2
 800bc7e:	009b      	lsls	r3, r3, #2
 800bc80:	4413      	add	r3, r2
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	440b      	add	r3, r1
 800bc86:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800bc8e:	4b29      	ldr	r3, [pc, #164]	@ (800bd34 <USBD_CDC_DeInit+0x100>)
 800bc90:	781b      	ldrb	r3, [r3, #0]
 800bc92:	4619      	mov	r1, r3
 800bc94:	6878      	ldr	r0, [r7, #4]
 800bc96:	f002 faa7 	bl	800e1e8 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800bc9a:	4b26      	ldr	r3, [pc, #152]	@ (800bd34 <USBD_CDC_DeInit+0x100>)
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	f003 020f 	and.w	r2, r3, #15
 800bca2:	6879      	ldr	r1, [r7, #4]
 800bca4:	4613      	mov	r3, r2
 800bca6:	009b      	lsls	r3, r3, #2
 800bca8:	4413      	add	r3, r2
 800bcaa:	009b      	lsls	r3, r3, #2
 800bcac:	440b      	add	r3, r1
 800bcae:	3324      	adds	r3, #36	@ 0x24
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800bcb4:	4b1f      	ldr	r3, [pc, #124]	@ (800bd34 <USBD_CDC_DeInit+0x100>)
 800bcb6:	781b      	ldrb	r3, [r3, #0]
 800bcb8:	f003 020f 	and.w	r2, r3, #15
 800bcbc:	6879      	ldr	r1, [r7, #4]
 800bcbe:	4613      	mov	r3, r2
 800bcc0:	009b      	lsls	r3, r3, #2
 800bcc2:	4413      	add	r3, r2
 800bcc4:	009b      	lsls	r3, r3, #2
 800bcc6:	440b      	add	r3, r1
 800bcc8:	3326      	adds	r3, #38	@ 0x26
 800bcca:	2200      	movs	r2, #0
 800bccc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	32b0      	adds	r2, #176	@ 0xb0
 800bcd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d01f      	beq.n	800bd20 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bce6:	687a      	ldr	r2, [r7, #4]
 800bce8:	33b0      	adds	r3, #176	@ 0xb0
 800bcea:	009b      	lsls	r3, r3, #2
 800bcec:	4413      	add	r3, r2
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	685b      	ldr	r3, [r3, #4]
 800bcf2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	32b0      	adds	r2, #176	@ 0xb0
 800bcfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd02:	4618      	mov	r0, r3
 800bd04:	f002 fc54 	bl	800e5b0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	32b0      	adds	r2, #176	@ 0xb0
 800bd12:	2100      	movs	r1, #0
 800bd14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bd20:	2300      	movs	r3, #0
}
 800bd22:	4618      	mov	r0, r3
 800bd24:	3708      	adds	r7, #8
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop
 800bd2c:	20000093 	.word	0x20000093
 800bd30:	20000094 	.word	0x20000094
 800bd34:	20000095 	.word	0x20000095

0800bd38 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b086      	sub	sp, #24
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
 800bd40:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	32b0      	adds	r2, #176	@ 0xb0
 800bd4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd50:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bd52:	2300      	movs	r3, #0
 800bd54:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bd56:	2300      	movs	r3, #0
 800bd58:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d101      	bne.n	800bd68 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800bd64:	2303      	movs	r3, #3
 800bd66:	e0bf      	b.n	800bee8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d050      	beq.n	800be16 <USBD_CDC_Setup+0xde>
 800bd74:	2b20      	cmp	r3, #32
 800bd76:	f040 80af 	bne.w	800bed8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	88db      	ldrh	r3, [r3, #6]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d03a      	beq.n	800bdf8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	781b      	ldrb	r3, [r3, #0]
 800bd86:	b25b      	sxtb	r3, r3
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	da1b      	bge.n	800bdc4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bd92:	687a      	ldr	r2, [r7, #4]
 800bd94:	33b0      	adds	r3, #176	@ 0xb0
 800bd96:	009b      	lsls	r3, r3, #2
 800bd98:	4413      	add	r3, r2
 800bd9a:	685b      	ldr	r3, [r3, #4]
 800bd9c:	689b      	ldr	r3, [r3, #8]
 800bd9e:	683a      	ldr	r2, [r7, #0]
 800bda0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800bda2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bda4:	683a      	ldr	r2, [r7, #0]
 800bda6:	88d2      	ldrh	r2, [r2, #6]
 800bda8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	88db      	ldrh	r3, [r3, #6]
 800bdae:	2b07      	cmp	r3, #7
 800bdb0:	bf28      	it	cs
 800bdb2:	2307      	movcs	r3, #7
 800bdb4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bdb6:	693b      	ldr	r3, [r7, #16]
 800bdb8:	89fa      	ldrh	r2, [r7, #14]
 800bdba:	4619      	mov	r1, r3
 800bdbc:	6878      	ldr	r0, [r7, #4]
 800bdbe:	f001 fd7d 	bl	800d8bc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800bdc2:	e090      	b.n	800bee6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	785a      	ldrb	r2, [r3, #1]
 800bdc8:	693b      	ldr	r3, [r7, #16]
 800bdca:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800bdce:	683b      	ldr	r3, [r7, #0]
 800bdd0:	88db      	ldrh	r3, [r3, #6]
 800bdd2:	2b3f      	cmp	r3, #63	@ 0x3f
 800bdd4:	d803      	bhi.n	800bdde <USBD_CDC_Setup+0xa6>
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	88db      	ldrh	r3, [r3, #6]
 800bdda:	b2da      	uxtb	r2, r3
 800bddc:	e000      	b.n	800bde0 <USBD_CDC_Setup+0xa8>
 800bdde:	2240      	movs	r2, #64	@ 0x40
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800bde6:	6939      	ldr	r1, [r7, #16]
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800bdee:	461a      	mov	r2, r3
 800bdf0:	6878      	ldr	r0, [r7, #4]
 800bdf2:	f001 fd8f 	bl	800d914 <USBD_CtlPrepareRx>
      break;
 800bdf6:	e076      	b.n	800bee6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bdfe:	687a      	ldr	r2, [r7, #4]
 800be00:	33b0      	adds	r3, #176	@ 0xb0
 800be02:	009b      	lsls	r3, r3, #2
 800be04:	4413      	add	r3, r2
 800be06:	685b      	ldr	r3, [r3, #4]
 800be08:	689b      	ldr	r3, [r3, #8]
 800be0a:	683a      	ldr	r2, [r7, #0]
 800be0c:	7850      	ldrb	r0, [r2, #1]
 800be0e:	2200      	movs	r2, #0
 800be10:	6839      	ldr	r1, [r7, #0]
 800be12:	4798      	blx	r3
      break;
 800be14:	e067      	b.n	800bee6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	785b      	ldrb	r3, [r3, #1]
 800be1a:	2b0b      	cmp	r3, #11
 800be1c:	d851      	bhi.n	800bec2 <USBD_CDC_Setup+0x18a>
 800be1e:	a201      	add	r2, pc, #4	@ (adr r2, 800be24 <USBD_CDC_Setup+0xec>)
 800be20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be24:	0800be55 	.word	0x0800be55
 800be28:	0800bed1 	.word	0x0800bed1
 800be2c:	0800bec3 	.word	0x0800bec3
 800be30:	0800bec3 	.word	0x0800bec3
 800be34:	0800bec3 	.word	0x0800bec3
 800be38:	0800bec3 	.word	0x0800bec3
 800be3c:	0800bec3 	.word	0x0800bec3
 800be40:	0800bec3 	.word	0x0800bec3
 800be44:	0800bec3 	.word	0x0800bec3
 800be48:	0800bec3 	.word	0x0800bec3
 800be4c:	0800be7f 	.word	0x0800be7f
 800be50:	0800bea9 	.word	0x0800bea9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be5a:	b2db      	uxtb	r3, r3
 800be5c:	2b03      	cmp	r3, #3
 800be5e:	d107      	bne.n	800be70 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800be60:	f107 030a 	add.w	r3, r7, #10
 800be64:	2202      	movs	r2, #2
 800be66:	4619      	mov	r1, r3
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f001 fd27 	bl	800d8bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800be6e:	e032      	b.n	800bed6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800be70:	6839      	ldr	r1, [r7, #0]
 800be72:	6878      	ldr	r0, [r7, #4]
 800be74:	f001 fca5 	bl	800d7c2 <USBD_CtlError>
            ret = USBD_FAIL;
 800be78:	2303      	movs	r3, #3
 800be7a:	75fb      	strb	r3, [r7, #23]
          break;
 800be7c:	e02b      	b.n	800bed6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be84:	b2db      	uxtb	r3, r3
 800be86:	2b03      	cmp	r3, #3
 800be88:	d107      	bne.n	800be9a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800be8a:	f107 030d 	add.w	r3, r7, #13
 800be8e:	2201      	movs	r2, #1
 800be90:	4619      	mov	r1, r3
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f001 fd12 	bl	800d8bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800be98:	e01d      	b.n	800bed6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800be9a:	6839      	ldr	r1, [r7, #0]
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f001 fc90 	bl	800d7c2 <USBD_CtlError>
            ret = USBD_FAIL;
 800bea2:	2303      	movs	r3, #3
 800bea4:	75fb      	strb	r3, [r7, #23]
          break;
 800bea6:	e016      	b.n	800bed6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beae:	b2db      	uxtb	r3, r3
 800beb0:	2b03      	cmp	r3, #3
 800beb2:	d00f      	beq.n	800bed4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800beb4:	6839      	ldr	r1, [r7, #0]
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f001 fc83 	bl	800d7c2 <USBD_CtlError>
            ret = USBD_FAIL;
 800bebc:	2303      	movs	r3, #3
 800bebe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bec0:	e008      	b.n	800bed4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bec2:	6839      	ldr	r1, [r7, #0]
 800bec4:	6878      	ldr	r0, [r7, #4]
 800bec6:	f001 fc7c 	bl	800d7c2 <USBD_CtlError>
          ret = USBD_FAIL;
 800beca:	2303      	movs	r3, #3
 800becc:	75fb      	strb	r3, [r7, #23]
          break;
 800bece:	e002      	b.n	800bed6 <USBD_CDC_Setup+0x19e>
          break;
 800bed0:	bf00      	nop
 800bed2:	e008      	b.n	800bee6 <USBD_CDC_Setup+0x1ae>
          break;
 800bed4:	bf00      	nop
      }
      break;
 800bed6:	e006      	b.n	800bee6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800bed8:	6839      	ldr	r1, [r7, #0]
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	f001 fc71 	bl	800d7c2 <USBD_CtlError>
      ret = USBD_FAIL;
 800bee0:	2303      	movs	r3, #3
 800bee2:	75fb      	strb	r3, [r7, #23]
      break;
 800bee4:	bf00      	nop
  }

  return (uint8_t)ret;
 800bee6:	7dfb      	ldrb	r3, [r7, #23]
}
 800bee8:	4618      	mov	r0, r3
 800beea:	3718      	adds	r7, #24
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}

0800bef0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b084      	sub	sp, #16
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	460b      	mov	r3, r1
 800befa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf02:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	32b0      	adds	r2, #176	@ 0xb0
 800bf0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d101      	bne.n	800bf1a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800bf16:	2303      	movs	r3, #3
 800bf18:	e065      	b.n	800bfe6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	32b0      	adds	r2, #176	@ 0xb0
 800bf24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf28:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bf2a:	78fb      	ldrb	r3, [r7, #3]
 800bf2c:	f003 020f 	and.w	r2, r3, #15
 800bf30:	6879      	ldr	r1, [r7, #4]
 800bf32:	4613      	mov	r3, r2
 800bf34:	009b      	lsls	r3, r3, #2
 800bf36:	4413      	add	r3, r2
 800bf38:	009b      	lsls	r3, r3, #2
 800bf3a:	440b      	add	r3, r1
 800bf3c:	3318      	adds	r3, #24
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d02f      	beq.n	800bfa4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800bf44:	78fb      	ldrb	r3, [r7, #3]
 800bf46:	f003 020f 	and.w	r2, r3, #15
 800bf4a:	6879      	ldr	r1, [r7, #4]
 800bf4c:	4613      	mov	r3, r2
 800bf4e:	009b      	lsls	r3, r3, #2
 800bf50:	4413      	add	r3, r2
 800bf52:	009b      	lsls	r3, r3, #2
 800bf54:	440b      	add	r3, r1
 800bf56:	3318      	adds	r3, #24
 800bf58:	681a      	ldr	r2, [r3, #0]
 800bf5a:	78fb      	ldrb	r3, [r7, #3]
 800bf5c:	f003 010f 	and.w	r1, r3, #15
 800bf60:	68f8      	ldr	r0, [r7, #12]
 800bf62:	460b      	mov	r3, r1
 800bf64:	00db      	lsls	r3, r3, #3
 800bf66:	440b      	add	r3, r1
 800bf68:	009b      	lsls	r3, r3, #2
 800bf6a:	4403      	add	r3, r0
 800bf6c:	331c      	adds	r3, #28
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	fbb2 f1f3 	udiv	r1, r2, r3
 800bf74:	fb01 f303 	mul.w	r3, r1, r3
 800bf78:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d112      	bne.n	800bfa4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800bf7e:	78fb      	ldrb	r3, [r7, #3]
 800bf80:	f003 020f 	and.w	r2, r3, #15
 800bf84:	6879      	ldr	r1, [r7, #4]
 800bf86:	4613      	mov	r3, r2
 800bf88:	009b      	lsls	r3, r3, #2
 800bf8a:	4413      	add	r3, r2
 800bf8c:	009b      	lsls	r3, r3, #2
 800bf8e:	440b      	add	r3, r1
 800bf90:	3318      	adds	r3, #24
 800bf92:	2200      	movs	r2, #0
 800bf94:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bf96:	78f9      	ldrb	r1, [r7, #3]
 800bf98:	2300      	movs	r3, #0
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f002 fa27 	bl	800e3f0 <USBD_LL_Transmit>
 800bfa2:	e01f      	b.n	800bfe4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800bfa4:	68bb      	ldr	r3, [r7, #8]
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bfb2:	687a      	ldr	r2, [r7, #4]
 800bfb4:	33b0      	adds	r3, #176	@ 0xb0
 800bfb6:	009b      	lsls	r3, r3, #2
 800bfb8:	4413      	add	r3, r2
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	691b      	ldr	r3, [r3, #16]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d010      	beq.n	800bfe4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bfc8:	687a      	ldr	r2, [r7, #4]
 800bfca:	33b0      	adds	r3, #176	@ 0xb0
 800bfcc:	009b      	lsls	r3, r3, #2
 800bfce:	4413      	add	r3, r2
 800bfd0:	685b      	ldr	r3, [r3, #4]
 800bfd2:	691b      	ldr	r3, [r3, #16]
 800bfd4:	68ba      	ldr	r2, [r7, #8]
 800bfd6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800bfda:	68ba      	ldr	r2, [r7, #8]
 800bfdc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800bfe0:	78fa      	ldrb	r2, [r7, #3]
 800bfe2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bfe4:	2300      	movs	r3, #0
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	3710      	adds	r7, #16
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bd80      	pop	{r7, pc}

0800bfee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bfee:	b580      	push	{r7, lr}
 800bff0:	b084      	sub	sp, #16
 800bff2:	af00      	add	r7, sp, #0
 800bff4:	6078      	str	r0, [r7, #4]
 800bff6:	460b      	mov	r3, r1
 800bff8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	32b0      	adds	r2, #176	@ 0xb0
 800c004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c008:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	32b0      	adds	r2, #176	@ 0xb0
 800c014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d101      	bne.n	800c020 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c01c:	2303      	movs	r3, #3
 800c01e:	e01a      	b.n	800c056 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c020:	78fb      	ldrb	r3, [r7, #3]
 800c022:	4619      	mov	r1, r3
 800c024:	6878      	ldr	r0, [r7, #4]
 800c026:	f002 fa53 	bl	800e4d0 <USBD_LL_GetRxDataSize>
 800c02a:	4602      	mov	r2, r0
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c038:	687a      	ldr	r2, [r7, #4]
 800c03a:	33b0      	adds	r3, #176	@ 0xb0
 800c03c:	009b      	lsls	r3, r3, #2
 800c03e:	4413      	add	r3, r2
 800c040:	685b      	ldr	r3, [r3, #4]
 800c042:	68db      	ldr	r3, [r3, #12]
 800c044:	68fa      	ldr	r2, [r7, #12]
 800c046:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c04a:	68fa      	ldr	r2, [r7, #12]
 800c04c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c050:	4611      	mov	r1, r2
 800c052:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c054:	2300      	movs	r3, #0
}
 800c056:	4618      	mov	r0, r3
 800c058:	3710      	adds	r7, #16
 800c05a:	46bd      	mov	sp, r7
 800c05c:	bd80      	pop	{r7, pc}

0800c05e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c05e:	b580      	push	{r7, lr}
 800c060:	b084      	sub	sp, #16
 800c062:	af00      	add	r7, sp, #0
 800c064:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	32b0      	adds	r2, #176	@ 0xb0
 800c070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c074:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d101      	bne.n	800c080 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c07c:	2303      	movs	r3, #3
 800c07e:	e024      	b.n	800c0ca <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c086:	687a      	ldr	r2, [r7, #4]
 800c088:	33b0      	adds	r3, #176	@ 0xb0
 800c08a:	009b      	lsls	r3, r3, #2
 800c08c:	4413      	add	r3, r2
 800c08e:	685b      	ldr	r3, [r3, #4]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d019      	beq.n	800c0c8 <USBD_CDC_EP0_RxReady+0x6a>
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c09a:	2bff      	cmp	r3, #255	@ 0xff
 800c09c:	d014      	beq.n	800c0c8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	33b0      	adds	r3, #176	@ 0xb0
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	4413      	add	r3, r2
 800c0ac:	685b      	ldr	r3, [r3, #4]
 800c0ae:	689b      	ldr	r3, [r3, #8]
 800c0b0:	68fa      	ldr	r2, [r7, #12]
 800c0b2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800c0b6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c0b8:	68fa      	ldr	r2, [r7, #12]
 800c0ba:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c0be:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	22ff      	movs	r2, #255	@ 0xff
 800c0c4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c0c8:	2300      	movs	r3, #0
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	3710      	adds	r7, #16
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	bd80      	pop	{r7, pc}
	...

0800c0d4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c0d4:	b580      	push	{r7, lr}
 800c0d6:	b086      	sub	sp, #24
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c0dc:	2182      	movs	r1, #130	@ 0x82
 800c0de:	4818      	ldr	r0, [pc, #96]	@ (800c140 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c0e0:	f000 fd0f 	bl	800cb02 <USBD_GetEpDesc>
 800c0e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c0e6:	2101      	movs	r1, #1
 800c0e8:	4815      	ldr	r0, [pc, #84]	@ (800c140 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c0ea:	f000 fd0a 	bl	800cb02 <USBD_GetEpDesc>
 800c0ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c0f0:	2181      	movs	r1, #129	@ 0x81
 800c0f2:	4813      	ldr	r0, [pc, #76]	@ (800c140 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c0f4:	f000 fd05 	bl	800cb02 <USBD_GetEpDesc>
 800c0f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c0fa:	697b      	ldr	r3, [r7, #20]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d002      	beq.n	800c106 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	2210      	movs	r2, #16
 800c104:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d006      	beq.n	800c11a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	2200      	movs	r2, #0
 800c110:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c114:	711a      	strb	r2, [r3, #4]
 800c116:	2200      	movs	r2, #0
 800c118:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d006      	beq.n	800c12e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	2200      	movs	r2, #0
 800c124:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c128:	711a      	strb	r2, [r3, #4]
 800c12a:	2200      	movs	r2, #0
 800c12c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	2243      	movs	r2, #67	@ 0x43
 800c132:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c134:	4b02      	ldr	r3, [pc, #8]	@ (800c140 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c136:	4618      	mov	r0, r3
 800c138:	3718      	adds	r7, #24
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}
 800c13e:	bf00      	nop
 800c140:	20000050 	.word	0x20000050

0800c144 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b086      	sub	sp, #24
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c14c:	2182      	movs	r1, #130	@ 0x82
 800c14e:	4818      	ldr	r0, [pc, #96]	@ (800c1b0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c150:	f000 fcd7 	bl	800cb02 <USBD_GetEpDesc>
 800c154:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c156:	2101      	movs	r1, #1
 800c158:	4815      	ldr	r0, [pc, #84]	@ (800c1b0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c15a:	f000 fcd2 	bl	800cb02 <USBD_GetEpDesc>
 800c15e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c160:	2181      	movs	r1, #129	@ 0x81
 800c162:	4813      	ldr	r0, [pc, #76]	@ (800c1b0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c164:	f000 fccd 	bl	800cb02 <USBD_GetEpDesc>
 800c168:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c16a:	697b      	ldr	r3, [r7, #20]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d002      	beq.n	800c176 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c170:	697b      	ldr	r3, [r7, #20]
 800c172:	2210      	movs	r2, #16
 800c174:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c176:	693b      	ldr	r3, [r7, #16]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d006      	beq.n	800c18a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	2200      	movs	r2, #0
 800c180:	711a      	strb	r2, [r3, #4]
 800c182:	2200      	movs	r2, #0
 800c184:	f042 0202 	orr.w	r2, r2, #2
 800c188:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d006      	beq.n	800c19e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	2200      	movs	r2, #0
 800c194:	711a      	strb	r2, [r3, #4]
 800c196:	2200      	movs	r2, #0
 800c198:	f042 0202 	orr.w	r2, r2, #2
 800c19c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2243      	movs	r2, #67	@ 0x43
 800c1a2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c1a4:	4b02      	ldr	r3, [pc, #8]	@ (800c1b0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3718      	adds	r7, #24
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}
 800c1ae:	bf00      	nop
 800c1b0:	20000050 	.word	0x20000050

0800c1b4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b086      	sub	sp, #24
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c1bc:	2182      	movs	r1, #130	@ 0x82
 800c1be:	4818      	ldr	r0, [pc, #96]	@ (800c220 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c1c0:	f000 fc9f 	bl	800cb02 <USBD_GetEpDesc>
 800c1c4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c1c6:	2101      	movs	r1, #1
 800c1c8:	4815      	ldr	r0, [pc, #84]	@ (800c220 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c1ca:	f000 fc9a 	bl	800cb02 <USBD_GetEpDesc>
 800c1ce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c1d0:	2181      	movs	r1, #129	@ 0x81
 800c1d2:	4813      	ldr	r0, [pc, #76]	@ (800c220 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c1d4:	f000 fc95 	bl	800cb02 <USBD_GetEpDesc>
 800c1d8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c1da:	697b      	ldr	r3, [r7, #20]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d002      	beq.n	800c1e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c1e0:	697b      	ldr	r3, [r7, #20]
 800c1e2:	2210      	movs	r2, #16
 800c1e4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d006      	beq.n	800c1fa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c1f4:	711a      	strb	r2, [r3, #4]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d006      	beq.n	800c20e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2200      	movs	r2, #0
 800c204:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c208:	711a      	strb	r2, [r3, #4]
 800c20a:	2200      	movs	r2, #0
 800c20c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2243      	movs	r2, #67	@ 0x43
 800c212:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c214:	4b02      	ldr	r3, [pc, #8]	@ (800c220 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c216:	4618      	mov	r0, r3
 800c218:	3718      	adds	r7, #24
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}
 800c21e:	bf00      	nop
 800c220:	20000050 	.word	0x20000050

0800c224 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c224:	b480      	push	{r7}
 800c226:	b083      	sub	sp, #12
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	220a      	movs	r2, #10
 800c230:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c232:	4b03      	ldr	r3, [pc, #12]	@ (800c240 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c234:	4618      	mov	r0, r3
 800c236:	370c      	adds	r7, #12
 800c238:	46bd      	mov	sp, r7
 800c23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23e:	4770      	bx	lr
 800c240:	2000000c 	.word	0x2000000c

0800c244 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c244:	b480      	push	{r7}
 800c246:	b083      	sub	sp, #12
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]
 800c24c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d101      	bne.n	800c258 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c254:	2303      	movs	r3, #3
 800c256:	e009      	b.n	800c26c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c25e:	687a      	ldr	r2, [r7, #4]
 800c260:	33b0      	adds	r3, #176	@ 0xb0
 800c262:	009b      	lsls	r3, r3, #2
 800c264:	4413      	add	r3, r2
 800c266:	683a      	ldr	r2, [r7, #0]
 800c268:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c26a:	2300      	movs	r3, #0
}
 800c26c:	4618      	mov	r0, r3
 800c26e:	370c      	adds	r7, #12
 800c270:	46bd      	mov	sp, r7
 800c272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c276:	4770      	bx	lr

0800c278 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c278:	b480      	push	{r7}
 800c27a:	b087      	sub	sp, #28
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	60f8      	str	r0, [r7, #12]
 800c280:	60b9      	str	r1, [r7, #8]
 800c282:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	32b0      	adds	r2, #176	@ 0xb0
 800c28e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c292:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c294:	697b      	ldr	r3, [r7, #20]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d101      	bne.n	800c29e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c29a:	2303      	movs	r3, #3
 800c29c:	e008      	b.n	800c2b0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c29e:	697b      	ldr	r3, [r7, #20]
 800c2a0:	68ba      	ldr	r2, [r7, #8]
 800c2a2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c2a6:	697b      	ldr	r3, [r7, #20]
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c2ae:	2300      	movs	r3, #0
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	371c      	adds	r7, #28
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ba:	4770      	bx	lr

0800c2bc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c2bc:	b480      	push	{r7}
 800c2be:	b085      	sub	sp, #20
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
 800c2c4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	32b0      	adds	r2, #176	@ 0xb0
 800c2d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2d4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d101      	bne.n	800c2e0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c2dc:	2303      	movs	r3, #3
 800c2de:	e004      	b.n	800c2ea <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	683a      	ldr	r2, [r7, #0]
 800c2e4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c2e8:	2300      	movs	r3, #0
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	3714      	adds	r7, #20
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f4:	4770      	bx	lr
	...

0800c2f8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b084      	sub	sp, #16
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	32b0      	adds	r2, #176	@ 0xb0
 800c30a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c30e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	32b0      	adds	r2, #176	@ 0xb0
 800c31a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d101      	bne.n	800c326 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c322:	2303      	movs	r3, #3
 800c324:	e018      	b.n	800c358 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	7c1b      	ldrb	r3, [r3, #16]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d10a      	bne.n	800c344 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c32e:	4b0c      	ldr	r3, [pc, #48]	@ (800c360 <USBD_CDC_ReceivePacket+0x68>)
 800c330:	7819      	ldrb	r1, [r3, #0]
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c338:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c33c:	6878      	ldr	r0, [r7, #4]
 800c33e:	f002 f88f 	bl	800e460 <USBD_LL_PrepareReceive>
 800c342:	e008      	b.n	800c356 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c344:	4b06      	ldr	r3, [pc, #24]	@ (800c360 <USBD_CDC_ReceivePacket+0x68>)
 800c346:	7819      	ldrb	r1, [r3, #0]
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c34e:	2340      	movs	r3, #64	@ 0x40
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f002 f885 	bl	800e460 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c356:	2300      	movs	r3, #0
}
 800c358:	4618      	mov	r0, r3
 800c35a:	3710      	adds	r7, #16
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}
 800c360:	20000094 	.word	0x20000094

0800c364 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b086      	sub	sp, #24
 800c368:	af00      	add	r7, sp, #0
 800c36a:	60f8      	str	r0, [r7, #12]
 800c36c:	60b9      	str	r1, [r7, #8]
 800c36e:	4613      	mov	r3, r2
 800c370:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d101      	bne.n	800c37c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c378:	2303      	movs	r3, #3
 800c37a:	e01f      	b.n	800c3bc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	2200      	movs	r2, #0
 800c380:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	2200      	movs	r2, #0
 800c388:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	2200      	movs	r2, #0
 800c390:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d003      	beq.n	800c3a2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	68ba      	ldr	r2, [r7, #8]
 800c39e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	2201      	movs	r2, #1
 800c3a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	79fa      	ldrb	r2, [r7, #7]
 800c3ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c3b0:	68f8      	ldr	r0, [r7, #12]
 800c3b2:	f001 fe5d 	bl	800e070 <USBD_LL_Init>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c3ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	3718      	adds	r7, #24
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}

0800c3c4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b084      	sub	sp, #16
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
 800c3cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d101      	bne.n	800c3dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c3d8:	2303      	movs	r3, #3
 800c3da:	e025      	b.n	800c428 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	683a      	ldr	r2, [r7, #0]
 800c3e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	32ae      	adds	r2, #174	@ 0xae
 800c3ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d00f      	beq.n	800c418 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	32ae      	adds	r2, #174	@ 0xae
 800c402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c408:	f107 020e 	add.w	r2, r7, #14
 800c40c:	4610      	mov	r0, r2
 800c40e:	4798      	blx	r3
 800c410:	4602      	mov	r2, r0
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c41e:	1c5a      	adds	r2, r3, #1
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c426:	2300      	movs	r3, #0
}
 800c428:	4618      	mov	r0, r3
 800c42a:	3710      	adds	r7, #16
 800c42c:	46bd      	mov	sp, r7
 800c42e:	bd80      	pop	{r7, pc}

0800c430 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c430:	b580      	push	{r7, lr}
 800c432:	b082      	sub	sp, #8
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f001 fe65 	bl	800e108 <USBD_LL_Start>
 800c43e:	4603      	mov	r3, r0
}
 800c440:	4618      	mov	r0, r3
 800c442:	3708      	adds	r7, #8
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c448:	b480      	push	{r7}
 800c44a:	b083      	sub	sp, #12
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c450:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c452:	4618      	mov	r0, r3
 800c454:	370c      	adds	r7, #12
 800c456:	46bd      	mov	sp, r7
 800c458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45c:	4770      	bx	lr

0800c45e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c45e:	b580      	push	{r7, lr}
 800c460:	b084      	sub	sp, #16
 800c462:	af00      	add	r7, sp, #0
 800c464:	6078      	str	r0, [r7, #4]
 800c466:	460b      	mov	r3, r1
 800c468:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c46a:	2300      	movs	r3, #0
 800c46c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c474:	2b00      	cmp	r3, #0
 800c476:	d009      	beq.n	800c48c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	78fa      	ldrb	r2, [r7, #3]
 800c482:	4611      	mov	r1, r2
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	4798      	blx	r3
 800c488:	4603      	mov	r3, r0
 800c48a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c48c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c48e:	4618      	mov	r0, r3
 800c490:	3710      	adds	r7, #16
 800c492:	46bd      	mov	sp, r7
 800c494:	bd80      	pop	{r7, pc}

0800c496 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c496:	b580      	push	{r7, lr}
 800c498:	b084      	sub	sp, #16
 800c49a:	af00      	add	r7, sp, #0
 800c49c:	6078      	str	r0, [r7, #4]
 800c49e:	460b      	mov	r3, r1
 800c4a0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c4ac:	685b      	ldr	r3, [r3, #4]
 800c4ae:	78fa      	ldrb	r2, [r7, #3]
 800c4b0:	4611      	mov	r1, r2
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	4798      	blx	r3
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d001      	beq.n	800c4c0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c4bc:	2303      	movs	r3, #3
 800c4be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c4c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	3710      	adds	r7, #16
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	bd80      	pop	{r7, pc}

0800c4ca <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c4ca:	b580      	push	{r7, lr}
 800c4cc:	b084      	sub	sp, #16
 800c4ce:	af00      	add	r7, sp, #0
 800c4d0:	6078      	str	r0, [r7, #4]
 800c4d2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c4da:	6839      	ldr	r1, [r7, #0]
 800c4dc:	4618      	mov	r0, r3
 800c4de:	f001 f936 	bl	800d74e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2201      	movs	r2, #1
 800c4e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c4f0:	461a      	mov	r2, r3
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c4fe:	f003 031f 	and.w	r3, r3, #31
 800c502:	2b02      	cmp	r3, #2
 800c504:	d01a      	beq.n	800c53c <USBD_LL_SetupStage+0x72>
 800c506:	2b02      	cmp	r3, #2
 800c508:	d822      	bhi.n	800c550 <USBD_LL_SetupStage+0x86>
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d002      	beq.n	800c514 <USBD_LL_SetupStage+0x4a>
 800c50e:	2b01      	cmp	r3, #1
 800c510:	d00a      	beq.n	800c528 <USBD_LL_SetupStage+0x5e>
 800c512:	e01d      	b.n	800c550 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c51a:	4619      	mov	r1, r3
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f000 fb63 	bl	800cbe8 <USBD_StdDevReq>
 800c522:	4603      	mov	r3, r0
 800c524:	73fb      	strb	r3, [r7, #15]
      break;
 800c526:	e020      	b.n	800c56a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c52e:	4619      	mov	r1, r3
 800c530:	6878      	ldr	r0, [r7, #4]
 800c532:	f000 fbcb 	bl	800cccc <USBD_StdItfReq>
 800c536:	4603      	mov	r3, r0
 800c538:	73fb      	strb	r3, [r7, #15]
      break;
 800c53a:	e016      	b.n	800c56a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c542:	4619      	mov	r1, r3
 800c544:	6878      	ldr	r0, [r7, #4]
 800c546:	f000 fc2d 	bl	800cda4 <USBD_StdEPReq>
 800c54a:	4603      	mov	r3, r0
 800c54c:	73fb      	strb	r3, [r7, #15]
      break;
 800c54e:	e00c      	b.n	800c56a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c556:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c55a:	b2db      	uxtb	r3, r3
 800c55c:	4619      	mov	r1, r3
 800c55e:	6878      	ldr	r0, [r7, #4]
 800c560:	f001 fe78 	bl	800e254 <USBD_LL_StallEP>
 800c564:	4603      	mov	r3, r0
 800c566:	73fb      	strb	r3, [r7, #15]
      break;
 800c568:	bf00      	nop
  }

  return ret;
 800c56a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c56c:	4618      	mov	r0, r3
 800c56e:	3710      	adds	r7, #16
 800c570:	46bd      	mov	sp, r7
 800c572:	bd80      	pop	{r7, pc}

0800c574 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b086      	sub	sp, #24
 800c578:	af00      	add	r7, sp, #0
 800c57a:	60f8      	str	r0, [r7, #12]
 800c57c:	460b      	mov	r3, r1
 800c57e:	607a      	str	r2, [r7, #4]
 800c580:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c582:	2300      	movs	r3, #0
 800c584:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800c586:	7afb      	ldrb	r3, [r7, #11]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d16e      	bne.n	800c66a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c592:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c59a:	2b03      	cmp	r3, #3
 800c59c:	f040 8098 	bne.w	800c6d0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800c5a0:	693b      	ldr	r3, [r7, #16]
 800c5a2:	689a      	ldr	r2, [r3, #8]
 800c5a4:	693b      	ldr	r3, [r7, #16]
 800c5a6:	68db      	ldr	r3, [r3, #12]
 800c5a8:	429a      	cmp	r2, r3
 800c5aa:	d913      	bls.n	800c5d4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800c5ac:	693b      	ldr	r3, [r7, #16]
 800c5ae:	689a      	ldr	r2, [r3, #8]
 800c5b0:	693b      	ldr	r3, [r7, #16]
 800c5b2:	68db      	ldr	r3, [r3, #12]
 800c5b4:	1ad2      	subs	r2, r2, r3
 800c5b6:	693b      	ldr	r3, [r7, #16]
 800c5b8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	68da      	ldr	r2, [r3, #12]
 800c5be:	693b      	ldr	r3, [r7, #16]
 800c5c0:	689b      	ldr	r3, [r3, #8]
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	bf28      	it	cs
 800c5c6:	4613      	movcs	r3, r2
 800c5c8:	461a      	mov	r2, r3
 800c5ca:	6879      	ldr	r1, [r7, #4]
 800c5cc:	68f8      	ldr	r0, [r7, #12]
 800c5ce:	f001 f9be 	bl	800d94e <USBD_CtlContinueRx>
 800c5d2:	e07d      	b.n	800c6d0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c5da:	f003 031f 	and.w	r3, r3, #31
 800c5de:	2b02      	cmp	r3, #2
 800c5e0:	d014      	beq.n	800c60c <USBD_LL_DataOutStage+0x98>
 800c5e2:	2b02      	cmp	r3, #2
 800c5e4:	d81d      	bhi.n	800c622 <USBD_LL_DataOutStage+0xae>
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d002      	beq.n	800c5f0 <USBD_LL_DataOutStage+0x7c>
 800c5ea:	2b01      	cmp	r3, #1
 800c5ec:	d003      	beq.n	800c5f6 <USBD_LL_DataOutStage+0x82>
 800c5ee:	e018      	b.n	800c622 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	75bb      	strb	r3, [r7, #22]
            break;
 800c5f4:	e018      	b.n	800c628 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c5fc:	b2db      	uxtb	r3, r3
 800c5fe:	4619      	mov	r1, r3
 800c600:	68f8      	ldr	r0, [r7, #12]
 800c602:	f000 fa64 	bl	800cace <USBD_CoreFindIF>
 800c606:	4603      	mov	r3, r0
 800c608:	75bb      	strb	r3, [r7, #22]
            break;
 800c60a:	e00d      	b.n	800c628 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800c612:	b2db      	uxtb	r3, r3
 800c614:	4619      	mov	r1, r3
 800c616:	68f8      	ldr	r0, [r7, #12]
 800c618:	f000 fa66 	bl	800cae8 <USBD_CoreFindEP>
 800c61c:	4603      	mov	r3, r0
 800c61e:	75bb      	strb	r3, [r7, #22]
            break;
 800c620:	e002      	b.n	800c628 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c622:	2300      	movs	r3, #0
 800c624:	75bb      	strb	r3, [r7, #22]
            break;
 800c626:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c628:	7dbb      	ldrb	r3, [r7, #22]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d119      	bne.n	800c662 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c634:	b2db      	uxtb	r3, r3
 800c636:	2b03      	cmp	r3, #3
 800c638:	d113      	bne.n	800c662 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c63a:	7dba      	ldrb	r2, [r7, #22]
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	32ae      	adds	r2, #174	@ 0xae
 800c640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c644:	691b      	ldr	r3, [r3, #16]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d00b      	beq.n	800c662 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800c64a:	7dba      	ldrb	r2, [r7, #22]
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c652:	7dba      	ldrb	r2, [r7, #22]
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	32ae      	adds	r2, #174	@ 0xae
 800c658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c65c:	691b      	ldr	r3, [r3, #16]
 800c65e:	68f8      	ldr	r0, [r7, #12]
 800c660:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c662:	68f8      	ldr	r0, [r7, #12]
 800c664:	f001 f984 	bl	800d970 <USBD_CtlSendStatus>
 800c668:	e032      	b.n	800c6d0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c66a:	7afb      	ldrb	r3, [r7, #11]
 800c66c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c670:	b2db      	uxtb	r3, r3
 800c672:	4619      	mov	r1, r3
 800c674:	68f8      	ldr	r0, [r7, #12]
 800c676:	f000 fa37 	bl	800cae8 <USBD_CoreFindEP>
 800c67a:	4603      	mov	r3, r0
 800c67c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c67e:	7dbb      	ldrb	r3, [r7, #22]
 800c680:	2bff      	cmp	r3, #255	@ 0xff
 800c682:	d025      	beq.n	800c6d0 <USBD_LL_DataOutStage+0x15c>
 800c684:	7dbb      	ldrb	r3, [r7, #22]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d122      	bne.n	800c6d0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c690:	b2db      	uxtb	r3, r3
 800c692:	2b03      	cmp	r3, #3
 800c694:	d117      	bne.n	800c6c6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c696:	7dba      	ldrb	r2, [r7, #22]
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	32ae      	adds	r2, #174	@ 0xae
 800c69c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6a0:	699b      	ldr	r3, [r3, #24]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d00f      	beq.n	800c6c6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800c6a6:	7dba      	ldrb	r2, [r7, #22]
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c6ae:	7dba      	ldrb	r2, [r7, #22]
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	32ae      	adds	r2, #174	@ 0xae
 800c6b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6b8:	699b      	ldr	r3, [r3, #24]
 800c6ba:	7afa      	ldrb	r2, [r7, #11]
 800c6bc:	4611      	mov	r1, r2
 800c6be:	68f8      	ldr	r0, [r7, #12]
 800c6c0:	4798      	blx	r3
 800c6c2:	4603      	mov	r3, r0
 800c6c4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c6c6:	7dfb      	ldrb	r3, [r7, #23]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d001      	beq.n	800c6d0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800c6cc:	7dfb      	ldrb	r3, [r7, #23]
 800c6ce:	e000      	b.n	800c6d2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800c6d0:	2300      	movs	r3, #0
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3718      	adds	r7, #24
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c6da:	b580      	push	{r7, lr}
 800c6dc:	b086      	sub	sp, #24
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	60f8      	str	r0, [r7, #12]
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	607a      	str	r2, [r7, #4]
 800c6e6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800c6e8:	7afb      	ldrb	r3, [r7, #11]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d16f      	bne.n	800c7ce <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	3314      	adds	r3, #20
 800c6f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c6fa:	2b02      	cmp	r3, #2
 800c6fc:	d15a      	bne.n	800c7b4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800c6fe:	693b      	ldr	r3, [r7, #16]
 800c700:	689a      	ldr	r2, [r3, #8]
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	68db      	ldr	r3, [r3, #12]
 800c706:	429a      	cmp	r2, r3
 800c708:	d914      	bls.n	800c734 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c70a:	693b      	ldr	r3, [r7, #16]
 800c70c:	689a      	ldr	r2, [r3, #8]
 800c70e:	693b      	ldr	r3, [r7, #16]
 800c710:	68db      	ldr	r3, [r3, #12]
 800c712:	1ad2      	subs	r2, r2, r3
 800c714:	693b      	ldr	r3, [r7, #16]
 800c716:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c718:	693b      	ldr	r3, [r7, #16]
 800c71a:	689b      	ldr	r3, [r3, #8]
 800c71c:	461a      	mov	r2, r3
 800c71e:	6879      	ldr	r1, [r7, #4]
 800c720:	68f8      	ldr	r0, [r7, #12]
 800c722:	f001 f8e6 	bl	800d8f2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c726:	2300      	movs	r3, #0
 800c728:	2200      	movs	r2, #0
 800c72a:	2100      	movs	r1, #0
 800c72c:	68f8      	ldr	r0, [r7, #12]
 800c72e:	f001 fe97 	bl	800e460 <USBD_LL_PrepareReceive>
 800c732:	e03f      	b.n	800c7b4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c734:	693b      	ldr	r3, [r7, #16]
 800c736:	68da      	ldr	r2, [r3, #12]
 800c738:	693b      	ldr	r3, [r7, #16]
 800c73a:	689b      	ldr	r3, [r3, #8]
 800c73c:	429a      	cmp	r2, r3
 800c73e:	d11c      	bne.n	800c77a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c740:	693b      	ldr	r3, [r7, #16]
 800c742:	685a      	ldr	r2, [r3, #4]
 800c744:	693b      	ldr	r3, [r7, #16]
 800c746:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c748:	429a      	cmp	r2, r3
 800c74a:	d316      	bcc.n	800c77a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c74c:	693b      	ldr	r3, [r7, #16]
 800c74e:	685a      	ldr	r2, [r3, #4]
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c756:	429a      	cmp	r2, r3
 800c758:	d20f      	bcs.n	800c77a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c75a:	2200      	movs	r2, #0
 800c75c:	2100      	movs	r1, #0
 800c75e:	68f8      	ldr	r0, [r7, #12]
 800c760:	f001 f8c7 	bl	800d8f2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	2200      	movs	r2, #0
 800c768:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c76c:	2300      	movs	r3, #0
 800c76e:	2200      	movs	r2, #0
 800c770:	2100      	movs	r1, #0
 800c772:	68f8      	ldr	r0, [r7, #12]
 800c774:	f001 fe74 	bl	800e460 <USBD_LL_PrepareReceive>
 800c778:	e01c      	b.n	800c7b4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c780:	b2db      	uxtb	r3, r3
 800c782:	2b03      	cmp	r3, #3
 800c784:	d10f      	bne.n	800c7a6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c78c:	68db      	ldr	r3, [r3, #12]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d009      	beq.n	800c7a6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	2200      	movs	r2, #0
 800c796:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c7a0:	68db      	ldr	r3, [r3, #12]
 800c7a2:	68f8      	ldr	r0, [r7, #12]
 800c7a4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c7a6:	2180      	movs	r1, #128	@ 0x80
 800c7a8:	68f8      	ldr	r0, [r7, #12]
 800c7aa:	f001 fd53 	bl	800e254 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c7ae:	68f8      	ldr	r0, [r7, #12]
 800c7b0:	f001 f8f1 	bl	800d996 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d03a      	beq.n	800c834 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800c7be:	68f8      	ldr	r0, [r7, #12]
 800c7c0:	f7ff fe42 	bl	800c448 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c7cc:	e032      	b.n	800c834 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c7ce:	7afb      	ldrb	r3, [r7, #11]
 800c7d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c7d4:	b2db      	uxtb	r3, r3
 800c7d6:	4619      	mov	r1, r3
 800c7d8:	68f8      	ldr	r0, [r7, #12]
 800c7da:	f000 f985 	bl	800cae8 <USBD_CoreFindEP>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c7e2:	7dfb      	ldrb	r3, [r7, #23]
 800c7e4:	2bff      	cmp	r3, #255	@ 0xff
 800c7e6:	d025      	beq.n	800c834 <USBD_LL_DataInStage+0x15a>
 800c7e8:	7dfb      	ldrb	r3, [r7, #23]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d122      	bne.n	800c834 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7f4:	b2db      	uxtb	r3, r3
 800c7f6:	2b03      	cmp	r3, #3
 800c7f8:	d11c      	bne.n	800c834 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c7fa:	7dfa      	ldrb	r2, [r7, #23]
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	32ae      	adds	r2, #174	@ 0xae
 800c800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c804:	695b      	ldr	r3, [r3, #20]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d014      	beq.n	800c834 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800c80a:	7dfa      	ldrb	r2, [r7, #23]
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c812:	7dfa      	ldrb	r2, [r7, #23]
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	32ae      	adds	r2, #174	@ 0xae
 800c818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c81c:	695b      	ldr	r3, [r3, #20]
 800c81e:	7afa      	ldrb	r2, [r7, #11]
 800c820:	4611      	mov	r1, r2
 800c822:	68f8      	ldr	r0, [r7, #12]
 800c824:	4798      	blx	r3
 800c826:	4603      	mov	r3, r0
 800c828:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c82a:	7dbb      	ldrb	r3, [r7, #22]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d001      	beq.n	800c834 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800c830:	7dbb      	ldrb	r3, [r7, #22]
 800c832:	e000      	b.n	800c836 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800c834:	2300      	movs	r3, #0
}
 800c836:	4618      	mov	r0, r3
 800c838:	3718      	adds	r7, #24
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}

0800c83e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c83e:	b580      	push	{r7, lr}
 800c840:	b084      	sub	sp, #16
 800c842:	af00      	add	r7, sp, #0
 800c844:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c846:	2300      	movs	r3, #0
 800c848:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	2201      	movs	r2, #1
 800c84e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2200      	movs	r2, #0
 800c856:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	2200      	movs	r2, #0
 800c85e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2200      	movs	r2, #0
 800c864:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2200      	movs	r2, #0
 800c86c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c876:	2b00      	cmp	r3, #0
 800c878:	d014      	beq.n	800c8a4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c880:	685b      	ldr	r3, [r3, #4]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d00e      	beq.n	800c8a4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c88c:	685b      	ldr	r3, [r3, #4]
 800c88e:	687a      	ldr	r2, [r7, #4]
 800c890:	6852      	ldr	r2, [r2, #4]
 800c892:	b2d2      	uxtb	r2, r2
 800c894:	4611      	mov	r1, r2
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	4798      	blx	r3
 800c89a:	4603      	mov	r3, r0
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d001      	beq.n	800c8a4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c8a0:	2303      	movs	r3, #3
 800c8a2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c8a4:	2340      	movs	r3, #64	@ 0x40
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	2100      	movs	r1, #0
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	f001 fc5e 	bl	800e16c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	2201      	movs	r2, #1
 800c8b4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2240      	movs	r2, #64	@ 0x40
 800c8bc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c8c0:	2340      	movs	r3, #64	@ 0x40
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	2180      	movs	r1, #128	@ 0x80
 800c8c6:	6878      	ldr	r0, [r7, #4]
 800c8c8:	f001 fc50 	bl	800e16c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2201      	movs	r2, #1
 800c8d0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2240      	movs	r2, #64	@ 0x40
 800c8d6:	621a      	str	r2, [r3, #32]

  return ret;
 800c8d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8da:	4618      	mov	r0, r3
 800c8dc:	3710      	adds	r7, #16
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	bd80      	pop	{r7, pc}

0800c8e2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c8e2:	b480      	push	{r7}
 800c8e4:	b083      	sub	sp, #12
 800c8e6:	af00      	add	r7, sp, #0
 800c8e8:	6078      	str	r0, [r7, #4]
 800c8ea:	460b      	mov	r3, r1
 800c8ec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	78fa      	ldrb	r2, [r7, #3]
 800c8f2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c8f4:	2300      	movs	r3, #0
}
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	370c      	adds	r7, #12
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c900:	4770      	bx	lr

0800c902 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c902:	b480      	push	{r7}
 800c904:	b083      	sub	sp, #12
 800c906:	af00      	add	r7, sp, #0
 800c908:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c910:	b2db      	uxtb	r3, r3
 800c912:	2b04      	cmp	r3, #4
 800c914:	d006      	beq.n	800c924 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c91c:	b2da      	uxtb	r2, r3
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2204      	movs	r2, #4
 800c928:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c92c:	2300      	movs	r3, #0
}
 800c92e:	4618      	mov	r0, r3
 800c930:	370c      	adds	r7, #12
 800c932:	46bd      	mov	sp, r7
 800c934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c938:	4770      	bx	lr

0800c93a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c93a:	b480      	push	{r7}
 800c93c:	b083      	sub	sp, #12
 800c93e:	af00      	add	r7, sp, #0
 800c940:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c948:	b2db      	uxtb	r3, r3
 800c94a:	2b04      	cmp	r3, #4
 800c94c:	d106      	bne.n	800c95c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c954:	b2da      	uxtb	r2, r3
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	370c      	adds	r7, #12
 800c962:	46bd      	mov	sp, r7
 800c964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c968:	4770      	bx	lr

0800c96a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c96a:	b580      	push	{r7, lr}
 800c96c:	b082      	sub	sp, #8
 800c96e:	af00      	add	r7, sp, #0
 800c970:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c978:	b2db      	uxtb	r3, r3
 800c97a:	2b03      	cmp	r3, #3
 800c97c:	d110      	bne.n	800c9a0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c984:	2b00      	cmp	r3, #0
 800c986:	d00b      	beq.n	800c9a0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c98e:	69db      	ldr	r3, [r3, #28]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d005      	beq.n	800c9a0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c99a:	69db      	ldr	r3, [r3, #28]
 800c99c:	6878      	ldr	r0, [r7, #4]
 800c99e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c9a0:	2300      	movs	r3, #0
}
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	3708      	adds	r7, #8
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	bd80      	pop	{r7, pc}

0800c9aa <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c9aa:	b580      	push	{r7, lr}
 800c9ac:	b082      	sub	sp, #8
 800c9ae:	af00      	add	r7, sp, #0
 800c9b0:	6078      	str	r0, [r7, #4]
 800c9b2:	460b      	mov	r3, r1
 800c9b4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	32ae      	adds	r2, #174	@ 0xae
 800c9c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d101      	bne.n	800c9cc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c9c8:	2303      	movs	r3, #3
 800c9ca:	e01c      	b.n	800ca06 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c9d2:	b2db      	uxtb	r3, r3
 800c9d4:	2b03      	cmp	r3, #3
 800c9d6:	d115      	bne.n	800ca04 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	32ae      	adds	r2, #174	@ 0xae
 800c9e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9e6:	6a1b      	ldr	r3, [r3, #32]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d00b      	beq.n	800ca04 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	32ae      	adds	r2, #174	@ 0xae
 800c9f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9fa:	6a1b      	ldr	r3, [r3, #32]
 800c9fc:	78fa      	ldrb	r2, [r7, #3]
 800c9fe:	4611      	mov	r1, r2
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ca04:	2300      	movs	r3, #0
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	3708      	adds	r7, #8
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}

0800ca0e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ca0e:	b580      	push	{r7, lr}
 800ca10:	b082      	sub	sp, #8
 800ca12:	af00      	add	r7, sp, #0
 800ca14:	6078      	str	r0, [r7, #4]
 800ca16:	460b      	mov	r3, r1
 800ca18:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	32ae      	adds	r2, #174	@ 0xae
 800ca24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d101      	bne.n	800ca30 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ca2c:	2303      	movs	r3, #3
 800ca2e:	e01c      	b.n	800ca6a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca36:	b2db      	uxtb	r3, r3
 800ca38:	2b03      	cmp	r3, #3
 800ca3a:	d115      	bne.n	800ca68 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	32ae      	adds	r2, #174	@ 0xae
 800ca46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d00b      	beq.n	800ca68 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	32ae      	adds	r2, #174	@ 0xae
 800ca5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca60:	78fa      	ldrb	r2, [r7, #3]
 800ca62:	4611      	mov	r1, r2
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ca68:	2300      	movs	r3, #0
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3708      	adds	r7, #8
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}

0800ca72 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ca72:	b480      	push	{r7}
 800ca74:	b083      	sub	sp, #12
 800ca76:	af00      	add	r7, sp, #0
 800ca78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ca7a:	2300      	movs	r3, #0
}
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	370c      	adds	r7, #12
 800ca80:	46bd      	mov	sp, r7
 800ca82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca86:	4770      	bx	lr

0800ca88 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b084      	sub	sp, #16
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ca90:	2300      	movs	r3, #0
 800ca92:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2201      	movs	r2, #1
 800ca98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d00e      	beq.n	800cac4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800caac:	685b      	ldr	r3, [r3, #4]
 800caae:	687a      	ldr	r2, [r7, #4]
 800cab0:	6852      	ldr	r2, [r2, #4]
 800cab2:	b2d2      	uxtb	r2, r2
 800cab4:	4611      	mov	r1, r2
 800cab6:	6878      	ldr	r0, [r7, #4]
 800cab8:	4798      	blx	r3
 800caba:	4603      	mov	r3, r0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d001      	beq.n	800cac4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800cac0:	2303      	movs	r3, #3
 800cac2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cac4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cac6:	4618      	mov	r0, r3
 800cac8:	3710      	adds	r7, #16
 800caca:	46bd      	mov	sp, r7
 800cacc:	bd80      	pop	{r7, pc}

0800cace <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800cace:	b480      	push	{r7}
 800cad0:	b083      	sub	sp, #12
 800cad2:	af00      	add	r7, sp, #0
 800cad4:	6078      	str	r0, [r7, #4]
 800cad6:	460b      	mov	r3, r1
 800cad8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800cada:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800cadc:	4618      	mov	r0, r3
 800cade:	370c      	adds	r7, #12
 800cae0:	46bd      	mov	sp, r7
 800cae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae6:	4770      	bx	lr

0800cae8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800cae8:	b480      	push	{r7}
 800caea:	b083      	sub	sp, #12
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
 800caf0:	460b      	mov	r3, r1
 800caf2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800caf4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	370c      	adds	r7, #12
 800cafa:	46bd      	mov	sp, r7
 800cafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb00:	4770      	bx	lr

0800cb02 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800cb02:	b580      	push	{r7, lr}
 800cb04:	b086      	sub	sp, #24
 800cb06:	af00      	add	r7, sp, #0
 800cb08:	6078      	str	r0, [r7, #4]
 800cb0a:	460b      	mov	r3, r1
 800cb0c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800cb16:	2300      	movs	r3, #0
 800cb18:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	885b      	ldrh	r3, [r3, #2]
 800cb1e:	b29b      	uxth	r3, r3
 800cb20:	68fa      	ldr	r2, [r7, #12]
 800cb22:	7812      	ldrb	r2, [r2, #0]
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d91f      	bls.n	800cb68 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	781b      	ldrb	r3, [r3, #0]
 800cb2c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800cb2e:	e013      	b.n	800cb58 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800cb30:	f107 030a 	add.w	r3, r7, #10
 800cb34:	4619      	mov	r1, r3
 800cb36:	6978      	ldr	r0, [r7, #20]
 800cb38:	f000 f81b 	bl	800cb72 <USBD_GetNextDesc>
 800cb3c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800cb3e:	697b      	ldr	r3, [r7, #20]
 800cb40:	785b      	ldrb	r3, [r3, #1]
 800cb42:	2b05      	cmp	r3, #5
 800cb44:	d108      	bne.n	800cb58 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800cb46:	697b      	ldr	r3, [r7, #20]
 800cb48:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	789b      	ldrb	r3, [r3, #2]
 800cb4e:	78fa      	ldrb	r2, [r7, #3]
 800cb50:	429a      	cmp	r2, r3
 800cb52:	d008      	beq.n	800cb66 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800cb54:	2300      	movs	r3, #0
 800cb56:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	885b      	ldrh	r3, [r3, #2]
 800cb5c:	b29a      	uxth	r2, r3
 800cb5e:	897b      	ldrh	r3, [r7, #10]
 800cb60:	429a      	cmp	r2, r3
 800cb62:	d8e5      	bhi.n	800cb30 <USBD_GetEpDesc+0x2e>
 800cb64:	e000      	b.n	800cb68 <USBD_GetEpDesc+0x66>
          break;
 800cb66:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800cb68:	693b      	ldr	r3, [r7, #16]
}
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	3718      	adds	r7, #24
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	bd80      	pop	{r7, pc}

0800cb72 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800cb72:	b480      	push	{r7}
 800cb74:	b085      	sub	sp, #20
 800cb76:	af00      	add	r7, sp, #0
 800cb78:	6078      	str	r0, [r7, #4]
 800cb7a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	881b      	ldrh	r3, [r3, #0]
 800cb84:	68fa      	ldr	r2, [r7, #12]
 800cb86:	7812      	ldrb	r2, [r2, #0]
 800cb88:	4413      	add	r3, r2
 800cb8a:	b29a      	uxth	r2, r3
 800cb8c:	683b      	ldr	r3, [r7, #0]
 800cb8e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	781b      	ldrb	r3, [r3, #0]
 800cb94:	461a      	mov	r2, r3
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	4413      	add	r3, r2
 800cb9a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800cb9c:	68fb      	ldr	r3, [r7, #12]
}
 800cb9e:	4618      	mov	r0, r3
 800cba0:	3714      	adds	r7, #20
 800cba2:	46bd      	mov	sp, r7
 800cba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba8:	4770      	bx	lr

0800cbaa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800cbaa:	b480      	push	{r7}
 800cbac:	b087      	sub	sp, #28
 800cbae:	af00      	add	r7, sp, #0
 800cbb0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	781b      	ldrb	r3, [r3, #0]
 800cbba:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800cbbc:	697b      	ldr	r3, [r7, #20]
 800cbbe:	3301      	adds	r3, #1
 800cbc0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800cbc2:	697b      	ldr	r3, [r7, #20]
 800cbc4:	781b      	ldrb	r3, [r3, #0]
 800cbc6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800cbc8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800cbcc:	021b      	lsls	r3, r3, #8
 800cbce:	b21a      	sxth	r2, r3
 800cbd0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	b21b      	sxth	r3, r3
 800cbd8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cbda:	89fb      	ldrh	r3, [r7, #14]
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	371c      	adds	r7, #28
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe6:	4770      	bx	lr

0800cbe8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b084      	sub	sp, #16
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cbf2:	2300      	movs	r3, #0
 800cbf4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cbf6:	683b      	ldr	r3, [r7, #0]
 800cbf8:	781b      	ldrb	r3, [r3, #0]
 800cbfa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cbfe:	2b40      	cmp	r3, #64	@ 0x40
 800cc00:	d005      	beq.n	800cc0e <USBD_StdDevReq+0x26>
 800cc02:	2b40      	cmp	r3, #64	@ 0x40
 800cc04:	d857      	bhi.n	800ccb6 <USBD_StdDevReq+0xce>
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d00f      	beq.n	800cc2a <USBD_StdDevReq+0x42>
 800cc0a:	2b20      	cmp	r3, #32
 800cc0c:	d153      	bne.n	800ccb6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	32ae      	adds	r2, #174	@ 0xae
 800cc18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc1c:	689b      	ldr	r3, [r3, #8]
 800cc1e:	6839      	ldr	r1, [r7, #0]
 800cc20:	6878      	ldr	r0, [r7, #4]
 800cc22:	4798      	blx	r3
 800cc24:	4603      	mov	r3, r0
 800cc26:	73fb      	strb	r3, [r7, #15]
      break;
 800cc28:	e04a      	b.n	800ccc0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	785b      	ldrb	r3, [r3, #1]
 800cc2e:	2b09      	cmp	r3, #9
 800cc30:	d83b      	bhi.n	800ccaa <USBD_StdDevReq+0xc2>
 800cc32:	a201      	add	r2, pc, #4	@ (adr r2, 800cc38 <USBD_StdDevReq+0x50>)
 800cc34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc38:	0800cc8d 	.word	0x0800cc8d
 800cc3c:	0800cca1 	.word	0x0800cca1
 800cc40:	0800ccab 	.word	0x0800ccab
 800cc44:	0800cc97 	.word	0x0800cc97
 800cc48:	0800ccab 	.word	0x0800ccab
 800cc4c:	0800cc6b 	.word	0x0800cc6b
 800cc50:	0800cc61 	.word	0x0800cc61
 800cc54:	0800ccab 	.word	0x0800ccab
 800cc58:	0800cc83 	.word	0x0800cc83
 800cc5c:	0800cc75 	.word	0x0800cc75
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cc60:	6839      	ldr	r1, [r7, #0]
 800cc62:	6878      	ldr	r0, [r7, #4]
 800cc64:	f000 fa3c 	bl	800d0e0 <USBD_GetDescriptor>
          break;
 800cc68:	e024      	b.n	800ccb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cc6a:	6839      	ldr	r1, [r7, #0]
 800cc6c:	6878      	ldr	r0, [r7, #4]
 800cc6e:	f000 fbcb 	bl	800d408 <USBD_SetAddress>
          break;
 800cc72:	e01f      	b.n	800ccb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800cc74:	6839      	ldr	r1, [r7, #0]
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f000 fc0a 	bl	800d490 <USBD_SetConfig>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	73fb      	strb	r3, [r7, #15]
          break;
 800cc80:	e018      	b.n	800ccb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cc82:	6839      	ldr	r1, [r7, #0]
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	f000 fcad 	bl	800d5e4 <USBD_GetConfig>
          break;
 800cc8a:	e013      	b.n	800ccb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cc8c:	6839      	ldr	r1, [r7, #0]
 800cc8e:	6878      	ldr	r0, [r7, #4]
 800cc90:	f000 fcde 	bl	800d650 <USBD_GetStatus>
          break;
 800cc94:	e00e      	b.n	800ccb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cc96:	6839      	ldr	r1, [r7, #0]
 800cc98:	6878      	ldr	r0, [r7, #4]
 800cc9a:	f000 fd0d 	bl	800d6b8 <USBD_SetFeature>
          break;
 800cc9e:	e009      	b.n	800ccb4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cca0:	6839      	ldr	r1, [r7, #0]
 800cca2:	6878      	ldr	r0, [r7, #4]
 800cca4:	f000 fd31 	bl	800d70a <USBD_ClrFeature>
          break;
 800cca8:	e004      	b.n	800ccb4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ccaa:	6839      	ldr	r1, [r7, #0]
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f000 fd88 	bl	800d7c2 <USBD_CtlError>
          break;
 800ccb2:	bf00      	nop
      }
      break;
 800ccb4:	e004      	b.n	800ccc0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ccb6:	6839      	ldr	r1, [r7, #0]
 800ccb8:	6878      	ldr	r0, [r7, #4]
 800ccba:	f000 fd82 	bl	800d7c2 <USBD_CtlError>
      break;
 800ccbe:	bf00      	nop
  }

  return ret;
 800ccc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccc2:	4618      	mov	r0, r3
 800ccc4:	3710      	adds	r7, #16
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	bd80      	pop	{r7, pc}
 800ccca:	bf00      	nop

0800cccc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b084      	sub	sp, #16
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
 800ccd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	781b      	ldrb	r3, [r3, #0]
 800ccde:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cce2:	2b40      	cmp	r3, #64	@ 0x40
 800cce4:	d005      	beq.n	800ccf2 <USBD_StdItfReq+0x26>
 800cce6:	2b40      	cmp	r3, #64	@ 0x40
 800cce8:	d852      	bhi.n	800cd90 <USBD_StdItfReq+0xc4>
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d001      	beq.n	800ccf2 <USBD_StdItfReq+0x26>
 800ccee:	2b20      	cmp	r3, #32
 800ccf0:	d14e      	bne.n	800cd90 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccf8:	b2db      	uxtb	r3, r3
 800ccfa:	3b01      	subs	r3, #1
 800ccfc:	2b02      	cmp	r3, #2
 800ccfe:	d840      	bhi.n	800cd82 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	889b      	ldrh	r3, [r3, #4]
 800cd04:	b2db      	uxtb	r3, r3
 800cd06:	2b01      	cmp	r3, #1
 800cd08:	d836      	bhi.n	800cd78 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	889b      	ldrh	r3, [r3, #4]
 800cd0e:	b2db      	uxtb	r3, r3
 800cd10:	4619      	mov	r1, r3
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f7ff fedb 	bl	800cace <USBD_CoreFindIF>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cd1c:	7bbb      	ldrb	r3, [r7, #14]
 800cd1e:	2bff      	cmp	r3, #255	@ 0xff
 800cd20:	d01d      	beq.n	800cd5e <USBD_StdItfReq+0x92>
 800cd22:	7bbb      	ldrb	r3, [r7, #14]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d11a      	bne.n	800cd5e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800cd28:	7bba      	ldrb	r2, [r7, #14]
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	32ae      	adds	r2, #174	@ 0xae
 800cd2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd32:	689b      	ldr	r3, [r3, #8]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d00f      	beq.n	800cd58 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800cd38:	7bba      	ldrb	r2, [r7, #14]
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cd40:	7bba      	ldrb	r2, [r7, #14]
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	32ae      	adds	r2, #174	@ 0xae
 800cd46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd4a:	689b      	ldr	r3, [r3, #8]
 800cd4c:	6839      	ldr	r1, [r7, #0]
 800cd4e:	6878      	ldr	r0, [r7, #4]
 800cd50:	4798      	blx	r3
 800cd52:	4603      	mov	r3, r0
 800cd54:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cd56:	e004      	b.n	800cd62 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800cd58:	2303      	movs	r3, #3
 800cd5a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800cd5c:	e001      	b.n	800cd62 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800cd5e:	2303      	movs	r3, #3
 800cd60:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	88db      	ldrh	r3, [r3, #6]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d110      	bne.n	800cd8c <USBD_StdItfReq+0xc0>
 800cd6a:	7bfb      	ldrb	r3, [r7, #15]
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d10d      	bne.n	800cd8c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800cd70:	6878      	ldr	r0, [r7, #4]
 800cd72:	f000 fdfd 	bl	800d970 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800cd76:	e009      	b.n	800cd8c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800cd78:	6839      	ldr	r1, [r7, #0]
 800cd7a:	6878      	ldr	r0, [r7, #4]
 800cd7c:	f000 fd21 	bl	800d7c2 <USBD_CtlError>
          break;
 800cd80:	e004      	b.n	800cd8c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800cd82:	6839      	ldr	r1, [r7, #0]
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f000 fd1c 	bl	800d7c2 <USBD_CtlError>
          break;
 800cd8a:	e000      	b.n	800cd8e <USBD_StdItfReq+0xc2>
          break;
 800cd8c:	bf00      	nop
      }
      break;
 800cd8e:	e004      	b.n	800cd9a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800cd90:	6839      	ldr	r1, [r7, #0]
 800cd92:	6878      	ldr	r0, [r7, #4]
 800cd94:	f000 fd15 	bl	800d7c2 <USBD_CtlError>
      break;
 800cd98:	bf00      	nop
  }

  return ret;
 800cd9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd9c:	4618      	mov	r0, r3
 800cd9e:	3710      	adds	r7, #16
 800cda0:	46bd      	mov	sp, r7
 800cda2:	bd80      	pop	{r7, pc}

0800cda4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cda4:	b580      	push	{r7, lr}
 800cda6:	b084      	sub	sp, #16
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	6078      	str	r0, [r7, #4]
 800cdac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800cdae:	2300      	movs	r3, #0
 800cdb0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800cdb2:	683b      	ldr	r3, [r7, #0]
 800cdb4:	889b      	ldrh	r3, [r3, #4]
 800cdb6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	781b      	ldrb	r3, [r3, #0]
 800cdbc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cdc0:	2b40      	cmp	r3, #64	@ 0x40
 800cdc2:	d007      	beq.n	800cdd4 <USBD_StdEPReq+0x30>
 800cdc4:	2b40      	cmp	r3, #64	@ 0x40
 800cdc6:	f200 817f 	bhi.w	800d0c8 <USBD_StdEPReq+0x324>
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d02a      	beq.n	800ce24 <USBD_StdEPReq+0x80>
 800cdce:	2b20      	cmp	r3, #32
 800cdd0:	f040 817a 	bne.w	800d0c8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800cdd4:	7bbb      	ldrb	r3, [r7, #14]
 800cdd6:	4619      	mov	r1, r3
 800cdd8:	6878      	ldr	r0, [r7, #4]
 800cdda:	f7ff fe85 	bl	800cae8 <USBD_CoreFindEP>
 800cdde:	4603      	mov	r3, r0
 800cde0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cde2:	7b7b      	ldrb	r3, [r7, #13]
 800cde4:	2bff      	cmp	r3, #255	@ 0xff
 800cde6:	f000 8174 	beq.w	800d0d2 <USBD_StdEPReq+0x32e>
 800cdea:	7b7b      	ldrb	r3, [r7, #13]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	f040 8170 	bne.w	800d0d2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800cdf2:	7b7a      	ldrb	r2, [r7, #13]
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800cdfa:	7b7a      	ldrb	r2, [r7, #13]
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	32ae      	adds	r2, #174	@ 0xae
 800ce00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce04:	689b      	ldr	r3, [r3, #8]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	f000 8163 	beq.w	800d0d2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ce0c:	7b7a      	ldrb	r2, [r7, #13]
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	32ae      	adds	r2, #174	@ 0xae
 800ce12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce16:	689b      	ldr	r3, [r3, #8]
 800ce18:	6839      	ldr	r1, [r7, #0]
 800ce1a:	6878      	ldr	r0, [r7, #4]
 800ce1c:	4798      	blx	r3
 800ce1e:	4603      	mov	r3, r0
 800ce20:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ce22:	e156      	b.n	800d0d2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	785b      	ldrb	r3, [r3, #1]
 800ce28:	2b03      	cmp	r3, #3
 800ce2a:	d008      	beq.n	800ce3e <USBD_StdEPReq+0x9a>
 800ce2c:	2b03      	cmp	r3, #3
 800ce2e:	f300 8145 	bgt.w	800d0bc <USBD_StdEPReq+0x318>
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	f000 809b 	beq.w	800cf6e <USBD_StdEPReq+0x1ca>
 800ce38:	2b01      	cmp	r3, #1
 800ce3a:	d03c      	beq.n	800ceb6 <USBD_StdEPReq+0x112>
 800ce3c:	e13e      	b.n	800d0bc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce44:	b2db      	uxtb	r3, r3
 800ce46:	2b02      	cmp	r3, #2
 800ce48:	d002      	beq.n	800ce50 <USBD_StdEPReq+0xac>
 800ce4a:	2b03      	cmp	r3, #3
 800ce4c:	d016      	beq.n	800ce7c <USBD_StdEPReq+0xd8>
 800ce4e:	e02c      	b.n	800ceaa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ce50:	7bbb      	ldrb	r3, [r7, #14]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d00d      	beq.n	800ce72 <USBD_StdEPReq+0xce>
 800ce56:	7bbb      	ldrb	r3, [r7, #14]
 800ce58:	2b80      	cmp	r3, #128	@ 0x80
 800ce5a:	d00a      	beq.n	800ce72 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ce5c:	7bbb      	ldrb	r3, [r7, #14]
 800ce5e:	4619      	mov	r1, r3
 800ce60:	6878      	ldr	r0, [r7, #4]
 800ce62:	f001 f9f7 	bl	800e254 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ce66:	2180      	movs	r1, #128	@ 0x80
 800ce68:	6878      	ldr	r0, [r7, #4]
 800ce6a:	f001 f9f3 	bl	800e254 <USBD_LL_StallEP>
 800ce6e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ce70:	e020      	b.n	800ceb4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ce72:	6839      	ldr	r1, [r7, #0]
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f000 fca4 	bl	800d7c2 <USBD_CtlError>
              break;
 800ce7a:	e01b      	b.n	800ceb4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ce7c:	683b      	ldr	r3, [r7, #0]
 800ce7e:	885b      	ldrh	r3, [r3, #2]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d10e      	bne.n	800cea2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ce84:	7bbb      	ldrb	r3, [r7, #14]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d00b      	beq.n	800cea2 <USBD_StdEPReq+0xfe>
 800ce8a:	7bbb      	ldrb	r3, [r7, #14]
 800ce8c:	2b80      	cmp	r3, #128	@ 0x80
 800ce8e:	d008      	beq.n	800cea2 <USBD_StdEPReq+0xfe>
 800ce90:	683b      	ldr	r3, [r7, #0]
 800ce92:	88db      	ldrh	r3, [r3, #6]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d104      	bne.n	800cea2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ce98:	7bbb      	ldrb	r3, [r7, #14]
 800ce9a:	4619      	mov	r1, r3
 800ce9c:	6878      	ldr	r0, [r7, #4]
 800ce9e:	f001 f9d9 	bl	800e254 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cea2:	6878      	ldr	r0, [r7, #4]
 800cea4:	f000 fd64 	bl	800d970 <USBD_CtlSendStatus>

              break;
 800cea8:	e004      	b.n	800ceb4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ceaa:	6839      	ldr	r1, [r7, #0]
 800ceac:	6878      	ldr	r0, [r7, #4]
 800ceae:	f000 fc88 	bl	800d7c2 <USBD_CtlError>
              break;
 800ceb2:	bf00      	nop
          }
          break;
 800ceb4:	e107      	b.n	800d0c6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cebc:	b2db      	uxtb	r3, r3
 800cebe:	2b02      	cmp	r3, #2
 800cec0:	d002      	beq.n	800cec8 <USBD_StdEPReq+0x124>
 800cec2:	2b03      	cmp	r3, #3
 800cec4:	d016      	beq.n	800cef4 <USBD_StdEPReq+0x150>
 800cec6:	e04b      	b.n	800cf60 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cec8:	7bbb      	ldrb	r3, [r7, #14]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d00d      	beq.n	800ceea <USBD_StdEPReq+0x146>
 800cece:	7bbb      	ldrb	r3, [r7, #14]
 800ced0:	2b80      	cmp	r3, #128	@ 0x80
 800ced2:	d00a      	beq.n	800ceea <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ced4:	7bbb      	ldrb	r3, [r7, #14]
 800ced6:	4619      	mov	r1, r3
 800ced8:	6878      	ldr	r0, [r7, #4]
 800ceda:	f001 f9bb 	bl	800e254 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cede:	2180      	movs	r1, #128	@ 0x80
 800cee0:	6878      	ldr	r0, [r7, #4]
 800cee2:	f001 f9b7 	bl	800e254 <USBD_LL_StallEP>
 800cee6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cee8:	e040      	b.n	800cf6c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ceea:	6839      	ldr	r1, [r7, #0]
 800ceec:	6878      	ldr	r0, [r7, #4]
 800ceee:	f000 fc68 	bl	800d7c2 <USBD_CtlError>
              break;
 800cef2:	e03b      	b.n	800cf6c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	885b      	ldrh	r3, [r3, #2]
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d136      	bne.n	800cf6a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800cefc:	7bbb      	ldrb	r3, [r7, #14]
 800cefe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d004      	beq.n	800cf10 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cf06:	7bbb      	ldrb	r3, [r7, #14]
 800cf08:	4619      	mov	r1, r3
 800cf0a:	6878      	ldr	r0, [r7, #4]
 800cf0c:	f001 f9d8 	bl	800e2c0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800cf10:	6878      	ldr	r0, [r7, #4]
 800cf12:	f000 fd2d 	bl	800d970 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800cf16:	7bbb      	ldrb	r3, [r7, #14]
 800cf18:	4619      	mov	r1, r3
 800cf1a:	6878      	ldr	r0, [r7, #4]
 800cf1c:	f7ff fde4 	bl	800cae8 <USBD_CoreFindEP>
 800cf20:	4603      	mov	r3, r0
 800cf22:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cf24:	7b7b      	ldrb	r3, [r7, #13]
 800cf26:	2bff      	cmp	r3, #255	@ 0xff
 800cf28:	d01f      	beq.n	800cf6a <USBD_StdEPReq+0x1c6>
 800cf2a:	7b7b      	ldrb	r3, [r7, #13]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d11c      	bne.n	800cf6a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800cf30:	7b7a      	ldrb	r2, [r7, #13]
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800cf38:	7b7a      	ldrb	r2, [r7, #13]
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	32ae      	adds	r2, #174	@ 0xae
 800cf3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf42:	689b      	ldr	r3, [r3, #8]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d010      	beq.n	800cf6a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cf48:	7b7a      	ldrb	r2, [r7, #13]
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	32ae      	adds	r2, #174	@ 0xae
 800cf4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf52:	689b      	ldr	r3, [r3, #8]
 800cf54:	6839      	ldr	r1, [r7, #0]
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	4798      	blx	r3
 800cf5a:	4603      	mov	r3, r0
 800cf5c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800cf5e:	e004      	b.n	800cf6a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800cf60:	6839      	ldr	r1, [r7, #0]
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f000 fc2d 	bl	800d7c2 <USBD_CtlError>
              break;
 800cf68:	e000      	b.n	800cf6c <USBD_StdEPReq+0x1c8>
              break;
 800cf6a:	bf00      	nop
          }
          break;
 800cf6c:	e0ab      	b.n	800d0c6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf74:	b2db      	uxtb	r3, r3
 800cf76:	2b02      	cmp	r3, #2
 800cf78:	d002      	beq.n	800cf80 <USBD_StdEPReq+0x1dc>
 800cf7a:	2b03      	cmp	r3, #3
 800cf7c:	d032      	beq.n	800cfe4 <USBD_StdEPReq+0x240>
 800cf7e:	e097      	b.n	800d0b0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf80:	7bbb      	ldrb	r3, [r7, #14]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d007      	beq.n	800cf96 <USBD_StdEPReq+0x1f2>
 800cf86:	7bbb      	ldrb	r3, [r7, #14]
 800cf88:	2b80      	cmp	r3, #128	@ 0x80
 800cf8a:	d004      	beq.n	800cf96 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800cf8c:	6839      	ldr	r1, [r7, #0]
 800cf8e:	6878      	ldr	r0, [r7, #4]
 800cf90:	f000 fc17 	bl	800d7c2 <USBD_CtlError>
                break;
 800cf94:	e091      	b.n	800d0ba <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cf96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	da0b      	bge.n	800cfb6 <USBD_StdEPReq+0x212>
 800cf9e:	7bbb      	ldrb	r3, [r7, #14]
 800cfa0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cfa4:	4613      	mov	r3, r2
 800cfa6:	009b      	lsls	r3, r3, #2
 800cfa8:	4413      	add	r3, r2
 800cfaa:	009b      	lsls	r3, r3, #2
 800cfac:	3310      	adds	r3, #16
 800cfae:	687a      	ldr	r2, [r7, #4]
 800cfb0:	4413      	add	r3, r2
 800cfb2:	3304      	adds	r3, #4
 800cfb4:	e00b      	b.n	800cfce <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800cfb6:	7bbb      	ldrb	r3, [r7, #14]
 800cfb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cfbc:	4613      	mov	r3, r2
 800cfbe:	009b      	lsls	r3, r3, #2
 800cfc0:	4413      	add	r3, r2
 800cfc2:	009b      	lsls	r3, r3, #2
 800cfc4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cfc8:	687a      	ldr	r2, [r7, #4]
 800cfca:	4413      	add	r3, r2
 800cfcc:	3304      	adds	r3, #4
 800cfce:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800cfd0:	68bb      	ldr	r3, [r7, #8]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	2202      	movs	r2, #2
 800cfda:	4619      	mov	r1, r3
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f000 fc6d 	bl	800d8bc <USBD_CtlSendData>
              break;
 800cfe2:	e06a      	b.n	800d0ba <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800cfe4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	da11      	bge.n	800d010 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800cfec:	7bbb      	ldrb	r3, [r7, #14]
 800cfee:	f003 020f 	and.w	r2, r3, #15
 800cff2:	6879      	ldr	r1, [r7, #4]
 800cff4:	4613      	mov	r3, r2
 800cff6:	009b      	lsls	r3, r3, #2
 800cff8:	4413      	add	r3, r2
 800cffa:	009b      	lsls	r3, r3, #2
 800cffc:	440b      	add	r3, r1
 800cffe:	3324      	adds	r3, #36	@ 0x24
 800d000:	881b      	ldrh	r3, [r3, #0]
 800d002:	2b00      	cmp	r3, #0
 800d004:	d117      	bne.n	800d036 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d006:	6839      	ldr	r1, [r7, #0]
 800d008:	6878      	ldr	r0, [r7, #4]
 800d00a:	f000 fbda 	bl	800d7c2 <USBD_CtlError>
                  break;
 800d00e:	e054      	b.n	800d0ba <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d010:	7bbb      	ldrb	r3, [r7, #14]
 800d012:	f003 020f 	and.w	r2, r3, #15
 800d016:	6879      	ldr	r1, [r7, #4]
 800d018:	4613      	mov	r3, r2
 800d01a:	009b      	lsls	r3, r3, #2
 800d01c:	4413      	add	r3, r2
 800d01e:	009b      	lsls	r3, r3, #2
 800d020:	440b      	add	r3, r1
 800d022:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d026:	881b      	ldrh	r3, [r3, #0]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d104      	bne.n	800d036 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d02c:	6839      	ldr	r1, [r7, #0]
 800d02e:	6878      	ldr	r0, [r7, #4]
 800d030:	f000 fbc7 	bl	800d7c2 <USBD_CtlError>
                  break;
 800d034:	e041      	b.n	800d0ba <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d036:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	da0b      	bge.n	800d056 <USBD_StdEPReq+0x2b2>
 800d03e:	7bbb      	ldrb	r3, [r7, #14]
 800d040:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d044:	4613      	mov	r3, r2
 800d046:	009b      	lsls	r3, r3, #2
 800d048:	4413      	add	r3, r2
 800d04a:	009b      	lsls	r3, r3, #2
 800d04c:	3310      	adds	r3, #16
 800d04e:	687a      	ldr	r2, [r7, #4]
 800d050:	4413      	add	r3, r2
 800d052:	3304      	adds	r3, #4
 800d054:	e00b      	b.n	800d06e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d056:	7bbb      	ldrb	r3, [r7, #14]
 800d058:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d05c:	4613      	mov	r3, r2
 800d05e:	009b      	lsls	r3, r3, #2
 800d060:	4413      	add	r3, r2
 800d062:	009b      	lsls	r3, r3, #2
 800d064:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d068:	687a      	ldr	r2, [r7, #4]
 800d06a:	4413      	add	r3, r2
 800d06c:	3304      	adds	r3, #4
 800d06e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d070:	7bbb      	ldrb	r3, [r7, #14]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d002      	beq.n	800d07c <USBD_StdEPReq+0x2d8>
 800d076:	7bbb      	ldrb	r3, [r7, #14]
 800d078:	2b80      	cmp	r3, #128	@ 0x80
 800d07a:	d103      	bne.n	800d084 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d07c:	68bb      	ldr	r3, [r7, #8]
 800d07e:	2200      	movs	r2, #0
 800d080:	601a      	str	r2, [r3, #0]
 800d082:	e00e      	b.n	800d0a2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d084:	7bbb      	ldrb	r3, [r7, #14]
 800d086:	4619      	mov	r1, r3
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f001 f94f 	bl	800e32c <USBD_LL_IsStallEP>
 800d08e:	4603      	mov	r3, r0
 800d090:	2b00      	cmp	r3, #0
 800d092:	d003      	beq.n	800d09c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d094:	68bb      	ldr	r3, [r7, #8]
 800d096:	2201      	movs	r2, #1
 800d098:	601a      	str	r2, [r3, #0]
 800d09a:	e002      	b.n	800d0a2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d09c:	68bb      	ldr	r3, [r7, #8]
 800d09e:	2200      	movs	r2, #0
 800d0a0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d0a2:	68bb      	ldr	r3, [r7, #8]
 800d0a4:	2202      	movs	r2, #2
 800d0a6:	4619      	mov	r1, r3
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f000 fc07 	bl	800d8bc <USBD_CtlSendData>
              break;
 800d0ae:	e004      	b.n	800d0ba <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d0b0:	6839      	ldr	r1, [r7, #0]
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f000 fb85 	bl	800d7c2 <USBD_CtlError>
              break;
 800d0b8:	bf00      	nop
          }
          break;
 800d0ba:	e004      	b.n	800d0c6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d0bc:	6839      	ldr	r1, [r7, #0]
 800d0be:	6878      	ldr	r0, [r7, #4]
 800d0c0:	f000 fb7f 	bl	800d7c2 <USBD_CtlError>
          break;
 800d0c4:	bf00      	nop
      }
      break;
 800d0c6:	e005      	b.n	800d0d4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d0c8:	6839      	ldr	r1, [r7, #0]
 800d0ca:	6878      	ldr	r0, [r7, #4]
 800d0cc:	f000 fb79 	bl	800d7c2 <USBD_CtlError>
      break;
 800d0d0:	e000      	b.n	800d0d4 <USBD_StdEPReq+0x330>
      break;
 800d0d2:	bf00      	nop
  }

  return ret;
 800d0d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	3710      	adds	r7, #16
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	bd80      	pop	{r7, pc}
	...

0800d0e0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b084      	sub	sp, #16
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	885b      	ldrh	r3, [r3, #2]
 800d0fa:	0a1b      	lsrs	r3, r3, #8
 800d0fc:	b29b      	uxth	r3, r3
 800d0fe:	3b01      	subs	r3, #1
 800d100:	2b0e      	cmp	r3, #14
 800d102:	f200 8152 	bhi.w	800d3aa <USBD_GetDescriptor+0x2ca>
 800d106:	a201      	add	r2, pc, #4	@ (adr r2, 800d10c <USBD_GetDescriptor+0x2c>)
 800d108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d10c:	0800d17d 	.word	0x0800d17d
 800d110:	0800d195 	.word	0x0800d195
 800d114:	0800d1d5 	.word	0x0800d1d5
 800d118:	0800d3ab 	.word	0x0800d3ab
 800d11c:	0800d3ab 	.word	0x0800d3ab
 800d120:	0800d34b 	.word	0x0800d34b
 800d124:	0800d377 	.word	0x0800d377
 800d128:	0800d3ab 	.word	0x0800d3ab
 800d12c:	0800d3ab 	.word	0x0800d3ab
 800d130:	0800d3ab 	.word	0x0800d3ab
 800d134:	0800d3ab 	.word	0x0800d3ab
 800d138:	0800d3ab 	.word	0x0800d3ab
 800d13c:	0800d3ab 	.word	0x0800d3ab
 800d140:	0800d3ab 	.word	0x0800d3ab
 800d144:	0800d149 	.word	0x0800d149
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d14e:	69db      	ldr	r3, [r3, #28]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d00b      	beq.n	800d16c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d15a:	69db      	ldr	r3, [r3, #28]
 800d15c:	687a      	ldr	r2, [r7, #4]
 800d15e:	7c12      	ldrb	r2, [r2, #16]
 800d160:	f107 0108 	add.w	r1, r7, #8
 800d164:	4610      	mov	r0, r2
 800d166:	4798      	blx	r3
 800d168:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d16a:	e126      	b.n	800d3ba <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d16c:	6839      	ldr	r1, [r7, #0]
 800d16e:	6878      	ldr	r0, [r7, #4]
 800d170:	f000 fb27 	bl	800d7c2 <USBD_CtlError>
        err++;
 800d174:	7afb      	ldrb	r3, [r7, #11]
 800d176:	3301      	adds	r3, #1
 800d178:	72fb      	strb	r3, [r7, #11]
      break;
 800d17a:	e11e      	b.n	800d3ba <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	687a      	ldr	r2, [r7, #4]
 800d186:	7c12      	ldrb	r2, [r2, #16]
 800d188:	f107 0108 	add.w	r1, r7, #8
 800d18c:	4610      	mov	r0, r2
 800d18e:	4798      	blx	r3
 800d190:	60f8      	str	r0, [r7, #12]
      break;
 800d192:	e112      	b.n	800d3ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	7c1b      	ldrb	r3, [r3, #16]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d10d      	bne.n	800d1b8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1a4:	f107 0208 	add.w	r2, r7, #8
 800d1a8:	4610      	mov	r0, r2
 800d1aa:	4798      	blx	r3
 800d1ac:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	3301      	adds	r3, #1
 800d1b2:	2202      	movs	r2, #2
 800d1b4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d1b6:	e100      	b.n	800d3ba <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1c0:	f107 0208 	add.w	r2, r7, #8
 800d1c4:	4610      	mov	r0, r2
 800d1c6:	4798      	blx	r3
 800d1c8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	3301      	adds	r3, #1
 800d1ce:	2202      	movs	r2, #2
 800d1d0:	701a      	strb	r2, [r3, #0]
      break;
 800d1d2:	e0f2      	b.n	800d3ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	885b      	ldrh	r3, [r3, #2]
 800d1d8:	b2db      	uxtb	r3, r3
 800d1da:	2b05      	cmp	r3, #5
 800d1dc:	f200 80ac 	bhi.w	800d338 <USBD_GetDescriptor+0x258>
 800d1e0:	a201      	add	r2, pc, #4	@ (adr r2, 800d1e8 <USBD_GetDescriptor+0x108>)
 800d1e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1e6:	bf00      	nop
 800d1e8:	0800d201 	.word	0x0800d201
 800d1ec:	0800d235 	.word	0x0800d235
 800d1f0:	0800d269 	.word	0x0800d269
 800d1f4:	0800d29d 	.word	0x0800d29d
 800d1f8:	0800d2d1 	.word	0x0800d2d1
 800d1fc:	0800d305 	.word	0x0800d305
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d206:	685b      	ldr	r3, [r3, #4]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d00b      	beq.n	800d224 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d212:	685b      	ldr	r3, [r3, #4]
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	7c12      	ldrb	r2, [r2, #16]
 800d218:	f107 0108 	add.w	r1, r7, #8
 800d21c:	4610      	mov	r0, r2
 800d21e:	4798      	blx	r3
 800d220:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d222:	e091      	b.n	800d348 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d224:	6839      	ldr	r1, [r7, #0]
 800d226:	6878      	ldr	r0, [r7, #4]
 800d228:	f000 facb 	bl	800d7c2 <USBD_CtlError>
            err++;
 800d22c:	7afb      	ldrb	r3, [r7, #11]
 800d22e:	3301      	adds	r3, #1
 800d230:	72fb      	strb	r3, [r7, #11]
          break;
 800d232:	e089      	b.n	800d348 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d00b      	beq.n	800d258 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d246:	689b      	ldr	r3, [r3, #8]
 800d248:	687a      	ldr	r2, [r7, #4]
 800d24a:	7c12      	ldrb	r2, [r2, #16]
 800d24c:	f107 0108 	add.w	r1, r7, #8
 800d250:	4610      	mov	r0, r2
 800d252:	4798      	blx	r3
 800d254:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d256:	e077      	b.n	800d348 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d258:	6839      	ldr	r1, [r7, #0]
 800d25a:	6878      	ldr	r0, [r7, #4]
 800d25c:	f000 fab1 	bl	800d7c2 <USBD_CtlError>
            err++;
 800d260:	7afb      	ldrb	r3, [r7, #11]
 800d262:	3301      	adds	r3, #1
 800d264:	72fb      	strb	r3, [r7, #11]
          break;
 800d266:	e06f      	b.n	800d348 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d26e:	68db      	ldr	r3, [r3, #12]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d00b      	beq.n	800d28c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d27a:	68db      	ldr	r3, [r3, #12]
 800d27c:	687a      	ldr	r2, [r7, #4]
 800d27e:	7c12      	ldrb	r2, [r2, #16]
 800d280:	f107 0108 	add.w	r1, r7, #8
 800d284:	4610      	mov	r0, r2
 800d286:	4798      	blx	r3
 800d288:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d28a:	e05d      	b.n	800d348 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d28c:	6839      	ldr	r1, [r7, #0]
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f000 fa97 	bl	800d7c2 <USBD_CtlError>
            err++;
 800d294:	7afb      	ldrb	r3, [r7, #11]
 800d296:	3301      	adds	r3, #1
 800d298:	72fb      	strb	r3, [r7, #11]
          break;
 800d29a:	e055      	b.n	800d348 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d2a2:	691b      	ldr	r3, [r3, #16]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d00b      	beq.n	800d2c0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d2ae:	691b      	ldr	r3, [r3, #16]
 800d2b0:	687a      	ldr	r2, [r7, #4]
 800d2b2:	7c12      	ldrb	r2, [r2, #16]
 800d2b4:	f107 0108 	add.w	r1, r7, #8
 800d2b8:	4610      	mov	r0, r2
 800d2ba:	4798      	blx	r3
 800d2bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d2be:	e043      	b.n	800d348 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d2c0:	6839      	ldr	r1, [r7, #0]
 800d2c2:	6878      	ldr	r0, [r7, #4]
 800d2c4:	f000 fa7d 	bl	800d7c2 <USBD_CtlError>
            err++;
 800d2c8:	7afb      	ldrb	r3, [r7, #11]
 800d2ca:	3301      	adds	r3, #1
 800d2cc:	72fb      	strb	r3, [r7, #11]
          break;
 800d2ce:	e03b      	b.n	800d348 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d2d6:	695b      	ldr	r3, [r3, #20]
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d00b      	beq.n	800d2f4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d2e2:	695b      	ldr	r3, [r3, #20]
 800d2e4:	687a      	ldr	r2, [r7, #4]
 800d2e6:	7c12      	ldrb	r2, [r2, #16]
 800d2e8:	f107 0108 	add.w	r1, r7, #8
 800d2ec:	4610      	mov	r0, r2
 800d2ee:	4798      	blx	r3
 800d2f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d2f2:	e029      	b.n	800d348 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d2f4:	6839      	ldr	r1, [r7, #0]
 800d2f6:	6878      	ldr	r0, [r7, #4]
 800d2f8:	f000 fa63 	bl	800d7c2 <USBD_CtlError>
            err++;
 800d2fc:	7afb      	ldrb	r3, [r7, #11]
 800d2fe:	3301      	adds	r3, #1
 800d300:	72fb      	strb	r3, [r7, #11]
          break;
 800d302:	e021      	b.n	800d348 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d30a:	699b      	ldr	r3, [r3, #24]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d00b      	beq.n	800d328 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d316:	699b      	ldr	r3, [r3, #24]
 800d318:	687a      	ldr	r2, [r7, #4]
 800d31a:	7c12      	ldrb	r2, [r2, #16]
 800d31c:	f107 0108 	add.w	r1, r7, #8
 800d320:	4610      	mov	r0, r2
 800d322:	4798      	blx	r3
 800d324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d326:	e00f      	b.n	800d348 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d328:	6839      	ldr	r1, [r7, #0]
 800d32a:	6878      	ldr	r0, [r7, #4]
 800d32c:	f000 fa49 	bl	800d7c2 <USBD_CtlError>
            err++;
 800d330:	7afb      	ldrb	r3, [r7, #11]
 800d332:	3301      	adds	r3, #1
 800d334:	72fb      	strb	r3, [r7, #11]
          break;
 800d336:	e007      	b.n	800d348 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d338:	6839      	ldr	r1, [r7, #0]
 800d33a:	6878      	ldr	r0, [r7, #4]
 800d33c:	f000 fa41 	bl	800d7c2 <USBD_CtlError>
          err++;
 800d340:	7afb      	ldrb	r3, [r7, #11]
 800d342:	3301      	adds	r3, #1
 800d344:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d346:	bf00      	nop
      }
      break;
 800d348:	e037      	b.n	800d3ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	7c1b      	ldrb	r3, [r3, #16]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d109      	bne.n	800d366 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d35a:	f107 0208 	add.w	r2, r7, #8
 800d35e:	4610      	mov	r0, r2
 800d360:	4798      	blx	r3
 800d362:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d364:	e029      	b.n	800d3ba <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d366:	6839      	ldr	r1, [r7, #0]
 800d368:	6878      	ldr	r0, [r7, #4]
 800d36a:	f000 fa2a 	bl	800d7c2 <USBD_CtlError>
        err++;
 800d36e:	7afb      	ldrb	r3, [r7, #11]
 800d370:	3301      	adds	r3, #1
 800d372:	72fb      	strb	r3, [r7, #11]
      break;
 800d374:	e021      	b.n	800d3ba <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	7c1b      	ldrb	r3, [r3, #16]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d10d      	bne.n	800d39a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d386:	f107 0208 	add.w	r2, r7, #8
 800d38a:	4610      	mov	r0, r2
 800d38c:	4798      	blx	r3
 800d38e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	3301      	adds	r3, #1
 800d394:	2207      	movs	r2, #7
 800d396:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d398:	e00f      	b.n	800d3ba <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d39a:	6839      	ldr	r1, [r7, #0]
 800d39c:	6878      	ldr	r0, [r7, #4]
 800d39e:	f000 fa10 	bl	800d7c2 <USBD_CtlError>
        err++;
 800d3a2:	7afb      	ldrb	r3, [r7, #11]
 800d3a4:	3301      	adds	r3, #1
 800d3a6:	72fb      	strb	r3, [r7, #11]
      break;
 800d3a8:	e007      	b.n	800d3ba <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d3aa:	6839      	ldr	r1, [r7, #0]
 800d3ac:	6878      	ldr	r0, [r7, #4]
 800d3ae:	f000 fa08 	bl	800d7c2 <USBD_CtlError>
      err++;
 800d3b2:	7afb      	ldrb	r3, [r7, #11]
 800d3b4:	3301      	adds	r3, #1
 800d3b6:	72fb      	strb	r3, [r7, #11]
      break;
 800d3b8:	bf00      	nop
  }

  if (err != 0U)
 800d3ba:	7afb      	ldrb	r3, [r7, #11]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d11e      	bne.n	800d3fe <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	88db      	ldrh	r3, [r3, #6]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d016      	beq.n	800d3f6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d3c8:	893b      	ldrh	r3, [r7, #8]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d00e      	beq.n	800d3ec <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	88da      	ldrh	r2, [r3, #6]
 800d3d2:	893b      	ldrh	r3, [r7, #8]
 800d3d4:	4293      	cmp	r3, r2
 800d3d6:	bf28      	it	cs
 800d3d8:	4613      	movcs	r3, r2
 800d3da:	b29b      	uxth	r3, r3
 800d3dc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d3de:	893b      	ldrh	r3, [r7, #8]
 800d3e0:	461a      	mov	r2, r3
 800d3e2:	68f9      	ldr	r1, [r7, #12]
 800d3e4:	6878      	ldr	r0, [r7, #4]
 800d3e6:	f000 fa69 	bl	800d8bc <USBD_CtlSendData>
 800d3ea:	e009      	b.n	800d400 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d3ec:	6839      	ldr	r1, [r7, #0]
 800d3ee:	6878      	ldr	r0, [r7, #4]
 800d3f0:	f000 f9e7 	bl	800d7c2 <USBD_CtlError>
 800d3f4:	e004      	b.n	800d400 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 faba 	bl	800d970 <USBD_CtlSendStatus>
 800d3fc:	e000      	b.n	800d400 <USBD_GetDescriptor+0x320>
    return;
 800d3fe:	bf00      	nop
  }
}
 800d400:	3710      	adds	r7, #16
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}
 800d406:	bf00      	nop

0800d408 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b084      	sub	sp, #16
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d412:	683b      	ldr	r3, [r7, #0]
 800d414:	889b      	ldrh	r3, [r3, #4]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d131      	bne.n	800d47e <USBD_SetAddress+0x76>
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	88db      	ldrh	r3, [r3, #6]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d12d      	bne.n	800d47e <USBD_SetAddress+0x76>
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	885b      	ldrh	r3, [r3, #2]
 800d426:	2b7f      	cmp	r3, #127	@ 0x7f
 800d428:	d829      	bhi.n	800d47e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	885b      	ldrh	r3, [r3, #2]
 800d42e:	b2db      	uxtb	r3, r3
 800d430:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d434:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d43c:	b2db      	uxtb	r3, r3
 800d43e:	2b03      	cmp	r3, #3
 800d440:	d104      	bne.n	800d44c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d442:	6839      	ldr	r1, [r7, #0]
 800d444:	6878      	ldr	r0, [r7, #4]
 800d446:	f000 f9bc 	bl	800d7c2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d44a:	e01d      	b.n	800d488 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	7bfa      	ldrb	r2, [r7, #15]
 800d450:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d454:	7bfb      	ldrb	r3, [r7, #15]
 800d456:	4619      	mov	r1, r3
 800d458:	6878      	ldr	r0, [r7, #4]
 800d45a:	f000 ff93 	bl	800e384 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f000 fa86 	bl	800d970 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d464:	7bfb      	ldrb	r3, [r7, #15]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d004      	beq.n	800d474 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	2202      	movs	r2, #2
 800d46e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d472:	e009      	b.n	800d488 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	2201      	movs	r2, #1
 800d478:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d47c:	e004      	b.n	800d488 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d47e:	6839      	ldr	r1, [r7, #0]
 800d480:	6878      	ldr	r0, [r7, #4]
 800d482:	f000 f99e 	bl	800d7c2 <USBD_CtlError>
  }
}
 800d486:	bf00      	nop
 800d488:	bf00      	nop
 800d48a:	3710      	adds	r7, #16
 800d48c:	46bd      	mov	sp, r7
 800d48e:	bd80      	pop	{r7, pc}

0800d490 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b084      	sub	sp, #16
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
 800d498:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d49a:	2300      	movs	r3, #0
 800d49c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	885b      	ldrh	r3, [r3, #2]
 800d4a2:	b2da      	uxtb	r2, r3
 800d4a4:	4b4e      	ldr	r3, [pc, #312]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d4a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d4a8:	4b4d      	ldr	r3, [pc, #308]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d4aa:	781b      	ldrb	r3, [r3, #0]
 800d4ac:	2b01      	cmp	r3, #1
 800d4ae:	d905      	bls.n	800d4bc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d4b0:	6839      	ldr	r1, [r7, #0]
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f000 f985 	bl	800d7c2 <USBD_CtlError>
    return USBD_FAIL;
 800d4b8:	2303      	movs	r3, #3
 800d4ba:	e08c      	b.n	800d5d6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d4c2:	b2db      	uxtb	r3, r3
 800d4c4:	2b02      	cmp	r3, #2
 800d4c6:	d002      	beq.n	800d4ce <USBD_SetConfig+0x3e>
 800d4c8:	2b03      	cmp	r3, #3
 800d4ca:	d029      	beq.n	800d520 <USBD_SetConfig+0x90>
 800d4cc:	e075      	b.n	800d5ba <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d4ce:	4b44      	ldr	r3, [pc, #272]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d4d0:	781b      	ldrb	r3, [r3, #0]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d020      	beq.n	800d518 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d4d6:	4b42      	ldr	r3, [pc, #264]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d4d8:	781b      	ldrb	r3, [r3, #0]
 800d4da:	461a      	mov	r2, r3
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d4e0:	4b3f      	ldr	r3, [pc, #252]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d4e2:	781b      	ldrb	r3, [r3, #0]
 800d4e4:	4619      	mov	r1, r3
 800d4e6:	6878      	ldr	r0, [r7, #4]
 800d4e8:	f7fe ffb9 	bl	800c45e <USBD_SetClassConfig>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d4f0:	7bfb      	ldrb	r3, [r7, #15]
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d008      	beq.n	800d508 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d4f6:	6839      	ldr	r1, [r7, #0]
 800d4f8:	6878      	ldr	r0, [r7, #4]
 800d4fa:	f000 f962 	bl	800d7c2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	2202      	movs	r2, #2
 800d502:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d506:	e065      	b.n	800d5d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f000 fa31 	bl	800d970 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	2203      	movs	r2, #3
 800d512:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d516:	e05d      	b.n	800d5d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d518:	6878      	ldr	r0, [r7, #4]
 800d51a:	f000 fa29 	bl	800d970 <USBD_CtlSendStatus>
      break;
 800d51e:	e059      	b.n	800d5d4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d520:	4b2f      	ldr	r3, [pc, #188]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d522:	781b      	ldrb	r3, [r3, #0]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d112      	bne.n	800d54e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2202      	movs	r2, #2
 800d52c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d530:	4b2b      	ldr	r3, [pc, #172]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d532:	781b      	ldrb	r3, [r3, #0]
 800d534:	461a      	mov	r2, r3
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d53a:	4b29      	ldr	r3, [pc, #164]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d53c:	781b      	ldrb	r3, [r3, #0]
 800d53e:	4619      	mov	r1, r3
 800d540:	6878      	ldr	r0, [r7, #4]
 800d542:	f7fe ffa8 	bl	800c496 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d546:	6878      	ldr	r0, [r7, #4]
 800d548:	f000 fa12 	bl	800d970 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d54c:	e042      	b.n	800d5d4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d54e:	4b24      	ldr	r3, [pc, #144]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d550:	781b      	ldrb	r3, [r3, #0]
 800d552:	461a      	mov	r2, r3
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	685b      	ldr	r3, [r3, #4]
 800d558:	429a      	cmp	r2, r3
 800d55a:	d02a      	beq.n	800d5b2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	685b      	ldr	r3, [r3, #4]
 800d560:	b2db      	uxtb	r3, r3
 800d562:	4619      	mov	r1, r3
 800d564:	6878      	ldr	r0, [r7, #4]
 800d566:	f7fe ff96 	bl	800c496 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d56a:	4b1d      	ldr	r3, [pc, #116]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d56c:	781b      	ldrb	r3, [r3, #0]
 800d56e:	461a      	mov	r2, r3
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d574:	4b1a      	ldr	r3, [pc, #104]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d576:	781b      	ldrb	r3, [r3, #0]
 800d578:	4619      	mov	r1, r3
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f7fe ff6f 	bl	800c45e <USBD_SetClassConfig>
 800d580:	4603      	mov	r3, r0
 800d582:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d584:	7bfb      	ldrb	r3, [r7, #15]
 800d586:	2b00      	cmp	r3, #0
 800d588:	d00f      	beq.n	800d5aa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d58a:	6839      	ldr	r1, [r7, #0]
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	f000 f918 	bl	800d7c2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	685b      	ldr	r3, [r3, #4]
 800d596:	b2db      	uxtb	r3, r3
 800d598:	4619      	mov	r1, r3
 800d59a:	6878      	ldr	r0, [r7, #4]
 800d59c:	f7fe ff7b 	bl	800c496 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	2202      	movs	r2, #2
 800d5a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d5a8:	e014      	b.n	800d5d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f000 f9e0 	bl	800d970 <USBD_CtlSendStatus>
      break;
 800d5b0:	e010      	b.n	800d5d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f000 f9dc 	bl	800d970 <USBD_CtlSendStatus>
      break;
 800d5b8:	e00c      	b.n	800d5d4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d5ba:	6839      	ldr	r1, [r7, #0]
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	f000 f900 	bl	800d7c2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d5c2:	4b07      	ldr	r3, [pc, #28]	@ (800d5e0 <USBD_SetConfig+0x150>)
 800d5c4:	781b      	ldrb	r3, [r3, #0]
 800d5c6:	4619      	mov	r1, r3
 800d5c8:	6878      	ldr	r0, [r7, #4]
 800d5ca:	f7fe ff64 	bl	800c496 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d5ce:	2303      	movs	r3, #3
 800d5d0:	73fb      	strb	r3, [r7, #15]
      break;
 800d5d2:	bf00      	nop
  }

  return ret;
 800d5d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	3710      	adds	r7, #16
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bd80      	pop	{r7, pc}
 800d5de:	bf00      	nop
 800d5e0:	200008ec 	.word	0x200008ec

0800d5e4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b082      	sub	sp, #8
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
 800d5ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	88db      	ldrh	r3, [r3, #6]
 800d5f2:	2b01      	cmp	r3, #1
 800d5f4:	d004      	beq.n	800d600 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d5f6:	6839      	ldr	r1, [r7, #0]
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	f000 f8e2 	bl	800d7c2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d5fe:	e023      	b.n	800d648 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d606:	b2db      	uxtb	r3, r3
 800d608:	2b02      	cmp	r3, #2
 800d60a:	dc02      	bgt.n	800d612 <USBD_GetConfig+0x2e>
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	dc03      	bgt.n	800d618 <USBD_GetConfig+0x34>
 800d610:	e015      	b.n	800d63e <USBD_GetConfig+0x5a>
 800d612:	2b03      	cmp	r3, #3
 800d614:	d00b      	beq.n	800d62e <USBD_GetConfig+0x4a>
 800d616:	e012      	b.n	800d63e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2200      	movs	r2, #0
 800d61c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	3308      	adds	r3, #8
 800d622:	2201      	movs	r2, #1
 800d624:	4619      	mov	r1, r3
 800d626:	6878      	ldr	r0, [r7, #4]
 800d628:	f000 f948 	bl	800d8bc <USBD_CtlSendData>
        break;
 800d62c:	e00c      	b.n	800d648 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	3304      	adds	r3, #4
 800d632:	2201      	movs	r2, #1
 800d634:	4619      	mov	r1, r3
 800d636:	6878      	ldr	r0, [r7, #4]
 800d638:	f000 f940 	bl	800d8bc <USBD_CtlSendData>
        break;
 800d63c:	e004      	b.n	800d648 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d63e:	6839      	ldr	r1, [r7, #0]
 800d640:	6878      	ldr	r0, [r7, #4]
 800d642:	f000 f8be 	bl	800d7c2 <USBD_CtlError>
        break;
 800d646:	bf00      	nop
}
 800d648:	bf00      	nop
 800d64a:	3708      	adds	r7, #8
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd80      	pop	{r7, pc}

0800d650 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b082      	sub	sp, #8
 800d654:	af00      	add	r7, sp, #0
 800d656:	6078      	str	r0, [r7, #4]
 800d658:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d660:	b2db      	uxtb	r3, r3
 800d662:	3b01      	subs	r3, #1
 800d664:	2b02      	cmp	r3, #2
 800d666:	d81e      	bhi.n	800d6a6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d668:	683b      	ldr	r3, [r7, #0]
 800d66a:	88db      	ldrh	r3, [r3, #6]
 800d66c:	2b02      	cmp	r3, #2
 800d66e:	d004      	beq.n	800d67a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d670:	6839      	ldr	r1, [r7, #0]
 800d672:	6878      	ldr	r0, [r7, #4]
 800d674:	f000 f8a5 	bl	800d7c2 <USBD_CtlError>
        break;
 800d678:	e01a      	b.n	800d6b0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	2201      	movs	r2, #1
 800d67e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d686:	2b00      	cmp	r3, #0
 800d688:	d005      	beq.n	800d696 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	68db      	ldr	r3, [r3, #12]
 800d68e:	f043 0202 	orr.w	r2, r3, #2
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	330c      	adds	r3, #12
 800d69a:	2202      	movs	r2, #2
 800d69c:	4619      	mov	r1, r3
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f000 f90c 	bl	800d8bc <USBD_CtlSendData>
      break;
 800d6a4:	e004      	b.n	800d6b0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d6a6:	6839      	ldr	r1, [r7, #0]
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	f000 f88a 	bl	800d7c2 <USBD_CtlError>
      break;
 800d6ae:	bf00      	nop
  }
}
 800d6b0:	bf00      	nop
 800d6b2:	3708      	adds	r7, #8
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}

0800d6b8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d6c2:	683b      	ldr	r3, [r7, #0]
 800d6c4:	885b      	ldrh	r3, [r3, #2]
 800d6c6:	2b01      	cmp	r3, #1
 800d6c8:	d107      	bne.n	800d6da <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2201      	movs	r2, #1
 800d6ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d6d2:	6878      	ldr	r0, [r7, #4]
 800d6d4:	f000 f94c 	bl	800d970 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d6d8:	e013      	b.n	800d702 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d6da:	683b      	ldr	r3, [r7, #0]
 800d6dc:	885b      	ldrh	r3, [r3, #2]
 800d6de:	2b02      	cmp	r3, #2
 800d6e0:	d10b      	bne.n	800d6fa <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	889b      	ldrh	r3, [r3, #4]
 800d6e6:	0a1b      	lsrs	r3, r3, #8
 800d6e8:	b29b      	uxth	r3, r3
 800d6ea:	b2da      	uxtb	r2, r3
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d6f2:	6878      	ldr	r0, [r7, #4]
 800d6f4:	f000 f93c 	bl	800d970 <USBD_CtlSendStatus>
}
 800d6f8:	e003      	b.n	800d702 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d6fa:	6839      	ldr	r1, [r7, #0]
 800d6fc:	6878      	ldr	r0, [r7, #4]
 800d6fe:	f000 f860 	bl	800d7c2 <USBD_CtlError>
}
 800d702:	bf00      	nop
 800d704:	3708      	adds	r7, #8
 800d706:	46bd      	mov	sp, r7
 800d708:	bd80      	pop	{r7, pc}

0800d70a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d70a:	b580      	push	{r7, lr}
 800d70c:	b082      	sub	sp, #8
 800d70e:	af00      	add	r7, sp, #0
 800d710:	6078      	str	r0, [r7, #4]
 800d712:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d71a:	b2db      	uxtb	r3, r3
 800d71c:	3b01      	subs	r3, #1
 800d71e:	2b02      	cmp	r3, #2
 800d720:	d80b      	bhi.n	800d73a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	885b      	ldrh	r3, [r3, #2]
 800d726:	2b01      	cmp	r3, #1
 800d728:	d10c      	bne.n	800d744 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	2200      	movs	r2, #0
 800d72e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d732:	6878      	ldr	r0, [r7, #4]
 800d734:	f000 f91c 	bl	800d970 <USBD_CtlSendStatus>
      }
      break;
 800d738:	e004      	b.n	800d744 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d73a:	6839      	ldr	r1, [r7, #0]
 800d73c:	6878      	ldr	r0, [r7, #4]
 800d73e:	f000 f840 	bl	800d7c2 <USBD_CtlError>
      break;
 800d742:	e000      	b.n	800d746 <USBD_ClrFeature+0x3c>
      break;
 800d744:	bf00      	nop
  }
}
 800d746:	bf00      	nop
 800d748:	3708      	adds	r7, #8
 800d74a:	46bd      	mov	sp, r7
 800d74c:	bd80      	pop	{r7, pc}

0800d74e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d74e:	b580      	push	{r7, lr}
 800d750:	b084      	sub	sp, #16
 800d752:	af00      	add	r7, sp, #0
 800d754:	6078      	str	r0, [r7, #4]
 800d756:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	781a      	ldrb	r2, [r3, #0]
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	3301      	adds	r3, #1
 800d768:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	781a      	ldrb	r2, [r3, #0]
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	3301      	adds	r3, #1
 800d776:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d778:	68f8      	ldr	r0, [r7, #12]
 800d77a:	f7ff fa16 	bl	800cbaa <SWAPBYTE>
 800d77e:	4603      	mov	r3, r0
 800d780:	461a      	mov	r2, r3
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	3301      	adds	r3, #1
 800d78a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	3301      	adds	r3, #1
 800d790:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d792:	68f8      	ldr	r0, [r7, #12]
 800d794:	f7ff fa09 	bl	800cbaa <SWAPBYTE>
 800d798:	4603      	mov	r3, r0
 800d79a:	461a      	mov	r2, r3
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	3301      	adds	r3, #1
 800d7a4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	3301      	adds	r3, #1
 800d7aa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d7ac:	68f8      	ldr	r0, [r7, #12]
 800d7ae:	f7ff f9fc 	bl	800cbaa <SWAPBYTE>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	461a      	mov	r2, r3
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	80da      	strh	r2, [r3, #6]
}
 800d7ba:	bf00      	nop
 800d7bc:	3710      	adds	r7, #16
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}

0800d7c2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d7c2:	b580      	push	{r7, lr}
 800d7c4:	b082      	sub	sp, #8
 800d7c6:	af00      	add	r7, sp, #0
 800d7c8:	6078      	str	r0, [r7, #4]
 800d7ca:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d7cc:	2180      	movs	r1, #128	@ 0x80
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f000 fd40 	bl	800e254 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d7d4:	2100      	movs	r1, #0
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f000 fd3c 	bl	800e254 <USBD_LL_StallEP>
}
 800d7dc:	bf00      	nop
 800d7de:	3708      	adds	r7, #8
 800d7e0:	46bd      	mov	sp, r7
 800d7e2:	bd80      	pop	{r7, pc}

0800d7e4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	b086      	sub	sp, #24
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	60f8      	str	r0, [r7, #12]
 800d7ec:	60b9      	str	r1, [r7, #8]
 800d7ee:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d042      	beq.n	800d880 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800d7fe:	6938      	ldr	r0, [r7, #16]
 800d800:	f000 f842 	bl	800d888 <USBD_GetLen>
 800d804:	4603      	mov	r3, r0
 800d806:	3301      	adds	r3, #1
 800d808:	005b      	lsls	r3, r3, #1
 800d80a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d80e:	d808      	bhi.n	800d822 <USBD_GetString+0x3e>
 800d810:	6938      	ldr	r0, [r7, #16]
 800d812:	f000 f839 	bl	800d888 <USBD_GetLen>
 800d816:	4603      	mov	r3, r0
 800d818:	3301      	adds	r3, #1
 800d81a:	b29b      	uxth	r3, r3
 800d81c:	005b      	lsls	r3, r3, #1
 800d81e:	b29a      	uxth	r2, r3
 800d820:	e001      	b.n	800d826 <USBD_GetString+0x42>
 800d822:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d82a:	7dfb      	ldrb	r3, [r7, #23]
 800d82c:	68ba      	ldr	r2, [r7, #8]
 800d82e:	4413      	add	r3, r2
 800d830:	687a      	ldr	r2, [r7, #4]
 800d832:	7812      	ldrb	r2, [r2, #0]
 800d834:	701a      	strb	r2, [r3, #0]
  idx++;
 800d836:	7dfb      	ldrb	r3, [r7, #23]
 800d838:	3301      	adds	r3, #1
 800d83a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d83c:	7dfb      	ldrb	r3, [r7, #23]
 800d83e:	68ba      	ldr	r2, [r7, #8]
 800d840:	4413      	add	r3, r2
 800d842:	2203      	movs	r2, #3
 800d844:	701a      	strb	r2, [r3, #0]
  idx++;
 800d846:	7dfb      	ldrb	r3, [r7, #23]
 800d848:	3301      	adds	r3, #1
 800d84a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d84c:	e013      	b.n	800d876 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800d84e:	7dfb      	ldrb	r3, [r7, #23]
 800d850:	68ba      	ldr	r2, [r7, #8]
 800d852:	4413      	add	r3, r2
 800d854:	693a      	ldr	r2, [r7, #16]
 800d856:	7812      	ldrb	r2, [r2, #0]
 800d858:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d85a:	693b      	ldr	r3, [r7, #16]
 800d85c:	3301      	adds	r3, #1
 800d85e:	613b      	str	r3, [r7, #16]
    idx++;
 800d860:	7dfb      	ldrb	r3, [r7, #23]
 800d862:	3301      	adds	r3, #1
 800d864:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d866:	7dfb      	ldrb	r3, [r7, #23]
 800d868:	68ba      	ldr	r2, [r7, #8]
 800d86a:	4413      	add	r3, r2
 800d86c:	2200      	movs	r2, #0
 800d86e:	701a      	strb	r2, [r3, #0]
    idx++;
 800d870:	7dfb      	ldrb	r3, [r7, #23]
 800d872:	3301      	adds	r3, #1
 800d874:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d876:	693b      	ldr	r3, [r7, #16]
 800d878:	781b      	ldrb	r3, [r3, #0]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d1e7      	bne.n	800d84e <USBD_GetString+0x6a>
 800d87e:	e000      	b.n	800d882 <USBD_GetString+0x9e>
    return;
 800d880:	bf00      	nop
  }
}
 800d882:	3718      	adds	r7, #24
 800d884:	46bd      	mov	sp, r7
 800d886:	bd80      	pop	{r7, pc}

0800d888 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d888:	b480      	push	{r7}
 800d88a:	b085      	sub	sp, #20
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d890:	2300      	movs	r3, #0
 800d892:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d898:	e005      	b.n	800d8a6 <USBD_GetLen+0x1e>
  {
    len++;
 800d89a:	7bfb      	ldrb	r3, [r7, #15]
 800d89c:	3301      	adds	r3, #1
 800d89e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d8a0:	68bb      	ldr	r3, [r7, #8]
 800d8a2:	3301      	adds	r3, #1
 800d8a4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	781b      	ldrb	r3, [r3, #0]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d1f5      	bne.n	800d89a <USBD_GetLen+0x12>
  }

  return len;
 800d8ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8b0:	4618      	mov	r0, r3
 800d8b2:	3714      	adds	r7, #20
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ba:	4770      	bx	lr

0800d8bc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b084      	sub	sp, #16
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	60f8      	str	r0, [r7, #12]
 800d8c4:	60b9      	str	r1, [r7, #8]
 800d8c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	2202      	movs	r2, #2
 800d8cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	687a      	ldr	r2, [r7, #4]
 800d8d4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	687a      	ldr	r2, [r7, #4]
 800d8da:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	68ba      	ldr	r2, [r7, #8]
 800d8e0:	2100      	movs	r1, #0
 800d8e2:	68f8      	ldr	r0, [r7, #12]
 800d8e4:	f000 fd84 	bl	800e3f0 <USBD_LL_Transmit>

  return USBD_OK;
 800d8e8:	2300      	movs	r3, #0
}
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	3710      	adds	r7, #16
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	bd80      	pop	{r7, pc}

0800d8f2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d8f2:	b580      	push	{r7, lr}
 800d8f4:	b084      	sub	sp, #16
 800d8f6:	af00      	add	r7, sp, #0
 800d8f8:	60f8      	str	r0, [r7, #12]
 800d8fa:	60b9      	str	r1, [r7, #8]
 800d8fc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	68ba      	ldr	r2, [r7, #8]
 800d902:	2100      	movs	r1, #0
 800d904:	68f8      	ldr	r0, [r7, #12]
 800d906:	f000 fd73 	bl	800e3f0 <USBD_LL_Transmit>

  return USBD_OK;
 800d90a:	2300      	movs	r3, #0
}
 800d90c:	4618      	mov	r0, r3
 800d90e:	3710      	adds	r7, #16
 800d910:	46bd      	mov	sp, r7
 800d912:	bd80      	pop	{r7, pc}

0800d914 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b084      	sub	sp, #16
 800d918:	af00      	add	r7, sp, #0
 800d91a:	60f8      	str	r0, [r7, #12]
 800d91c:	60b9      	str	r1, [r7, #8]
 800d91e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	2203      	movs	r2, #3
 800d924:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	687a      	ldr	r2, [r7, #4]
 800d92c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	687a      	ldr	r2, [r7, #4]
 800d934:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	68ba      	ldr	r2, [r7, #8]
 800d93c:	2100      	movs	r1, #0
 800d93e:	68f8      	ldr	r0, [r7, #12]
 800d940:	f000 fd8e 	bl	800e460 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d944:	2300      	movs	r3, #0
}
 800d946:	4618      	mov	r0, r3
 800d948:	3710      	adds	r7, #16
 800d94a:	46bd      	mov	sp, r7
 800d94c:	bd80      	pop	{r7, pc}

0800d94e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d94e:	b580      	push	{r7, lr}
 800d950:	b084      	sub	sp, #16
 800d952:	af00      	add	r7, sp, #0
 800d954:	60f8      	str	r0, [r7, #12]
 800d956:	60b9      	str	r1, [r7, #8]
 800d958:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	68ba      	ldr	r2, [r7, #8]
 800d95e:	2100      	movs	r1, #0
 800d960:	68f8      	ldr	r0, [r7, #12]
 800d962:	f000 fd7d 	bl	800e460 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d966:	2300      	movs	r3, #0
}
 800d968:	4618      	mov	r0, r3
 800d96a:	3710      	adds	r7, #16
 800d96c:	46bd      	mov	sp, r7
 800d96e:	bd80      	pop	{r7, pc}

0800d970 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b082      	sub	sp, #8
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2204      	movs	r2, #4
 800d97c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d980:	2300      	movs	r3, #0
 800d982:	2200      	movs	r2, #0
 800d984:	2100      	movs	r1, #0
 800d986:	6878      	ldr	r0, [r7, #4]
 800d988:	f000 fd32 	bl	800e3f0 <USBD_LL_Transmit>

  return USBD_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3708      	adds	r7, #8
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}

0800d996 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d996:	b580      	push	{r7, lr}
 800d998:	b082      	sub	sp, #8
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	2205      	movs	r2, #5
 800d9a2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	2200      	movs	r2, #0
 800d9aa:	2100      	movs	r1, #0
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	f000 fd57 	bl	800e460 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d9b2:	2300      	movs	r3, #0
}
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	3708      	adds	r7, #8
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	bd80      	pop	{r7, pc}

0800d9bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	4912      	ldr	r1, [pc, #72]	@ (800da0c <MX_USB_DEVICE_Init+0x50>)
 800d9c4:	4812      	ldr	r0, [pc, #72]	@ (800da10 <MX_USB_DEVICE_Init+0x54>)
 800d9c6:	f7fe fccd 	bl	800c364 <USBD_Init>
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d001      	beq.n	800d9d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d9d0:	f7f3 fcf6 	bl	80013c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d9d4:	490f      	ldr	r1, [pc, #60]	@ (800da14 <MX_USB_DEVICE_Init+0x58>)
 800d9d6:	480e      	ldr	r0, [pc, #56]	@ (800da10 <MX_USB_DEVICE_Init+0x54>)
 800d9d8:	f7fe fcf4 	bl	800c3c4 <USBD_RegisterClass>
 800d9dc:	4603      	mov	r3, r0
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d001      	beq.n	800d9e6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d9e2:	f7f3 fced 	bl	80013c0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d9e6:	490c      	ldr	r1, [pc, #48]	@ (800da18 <MX_USB_DEVICE_Init+0x5c>)
 800d9e8:	4809      	ldr	r0, [pc, #36]	@ (800da10 <MX_USB_DEVICE_Init+0x54>)
 800d9ea:	f7fe fc2b 	bl	800c244 <USBD_CDC_RegisterInterface>
 800d9ee:	4603      	mov	r3, r0
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d001      	beq.n	800d9f8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d9f4:	f7f3 fce4 	bl	80013c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d9f8:	4805      	ldr	r0, [pc, #20]	@ (800da10 <MX_USB_DEVICE_Init+0x54>)
 800d9fa:	f7fe fd19 	bl	800c430 <USBD_Start>
 800d9fe:	4603      	mov	r3, r0
 800da00:	2b00      	cmp	r3, #0
 800da02:	d001      	beq.n	800da08 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800da04:	f7f3 fcdc 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800da08:	bf00      	nop
 800da0a:	bd80      	pop	{r7, pc}
 800da0c:	200000ac 	.word	0x200000ac
 800da10:	200008f0 	.word	0x200008f0
 800da14:	20000018 	.word	0x20000018
 800da18:	20000098 	.word	0x20000098

0800da1c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800da20:	2200      	movs	r2, #0
 800da22:	4905      	ldr	r1, [pc, #20]	@ (800da38 <CDC_Init_FS+0x1c>)
 800da24:	4805      	ldr	r0, [pc, #20]	@ (800da3c <CDC_Init_FS+0x20>)
 800da26:	f7fe fc27 	bl	800c278 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800da2a:	4905      	ldr	r1, [pc, #20]	@ (800da40 <CDC_Init_FS+0x24>)
 800da2c:	4803      	ldr	r0, [pc, #12]	@ (800da3c <CDC_Init_FS+0x20>)
 800da2e:	f7fe fc45 	bl	800c2bc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800da32:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800da34:	4618      	mov	r0, r3
 800da36:	bd80      	pop	{r7, pc}
 800da38:	200013cc 	.word	0x200013cc
 800da3c:	200008f0 	.word	0x200008f0
 800da40:	20000bcc 	.word	0x20000bcc

0800da44 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800da44:	b480      	push	{r7}
 800da46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800da48:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800da4a:	4618      	mov	r0, r3
 800da4c:	46bd      	mov	sp, r7
 800da4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da52:	4770      	bx	lr

0800da54 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800da54:	b480      	push	{r7}
 800da56:	b083      	sub	sp, #12
 800da58:	af00      	add	r7, sp, #0
 800da5a:	4603      	mov	r3, r0
 800da5c:	6039      	str	r1, [r7, #0]
 800da5e:	71fb      	strb	r3, [r7, #7]
 800da60:	4613      	mov	r3, r2
 800da62:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800da64:	79fb      	ldrb	r3, [r7, #7]
 800da66:	2b23      	cmp	r3, #35	@ 0x23
 800da68:	d84a      	bhi.n	800db00 <CDC_Control_FS+0xac>
 800da6a:	a201      	add	r2, pc, #4	@ (adr r2, 800da70 <CDC_Control_FS+0x1c>)
 800da6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da70:	0800db01 	.word	0x0800db01
 800da74:	0800db01 	.word	0x0800db01
 800da78:	0800db01 	.word	0x0800db01
 800da7c:	0800db01 	.word	0x0800db01
 800da80:	0800db01 	.word	0x0800db01
 800da84:	0800db01 	.word	0x0800db01
 800da88:	0800db01 	.word	0x0800db01
 800da8c:	0800db01 	.word	0x0800db01
 800da90:	0800db01 	.word	0x0800db01
 800da94:	0800db01 	.word	0x0800db01
 800da98:	0800db01 	.word	0x0800db01
 800da9c:	0800db01 	.word	0x0800db01
 800daa0:	0800db01 	.word	0x0800db01
 800daa4:	0800db01 	.word	0x0800db01
 800daa8:	0800db01 	.word	0x0800db01
 800daac:	0800db01 	.word	0x0800db01
 800dab0:	0800db01 	.word	0x0800db01
 800dab4:	0800db01 	.word	0x0800db01
 800dab8:	0800db01 	.word	0x0800db01
 800dabc:	0800db01 	.word	0x0800db01
 800dac0:	0800db01 	.word	0x0800db01
 800dac4:	0800db01 	.word	0x0800db01
 800dac8:	0800db01 	.word	0x0800db01
 800dacc:	0800db01 	.word	0x0800db01
 800dad0:	0800db01 	.word	0x0800db01
 800dad4:	0800db01 	.word	0x0800db01
 800dad8:	0800db01 	.word	0x0800db01
 800dadc:	0800db01 	.word	0x0800db01
 800dae0:	0800db01 	.word	0x0800db01
 800dae4:	0800db01 	.word	0x0800db01
 800dae8:	0800db01 	.word	0x0800db01
 800daec:	0800db01 	.word	0x0800db01
 800daf0:	0800db01 	.word	0x0800db01
 800daf4:	0800db01 	.word	0x0800db01
 800daf8:	0800db01 	.word	0x0800db01
 800dafc:	0800db01 	.word	0x0800db01
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800db00:	bf00      	nop
  }

  return (USBD_OK);
 800db02:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800db04:	4618      	mov	r0, r3
 800db06:	370c      	adds	r7, #12
 800db08:	46bd      	mov	sp, r7
 800db0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0e:	4770      	bx	lr

0800db10 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800db10:	b580      	push	{r7, lr}
 800db12:	b082      	sub	sp, #8
 800db14:	af00      	add	r7, sp, #0
 800db16:	6078      	str	r0, [r7, #4]
 800db18:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800db1a:	6879      	ldr	r1, [r7, #4]
 800db1c:	4805      	ldr	r0, [pc, #20]	@ (800db34 <CDC_Receive_FS+0x24>)
 800db1e:	f7fe fbcd 	bl	800c2bc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800db22:	4804      	ldr	r0, [pc, #16]	@ (800db34 <CDC_Receive_FS+0x24>)
 800db24:	f7fe fbe8 	bl	800c2f8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800db28:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800db2a:	4618      	mov	r0, r3
 800db2c:	3708      	adds	r7, #8
 800db2e:	46bd      	mov	sp, r7
 800db30:	bd80      	pop	{r7, pc}
 800db32:	bf00      	nop
 800db34:	200008f0 	.word	0x200008f0

0800db38 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800db38:	b480      	push	{r7}
 800db3a:	b087      	sub	sp, #28
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	60f8      	str	r0, [r7, #12]
 800db40:	60b9      	str	r1, [r7, #8]
 800db42:	4613      	mov	r3, r2
 800db44:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800db46:	2300      	movs	r3, #0
 800db48:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800db4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db4e:	4618      	mov	r0, r3
 800db50:	371c      	adds	r7, #28
 800db52:	46bd      	mov	sp, r7
 800db54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db58:	4770      	bx	lr
	...

0800db5c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db5c:	b480      	push	{r7}
 800db5e:	b083      	sub	sp, #12
 800db60:	af00      	add	r7, sp, #0
 800db62:	4603      	mov	r3, r0
 800db64:	6039      	str	r1, [r7, #0]
 800db66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	2212      	movs	r2, #18
 800db6c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800db6e:	4b03      	ldr	r3, [pc, #12]	@ (800db7c <USBD_FS_DeviceDescriptor+0x20>)
}
 800db70:	4618      	mov	r0, r3
 800db72:	370c      	adds	r7, #12
 800db74:	46bd      	mov	sp, r7
 800db76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7a:	4770      	bx	lr
 800db7c:	200000cc 	.word	0x200000cc

0800db80 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db80:	b480      	push	{r7}
 800db82:	b083      	sub	sp, #12
 800db84:	af00      	add	r7, sp, #0
 800db86:	4603      	mov	r3, r0
 800db88:	6039      	str	r1, [r7, #0]
 800db8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	2204      	movs	r2, #4
 800db90:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800db92:	4b03      	ldr	r3, [pc, #12]	@ (800dba0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800db94:	4618      	mov	r0, r3
 800db96:	370c      	adds	r7, #12
 800db98:	46bd      	mov	sp, r7
 800db9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9e:	4770      	bx	lr
 800dba0:	200000ec 	.word	0x200000ec

0800dba4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b082      	sub	sp, #8
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	4603      	mov	r3, r0
 800dbac:	6039      	str	r1, [r7, #0]
 800dbae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dbb0:	79fb      	ldrb	r3, [r7, #7]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d105      	bne.n	800dbc2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbb6:	683a      	ldr	r2, [r7, #0]
 800dbb8:	4907      	ldr	r1, [pc, #28]	@ (800dbd8 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbba:	4808      	ldr	r0, [pc, #32]	@ (800dbdc <USBD_FS_ProductStrDescriptor+0x38>)
 800dbbc:	f7ff fe12 	bl	800d7e4 <USBD_GetString>
 800dbc0:	e004      	b.n	800dbcc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbc2:	683a      	ldr	r2, [r7, #0]
 800dbc4:	4904      	ldr	r1, [pc, #16]	@ (800dbd8 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbc6:	4805      	ldr	r0, [pc, #20]	@ (800dbdc <USBD_FS_ProductStrDescriptor+0x38>)
 800dbc8:	f7ff fe0c 	bl	800d7e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dbcc:	4b02      	ldr	r3, [pc, #8]	@ (800dbd8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3708      	adds	r7, #8
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}
 800dbd6:	bf00      	nop
 800dbd8:	20001bcc 	.word	0x20001bcc
 800dbdc:	0800e640 	.word	0x0800e640

0800dbe0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b082      	sub	sp, #8
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	6039      	str	r1, [r7, #0]
 800dbea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dbec:	683a      	ldr	r2, [r7, #0]
 800dbee:	4904      	ldr	r1, [pc, #16]	@ (800dc00 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dbf0:	4804      	ldr	r0, [pc, #16]	@ (800dc04 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dbf2:	f7ff fdf7 	bl	800d7e4 <USBD_GetString>
  return USBD_StrDesc;
 800dbf6:	4b02      	ldr	r3, [pc, #8]	@ (800dc00 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	3708      	adds	r7, #8
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	bd80      	pop	{r7, pc}
 800dc00:	20001bcc 	.word	0x20001bcc
 800dc04:	0800e658 	.word	0x0800e658

0800dc08 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b082      	sub	sp, #8
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	4603      	mov	r3, r0
 800dc10:	6039      	str	r1, [r7, #0]
 800dc12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	221a      	movs	r2, #26
 800dc18:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dc1a:	f000 f855 	bl	800dcc8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dc1e:	4b02      	ldr	r3, [pc, #8]	@ (800dc28 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dc20:	4618      	mov	r0, r3
 800dc22:	3708      	adds	r7, #8
 800dc24:	46bd      	mov	sp, r7
 800dc26:	bd80      	pop	{r7, pc}
 800dc28:	200000f0 	.word	0x200000f0

0800dc2c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b082      	sub	sp, #8
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	4603      	mov	r3, r0
 800dc34:	6039      	str	r1, [r7, #0]
 800dc36:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dc38:	79fb      	ldrb	r3, [r7, #7]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d105      	bne.n	800dc4a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc3e:	683a      	ldr	r2, [r7, #0]
 800dc40:	4907      	ldr	r1, [pc, #28]	@ (800dc60 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc42:	4808      	ldr	r0, [pc, #32]	@ (800dc64 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc44:	f7ff fdce 	bl	800d7e4 <USBD_GetString>
 800dc48:	e004      	b.n	800dc54 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc4a:	683a      	ldr	r2, [r7, #0]
 800dc4c:	4904      	ldr	r1, [pc, #16]	@ (800dc60 <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc4e:	4805      	ldr	r0, [pc, #20]	@ (800dc64 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc50:	f7ff fdc8 	bl	800d7e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc54:	4b02      	ldr	r3, [pc, #8]	@ (800dc60 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dc56:	4618      	mov	r0, r3
 800dc58:	3708      	adds	r7, #8
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}
 800dc5e:	bf00      	nop
 800dc60:	20001bcc 	.word	0x20001bcc
 800dc64:	0800e66c 	.word	0x0800e66c

0800dc68 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b082      	sub	sp, #8
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	4603      	mov	r3, r0
 800dc70:	6039      	str	r1, [r7, #0]
 800dc72:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc74:	79fb      	ldrb	r3, [r7, #7]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d105      	bne.n	800dc86 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc7a:	683a      	ldr	r2, [r7, #0]
 800dc7c:	4907      	ldr	r1, [pc, #28]	@ (800dc9c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc7e:	4808      	ldr	r0, [pc, #32]	@ (800dca0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc80:	f7ff fdb0 	bl	800d7e4 <USBD_GetString>
 800dc84:	e004      	b.n	800dc90 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc86:	683a      	ldr	r2, [r7, #0]
 800dc88:	4904      	ldr	r1, [pc, #16]	@ (800dc9c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc8a:	4805      	ldr	r0, [pc, #20]	@ (800dca0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc8c:	f7ff fdaa 	bl	800d7e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc90:	4b02      	ldr	r3, [pc, #8]	@ (800dc9c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dc92:	4618      	mov	r0, r3
 800dc94:	3708      	adds	r7, #8
 800dc96:	46bd      	mov	sp, r7
 800dc98:	bd80      	pop	{r7, pc}
 800dc9a:	bf00      	nop
 800dc9c:	20001bcc 	.word	0x20001bcc
 800dca0:	0800e678 	.word	0x0800e678

0800dca4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dca4:	b480      	push	{r7}
 800dca6:	b083      	sub	sp, #12
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	4603      	mov	r3, r0
 800dcac:	6039      	str	r1, [r7, #0]
 800dcae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	220c      	movs	r2, #12
 800dcb4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800dcb6:	4b03      	ldr	r3, [pc, #12]	@ (800dcc4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800dcb8:	4618      	mov	r0, r3
 800dcba:	370c      	adds	r7, #12
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc2:	4770      	bx	lr
 800dcc4:	200000e0 	.word	0x200000e0

0800dcc8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b084      	sub	sp, #16
 800dccc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dcce:	4b0f      	ldr	r3, [pc, #60]	@ (800dd0c <Get_SerialNum+0x44>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dcd4:	4b0e      	ldr	r3, [pc, #56]	@ (800dd10 <Get_SerialNum+0x48>)
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dcda:	4b0e      	ldr	r3, [pc, #56]	@ (800dd14 <Get_SerialNum+0x4c>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dce0:	68fa      	ldr	r2, [r7, #12]
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	4413      	add	r3, r2
 800dce6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d009      	beq.n	800dd02 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dcee:	2208      	movs	r2, #8
 800dcf0:	4909      	ldr	r1, [pc, #36]	@ (800dd18 <Get_SerialNum+0x50>)
 800dcf2:	68f8      	ldr	r0, [r7, #12]
 800dcf4:	f000 f814 	bl	800dd20 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dcf8:	2204      	movs	r2, #4
 800dcfa:	4908      	ldr	r1, [pc, #32]	@ (800dd1c <Get_SerialNum+0x54>)
 800dcfc:	68b8      	ldr	r0, [r7, #8]
 800dcfe:	f000 f80f 	bl	800dd20 <IntToUnicode>
  }
}
 800dd02:	bf00      	nop
 800dd04:	3710      	adds	r7, #16
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bd80      	pop	{r7, pc}
 800dd0a:	bf00      	nop
 800dd0c:	1fff7590 	.word	0x1fff7590
 800dd10:	1fff7594 	.word	0x1fff7594
 800dd14:	1fff7598 	.word	0x1fff7598
 800dd18:	200000f2 	.word	0x200000f2
 800dd1c:	20000102 	.word	0x20000102

0800dd20 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dd20:	b480      	push	{r7}
 800dd22:	b087      	sub	sp, #28
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	60f8      	str	r0, [r7, #12]
 800dd28:	60b9      	str	r1, [r7, #8]
 800dd2a:	4613      	mov	r3, r2
 800dd2c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dd2e:	2300      	movs	r3, #0
 800dd30:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dd32:	2300      	movs	r3, #0
 800dd34:	75fb      	strb	r3, [r7, #23]
 800dd36:	e027      	b.n	800dd88 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	0f1b      	lsrs	r3, r3, #28
 800dd3c:	2b09      	cmp	r3, #9
 800dd3e:	d80b      	bhi.n	800dd58 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	0f1b      	lsrs	r3, r3, #28
 800dd44:	b2da      	uxtb	r2, r3
 800dd46:	7dfb      	ldrb	r3, [r7, #23]
 800dd48:	005b      	lsls	r3, r3, #1
 800dd4a:	4619      	mov	r1, r3
 800dd4c:	68bb      	ldr	r3, [r7, #8]
 800dd4e:	440b      	add	r3, r1
 800dd50:	3230      	adds	r2, #48	@ 0x30
 800dd52:	b2d2      	uxtb	r2, r2
 800dd54:	701a      	strb	r2, [r3, #0]
 800dd56:	e00a      	b.n	800dd6e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	0f1b      	lsrs	r3, r3, #28
 800dd5c:	b2da      	uxtb	r2, r3
 800dd5e:	7dfb      	ldrb	r3, [r7, #23]
 800dd60:	005b      	lsls	r3, r3, #1
 800dd62:	4619      	mov	r1, r3
 800dd64:	68bb      	ldr	r3, [r7, #8]
 800dd66:	440b      	add	r3, r1
 800dd68:	3237      	adds	r2, #55	@ 0x37
 800dd6a:	b2d2      	uxtb	r2, r2
 800dd6c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	011b      	lsls	r3, r3, #4
 800dd72:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dd74:	7dfb      	ldrb	r3, [r7, #23]
 800dd76:	005b      	lsls	r3, r3, #1
 800dd78:	3301      	adds	r3, #1
 800dd7a:	68ba      	ldr	r2, [r7, #8]
 800dd7c:	4413      	add	r3, r2
 800dd7e:	2200      	movs	r2, #0
 800dd80:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dd82:	7dfb      	ldrb	r3, [r7, #23]
 800dd84:	3301      	adds	r3, #1
 800dd86:	75fb      	strb	r3, [r7, #23]
 800dd88:	7dfa      	ldrb	r2, [r7, #23]
 800dd8a:	79fb      	ldrb	r3, [r7, #7]
 800dd8c:	429a      	cmp	r2, r3
 800dd8e:	d3d3      	bcc.n	800dd38 <IntToUnicode+0x18>
  }
}
 800dd90:	bf00      	nop
 800dd92:	bf00      	nop
 800dd94:	371c      	adds	r7, #28
 800dd96:	46bd      	mov	sp, r7
 800dd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9c:	4770      	bx	lr
	...

0800dda0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dda0:	b580      	push	{r7, lr}
 800dda2:	b08a      	sub	sp, #40	@ 0x28
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dda8:	f107 0314 	add.w	r3, r7, #20
 800ddac:	2200      	movs	r2, #0
 800ddae:	601a      	str	r2, [r3, #0]
 800ddb0:	605a      	str	r2, [r3, #4]
 800ddb2:	609a      	str	r2, [r3, #8]
 800ddb4:	60da      	str	r2, [r3, #12]
 800ddb6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ddc0:	d14e      	bne.n	800de60 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ddc2:	4b29      	ldr	r3, [pc, #164]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800ddc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ddc6:	4a28      	ldr	r2, [pc, #160]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800ddc8:	f043 0301 	orr.w	r3, r3, #1
 800ddcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ddce:	4b26      	ldr	r3, [pc, #152]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800ddd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ddd2:	f003 0301 	and.w	r3, r3, #1
 800ddd6:	613b      	str	r3, [r7, #16]
 800ddd8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = USB_OTGFS_DP_Pin|USB_OTGFS_DM_Pin|USB_OTGFS_ID_Pin;
 800ddda:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800ddde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dde0:	2302      	movs	r3, #2
 800dde2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dde4:	2300      	movs	r3, #0
 800dde6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dde8:	2303      	movs	r3, #3
 800ddea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ddec:	230a      	movs	r3, #10
 800ddee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ddf0:	f107 0314 	add.w	r3, r7, #20
 800ddf4:	4619      	mov	r1, r3
 800ddf6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ddfa:	f7f5 fd59 	bl	80038b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ddfe:	4b1a      	ldr	r3, [pc, #104]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800de00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de02:	4a19      	ldr	r2, [pc, #100]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800de04:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800de08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800de0a:	4b17      	ldr	r3, [pc, #92]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800de0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800de12:	60fb      	str	r3, [r7, #12]
 800de14:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800de16:	4b14      	ldr	r3, [pc, #80]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800de18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d114      	bne.n	800de4c <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800de22:	4b11      	ldr	r3, [pc, #68]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800de24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de26:	4a10      	ldr	r2, [pc, #64]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800de28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800de2c:	6593      	str	r3, [r2, #88]	@ 0x58
 800de2e:	4b0e      	ldr	r3, [pc, #56]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800de30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800de36:	60bb      	str	r3, [r7, #8]
 800de38:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800de3a:	f7f7 fa1f 	bl	800527c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800de3e:	4b0a      	ldr	r3, [pc, #40]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800de40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de42:	4a09      	ldr	r2, [pc, #36]	@ (800de68 <HAL_PCD_MspInit+0xc8>)
 800de44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800de48:	6593      	str	r3, [r2, #88]	@ 0x58
 800de4a:	e001      	b.n	800de50 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800de4c:	f7f7 fa16 	bl	800527c <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800de50:	2200      	movs	r2, #0
 800de52:	2100      	movs	r1, #0
 800de54:	2043      	movs	r0, #67	@ 0x43
 800de56:	f7f5 fae2 	bl	800341e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800de5a:	2043      	movs	r0, #67	@ 0x43
 800de5c:	f7f5 fafb 	bl	8003456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800de60:	bf00      	nop
 800de62:	3728      	adds	r7, #40	@ 0x28
 800de64:	46bd      	mov	sp, r7
 800de66:	bd80      	pop	{r7, pc}
 800de68:	40021000 	.word	0x40021000

0800de6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b082      	sub	sp, #8
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800de80:	4619      	mov	r1, r3
 800de82:	4610      	mov	r0, r2
 800de84:	f7fe fb21 	bl	800c4ca <USBD_LL_SetupStage>
}
 800de88:	bf00      	nop
 800de8a:	3708      	adds	r7, #8
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}

0800de90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b082      	sub	sp, #8
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
 800de98:	460b      	mov	r3, r1
 800de9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800dea2:	78fa      	ldrb	r2, [r7, #3]
 800dea4:	6879      	ldr	r1, [r7, #4]
 800dea6:	4613      	mov	r3, r2
 800dea8:	00db      	lsls	r3, r3, #3
 800deaa:	4413      	add	r3, r2
 800deac:	009b      	lsls	r3, r3, #2
 800deae:	440b      	add	r3, r1
 800deb0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800deb4:	681a      	ldr	r2, [r3, #0]
 800deb6:	78fb      	ldrb	r3, [r7, #3]
 800deb8:	4619      	mov	r1, r3
 800deba:	f7fe fb5b 	bl	800c574 <USBD_LL_DataOutStage>
}
 800debe:	bf00      	nop
 800dec0:	3708      	adds	r7, #8
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}

0800dec6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dec6:	b580      	push	{r7, lr}
 800dec8:	b082      	sub	sp, #8
 800deca:	af00      	add	r7, sp, #0
 800decc:	6078      	str	r0, [r7, #4]
 800dece:	460b      	mov	r3, r1
 800ded0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ded8:	78fa      	ldrb	r2, [r7, #3]
 800deda:	6879      	ldr	r1, [r7, #4]
 800dedc:	4613      	mov	r3, r2
 800dede:	00db      	lsls	r3, r3, #3
 800dee0:	4413      	add	r3, r2
 800dee2:	009b      	lsls	r3, r3, #2
 800dee4:	440b      	add	r3, r1
 800dee6:	3320      	adds	r3, #32
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	78fb      	ldrb	r3, [r7, #3]
 800deec:	4619      	mov	r1, r3
 800deee:	f7fe fbf4 	bl	800c6da <USBD_LL_DataInStage>
}
 800def2:	bf00      	nop
 800def4:	3708      	adds	r7, #8
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}

0800defa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800defa:	b580      	push	{r7, lr}
 800defc:	b082      	sub	sp, #8
 800defe:	af00      	add	r7, sp, #0
 800df00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800df08:	4618      	mov	r0, r3
 800df0a:	f7fe fd2e 	bl	800c96a <USBD_LL_SOF>
}
 800df0e:	bf00      	nop
 800df10:	3708      	adds	r7, #8
 800df12:	46bd      	mov	sp, r7
 800df14:	bd80      	pop	{r7, pc}

0800df16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df16:	b580      	push	{r7, lr}
 800df18:	b084      	sub	sp, #16
 800df1a:	af00      	add	r7, sp, #0
 800df1c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800df1e:	2301      	movs	r3, #1
 800df20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	79db      	ldrb	r3, [r3, #7]
 800df26:	2b02      	cmp	r3, #2
 800df28:	d001      	beq.n	800df2e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800df2a:	f7f3 fa49 	bl	80013c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800df34:	7bfa      	ldrb	r2, [r7, #15]
 800df36:	4611      	mov	r1, r2
 800df38:	4618      	mov	r0, r3
 800df3a:	f7fe fcd2 	bl	800c8e2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800df44:	4618      	mov	r0, r3
 800df46:	f7fe fc7a 	bl	800c83e <USBD_LL_Reset>
}
 800df4a:	bf00      	nop
 800df4c:	3710      	adds	r7, #16
 800df4e:	46bd      	mov	sp, r7
 800df50:	bd80      	pop	{r7, pc}
	...

0800df54 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df54:	b580      	push	{r7, lr}
 800df56:	b082      	sub	sp, #8
 800df58:	af00      	add	r7, sp, #0
 800df5a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	687a      	ldr	r2, [r7, #4]
 800df68:	6812      	ldr	r2, [r2, #0]
 800df6a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800df6e:	f043 0301 	orr.w	r3, r3, #1
 800df72:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800df7a:	4618      	mov	r0, r3
 800df7c:	f7fe fcc1 	bl	800c902 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	7adb      	ldrb	r3, [r3, #11]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d005      	beq.n	800df94 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800df88:	4b04      	ldr	r3, [pc, #16]	@ (800df9c <HAL_PCD_SuspendCallback+0x48>)
 800df8a:	691b      	ldr	r3, [r3, #16]
 800df8c:	4a03      	ldr	r2, [pc, #12]	@ (800df9c <HAL_PCD_SuspendCallback+0x48>)
 800df8e:	f043 0306 	orr.w	r3, r3, #6
 800df92:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800df94:	bf00      	nop
 800df96:	3708      	adds	r7, #8
 800df98:	46bd      	mov	sp, r7
 800df9a:	bd80      	pop	{r7, pc}
 800df9c:	e000ed00 	.word	0xe000ed00

0800dfa0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b082      	sub	sp, #8
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	687a      	ldr	r2, [r7, #4]
 800dfb4:	6812      	ldr	r2, [r2, #0]
 800dfb6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dfba:	f023 0301 	bic.w	r3, r3, #1
 800dfbe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	7adb      	ldrb	r3, [r3, #11]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d007      	beq.n	800dfd8 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dfc8:	4b08      	ldr	r3, [pc, #32]	@ (800dfec <HAL_PCD_ResumeCallback+0x4c>)
 800dfca:	691b      	ldr	r3, [r3, #16]
 800dfcc:	4a07      	ldr	r2, [pc, #28]	@ (800dfec <HAL_PCD_ResumeCallback+0x4c>)
 800dfce:	f023 0306 	bic.w	r3, r3, #6
 800dfd2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800dfd4:	f000 faf6 	bl	800e5c4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7fe fcab 	bl	800c93a <USBD_LL_Resume>
}
 800dfe4:	bf00      	nop
 800dfe6:	3708      	adds	r7, #8
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}
 800dfec:	e000ed00 	.word	0xe000ed00

0800dff0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b082      	sub	sp, #8
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
 800dff8:	460b      	mov	r3, r1
 800dffa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e002:	78fa      	ldrb	r2, [r7, #3]
 800e004:	4611      	mov	r1, r2
 800e006:	4618      	mov	r0, r3
 800e008:	f7fe fd01 	bl	800ca0e <USBD_LL_IsoOUTIncomplete>
}
 800e00c:	bf00      	nop
 800e00e:	3708      	adds	r7, #8
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}

0800e014 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b082      	sub	sp, #8
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
 800e01c:	460b      	mov	r3, r1
 800e01e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e026:	78fa      	ldrb	r2, [r7, #3]
 800e028:	4611      	mov	r1, r2
 800e02a:	4618      	mov	r0, r3
 800e02c:	f7fe fcbd 	bl	800c9aa <USBD_LL_IsoINIncomplete>
}
 800e030:	bf00      	nop
 800e032:	3708      	adds	r7, #8
 800e034:	46bd      	mov	sp, r7
 800e036:	bd80      	pop	{r7, pc}

0800e038 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e038:	b580      	push	{r7, lr}
 800e03a:	b082      	sub	sp, #8
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e046:	4618      	mov	r0, r3
 800e048:	f7fe fd13 	bl	800ca72 <USBD_LL_DevConnected>
}
 800e04c:	bf00      	nop
 800e04e:	3708      	adds	r7, #8
 800e050:	46bd      	mov	sp, r7
 800e052:	bd80      	pop	{r7, pc}

0800e054 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b082      	sub	sp, #8
 800e058:	af00      	add	r7, sp, #0
 800e05a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e062:	4618      	mov	r0, r3
 800e064:	f7fe fd10 	bl	800ca88 <USBD_LL_DevDisconnected>
}
 800e068:	bf00      	nop
 800e06a:	3708      	adds	r7, #8
 800e06c:	46bd      	mov	sp, r7
 800e06e:	bd80      	pop	{r7, pc}

0800e070 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e070:	b580      	push	{r7, lr}
 800e072:	b082      	sub	sp, #8
 800e074:	af00      	add	r7, sp, #0
 800e076:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	781b      	ldrb	r3, [r3, #0]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d13c      	bne.n	800e0fa <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e080:	4a20      	ldr	r2, [pc, #128]	@ (800e104 <USBD_LL_Init+0x94>)
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	4a1e      	ldr	r2, [pc, #120]	@ (800e104 <USBD_LL_Init+0x94>)
 800e08c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e090:	4b1c      	ldr	r3, [pc, #112]	@ (800e104 <USBD_LL_Init+0x94>)
 800e092:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800e096:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800e098:	4b1a      	ldr	r3, [pc, #104]	@ (800e104 <USBD_LL_Init+0x94>)
 800e09a:	2206      	movs	r2, #6
 800e09c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e09e:	4b19      	ldr	r3, [pc, #100]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0a0:	2202      	movs	r2, #2
 800e0a2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e0a4:	4b17      	ldr	r3, [pc, #92]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0a6:	2202      	movs	r2, #2
 800e0a8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e0aa:	4b16      	ldr	r3, [pc, #88]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e0b0:	4b14      	ldr	r3, [pc, #80]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e0b6:	4b13      	ldr	r3, [pc, #76]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800e0bc:	4b11      	ldr	r3, [pc, #68]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0be:	2200      	movs	r2, #0
 800e0c0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e0c2:	4b10      	ldr	r3, [pc, #64]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e0c8:	4b0e      	ldr	r3, [pc, #56]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e0ce:	480d      	ldr	r0, [pc, #52]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0d0:	f7f5 feca 	bl	8003e68 <HAL_PCD_Init>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d001      	beq.n	800e0de <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e0da:	f7f3 f971 	bl	80013c0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e0de:	2180      	movs	r1, #128	@ 0x80
 800e0e0:	4808      	ldr	r0, [pc, #32]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0e2:	f7f7 f822 	bl	800512a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e0e6:	2240      	movs	r2, #64	@ 0x40
 800e0e8:	2100      	movs	r1, #0
 800e0ea:	4806      	ldr	r0, [pc, #24]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0ec:	f7f6 ffd6 	bl	800509c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e0f0:	2280      	movs	r2, #128	@ 0x80
 800e0f2:	2101      	movs	r1, #1
 800e0f4:	4803      	ldr	r0, [pc, #12]	@ (800e104 <USBD_LL_Init+0x94>)
 800e0f6:	f7f6 ffd1 	bl	800509c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e0fa:	2300      	movs	r3, #0
}
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	3708      	adds	r7, #8
 800e100:	46bd      	mov	sp, r7
 800e102:	bd80      	pop	{r7, pc}
 800e104:	20001dcc 	.word	0x20001dcc

0800e108 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e108:	b580      	push	{r7, lr}
 800e10a:	b084      	sub	sp, #16
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e110:	2300      	movs	r3, #0
 800e112:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e114:	2300      	movs	r3, #0
 800e116:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e11e:	4618      	mov	r0, r3
 800e120:	f7f5 ffb1 	bl	8004086 <HAL_PCD_Start>
 800e124:	4603      	mov	r3, r0
 800e126:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e128:	7bbb      	ldrb	r3, [r7, #14]
 800e12a:	2b03      	cmp	r3, #3
 800e12c:	d816      	bhi.n	800e15c <USBD_LL_Start+0x54>
 800e12e:	a201      	add	r2, pc, #4	@ (adr r2, 800e134 <USBD_LL_Start+0x2c>)
 800e130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e134:	0800e145 	.word	0x0800e145
 800e138:	0800e14b 	.word	0x0800e14b
 800e13c:	0800e151 	.word	0x0800e151
 800e140:	0800e157 	.word	0x0800e157
    case HAL_OK :
      usb_status = USBD_OK;
 800e144:	2300      	movs	r3, #0
 800e146:	73fb      	strb	r3, [r7, #15]
    break;
 800e148:	e00b      	b.n	800e162 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e14a:	2303      	movs	r3, #3
 800e14c:	73fb      	strb	r3, [r7, #15]
    break;
 800e14e:	e008      	b.n	800e162 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e150:	2301      	movs	r3, #1
 800e152:	73fb      	strb	r3, [r7, #15]
    break;
 800e154:	e005      	b.n	800e162 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e156:	2303      	movs	r3, #3
 800e158:	73fb      	strb	r3, [r7, #15]
    break;
 800e15a:	e002      	b.n	800e162 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800e15c:	2303      	movs	r3, #3
 800e15e:	73fb      	strb	r3, [r7, #15]
    break;
 800e160:	bf00      	nop
  }
  return usb_status;
 800e162:	7bfb      	ldrb	r3, [r7, #15]
}
 800e164:	4618      	mov	r0, r3
 800e166:	3710      	adds	r7, #16
 800e168:	46bd      	mov	sp, r7
 800e16a:	bd80      	pop	{r7, pc}

0800e16c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b084      	sub	sp, #16
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
 800e174:	4608      	mov	r0, r1
 800e176:	4611      	mov	r1, r2
 800e178:	461a      	mov	r2, r3
 800e17a:	4603      	mov	r3, r0
 800e17c:	70fb      	strb	r3, [r7, #3]
 800e17e:	460b      	mov	r3, r1
 800e180:	70bb      	strb	r3, [r7, #2]
 800e182:	4613      	mov	r3, r2
 800e184:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e186:	2300      	movs	r3, #0
 800e188:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e18a:	2300      	movs	r3, #0
 800e18c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e194:	78bb      	ldrb	r3, [r7, #2]
 800e196:	883a      	ldrh	r2, [r7, #0]
 800e198:	78f9      	ldrb	r1, [r7, #3]
 800e19a:	f7f6 fc5d 	bl	8004a58 <HAL_PCD_EP_Open>
 800e19e:	4603      	mov	r3, r0
 800e1a0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e1a2:	7bbb      	ldrb	r3, [r7, #14]
 800e1a4:	2b03      	cmp	r3, #3
 800e1a6:	d817      	bhi.n	800e1d8 <USBD_LL_OpenEP+0x6c>
 800e1a8:	a201      	add	r2, pc, #4	@ (adr r2, 800e1b0 <USBD_LL_OpenEP+0x44>)
 800e1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1ae:	bf00      	nop
 800e1b0:	0800e1c1 	.word	0x0800e1c1
 800e1b4:	0800e1c7 	.word	0x0800e1c7
 800e1b8:	0800e1cd 	.word	0x0800e1cd
 800e1bc:	0800e1d3 	.word	0x0800e1d3
    case HAL_OK :
      usb_status = USBD_OK;
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	73fb      	strb	r3, [r7, #15]
    break;
 800e1c4:	e00b      	b.n	800e1de <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e1c6:	2303      	movs	r3, #3
 800e1c8:	73fb      	strb	r3, [r7, #15]
    break;
 800e1ca:	e008      	b.n	800e1de <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e1cc:	2301      	movs	r3, #1
 800e1ce:	73fb      	strb	r3, [r7, #15]
    break;
 800e1d0:	e005      	b.n	800e1de <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e1d2:	2303      	movs	r3, #3
 800e1d4:	73fb      	strb	r3, [r7, #15]
    break;
 800e1d6:	e002      	b.n	800e1de <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800e1d8:	2303      	movs	r3, #3
 800e1da:	73fb      	strb	r3, [r7, #15]
    break;
 800e1dc:	bf00      	nop
  }
  return usb_status;
 800e1de:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3710      	adds	r7, #16
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}

0800e1e8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b084      	sub	sp, #16
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	460b      	mov	r3, r1
 800e1f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e202:	78fa      	ldrb	r2, [r7, #3]
 800e204:	4611      	mov	r1, r2
 800e206:	4618      	mov	r0, r3
 800e208:	f7f6 fc90 	bl	8004b2c <HAL_PCD_EP_Close>
 800e20c:	4603      	mov	r3, r0
 800e20e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e210:	7bbb      	ldrb	r3, [r7, #14]
 800e212:	2b03      	cmp	r3, #3
 800e214:	d816      	bhi.n	800e244 <USBD_LL_CloseEP+0x5c>
 800e216:	a201      	add	r2, pc, #4	@ (adr r2, 800e21c <USBD_LL_CloseEP+0x34>)
 800e218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e21c:	0800e22d 	.word	0x0800e22d
 800e220:	0800e233 	.word	0x0800e233
 800e224:	0800e239 	.word	0x0800e239
 800e228:	0800e23f 	.word	0x0800e23f
    case HAL_OK :
      usb_status = USBD_OK;
 800e22c:	2300      	movs	r3, #0
 800e22e:	73fb      	strb	r3, [r7, #15]
    break;
 800e230:	e00b      	b.n	800e24a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e232:	2303      	movs	r3, #3
 800e234:	73fb      	strb	r3, [r7, #15]
    break;
 800e236:	e008      	b.n	800e24a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e238:	2301      	movs	r3, #1
 800e23a:	73fb      	strb	r3, [r7, #15]
    break;
 800e23c:	e005      	b.n	800e24a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e23e:	2303      	movs	r3, #3
 800e240:	73fb      	strb	r3, [r7, #15]
    break;
 800e242:	e002      	b.n	800e24a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800e244:	2303      	movs	r3, #3
 800e246:	73fb      	strb	r3, [r7, #15]
    break;
 800e248:	bf00      	nop
  }
  return usb_status;
 800e24a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e24c:	4618      	mov	r0, r3
 800e24e:	3710      	adds	r7, #16
 800e250:	46bd      	mov	sp, r7
 800e252:	bd80      	pop	{r7, pc}

0800e254 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b084      	sub	sp, #16
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
 800e25c:	460b      	mov	r3, r1
 800e25e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e260:	2300      	movs	r3, #0
 800e262:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e264:	2300      	movs	r3, #0
 800e266:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e26e:	78fa      	ldrb	r2, [r7, #3]
 800e270:	4611      	mov	r1, r2
 800e272:	4618      	mov	r0, r3
 800e274:	f7f6 fd1f 	bl	8004cb6 <HAL_PCD_EP_SetStall>
 800e278:	4603      	mov	r3, r0
 800e27a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e27c:	7bbb      	ldrb	r3, [r7, #14]
 800e27e:	2b03      	cmp	r3, #3
 800e280:	d816      	bhi.n	800e2b0 <USBD_LL_StallEP+0x5c>
 800e282:	a201      	add	r2, pc, #4	@ (adr r2, 800e288 <USBD_LL_StallEP+0x34>)
 800e284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e288:	0800e299 	.word	0x0800e299
 800e28c:	0800e29f 	.word	0x0800e29f
 800e290:	0800e2a5 	.word	0x0800e2a5
 800e294:	0800e2ab 	.word	0x0800e2ab
    case HAL_OK :
      usb_status = USBD_OK;
 800e298:	2300      	movs	r3, #0
 800e29a:	73fb      	strb	r3, [r7, #15]
    break;
 800e29c:	e00b      	b.n	800e2b6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e29e:	2303      	movs	r3, #3
 800e2a0:	73fb      	strb	r3, [r7, #15]
    break;
 800e2a2:	e008      	b.n	800e2b6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e2a4:	2301      	movs	r3, #1
 800e2a6:	73fb      	strb	r3, [r7, #15]
    break;
 800e2a8:	e005      	b.n	800e2b6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e2aa:	2303      	movs	r3, #3
 800e2ac:	73fb      	strb	r3, [r7, #15]
    break;
 800e2ae:	e002      	b.n	800e2b6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800e2b0:	2303      	movs	r3, #3
 800e2b2:	73fb      	strb	r3, [r7, #15]
    break;
 800e2b4:	bf00      	nop
  }
  return usb_status;
 800e2b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	3710      	adds	r7, #16
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b084      	sub	sp, #16
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
 800e2c8:	460b      	mov	r3, r1
 800e2ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e2da:	78fa      	ldrb	r2, [r7, #3]
 800e2dc:	4611      	mov	r1, r2
 800e2de:	4618      	mov	r0, r3
 800e2e0:	f7f6 fd4b 	bl	8004d7a <HAL_PCD_EP_ClrStall>
 800e2e4:	4603      	mov	r3, r0
 800e2e6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e2e8:	7bbb      	ldrb	r3, [r7, #14]
 800e2ea:	2b03      	cmp	r3, #3
 800e2ec:	d816      	bhi.n	800e31c <USBD_LL_ClearStallEP+0x5c>
 800e2ee:	a201      	add	r2, pc, #4	@ (adr r2, 800e2f4 <USBD_LL_ClearStallEP+0x34>)
 800e2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2f4:	0800e305 	.word	0x0800e305
 800e2f8:	0800e30b 	.word	0x0800e30b
 800e2fc:	0800e311 	.word	0x0800e311
 800e300:	0800e317 	.word	0x0800e317
    case HAL_OK :
      usb_status = USBD_OK;
 800e304:	2300      	movs	r3, #0
 800e306:	73fb      	strb	r3, [r7, #15]
    break;
 800e308:	e00b      	b.n	800e322 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e30a:	2303      	movs	r3, #3
 800e30c:	73fb      	strb	r3, [r7, #15]
    break;
 800e30e:	e008      	b.n	800e322 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e310:	2301      	movs	r3, #1
 800e312:	73fb      	strb	r3, [r7, #15]
    break;
 800e314:	e005      	b.n	800e322 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e316:	2303      	movs	r3, #3
 800e318:	73fb      	strb	r3, [r7, #15]
    break;
 800e31a:	e002      	b.n	800e322 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800e31c:	2303      	movs	r3, #3
 800e31e:	73fb      	strb	r3, [r7, #15]
    break;
 800e320:	bf00      	nop
  }
  return usb_status;
 800e322:	7bfb      	ldrb	r3, [r7, #15]
}
 800e324:	4618      	mov	r0, r3
 800e326:	3710      	adds	r7, #16
 800e328:	46bd      	mov	sp, r7
 800e32a:	bd80      	pop	{r7, pc}

0800e32c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e32c:	b480      	push	{r7}
 800e32e:	b085      	sub	sp, #20
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
 800e334:	460b      	mov	r3, r1
 800e336:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e33e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e340:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e344:	2b00      	cmp	r3, #0
 800e346:	da0b      	bge.n	800e360 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e348:	78fb      	ldrb	r3, [r7, #3]
 800e34a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e34e:	68f9      	ldr	r1, [r7, #12]
 800e350:	4613      	mov	r3, r2
 800e352:	00db      	lsls	r3, r3, #3
 800e354:	4413      	add	r3, r2
 800e356:	009b      	lsls	r3, r3, #2
 800e358:	440b      	add	r3, r1
 800e35a:	3316      	adds	r3, #22
 800e35c:	781b      	ldrb	r3, [r3, #0]
 800e35e:	e00b      	b.n	800e378 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e360:	78fb      	ldrb	r3, [r7, #3]
 800e362:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e366:	68f9      	ldr	r1, [r7, #12]
 800e368:	4613      	mov	r3, r2
 800e36a:	00db      	lsls	r3, r3, #3
 800e36c:	4413      	add	r3, r2
 800e36e:	009b      	lsls	r3, r3, #2
 800e370:	440b      	add	r3, r1
 800e372:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e376:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e378:	4618      	mov	r0, r3
 800e37a:	3714      	adds	r7, #20
 800e37c:	46bd      	mov	sp, r7
 800e37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e382:	4770      	bx	lr

0800e384 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b084      	sub	sp, #16
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
 800e38c:	460b      	mov	r3, r1
 800e38e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e390:	2300      	movs	r3, #0
 800e392:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e394:	2300      	movs	r3, #0
 800e396:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e39e:	78fa      	ldrb	r2, [r7, #3]
 800e3a0:	4611      	mov	r1, r2
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	f7f6 fb34 	bl	8004a10 <HAL_PCD_SetAddress>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e3ac:	7bbb      	ldrb	r3, [r7, #14]
 800e3ae:	2b03      	cmp	r3, #3
 800e3b0:	d816      	bhi.n	800e3e0 <USBD_LL_SetUSBAddress+0x5c>
 800e3b2:	a201      	add	r2, pc, #4	@ (adr r2, 800e3b8 <USBD_LL_SetUSBAddress+0x34>)
 800e3b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3b8:	0800e3c9 	.word	0x0800e3c9
 800e3bc:	0800e3cf 	.word	0x0800e3cf
 800e3c0:	0800e3d5 	.word	0x0800e3d5
 800e3c4:	0800e3db 	.word	0x0800e3db
    case HAL_OK :
      usb_status = USBD_OK;
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	73fb      	strb	r3, [r7, #15]
    break;
 800e3cc:	e00b      	b.n	800e3e6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e3ce:	2303      	movs	r3, #3
 800e3d0:	73fb      	strb	r3, [r7, #15]
    break;
 800e3d2:	e008      	b.n	800e3e6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e3d4:	2301      	movs	r3, #1
 800e3d6:	73fb      	strb	r3, [r7, #15]
    break;
 800e3d8:	e005      	b.n	800e3e6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e3da:	2303      	movs	r3, #3
 800e3dc:	73fb      	strb	r3, [r7, #15]
    break;
 800e3de:	e002      	b.n	800e3e6 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800e3e0:	2303      	movs	r3, #3
 800e3e2:	73fb      	strb	r3, [r7, #15]
    break;
 800e3e4:	bf00      	nop
  }
  return usb_status;
 800e3e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3710      	adds	r7, #16
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	bd80      	pop	{r7, pc}

0800e3f0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b086      	sub	sp, #24
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	60f8      	str	r0, [r7, #12]
 800e3f8:	607a      	str	r2, [r7, #4]
 800e3fa:	603b      	str	r3, [r7, #0]
 800e3fc:	460b      	mov	r3, r1
 800e3fe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e400:	2300      	movs	r3, #0
 800e402:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e404:	2300      	movs	r3, #0
 800e406:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e40e:	7af9      	ldrb	r1, [r7, #11]
 800e410:	683b      	ldr	r3, [r7, #0]
 800e412:	687a      	ldr	r2, [r7, #4]
 800e414:	f7f6 fc1e 	bl	8004c54 <HAL_PCD_EP_Transmit>
 800e418:	4603      	mov	r3, r0
 800e41a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800e41c:	7dbb      	ldrb	r3, [r7, #22]
 800e41e:	2b03      	cmp	r3, #3
 800e420:	d816      	bhi.n	800e450 <USBD_LL_Transmit+0x60>
 800e422:	a201      	add	r2, pc, #4	@ (adr r2, 800e428 <USBD_LL_Transmit+0x38>)
 800e424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e428:	0800e439 	.word	0x0800e439
 800e42c:	0800e43f 	.word	0x0800e43f
 800e430:	0800e445 	.word	0x0800e445
 800e434:	0800e44b 	.word	0x0800e44b
    case HAL_OK :
      usb_status = USBD_OK;
 800e438:	2300      	movs	r3, #0
 800e43a:	75fb      	strb	r3, [r7, #23]
    break;
 800e43c:	e00b      	b.n	800e456 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e43e:	2303      	movs	r3, #3
 800e440:	75fb      	strb	r3, [r7, #23]
    break;
 800e442:	e008      	b.n	800e456 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e444:	2301      	movs	r3, #1
 800e446:	75fb      	strb	r3, [r7, #23]
    break;
 800e448:	e005      	b.n	800e456 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e44a:	2303      	movs	r3, #3
 800e44c:	75fb      	strb	r3, [r7, #23]
    break;
 800e44e:	e002      	b.n	800e456 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800e450:	2303      	movs	r3, #3
 800e452:	75fb      	strb	r3, [r7, #23]
    break;
 800e454:	bf00      	nop
  }
  return usb_status;
 800e456:	7dfb      	ldrb	r3, [r7, #23]
}
 800e458:	4618      	mov	r0, r3
 800e45a:	3718      	adds	r7, #24
 800e45c:	46bd      	mov	sp, r7
 800e45e:	bd80      	pop	{r7, pc}

0800e460 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e460:	b580      	push	{r7, lr}
 800e462:	b086      	sub	sp, #24
 800e464:	af00      	add	r7, sp, #0
 800e466:	60f8      	str	r0, [r7, #12]
 800e468:	607a      	str	r2, [r7, #4]
 800e46a:	603b      	str	r3, [r7, #0]
 800e46c:	460b      	mov	r3, r1
 800e46e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e470:	2300      	movs	r3, #0
 800e472:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e474:	2300      	movs	r3, #0
 800e476:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e47e:	7af9      	ldrb	r1, [r7, #11]
 800e480:	683b      	ldr	r3, [r7, #0]
 800e482:	687a      	ldr	r2, [r7, #4]
 800e484:	f7f6 fb9c 	bl	8004bc0 <HAL_PCD_EP_Receive>
 800e488:	4603      	mov	r3, r0
 800e48a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800e48c:	7dbb      	ldrb	r3, [r7, #22]
 800e48e:	2b03      	cmp	r3, #3
 800e490:	d816      	bhi.n	800e4c0 <USBD_LL_PrepareReceive+0x60>
 800e492:	a201      	add	r2, pc, #4	@ (adr r2, 800e498 <USBD_LL_PrepareReceive+0x38>)
 800e494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e498:	0800e4a9 	.word	0x0800e4a9
 800e49c:	0800e4af 	.word	0x0800e4af
 800e4a0:	0800e4b5 	.word	0x0800e4b5
 800e4a4:	0800e4bb 	.word	0x0800e4bb
    case HAL_OK :
      usb_status = USBD_OK;
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	75fb      	strb	r3, [r7, #23]
    break;
 800e4ac:	e00b      	b.n	800e4c6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e4ae:	2303      	movs	r3, #3
 800e4b0:	75fb      	strb	r3, [r7, #23]
    break;
 800e4b2:	e008      	b.n	800e4c6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	75fb      	strb	r3, [r7, #23]
    break;
 800e4b8:	e005      	b.n	800e4c6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e4ba:	2303      	movs	r3, #3
 800e4bc:	75fb      	strb	r3, [r7, #23]
    break;
 800e4be:	e002      	b.n	800e4c6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800e4c0:	2303      	movs	r3, #3
 800e4c2:	75fb      	strb	r3, [r7, #23]
    break;
 800e4c4:	bf00      	nop
  }
  return usb_status;
 800e4c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	3718      	adds	r7, #24
 800e4cc:	46bd      	mov	sp, r7
 800e4ce:	bd80      	pop	{r7, pc}

0800e4d0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b082      	sub	sp, #8
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	6078      	str	r0, [r7, #4]
 800e4d8:	460b      	mov	r3, r1
 800e4da:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e4e2:	78fa      	ldrb	r2, [r7, #3]
 800e4e4:	4611      	mov	r1, r2
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7f6 fb9c 	bl	8004c24 <HAL_PCD_EP_GetRxCount>
 800e4ec:	4603      	mov	r3, r0
}
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	3708      	adds	r7, #8
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	bd80      	pop	{r7, pc}
	...

0800e4f8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b082      	sub	sp, #8
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
 800e500:	460b      	mov	r3, r1
 800e502:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800e504:	78fb      	ldrb	r3, [r7, #3]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d002      	beq.n	800e510 <HAL_PCDEx_LPM_Callback+0x18>
 800e50a:	2b01      	cmp	r3, #1
 800e50c:	d01f      	beq.n	800e54e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800e50e:	e03b      	b.n	800e588 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	7adb      	ldrb	r3, [r3, #11]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d007      	beq.n	800e528 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e518:	f000 f854 	bl	800e5c4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e51c:	4b1c      	ldr	r3, [pc, #112]	@ (800e590 <HAL_PCDEx_LPM_Callback+0x98>)
 800e51e:	691b      	ldr	r3, [r3, #16]
 800e520:	4a1b      	ldr	r2, [pc, #108]	@ (800e590 <HAL_PCDEx_LPM_Callback+0x98>)
 800e522:	f023 0306 	bic.w	r3, r3, #6
 800e526:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	687a      	ldr	r2, [r7, #4]
 800e534:	6812      	ldr	r2, [r2, #0]
 800e536:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e53a:	f023 0301 	bic.w	r3, r3, #1
 800e53e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e546:	4618      	mov	r0, r3
 800e548:	f7fe f9f7 	bl	800c93a <USBD_LL_Resume>
    break;
 800e54c:	e01c      	b.n	800e588 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	687a      	ldr	r2, [r7, #4]
 800e55a:	6812      	ldr	r2, [r2, #0]
 800e55c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e560:	f043 0301 	orr.w	r3, r3, #1
 800e564:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e56c:	4618      	mov	r0, r3
 800e56e:	f7fe f9c8 	bl	800c902 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	7adb      	ldrb	r3, [r3, #11]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d005      	beq.n	800e586 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e57a:	4b05      	ldr	r3, [pc, #20]	@ (800e590 <HAL_PCDEx_LPM_Callback+0x98>)
 800e57c:	691b      	ldr	r3, [r3, #16]
 800e57e:	4a04      	ldr	r2, [pc, #16]	@ (800e590 <HAL_PCDEx_LPM_Callback+0x98>)
 800e580:	f043 0306 	orr.w	r3, r3, #6
 800e584:	6113      	str	r3, [r2, #16]
    break;
 800e586:	bf00      	nop
}
 800e588:	bf00      	nop
 800e58a:	3708      	adds	r7, #8
 800e58c:	46bd      	mov	sp, r7
 800e58e:	bd80      	pop	{r7, pc}
 800e590:	e000ed00 	.word	0xe000ed00

0800e594 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e594:	b480      	push	{r7}
 800e596:	b083      	sub	sp, #12
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e59c:	4b03      	ldr	r3, [pc, #12]	@ (800e5ac <USBD_static_malloc+0x18>)
}
 800e59e:	4618      	mov	r0, r3
 800e5a0:	370c      	adds	r7, #12
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a8:	4770      	bx	lr
 800e5aa:	bf00      	nop
 800e5ac:	200022b0 	.word	0x200022b0

0800e5b0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e5b0:	b480      	push	{r7}
 800e5b2:	b083      	sub	sp, #12
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	6078      	str	r0, [r7, #4]

}
 800e5b8:	bf00      	nop
 800e5ba:	370c      	adds	r7, #12
 800e5bc:	46bd      	mov	sp, r7
 800e5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c2:	4770      	bx	lr

0800e5c4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e5c8:	f7f1 ffd4 	bl	8000574 <SystemClock_Config>
}
 800e5cc:	bf00      	nop
 800e5ce:	bd80      	pop	{r7, pc}

0800e5d0 <memset>:
 800e5d0:	4402      	add	r2, r0
 800e5d2:	4603      	mov	r3, r0
 800e5d4:	4293      	cmp	r3, r2
 800e5d6:	d100      	bne.n	800e5da <memset+0xa>
 800e5d8:	4770      	bx	lr
 800e5da:	f803 1b01 	strb.w	r1, [r3], #1
 800e5de:	e7f9      	b.n	800e5d4 <memset+0x4>

0800e5e0 <__libc_init_array>:
 800e5e0:	b570      	push	{r4, r5, r6, lr}
 800e5e2:	4d0d      	ldr	r5, [pc, #52]	@ (800e618 <__libc_init_array+0x38>)
 800e5e4:	4c0d      	ldr	r4, [pc, #52]	@ (800e61c <__libc_init_array+0x3c>)
 800e5e6:	1b64      	subs	r4, r4, r5
 800e5e8:	10a4      	asrs	r4, r4, #2
 800e5ea:	2600      	movs	r6, #0
 800e5ec:	42a6      	cmp	r6, r4
 800e5ee:	d109      	bne.n	800e604 <__libc_init_array+0x24>
 800e5f0:	4d0b      	ldr	r5, [pc, #44]	@ (800e620 <__libc_init_array+0x40>)
 800e5f2:	4c0c      	ldr	r4, [pc, #48]	@ (800e624 <__libc_init_array+0x44>)
 800e5f4:	f000 f818 	bl	800e628 <_init>
 800e5f8:	1b64      	subs	r4, r4, r5
 800e5fa:	10a4      	asrs	r4, r4, #2
 800e5fc:	2600      	movs	r6, #0
 800e5fe:	42a6      	cmp	r6, r4
 800e600:	d105      	bne.n	800e60e <__libc_init_array+0x2e>
 800e602:	bd70      	pop	{r4, r5, r6, pc}
 800e604:	f855 3b04 	ldr.w	r3, [r5], #4
 800e608:	4798      	blx	r3
 800e60a:	3601      	adds	r6, #1
 800e60c:	e7ee      	b.n	800e5ec <__libc_init_array+0xc>
 800e60e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e612:	4798      	blx	r3
 800e614:	3601      	adds	r6, #1
 800e616:	e7f2      	b.n	800e5fe <__libc_init_array+0x1e>
 800e618:	0800e6d8 	.word	0x0800e6d8
 800e61c:	0800e6d8 	.word	0x0800e6d8
 800e620:	0800e6d8 	.word	0x0800e6d8
 800e624:	0800e6dc 	.word	0x0800e6dc

0800e628 <_init>:
 800e628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e62a:	bf00      	nop
 800e62c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e62e:	bc08      	pop	{r3}
 800e630:	469e      	mov	lr, r3
 800e632:	4770      	bx	lr

0800e634 <_fini>:
 800e634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e636:	bf00      	nop
 800e638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e63a:	bc08      	pop	{r3}
 800e63c:	469e      	mov	lr, r3
 800e63e:	4770      	bx	lr
