read_verilog -sv /home/zhigang/DATA/raw_designs/test_designs/always02.v;
hierarchy -auto-top;