library verilog;
use verilog.vl_types.all;
entity complete is
    port(
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        oneInp          : in     vl_logic_vector(3 downto 0);
        twoInp          : in     vl_logic_vector(3 downto 0);
        onecurrent_state: out    vl_logic_vector(3 downto 0);
        twocurrent_state: out    vl_logic_vector(3 downto 0)
    );
end complete;
