Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: R_CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "R_CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "R_CPU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : R_CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\Translate_Control.v" into library work
Parsing module <TRANSLATE_CONTROL>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\Register_Files.v" into library work
Parsing module <REGISTER_FILES>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\PROGRAM_COUNTER.v" into library work
Parsing module <PROGRAM_COUNTER>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\R_CPU.v" into library work
Parsing module <R_CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\workplace\verilog\E8-R_CPU\R_CPU.v" Line 58: Port wea is not connected to this instance

Elaborating module <R_CPU>.
WARNING:HDLCompiler:1127 - "D:\workplace\verilog\E8-R_CPU\R_CPU.v" Line 53: Assignment to shamt ignored, since the identifier is never used

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\workplace\verilog\E8-R_CPU\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <PROGRAM_COUNTER>.

Elaborating module <TRANSLATE_CONTROL>.

Elaborating module <REGISTER_FILES>.

Elaborating module <ALU>.
WARNING:HDLCompiler:552 - "D:\workplace\verilog\E8-R_CPU\R_CPU.v" Line 58: Input port wea[0] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <R_CPU>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\R_CPU.v".
    Summary:
	no macro.
Unit <R_CPU> synthesized.

Synthesizing Unit <PROGRAM_COUNTER>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\PROGRAM_COUNTER.v".
    Found 32-bit register for signal <douta>.
    Found 32-bit adder for signal <PC_new> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <PROGRAM_COUNTER> synthesized.

Synthesizing Unit <TRANSLATE_CONTROL>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\Translate_Control.v".
WARNING:Xst:737 - Found 1-bit latch for signal <aopa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aopa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aopa<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
Unit <TRANSLATE_CONTROL> synthesized.

Synthesizing Unit <REGISTER_FILES>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\Register_Files.v".
    Found 1024-bit register for signal <n0045[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <douta> created at line 54.
    Found 32-bit 32-to-1 multiplexer for signal <doutb> created at line 55.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <REGISTER_FILES> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\ALU.v".
    Found 33-bit subtractor for signal <GND_9_o_GND_9_o_sub_8_OUT> created at line 46.
    Found 33-bit adder for signal <n0031> created at line 45.
    Found 32-bit shifter logical left for signal <dinb[31]_dina[31]_shift_left_10_OUT> created at line 48
    Found 32-bit 8-to-1 multiplexer for signal <douta> created at line 40.
WARNING:Xst:737 - Found 1-bit latch for signal <ofa>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <dina[31]_dinb[31]_LessThan_9_o> created at line 47
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM_B.ngc>.
Loading core <RAM_B> for timing and area information for instance <Inst_Mem>.

Synthesizing (advanced) Unit <PROGRAM_COUNTER>.
The following registers are absorbed into accumulator <douta>: 1 register on signal <douta>.
Unit <PROGRAM_COUNTER> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <P_C/douta_0> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_1> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_8> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_9> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_10> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_11> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_12> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_13> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_14> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_15> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_16> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_17> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_18> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_19> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_20> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_21> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_22> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_23> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_24> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_25> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_26> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_27> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_28> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_29> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_30> of sequential type is unconnected in block <R_CPU>.
WARNING:Xst:2677 - Node <P_C/douta_31> of sequential type is unconnected in block <R_CPU>.

Optimizing unit <R_CPU> ...

Optimizing unit <REGISTER_FILES> ...
WARNING:Xst:1710 - FF/Latch <REG_FILES_31_1023> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1022> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1021> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1020> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1019> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1018> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1017> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1016> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1015> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1014> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1013> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1012> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1011> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1010> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1009> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1008> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1007> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1006> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1005> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1004> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1003> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1002> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1001> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1000> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_999> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_998> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_997> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_996> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_995> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_994> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_993> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_992> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...

Optimizing unit <TRANSLATE_CONTROL> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block R_CPU, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 998
 Flip-Flops                                            : 998

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : R_CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2253
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 4
#      LUT2                        : 67
#      LUT3                        : 77
#      LUT4                        : 910
#      LUT5                        : 78
#      LUT6                        : 869
#      MUXCY                       : 89
#      MUXF7                       : 82
#      VCC                         : 2
#      XORCY                       : 71
# FlipFlops/Latches                : 1002
#      FDC                         : 998
#      LD                          : 4
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 1
#      OBUF                        : 34

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1001  out of  18224     5%  
 Number of Slice LUTs:                 2007  out of   9112    22%  
    Number used as Logic:              2007  out of   9112    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2009
   Number with an unused Flip Flop:    1008  out of   2009    50%  
   Number with an unused LUT:             2  out of   2009     0%  
   Number of fully used LUT-FF pairs:   999  out of   2009    49%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    232    15%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------+------------------------+-------+
clka                                                            | BUFGP                  | 999   |
C_A/opa[2]_GND_11_o_Mux_14_o(C_A/opa[2]_GND_11_o_Mux_14_o1:O)   | NONE(*)(C_A/ofa)       | 1     |
T_C/opa[5]_GND_4_o_equal_1_o(T_C/opa[5]_GND_4_o_equal_1_o<5>1:O)| NONE(*)(T_C/aopa_0)    | 3     |
----------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.947ns (Maximum Frequency: 43.579MHz)
   Minimum input arrival time before clock: 3.858ns
   Maximum output required time after clock: 16.945ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clka'
  Clock period: 22.947ns (frequency: 43.579MHz)
  Total number of paths / destination ports: 8836170 / 1010
-------------------------------------------------------------------------
Delay:               11.473ns (Levels of Logic = 9)
  Source:            Inst_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       R_F/REG_FILES_31_447 (FF)
  Source Clock:      clka rising
  Destination Clock: clka falling

  Data Path: Inst_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to R_F/REG_FILES_31_447
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  256   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'Inst_Mem:douta<21>'
     LUT6:I4->O            1   0.203   0.827  R_F/Mmux_douta_834 (R_F/Mmux_douta_834)
     LUT6:I2->O            1   0.203   0.000  R_F/Mmux_douta_311 (R_F/Mmux_douta_311)
     MUXF7:I1->O          53   0.140   1.672  R_F/Mmux_douta_2_f7_10 (R_Data_A<1>)
     LUT6:I4->O            4   0.203   0.912  C_A/Sh91 (C_A/Sh9)
     LUT6:I3->O            3   0.205   0.651  C_A/Sh452 (C_A/Sh45)
     LUT5:I4->O            5   0.205   0.715  C_A/Mmux_douta214 (C_A/Mmux_douta213)
     LUT6:I5->O           16   0.205   1.005  C_A/Mmux_douta215 (douta_29_OBUF)
     LUT4:I3->O            1   0.205   0.000  R_F/REG_FILES[0][31]_GND_8_o_mux_36_OUT<29>1 (R_F/REG_FILES[0][31]_GND_8_o_mux_36_OUT<29>)
     FDC:D                     0.102          R_F/REG_FILES_31_29
    ----------------------------------------
    Total                     11.473ns (3.521ns logic, 7.952ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clka'
  Total number of paths / destination ports: 998 / 998
-------------------------------------------------------------------------
Offset:              3.858ns (Levels of Logic = 1)
  Source:            rsta (PAD)
  Destination:       P_C/douta_2 (FF)
  Destination Clock: clka falling

  Data Path: rsta to P_C/douta_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           998   1.222   2.206  rsta_IBUF (rsta_IBUF)
     FDC:CLR                   0.430          P_C/douta_2
    ----------------------------------------
    Total                      3.858ns (1.652ns logic, 2.206ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'T_C/opa[5]_GND_4_o_equal_1_o'
  Total number of paths / destination ports: 580 / 33
-------------------------------------------------------------------------
Offset:              12.382ns (Levels of Logic = 7)
  Source:            T_C/aopa_1 (LATCH)
  Destination:       zfa (PAD)
  Source Clock:      T_C/opa[5]_GND_4_o_equal_1_o falling

  Data Path: T_C/aopa_1 to zfa
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              90   0.498   2.040  T_C/aopa_1 (T_C/aopa_1)
     LUT3:I0->O           36   0.205   1.693  C_A/Mmux_douta1121 (C_A/Mmux_douta112)
     LUT5:I0->O            2   0.203   0.617  C_A/Mmux_douta83 (C_A/Mmux_douta82)
     LUT6:I5->O           17   0.205   1.392  C_A/Mmux_douta85 (douta_17_OBUF)
     LUT6:I0->O            1   0.203   0.944  C_A/zfa1 (C_A/zfa)
     LUT6:I0->O            1   0.203   0.827  C_A/zfa3 (C_A/zfa2)
     LUT6:I2->O            1   0.203   0.579  C_A/zfa8 (zfa_OBUF)
     OBUF:I->O                 2.571          zfa_OBUF (zfa)
    ----------------------------------------
    Total                     12.382ns (4.291ns logic, 8.091ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clka'
  Total number of paths / destination ports: 569400 / 33
-------------------------------------------------------------------------
Offset:              16.945ns (Levels of Logic = 12)
  Source:            Inst_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       zfa (PAD)
  Source Clock:      clka rising

  Data Path: Inst_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to zfa
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  256   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'Inst_Mem:douta<21>'
     LUT6:I4->O            1   0.203   0.827  R_F/Mmux_douta_834 (R_F/Mmux_douta_834)
     LUT6:I2->O            1   0.203   0.000  R_F/Mmux_douta_311 (R_F/Mmux_douta_311)
     MUXF7:I1->O          53   0.140   1.672  R_F/Mmux_douta_2_f7_10 (R_Data_A<1>)
     LUT4:I2->O            5   0.203   0.715  C_A/Sh12 (C_A/Sh1)
     LUT4:I3->O            1   0.205   0.808  C_A/Mmux_douta81 (C_A/Mmux_douta8)
     LUT5:I2->O            2   0.205   0.617  C_A/Mmux_douta83 (C_A/Mmux_douta82)
     LUT6:I5->O           17   0.205   1.392  C_A/Mmux_douta85 (douta_17_OBUF)
     LUT6:I0->O            1   0.203   0.944  C_A/zfa1 (C_A/zfa)
     LUT6:I0->O            1   0.203   0.827  C_A/zfa3 (C_A/zfa2)
     LUT6:I2->O            1   0.203   0.579  C_A/zfa8 (zfa_OBUF)
     OBUF:I->O                 2.571          zfa_OBUF (zfa)
    ----------------------------------------
    Total                     16.945ns (6.394ns logic, 10.551ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C_A/opa[2]_GND_11_o_Mux_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            C_A/ofa (LATCH)
  Destination:       ofa (PAD)
  Source Clock:      C_A/opa[2]_GND_11_o_Mux_14_o falling

  Data Path: C_A/ofa to ofa
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  C_A/ofa (C_A/ofa)
     OBUF:I->O                 2.571          ofa_OBUF (ofa)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock C_A/opa[2]_GND_11_o_Mux_14_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
T_C/opa[5]_GND_4_o_equal_1_o|         |         |    2.747|         |
clka                        |         |         |    9.131|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock T_C/opa[5]_GND_4_o_equal_1_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clka           |         |         |    2.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clka
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
T_C/opa[5]_GND_4_o_equal_1_o|         |         |    6.796|         |
clka                        |         |    1.447|   11.473|         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.68 secs
 
--> 

Total memory usage is 4559052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    1 (   0 filtered)

