{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495718975366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495718975367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:29:35 2017 " "Processing started: Thu May 25 15:29:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495718975367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495718975367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModularExponentation -c modExp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModularExponentation -c modExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495718975367 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495718975794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modexp.vhd 20 10 " "Found 20 design units, including 10 entities, in source file modexp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlClk-control " "Found design unit 1: controlClk-control" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 modExp-modExp8 " "Found design unit 2: modExp-modExp8" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 modMult-modMult8 " "Found design unit 3: modMult-modMult8" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 modMultCell-modMult " "Found design unit 4: modMultCell-modMult" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 267 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fullAdder-add " "Found design unit 5: fullAdder-add" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_register-shiftRight " "Found design unit 6: shift_register-shiftRight" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 395 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dflipflop-flip " "Found design unit 7: dflipflop-flip" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 429 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 dubVec-conditionalDublicate " "Found design unit 8: dubVec-conditionalDublicate" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 452 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 controlBits-control " "Found design unit 9: controlBits-control" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 directionHandler-handler " "Found design unit 10: directionHandler-handler" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 540 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlClk " "Found entity 1: controlClk" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "2 modExp " "Found entity 2: modExp" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "3 modMult " "Found entity 3: modMult" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "4 modMultCell " "Found entity 4: modMultCell" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "5 fullAdder " "Found entity 5: fullAdder" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_register " "Found entity 6: shift_register" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "7 dflipflop " "Found entity 7: dflipflop" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "8 dubVec " "Found entity 8: dubVec" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "9 controlBits " "Found entity 9: controlBits" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""} { "Info" "ISGN_ENTITY_NAME" "10 directionHandler " "Found entity 10: directionHandler" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495718976317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modExp " "Elaborating entity \"modExp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495718976357 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X modExp.vhd(54) " "VHDL Signal Declaration warning at modExp.vhd(54): used explicit default value for signal \"X\" because signal was never assigned a value" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495718976358 "|modExp"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "E modExp.vhd(55) " "VHDL Signal Declaration warning at modExp.vhd(55): used explicit default value for signal \"E\" because signal was never assigned a value" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495718976358 "|modExp"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M modExp.vhd(56) " "VHDL Signal Declaration warning at modExp.vhd(56): used explicit default value for signal \"M\" because signal was never assigned a value" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495718976359 "|modExp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done modExp.vhd(167) " "Inferred latch for \"done\" at modExp.vhd(167)" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495718976362 "|modExp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] modExp.vhd(155) " "Inferred latch for \"z\[0\]\" at modExp.vhd(155)" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495718976362 "|modExp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] modExp.vhd(155) " "Inferred latch for \"z\[1\]\" at modExp.vhd(155)" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495718976362 "|modExp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] modExp.vhd(155) " "Inferred latch for \"z\[2\]\" at modExp.vhd(155)" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495718976362 "|modExp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] modExp.vhd(155) " "Inferred latch for \"z\[3\]\" at modExp.vhd(155)" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495718976362 "|modExp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] modExp.vhd(155) " "Inferred latch for \"z\[4\]\" at modExp.vhd(155)" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495718976362 "|modExp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] modExp.vhd(155) " "Inferred latch for \"z\[5\]\" at modExp.vhd(155)" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495718976363 "|modExp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] modExp.vhd(155) " "Inferred latch for \"z\[6\]\" at modExp.vhd(155)" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495718976363 "|modExp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] modExp.vhd(155) " "Inferred latch for \"z\[7\]\" at modExp.vhd(155)" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495718976363 "|modExp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlClk controlClk:cntlr A:control " "Elaborating entity \"controlClk\" using architecture \"A:control\" for hierarchy \"controlClk:cntlr\"" {  } { { "modExp.vhd" "cntlr" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495718976384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlBits controlBits:swt A:control " "Elaborating entity \"controlBits\" using architecture \"A:control\" for hierarchy \"controlBits:swt\"" {  } { { "modExp.vhd" "swt" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495718976406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "modMult modMult:multTop A:modmult8 " "Elaborating entity \"modMult\" using architecture \"A:modmult8\" for hierarchy \"modMult:multTop\"" {  } { { "modExp.vhd" "multTop" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495718976422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "modMultCell modMult:multTop\|modMultCell:stCell A:modmult " "Elaborating entity \"modMultCell\" using architecture \"A:modmult\" for hierarchy \"modMult:multTop\|modMultCell:stCell\"" {  } { { "modExp.vhd" "stCell" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 190 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495718976441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fullAdder modMult:multTop\|modMultCell:stCell\|fullAdder:add1 A:add " "Elaborating entity \"fullAdder\" using architecture \"A:add\" for hierarchy \"modMult:multTop\|modMultCell:stCell\|fullAdder:add1\"" {  } { { "modExp.vhd" "add1" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495718976462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dflipflop modMult:multTop\|modMultCell:stCell\|dflipflop:flipS A:flip " "Elaborating entity \"dflipflop\" using architecture \"A:flip\" for hierarchy \"modMult:multTop\|modMultCell:stCell\|dflipflop:flipS\"" {  } { { "modExp.vhd" "flipS" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 321 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495718976489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "directionHandler directionHandler:dirH A:handler " "Elaborating entity \"directionHandler\" using architecture \"A:handler\" for hierarchy \"directionHandler:dirH\"" {  } { { "modExp.vhd" "dirH" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 121 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495718976609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_register shift_register:z0shift A:shiftright " "Elaborating entity \"shift_register\" using architecture \"A:shiftright\" for hierarchy \"shift_register:z0shift\"" {  } { { "modExp.vhd" "z0shift" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 136 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495718976628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dubVec dubVec:dubY A:conditionaldublicate " "Elaborating entity \"dubVec\" using architecture \"A:conditionaldublicate\" for hierarchy \"dubVec:dubY\"" {  } { { "modExp.vhd" "dubY" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495718976644 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "modExp.vhd(455) " "VHDL Subtype or Type Declaration warning at modExp.vhd(455): subtype or type has null range" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 455 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1495718976644 "|modExp|dubVec:dubY"}
{ "Warning" "WSGN_EMPTY_SHELL" "dubVec " "Entity \"dubVec\" contains only dangling pins" {  } { { "modExp.vhd" "dubY" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 158 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1495718976664 ""}
{ "Warning" "WSGN_WIRE_LOOP" "dubVec:dubY\|b\[7\] " "Node \"dubVec:dubY\|b\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "modExp.vhd" "b\[7\]" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 445 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1495718977603 ""}
{ "Warning" "WSGN_WIRE_LOOP" "dubVec:dubY\|b\[6\] " "Node \"dubVec:dubY\|b\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "modExp.vhd" "b\[6\]" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 445 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1495718977603 ""}
{ "Warning" "WSGN_WIRE_LOOP" "dubVec:dubY\|b\[5\] " "Node \"dubVec:dubY\|b\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "modExp.vhd" "b\[5\]" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 445 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1495718977603 ""}
{ "Warning" "WSGN_WIRE_LOOP" "dubVec:dubY\|b\[4\] " "Node \"dubVec:dubY\|b\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "modExp.vhd" "b\[4\]" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 445 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1495718977603 ""}
{ "Warning" "WSGN_WIRE_LOOP" "dubVec:dubY\|b\[3\] " "Node \"dubVec:dubY\|b\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "modExp.vhd" "b\[3\]" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 445 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1495718977603 ""}
{ "Warning" "WSGN_WIRE_LOOP" "dubVec:dubY\|b\[2\] " "Node \"dubVec:dubY\|b\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "modExp.vhd" "b\[2\]" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 445 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1495718977603 ""}
{ "Warning" "WSGN_WIRE_LOOP" "dubVec:dubY\|b\[1\] " "Node \"dubVec:dubY\|b\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "modExp.vhd" "b\[1\]" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 445 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1495718977603 ""}
{ "Warning" "WSGN_WIRE_LOOP" "dubVec:dubY\|b\[0\] " "Node \"dubVec:dubY\|b\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "modExp.vhd" "b\[0\]" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 445 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1495718977604 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1495718977912 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RES\[0\] GND " "Pin \"RES\[0\]\" is stuck at GND" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495718978002 "|modExp|RES[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RES\[1\] GND " "Pin \"RES\[1\]\" is stuck at GND" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495718978002 "|modExp|RES[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RES\[2\] GND " "Pin \"RES\[2\]\" is stuck at GND" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495718978002 "|modExp|RES[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RES\[3\] GND " "Pin \"RES\[3\]\" is stuck at GND" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495718978002 "|modExp|RES[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RES\[4\] GND " "Pin \"RES\[4\]\" is stuck at GND" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495718978002 "|modExp|RES[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RES\[5\] GND " "Pin \"RES\[5\]\" is stuck at GND" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495718978002 "|modExp|RES[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RES\[6\] GND " "Pin \"RES\[6\]\" is stuck at GND" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495718978002 "|modExp|RES[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RES\[7\] GND " "Pin \"RES\[7\]\" is stuck at GND" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1495718978002 "|modExp|RES[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1495718978002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495718978746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495718978746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495718978802 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495718978802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495718978802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495718978802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495718978843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 15:29:38 2017 " "Processing ended: Thu May 25 15:29:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495718978843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495718978843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495718978843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495718978843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495718979908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495718979909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:29:39 2017 " "Processing started: Thu May 25 15:29:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495718979909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1495718979909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModularExponentation -c modExp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ModularExponentation -c modExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1495718979909 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1495718980011 ""}
{ "Info" "0" "" "Project  = ModularExponentation" {  } {  } 0 0 "Project  = ModularExponentation" 0 0 "Fitter" 0 0 1495718980011 ""}
{ "Info" "0" "" "Revision = modExp" {  } {  } 0 0 "Revision = modExp" 0 0 "Fitter" 0 0 1495718980011 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1495718980142 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "modExp EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"modExp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495718980152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495718980192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495718980192 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495718980522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1495718980533 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495718981120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495718981120 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495718981120 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495718981121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495718981121 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495718981121 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495718981121 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "modExp.sdc " "Synopsys Design Constraints File file not found: 'modExp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495718981353 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1495718981354 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1495718981356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495718981373 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495718981373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495718981373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495718981374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495718981374 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495718981374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495718981375 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495718981375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495718981375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495718981375 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495718981375 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495718981381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495718983040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495718983134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495718983141 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495718983811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495718983812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495718983867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495718984807 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495718984807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495718984996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495718984998 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495718984998 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495718985007 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495718985009 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[0\] 0 " "Pin \"RES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495718985011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[1\] 0 " "Pin \"RES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495718985011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[2\] 0 " "Pin \"RES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495718985011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[3\] 0 " "Pin \"RES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495718985011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[4\] 0 " "Pin \"RES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495718985011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[5\] 0 " "Pin \"RES\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495718985011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[6\] 0 " "Pin \"RES\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495718985011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RES\[7\] 0 " "Pin \"RES\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495718985011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495718985011 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1495718985011 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495718985111 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495718985121 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495718985224 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495718985559 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1495718985653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/output_files/modExp.fit.smsg " "Generated suppressed messages file C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/output_files/modExp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495718985770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495718985983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 15:29:45 2017 " "Processing ended: Thu May 25 15:29:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495718985983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495718985983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495718985983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495718985983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1495718986910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495718986910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:29:46 2017 " "Processing started: Thu May 25 15:29:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495718986910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1495718986910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ModularExponentation -c modExp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ModularExponentation -c modExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1495718986910 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1495718988335 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1495718988436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495718989149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 15:29:49 2017 " "Processing ended: Thu May 25 15:29:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495718989149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495718989149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495718989149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1495718989149 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1495718989770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1495718990246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 15:29:49 2017 " "Processing started: Thu May 25 15:29:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495718990247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495718990247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ModularExponentation -c modExp " "Command: quartus_sta ModularExponentation -c modExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495718990247 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1495718990347 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495718990501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495718990542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495718990542 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "modExp.sdc " "Synopsys Design Constraints File file not found: 'modExp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1495718990650 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1495718990650 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990651 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990651 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1495718990653 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1495718990663 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495718990671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.842 " "Worst-case setup slack is -2.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.842       -58.206 CLK  " "   -2.842       -58.206 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495718990675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.531 " "Worst-case hold slack is 0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531         0.000 CLK  " "    0.531         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495718990679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495718990684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495718990687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -33.222 CLK  " "   -1.222       -33.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495718990690 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495718990735 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1495718990737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495718990747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.859 " "Worst-case setup slack is -0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859       -11.479 CLK  " "   -0.859       -11.479 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495718990754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 CLK  " "    0.243         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495718990764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495718990774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495718990782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -33.222 CLK  " "   -1.222       -33.222 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495718990789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495718990789 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495718990841 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495718990874 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495718990874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495718991050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 15:29:51 2017 " "Processing ended: Thu May 25 15:29:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495718991050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495718991050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495718991050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495718991050 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495718991664 ""}
