-- ======================================================================
-- Design_Task_16.ctl generated from Design_Task_16
-- 12/25/2019 at 23:52
-- This file is auto generated. ANY EDITS YOU MAKE MAY BE LOST WHEN THIS FILE IS REGENERATED!!!
-- ======================================================================

-- PSoC Clock Editor
-- Directives Editor
-- Analog Device Editor
