/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire [20:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [5:0] celloutsig_0_2z;
  reg [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_8z[11] ? celloutsig_1_3z : celloutsig_1_1z;
  assign celloutsig_0_25z = in_data[89] ? celloutsig_0_6z : celloutsig_0_16z;
  assign celloutsig_1_3z = ~in_data[125];
  assign celloutsig_0_6z = ~((in_data[65] | celloutsig_0_0z) & (celloutsig_0_5z | celloutsig_0_4z));
  assign celloutsig_1_7z = celloutsig_1_6z | ~(celloutsig_1_0z[1]);
  assign celloutsig_0_7z = in_data[81] ^ celloutsig_0_6z;
  assign celloutsig_0_16z = celloutsig_0_2z[4] ^ in_data[27];
  assign celloutsig_0_8z = { celloutsig_0_1z[1:0], celloutsig_0_5z, celloutsig_0_7z } / { 1'h1, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_5z >= { celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_26z = celloutsig_0_23z > celloutsig_0_22z[16:9];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } > celloutsig_1_0z[4:2];
  assign celloutsig_0_14z = ! celloutsig_0_12z[7:5];
  assign celloutsig_1_2z = ! in_data[175:168];
  assign celloutsig_0_12z = { celloutsig_0_1z[1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z } % { 1'h1, celloutsig_0_1z[13:4], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } * { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = { in_data[176:171], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z } * { in_data[128:120], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_4z = & in_data[27:23];
  assign celloutsig_0_0z = | in_data[65:63];
  assign celloutsig_1_13z = | { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_20z = | celloutsig_0_12z[10:7];
  assign celloutsig_1_6z = ~^ { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_1z = ^ in_data[177:169];
  assign celloutsig_0_21z = { celloutsig_0_9z[4:2], celloutsig_0_9z } >> { celloutsig_0_9z[4:3], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_13z = { celloutsig_0_3z[10:1], celloutsig_0_5z } << { celloutsig_0_12z[12:6], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_1z[13:2], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z } << { celloutsig_0_13z[10:9], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_23z = celloutsig_0_21z[7:0] << celloutsig_0_21z[13:6];
  assign celloutsig_1_10z = { celloutsig_1_0z[1:0], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } >>> { celloutsig_1_8z[13:8], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[81:57] >>> in_data[75:51];
  assign celloutsig_0_9z = celloutsig_0_3z[12:2] - in_data[79:69];
  assign celloutsig_1_12z = ~((celloutsig_1_8z[16] & celloutsig_1_10z[2]) | celloutsig_1_0z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_3z[5] & celloutsig_0_2z[5]) | celloutsig_0_4z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 13'h0000;
    else if (celloutsig_1_19z) celloutsig_0_3z = { celloutsig_0_1z[23:12], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_2z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_2z = in_data[15:10];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[101:97];
  assign celloutsig_0_5z = ~((celloutsig_0_3z[8] & celloutsig_0_2z[4]) | (celloutsig_0_0z & in_data[87]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
