
<h1 style="color:rgb(110, 143, 220); text-align: center;">_______________________Cortex-M3_________________________ </h1>

# üìù __Arm-Cortex-M3 Overview__

## ‚ú® CPU (Central Processing Unit) :
- __CU__: ƒêi·ªÅu khi·ªÉn ho·∫°t ƒë·ªông c·ªßa b·ªô x·ª≠ l√Ω. <br>
- __ALU__           : Th·ª±c hi·ªán t√≠nh to√°n s·ªë h·ªçc v√† Logic theo l·ªánh c·ªßa CU. <br>
- __Register Bank__ : ALU th·ª±c hi·ªán t√≠nh to√°n tr√™n b·ªô thanh ghi. <br>


<div style="text-align: center;">
  <img src="./_assets/CPU1.png" alt="CPU ARM" width="500">
</div>

## ‚ú® Memories :
- 128 Kbytes of Flash memory (datasheet ghi 64k nh∆∞ng th·ª±c t·∫ø s·ª≠ d·ª•ng ƒë∆∞·ª£c 128k)
- 20 Kbytes of SRAM
## ‚ú® Flash :
<div style="text-align: center;">
  <img src="./_assets/boot_mode.png" alt="CPU ARM" width="700">
</div>

- Boot t·ª´ Flash: Khi BOOT0 = 0, MCU l·∫•y m√£ t·ª´ 0x08000000 v√† √°nh x·∫° v√†o 0x00000000.<br>
- Boot t·ª´ RAM: Khi BOOT0 = 1, BOOT1 = 1, ch∆∞∆°ng tr√¨nh ch·∫°y t·ª´ RAM (0x20000000 √°nh x·∫° v√†o 0x00000000). <br>
- Boot t·ª´ System Memory: Khi BOOT0 = 1, BOOT1 = 0, MCU kh·ªüi ƒë·ªông t·ª´ 0x1FFFF000 (ch·∫ø ƒë·ªô n·∫°p qua UART). <br>

## ‚ú® RAM : 
- `Data`: __bi·∫øn to√†n c·ª•c, bi·∫øn static ƒë∆∞·ª£c kh·ªüi t·∫°o gi√° tr·ªã__  <br>
Khi ch∆∞∆°ng tr√¨nh kh·ªüi ƒë·ªông, d·ªØ li·ªáu t·ª´ __Flash__ ƒë∆∞·ª£c copy v√†o __RAM__. <br>

- `Bss` : __bi·∫øn to√†n c·ª•c, bi·∫øn static kh√¥ng ƒë∆∞·ª£c kh·ªüi t·∫°o gi√° tr·ªã__ <br>
Khi ch∆∞∆°ng tr√¨nh b·∫Øt ƒë·∫ßu, v√πng n√†y ƒë∆∞·ª£c ƒë·∫∑t v·ªÅ 0 (zero-initialized). <br>
Kh√¥ng c·∫ßn copy t·ª´ __Flash__. <br>
- `Heap` : __d√†nh cho b·ªô nh·ªõ c·∫•p ph√°t ƒë·ªông (malloc, calloc, new)__<br>
D·ªØ li·ªáu ƒë∆∞·ª£c l∆∞u cho ƒë·∫øn khi ƒë∆∞·ª£c gi·∫£i ph√≥ng (free, delete).<br>
N·∫øu d√πng qu√° m·ª©c c√≥ th·ªÉ g√¢y l·ªói Heap Overflow.<br>

- `Stack`:__d√†nh cho bi·∫øn c·ª•c b·ªô trong h√†m v√† tham s·ªë truy·ªÅn v√†o h√†m__<br>
M·ªói khi m·ªôt h√†m ƒë∆∞·ª£c g·ªçi, b·ªô nh·ªõ Stack ƒë∆∞·ª£c c·∫•p ph√°t. Khi h√†m k·∫øt th√∫c, b·ªô nh·ªõ ƒë∆∞·ª£c gi·∫£i ph√≥ng t·ª± ƒë·ªông.<br>
N·∫øu d√πng qu√° m·ª©c c√≥ th·ªÉ g√¢y l·ªói Stack Overflow.<br>
```c
                    +----------------------+    0x20005000  (ƒê·ªânh RAM)
                    |        Stack         |    (gi·∫£m d·∫ßn xu·ªëng)
                    +----------------------+
                    |        Heap          |    (malloc() c·∫•p ph√°t ƒë·ªông)
                    +----------------------+
                    |        .bss          |    (bi·∫øn to√†n c·ª•c ch∆∞a kh·ªüi t·∫°o)
                    +----------------------+
                    |        .data         |    (bi·∫øn to√†n c·ª•c c√≥ kh·ªüi t·∫°o)
                    +----------------------+
                    |   Ch∆∞∆°ng tr√¨nh ch·∫°y  |
                    +----------------------+    0x20000000 (B·∫Øt ƒë·∫ßu RAM)
```
___
# üöÄ Note: <br>
  + `Stack`: ƒë∆∞·ª£c chia l√†m 4 lo·∫°i :
<div style="text-align: center;">
  <img src="./_assets/types_of_stack.png" alt="CPU ARM" width="600">
</div>


==> Arm-Cortex-M3 s·ª≠ d·ª•ng __full descending stack__ .

___
## ‚ú® __Core register__
### Arm-Cortex-M3, b·ªô thanh ghi g·ªìm 16 thanh ghi, R0-R15. Ngo√†i ra c√≤n c√≥ c√°c thanh ƒë·∫∑c bi·ªát :


<div style="text-align: center;">
  <img src="./_assets/core_registers.png" alt="CPU ARM" width="700">
</div>

## ‚ú®Chi ti·∫øt v·ªÅ c√°c thanh ghi :
- `R0-R12`: 13 thanh ghi ƒëa d·ª•ng, d√πng ƒë·ªÉ t√≠nh to√°n. <br>
  + gi√° tr·ªã tr·∫£ v·ªÅ s·∫Ω ƒë∆∞·ª£c l∆∞u v√†o R0 . 
  + n·∫øu truy·ªÅn tham s·ªë v√†o h√†m 
    - R0 = tham s·ªë 1 
    - R1 = tham s·ªë 2
    - R2 = tham s·ªë 3
    - R3 = tham s·ªë 4
- `R13(Stack Pointer)` : tr·ªè ƒë·∫øn ƒë·ªânh Stack.<br>
  + C√≥ 2 Stack Pointer (c·∫•u h√¨nh ·ªü trong thanh ghi __CONTROL__) <br>
    - MSP (Main Stack Pointer) <br> 
    - PSP (Process Stack Pointer) <br>

- `R14(Link Register)` : thanh ghi ch·ª©a ƒë·ªãa ch·ªâ tr·∫£ v·ªÅ sau khi m·ªôt h√†m ƒë∆∞·ª£c g·ªçi b·∫±ng BL ho·∫∑c BLX <br>
  + Khi v√†o h√†m b√¨nh th∆∞·ªùng : 
    - Khi d√πng BL, gi√° tr·ªã l∆∞u v√†o LR l√† ƒë·ªãa ch·ªâ c·ªßa l·ªánh k·∫ø ti·∫øp +1.
    - Bit 0 c·ªßa gi√° tr·ªã LR ph·∫£i l√† 1 ƒë·ªÉ ƒë·∫£m b·∫£o CPU th·ª±c thi ·ªü ch·∫ø ƒë·ªô __Thumb-2__ <br>
    - Khi quay l·∫°i b·∫±ng BX LR, CPU ƒë·ªçc ƒë·ªãa ch·ªâ t·ª´ LR, n·∫øu bit 0 = 0, CPU s·∫Ω l·ªói __HardFault__
  + Khi v√†o h√†m ng·∫Øt :
    - Gi√° tr·ªã LR s·∫Ω ƒë∆∞·ª£c l∆∞u v√†o stack v√† LR s·∫Ω nh·∫≠n m·ªôt gi√° tr·ªã ƒë·∫∑c bi·ªát __EXC_RETURN__
```c
            |Gi√° tr·ªã LR(EXC_RETURN) |	          √ù nghƒ©a
            |      0xFFFFFFF1	    | Tr·ªü v·ªÅ Handler Mode, s·ª≠ d·ª•ng MSP
            |      0xFFFFFFF9	    | Tr·ªü v·ªÅ Thread Mode, s·ª≠ d·ª•ng MSP
            |      0xFFFFFFFD	    | Tr·ªü v·ªÅ Thread Mode, s·ª≠ d·ª•ng PSP (context switching)
```

- `R15(Program counter)` : ch·ª©a ƒë·ªãa ch·ªâ l·ªánh ƒëang ƒë∆∞·ª£c th·ª±c thi. <br>
  + Khi quay l·∫°i b·∫±ng BX LR, CPU ƒë·ªçc ƒë·ªãa ch·ªâ t·ª´ LR, n·∫øu bit 0 = 0, CPU s·∫Ω l·ªói __HardFault__ <br>
  + Tr√™n c√°c d√≤ng h·ªó tr·ª£ ARM full, nh∆∞ng Cortex-M3 ch·ªâ ch·∫°y __Thumb-2__

## üöÄ Note: <br>
  - `Thumb-2 state`: 
    + Do bit 24 c·ªßa thanh ghi EPSR = 1 (__Thumb state bit__) <br>
    ==> Arm-Cortex-M3 ch·ªâ ch·∫°y Thumb-2, kh√¥ng h·ªó tr·ª£ ch·∫ø ƒë·ªô ARM 32-bit .
    + Thumb-2 k·∫øt h·ª£p l·ªánh 16-bit v√† 32-bit gi√∫p __t·ªëi ∆∞u hi·ªáu su·∫•t__ v√† __ti·∫øt ki·ªám b·ªô nh·ªõ__ <br>
___
- `PSR(Program Status register)`: l∆∞u tr·ªØ th√¥ng tin tr·∫°ng th√°i c·ªßa CPU, gi√∫p qu·∫£n l√Ω c·ªù tr·∫°ng th√°i, tr·∫°ng th√°i ng·∫Øt, v√† m√£ exception ƒëang x·∫£y ra .
  + Application PSR (APSR) ‚Äì Ch·ª©a c·ªù tr·∫°ng th√°i (N, Z, C, V, Q).`APSR: Bit [31:27]`<br>
  + Interrupt PSR (IPSR) ‚Äì X√°c ƒë·ªãnh s·ªë ID c·ªßa exception/ng·∫Øt hi·ªán t·∫°i. `IPSR: Bit [8:0]`<br>
  + Execution PSR (EPSR) ‚Äì ƒêi·ªÅu khi·ªÉn ch·∫ø ƒë·ªô th·ª±c thi (ch·ªâ Thumb mode).EPSR: Bit [24]<br>

- `PRIMASK` : v√¥ hi·ªáu h√≥a to√†n b·ªô c√°c ng·∫Øt th√¥ng th∆∞·ªùng (IRQ), ngo·∫°i tr·ª´ __HardFault__ v√† __NMI__ <br>
```c
  //B·∫≠t PRIMASK =1  
    __ASM ("cpsid i");   
 
  //X√≥a PRIMASK = 0 
    __ASM ("cpsie i");
```

- `FAULTMASK`: V√¥ hi·ªáu h√≥a t·∫•t c·∫£ c√°c ng·∫Øt k·ªÉ c·∫£ __HardFault__, ngo·∫°i tr·ª´ __NMI__ <br>
```c
  //B·∫≠t FAULTMASK =1 (core_cm3.h)   
    __disable_irq();
      //ho·∫∑c 
    __ASM ("cpsid f");   

  //X√≥a FAULTMASK = 0 (core_cm3.h)   
    __enable_irq(); 
      //ho·∫∑c 
    __ASM ("cpsie f");
```
- `BASEPRI`: ngƒÉn ch·∫∑n vi·ªác k√≠ch ho·∫°t t·∫•t c·∫£ c√°c ngo·∫°i l·ªá c√≥ `m·ª©c ∆∞u ti√™n` <= `BASEPRI` <br>
```c
  __set_BASEPRI(0x40);  // Ch·∫∑n t·∫•t c·∫£ c√°c ng·∫Øt c√≥ gi√° tr·ªã ∆∞u ti√™n l·ªõn h∆°n 0x40 
    //ho·∫∑c 
  __ASM("MOV R0, #0x40 \n" " MSR BASEPRI, R0 \n");
    //ho·∫∑c 
  __ASM("MSR BASEPRI, %0" :: "r"(0x40));
```
- `CONTROL`: qu·∫£n l√Ω stack pointer, m·ª©c ƒë·∫∑c quy·ªÅn __privilege level__, v√† ch·∫ø ƒë·ªô th·ª±c thi __Thread/Handler Mode___ <br>
```sh
| Bit	|   T√™n	    |                     √ù nghƒ©a
|  0	|   nPRIV   |  0 = Ch·∫ø ƒë·ªô Privileged (ƒê·∫∑c quy·ªÅn, c√≥ quy·ªÅn truy c·∫≠p ƒë·∫ßy ƒë·ªß) 
|       |           |  1 = Ch·∫ø ƒë·ªô Unprivileged (Kh√¥ng ƒë·∫∑c quy·ªÅn, b·ªã h·∫°n ch·∫ø quy·ªÅn truy c·∫≠p) 
|  1	|   SPSEL	|  0 = S·ª≠ d·ª•ng MSP (Main Stack Pointer) 
|       |           |  1 = S·ª≠ d·ª•ng PSP (Process Stack Pointer)
```
```c
  // B·∫≠t bit nPRIV -> Unprivileged Mode
  __set_CONTROL(__get_CONTROL() | 0x1);
  // X√≥a bit nPRIV -> Privileged Mode
  // C√≥ th·ªÉ thay ƒë·ªïi nh∆∞ng ph·∫£i g·ªçi trong 1 h√†m ng·∫Øt n√†o ƒë√≥ 
  void SVC_Handler(void) {
    __set_CONTROL(__get_CONTROL() & ~0x1);
  } 
  void switch_to_privileged(void) {
    __ASM("SVC #0");  // G·ªçi ng·∫Øt SVC ƒë·ªÉ v√†o Privileged Mode
  }
```
```c
// B·∫≠t bit SPSEL -> D√πng PSP
  __set_CONTROL(__get_CONTROL() | 0x2);  
// X√≥a bit SPSEL -> D√πng MSP
  __set_CONTROL(__get_CONTROL() & ~0x2);  
```
## ‚ú® Interrupt <br>

- ARM Cortex-M3 h·ªó tr·ª£ 2 lo·∫°i ng·∫Øt ch√≠nh : <br>
    + `Exception`: C√°c s·ª± ki·ªán ƒë·∫∑c bi·ªát do ph·∫ßn c·ª©ng ho·∫∑c h·ªá th·ªëng t·∫°o ra (Reset, HardFault, SysTick,...)
    + `IRQ`: C√°c ng·∫Øt t·ª´ thi·∫øt b·ªã b√™n ngo√†i.
    + `Exception`c√≥ m·ª©c ∆∞u ti√™n __c·ªë ƒë·ªãnh__, c√≤n c√°c `IRQ`c√≥ th·ªÉ ƒë∆∞·ª£c l·∫≠p tr√¨nh ƒë·ªÉ `thay ƒë·ªïi` m·ª©c ∆∞u ti√™n.
    + `NMI` v√† `HardFault` c√≥ m·ª©c ∆∞u ti√™n cao nh·∫•t v√† kh√¥ng th·ªÉ b·ªã v√¥ hi·ªáu h√≥a.
- Qu√° tr√¨nh x·ª≠ l√Ω v√†o ng·∫Øt :
    + `b1`: CPU ho√†n th√†nh l·ªánh hi·ªán t·∫°i v√† ki·ªÉm tra ng·∫Øt
    + `b2`: CPU ch·ªçn ng·∫Øt c√≥ m·ª©c ∆∞u ti√™n cao nh·∫•t v√† ƒë·∫©y __xPSR, PC, LR, R12, R3, R2, R1, R0__ v√†o __stack__
    + `b3`: CPU ƒë·ªçc b·∫£ng vector tr√™n __bus ICode__ trong khi push d·ªØ li·ªáu tr√™n __bus DCode__
    + `b4`: N·∫øu ng·∫Øt l√† Reset, CPU n·∫°p gi√° tr·ªã SP t·ª´ b·∫£ng vector.
    + `b5`: CPU l·∫•y ƒë·ªãa ch·ªâ ISR t·ª´ b·∫£ng vector v√† n·∫°p v√†o __PC__
    + `b6`: CPU c·∫≠p nh·∫≠t gi√° tr·ªã __LR = EXC_RETURN__ 
    + `b7`: CPU th·ª±c thi ISR
- Qu√° tr√¨nh x·ª≠ l√Ω tho√°t kh·ªèi ng·∫Øt :
    + N·∫øu c√≥ m·ªôt ng·∫Øt pending c√≥ ƒë·ªô ∆∞u ti√™n cao h∆°n ‚Üí th·ª±c hi·ªán __Tail-Chaining__ (chuy·ªÉn ngay v√†o ng·∫Øt m·ªõi, <br>
    kh√¥ng c·∫ßn pop/push l·∫°i stack)
    + N·∫øu m·ªôt ISR tr∆∞·ªõc ƒë√≥ v·∫´n ƒëang x·ª≠ l√Ω ‚Üí quay l·∫°i ISR ƒë√≥.
    + N·∫øu kh√¥ng c√≤n ISR n√†o ƒëang ch·ªù ‚Üí quay v·ªÅ Thread Mode, kh√¥i ph·ª•c PC v√† ti·∫øp t·ª•c ch∆∞∆°ng tr√¨nh ch√≠nh. <br>


##  üîß ‚≠êÔ∏è ‚ù§Ô∏è ‚ú®üöÄ
---


<!-- ![CPU ARM](../_assets/CPU.png) -->