LIBRARY ieee
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY ROM_SEC_2 IS
PORT(
clk, en: IN std_logic;
addr_bus: IN unsigned (3 downto 0);
data_bus: OUT std_logic_vector (7 downto 0)
);
END ROM_SEC_2;

ARCHITECTURE ROM_SEC_2 OF ROM_SEC_2 IS
TYPE vector_array is array(0 to 15) of std_logic_vector (7 downto 0);
CONSTANT my_memory : vector_array := (x"81",
												  x"42",
												  x"24",
												  x"18",
												  x"18",
												  x"24",
												  x"42",
												  x"81",
												  x"81",
												  x"42",
												  x"24",
												  x"18",
												  x"18",
												  x"24",
												  x"42",
												  x"81"												  
												  );
BEGIN
PROCESS(clk)
BEGIN
if rising_edge(clk) then
	if (en='1') then
		data_bus<= my_memory(to_integer(addr_bus));
	else
		data_bus<= (OTHERS => 'Z');
	end if;
end if;
END PROCESS;
END ROM_SEC_1;