<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: STM32 FMC/FSMC peripheral driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:27 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__cpu__stm32__periph__fmc.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">STM32 FMC/FSMC peripheral driver<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__stm32.html">STM32</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>The <code>periph_fmc</code> module implements a driver for STM32 FMC/FSMC peripherals.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The <code>periph_fmc</code> module implements a driver for STM32 FMC/FSMC peripherals. </p>
<p>It supports</p><ul>
<li>NOR Flashes,</li>
<li>PSRAMs/SRAMs,</li>
<li>SDRAMs, and</li>
<li>Display Controllers with MCU 8-/16-bit parallel interface.</li>
</ul>
<p>NAND Flashes are not yet supported.</p>
<p>To use the FMC/FSMC, the <code>periph_fmc</code> module has to be enabled. To keep required data structures and resulting code as small as possible, a couple of pseudomodules are defined that have to be used in addition to the <code>periph_fmc</code> module to enable supported features. These are:</p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Module   </th><th class="markdownTableHeadLeft">Feature    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>periph_fmc_nor_sram</code>   </td><td class="markdownTableBodyLeft">enable NOR Flash and PSRAM/SRAM support    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><code>periph_fmc_sdram</code>   </td><td class="markdownTableBodyLeft">enable SDRAM support    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>periph_fmc_16bit</code>   </td><td class="markdownTableBodyLeft">enable 16-bit support    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><code>periph_fmc_32bit</code>   </td><td class="markdownTableBodyLeft">enable 32-bit support   </td></tr>
</table>
<p><br  />
 The board has then to define</p><ul>
<li>the corresponding features according to the connected external device,</li>
<li>the peripheral configuration of the FMC/FSMC of type <a class="el" href="structfmc__conf__t.html">fmc_conf_t</a>,</li>
<li>the configuration of the FMC banks which describe the connected external devices.</li>
</ul>
<p>As examples for such configurations, see <a class="el" href="group__boards__stm32l496g-disco.html">STM32L496G-DISCO</a> (FMC with Display and SRAM) or <a class="el" href="group__boards__stm32f429i-disc1.html">STM32F429I-DISC1</a> (FMC with SDRAM).</p>
<p>To use the RAM connected to the FMC as heap, the board has also to define <a class="el" href="#gaa0c9f4159e5629c9ed5c62118a4b110c">FMC_RAM_ADDR</a> and <a class="el" href="#ga237ddf955cf211da2030064d96f80c0e">FMC_RAM_LEN</a>. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="files" name="files"></a>
Files</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu__fmc_8h.html">cpu_fmc.h</a></td></tr>
<tr class="memdesc:cpu__fmc_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specific FMC definitions for the STM32. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__nor__sram__timing__t.html">fmc_nor_sram_timing_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing configuration for NOR/PSRAM/SRAM.  <a href="structfmc__nor__sram__timing__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__nor__sram__bank__conf__t.html">fmc_nor_sram_bank_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank configuration structure for NOR/PSRAM/SRAM.  <a href="structfmc__nor__sram__bank__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__sdram__timing__t.html">fmc_sdram_timing_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing configuration for SDRAM.  <a href="structfmc__sdram__timing__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__sdram__bank__conf__t.html">fmc_sdram_bank_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank configuration structure for SDRAM.  <a href="structfmc__sdram__bank__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__gpio__t.html">fmc_gpio_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC GPIO configuration type.  <a href="structfmc__gpio__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__conf__t.html">fmc_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC peripheral configuration.  <a href="structfmc__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structfmc__bank__conf__t.html">fmc_bank_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank configuration structure.  <a href="structfmc__bank__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaed7a824162ea5775855d1fde267aaeed" id="r_gaed7a824162ea5775855d1fde267aaeed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaed7a824162ea5775855d1fde267aaeed">FMC_BANK_CONFIG</a>(n)</td></tr>
<tr class="memdesc:gaed7a824162ea5775855d1fde267aaeed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gives the configuration of n-th bank.  <br /></td></tr>
<tr class="separator:gaed7a824162ea5775855d1fde267aaeed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f9230e11a78288f576ae2e9d92f5d4" id="r_ga01f9230e11a78288f576ae2e9d92f5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga01f9230e11a78288f576ae2e9d92f5d4">FMC_DATA_PIN_NUMOF</a>&#160;&#160;&#160;(32)</td></tr>
<tr class="memdesc:ga01f9230e11a78288f576ae2e9d92f5d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data pins used.  <br /></td></tr>
<tr class="separator:ga01f9230e11a78288f576ae2e9d92f5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c376973f7069198f5f31c4593383597" id="r_ga4c376973f7069198f5f31c4593383597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4c376973f7069198f5f31c4593383597">FMC_ADDR_PIN_NUMOF</a>&#160;&#160;&#160;(26)</td></tr>
<tr class="memdesc:ga4c376973f7069198f5f31c4593383597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of address pins used.  <br /></td></tr>
<tr class="separator:ga4c376973f7069198f5f31c4593383597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c9f4159e5629c9ed5c62118a4b110c" id="r_gaa0c9f4159e5629c9ed5c62118a4b110c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa0c9f4159e5629c9ed5c62118a4b110c">FMC_RAM_ADDR</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="memdesc:gaa0c9f4159e5629c9ed5c62118a4b110c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start address of the heap for the FMC RAM.  <br /></td></tr>
<tr class="separator:gaa0c9f4159e5629c9ed5c62118a4b110c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ddf955cf211da2030064d96f80c0e" id="r_ga237ddf955cf211da2030064d96f80c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga237ddf955cf211da2030064d96f80c0e">FMC_RAM_LEN</a>&#160;&#160;&#160;1024K</td></tr>
<tr class="memdesc:ga237ddf955cf211da2030064d96f80c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the heap for the FMC RAM.  <br /></td></tr>
<tr class="separator:ga237ddf955cf211da2030064d96f80c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Type declarations for NOR Flash, PSRAM and SRAM</h2></td></tr>
<tr class="memitem:ga6685a1b712ad877fd3db27f387c8afac" id="r_ga6685a1b712ad877fd3db27f387c8afac"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6685a1b712ad877fd3db27f387c8afac">fmc_access_mode_t</a> { <a class="el" href="#gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3">FMC_MODE_A</a> = 0
, <a class="el" href="#gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc">FMC_MODE_B</a> = 1
, <a class="el" href="#gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22">FMC_MODE_C</a> = 2
, <a class="el" href="#gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e">FMC_MODE_D</a> = 3
 }</td></tr>
<tr class="memdesc:ga6685a1b712ad877fd3db27f387c8afac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory access modes for NOR/PSRAM/SRAM in extended mode.  <a href="#ga6685a1b712ad877fd3db27f387c8afac">More...</a><br /></td></tr>
<tr class="separator:ga6685a1b712ad877fd3db27f387c8afac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Type declarations for SDRAMs</h2></td></tr>
<tr class="memitem:gaeac94cf807dec0e1a375da386380f043" id="r_gaeac94cf807dec0e1a375da386380f043"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaeac94cf807dec0e1a375da386380f043">fmc_bust_length_t</a> { <br />
&#160;&#160;<b>FMC_BURST_LENGTH_1</b> = 0
, <b>FMC_BURST_LENGTH_2</b> = 1
, <b>FMC_BURST_LENGTH_4</b> = 2
, <b>FMC_BURST_LENGTH_8</b> = 3
, <br />
&#160;&#160;<b>FMC_BURST_LENGTH_16</b> = 4
, <b>FMC_BURST_LENGTH_32</b> = 5
, <b>FMC_BURST_LENGTH_64</b> = 6
, <b>FMC_BURST_LENGTH_FULL</b> = 7
<br />
 }</td></tr>
<tr class="memdesc:gaeac94cf807dec0e1a375da386380f043"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Burst Length as an exponent of a power of two.  <a href="#gaeac94cf807dec0e1a375da386380f043">More...</a><br /></td></tr>
<tr class="separator:gaeac94cf807dec0e1a375da386380f043"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Type declarations that are common for all memories</h2></td></tr>
<tr class="memitem:gaef94480dd64bc489e5f33a798dbf860f" id="r_gaef94480dd64bc489e5f33a798dbf860f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaef94480dd64bc489e5f33a798dbf860f">fmc_bank_t</a> { <a class="el" href="#ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8">FMC_BANK_1</a> = 1
 }</td></tr>
<tr class="memdesc:gaef94480dd64bc489e5f33a798dbf860f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory banks.  <a href="#gaef94480dd64bc489e5f33a798dbf860f">More...</a><br /></td></tr>
<tr class="separator:gaef94480dd64bc489e5f33a798dbf860f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e434ef101e4cbe9af5e00001698efe" id="r_ga57e434ef101e4cbe9af5e00001698efe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga57e434ef101e4cbe9af5e00001698efe">fmc_mem_type_t</a> { <br />
&#160;&#160;<a class="el" href="#gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196">FMC_SRAM</a> = 0
, <a class="el" href="#gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c">FMC_PSRAM</a> = 1
, <a class="el" href="#gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052">FMC_NOR</a> = 2
, <a class="el" href="#gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37">FMC_NAND</a> = 3
, <br />
&#160;&#160;<a class="el" href="#gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8">FMC_SDRAM</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:ga57e434ef101e4cbe9af5e00001698efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory types supported by the FMC controller.  <a href="#ga57e434ef101e4cbe9af5e00001698efe">More...</a><br /></td></tr>
<tr class="separator:ga57e434ef101e4cbe9af5e00001698efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ab40a19c345116d07e001b7b3115e7" id="r_gaa5ab40a19c345116d07e001b7b3115e7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa5ab40a19c345116d07e001b7b3115e7">fmc_bus_width_t</a> { <a class="el" href="#ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a">FMC_BUS_WIDTH_8BIT</a> = 0
, <a class="el" href="#ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876">FMC_BUS_WIDTH_16BIT</a> = 1
, <a class="el" href="#ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2">FMC_BUS_WIDTH_32BIT</a> = 2
 }</td></tr>
<tr class="memdesc:gaa5ab40a19c345116d07e001b7b3115e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory data bus widths.  <a href="#gaa5ab40a19c345116d07e001b7b3115e7">More...</a><br /></td></tr>
<tr class="separator:gaa5ab40a19c345116d07e001b7b3115e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689625e82f72aff1d53930590122c815" id="r_ga689625e82f72aff1d53930590122c815"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga689625e82f72aff1d53930590122c815">fmc_bank_id_t</a></td></tr>
<tr class="memdesc:ga689625e82f72aff1d53930590122c815"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC bank identifier.  <br /></td></tr>
<tr class="separator:ga689625e82f72aff1d53930590122c815"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga4c376973f7069198f5f31c4593383597" name="ga4c376973f7069198f5f31c4593383597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c376973f7069198f5f31c4593383597">&#9670;&#160;</a></span>FMC_ADDR_PIN_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_ADDR_PIN_NUMOF&#160;&#160;&#160;(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of address pins used. </p>
<p>The number of configured address pins depends on the memory types used. NORs, PSRAMs and SRAMs (module <code>periph_fmc_nor_sram</code>) use up to 26 address signals A0...A25 if address/data multiplexing is not used. SDRAMs (module <code>periph_fmc_sdram</code>) use only up to 13 address signals A0...A12. NANDs (module <code>periph_fmc_sdram</code>) don't need separate address signals. The type of used memories is specified by the corresponding pseudomodules. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00105">105</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="gaed7a824162ea5775855d1fde267aaeed" name="gaed7a824162ea5775855d1fde267aaeed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7a824162ea5775855d1fde267aaeed">&#9670;&#160;</a></span>FMC_BANK_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_BANK_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>n</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(&amp;<a class="code hl_variable" href="boards_2stm32f429i-disc1_2include_2periph__conf_8h.html#add49387d2037a38d9513076fde50933b">fmc_bank_config</a>[n])</div>
<div class="ttc" id="aboards_2stm32f429i-disc1_2include_2periph__conf_8h_html_add49387d2037a38d9513076fde50933b"><div class="ttname"><a href="boards_2stm32f429i-disc1_2include_2periph__conf_8h.html#add49387d2037a38d9513076fde50933b">fmc_bank_config</a></div><div class="ttdeci">static const fmc_bank_conf_t fmc_bank_config[]</div><div class="ttdoc">FMC Bank configuration.</div><div class="ttdef"><b>Definition</b> <a href="boards_2stm32f429i-disc1_2include_2periph__conf_8h_source.html#l00200">periph_conf.h:200</a></div></div>
</div><!-- fragment -->
<p>Gives the configuration of n-th bank. </p>
<p>This macro gives a pointer to the n-th entry of type <a class="el" href="structfmc__bank__conf__t.html">fmc_bank_conf_t</a> of the banks configured by the board in the <a class="el" href="boards_2stm32f429i-disc1_2include_2periph__conf_8h.html#add49387d2037a38d9513076fde50933b">fmc_bank_config</a> array. n is in the range 0 ... <a class="el" href="boards_2stm32f429i-disc1_2include_2periph__conf_8h.html#a2f63d116fde140ff8032d5e60928856a">FMC_BANK_NUMOF</a> - 1. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00075">75</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ga01f9230e11a78288f576ae2e9d92f5d4" name="ga01f9230e11a78288f576ae2e9d92f5d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f9230e11a78288f576ae2e9d92f5d4">&#9670;&#160;</a></span>FMC_DATA_PIN_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_DATA_PIN_NUMOF&#160;&#160;&#160;(32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of data pins used. </p>
<p>The number of configured data pins depends on the memory with the maximum data bus width. The maximum data bus width used has to be specified by the pseudomodules <code>periph_fmc_16bit</code> and <code>periph_fmc_32bit</code>. 8 bit data bus width is the default. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00087">87</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="gaa0c9f4159e5629c9ed5c62118a4b110c" name="gaa0c9f4159e5629c9ed5c62118a4b110c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c9f4159e5629c9ed5c62118a4b110c">&#9670;&#160;</a></span>FMC_RAM_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_RAM_ADDR&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start address of the heap for the FMC RAM. </p>
<p>This variable has to be defined in <code>Makefile.include</code> of the board definition to use the a RAM connected to the FMC as heap. It has to correspond to the <a class="el" href="structfmc__bank__conf__t.html#a87919d7f622d6c30099f9e9e70d91236">fmc_bank_conf_t::address</a> in FMC bank configuration.</p>
<dl class="section note"><dt>Note</dt><dd><code>FMC_RAM_ADDR</code> is not a macro and cannot be used in C code. It is just defined for documentation purpose. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00123">123</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ga237ddf955cf211da2030064d96f80c0e" name="ga237ddf955cf211da2030064d96f80c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237ddf955cf211da2030064d96f80c0e">&#9670;&#160;</a></span>FMC_RAM_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC_RAM_LEN&#160;&#160;&#160;1024K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Length of the heap for the FMC RAM. </p>
<p>This variable has to be defined in <code>Makefile.include</code> of the board definition to use the a RAM connected to the FMC as heap. It has to correspond to the <a class="el" href="structfmc__bank__conf__t.html#a9b8a15c5cf21ff566054d3d6b7a99314">fmc_bank_conf_t::size</a> in FMC bank configuration. Since it is used in linker script, it has to be defined in kByte with suffix <code>K</code>, e.g. <code>1024K</code>.</p>
<dl class="section note"><dt>Note</dt><dd><code>FMC_RAM_SIZE</code> is not a macro and cannot be used in C code. It is just defined for documentation purpose. </dd></dl>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00137">137</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga689625e82f72aff1d53930590122c815" name="ga689625e82f72aff1d53930590122c815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga689625e82f72aff1d53930590122c815">&#9670;&#160;</a></span>fmc_bank_id_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="#ga689625e82f72aff1d53930590122c815">fmc_bank_id_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FMC bank identifier. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00372">372</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga6685a1b712ad877fd3db27f387c8afac" name="ga6685a1b712ad877fd3db27f387c8afac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6685a1b712ad877fd3db27f387c8afac">&#9670;&#160;</a></span>fmc_access_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#ga6685a1b712ad877fd3db27f387c8afac">fmc_access_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory access modes for NOR/PSRAM/SRAM in extended mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3" name="gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3"></a>FMC_MODE_A&#160;</td><td class="fielddoc"><p>Access mode A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc" name="gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc"></a>FMC_MODE_B&#160;</td><td class="fielddoc"><p>Access mode B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22" name="gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22"></a>FMC_MODE_C&#160;</td><td class="fielddoc"><p>Access mode C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e" name="gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e"></a>FMC_MODE_D&#160;</td><td class="fielddoc"><p>Access mode D. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00147">147</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="gaef94480dd64bc489e5f33a798dbf860f" name="gaef94480dd64bc489e5f33a798dbf860f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef94480dd64bc489e5f33a798dbf860f">&#9670;&#160;</a></span>fmc_bank_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#gaef94480dd64bc489e5f33a798dbf860f">fmc_bank_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory banks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8" name="ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8"></a>FMC_BANK_1&#160;</td><td class="fielddoc"><p>Bank 1 is always available and used for NOR, PSRAM, SRAM. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00320">320</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="gaa5ab40a19c345116d07e001b7b3115e7" name="gaa5ab40a19c345116d07e001b7b3115e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ab40a19c345116d07e001b7b3115e7">&#9670;&#160;</a></span>fmc_bus_width_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#gaa5ab40a19c345116d07e001b7b3115e7">fmc_bus_width_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory data bus widths. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a" name="ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a"></a>FMC_BUS_WIDTH_8BIT&#160;</td><td class="fielddoc"><p>8 bit data bus width </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876" name="ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876"></a>FMC_BUS_WIDTH_16BIT&#160;</td><td class="fielddoc"><p>16 bit data bus width </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2" name="ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2"></a>FMC_BUS_WIDTH_32BIT&#160;</td><td class="fielddoc"><p>32 bit data bus width </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00351">351</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="gaeac94cf807dec0e1a375da386380f043" name="gaeac94cf807dec0e1a375da386380f043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeac94cf807dec0e1a375da386380f043">&#9670;&#160;</a></span>fmc_bust_length_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#gaeac94cf807dec0e1a375da386380f043">fmc_bust_length_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDRAM Burst Length as an exponent of a power of two. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00197">197</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ga57e434ef101e4cbe9af5e00001698efe" name="ga57e434ef101e4cbe9af5e00001698efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57e434ef101e4cbe9af5e00001698efe">&#9670;&#160;</a></span>fmc_mem_type_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#ga57e434ef101e4cbe9af5e00001698efe">fmc_mem_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory types supported by the FMC controller. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196" name="gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196"></a>FMC_SRAM&#160;</td><td class="fielddoc"><p>SRAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c" name="gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c"></a>FMC_PSRAM&#160;</td><td class="fielddoc"><p>PSRAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052" name="gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052"></a>FMC_NOR&#160;</td><td class="fielddoc"><p>NOR Flash. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37" name="gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37"></a>FMC_NAND&#160;</td><td class="fielddoc"><p>NAND Flash. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8" name="gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8"></a>FMC_SDRAM&#160;</td><td class="fielddoc"><p>SDRAM Controller used. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00340">340</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
