// Seed: 1596362485
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri1 id_2
);
  supply1 id_4;
  wire id_5;
  logic id_6;
  ;
  assign id_4 = -1;
  parameter id_7 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd97,
    parameter id_6  = 32'd27
) (
    output wire id_0,
    output wand id_1,
    input uwire id_2,
    output tri1 id_3,
    input wire id_4,
    input wire id_5,
    input supply1 _id_6,
    input uwire id_7,
    output wire id_8
);
  wire _id_10;
  parameter id_11 = 1;
  wire [id_10 : -1] id_12[id_6 : -1];
  module_0 modCall_1 (
      id_5,
      id_0,
      id_7
  );
endmodule
