{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "source": [
        "!apt-get install iverilog -y\n",
        "!iverilog -v"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "7Pyyjl0YZS-L",
        "outputId": "164f3774-5a73-471c-ca4e-b6f3d4510f92"
      },
      "execution_count": 11,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "iverilog is already the newest version (11.0-1.1).\n",
            "0 upgraded, 0 newly installed, 0 to remove and 2 not upgraded.\n",
            "Icarus Verilog version 11.0 (stable) ()\n",
            "\n",
            "Copyright 1998-2020 Stephen Williams\n",
            "\n",
            "  This program is free software; you can redistribute it and/or modify\n",
            "  it under the terms of the GNU General Public License as published by\n",
            "  the Free Software Foundation; either version 2 of the License, or\n",
            "  (at your option) any later version.\n",
            "\n",
            "  This program is distributed in the hope that it will be useful,\n",
            "  but WITHOUT ANY WARRANTY; without even the implied warranty of\n",
            "  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n",
            "  GNU General Public License for more details.\n",
            "\n",
            "  You should have received a copy of the GNU General Public License along\n",
            "  with this program; if not, write to the Free Software Foundation, Inc.,\n",
            "  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.\n",
            "\n",
            "iverilog: no source files.\n",
            "\n",
            "Usage: iverilog [-EiSuvV] [-B base] [-c cmdfile|-f cmdfile]\n",
            "                [-g1995|-g2001|-g2005|-g2005-sv|-g2009|-g2012] [-g<feature>]\n",
            "                [-D macro[=defn]] [-I includedir] [-L moduledir]\n",
            "                [-M [mode=]depfile] [-m module]\n",
            "                [-N file] [-o filename] [-p flag=value]\n",
            "                [-s topmodule] [-t target] [-T min|typ|max]\n",
            "                [-W class] [-y dir] [-Y suf] [-l file] source_file(s)\n",
            "\n",
            "See the man page for details.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "import subprocess\n",
        "\n",
        "with open(\"sequence_detector_tb.v\", \"w\") as f:\n",
        "    f.write(\"\"\"\n",
        "`timescale 1ns / 1ps\n",
        "module sequence_detector_tb;\n",
        "    reg clk, rst_n, in;\n",
        "    wire out;\n",
        "    sequence_detector uut (.clk(clk), .rst_n(rst_n), .in(in), .out(out));\n",
        "\n",
        "    initial begin\n",
        "        clk = 0;\n",
        "        forever #5 clk = ~clk;\n",
        "    end\n",
        "\n",
        "    integer errors = 0;\n",
        "    task check(input expected);\n",
        "        begin\n",
        "            #1; //\n",
        "            if (out !== expected) begin\n",
        "                $display(\"Time %t | Error: Input=%b, Expected=%b, Got=%b\", $time, in, expected, out);\n",
        "                errors = errors + 1;\n",
        "            end\n",
        "        end\n",
        "    endtask\n",
        "\n",
        "    initial begin\n",
        "        rst_n = 0; in = 0;\n",
        "        #15 rst_n = 1;\n",
        "\n",
        "        // sequence detect\n",
        "        @(negedge clk) in = 1; check(0); // S_IDLE -> S_1\n",
        "        @(negedge clk) in = 0; check(0); // S_1 -> S_10\n",
        "        @(negedge clk) in = 1; check(0); // S_10 -> S_101\n",
        "        @(negedge clk) in = 1; check(1); // S_101 -> S_1 (检测成功!)\n",
        "\n",
        "        // testing overlapping\n",
        "        @(negedge clk) in = 0; check(0); // S_1 -> S_10\n",
        "        @(negedge clk) in = 1; check(0); // S_10 -> S_101\n",
        "        @(negedge clk) in = 1; check(1); // S_101 -> S_1 (检测成功!)\n",
        "\n",
        "        @(negedge clk) in = 0; check(0);\n",
        "        #10;\n",
        "\n",
        "        if (errors == 0) $display(\"Mismatches: 0\");\n",
        "        else $display(\"Mismatches: %d\", errors);\n",
        "        $finish;\n",
        "    end\n",
        "endmodule\n",
        "\"\"\")\n",
        "\n",
        "code = \"\"\"\n",
        "`timescale 1ns / 1ps\n",
        "module sequence_detector (\n",
        "    input wire clk,\n",
        "    input wire rst_n,\n",
        "    input wire in,\n",
        "    output reg out\n",
        ");\n",
        "    localparam [1:0] S_IDLE = 2'd0,\n",
        "                     S_1    = 2'd1,\n",
        "                     S_10   = 2'd2,\n",
        "                     S_101  = 2'd3;\n",
        "\n",
        "    reg [1:0] state, next_state;\n",
        "\n",
        "    // update statues\n",
        "    always @(posedge clk or negedge rst_n)\n",
        "        if (!rst_n) state <= S_IDLE;\n",
        "        else state <= next_state;\n",
        "\n",
        "    // next statues and output logic\n",
        "    always @(*) begin\n",
        "        next_state = S_IDLE;\n",
        "        out = 0; // defualt output\n",
        "        case (state)\n",
        "            S_IDLE: next_state = (in) ? S_1 : S_IDLE;\n",
        "            S_1:    next_state = (in) ? S_1 : S_10;\n",
        "            S_10:   next_state = (in) ? S_101 : S_IDLE;\n",
        "            S_101:  begin\n",
        "                if (in) begin\n",
        "                    out = 1;\n",
        "                    next_state = S_1;\n",
        "                end else begin\n",
        "                    next_state = S_10; // ...1010 -> 10\n",
        "                end\n",
        "            end\n",
        "        endcase\n",
        "    end\n",
        "endmodule\n",
        "\"\"\"\n",
        "with open(\"sequence_detector_manual.v\", \"w\") as f:\n",
        "    f.write(code)\n",
        "\n",
        "output_dir = \"./manual_verification\"\n",
        "if not os.path.exists(output_dir): os.makedirs(output_dir)\n",
        "\n",
        "print(\"Compiling and Simulating...\")\n",
        "cmd = \"iverilog -o manual_test sequence_detector_manual.v sequence_detector_tb.v && vvp manual_test\"\n",
        "process = subprocess.run(cmd, shell=True, stdout=subprocess.PIPE, stderr=subprocess.PIPE, text=True)\n",
        "\n",
        "print(process.stdout)\n",
        "if \"Mismatches: 0\" in process.stdout:\n",
        "    print(\"\\n Success, Manual design verified.\")\n",
        "else:\n",
        "    print(\"\\n Failed, Check output above.\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "jtl-LBX9aj-8",
        "outputId": "b17dbed2-b88d-43f0-c777-622696be536d"
      },
      "execution_count": 12,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Compiling and Simulating...\n",
            "Mismatches: 0\n",
            "\n",
            "\n",
            " Success, Manual design verified.\n"
          ]
        }
      ]
    }
  ]
}