// Seed: 783577354
module module_0 (
    input wire id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri id_5,
    output supply0 id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_1 = 32'd91,
    parameter id_7 = 32'd80
) (
    input wire _id_0,
    inout supply1 _id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply0 id_4
    , id_6
);
  logic [7:0] _id_7, id_8[-1 : -1];
  logic [7:0][id_0 : -1] id_9;
  always id_6 <= 1;
  assign id_8 = id_9[-1];
  assign id_8[id_7*id_1] = id_1 || 1;
  assign id_6 = 1;
  localparam id_10 = 1;
  logic id_11 = -1'b0;
  assign id_11 = -1;
  assign id_2  = id_1 - id_3 & -1;
  id_12(
      id_3, id_0
  );
  assign id_9 = id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_4,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule : SymbolIdentifier
