
mad-fine-scale.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003174  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  0800322c  0800322c  0001322c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003710  08003710  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003710  08003710  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003710  08003710  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003710  08003710  00013710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003714  08003714  00013714  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003718  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  2000000c  08003724  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  08003724  00020344  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000ba7bd  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000088c7  00000000  00000000  000da7f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0003e43c  00000000  00000000  000e30b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002c28  00000000  00000000  001214f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003f68  00000000  00000000  00124120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00009d77  00000000  00000000  00128088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000389b5  00000000  00000000  00131dff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bc454  00000000  00000000  0016a7b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00226c08  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009c28  00000000  00000000  00226c5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08003214 	.word	0x08003214

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08003214 	.word	0x08003214

08000100 <__gnu_thumb1_case_sqi>:
 8000100:	b402      	push	{r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0049      	lsls	r1, r1, #1
 8000108:	5609      	ldrsb	r1, [r1, r0]
 800010a:	0049      	lsls	r1, r1, #1
 800010c:	448e      	add	lr, r1
 800010e:	bc02      	pop	{r1}
 8000110:	4770      	bx	lr
 8000112:	46c0      	nop			; (mov r8, r8)

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <_ZN7DisplayC1Ev>:
#include "Menu_Module.hpp"

Display::Display()
{
	static u8g2_t u8g2_instance;
	u8g2 = &u8g2_instance;
 8000414:	4b01      	ldr	r3, [pc, #4]	; (800041c <_ZN7DisplayC1Ev+0x8>)
 8000416:	6003      	str	r3, [r0, #0]
	return;
}
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			; (mov r8, r8)
 800041c:	20000028 	.word	0x20000028

08000420 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv>:
}

uint8_t u8x8_stm32_gpio_and_delay(U8X8_UNUSED u8x8_t *u8x8,
		U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int,
		U8X8_UNUSED void *arg_ptr)
{
 8000420:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t i;
	uint8_t buffer[4];
	switch (msg)
 8000422:	292d      	cmp	r1, #45	; 0x2d
 8000424:	d809      	bhi.n	800043a <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x1a>
 8000426:	2927      	cmp	r1, #39	; 0x27
 8000428:	d913      	bls.n	8000452 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x32>
 800042a:	392a      	subs	r1, #42	; 0x2a
 800042c:	0008      	movs	r0, r1
 800042e:	2901      	cmp	r1, #1
 8000430:	d809      	bhi.n	8000446 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x26>
 8000432:	2300      	movs	r3, #0
 8000434:	f7ff fe6e 	bl	8000114 <__gnu_thumb1_case_uqi>
 8000438:	1117      	.short	0x1117
 800043a:	294b      	cmp	r1, #75	; 0x4b
 800043c:	d020      	beq.n	8000480 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x60>
 800043e:	d805      	bhi.n	800044c <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x2c>
 8000440:	3940      	subs	r1, #64	; 0x40
 8000442:	290a      	cmp	r1, #10
 8000444:	d805      	bhi.n	8000452 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x32>
	default:
		u8x8_SetGPIOResult(u8x8, 1); // default return value
		break;
	}
	return 1;
}
 8000446:	2001      	movs	r0, #1
 8000448:	b004      	add	sp, #16
 800044a:	bd70      	pop	{r4, r5, r6, pc}
	switch (msg)
 800044c:	394c      	subs	r1, #76	; 0x4c
 800044e:	2907      	cmp	r1, #7
 8000450:	d9f9      	bls.n	8000446 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x26>
		u8x8_SetGPIOResult(u8x8, 1); // default return value
 8000452:	2301      	movs	r3, #1
 8000454:	3028      	adds	r0, #40	; 0x28
 8000456:	7003      	strb	r3, [r0, #0]
		break;
 8000458:	e7f5      	b.n	8000446 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x26>
		for (i = 0; i < arg_int; i++)
 800045a:	4293      	cmp	r3, r2
 800045c:	d0f3      	beq.n	8000446 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x26>
			__NOP();
 800045e:	46c0      	nop			; (mov r8, r8)
		for (i = 0; i < arg_int; i++)
 8000460:	3301      	adds	r3, #1
 8000462:	b2db      	uxtb	r3, r3
 8000464:	e7f9      	b.n	800045a <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x3a>
 8000466:	20a0      	movs	r0, #160	; 0xa0
 8000468:	0040      	lsls	r0, r0, #1
		for (i = 0; i < arg_int; i++)
 800046a:	4293      	cmp	r3, r2
 800046c:	d0eb      	beq.n	8000446 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x26>
 800046e:	0001      	movs	r1, r0
				__NOP();
 8000470:	46c0      	nop			; (mov r8, r8)
			for (uint16_t n = 0; n < 320; n++)
 8000472:	3901      	subs	r1, #1
 8000474:	b289      	uxth	r1, r1
 8000476:	2900      	cmp	r1, #0
 8000478:	d1fa      	bne.n	8000470 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x50>
		for (i = 0; i < arg_int; i++)
 800047a:	3301      	adds	r3, #1
 800047c:	b2db      	uxtb	r3, r3
 800047e:	e7f4      	b.n	800046a <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x4a>
		buffer[0] = 0x00;
 8000480:	4b0c      	ldr	r3, [pc, #48]	; (80004b4 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x94>)
 8000482:	ac03      	add	r4, sp, #12
		HAL_I2C_Master_Transmit(&hi2c1, 0x3c << 1, (uint8_t *)buffer, 3, 500);
 8000484:	26fa      	movs	r6, #250	; 0xfa
		buffer[0] = 0x00;
 8000486:	8023      	strh	r3, [r4, #0]
		buffer[2] = 0x10; //disable charge pump
 8000488:	2310      	movs	r3, #16
		HAL_I2C_Master_Transmit(&hi2c1, 0x3c << 1, (uint8_t *)buffer, 3, 500);
 800048a:	4d0b      	ldr	r5, [pc, #44]	; (80004b8 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x98>)
 800048c:	0076      	lsls	r6, r6, #1
		buffer[2] = 0x10; //disable charge pump
 800048e:	70a3      	strb	r3, [r4, #2]
		HAL_I2C_Master_Transmit(&hi2c1, 0x3c << 1, (uint8_t *)buffer, 3, 500);
 8000490:	0022      	movs	r2, r4
 8000492:	2178      	movs	r1, #120	; 0x78
 8000494:	0028      	movs	r0, r5
 8000496:	9600      	str	r6, [sp, #0]
 8000498:	3b0d      	subs	r3, #13
 800049a:	f001 fe39 	bl	8002110 <HAL_I2C_Master_Transmit>
		buffer[2] = 0x14; //enable charge pump
 800049e:	4b07      	ldr	r3, [pc, #28]	; (80004bc <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x9c>)
		HAL_I2C_Master_Transmit(&hi2c1, 0x3c << 1, (uint8_t *)buffer, 4, 500);
 80004a0:	0022      	movs	r2, r4
		buffer[2] = 0x14; //enable charge pump
 80004a2:	8063      	strh	r3, [r4, #2]
		HAL_I2C_Master_Transmit(&hi2c1, 0x3c << 1, (uint8_t *)buffer, 4, 500);
 80004a4:	2178      	movs	r1, #120	; 0x78
 80004a6:	2304      	movs	r3, #4
 80004a8:	0028      	movs	r0, r5
 80004aa:	9600      	str	r6, [sp, #0]
 80004ac:	f001 fe30 	bl	8002110 <HAL_I2C_Master_Transmit>
		break;
 80004b0:	e7c9      	b.n	8000446 <_Z25u8x8_stm32_gpio_and_delayP11u8x8_structhhPv+0x26>
 80004b2:	46c0      	nop			; (mov r8, r8)
 80004b4:	ffff8d00 	.word	0xffff8d00
 80004b8:	20000218 	.word	0x20000218
 80004bc:	ffffaf14 	.word	0xffffaf14

080004c0 <_Z16u8x8_byte_hw_i2cP11u8x8_structhhPv>:

uint8_t u8x8_byte_hw_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80004c0:	b513      	push	{r0, r1, r4, lr}
 80004c2:	3914      	subs	r1, #20
 80004c4:	0014      	movs	r4, r2
 80004c6:	0008      	movs	r0, r1
 80004c8:	001a      	movs	r2, r3
 80004ca:	290c      	cmp	r1, #12
 80004cc:	d813      	bhi.n	80004f6 <_Z16u8x8_byte_hw_i2cP11u8x8_structhhPv+0x36>
 80004ce:	f7ff fe21 	bl	8000114 <__gnu_thumb1_case_uqi>
 80004d2:	1210      	.short	0x1210
 80004d4:	10100712 	.word	0x10100712
 80004d8:	12121212 	.word	0x12121212
 80004dc:	1212      	.short	0x1212
 80004de:	10          	.byte	0x10
 80004df:	00          	.byte	0x00
	switch (msg)
	{
	case U8X8_MSG_BYTE_SEND:
		HAL_I2C_Master_Transmit(&hi2c1, 0x3c << 1, (uint8_t *)arg_ptr, arg_int, 500);
 80004e0:	21fa      	movs	r1, #250	; 0xfa
 80004e2:	0049      	lsls	r1, r1, #1
 80004e4:	9100      	str	r1, [sp, #0]
 80004e6:	397d      	subs	r1, #125	; 0x7d
 80004e8:	4804      	ldr	r0, [pc, #16]	; (80004fc <_Z16u8x8_byte_hw_i2cP11u8x8_structhhPv+0x3c>)
 80004ea:	b2a3      	uxth	r3, r4
 80004ec:	39ff      	subs	r1, #255	; 0xff
 80004ee:	f001 fe0f 	bl	8002110 <HAL_I2C_Master_Transmit>
 80004f2:	2001      	movs	r0, #1
		break;
	default:
		return 0;
	}
	return 1;
}
 80004f4:	bd16      	pop	{r1, r2, r4, pc}
		return 0;
 80004f6:	2000      	movs	r0, #0
 80004f8:	e7fc      	b.n	80004f4 <_Z16u8x8_byte_hw_i2cP11u8x8_structhhPv+0x34>
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	20000218 	.word	0x20000218

08000500 <_ZN7Display5setupEPFhP11u8x8_structhhPvES4_>:
{
 8000500:	b570      	push	{r4, r5, r6, lr}
	HAL_Delay(500);
 8000502:	25fa      	movs	r5, #250	; 0xfa
{
 8000504:	0004      	movs	r4, r0
	u8g2_Setup_ssd1306_i2c_128x32_univision_2(u8g2, U8G2_R0, (u8x8_byte_hw_i2c), (u8x8_stm32_gpio_and_delay));
 8000506:	4b12      	ldr	r3, [pc, #72]	; (8000550 <_ZN7Display5setupEPFhP11u8x8_structhhPvES4_+0x50>)
 8000508:	4a12      	ldr	r2, [pc, #72]	; (8000554 <_ZN7Display5setupEPFhP11u8x8_structhhPvES4_+0x54>)
 800050a:	4913      	ldr	r1, [pc, #76]	; (8000558 <_ZN7Display5setupEPFhP11u8x8_structhhPvES4_+0x58>)
	HAL_Delay(500);
 800050c:	006d      	lsls	r5, r5, #1
	u8g2_Setup_ssd1306_i2c_128x32_univision_2(u8g2, U8G2_R0, (u8x8_byte_hw_i2c), (u8x8_stm32_gpio_and_delay));
 800050e:	6800      	ldr	r0, [r0, #0]
 8000510:	f000 fbf8 	bl	8000d04 <u8g2_Setup_ssd1306_i2c_128x32_univision_2>
	HAL_Delay(500);
 8000514:	0028      	movs	r0, r5
 8000516:	f001 f923 	bl	8001760 <HAL_Delay>
	u8g2_InitDisplay(u8g2);
 800051a:	6820      	ldr	r0, [r4, #0]
 800051c:	f001 f860 	bl	80015e0 <u8x8_InitDisplay>
	HAL_Delay(500);
 8000520:	0028      	movs	r0, r5
 8000522:	f001 f91d 	bl	8001760 <HAL_Delay>
	u8g2_SetPowerSave(u8g2, 0);
 8000526:	2100      	movs	r1, #0
 8000528:	6820      	ldr	r0, [r4, #0]
 800052a:	f001 f860 	bl	80015ee <u8x8_SetPowerSave>
	HAL_Delay(1000);
 800052e:	20fa      	movs	r0, #250	; 0xfa
 8000530:	0080      	lsls	r0, r0, #2
 8000532:	f001 f915 	bl	8001760 <HAL_Delay>
	u8g2_ClearDisplay(u8g2);
 8000536:	6820      	ldr	r0, [r4, #0]
 8000538:	f000 fbd0 	bl	8000cdc <u8g2_ClearDisplay>
	u8g2_SetContrast(u8g2, 120);
 800053c:	6820      	ldr	r0, [r4, #0]
 800053e:	2178      	movs	r1, #120	; 0x78
 8000540:	f001 f85c 	bl	80015fc <u8x8_SetContrast>
	u8g2_SetFont(u8g2, u8g2_font_missingplanet_tr);
 8000544:	4905      	ldr	r1, [pc, #20]	; (800055c <_ZN7Display5setupEPFhP11u8x8_structhhPvES4_+0x5c>)
 8000546:	6820      	ldr	r0, [r4, #0]
 8000548:	f000 fdae 	bl	80010a8 <u8g2_SetFont>
}
 800054c:	bd70      	pop	{r4, r5, r6, pc}
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	08000421 	.word	0x08000421
 8000554:	080004c1 	.word	0x080004c1
 8000558:	08003664 	.word	0x08003664
 800055c:	08003298 	.word	0x08003298

08000560 <_ZN12Display_TestC1Ev>:
#include "ADC_Module.hpp"
#include "Display_Module.hpp"
#include "Encoder_Module.hpp"
#include "LED_Module.hpp"

class Peripherals
 8000560:	2300      	movs	r3, #0

Test::Test(){

}

Display_Test::Display_Test(){
 8000562:	b570      	push	{r4, r5, r6, lr}
 8000564:	0004      	movs	r4, r0
 8000566:	6003      	str	r3, [r0, #0]
 8000568:	6043      	str	r3, [r0, #4]
 800056a:	6083      	str	r3, [r0, #8]
 800056c:	60c3      	str	r3, [r0, #12]
 800056e:	6103      	str	r3, [r0, #16]
 8000570:	6143      	str	r3, [r0, #20]
 8000572:	2205      	movs	r2, #5
 8000574:	4911      	ldr	r1, [pc, #68]	; (80005bc <_ZN12Display_TestC1Ev+0x5c>)
 8000576:	3018      	adds	r0, #24
 8000578:	f002 fe3a 	bl	80031f0 <memcpy>
 800057c:	0020      	movs	r0, r4
 800057e:	2205      	movs	r2, #5
 8000580:	490f      	ldr	r1, [pc, #60]	; (80005c0 <_ZN12Display_TestC1Ev+0x60>)
 8000582:	301d      	adds	r0, #29
 8000584:	f002 fe34 	bl	80031f0 <memcpy>
	static Display display;
 8000588:	4e0e      	ldr	r6, [pc, #56]	; (80005c4 <_ZN12Display_TestC1Ev+0x64>)
 800058a:	7833      	ldrb	r3, [r6, #0]
 800058c:	f3bf 8f5b 	dmb	ish
 8000590:	4d0d      	ldr	r5, [pc, #52]	; (80005c8 <_ZN12Display_TestC1Ev+0x68>)
 8000592:	07db      	lsls	r3, r3, #31
 8000594:	d40a      	bmi.n	80005ac <_ZN12Display_TestC1Ev+0x4c>
 8000596:	0030      	movs	r0, r6
 8000598:	f002 fdf6 	bl	8003188 <__cxa_guard_acquire>
 800059c:	2800      	cmp	r0, #0
 800059e:	d005      	beq.n	80005ac <_ZN12Display_TestC1Ev+0x4c>
 80005a0:	0028      	movs	r0, r5
 80005a2:	f7ff ff37 	bl	8000414 <_ZN7DisplayC1Ev>
 80005a6:	0030      	movs	r0, r6
 80005a8:	f002 fdfb 	bl	80031a2 <__cxa_guard_release>
	peripherals.display = &display;
	peripherals.display->setup(u8x8_byte_hw_i2c, u8x8_stm32_gpio_and_delay);
 80005ac:	0028      	movs	r0, r5
	peripherals.display = &display;
 80005ae:	60a5      	str	r5, [r4, #8]
	peripherals.display->setup(u8x8_byte_hw_i2c, u8x8_stm32_gpio_and_delay);
 80005b0:	4a06      	ldr	r2, [pc, #24]	; (80005cc <_ZN12Display_TestC1Ev+0x6c>)
 80005b2:	4907      	ldr	r1, [pc, #28]	; (80005d0 <_ZN12Display_TestC1Ev+0x70>)
 80005b4:	f7ff ffa4 	bl	8000500 <_ZN7Display5setupEPFhP11u8x8_structhhPvES4_>

}
 80005b8:	0020      	movs	r0, r4
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	0800322c 	.word	0x0800322c
 80005c0:	08003231 	.word	0x08003231
 80005c4:	200000ac 	.word	0x200000ac
 80005c8:	200000b0 	.word	0x200000b0
 80005cc:	08000421 	.word	0x08000421
 80005d0:	080004c1 	.word	0x080004c1

080005d4 <_ZN12Display_Test7performEv>:

void Display_Test::perform(){
	u8g2_FirstPage(peripherals.display->u8g2);
 80005d4:	6883      	ldr	r3, [r0, #8]
void Display_Test::perform(){
 80005d6:	b570      	push	{r4, r5, r6, lr}
 80005d8:	0004      	movs	r4, r0
	u8g2_FirstPage(peripherals.display->u8g2);
 80005da:	6818      	ldr	r0, [r3, #0]
 80005dc:	f000 fb4e 	bl	8000c7c <u8g2_FirstPage>
	do
	{	u8g2_DrawStr(peripherals.display->u8g2, 4, 9, column_1_text);
 80005e0:	2509      	movs	r5, #9
 80005e2:	0023      	movs	r3, r4
 80005e4:	68a0      	ldr	r0, [r4, #8]
 80005e6:	002a      	movs	r2, r5
 80005e8:	2104      	movs	r1, #4
 80005ea:	3318      	adds	r3, #24
 80005ec:	6800      	ldr	r0, [r0, #0]
 80005ee:	f000 fd1b 	bl	8001028 <u8g2_DrawStr>
//		u8g2_DrawStr(peripherals.display->u8g2, 4, 21, column_1_str);
		u8g2_DrawStr(peripherals.display->u8g2, 44, 9, column_2_text);
 80005f2:	0023      	movs	r3, r4
 80005f4:	68a0      	ldr	r0, [r4, #8]
 80005f6:	331d      	adds	r3, #29
 80005f8:	002a      	movs	r2, r5
 80005fa:	212c      	movs	r1, #44	; 0x2c
 80005fc:	6800      	ldr	r0, [r0, #0]
 80005fe:	f000 fd13 	bl	8001028 <u8g2_DrawStr>
//		u8g2_DrawStr(peripherals.display->u8g2, 44, 21, column_2_str);

	} while (u8g2_NextPage(peripherals.display->u8g2));
 8000602:	68a3      	ldr	r3, [r4, #8]
 8000604:	6818      	ldr	r0, [r3, #0]
 8000606:	f000 fb47 	bl	8000c98 <u8g2_NextPage>
 800060a:	2800      	cmp	r0, #0
 800060c:	d1e9      	bne.n	80005e2 <_ZN12Display_Test7performEv+0xe>




		HAL_Delay(50);
 800060e:	3032      	adds	r0, #50	; 0x32
 8000610:	f001 f8a6 	bl	8001760 <HAL_Delay>
		return;
}
 8000614:	bd70      	pop	{r4, r5, r6, pc}
	...

08000618 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000618:	b530      	push	{r4, r5, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800061a:	250c      	movs	r5, #12
{
 800061c:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 800061e:	002a      	movs	r2, r5
 8000620:	2100      	movs	r1, #0
 8000622:	a801      	add	r0, sp, #4
 8000624:	f002 fded 	bl	8003202 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000628:	4c1b      	ldr	r4, [pc, #108]	; (8000698 <MX_ADC1_Init+0x80>)
 800062a:	4b1c      	ldr	r3, [pc, #112]	; (800069c <MX_ADC1_Init+0x84>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800062c:	2204      	movs	r2, #4
  hadc1.Instance = ADC1;
 800062e:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000630:	2380      	movs	r3, #128	; 0x80
 8000632:	05db      	lsls	r3, r3, #23
 8000634:	6063      	str	r3, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000636:	2300      	movs	r3, #0
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000638:	6162      	str	r2, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 800063a:	3a03      	subs	r2, #3
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063c:	18a1      	adds	r1, r4, r2
 800063e:	77cb      	strb	r3, [r1, #31]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000640:	0021      	movs	r1, r4
 8000642:	312c      	adds	r1, #44	; 0x2c
 8000644:	700b      	strb	r3, [r1, #0]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
  hadc1.Init.OversamplingMode = ENABLE;
 8000646:	0021      	movs	r1, r4
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000648:	0020      	movs	r0, r4
  hadc1.Init.OversamplingMode = ENABLE;
 800064a:	313c      	adds	r1, #60	; 0x3c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800064c:	8323      	strh	r3, [r4, #24]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800064e:	60a3      	str	r3, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000650:	60e3      	str	r3, [r4, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000652:	6123      	str	r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000654:	76a3      	strb	r3, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000656:	61e2      	str	r2, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000658:	6263      	str	r3, [r4, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800065a:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800065c:	6323      	str	r3, [r4, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800065e:	6363      	str	r3, [r4, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000660:	63a3      	str	r3, [r4, #56]	; 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8000662:	700a      	strb	r2, [r1, #0]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8000664:	6425      	str	r5, [r4, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8000666:	6463      	str	r3, [r4, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000668:	64a3      	str	r3, [r4, #72]	; 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800066a:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800066c:	f001 f89a 	bl	80017a4 <HAL_ADC_Init>
 8000670:	2800      	cmp	r0, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x60>
  {
    Error_Handler();
 8000674:	f000 f998 	bl	80009a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000678:	4b09      	ldr	r3, [pc, #36]	; (80006a0 <MX_ADC1_Init+0x88>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800067a:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 800067c:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800067e:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000680:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000682:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000684:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000686:	f001 f9a1 	bl	80019cc <HAL_ADC_ConfigChannel>
 800068a:	2800      	cmp	r0, #0
 800068c:	d001      	beq.n	8000692 <MX_ADC1_Init+0x7a>
  {
    Error_Handler();
 800068e:	f000 f98b 	bl	80009a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000692:	b005      	add	sp, #20
 8000694:	bd30      	pop	{r4, r5, pc}
 8000696:	46c0      	nop			; (mov r8, r8)
 8000698:	200001b4 	.word	0x200001b4
 800069c:	40012400 	.word	0x40012400
 80006a0:	04000002 	.word	0x04000002

080006a4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006a4:	b510      	push	{r4, lr}
 80006a6:	0004      	movs	r4, r0
 80006a8:	b08e      	sub	sp, #56	; 0x38

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006aa:	2214      	movs	r2, #20
 80006ac:	2100      	movs	r1, #0
 80006ae:	a802      	add	r0, sp, #8
 80006b0:	f002 fda7 	bl	8003202 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006b4:	221c      	movs	r2, #28
 80006b6:	2100      	movs	r1, #0
 80006b8:	a807      	add	r0, sp, #28
 80006ba:	f002 fda2 	bl	8003202 <memset>
  if(adcHandle->Instance==ADC1)
 80006be:	4b17      	ldr	r3, [pc, #92]	; (800071c <HAL_ADC_MspInit+0x78>)
 80006c0:	6822      	ldr	r2, [r4, #0]
 80006c2:	429a      	cmp	r2, r3
 80006c4:	d128      	bne.n	8000718 <HAL_ADC_MspInit+0x74>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006c6:	2380      	movs	r3, #128	; 0x80
 80006c8:	01db      	lsls	r3, r3, #7
 80006ca:	9307      	str	r3, [sp, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80006cc:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006ce:	a807      	add	r0, sp, #28
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80006d0:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006d2:	f002 f945 	bl	8002960 <HAL_RCCEx_PeriphCLKConfig>
 80006d6:	2800      	cmp	r0, #0
 80006d8:	d001      	beq.n	80006de <HAL_ADC_MspInit+0x3a>
    {
      Error_Handler();
 80006da:	f000 f965 	bl	80009a8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006de:	2080      	movs	r0, #128	; 0x80
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <HAL_ADC_MspInit+0x7c>)
 80006e2:	0340      	lsls	r0, r0, #13
 80006e4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80006e6:	4301      	orrs	r1, r0
 80006e8:	6419      	str	r1, [r3, #64]	; 0x40

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ea:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 80006ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006ee:	4002      	ands	r2, r0
 80006f0:	9200      	str	r2, [sp, #0]
 80006f2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = INA_OUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(INA_OUT_GPIO_Port, &GPIO_InitStruct);
 80006f6:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f8:	430a      	orrs	r2, r1
 80006fa:	635a      	str	r2, [r3, #52]	; 0x34
 80006fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(INA_OUT_GPIO_Port, &GPIO_InitStruct);
 80006fe:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000700:	400b      	ands	r3, r1
 8000702:	9301      	str	r3, [sp, #4]
 8000704:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = INA_OUT_Pin;
 8000706:	2302      	movs	r3, #2
 8000708:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800070a:	185b      	adds	r3, r3, r1
 800070c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	2300      	movs	r3, #0
    HAL_GPIO_Init(INA_OUT_GPIO_Port, &GPIO_InitStruct);
 8000710:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000712:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(INA_OUT_GPIO_Port, &GPIO_InitStruct);
 8000714:	f001 fac4 	bl	8001ca0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000718:	b00e      	add	sp, #56	; 0x38
 800071a:	bd10      	pop	{r4, pc}
 800071c:	40012400 	.word	0x40012400
 8000720:	40021000 	.word	0x40021000

08000724 <MX_GPIO_Init>:
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
     PF1-OSC_OUT (PF1)   ------> RCC_OSC_EN
*/
void MX_GPIO_Init(void)
{
 8000724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000726:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000728:	2214      	movs	r2, #20
 800072a:	2100      	movs	r1, #0
 800072c:	a805      	add	r0, sp, #20
 800072e:	f002 fd68 	bl	8003202 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000732:	2004      	movs	r0, #4
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000734:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000736:	4b36      	ldr	r3, [pc, #216]	; (8000810 <MX_GPIO_Init+0xec>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000738:	2702      	movs	r7, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073a:	6b59      	ldr	r1, [r3, #52]	; 0x34
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISPLAY_ENABLE_Pin|BRIDGE_ENABLE_Pin|DPOT_HVC_A0_Pin|INA_ENABLE_Pin, GPIO_PIN_RESET);
 800073c:	25a0      	movs	r5, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073e:	4301      	orrs	r1, r0
 8000740:	6359      	str	r1, [r3, #52]	; 0x34
 8000742:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOA, DISPLAY_ENABLE_Pin|BRIDGE_ENABLE_Pin|DPOT_HVC_A0_Pin|INA_ENABLE_Pin, GPIO_PIN_RESET);
 8000744:	05ed      	lsls	r5, r5, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000746:	4002      	ands	r2, r0
 8000748:	9200      	str	r2, [sp, #0]
 800074a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800074e:	301c      	adds	r0, #28
 8000750:	4301      	orrs	r1, r0
 8000752:	6359      	str	r1, [r3, #52]	; 0x34
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000754:	2108      	movs	r1, #8
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000756:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  /*Configure GPIO pins : PC13 PC14 PC15 PC6
                           PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	2400      	movs	r4, #0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800075a:	4002      	ands	r2, r0
 800075c:	9201      	str	r2, [sp, #4]
 800075e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000760:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOA, DISPLAY_ENABLE_Pin|BRIDGE_ENABLE_Pin|DPOT_HVC_A0_Pin|INA_ENABLE_Pin, GPIO_PIN_RESET);
 8000762:	0028      	movs	r0, r5
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000764:	4332      	orrs	r2, r6
 8000766:	635a      	str	r2, [r3, #52]	; 0x34
 8000768:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800076a:	4032      	ands	r2, r6
 800076c:	9202      	str	r2, [sp, #8]
 800076e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000770:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000772:	433a      	orrs	r2, r7
 8000774:	635a      	str	r2, [r3, #52]	; 0x34
 8000776:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000778:	403a      	ands	r2, r7
 800077a:	9203      	str	r2, [sp, #12]
 800077c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800077e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000780:	430a      	orrs	r2, r1
 8000782:	635a      	str	r2, [r3, #52]	; 0x34
 8000784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  HAL_GPIO_WritePin(GPIOA, DISPLAY_ENABLE_Pin|BRIDGE_ENABLE_Pin|DPOT_HVC_A0_Pin|INA_ENABLE_Pin, GPIO_PIN_RESET);
 8000786:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000788:	400b      	ands	r3, r1
 800078a:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, DISPLAY_ENABLE_Pin|BRIDGE_ENABLE_Pin|DPOT_HVC_A0_Pin|INA_ENABLE_Pin, GPIO_PIN_RESET);
 800078c:	4921      	ldr	r1, [pc, #132]	; (8000814 <MX_GPIO_Init+0xf0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800078e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, DISPLAY_ENABLE_Pin|BRIDGE_ENABLE_Pin|DPOT_HVC_A0_Pin|INA_ENABLE_Pin, GPIO_PIN_RESET);
 8000790:	f001 fb34 	bl	8001dfc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6
 8000794:	4b20      	ldr	r3, [pc, #128]	; (8000818 <MX_GPIO_Init+0xf4>)
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000796:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6
 8000798:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800079a:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800079c:	481f      	ldr	r0, [pc, #124]	; (800081c <MX_GPIO_Init+0xf8>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800079e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007a2:	f001 fa7d 	bl	8001ca0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF0_OSC;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007a6:	a905      	add	r1, sp, #20
 80007a8:	481d      	ldr	r0, [pc, #116]	; (8000820 <MX_GPIO_Init+0xfc>)
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80007aa:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ac:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b0:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_OSC;
 80007b2:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007b4:	f001 fa74 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENCODER_BUTTON_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ENCODER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80007b8:	0028      	movs	r0, r5
 80007ba:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = ENCODER_BUTTON_Pin;
 80007bc:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007be:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(ENCODER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80007c2:	f001 fa6d 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DISPLAY_ENABLE_Pin|BRIDGE_ENABLE_Pin|DPOT_HVC_A0_Pin|INA_ENABLE_Pin;
 80007c6:	4a13      	ldr	r2, [pc, #76]	; (8000814 <MX_GPIO_Init+0xf0>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c8:	0028      	movs	r0, r5
 80007ca:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = DISPLAY_ENABLE_Pin|BRIDGE_ENABLE_Pin|DPOT_HVC_A0_Pin|INA_ENABLE_Pin;
 80007cc:	9205      	str	r2, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ce:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d4:	f001 fa64 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = GPIO_PA5_Pin|GPIO_PA8_Pin;
 80007d8:	2390      	movs	r3, #144	; 0x90
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007da:	19f6      	adds	r6, r6, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007dc:	0028      	movs	r0, r5
  GPIO_InitStruct.Pin = GPIO_PA5_Pin|GPIO_PA8_Pin;
 80007de:	005b      	lsls	r3, r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e0:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PA5_Pin|GPIO_PA8_Pin;
 80007e2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007e4:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e8:	f001 fa5a 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PB10
                           PB11 PB12 PB13 PB14
                           PB15 PBPin PBPin PBPin
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PB0_Pin|GPIO_PB1_Pin|GPIO_PB2_Pin|GPIO_PIN_10
 80007ec:	4b0d      	ldr	r3, [pc, #52]	; (8000824 <MX_GPIO_Init+0x100>)
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PB3_Pin|GPIO_PB4_Pin|GPIO_PB5_Pin
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ee:	a905      	add	r1, sp, #20
 80007f0:	480d      	ldr	r0, [pc, #52]	; (8000828 <MX_GPIO_Init+0x104>)
  GPIO_InitStruct.Pin = GPIO_PB0_Pin|GPIO_PB1_Pin|GPIO_PB2_Pin|GPIO_PIN_10
 80007f2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007f4:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f8:	f001 fa52 	bl	8001ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80007fc:	230f      	movs	r3, #15
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007fe:	480b      	ldr	r0, [pc, #44]	; (800082c <MX_GPIO_Init+0x108>)
 8000800:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000802:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000804:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000808:	f001 fa4a 	bl	8001ca0 <HAL_GPIO_Init>

}
 800080c:	b00b      	add	sp, #44	; 0x2c
 800080e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000810:	40021000 	.word	0x40021000
 8000814:	0000801c 	.word	0x0000801c
 8000818:	0000e0c0 	.word	0x0000e0c0
 800081c:	50000800 	.word	0x50000800
 8000820:	50001400 	.word	0x50001400
 8000824:	0000ff3f 	.word	0x0000ff3f
 8000828:	50000400 	.word	0x50000400
 800082c:	50000c00 	.word	0x50000c00

08000830 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000830:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000832:	4b13      	ldr	r3, [pc, #76]	; (8000880 <MX_I2C1_Init+0x50>)
 8000834:	4c13      	ldr	r4, [pc, #76]	; (8000884 <MX_I2C1_Init+0x54>)
  hi2c1.Init.Timing = 0x2010091A;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000836:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 8000838:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x2010091A;
 800083a:	4b13      	ldr	r3, [pc, #76]	; (8000888 <MX_I2C1_Init+0x58>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800083c:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x2010091A;
 800083e:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000840:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000842:	60e2      	str	r2, [r4, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8000844:	60a3      	str	r3, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000846:	6123      	str	r3, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000848:	6163      	str	r3, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800084a:	61a3      	str	r3, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800084c:	61e3      	str	r3, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800084e:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000850:	f001 fc08 	bl	8002064 <HAL_I2C_Init>
 8000854:	2800      	cmp	r0, #0
 8000856:	d001      	beq.n	800085c <MX_I2C1_Init+0x2c>
  {
    Error_Handler();
 8000858:	f000 f8a6 	bl	80009a8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800085c:	2100      	movs	r1, #0
 800085e:	0020      	movs	r0, r4
 8000860:	f001 fce8 	bl	8002234 <HAL_I2CEx_ConfigAnalogFilter>
 8000864:	2800      	cmp	r0, #0
 8000866:	d001      	beq.n	800086c <MX_I2C1_Init+0x3c>
  {
    Error_Handler();
 8000868:	f000 f89e 	bl	80009a8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800086c:	2100      	movs	r1, #0
 800086e:	0020      	movs	r0, r4
 8000870:	f001 fd06 	bl	8002280 <HAL_I2CEx_ConfigDigitalFilter>
 8000874:	2800      	cmp	r0, #0
 8000876:	d001      	beq.n	800087c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000878:	f000 f896 	bl	80009a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800087c:	bd10      	pop	{r4, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	40005400 	.word	0x40005400
 8000884:	20000218 	.word	0x20000218
 8000888:	2010091a 	.word	0x2010091a

0800088c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800088c:	b510      	push	{r4, lr}
 800088e:	0004      	movs	r4, r0
 8000890:	b08e      	sub	sp, #56	; 0x38

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000892:	2214      	movs	r2, #20
 8000894:	2100      	movs	r1, #0
 8000896:	a802      	add	r0, sp, #8
 8000898:	f002 fcb3 	bl	8003202 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800089c:	221c      	movs	r2, #28
 800089e:	2100      	movs	r1, #0
 80008a0:	a807      	add	r0, sp, #28
 80008a2:	f002 fcae 	bl	8003202 <memset>
  if(i2cHandle->Instance==I2C1)
 80008a6:	4b19      	ldr	r3, [pc, #100]	; (800090c <HAL_I2C_MspInit+0x80>)
 80008a8:	6822      	ldr	r2, [r4, #0]
 80008aa:	429a      	cmp	r2, r3
 80008ac:	d12b      	bne.n	8000906 <HAL_I2C_MspInit+0x7a>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008ae:	2320      	movs	r3, #32
 80008b0:	9307      	str	r3, [sp, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80008b2:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008b4:	a807      	add	r0, sp, #28
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80008b6:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008b8:	f002 f852 	bl	8002960 <HAL_RCCEx_PeriphCLKConfig>
 80008bc:	2800      	cmp	r0, #0
 80008be:	d001      	beq.n	80008c4 <HAL_I2C_MspInit+0x38>
    {
      Error_Handler();
 80008c0:	f000 f872 	bl	80009a8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c4:	2301      	movs	r3, #1
 80008c6:	4c12      	ldr	r4, [pc, #72]	; (8000910 <HAL_I2C_MspInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c8:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ca:	6b62      	ldr	r2, [r4, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008cc:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	431a      	orrs	r2, r3
 80008d0:	6362      	str	r2, [r4, #52]	; 0x34
 80008d2:	6b62      	ldr	r2, [r4, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008d4:	9304      	str	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	401a      	ands	r2, r3
 80008d8:	9200      	str	r2, [sp, #0]
 80008da:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008dc:	22c0      	movs	r2, #192	; 0xc0
 80008de:	00d2      	lsls	r2, r2, #3
 80008e0:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008e2:	2212      	movs	r2, #18
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008e4:	18db      	adds	r3, r3, r3
 80008e6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e8:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80008ea:	3304      	adds	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008ec:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80008ee:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f0:	f001 f9d6 	bl	8001ca0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008f4:	2180      	movs	r1, #128	; 0x80
 80008f6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80008f8:	0389      	lsls	r1, r1, #14
 80008fa:	430a      	orrs	r2, r1
 80008fc:	63e2      	str	r2, [r4, #60]	; 0x3c
 80008fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000900:	400b      	ands	r3, r1
 8000902:	9301      	str	r3, [sp, #4]
 8000904:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000906:	b00e      	add	sp, #56	; 0x38
 8000908:	bd10      	pop	{r4, pc}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	40005400 	.word	0x40005400
 8000910:	40021000 	.word	0x40021000

08000914 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000914:	b510      	push	{r4, lr}
 8000916:	b092      	sub	sp, #72	; 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000918:	2234      	movs	r2, #52	; 0x34
 800091a:	2100      	movs	r1, #0
 800091c:	a805      	add	r0, sp, #20
 800091e:	f002 fc70 	bl	8003202 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000922:	2210      	movs	r2, #16
 8000924:	2100      	movs	r1, #0
 8000926:	a801      	add	r0, sp, #4
 8000928:	f002 fc6b 	bl	8003202 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800092c:	2080      	movs	r0, #128	; 0x80
 800092e:	0080      	lsls	r0, r0, #2
 8000930:	f001 fcca 	bl	80022c8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000934:	23a0      	movs	r3, #160	; 0xa0
 8000936:	02db      	lsls	r3, r3, #11
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000938:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800093a:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800093c:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800093e:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000940:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000942:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000944:	f001 fcec 	bl	8002320 <HAL_RCC_OscConfig>
 8000948:	2800      	cmp	r0, #0
 800094a:	d001      	beq.n	8000950 <_Z18SystemClock_Configv+0x3c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800094c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800094e:	e7fe      	b.n	800094e <_Z18SystemClock_Configv+0x3a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000950:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000952:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000954:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000956:	0021      	movs	r1, r4
 8000958:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800095c:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800095e:	f001 ff3d 	bl	80027dc <HAL_RCC_ClockConfig>
 8000962:	2800      	cmp	r0, #0
 8000964:	d001      	beq.n	800096a <_Z18SystemClock_Configv+0x56>
 8000966:	b672      	cpsid	i
  while (1)
 8000968:	e7fe      	b.n	8000968 <_Z18SystemClock_Configv+0x54>
}
 800096a:	b012      	add	sp, #72	; 0x48
 800096c:	bd10      	pop	{r4, pc}

0800096e <main>:
{
 800096e:	b500      	push	{lr}
 8000970:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8000972:	f000 fecf 	bl	8001714 <HAL_Init>
  SystemClock_Config();
 8000976:	f7ff ffcd 	bl	8000914 <_Z18SystemClock_Configv>
  MX_GPIO_Init();
 800097a:	f7ff fed3 	bl	8000724 <MX_GPIO_Init>
  MX_TIM3_Init();
 800097e:	f000 f843 	bl	8000a08 <MX_TIM3_Init>
  MX_I2C1_Init();
 8000982:	f7ff ff55 	bl	8000830 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000986:	f7ff fe47 	bl	8000618 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800098a:	f000 f8a3 	bl	8000ad4 <MX_USART1_UART_Init>
  HAL_GPIO_WritePin(DISPLAY_ENABLE_GPIO_Port, DISPLAY_ENABLE_Pin, GPIO_PIN_RESET); // Switch on power for display
 800098e:	20a0      	movs	r0, #160	; 0xa0
 8000990:	2200      	movs	r2, #0
 8000992:	05c0      	lsls	r0, r0, #23
 8000994:	2104      	movs	r1, #4
 8000996:	f001 fa31 	bl	8001dfc <HAL_GPIO_WritePin>
  Display_Test display_test;
 800099a:	a801      	add	r0, sp, #4
 800099c:	f7ff fde0 	bl	8000560 <_ZN12Display_TestC1Ev>
	  display_test.perform();
 80009a0:	a801      	add	r0, sp, #4
 80009a2:	f7ff fe17 	bl	80005d4 <_ZN12Display_Test7performEv>
  while (1)
 80009a6:	e7fb      	b.n	80009a0 <main+0x32>

080009a8 <Error_Handler>:
 80009a8:	b672      	cpsid	i
  while (1)
 80009aa:	e7fe      	b.n	80009aa <Error_Handler+0x2>

080009ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ac:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ae:	2001      	movs	r0, #1
 80009b0:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <HAL_MspInit+0x30>)
 80009b2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80009b4:	4301      	orrs	r1, r0
 80009b6:	6419      	str	r1, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b8:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 80009bc:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009be:	4002      	ands	r2, r0
 80009c0:	9200      	str	r2, [sp, #0]
 80009c2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80009c6:	30bf      	adds	r0, #191	; 0xbf
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c8:	430a      	orrs	r2, r1
 80009ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80009cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80009ce:	00c0      	lsls	r0, r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d0:	400b      	ands	r3, r1
 80009d2:	9301      	str	r3, [sp, #4]
 80009d4:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80009d6:	f000 fed5 	bl	8001784 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009da:	bd07      	pop	{r0, r1, r2, pc}
 80009dc:	40021000 	.word	0x40021000

080009e0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009e0:	e7fe      	b.n	80009e0 <NMI_Handler>

080009e2 <HardFault_Handler>:
  */
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */
	/*adress of the last command will be stored in the R1 register*/
		__asm volatile (
 80009e2:	2004      	movs	r0, #4
 80009e4:	4671      	mov	r1, lr
 80009e6:	4208      	tst	r0, r1
 80009e8:	d002      	beq.n	80009f0 <_MSP>
 80009ea:	f3ef 8009 	mrs	r0, PSP
 80009ee:	e001      	b.n	80009f4 <_HALT>

080009f0 <_MSP>:
 80009f0:	f3ef 8008 	mrs	r0, MSP

080009f4 <_HALT>:
 80009f4:	6941      	ldr	r1, [r0, #20]
 80009f6:	be00      	bkpt	0x0000
		  "_HALT:              \n"
		    " ldr r1,[r0,#20]  \n"
		    " bkpt #0          \n"
		  );
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f8:	e7fe      	b.n	80009f8 <_HALT+0x4>

080009fa <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009fa:	4770      	bx	lr

080009fc <PendSV_Handler>:
 80009fc:	4770      	bx	lr

080009fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009fe:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a00:	f000 fe9c 	bl	800173c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a04:	bd10      	pop	{r4, pc}

08000a06 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a06:	4770      	bx	lr

08000a08 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000a08:	b530      	push	{r4, r5, lr}
 8000a0a:	b08d      	sub	sp, #52	; 0x34
  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	220c      	movs	r2, #12
 8000a10:	4668      	mov	r0, sp
 8000a12:	f002 fbf6 	bl	8003202 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a16:	4d14      	ldr	r5, [pc, #80]	; (8000a68 <MX_TIM3_Init+0x60>)
 8000a18:	4b14      	ldr	r3, [pc, #80]	; (8000a6c <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 0;
 8000a1a:	2400      	movs	r4, #0
  htim3.Instance = TIM3;
 8000a1c:	602b      	str	r3, [r5, #0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 65535;
 8000a1e:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <MX_TIM3_Init+0x68>)
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000a20:	0028      	movs	r0, r5
  htim3.Init.Period = 65535;
 8000a22:	60eb      	str	r3, [r5, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000a24:	2301      	movs	r3, #1
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000a26:	a903      	add	r1, sp, #12
  htim3.Init.Prescaler = 0;
 8000a28:	606c      	str	r4, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a2a:	60ac      	str	r4, [r5, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a2c:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a2e:	61ac      	str	r4, [r5, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000a30:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a32:	9404      	str	r4, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a34:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a36:	9406      	str	r4, [sp, #24]
  sConfig.IC1Filter = 0;
 8000a38:	9407      	str	r4, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a3a:	9408      	str	r4, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a3c:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a3e:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000a40:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000a42:	f002 f889 	bl	8002b58 <HAL_TIM_Encoder_Init>
 8000a46:	42a0      	cmp	r0, r4
 8000a48:	d001      	beq.n	8000a4e <MX_TIM3_Init+0x46>
  {
    Error_Handler();
 8000a4a:	f7ff ffad 	bl	80009a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a4e:	4669      	mov	r1, sp
 8000a50:	0028      	movs	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a52:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a54:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a56:	f002 f8d5 	bl	8002c04 <HAL_TIMEx_MasterConfigSynchronization>
 8000a5a:	2800      	cmp	r0, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000a5e:	f7ff ffa3 	bl	80009a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a62:	b00d      	add	sp, #52	; 0x34
 8000a64:	bd30      	pop	{r4, r5, pc}
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	20000264 	.word	0x20000264
 8000a6c:	40000400 	.word	0x40000400
 8000a70:	0000ffff 	.word	0x0000ffff

08000a74 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000a74:	b510      	push	{r4, lr}
 8000a76:	0004      	movs	r4, r0
 8000a78:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7a:	2214      	movs	r2, #20
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	a803      	add	r0, sp, #12
 8000a80:	f002 fbbf 	bl	8003202 <memset>
  if(tim_encoderHandle->Instance==TIM3)
 8000a84:	4b11      	ldr	r3, [pc, #68]	; (8000acc <HAL_TIM_Encoder_MspInit+0x58>)
 8000a86:	6822      	ldr	r2, [r4, #0]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d11c      	bne.n	8000ac6 <HAL_TIM_Encoder_MspInit+0x52>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a8c:	2102      	movs	r1, #2
 8000a8e:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <HAL_TIM_Encoder_MspInit+0x5c>)
 8000a90:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a92:	430a      	orrs	r2, r1
 8000a94:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a98:	400a      	ands	r2, r1
 8000a9a:	9201      	str	r2, [sp, #4]
 8000a9c:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000aa2:	4310      	orrs	r0, r2
 8000aa4:	6358      	str	r0, [r3, #52]	; 0x34
 8000aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aaa:	4013      	ands	r3, r2
 8000aac:	9302      	str	r3, [sp, #8]
 8000aae:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8000ab0:	23c0      	movs	r3, #192	; 0xc0
 8000ab2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab6:	9104      	str	r1, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab8:	05c0      	lsls	r0, r0, #23
 8000aba:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000abe:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000ac0:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac2:	f001 f8ed 	bl	8001ca0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000ac6:	b008      	add	sp, #32
 8000ac8:	bd10      	pop	{r4, pc}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	40000400 	.word	0x40000400
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000ad4:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ad6:	4b19      	ldr	r3, [pc, #100]	; (8000b3c <MX_USART1_UART_Init+0x68>)
 8000ad8:	4c19      	ldr	r4, [pc, #100]	; (8000b40 <MX_USART1_UART_Init+0x6c>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ada:	220c      	movs	r2, #12
  huart1.Instance = USART1;
 8000adc:	6023      	str	r3, [r4, #0]
  huart1.Init.BaudRate = 115200;
 8000ade:	23e1      	movs	r3, #225	; 0xe1
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ae0:	6162      	str	r2, [r4, #20]
  huart1.Init.BaudRate = 115200;
 8000ae2:	025b      	lsls	r3, r3, #9
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000ae4:	22c0      	movs	r2, #192	; 0xc0
  huart1.Init.BaudRate = 115200;
 8000ae6:	6063      	str	r3, [r4, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ae8:	2300      	movs	r3, #0
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000aea:	0092      	lsls	r2, r2, #2
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aec:	0020      	movs	r0, r4
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aee:	60a3      	str	r3, [r4, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000af0:	60e3      	str	r3, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000af2:	6123      	str	r3, [r4, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000af4:	61a2      	str	r2, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af6:	61e3      	str	r3, [r4, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000af8:	6223      	str	r3, [r4, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000afa:	6263      	str	r3, [r4, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000afc:	62a3      	str	r3, [r4, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000afe:	f002 fa81 	bl	8003004 <HAL_UART_Init>
 8000b02:	2800      	cmp	r0, #0
 8000b04:	d001      	beq.n	8000b0a <MX_USART1_UART_Init+0x36>
  {
    Error_Handler();
 8000b06:	f7ff ff4f 	bl	80009a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	0020      	movs	r0, r4
 8000b0e:	f002 faf1 	bl	80030f4 <HAL_UARTEx_SetTxFifoThreshold>
 8000b12:	2800      	cmp	r0, #0
 8000b14:	d001      	beq.n	8000b1a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b16:	f7ff ff47 	bl	80009a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	0020      	movs	r0, r4
 8000b1e:	f002 fb0d 	bl	800313c <HAL_UARTEx_SetRxFifoThreshold>
 8000b22:	2800      	cmp	r0, #0
 8000b24:	d001      	beq.n	8000b2a <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8000b26:	f7ff ff3f 	bl	80009a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b2a:	0020      	movs	r0, r4
 8000b2c:	f002 fac4 	bl	80030b8 <HAL_UARTEx_DisableFifoMode>
 8000b30:	2800      	cmp	r0, #0
 8000b32:	d001      	beq.n	8000b38 <MX_USART1_UART_Init+0x64>
  {
    Error_Handler();
 8000b34:	f7ff ff38 	bl	80009a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b38:	bd10      	pop	{r4, pc}
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	40013800 	.word	0x40013800
 8000b40:	200002b0 	.word	0x200002b0

08000b44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b44:	b530      	push	{r4, r5, lr}
 8000b46:	0004      	movs	r4, r0
 8000b48:	b091      	sub	sp, #68	; 0x44

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4a:	2214      	movs	r2, #20
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	a804      	add	r0, sp, #16
 8000b50:	f002 fb57 	bl	8003202 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b54:	221c      	movs	r2, #28
 8000b56:	2100      	movs	r1, #0
 8000b58:	a809      	add	r0, sp, #36	; 0x24
 8000b5a:	f002 fb52 	bl	8003202 <memset>
  if(uartHandle->Instance==USART1)
 8000b5e:	4b21      	ldr	r3, [pc, #132]	; (8000be4 <HAL_UART_MspInit+0xa0>)
 8000b60:	6822      	ldr	r2, [r4, #0]
 8000b62:	429a      	cmp	r2, r3
 8000b64:	d13b      	bne.n	8000bde <HAL_UART_MspInit+0x9a>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b66:	2301      	movs	r3, #1
 8000b68:	9309      	str	r3, [sp, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000b6a:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b6c:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000b6e:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b70:	f001 fef6 	bl	8002960 <HAL_RCCEx_PeriphCLKConfig>
 8000b74:	2800      	cmp	r0, #0
 8000b76:	d001      	beq.n	8000b7c <HAL_UART_MspInit+0x38>
    {
      Error_Handler();
 8000b78:	f7ff ff16 	bl	80009a8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b7c:	2080      	movs	r0, #128	; 0x80
 8000b7e:	4b1a      	ldr	r3, [pc, #104]	; (8000be8 <HAL_UART_MspInit+0xa4>)
 8000b80:	01c0      	lsls	r0, r0, #7
 8000b82:	6c19      	ldr	r1, [r3, #64]	; 0x40

    __HAL_RCC_GPIOA_CLK_ENABLE();
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b84:	2502      	movs	r5, #2
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b86:	4301      	orrs	r1, r0
 8000b88:	6419      	str	r1, [r3, #64]	; 0x40
 8000b8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b8e:	4002      	ands	r2, r0
 8000b90:	9201      	str	r2, [sp, #4]
 8000b92:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b94:	2201      	movs	r2, #1
 8000b96:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b98:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	4311      	orrs	r1, r2
 8000b9c:	6359      	str	r1, [r3, #52]	; 0x34
 8000b9e:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	4011      	ands	r1, r2
 8000ba4:	9102      	str	r1, [sp, #8]
 8000ba6:	9902      	ldr	r1, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000baa:	4329      	orrs	r1, r5
 8000bac:	6359      	str	r1, [r3, #52]	; 0x34
 8000bae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb0:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb2:	402b      	ands	r3, r5
 8000bb4:	9303      	str	r3, [sp, #12]
 8000bb6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000bb8:	23c0      	movs	r3, #192	; 0xc0
 8000bba:	015b      	lsls	r3, r3, #5
 8000bbc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbe:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc2:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000bc4:	9208      	str	r2, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc6:	f001 f86b 	bl	8001ca0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bca:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	4807      	ldr	r0, [pc, #28]	; (8000bec <HAL_UART_MspInit+0xa8>)
 8000bce:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bd0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd2:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd6:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000bd8:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bda:	f001 f861 	bl	8001ca0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000bde:	b011      	add	sp, #68	; 0x44
 8000be0:	bd30      	pop	{r4, r5, pc}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	40013800 	.word	0x40013800
 8000be8:	40021000 	.word	0x40021000
 8000bec:	50000400 	.word	0x50000400

08000bf0 <u8g2_send_buffer>:
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
  src_max = u8g2->tile_buf_height;
 8000bf0:	0003      	movs	r3, r0
{
 8000bf2:	b5f0      	push	{r4, r5, r6, r7, lr}
  src_max = u8g2->tile_buf_height;
 8000bf4:	333c      	adds	r3, #60	; 0x3c
 8000bf6:	781b      	ldrb	r3, [r3, #0]
{
 8000bf8:	b085      	sub	sp, #20
  src_max = u8g2->tile_buf_height;
 8000bfa:	9302      	str	r3, [sp, #8]
  dest_row = u8g2->tile_curr_row;
 8000bfc:	0003      	movs	r3, r0
{
 8000bfe:	0004      	movs	r4, r0
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8000c00:	2600      	movs	r6, #0
  dest_row = u8g2->tile_curr_row;
 8000c02:	333d      	adds	r3, #61	; 0x3d
 8000c04:	781f      	ldrb	r7, [r3, #0]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8000c06:	6803      	ldr	r3, [r0, #0]
 8000c08:	7c5b      	ldrb	r3, [r3, #17]
 8000c0a:	9303      	str	r3, [sp, #12]
 8000c0c:	0031      	movs	r1, r6
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000c0e:	6823      	ldr	r3, [r4, #0]
  ptr += offset;
 8000c10:	6ba0      	ldr	r0, [r4, #56]	; 0x38
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000c12:	7c1b      	ldrb	r3, [r3, #16]
 8000c14:	b2f5      	uxtb	r5, r6
  offset *= 8;
 8000c16:	4359      	muls	r1, r3
 8000c18:	b289      	uxth	r1, r1
 8000c1a:	00c9      	lsls	r1, r1, #3
  ptr += offset;
 8000c1c:	b289      	uxth	r1, r1
 8000c1e:	1841      	adds	r1, r0, r1
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8000c20:	197a      	adds	r2, r7, r5
 8000c22:	9100      	str	r1, [sp, #0]
 8000c24:	0020      	movs	r0, r4
 8000c26:	2100      	movs	r1, #0
 8000c28:	b2d2      	uxtb	r2, r2
 8000c2a:	f000 fcc5 	bl	80015b8 <u8x8_DrawTile>
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
    src_row++;
    dest_row++;
  } while( src_row < src_max && dest_row < dest_max );
 8000c2e:	3501      	adds	r5, #1
 8000c30:	9b02      	ldr	r3, [sp, #8]
 8000c32:	b2ed      	uxtb	r5, r5
 8000c34:	42ab      	cmp	r3, r5
 8000c36:	d905      	bls.n	8000c44 <u8g2_send_buffer+0x54>
 8000c38:	3601      	adds	r6, #1
 8000c3a:	19bb      	adds	r3, r7, r6
 8000c3c:	9a03      	ldr	r2, [sp, #12]
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d8e3      	bhi.n	8000c0c <u8g2_send_buffer+0x1c>
}
 8000c44:	b005      	add	sp, #20
 8000c46:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c48 <u8g2_ClearBuffer>:
  cnt *= u8g2->tile_buf_height;
 8000c48:	0002      	movs	r2, r0
{
 8000c4a:	b510      	push	{r4, lr}
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000c4c:	6803      	ldr	r3, [r0, #0]
  cnt *= u8g2->tile_buf_height;
 8000c4e:	323c      	adds	r2, #60	; 0x3c
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8000c50:	7c1b      	ldrb	r3, [r3, #16]
  cnt *= u8g2->tile_buf_height;
 8000c52:	7812      	ldrb	r2, [r2, #0]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8000c54:	2100      	movs	r1, #0
 8000c56:	435a      	muls	r2, r3
 8000c58:	6b80      	ldr	r0, [r0, #56]	; 0x38
  cnt *= 8;
 8000c5a:	00d2      	lsls	r2, r2, #3
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8000c5c:	f002 fad1 	bl	8003202 <memset>
}
 8000c60:	bd10      	pop	{r4, pc}

08000c62 <u8g2_SetBufferCurrTileRow>:
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
  u8g2->tile_curr_row = row;
 8000c62:	0003      	movs	r3, r0
{
 8000c64:	b510      	push	{r4, lr}
 8000c66:	0004      	movs	r4, r0
  u8g2->tile_curr_row = row;
 8000c68:	333d      	adds	r3, #61	; 0x3d
 8000c6a:	7019      	strb	r1, [r3, #0]
  u8g2->cb->update_dimension(u8g2);
 8000c6c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8000c72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000c74:	0020      	movs	r0, r4
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	4798      	blx	r3
}
 8000c7a:	bd10      	pop	{r4, pc}

08000c7c <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
  if ( u8g2->is_auto_page_clear )
 8000c7c:	0003      	movs	r3, r0
{
 8000c7e:	b510      	push	{r4, lr}
  if ( u8g2->is_auto_page_clear )
 8000c80:	3380      	adds	r3, #128	; 0x80
 8000c82:	781b      	ldrb	r3, [r3, #0]
{
 8000c84:	0004      	movs	r4, r0
  if ( u8g2->is_auto_page_clear )
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <u8g2_FirstPage+0x12>
  {
    u8g2_ClearBuffer(u8g2);
 8000c8a:	f7ff ffdd 	bl	8000c48 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8000c8e:	2100      	movs	r1, #0
 8000c90:	0020      	movs	r0, r4
 8000c92:	f7ff ffe6 	bl	8000c62 <u8g2_SetBufferCurrTileRow>
}
 8000c96:	bd10      	pop	{r4, pc}

08000c98 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8000c98:	b570      	push	{r4, r5, r6, lr}
 8000c9a:	0004      	movs	r4, r0
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8000c9c:	f7ff ffa8 	bl	8000bf0 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8000ca0:	0023      	movs	r3, r4
 8000ca2:	333d      	adds	r3, #61	; 0x3d
 8000ca4:	781d      	ldrb	r5, [r3, #0]
  row += u8g2->tile_buf_height;
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	18ed      	adds	r5, r5, r3
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8000cac:	6823      	ldr	r3, [r4, #0]
  row += u8g2->tile_buf_height;
 8000cae:	b2ed      	uxtb	r5, r5
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8000cb0:	7c5b      	ldrb	r3, [r3, #17]
 8000cb2:	42ab      	cmp	r3, r5
 8000cb4:	d804      	bhi.n	8000cc0 <u8g2_NextPage+0x28>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8000cb6:	0020      	movs	r0, r4
 8000cb8:	f000 fca7 	bl	800160a <u8x8_RefreshDisplay>
    return 0;
 8000cbc:	2000      	movs	r0, #0
  {
    u8g2_ClearBuffer(u8g2);
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
  return 1;
}
 8000cbe:	bd70      	pop	{r4, r5, r6, pc}
  if ( u8g2->is_auto_page_clear )
 8000cc0:	0023      	movs	r3, r4
 8000cc2:	3380      	adds	r3, #128	; 0x80
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d002      	beq.n	8000cd0 <u8g2_NextPage+0x38>
    u8g2_ClearBuffer(u8g2);
 8000cca:	0020      	movs	r0, r4
 8000ccc:	f7ff ffbc 	bl	8000c48 <u8g2_ClearBuffer>
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8000cd0:	0020      	movs	r0, r4
 8000cd2:	0029      	movs	r1, r5
 8000cd4:	f7ff ffc5 	bl	8000c62 <u8g2_SetBufferCurrTileRow>
  return 1;
 8000cd8:	2001      	movs	r0, #1
 8000cda:	e7f0      	b.n	8000cbe <u8g2_NextPage+0x26>

08000cdc <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8000cdc:	b510      	push	{r4, lr}
 8000cde:	0004      	movs	r4, r0
  u8g2_FirstPage(u8g2);
 8000ce0:	f7ff ffcc 	bl	8000c7c <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8000ce4:	0020      	movs	r0, r4
 8000ce6:	f7ff ffd7 	bl	8000c98 <u8g2_NextPage>
 8000cea:	1e01      	subs	r1, r0, #0
 8000cec:	d1fa      	bne.n	8000ce4 <u8g2_ClearDisplay+0x8>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8000cee:	0020      	movs	r0, r4
 8000cf0:	f7ff ffb7 	bl	8000c62 <u8g2_SetBufferCurrTileRow>
}
 8000cf4:	bd10      	pop	{r4, pc}
	...

08000cf8 <u8g2_m_16_4_2>:
  return buf;
}
uint8_t *u8g2_m_16_4_2(uint8_t *page_cnt)
{
  static uint8_t buf[256];
  *page_cnt = 2;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	7003      	strb	r3, [r0, #0]
  return buf;
}
 8000cfc:	4800      	ldr	r0, [pc, #0]	; (8000d00 <u8g2_m_16_4_2+0x8>)
 8000cfe:	4770      	bx	lr
 8000d00:	200000b4 	.word	0x200000b4

08000d04 <u8g2_Setup_ssd1306_i2c_128x32_univision_2>:
  buf = u8g2_m_16_4_1(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1306 2 */
void u8g2_Setup_ssd1306_i2c_128x32_univision_2(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8000d04:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x32_univision, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_4_2(&tile_buf_height);
 8000d06:	260f      	movs	r6, #15
{
 8000d08:	000d      	movs	r5, r1
  buf = u8g2_m_16_4_2(&tile_buf_height);
 8000d0a:	446e      	add	r6, sp
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x32_univision, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 8000d0c:	4908      	ldr	r1, [pc, #32]	; (8000d30 <u8g2_Setup_ssd1306_i2c_128x32_univision_2+0x2c>)
 8000d0e:	9300      	str	r3, [sp, #0]
 8000d10:	0013      	movs	r3, r2
 8000d12:	4a08      	ldr	r2, [pc, #32]	; (8000d34 <u8g2_Setup_ssd1306_i2c_128x32_univision_2+0x30>)
{
 8000d14:	0004      	movs	r4, r0
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x32_univision, u8x8_cad_ssd13xx_fast_i2c, byte_cb, gpio_and_delay_cb);
 8000d16:	f000 fc9b 	bl	8001650 <u8x8_Setup>
  buf = u8g2_m_16_4_2(&tile_buf_height);
 8000d1a:	0030      	movs	r0, r6
 8000d1c:	f7ff ffec 	bl	8000cf8 <u8g2_m_16_4_2>
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8000d20:	7832      	ldrb	r2, [r6, #0]
  buf = u8g2_m_16_4_2(&tile_buf_height);
 8000d22:	0001      	movs	r1, r0
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8000d24:	9500      	str	r5, [sp, #0]
 8000d26:	0020      	movs	r0, r4
 8000d28:	4b03      	ldr	r3, [pc, #12]	; (8000d38 <u8g2_Setup_ssd1306_i2c_128x32_univision_2+0x34>)
 8000d2a:	f000 face 	bl	80012ca <u8g2_SetupBuffer>
}
 8000d2e:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8000d30:	08001535 	.word	0x08001535
 8000d34:	08001451 	.word	0x08001451
 8000d38:	080011ef 	.word	0x080011ef

08000d3c <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
    uint16_t pos;
    font += offset;
 8000d3c:	1843      	adds	r3, r0, r1
    pos = u8x8_pgm_read( font );
 8000d3e:	5c40      	ldrb	r0, [r0, r1]
    font++;
    pos <<= 8;
    pos += u8x8_pgm_read( font);
 8000d40:	785b      	ldrb	r3, [r3, #1]
    pos <<= 8;
 8000d42:	0200      	lsls	r0, r0, #8
    pos += u8x8_pgm_read( font);
 8000d44:	18c0      	adds	r0, r0, r3
    return pos;
 8000d46:	b280      	uxth	r0, r0
}
 8000d48:	4770      	bx	lr

08000d4a <u8g2_font_calc_vref_font>:
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
  return 0;
}
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	4770      	bx	lr

08000d4e <u8g2_read_font_info>:
{
 8000d4e:	b570      	push	{r4, r5, r6, lr}
  return u8x8_pgm_read( font );  
 8000d50:	780b      	ldrb	r3, [r1, #0]
{
 8000d52:	000d      	movs	r5, r1
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8000d54:	7003      	strb	r3, [r0, #0]
  return u8x8_pgm_read( font );  
 8000d56:	784b      	ldrb	r3, [r1, #1]
{
 8000d58:	0004      	movs	r4, r0
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8000d5a:	7043      	strb	r3, [r0, #1]
  return u8x8_pgm_read( font );  
 8000d5c:	788b      	ldrb	r3, [r1, #2]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8000d5e:	7083      	strb	r3, [r0, #2]
  return u8x8_pgm_read( font );  
 8000d60:	78cb      	ldrb	r3, [r1, #3]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8000d62:	70c3      	strb	r3, [r0, #3]
  return u8x8_pgm_read( font );  
 8000d64:	790b      	ldrb	r3, [r1, #4]
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8000d66:	7103      	strb	r3, [r0, #4]
  return u8x8_pgm_read( font );  
 8000d68:	794b      	ldrb	r3, [r1, #5]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8000d6a:	7143      	strb	r3, [r0, #5]
  return u8x8_pgm_read( font );  
 8000d6c:	798b      	ldrb	r3, [r1, #6]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8000d6e:	7183      	strb	r3, [r0, #6]
  return u8x8_pgm_read( font );  
 8000d70:	79cb      	ldrb	r3, [r1, #7]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8000d72:	71c3      	strb	r3, [r0, #7]
  return u8x8_pgm_read( font );  
 8000d74:	7a0b      	ldrb	r3, [r1, #8]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8000d76:	7203      	strb	r3, [r0, #8]
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8000d78:	7a4b      	ldrb	r3, [r1, #9]
 8000d7a:	7243      	strb	r3, [r0, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8000d7c:	7a8b      	ldrb	r3, [r1, #10]
 8000d7e:	7283      	strb	r3, [r0, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8000d80:	7acb      	ldrb	r3, [r1, #11]
 8000d82:	72c3      	strb	r3, [r0, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8000d84:	7b0b      	ldrb	r3, [r1, #12]
 8000d86:	7303      	strb	r3, [r0, #12]
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8000d88:	7b4b      	ldrb	r3, [r1, #13]
 8000d8a:	7343      	strb	r3, [r0, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8000d8c:	7b8b      	ldrb	r3, [r1, #14]
 8000d8e:	7383      	strb	r3, [r0, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8000d90:	7bcb      	ldrb	r3, [r1, #15]
 8000d92:	73c3      	strb	r3, [r0, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8000d94:	7c0b      	ldrb	r3, [r1, #16]
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8000d96:	2111      	movs	r1, #17
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8000d98:	7403      	strb	r3, [r0, #16]
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8000d9a:	0028      	movs	r0, r5
 8000d9c:	f7ff ffce 	bl	8000d3c <u8g2_font_get_word>
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8000da0:	2113      	movs	r1, #19
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8000da2:	8260      	strh	r0, [r4, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8000da4:	0028      	movs	r0, r5
 8000da6:	f7ff ffc9 	bl	8000d3c <u8g2_font_get_word>
 8000daa:	82a0      	strh	r0, [r4, #20]
}
 8000dac:	bd70      	pop	{r4, r5, r6, pc}

08000dae <u8g2_font_decode_get_unsigned_bits>:
{
 8000dae:	b570      	push	{r4, r5, r6, lr}
  val = u8x8_pgm_read( f->decode_ptr );  
 8000db0:	6804      	ldr	r4, [r0, #0]
  uint8_t bit_pos = f->decode_bit_pos;
 8000db2:	7a86      	ldrb	r6, [r0, #10]
  val >>= bit_pos;
 8000db4:	7825      	ldrb	r5, [r4, #0]
  bit_pos_plus_cnt += cnt;
 8000db6:	1873      	adds	r3, r6, r1
  val >>= bit_pos;
 8000db8:	4135      	asrs	r5, r6
  bit_pos_plus_cnt += cnt;
 8000dba:	b2db      	uxtb	r3, r3
{
 8000dbc:	0002      	movs	r2, r0
  val >>= bit_pos;
 8000dbe:	b2e8      	uxtb	r0, r5
  if ( bit_pos_plus_cnt >= 8 )
 8000dc0:	2b07      	cmp	r3, #7
 8000dc2:	d90a      	bls.n	8000dda <u8g2_font_decode_get_unsigned_bits+0x2c>
    f->decode_ptr++;
 8000dc4:	1c60      	adds	r0, r4, #1
 8000dc6:	6010      	str	r0, [r2, #0]
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8000dc8:	7860      	ldrb	r0, [r4, #1]
    s -= bit_pos;
 8000dca:	2408      	movs	r4, #8
 8000dcc:	1ba4      	subs	r4, r4, r6
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8000dce:	b2e4      	uxtb	r4, r4
 8000dd0:	40a0      	lsls	r0, r4
    bit_pos_plus_cnt -= 8;
 8000dd2:	3b08      	subs	r3, #8
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8000dd4:	4328      	orrs	r0, r5
 8000dd6:	b2c0      	uxtb	r0, r0
    bit_pos_plus_cnt -= 8;
 8000dd8:	b2db      	uxtb	r3, r3
  f->decode_bit_pos = bit_pos_plus_cnt;
 8000dda:	7293      	strb	r3, [r2, #10]
  val &= (1U<<cnt)-1;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	425b      	negs	r3, r3
 8000de0:	408b      	lsls	r3, r1
  return val;
 8000de2:	4398      	bics	r0, r3
}
 8000de4:	bd70      	pop	{r4, r5, r6, pc}

08000de6 <u8g2_font_setup_decode>:
{
 8000de6:	b570      	push	{r4, r5, r6, lr}
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8000de8:	0005      	movs	r5, r0
  decode->decode_bit_pos = 0;
 8000dea:	2300      	movs	r3, #0
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8000dec:	3554      	adds	r5, #84	; 0x54
  decode->decode_ptr = glyph_data;
 8000dee:	6541      	str	r1, [r0, #84]	; 0x54
  decode->decode_bit_pos = 0;
 8000df0:	72ab      	strb	r3, [r5, #10]
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8000df2:	0003      	movs	r3, r0
{
 8000df4:	0004      	movs	r4, r0
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8000df6:	3368      	adds	r3, #104	; 0x68
 8000df8:	0028      	movs	r0, r5
 8000dfa:	7819      	ldrb	r1, [r3, #0]
 8000dfc:	f7ff ffd7 	bl	8000dae <u8g2_font_decode_get_unsigned_bits>
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8000e00:	0023      	movs	r3, r4
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8000e02:	7228      	strb	r0, [r5, #8]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8000e04:	3369      	adds	r3, #105	; 0x69
 8000e06:	0028      	movs	r0, r5
 8000e08:	7819      	ldrb	r1, [r3, #0]
 8000e0a:	f7ff ffd0 	bl	8000dae <u8g2_font_decode_get_unsigned_bits>
  decode->fg_color = u8g2->draw_color;
 8000e0e:	347f      	adds	r4, #127	; 0x7f
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8000e10:	7268      	strb	r0, [r5, #9]
  decode->fg_color = u8g2->draw_color;
 8000e12:	7823      	ldrb	r3, [r4, #0]
 8000e14:	732b      	strb	r3, [r5, #12]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8000e16:	425a      	negs	r2, r3
 8000e18:	4153      	adcs	r3, r2
 8000e1a:	736b      	strb	r3, [r5, #13]
}
 8000e1c:	bd70      	pop	{r4, r5, r6, pc}

08000e1e <u8g2_font_decode_get_signed_bits>:
{
 8000e1e:	b510      	push	{r4, lr}
 8000e20:	000c      	movs	r4, r1
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8000e22:	f7ff ffc4 	bl	8000dae <u8g2_font_decode_get_unsigned_bits>
  d <<= cnt;
 8000e26:	2301      	movs	r3, #1
  cnt--;
 8000e28:	3c01      	subs	r4, #1
  d <<= cnt;
 8000e2a:	b2e4      	uxtb	r4, r4
 8000e2c:	40a3      	lsls	r3, r4
  v -= d;
 8000e2e:	1ac0      	subs	r0, r0, r3
  return v;
 8000e30:	b240      	sxtb	r0, r0
}
 8000e32:	bd10      	pop	{r4, pc}

08000e34 <u8g2_font_decode_len>:
  lx = decode->x;
 8000e34:	0003      	movs	r3, r0
{
 8000e36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e38:	0004      	movs	r4, r0
 8000e3a:	000e      	movs	r6, r1
 8000e3c:	b087      	sub	sp, #28
 8000e3e:	9205      	str	r2, [sp, #20]
  lx = decode->x;
 8000e40:	3354      	adds	r3, #84	; 0x54
 8000e42:	799d      	ldrb	r5, [r3, #6]
  ly = decode->y;
 8000e44:	79df      	ldrb	r7, [r3, #7]
    rem = decode->glyph_width;
 8000e46:	0020      	movs	r0, r4
 8000e48:	3054      	adds	r0, #84	; 0x54
 8000e4a:	7a03      	ldrb	r3, [r0, #8]
 8000e4c:	9304      	str	r3, [sp, #16]
    rem -= lx;
 8000e4e:	1b5b      	subs	r3, r3, r5
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	9302      	str	r3, [sp, #8]
    if ( cnt < rem )
 8000e54:	9a02      	ldr	r2, [sp, #8]
 8000e56:	1c33      	adds	r3, r6, #0
 8000e58:	4296      	cmp	r6, r2
 8000e5a:	d901      	bls.n	8000e60 <u8g2_font_decode_len+0x2c>
 8000e5c:	466b      	mov	r3, sp
 8000e5e:	7a1b      	ldrb	r3, [r3, #8]
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	9303      	str	r3, [sp, #12]
    x = decode->target_x;
 8000e64:	7901      	ldrb	r1, [r0, #4]
    y = decode->target_y;
 8000e66:	7942      	ldrb	r2, [r0, #5]
    if ( is_foreground )
 8000e68:	9b05      	ldr	r3, [sp, #20]
    x += lx;
 8000e6a:	1869      	adds	r1, r5, r1
    y += ly;
 8000e6c:	18ba      	adds	r2, r7, r2
    x += lx;
 8000e6e:	b2c9      	uxtb	r1, r1
    y += ly;
 8000e70:	b2d2      	uxtb	r2, r2
    if ( is_foreground )
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d015      	beq.n	8000ea2 <u8g2_font_decode_len+0x6e>
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8000e76:	7b03      	ldrb	r3, [r0, #12]
 8000e78:	0020      	movs	r0, r4
 8000e7a:	307f      	adds	r0, #127	; 0x7f
 8000e7c:	7003      	strb	r3, [r0, #0]
      u8g2_DrawHVLine(u8g2, 
 8000e7e:	2000      	movs	r0, #0
 8000e80:	9000      	str	r0, [sp, #0]
      u8g2_DrawHVLine(u8g2, 
 8000e82:	0020      	movs	r0, r4
 8000e84:	9b03      	ldr	r3, [sp, #12]
 8000e86:	f000 f928 	bl	80010da <u8g2_DrawHVLine>
    if ( cnt < rem )
 8000e8a:	9b02      	ldr	r3, [sp, #8]
 8000e8c:	1975      	adds	r5, r6, r5
 8000e8e:	b2ed      	uxtb	r5, r5
 8000e90:	429e      	cmp	r6, r3
 8000e92:	d310      	bcc.n	8000eb6 <u8g2_font_decode_len+0x82>
    cnt -= rem;
 8000e94:	9b04      	ldr	r3, [sp, #16]
    ly++;
 8000e96:	3701      	adds	r7, #1
    cnt -= rem;
 8000e98:	1aee      	subs	r6, r5, r3
 8000e9a:	b2f6      	uxtb	r6, r6
    lx = 0;
 8000e9c:	2500      	movs	r5, #0
    ly++;
 8000e9e:	b2ff      	uxtb	r7, r7
    rem = decode->glyph_width;
 8000ea0:	e7d1      	b.n	8000e46 <u8g2_font_decode_len+0x12>
    else if ( decode->is_transparent == 0 )    
 8000ea2:	7ac3      	ldrb	r3, [r0, #11]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d1f0      	bne.n	8000e8a <u8g2_font_decode_len+0x56>
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8000ea8:	7b43      	ldrb	r3, [r0, #13]
 8000eaa:	0020      	movs	r0, r4
 8000eac:	307f      	adds	r0, #127	; 0x7f
 8000eae:	7003      	strb	r3, [r0, #0]
      u8g2_DrawHVLine(u8g2, 
 8000eb0:	9b05      	ldr	r3, [sp, #20]
 8000eb2:	9300      	str	r3, [sp, #0]
 8000eb4:	e7e5      	b.n	8000e82 <u8g2_font_decode_len+0x4e>
  decode->x = lx;
 8000eb6:	3454      	adds	r4, #84	; 0x54
 8000eb8:	71a5      	strb	r5, [r4, #6]
  decode->y = ly;
 8000eba:	71e7      	strb	r7, [r4, #7]
}
 8000ebc:	b007      	add	sp, #28
 8000ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ec0 <u8g2_font_decode_glyph>:
{
 8000ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ec2:	0004      	movs	r4, r0
 8000ec4:	b085      	sub	sp, #20
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8000ec6:	0005      	movs	r5, r0
  u8g2_font_setup_decode(u8g2, glyph_data);
 8000ec8:	f7ff ff8d 	bl	8000de6 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8000ecc:	0023      	movs	r3, r4
 8000ece:	335d      	adds	r3, #93	; 0x5d
 8000ed0:	781b      	ldrb	r3, [r3, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8000ed2:	3554      	adds	r5, #84	; 0x54
  h = u8g2->font_decode.glyph_height;
 8000ed4:	b25b      	sxtb	r3, r3
 8000ed6:	9301      	str	r3, [sp, #4]
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8000ed8:	0023      	movs	r3, r4
 8000eda:	336a      	adds	r3, #106	; 0x6a
 8000edc:	7819      	ldrb	r1, [r3, #0]
 8000ede:	0028      	movs	r0, r5
 8000ee0:	f7ff ff9d 	bl	8000e1e <u8g2_font_decode_get_signed_bits>
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8000ee4:	0023      	movs	r3, r4
 8000ee6:	336b      	adds	r3, #107	; 0x6b
 8000ee8:	7819      	ldrb	r1, [r3, #0]
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8000eea:	0007      	movs	r7, r0
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8000eec:	0028      	movs	r0, r5
 8000eee:	f7ff ff96 	bl	8000e1e <u8g2_font_decode_get_signed_bits>
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8000ef2:	0023      	movs	r3, r4
 8000ef4:	336c      	adds	r3, #108	; 0x6c
 8000ef6:	7819      	ldrb	r1, [r3, #0]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8000ef8:	0006      	movs	r6, r0
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8000efa:	0028      	movs	r0, r5
 8000efc:	f7ff ff8f 	bl	8000e1e <u8g2_font_decode_get_signed_bits>
  if ( decode->glyph_width > 0 )
 8000f00:	2308      	movs	r3, #8
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8000f02:	9002      	str	r0, [sp, #8]
  if ( decode->glyph_width > 0 )
 8000f04:	56eb      	ldrsb	r3, [r5, r3]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	dd34      	ble.n	8000f74 <u8g2_font_decode_glyph+0xb4>
    decode->target_x += x;
 8000f0a:	7928      	ldrb	r0, [r5, #4]
    decode->target_y -= h+y;
 8000f0c:	9b01      	ldr	r3, [sp, #4]
    decode->target_x += x;
 8000f0e:	19c7      	adds	r7, r0, r7
    decode->target_y -= h+y;
 8000f10:	7968      	ldrb	r0, [r5, #5]
    decode->x = 0;
 8000f12:	2200      	movs	r2, #0
    decode->target_y -= h+y;
 8000f14:	1ac0      	subs	r0, r0, r3
    decode->x = 0;
 8000f16:	0023      	movs	r3, r4
    decode->target_y -= h+y;
 8000f18:	1b86      	subs	r6, r0, r6
 8000f1a:	716e      	strb	r6, [r5, #5]
	u8g2_font_decode_len(u8g2, b, 1);
 8000f1c:	2601      	movs	r6, #1
    decode->x = 0;
 8000f1e:	335a      	adds	r3, #90	; 0x5a
    decode->target_x += x;
 8000f20:	712f      	strb	r7, [r5, #4]
    decode->x = 0;
 8000f22:	801a      	strh	r2, [r3, #0]
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8000f24:	0023      	movs	r3, r4
 8000f26:	3366      	adds	r3, #102	; 0x66
 8000f28:	7819      	ldrb	r1, [r3, #0]
 8000f2a:	0028      	movs	r0, r5
 8000f2c:	f7ff ff3f 	bl	8000dae <u8g2_font_decode_get_unsigned_bits>
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8000f30:	0023      	movs	r3, r4
 8000f32:	3367      	adds	r3, #103	; 0x67
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8000f34:	0007      	movs	r7, r0
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8000f36:	7819      	ldrb	r1, [r3, #0]
 8000f38:	0028      	movs	r0, r5
 8000f3a:	f7ff ff38 	bl	8000dae <u8g2_font_decode_get_unsigned_bits>
 8000f3e:	9003      	str	r0, [sp, #12]
	u8g2_font_decode_len(u8g2, a, 0);
 8000f40:	2200      	movs	r2, #0
 8000f42:	0039      	movs	r1, r7
 8000f44:	0020      	movs	r0, r4
 8000f46:	f7ff ff75 	bl	8000e34 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8000f4a:	0020      	movs	r0, r4
 8000f4c:	9903      	ldr	r1, [sp, #12]
 8000f4e:	0032      	movs	r2, r6
 8000f50:	f7ff ff70 	bl	8000e34 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8000f54:	0031      	movs	r1, r6
 8000f56:	0028      	movs	r0, r5
 8000f58:	f7ff ff29 	bl	8000dae <u8g2_font_decode_get_unsigned_bits>
 8000f5c:	2800      	cmp	r0, #0
 8000f5e:	d1ef      	bne.n	8000f40 <u8g2_font_decode_glyph+0x80>
      if ( decode->y >= h )
 8000f60:	0023      	movs	r3, r4
 8000f62:	2207      	movs	r2, #7
 8000f64:	3354      	adds	r3, #84	; 0x54
 8000f66:	569a      	ldrsb	r2, [r3, r2]
 8000f68:	9901      	ldr	r1, [sp, #4]
 8000f6a:	428a      	cmp	r2, r1
 8000f6c:	dbda      	blt.n	8000f24 <u8g2_font_decode_glyph+0x64>
    u8g2->draw_color = decode->fg_color;
 8000f6e:	7b1b      	ldrb	r3, [r3, #12]
 8000f70:	347f      	adds	r4, #127	; 0x7f
 8000f72:	7023      	strb	r3, [r4, #0]
}
 8000f74:	9802      	ldr	r0, [sp, #8]
 8000f76:	b005      	add	sp, #20
 8000f78:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f7a <u8g2_font_get_glyph_data>:
{
 8000f7a:	0002      	movs	r2, r0
  return NULL;
 8000f7c:	2000      	movs	r0, #0
  if ( encoding <= 255 )
 8000f7e:	29ff      	cmp	r1, #255	; 0xff
 8000f80:	d80d      	bhi.n	8000f9e <u8g2_font_get_glyph_data+0x24>
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8000f82:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8000f84:	3317      	adds	r3, #23
    if ( encoding >= 'a' )
 8000f86:	2960      	cmp	r1, #96	; 0x60
 8000f88:	d90a      	bls.n	8000fa0 <u8g2_font_get_glyph_data+0x26>
      font += u8g2->font_info.start_pos_lower_a;
 8000f8a:	3278      	adds	r2, #120	; 0x78
      font += u8g2->font_info.start_pos_upper_A;
 8000f8c:	8812      	ldrh	r2, [r2, #0]
 8000f8e:	189b      	adds	r3, r3, r2
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8000f90:	7858      	ldrb	r0, [r3, #1]
 8000f92:	2800      	cmp	r0, #0
 8000f94:	d003      	beq.n	8000f9e <u8g2_font_get_glyph_data+0x24>
      if ( u8x8_pgm_read( font ) == encoding )
 8000f96:	781a      	ldrb	r2, [r3, #0]
 8000f98:	428a      	cmp	r2, r1
 8000f9a:	d105      	bne.n	8000fa8 <u8g2_font_get_glyph_data+0x2e>
	return font+2;	/* skip encoding and glyph size */
 8000f9c:	1c98      	adds	r0, r3, #2
}
 8000f9e:	4770      	bx	lr
    else if ( encoding >= 'A' )
 8000fa0:	2940      	cmp	r1, #64	; 0x40
 8000fa2:	d9f5      	bls.n	8000f90 <u8g2_font_get_glyph_data+0x16>
      font += u8g2->font_info.start_pos_upper_A;
 8000fa4:	3276      	adds	r2, #118	; 0x76
 8000fa6:	e7f1      	b.n	8000f8c <u8g2_font_get_glyph_data+0x12>
      font += u8x8_pgm_read( font + 1 );
 8000fa8:	181b      	adds	r3, r3, r0
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8000faa:	e7f1      	b.n	8000f90 <u8g2_font_get_glyph_data+0x16>

08000fac <u8g2_DrawGlyph>:
{
 8000fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fae:	0004      	movs	r4, r0
 8000fb0:	001d      	movs	r5, r3
  y += u8g2->font_calc_vref(u8g2);
 8000fb2:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
 8000fb4:	000f      	movs	r7, r1
 8000fb6:	0016      	movs	r6, r2
  y += u8g2->font_calc_vref(u8g2);
 8000fb8:	4798      	blx	r3
  u8g2->font_decode.target_x = x;
 8000fba:	0023      	movs	r3, r4
  y += u8g2->font_calc_vref(u8g2);
 8000fbc:	1980      	adds	r0, r0, r6
  u8g2->font_decode.target_x = x;
 8000fbe:	3358      	adds	r3, #88	; 0x58
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8000fc0:	0029      	movs	r1, r5
  u8g2->font_decode.target_y = y;
 8000fc2:	7058      	strb	r0, [r3, #1]
  u8g2->font_decode.target_x = x;
 8000fc4:	701f      	strb	r7, [r3, #0]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8000fc6:	0020      	movs	r0, r4
 8000fc8:	f7ff ffd7 	bl	8000f7a <u8g2_font_get_glyph_data>
 8000fcc:	0001      	movs	r1, r0
  u8g2_uint_t dx = 0;
 8000fce:	2000      	movs	r0, #0
  if ( glyph_data != NULL )
 8000fd0:	4281      	cmp	r1, r0
 8000fd2:	d003      	beq.n	8000fdc <u8g2_DrawGlyph+0x30>
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8000fd4:	0020      	movs	r0, r4
 8000fd6:	f7ff ff73 	bl	8000ec0 <u8g2_font_decode_glyph>
 8000fda:	b2c0      	uxtb	r0, r0
}
 8000fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08000fe0 <u8g2_draw_string>:
{
 8000fe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000fe2:	0005      	movs	r5, r0
 8000fe4:	000c      	movs	r4, r1
 8000fe6:	001e      	movs	r6, r3
 8000fe8:	9201      	str	r2, [sp, #4]
  sum = 0;
 8000fea:	2700      	movs	r7, #0
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8000fec:	f000 f996 	bl	800131c <u8x8_utf8_init>
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8000ff0:	686b      	ldr	r3, [r5, #4]
 8000ff2:	0028      	movs	r0, r5
 8000ff4:	7831      	ldrb	r1, [r6, #0]
 8000ff6:	4798      	blx	r3
    if ( e == 0x0ffff )
 8000ff8:	4a09      	ldr	r2, [pc, #36]	; (8001020 <u8g2_draw_string+0x40>)
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8000ffa:	0003      	movs	r3, r0
    if ( e == 0x0ffff )
 8000ffc:	4290      	cmp	r0, r2
 8000ffe:	d00d      	beq.n	800101c <u8g2_draw_string+0x3c>
    if ( e != 0x0fffe )
 8001000:	4a08      	ldr	r2, [pc, #32]	; (8001024 <u8g2_draw_string+0x44>)
    str++;
 8001002:	3601      	adds	r6, #1
    if ( e != 0x0fffe )
 8001004:	4290      	cmp	r0, r2
 8001006:	d0f3      	beq.n	8000ff0 <u8g2_draw_string+0x10>
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001008:	0021      	movs	r1, r4
 800100a:	0028      	movs	r0, r5
 800100c:	9a01      	ldr	r2, [sp, #4]
 800100e:	f7ff ffcd 	bl	8000fac <u8g2_DrawGlyph>
      x += delta;
 8001012:	1824      	adds	r4, r4, r0
      sum += delta;    
 8001014:	183f      	adds	r7, r7, r0
      x += delta;
 8001016:	b2e4      	uxtb	r4, r4
      sum += delta;    
 8001018:	b2ff      	uxtb	r7, r7
 800101a:	e7e9      	b.n	8000ff0 <u8g2_draw_string+0x10>
}
 800101c:	0038      	movs	r0, r7
 800101e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001020:	0000ffff 	.word	0x0000ffff
 8001024:	0000fffe 	.word	0x0000fffe

08001028 <u8g2_DrawStr>:
{
 8001028:	b510      	push	{r4, lr}
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 800102a:	4c02      	ldr	r4, [pc, #8]	; (8001034 <u8g2_DrawStr+0xc>)
 800102c:	6044      	str	r4, [r0, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 800102e:	f7ff ffd7 	bl	8000fe0 <u8g2_draw_string>
}
 8001032:	bd10      	pop	{r4, pc}
 8001034:	08001309 	.word	0x08001309

08001038 <u8g2_UpdateRefHeight>:
  if ( u8g2->font == NULL )
 8001038:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
{
 800103a:	b570      	push	{r4, r5, r6, lr}
  if ( u8g2->font == NULL )
 800103c:	2b00      	cmp	r3, #0
 800103e:	d01d      	beq.n	800107c <u8g2_UpdateRefHeight+0x44>
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001040:	0003      	movs	r3, r0
 8001042:	2600      	movs	r6, #0
 8001044:	0005      	movs	r5, r0
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001046:	2401      	movs	r4, #1
 8001048:	0002      	movs	r2, r0
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 800104a:	3371      	adds	r3, #113	; 0x71
 800104c:	579e      	ldrsb	r6, [r3, r6]
 800104e:	357b      	adds	r5, #123	; 0x7b
 8001050:	702e      	strb	r6, [r5, #0]
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001052:	571c      	ldrsb	r4, [r3, r4]
 8001054:	327c      	adds	r2, #124	; 0x7c
 8001056:	7014      	strb	r4, [r2, #0]
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001058:	3309      	adds	r3, #9
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d00d      	beq.n	800107c <u8g2_UpdateRefHeight+0x44>
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8001060:	2b01      	cmp	r3, #1
 8001062:	d10c      	bne.n	800107e <u8g2_UpdateRefHeight+0x46>
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001064:	0003      	movs	r3, r0
 8001066:	3373      	adds	r3, #115	; 0x73
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	b25b      	sxtb	r3, r3
 800106c:	429e      	cmp	r6, r3
 800106e:	da00      	bge.n	8001072 <u8g2_UpdateRefHeight+0x3a>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001070:	702b      	strb	r3, [r5, #0]
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001072:	2374      	movs	r3, #116	; 0x74
 8001074:	56c3      	ldrsb	r3, [r0, r3]
 8001076:	429c      	cmp	r4, r3
 8001078:	dd00      	ble.n	800107c <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 800107a:	7013      	strb	r3, [r2, #0]
}
 800107c:	bd70      	pop	{r4, r5, r6, pc}
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800107e:	0003      	movs	r3, r0
 8001080:	2170      	movs	r1, #112	; 0x70
 8001082:	336e      	adds	r3, #110	; 0x6e
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	5641      	ldrsb	r1, [r0, r1]
 8001088:	b25b      	sxtb	r3, r3
 800108a:	185b      	adds	r3, r3, r1
 800108c:	429e      	cmp	r6, r3
 800108e:	da00      	bge.n	8001092 <u8g2_UpdateRefHeight+0x5a>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8001090:	702b      	strb	r3, [r5, #0]
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8001092:	428c      	cmp	r4, r1
 8001094:	ddf2      	ble.n	800107c <u8g2_UpdateRefHeight+0x44>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8001096:	7011      	strb	r1, [r2, #0]
 8001098:	e7f0      	b.n	800107c <u8g2_UpdateRefHeight+0x44>
	...

0800109c <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 800109c:	4b01      	ldr	r3, [pc, #4]	; (80010a4 <u8g2_SetFontPosBaseline+0x8>)
 800109e:	6503      	str	r3, [r0, #80]	; 0x50
}
 80010a0:	4770      	bx	lr
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	08000d4b 	.word	0x08000d4b

080010a8 <u8g2_SetFont>:

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
  if ( u8g2->font != font )
 80010a8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
{
 80010aa:	b510      	push	{r4, lr}
 80010ac:	0004      	movs	r4, r0
  if ( u8g2->font != font )
 80010ae:	428b      	cmp	r3, r1
 80010b0:	d006      	beq.n	80010c0 <u8g2_SetFont+0x18>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 80010b2:	64c1      	str	r1, [r0, #76]	; 0x4c
    u8g2_read_font_info(&(u8g2->font_info), font);
 80010b4:	3064      	adds	r0, #100	; 0x64
 80010b6:	f7ff fe4a 	bl	8000d4e <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 80010ba:	0020      	movs	r0, r4
 80010bc:	f7ff ffbc 	bl	8001038 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 80010c0:	bd10      	pop	{r4, pc}

080010c2 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80010c2:	b537      	push	{r0, r1, r2, r4, r5, lr}

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 80010c4:	0005      	movs	r5, r0
 80010c6:	3540      	adds	r5, #64	; 0x40
 80010c8:	782d      	ldrb	r5, [r5, #0]
{
 80010ca:	ac06      	add	r4, sp, #24
 80010cc:	7824      	ldrb	r4, [r4, #0]
  y -= u8g2->pixel_curr_row;
 80010ce:	1b52      	subs	r2, r2, r5
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 80010d0:	9400      	str	r4, [sp, #0]
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80010d6:	47a0      	blx	r4
}
 80010d8:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080010da <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80010da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80010dc:	ac08      	add	r4, sp, #32
 80010de:	7824      	ldrb	r4, [r4, #0]
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d03e      	beq.n	8001162 <u8g2_DrawHVLine+0x88>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d904      	bls.n	80010f2 <u8g2_DrawHVLine+0x18>
      {
	if ( dir == 2 )
 80010e8:	2c02      	cmp	r4, #2
 80010ea:	d131      	bne.n	8001150 <u8g2_DrawHVLine+0x76>
	{
	  x -= len;
	  x++;
 80010ec:	3101      	adds	r1, #1
 80010ee:	1ac9      	subs	r1, r1, r3
 80010f0:	b2c9      	uxtb	r1, r1
	{
	  y -= len;
	  y++;
	}
      }
      dir &= 1;  
 80010f2:	2501      	movs	r5, #1
 80010f4:	0026      	movs	r6, r4
 80010f6:	402e      	ands	r6, r5
      
      /* clip against the user window */
      if ( dir == 0 )
 80010f8:	422c      	tst	r4, r5
 80010fa:	d133      	bne.n	8001164 <u8g2_DrawHVLine+0x8a>
      {
	if ( y < u8g2->user_y0 )
 80010fc:	0004      	movs	r4, r0
 80010fe:	3447      	adds	r4, #71	; 0x47
 8001100:	7824      	ldrb	r4, [r4, #0]
 8001102:	4294      	cmp	r4, r2
 8001104:	d82d      	bhi.n	8001162 <u8g2_DrawHVLine+0x88>
	  return;
	if ( y >= u8g2->user_y1 )
 8001106:	0004      	movs	r4, r0
 8001108:	3448      	adds	r4, #72	; 0x48
 800110a:	7824      	ldrb	r4, [r4, #0]
 800110c:	4294      	cmp	r4, r2
 800110e:	d928      	bls.n	8001162 <u8g2_DrawHVLine+0x88>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8001110:	0004      	movs	r4, r0
 8001112:	0005      	movs	r5, r0
  b += *len;
 8001114:	18cb      	adds	r3, r1, r3
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8001116:	3445      	adds	r4, #69	; 0x45
 8001118:	3546      	adds	r5, #70	; 0x46
  b += *len;
 800111a:	b2db      	uxtb	r3, r3
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800111c:	7824      	ldrb	r4, [r4, #0]
 800111e:	782d      	ldrb	r5, [r5, #0]
  if ( a > b )
 8001120:	428b      	cmp	r3, r1
 8001122:	d21c      	bcs.n	800115e <u8g2_DrawHVLine+0x84>
    if ( a < d )
 8001124:	428d      	cmp	r5, r1
 8001126:	d919      	bls.n	800115c <u8g2_DrawHVLine+0x82>
      b--;
 8001128:	1e6b      	subs	r3, r5, #1
 800112a:	b2db      	uxtb	r3, r3
  if ( b <= c )
 800112c:	429c      	cmp	r4, r3
 800112e:	d218      	bcs.n	8001162 <u8g2_DrawHVLine+0x88>
  if ( a < c )		
 8001130:	1c27      	adds	r7, r4, #0
 8001132:	428c      	cmp	r4, r1
 8001134:	d200      	bcs.n	8001138 <u8g2_DrawHVLine+0x5e>
 8001136:	1c0f      	adds	r7, r1, #0
 8001138:	b2f9      	uxtb	r1, r7
  if ( b > d )
 800113a:	1c2c      	adds	r4, r5, #0
 800113c:	429d      	cmp	r5, r3
 800113e:	d900      	bls.n	8001142 <u8g2_DrawHVLine+0x68>
 8001140:	1c1c      	adds	r4, r3, #0
  b -= a;
 8001142:	1a63      	subs	r3, r4, r1
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8001144:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001146:	9600      	str	r6, [sp, #0]
 8001148:	68a4      	ldr	r4, [r4, #8]
  b -= a;
 800114a:	b2db      	uxtb	r3, r3
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 800114c:	47a0      	blx	r4
 800114e:	e008      	b.n	8001162 <u8g2_DrawHVLine+0x88>
	else if ( dir == 3 )
 8001150:	2c03      	cmp	r4, #3
 8001152:	d1ce      	bne.n	80010f2 <u8g2_DrawHVLine+0x18>
	  y++;
 8001154:	3201      	adds	r2, #1
 8001156:	1ad2      	subs	r2, r2, r3
 8001158:	b2d2      	uxtb	r2, r2
 800115a:	e7ca      	b.n	80010f2 <u8g2_DrawHVLine+0x18>
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800115c:	0021      	movs	r1, r4
  if ( a >= d )
 800115e:	428d      	cmp	r5, r1
 8001160:	d8e4      	bhi.n	800112c <u8g2_DrawHVLine+0x52>
    }
}
 8001162:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	if ( x < u8g2->user_x0 )
 8001164:	0004      	movs	r4, r0
 8001166:	3445      	adds	r4, #69	; 0x45
 8001168:	7824      	ldrb	r4, [r4, #0]
 800116a:	428c      	cmp	r4, r1
 800116c:	d8f9      	bhi.n	8001162 <u8g2_DrawHVLine+0x88>
	if ( x >= u8g2->user_x1 )
 800116e:	0004      	movs	r4, r0
 8001170:	3446      	adds	r4, #70	; 0x46
 8001172:	7824      	ldrb	r4, [r4, #0]
 8001174:	428c      	cmp	r4, r1
 8001176:	d9f4      	bls.n	8001162 <u8g2_DrawHVLine+0x88>
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8001178:	0004      	movs	r4, r0
  b += *len;
 800117a:	18d3      	adds	r3, r2, r3
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 800117c:	3447      	adds	r4, #71	; 0x47
 800117e:	7825      	ldrb	r5, [r4, #0]
  b += *len;
 8001180:	b2db      	uxtb	r3, r3
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8001182:	3401      	adds	r4, #1
 8001184:	7824      	ldrb	r4, [r4, #0]
  if ( a > b )
 8001186:	4293      	cmp	r3, r2
 8001188:	d211      	bcs.n	80011ae <u8g2_DrawHVLine+0xd4>
    if ( a < d )
 800118a:	4294      	cmp	r4, r2
 800118c:	d90e      	bls.n	80011ac <u8g2_DrawHVLine+0xd2>
      b--;
 800118e:	1e63      	subs	r3, r4, #1
 8001190:	b2db      	uxtb	r3, r3
  if ( b <= c )
 8001192:	429d      	cmp	r5, r3
 8001194:	d2e5      	bcs.n	8001162 <u8g2_DrawHVLine+0x88>
  if ( a < c )		
 8001196:	1c2f      	adds	r7, r5, #0
 8001198:	4295      	cmp	r5, r2
 800119a:	d200      	bcs.n	800119e <u8g2_DrawHVLine+0xc4>
 800119c:	1c17      	adds	r7, r2, #0
 800119e:	b2fa      	uxtb	r2, r7
  if ( b > d )
 80011a0:	1c25      	adds	r5, r4, #0
 80011a2:	429c      	cmp	r4, r3
 80011a4:	d900      	bls.n	80011a8 <u8g2_DrawHVLine+0xce>
 80011a6:	1c1d      	adds	r5, r3, #0
  b -= a;
 80011a8:	1aab      	subs	r3, r5, r2
 80011aa:	e7cb      	b.n	8001144 <u8g2_DrawHVLine+0x6a>
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 80011ac:	002a      	movs	r2, r5
  if ( a >= d )
 80011ae:	4294      	cmp	r4, r2
 80011b0:	d8ef      	bhi.n	8001192 <u8g2_DrawHVLine+0xb8>
 80011b2:	e7d6      	b.n	8001162 <u8g2_DrawHVLine+0x88>

080011b4 <u8g2_draw_pixel_vertical_top_lsb>:

/*
  x,y position within the buffer
*/
static void u8g2_draw_pixel_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y)
{
 80011b4:	b530      	push	{r4, r5, lr}
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 80011b6:	2407      	movs	r4, #7
  mask = 1;
  mask <<= bit_pos;
 80011b8:	0015      	movs	r5, r2
 80011ba:	2301      	movs	r3, #1
 80011bc:	4025      	ands	r5, r4
 80011be:	40ab      	lsls	r3, r5

  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
  offset &= ~7;
 80011c0:	43a2      	bics	r2, r4
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80011c2:	6804      	ldr	r4, [r0, #0]
  mask <<= bit_pos;
 80011c4:	b2db      	uxtb	r3, r3
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80011c6:	7c24      	ldrb	r4, [r4, #16]
  ptr = u8g2->tile_buf_ptr;
  ptr += offset;
 80011c8:	4362      	muls	r2, r4
  ptr += x;
 80011ca:	1851      	adds	r1, r2, r1
 80011cc:	6b82      	ldr	r2, [r0, #56]	; 0x38


  if ( u8g2->draw_color <= 1 )
 80011ce:	307f      	adds	r0, #127	; 0x7f
  ptr += x;
 80011d0:	1851      	adds	r1, r2, r1
  if ( u8g2->draw_color <= 1 )
 80011d2:	7802      	ldrb	r2, [r0, #0]
 80011d4:	2a01      	cmp	r2, #1
 80011d6:	d903      	bls.n	80011e0 <u8g2_draw_pixel_vertical_top_lsb+0x2c>
    *ptr |= mask;
  if ( u8g2->draw_color != 1 )
    *ptr ^= mask;
 80011d8:	780a      	ldrb	r2, [r1, #0]
 80011da:	4053      	eors	r3, r2
 80011dc:	700b      	strb	r3, [r1, #0]

}
 80011de:	bd30      	pop	{r4, r5, pc}
    *ptr |= mask;
 80011e0:	780a      	ldrb	r2, [r1, #0]
 80011e2:	431a      	orrs	r2, r3
 80011e4:	700a      	strb	r2, [r1, #0]
  if ( u8g2->draw_color != 1 )
 80011e6:	7802      	ldrb	r2, [r0, #0]
 80011e8:	2a01      	cmp	r2, #1
 80011ea:	d0f8      	beq.n	80011de <u8g2_draw_pixel_vertical_top_lsb+0x2a>
 80011ec:	e7f4      	b.n	80011d8 <u8g2_draw_pixel_vertical_top_lsb+0x24>

080011ee <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80011ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011f0:	0014      	movs	r4, r2
 80011f2:	aa06      	add	r2, sp, #24
 80011f4:	7812      	ldrb	r2, [r2, #0]
 80011f6:	0006      	movs	r6, r0
 80011f8:	000d      	movs	r5, r1
  if ( dir == 0 )
 80011fa:	2a00      	cmp	r2, #0
 80011fc:	d10b      	bne.n	8001216 <u8g2_ll_hvline_vertical_top_lsb+0x28>
 80011fe:	18cb      	adds	r3, r1, r3
 8001200:	b2df      	uxtb	r7, r3
  {
    do
    {
      u8g2_draw_pixel_vertical_top_lsb(u8g2, x, y);
 8001202:	0029      	movs	r1, r5
      x++;
 8001204:	3501      	adds	r5, #1
      u8g2_draw_pixel_vertical_top_lsb(u8g2, x, y);
 8001206:	0022      	movs	r2, r4
 8001208:	0030      	movs	r0, r6
      x++;
 800120a:	b2ed      	uxtb	r5, r5
      u8g2_draw_pixel_vertical_top_lsb(u8g2, x, y);
 800120c:	f7ff ffd2 	bl	80011b4 <u8g2_draw_pixel_vertical_top_lsb>
      len--;
    } while( len != 0 );
 8001210:	42bd      	cmp	r5, r7
 8001212:	d1f6      	bne.n	8001202 <u8g2_ll_hvline_vertical_top_lsb+0x14>
      u8g2_draw_pixel_vertical_top_lsb(u8g2, x, y);
      y++;
      len--;
    } while( len != 0 );
  }
}
 8001214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001216:	191b      	adds	r3, r3, r4
 8001218:	b2df      	uxtb	r7, r3
      u8g2_draw_pixel_vertical_top_lsb(u8g2, x, y);
 800121a:	0022      	movs	r2, r4
      y++;
 800121c:	3401      	adds	r4, #1
      u8g2_draw_pixel_vertical_top_lsb(u8g2, x, y);
 800121e:	0029      	movs	r1, r5
 8001220:	0030      	movs	r0, r6
      y++;
 8001222:	b2e4      	uxtb	r4, r4
      u8g2_draw_pixel_vertical_top_lsb(u8g2, x, y);
 8001224:	f7ff ffc6 	bl	80011b4 <u8g2_draw_pixel_vertical_top_lsb>
    } while( len != 0 );
 8001228:	42a7      	cmp	r7, r4
 800122a:	d1f6      	bne.n	800121a <u8g2_ll_hvline_vertical_top_lsb+0x2c>
 800122c:	e7f2      	b.n	8001214 <u8g2_ll_hvline_vertical_top_lsb+0x26>

0800122e <u8g2_update_dimension_common>:
static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 800122e:	0003      	movs	r3, r0
{
 8001230:	b570      	push	{r4, r5, r6, lr}
  t = u8g2->tile_buf_height;
 8001232:	333c      	adds	r3, #60	; 0x3c
 8001234:	781a      	ldrb	r2, [r3, #0]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8001236:	6804      	ldr	r4, [r0, #0]
  t *= 8;
 8001238:	00d1      	lsls	r1, r2, #3
  u8g2->pixel_buf_height = t;
 800123a:	70d9      	strb	r1, [r3, #3]
  
  t = display_info->tile_width;
 800123c:	7c23      	ldrb	r3, [r4, #16]
#ifndef U8G2_16BIT
  if ( t >= 32 )
 800123e:	1c19      	adds	r1, r3, #0
 8001240:	2b1f      	cmp	r3, #31
 8001242:	d900      	bls.n	8001246 <u8g2_update_dimension_common+0x18>
 8001244:	211f      	movs	r1, #31
    t = 31;
#endif
  t *= 8;
  u8g2->pixel_buf_width = t;
 8001246:	0003      	movs	r3, r0
 8001248:	b2c9      	uxtb	r1, r1
  t *= 8;
 800124a:	00c9      	lsls	r1, r1, #3
  u8g2->pixel_buf_width = t;
 800124c:	333e      	adds	r3, #62	; 0x3e
 800124e:	7019      	strb	r1, [r3, #0]
  
  t = u8g2->tile_curr_row;
  t *= 8;
  u8g2->pixel_curr_row = t;
 8001250:	0001      	movs	r1, r0
  t = u8g2->tile_curr_row;
 8001252:	3b01      	subs	r3, #1
 8001254:	781d      	ldrb	r5, [r3, #0]
  u8g2->pixel_curr_row = t;
 8001256:	3140      	adds	r1, #64	; 0x40
  t *= 8;
 8001258:	00eb      	lsls	r3, r5, #3
 800125a:	b2db      	uxtb	r3, r3
  u8g2->pixel_curr_row = t;
 800125c:	700b      	strb	r3, [r1, #0]
  
  t = u8g2->tile_buf_height;
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 800125e:	7c61      	ldrb	r1, [r4, #17]
 8001260:	1956      	adds	r6, r2, r5
 8001262:	428e      	cmp	r6, r1
 8001264:	dd01      	ble.n	800126a <u8g2_update_dimension_common+0x3c>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8001266:	1b4a      	subs	r2, r1, r5
 8001268:	b2d2      	uxtb	r2, r2
  t *= 8;
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800126a:	0001      	movs	r1, r0
  t *= 8;
 800126c:	00d2      	lsls	r2, r2, #3
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 800126e:	3141      	adds	r1, #65	; 0x41
 8001270:	700b      	strb	r3, [r1, #0]
  u8g2->buf_y1 = u8g2->buf_y0;
  u8g2->buf_y1 += t;
 8001272:	189b      	adds	r3, r3, r2
 8001274:	0002      	movs	r2, r0
 8001276:	3242      	adds	r2, #66	; 0x42
 8001278:	7013      	strb	r3, [r2, #0]
  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#else
  u8g2->width = 240;
 800127a:	0003      	movs	r3, r0
 800127c:	22f0      	movs	r2, #240	; 0xf0
 800127e:	3343      	adds	r3, #67	; 0x43
 8001280:	701a      	strb	r2, [r3, #0]
  if ( display_info->pixel_width <= 240 )
 8001282:	8aa2      	ldrh	r2, [r4, #20]
 8001284:	2af0      	cmp	r2, #240	; 0xf0
 8001286:	d800      	bhi.n	800128a <u8g2_update_dimension_common+0x5c>
    u8g2->width = display_info->pixel_width;
 8001288:	701a      	strb	r2, [r3, #0]
  u8g2->height = display_info->pixel_height;
 800128a:	8ae3      	ldrh	r3, [r4, #22]
 800128c:	3044      	adds	r0, #68	; 0x44
 800128e:	7003      	strb	r3, [r0, #0]
#endif

}
 8001290:	bd70      	pop	{r4, r5, r6, pc}

08001292 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8001292:	b510      	push	{r4, lr}
  u8g2_update_dimension_common(u8g2);  
 8001294:	f7ff ffcb 	bl	800122e <u8g2_update_dimension_common>
}
 8001298:	bd10      	pop	{r4, pc}

0800129a <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
  u8g2->user_x0 = 0;
 800129a:	0003      	movs	r3, r0
 800129c:	2200      	movs	r2, #0
 800129e:	3345      	adds	r3, #69	; 0x45
 80012a0:	701a      	strb	r2, [r3, #0]
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 80012a2:	0002      	movs	r2, r0
 80012a4:	3243      	adds	r2, #67	; 0x43
 80012a6:	7812      	ldrb	r2, [r2, #0]
  
  u8g2->user_y0 = u8g2->buf_y0;
  u8g2->user_y1 = u8g2->buf_y1;
 80012a8:	3b03      	subs	r3, #3
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 80012aa:	711a      	strb	r2, [r3, #4]
  u8g2->user_y0 = u8g2->buf_y0;
 80012ac:	0002      	movs	r2, r0
 80012ae:	3241      	adds	r2, #65	; 0x41
 80012b0:	7812      	ldrb	r2, [r2, #0]
  u8g2->user_y1 = u8g2->buf_y1;
 80012b2:	3048      	adds	r0, #72	; 0x48
  u8g2->user_y0 = u8g2->buf_y0;
 80012b4:	715a      	strb	r2, [r3, #5]
  u8g2->user_y1 = u8g2->buf_y1;
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	7003      	strb	r3, [r0, #0]
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80012ba:	4770      	bx	lr

080012bc <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80012bc:	b513      	push	{r0, r1, r4, lr}
 80012be:	ac04      	add	r4, sp, #16
 80012c0:	7824      	ldrb	r4, [r4, #0]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 80012c2:	9400      	str	r4, [sp, #0]
 80012c4:	f7ff fefd 	bl	80010c2 <u8g2_draw_hv_line_2dir>
}
 80012c8:	bd13      	pop	{r0, r1, r4, pc}

080012ca <u8g2_SetupBuffer>:
{
 80012ca:	b570      	push	{r4, r5, r6, lr}
 80012cc:	0004      	movs	r4, r0
  u8g2->ll_hvline = ll_hvline_cb;
 80012ce:	6323      	str	r3, [r4, #48]	; 0x30
  u8g2->tile_buf_height = tile_buf_height;
 80012d0:	0023      	movs	r3, r4
  u8g2->font = NULL;
 80012d2:	2000      	movs	r0, #0
  u8g2->tile_buf_height = tile_buf_height;
 80012d4:	333c      	adds	r3, #60	; 0x3c
  u8g2->tile_buf_ptr = buf;
 80012d6:	63a1      	str	r1, [r4, #56]	; 0x38
  u8g2->font = NULL;
 80012d8:	64e0      	str	r0, [r4, #76]	; 0x4c
  u8g2->tile_buf_height = tile_buf_height;
 80012da:	701a      	strb	r2, [r3, #0]
  u8g2->bitmap_transparency = 0;
 80012dc:	2280      	movs	r2, #128	; 0x80
  u8g2->tile_curr_row = 0;
 80012de:	7058      	strb	r0, [r3, #1]
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80012e0:	3323      	adds	r3, #35	; 0x23
 80012e2:	7018      	strb	r0, [r3, #0]
  u8g2->bitmap_transparency = 0;
 80012e4:	0052      	lsls	r2, r2, #1
 80012e6:	331f      	adds	r3, #31
{
 80012e8:	9d04      	ldr	r5, [sp, #16]
  u8g2->bitmap_transparency = 0;
 80012ea:	801a      	strh	r2, [r3, #0]
  u8g2->is_auto_page_clear = 1;
 80012ec:	3aff      	subs	r2, #255	; 0xff
 80012ee:	709a      	strb	r2, [r3, #2]
  u8g2->cb->update_dimension(u8g2);
 80012f0:	682b      	ldr	r3, [r5, #0]
 80012f2:	0020      	movs	r0, r4
  u8g2->cb = u8g2_cb;
 80012f4:	6365      	str	r5, [r4, #52]	; 0x34
  u8g2->cb->update_dimension(u8g2);
 80012f6:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 80012f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012fa:	0020      	movs	r0, r4
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	4798      	blx	r3
  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8001300:	0020      	movs	r0, r4
 8001302:	f7ff fecb 	bl	800109c <u8g2_SetFontPosBaseline>
}
 8001306:	bd70      	pop	{r4, r5, r6, pc}

08001308 <u8x8_ascii_next>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
}

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8001308:	2900      	cmp	r1, #0
 800130a:	d002      	beq.n	8001312 <u8x8_ascii_next+0xa>
    return 0x0ffff;	/* end of string detected*/
  return b;
 800130c:	b288      	uxth	r0, r1
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800130e:	290a      	cmp	r1, #10
 8001310:	d100      	bne.n	8001314 <u8x8_ascii_next+0xc>
    return 0x0ffff;	/* end of string detected*/
 8001312:	4801      	ldr	r0, [pc, #4]	; (8001318 <u8x8_ascii_next+0x10>)
}
 8001314:	4770      	bx	lr
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	0000ffff 	.word	0x0000ffff

0800131c <u8x8_utf8_init>:
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800131c:	2300      	movs	r3, #0
 800131e:	3008      	adds	r0, #8
 8001320:	77c3      	strb	r3, [r0, #31]
}
 8001322:	4770      	bx	lr

08001324 <u8x8_i2c_data_transfer.isra.0>:
/* u8x8_byte_SetDC is not used */
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
 8001324:	b597      	push	{r0, r1, r2, r4, r7, lr}
{
uint8_t buffer[arg_int+1];
 8001326:	0002      	movs	r2, r0
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
 8001328:	0003      	movs	r3, r0
uint8_t buffer[arg_int+1];
 800132a:	4668      	mov	r0, sp
 800132c:	3208      	adds	r2, #8
 800132e:	08d2      	lsrs	r2, r2, #3
 8001330:	00d2      	lsls	r2, r2, #3
 8001332:	1a82      	subs	r2, r0, r2
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
 8001334:	af02      	add	r7, sp, #8
uint8_t buffer[arg_int+1];
 8001336:	4695      	mov	sp, r2
uint8_t *ptr = arg_ptr;
buffer[0] = 0x40;
 8001338:	2040      	movs	r0, #64	; 0x40
uint8_t buffer[arg_int+1];
 800133a:	aa02      	add	r2, sp, #8
buffer[0] = 0x40;
 800133c:	7010      	strb	r0, [r2, #0]
for (int i = 1; i <= arg_int; i++) buffer[i] = *(ptr++);
 800133e:	3901      	subs	r1, #1
 8001340:	383f      	subs	r0, #63	; 0x3f
 8001342:	4283      	cmp	r3, r0
 8001344:	da09      	bge.n	800135a <u8x8_i2c_data_transfer.isra.0+0x36>
HAL_I2C_Master_Transmit(&hi2c1, 0x78, (uint8_t *)buffer, arg_int+1, HAL_MAX_DELAY);
 8001346:	2101      	movs	r1, #1
 8001348:	4249      	negs	r1, r1
 800134a:	9100      	str	r1, [sp, #0]
 800134c:	3301      	adds	r3, #1
 800134e:	3179      	adds	r1, #121	; 0x79
 8001350:	4804      	ldr	r0, [pc, #16]	; (8001364 <u8x8_i2c_data_transfer.isra.0+0x40>)
 8001352:	f000 fedd 	bl	8002110 <HAL_I2C_Master_Transmit>
//HAL_I2C_Master_Transmit(&hi2c1, 0x78, (uint8_t *)arg_ptr, arg_int, HAL_MAX_DELAY);
// HAL_I2C_Master_Transmit_DMA(&hi2c1, 0x78, (uint8_t *)buffer, arg_int);
}
 8001356:	46bd      	mov	sp, r7
 8001358:	bd91      	pop	{r0, r4, r7, pc}
for (int i = 1; i <= arg_int; i++) buffer[i] = *(ptr++);
 800135a:	5c0c      	ldrb	r4, [r1, r0]
 800135c:	5414      	strb	r4, [r2, r0]
 800135e:	3001      	adds	r0, #1
 8001360:	e7ef      	b.n	8001342 <u8x8_i2c_data_transfer.isra.0+0x1e>
 8001362:	46c0      	nop			; (mov r8, r8)
 8001364:	20000218 	.word	0x20000218

08001368 <u8x8_cad_SendCmd>:
{
 8001368:	b510      	push	{r4, lr}
 800136a:	000a      	movs	r2, r1
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 800136c:	2300      	movs	r3, #0
 800136e:	2115      	movs	r1, #21
 8001370:	68c4      	ldr	r4, [r0, #12]
 8001372:	47a0      	blx	r4
}
 8001374:	bd10      	pop	{r4, pc}

08001376 <u8x8_cad_SendArg>:
{
 8001376:	b510      	push	{r4, lr}
 8001378:	000a      	movs	r2, r1
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 800137a:	2300      	movs	r3, #0
 800137c:	2116      	movs	r1, #22
 800137e:	68c4      	ldr	r4, [r0, #12]
 8001380:	47a0      	blx	r4
}
 8001382:	bd10      	pop	{r4, pc}

08001384 <u8x8_cad_SendData>:
{
 8001384:	b510      	push	{r4, lr}
 8001386:	0013      	movs	r3, r2
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8001388:	68c4      	ldr	r4, [r0, #12]
 800138a:	000a      	movs	r2, r1
 800138c:	2117      	movs	r1, #23
 800138e:	47a0      	blx	r4
}
 8001390:	bd10      	pop	{r4, pc}

08001392 <u8x8_cad_StartTransfer>:
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8001392:	2300      	movs	r3, #0
{
 8001394:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8001396:	001a      	movs	r2, r3
 8001398:	2118      	movs	r1, #24
 800139a:	68c4      	ldr	r4, [r0, #12]
 800139c:	47a0      	blx	r4
}
 800139e:	bd10      	pop	{r4, pc}

080013a0 <u8x8_cad_EndTransfer>:
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80013a0:	2300      	movs	r3, #0
{
 80013a2:	b510      	push	{r4, lr}
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 80013a4:	001a      	movs	r2, r3
 80013a6:	2119      	movs	r1, #25
 80013a8:	68c4      	ldr	r4, [r0, #12]
 80013aa:	47a0      	blx	r4
}
 80013ac:	bd10      	pop	{r4, pc}

080013ae <u8x8_cad_SendSequence>:
{
 80013ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80013b0:	0005      	movs	r5, r0
 80013b2:	000c      	movs	r4, r1
    cmd = *data;
 80013b4:	7821      	ldrb	r1, [r4, #0]
    switch( cmd )
 80013b6:	2919      	cmp	r1, #25
 80013b8:	d80d      	bhi.n	80013d6 <u8x8_cad_SendSequence+0x28>
 80013ba:	2917      	cmp	r1, #23
 80013bc:	d817      	bhi.n	80013ee <u8x8_cad_SendSequence+0x40>
 80013be:	d00d      	beq.n	80013dc <u8x8_cad_SendSequence+0x2e>
 80013c0:	2914      	cmp	r1, #20
 80013c2:	d90a      	bls.n	80013da <u8x8_cad_SendSequence+0x2c>
	  v = *data;
 80013c4:	466b      	mov	r3, sp
 80013c6:	7862      	ldrb	r2, [r4, #1]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80013c8:	0028      	movs	r0, r5
	  v = *data;
 80013ca:	71da      	strb	r2, [r3, #7]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80013cc:	68ee      	ldr	r6, [r5, #12]
 80013ce:	2300      	movs	r3, #0
 80013d0:	47b0      	blx	r6
	  data++;
 80013d2:	3402      	adds	r4, #2
	  break;
 80013d4:	e7ee      	b.n	80013b4 <u8x8_cad_SendSequence+0x6>
    switch( cmd )
 80013d6:	29fe      	cmp	r1, #254	; 0xfe
 80013d8:	d010      	beq.n	80013fc <u8x8_cad_SendSequence+0x4e>
}
 80013da:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
	  v = *data;
 80013dc:	466b      	mov	r3, sp
 80013de:	1dda      	adds	r2, r3, #7
 80013e0:	7863      	ldrb	r3, [r4, #1]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80013e2:	2101      	movs	r1, #1
 80013e4:	0028      	movs	r0, r5
	  v = *data;
 80013e6:	7013      	strb	r3, [r2, #0]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80013e8:	f7ff ffcc 	bl	8001384 <u8x8_cad_SendData>
	  data++;
 80013ec:	e7f1      	b.n	80013d2 <u8x8_cad_SendSequence+0x24>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80013ee:	2300      	movs	r3, #0
 80013f0:	0028      	movs	r0, r5
 80013f2:	001a      	movs	r2, r3
 80013f4:	68ee      	ldr	r6, [r5, #12]
    data++;
 80013f6:	3401      	adds	r4, #1
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80013f8:	47b0      	blx	r6
	  break;
 80013fa:	e7db      	b.n	80013b4 <u8x8_cad_SendSequence+0x6>
	  v = *data;
 80013fc:	466b      	mov	r3, sp
 80013fe:	7862      	ldrb	r2, [r4, #1]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8001400:	2129      	movs	r1, #41	; 0x29
 8001402:	0028      	movs	r0, r5
	  v = *data;
 8001404:	71da      	strb	r2, [r3, #7]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8001406:	f000 f907 	bl	8001618 <u8x8_gpio_call>
 800140a:	e7e2      	b.n	80013d2 <u8x8_cad_SendSequence+0x24>

0800140c <u8x8_cad_ssd13xx_i2c>:

uint8_t u8x8_cad_ssd13xx_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800140c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800140e:	000c      	movs	r4, r1
 8001410:	0010      	movs	r0, r2
 8001412:	0019      	movs	r1, r3
uint8_t* p;
uint8_t buffer[2];
switch(msg)
 8001414:	2c16      	cmp	r4, #22
 8001416:	d805      	bhi.n	8001424 <u8x8_cad_ssd13xx_i2c+0x18>
 8001418:	2300      	movs	r3, #0
 800141a:	2c14      	cmp	r4, #20
 800141c:	d807      	bhi.n	800142e <u8x8_cad_ssd13xx_i2c+0x22>
 800141e:	2000      	movs	r0, #0
default:
  return 0;

}
return 1;
}
 8001420:	b004      	add	sp, #16
 8001422:	bd10      	pop	{r4, pc}
switch(msg)
 8001424:	2c17      	cmp	r4, #23
 8001426:	d1fa      	bne.n	800141e <u8x8_cad_ssd13xx_i2c+0x12>
  u8x8_i2c_data_transfer(u8x8, arg_int, p);
 8001428:	f7ff ff7c 	bl	8001324 <u8x8_i2c_data_transfer.isra.0>
 800142c:	e00b      	b.n	8001446 <u8x8_cad_ssd13xx_i2c+0x3a>
buffer[0] = 0x00;
 800142e:	466a      	mov	r2, sp
 8001430:	7313      	strb	r3, [r2, #12]
HAL_I2C_Master_Transmit(&hi2c1, 0x78, buffer, 2, HAL_MAX_DELAY);
 8001432:	2301      	movs	r3, #1
 8001434:	425b      	negs	r3, r3
buffer[1] = arg_int;
 8001436:	7350      	strb	r0, [r2, #13]
HAL_I2C_Master_Transmit(&hi2c1, 0x78, buffer, 2, HAL_MAX_DELAY);
 8001438:	2178      	movs	r1, #120	; 0x78
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	4803      	ldr	r0, [pc, #12]	; (800144c <u8x8_cad_ssd13xx_i2c+0x40>)
 800143e:	3303      	adds	r3, #3
 8001440:	aa03      	add	r2, sp, #12
 8001442:	f000 fe65 	bl	8002110 <HAL_I2C_Master_Transmit>
return 1;
 8001446:	2001      	movs	r0, #1
  break;
 8001448:	e7ea      	b.n	8001420 <u8x8_cad_ssd13xx_i2c+0x14>
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	20000218 	.word	0x20000218

08001450 <u8x8_cad_ssd13xx_fast_i2c>:
 8001450:	b510      	push	{r4, lr}
 8001452:	f7ff ffdb 	bl	800140c <u8x8_cad_ssd13xx_i2c>
 8001456:	bd10      	pop	{r4, pc}

08001458 <u8x8_d_ssd1306_128x32_generic>:

static uint8_t u8x8_d_ssd1306_128x32_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8001458:	390a      	subs	r1, #10
{
 800145a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800145c:	0004      	movs	r4, r0
 800145e:	0015      	movs	r5, r2
 8001460:	001f      	movs	r7, r3
 8001462:	0008      	movs	r0, r1
 8001464:	2905      	cmp	r1, #5
 8001466:	d859      	bhi.n	800151c <u8x8_d_ssd1306_128x32_generic+0xc4>
 8001468:	f7fe fe54 	bl	8000114 <__gnu_thumb1_case_uqi>
 800146c:	11580c03 	.word	0x11580c03
 8001470:	3223      	.short	0x3223
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x32_univision_display_info);
      break;
    */
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8001472:	0020      	movs	r0, r4
 8001474:	f000 f871 	bl	800155a <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_init_seq);    
 8001478:	4929      	ldr	r1, [pc, #164]	; (8001520 <u8x8_d_ssd1306_128x32_generic+0xc8>)
      break;
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave0_seq);
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave1_seq);
 800147a:	0020      	movs	r0, r4
 800147c:	f7ff ff97 	bl	80013ae <u8x8_cad_SendSequence>
      u8x8_cad_EndTransfer(u8x8);
      break;
    default:
      return 0;
  }
  return 1;
 8001480:	2001      	movs	r0, #1
}
 8001482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave0_seq);
 8001484:	4927      	ldr	r1, [pc, #156]	; (8001524 <u8x8_d_ssd1306_128x32_generic+0xcc>)
      if ( arg_int == 0 )
 8001486:	2a00      	cmp	r2, #0
 8001488:	d0f7      	beq.n	800147a <u8x8_d_ssd1306_128x32_generic+0x22>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_powersave1_seq);
 800148a:	4927      	ldr	r1, [pc, #156]	; (8001528 <u8x8_d_ssd1306_128x32_generic+0xd0>)
 800148c:	e7f5      	b.n	800147a <u8x8_d_ssd1306_128x32_generic+0x22>
      if ( arg_int == 0 )
 800148e:	1ce6      	adds	r6, r4, #3
 8001490:	2a00      	cmp	r2, #0
 8001492:	d107      	bne.n	80014a4 <u8x8_d_ssd1306_128x32_generic+0x4c>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_flip0_seq);
 8001494:	0020      	movs	r0, r4
 8001496:	4925      	ldr	r1, [pc, #148]	; (800152c <u8x8_d_ssd1306_128x32_generic+0xd4>)
 8001498:	f7ff ff89 	bl	80013ae <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 800149c:	6823      	ldr	r3, [r4, #0]
 800149e:	7c9b      	ldrb	r3, [r3, #18]
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 80014a0:	77f3      	strb	r3, [r6, #31]
 80014a2:	e7ed      	b.n	8001480 <u8x8_d_ssd1306_128x32_generic+0x28>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x32_univision_flip1_seq);
 80014a4:	0020      	movs	r0, r4
 80014a6:	4922      	ldr	r1, [pc, #136]	; (8001530 <u8x8_d_ssd1306_128x32_generic+0xd8>)
 80014a8:	f7ff ff81 	bl	80013ae <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 80014ac:	6823      	ldr	r3, [r4, #0]
 80014ae:	7cdb      	ldrb	r3, [r3, #19]
 80014b0:	e7f6      	b.n	80014a0 <u8x8_d_ssd1306_128x32_generic+0x48>
      u8x8_cad_StartTransfer(u8x8);
 80014b2:	0020      	movs	r0, r4
 80014b4:	f7ff ff6d 	bl	8001392 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 80014b8:	2181      	movs	r1, #129	; 0x81
 80014ba:	0020      	movs	r0, r4
 80014bc:	f7ff ff54 	bl	8001368 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 80014c0:	0029      	movs	r1, r5
 80014c2:	0020      	movs	r0, r4
 80014c4:	f7ff ff57 	bl	8001376 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 80014c8:	0020      	movs	r0, r4
 80014ca:	f7ff ff69 	bl	80013a0 <u8x8_cad_EndTransfer>
 80014ce:	e7d7      	b.n	8001480 <u8x8_d_ssd1306_128x32_generic+0x28>
      u8x8_cad_StartTransfer(u8x8);
 80014d0:	0020      	movs	r0, r4
 80014d2:	f7ff ff5e 	bl	8001392 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 80014d6:	797e      	ldrb	r6, [r7, #5]
      x += u8x8->x_offset;
 80014d8:	1ce3      	adds	r3, r4, #3
 80014da:	7fd9      	ldrb	r1, [r3, #31]
      x *= 8;
 80014dc:	00f6      	lsls	r6, r6, #3
      x += u8x8->x_offset;
 80014de:	1876      	adds	r6, r6, r1
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 80014e0:	2110      	movs	r1, #16
      x += u8x8->x_offset;
 80014e2:	b2f6      	uxtb	r6, r6
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 80014e4:	0933      	lsrs	r3, r6, #4
 80014e6:	4319      	orrs	r1, r3
 80014e8:	0020      	movs	r0, r4
 80014ea:	f7ff ff3d 	bl	8001368 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 80014ee:	210f      	movs	r1, #15
 80014f0:	0020      	movs	r0, r4
 80014f2:	4031      	ands	r1, r6
 80014f4:	f7ff ff38 	bl	8001368 <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 80014f8:	23b0      	movs	r3, #176	; 0xb0
 80014fa:	79b9      	ldrb	r1, [r7, #6]
 80014fc:	0020      	movs	r0, r4
 80014fe:	4319      	orrs	r1, r3
 8001500:	f7ff ff32 	bl	8001368 <u8x8_cad_SendCmd>
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8001504:	7939      	ldrb	r1, [r7, #4]
	arg_int--;
 8001506:	3d01      	subs	r5, #1
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8001508:	00c9      	lsls	r1, r1, #3
 800150a:	0020      	movs	r0, r4
 800150c:	683a      	ldr	r2, [r7, #0]
 800150e:	b2c9      	uxtb	r1, r1
	arg_int--;
 8001510:	b2ed      	uxtb	r5, r5
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8001512:	f7ff ff37 	bl	8001384 <u8x8_cad_SendData>
      } while( arg_int > 0 );
 8001516:	2d00      	cmp	r5, #0
 8001518:	d1f4      	bne.n	8001504 <u8x8_d_ssd1306_128x32_generic+0xac>
 800151a:	e7d5      	b.n	80014c8 <u8x8_d_ssd1306_128x32_generic+0x70>
  return 1;
 800151c:	2000      	movs	r0, #0
 800151e:	e7b0      	b.n	8001482 <u8x8_d_ssd1306_128x32_generic+0x2a>
 8001520:	0800367e 	.word	0x0800367e
 8001524:	080036b3 	.word	0x080036b3
 8001528:	080036b8 	.word	0x080036b8
 800152c:	08003670 	.word	0x08003670
 8001530:	08003677 	.word	0x08003677

08001534 <u8x8_d_ssd1306_128x32_univision>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 32
};

uint8_t u8x8_d_ssd1306_128x32_univision(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8001534:	b510      	push	{r4, lr}
    if ( msg == U8X8_MSG_DISPLAY_SETUP_MEMORY )
 8001536:	2909      	cmp	r1, #9
 8001538:	d104      	bne.n	8001544 <u8x8_d_ssd1306_128x32_univision+0x10>
    {
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x32_univision_display_info);
 800153a:	4904      	ldr	r1, [pc, #16]	; (800154c <u8x8_d_ssd1306_128x32_univision+0x18>)
 800153c:	f000 f808 	bl	8001550 <u8x8_d_helper_display_setup_memory>
      return 1;
 8001540:	2001      	movs	r0, #1
    }
    return u8x8_d_ssd1306_128x32_generic(u8x8, msg, arg_int, arg_ptr);
}
 8001542:	bd10      	pop	{r4, pc}
    return u8x8_d_ssd1306_128x32_generic(u8x8, msg, arg_int, arg_ptr);
 8001544:	f7ff ff88 	bl	8001458 <u8x8_d_ssd1306_128x32_generic>
 8001548:	e7fb      	b.n	8001542 <u8x8_d_ssd1306_128x32_univision+0xe>
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	080036c0 	.word	0x080036c0

08001550 <u8x8_d_helper_display_setup_memory>:
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8001550:	6001      	str	r1, [r0, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8001552:	7c8b      	ldrb	r3, [r1, #18]
 8001554:	3003      	adds	r0, #3
 8001556:	77c3      	strb	r3, [r0, #31]
}
 8001558:	4770      	bx	lr

0800155a <u8x8_d_helper_display_init>:
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 800155a:	2300      	movs	r3, #0
{
 800155c:	b570      	push	{r4, r5, r6, lr}
      u8x8_gpio_Init(u8x8);
 800155e:	001a      	movs	r2, r3
 8001560:	2128      	movs	r1, #40	; 0x28
 8001562:	6945      	ldr	r5, [r0, #20]
{
 8001564:	0004      	movs	r4, r0
      u8x8_gpio_Init(u8x8);
 8001566:	47a8      	blx	r5
      u8x8_cad_Init(u8x8);
 8001568:	2300      	movs	r3, #0
 800156a:	68e5      	ldr	r5, [r4, #12]
 800156c:	001a      	movs	r2, r3
 800156e:	2114      	movs	r1, #20
 8001570:	0020      	movs	r0, r4
 8001572:	47a8      	blx	r5

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8001574:	0020      	movs	r0, r4
 8001576:	2201      	movs	r2, #1
 8001578:	214b      	movs	r1, #75	; 0x4b
 800157a:	f000 f84d 	bl	8001618 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800157e:	6823      	ldr	r3, [r4, #0]
 8001580:	0020      	movs	r0, r4
 8001582:	791a      	ldrb	r2, [r3, #4]
 8001584:	2129      	movs	r1, #41	; 0x29
 8001586:	f000 f847 	bl	8001618 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 800158a:	0020      	movs	r0, r4
 800158c:	2200      	movs	r2, #0
 800158e:	214b      	movs	r1, #75	; 0x4b
 8001590:	f000 f842 	bl	8001618 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8001594:	6823      	ldr	r3, [r4, #0]
 8001596:	0020      	movs	r0, r4
 8001598:	791a      	ldrb	r2, [r3, #4]
 800159a:	2129      	movs	r1, #41	; 0x29
 800159c:	f000 f83c 	bl	8001618 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80015a0:	0020      	movs	r0, r4
 80015a2:	2201      	movs	r2, #1
 80015a4:	214b      	movs	r1, #75	; 0x4b
 80015a6:	f000 f837 	bl	8001618 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80015aa:	6823      	ldr	r3, [r4, #0]
 80015ac:	2129      	movs	r1, #41	; 0x29
 80015ae:	0020      	movs	r0, r4
 80015b0:	795a      	ldrb	r2, [r3, #5]
 80015b2:	f000 f831 	bl	8001618 <u8x8_gpio_call>
}    
 80015b6:	bd70      	pop	{r4, r5, r6, pc}

080015b8 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80015b8:	b513      	push	{r0, r1, r4, lr}
  u8x8_tile_t tile;
  tile.x_pos = x;
 80015ba:	466c      	mov	r4, sp
  tile.y_pos = y;
  tile.cnt = cnt;
 80015bc:	7123      	strb	r3, [r4, #4]
  tile.tile_ptr = tile_ptr;
 80015be:	9b04      	ldr	r3, [sp, #16]
  tile.x_pos = x;
 80015c0:	7161      	strb	r1, [r4, #5]
  tile.y_pos = y;
 80015c2:	71a2      	strb	r2, [r4, #6]
  tile.tile_ptr = tile_ptr;
 80015c4:	9300      	str	r3, [sp, #0]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 80015c6:	2201      	movs	r2, #1
 80015c8:	466b      	mov	r3, sp
 80015ca:	210f      	movs	r1, #15
 80015cc:	6884      	ldr	r4, [r0, #8]
 80015ce:	47a0      	blx	r4
}
 80015d0:	bd16      	pop	{r1, r2, r4, pc}

080015d2 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 80015d2:	2300      	movs	r3, #0
{
 80015d4:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 80015d6:	001a      	movs	r2, r3
 80015d8:	2109      	movs	r1, #9
 80015da:	6884      	ldr	r4, [r0, #8]
 80015dc:	47a0      	blx	r4
}
 80015de:	bd10      	pop	{r4, pc}

080015e0 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 80015e0:	2300      	movs	r3, #0
{
 80015e2:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 80015e4:	001a      	movs	r2, r3
 80015e6:	210a      	movs	r1, #10
 80015e8:	6884      	ldr	r4, [r0, #8]
 80015ea:	47a0      	blx	r4
}
 80015ec:	bd10      	pop	{r4, pc}

080015ee <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 80015ee:	b510      	push	{r4, lr}
 80015f0:	000a      	movs	r2, r1
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 80015f2:	2300      	movs	r3, #0
 80015f4:	210b      	movs	r1, #11
 80015f6:	6884      	ldr	r4, [r0, #8]
 80015f8:	47a0      	blx	r4
}
 80015fa:	bd10      	pop	{r4, pc}

080015fc <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 80015fc:	b510      	push	{r4, lr}
 80015fe:	000a      	movs	r2, r1
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 8001600:	2300      	movs	r3, #0
 8001602:	210e      	movs	r1, #14
 8001604:	6884      	ldr	r4, [r0, #8]
 8001606:	47a0      	blx	r4
}
 8001608:	bd10      	pop	{r4, pc}

0800160a <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800160a:	2300      	movs	r3, #0
{
 800160c:	b510      	push	{r4, lr}
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800160e:	001a      	movs	r2, r3
 8001610:	2110      	movs	r1, #16
 8001612:	6884      	ldr	r4, [r0, #8]
 8001614:	47a0      	blx	r4
}
 8001616:	bd10      	pop	{r4, pc}

08001618 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 8001618:	b510      	push	{r4, lr}
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 800161a:	2300      	movs	r3, #0
 800161c:	6944      	ldr	r4, [r0, #20]
 800161e:	47a0      	blx	r4
}
 8001620:	bd10      	pop	{r4, pc}

08001622 <u8x8_dummy_cb>:
/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
}
 8001622:	2000      	movs	r0, #0
 8001624:	4770      	bx	lr
	...

08001628 <u8x8_SetupDefaults>:
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
    u8x8->display_info = NULL;
 8001628:	2300      	movs	r3, #0
    u8x8->display_cb = u8x8_dummy_cb;
 800162a:	4a08      	ldr	r2, [pc, #32]	; (800164c <u8x8_SetupDefaults+0x24>)
    u8x8->display_info = NULL;
 800162c:	6003      	str	r3, [r0, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800162e:	6082      	str	r2, [r0, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8001630:	60c2      	str	r2, [r0, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8001632:	6102      	str	r2, [r0, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8001634:	6142      	str	r2, [r0, #20]
    u8x8->is_font_inverse_mode = 0;
 8001636:	1d02      	adds	r2, r0, #4
 8001638:	77d3      	strb	r3, [r2, #31]
    u8x8->device_address = 0;
 800163a:	84c3      	strh	r3, [r0, #38]	; 0x26
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
    u8x8->bus_clock = 0;		/* issue 769 */
 800163c:	6183      	str	r3, [r0, #24]
    u8x8->i2c_address = 255;
 800163e:	1d42      	adds	r2, r0, #5
 8001640:	33ff      	adds	r3, #255	; 0xff
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8001642:	3029      	adds	r0, #41	; 0x29
    u8x8->i2c_address = 255;
 8001644:	77d3      	strb	r3, [r2, #31]
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8001646:	7003      	strb	r3, [r0, #0]
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8001648:	4770      	bx	lr
 800164a:	46c0      	nop			; (mov r8, r8)
 800164c:	08001623 	.word	0x08001623

08001650 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8001650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001652:	0004      	movs	r4, r0
 8001654:	000f      	movs	r7, r1
 8001656:	0016      	movs	r6, r2
 8001658:	001d      	movs	r5, r3
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 800165a:	f7ff ffe5 	bl	8001628 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
  u8x8->cad_cb = cad_cb;
  u8x8->byte_cb = byte_cb;
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800165e:	9b06      	ldr	r3, [sp, #24]
  u8x8->display_cb = display_cb;
 8001660:	60a7      	str	r7, [r4, #8]
  u8x8->cad_cb = cad_cb;
 8001662:	60e6      	str	r6, [r4, #12]
  u8x8->byte_cb = byte_cb;
 8001664:	6125      	str	r5, [r4, #16]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8001666:	0020      	movs	r0, r4
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8001668:	6163      	str	r3, [r4, #20]
  u8x8_SetupMemory(u8x8);
 800166a:	f7ff ffb2 	bl	80015d2 <u8x8_SetupMemory>
}
 800166e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001670 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001670:	480d      	ldr	r0, [pc, #52]	; (80016a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001672:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001674:	f7ff f9c7 	bl	8000a06 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001678:	480c      	ldr	r0, [pc, #48]	; (80016ac <LoopForever+0x6>)
  ldr r1, =_edata
 800167a:	490d      	ldr	r1, [pc, #52]	; (80016b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800167c:	4a0d      	ldr	r2, [pc, #52]	; (80016b4 <LoopForever+0xe>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001680:	e002      	b.n	8001688 <LoopCopyDataInit>

08001682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001686:	3304      	adds	r3, #4

08001688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800168a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800168c:	d3f9      	bcc.n	8001682 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800168e:	4a0a      	ldr	r2, [pc, #40]	; (80016b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001690:	4c0a      	ldr	r4, [pc, #40]	; (80016bc <LoopForever+0x16>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001694:	e001      	b.n	800169a <LoopFillZerobss>

08001696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001698:	3204      	adds	r2, #4

0800169a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800169a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800169c:	d3fb      	bcc.n	8001696 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800169e:	f001 fd83 	bl	80031a8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80016a2:	f7ff f964 	bl	800096e <main>

080016a6 <LoopForever>:

LoopForever:
  b LoopForever
 80016a6:	e7fe      	b.n	80016a6 <LoopForever>
  ldr   r0, =_estack
 80016a8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80016ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80016b4:	08003718 	.word	0x08003718
  ldr r2, =_sbss
 80016b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80016bc:	20000344 	.word	0x20000344

080016c0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016c0:	e7fe      	b.n	80016c0 <ADC1_IRQHandler>
	...

080016c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016c4:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80016c6:	4b10      	ldr	r3, [pc, #64]	; (8001708 <HAL_InitTick+0x44>)
{
 80016c8:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 80016ca:	7819      	ldrb	r1, [r3, #0]
 80016cc:	2900      	cmp	r1, #0
 80016ce:	d101      	bne.n	80016d4 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80016d0:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80016d2:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80016d4:	20fa      	movs	r0, #250	; 0xfa
 80016d6:	0080      	lsls	r0, r0, #2
 80016d8:	f7fe fd26 	bl	8000128 <__udivsi3>
 80016dc:	4b0b      	ldr	r3, [pc, #44]	; (800170c <HAL_InitTick+0x48>)
 80016de:	0001      	movs	r1, r0
 80016e0:	6818      	ldr	r0, [r3, #0]
 80016e2:	f7fe fd21 	bl	8000128 <__udivsi3>
 80016e6:	f000 fac1 	bl	8001c6c <HAL_SYSTICK_Config>
 80016ea:	1e04      	subs	r4, r0, #0
 80016ec:	d1f0      	bne.n	80016d0 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ee:	2d03      	cmp	r5, #3
 80016f0:	d8ee      	bhi.n	80016d0 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016f2:	0002      	movs	r2, r0
 80016f4:	2001      	movs	r0, #1
 80016f6:	0029      	movs	r1, r5
 80016f8:	4240      	negs	r0, r0
 80016fa:	f000 fa8d 	bl	8001c18 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016fe:	4b04      	ldr	r3, [pc, #16]	; (8001710 <HAL_InitTick+0x4c>)
 8001700:	0020      	movs	r0, r4
 8001702:	601d      	str	r5, [r3, #0]
  return status;
 8001704:	e7e5      	b.n	80016d2 <HAL_InitTick+0xe>
 8001706:	46c0      	nop			; (mov r8, r8)
 8001708:	20000004 	.word	0x20000004
 800170c:	20000000 	.word	0x20000000
 8001710:	20000008 	.word	0x20000008

08001714 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001714:	2380      	movs	r3, #128	; 0x80
 8001716:	4a08      	ldr	r2, [pc, #32]	; (8001738 <HAL_Init+0x24>)
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	6811      	ldr	r1, [r2, #0]
{
 800171c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800171e:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001720:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001722:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001724:	f7ff ffce 	bl	80016c4 <HAL_InitTick>
 8001728:	1e04      	subs	r4, r0, #0
 800172a:	d103      	bne.n	8001734 <HAL_Init+0x20>
  HAL_MspInit();
 800172c:	f7ff f93e 	bl	80009ac <HAL_MspInit>
}
 8001730:	0020      	movs	r0, r4
 8001732:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001734:	2401      	movs	r4, #1
 8001736:	e7fb      	b.n	8001730 <HAL_Init+0x1c>
 8001738:	40022000 	.word	0x40022000

0800173c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800173c:	4a03      	ldr	r2, [pc, #12]	; (800174c <HAL_IncTick+0x10>)
 800173e:	4b04      	ldr	r3, [pc, #16]	; (8001750 <HAL_IncTick+0x14>)
 8001740:	6811      	ldr	r1, [r2, #0]
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	185b      	adds	r3, r3, r1
 8001746:	6013      	str	r3, [r2, #0]
}
 8001748:	4770      	bx	lr
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	20000340 	.word	0x20000340
 8001750:	20000004 	.word	0x20000004

08001754 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001754:	4b01      	ldr	r3, [pc, #4]	; (800175c <HAL_GetTick+0x8>)
 8001756:	6818      	ldr	r0, [r3, #0]
}
 8001758:	4770      	bx	lr
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	20000340 	.word	0x20000340

08001760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001760:	b570      	push	{r4, r5, r6, lr}
 8001762:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001764:	f7ff fff6 	bl	8001754 <HAL_GetTick>
 8001768:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800176a:	1c63      	adds	r3, r4, #1
 800176c:	d002      	beq.n	8001774 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800176e:	4b04      	ldr	r3, [pc, #16]	; (8001780 <HAL_Delay+0x20>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001774:	f7ff ffee 	bl	8001754 <HAL_GetTick>
 8001778:	1b40      	subs	r0, r0, r5
 800177a:	42a0      	cmp	r0, r4
 800177c:	d3fa      	bcc.n	8001774 <HAL_Delay+0x14>
  {
  }
}
 800177e:	bd70      	pop	{r4, r5, r6, pc}
 8001780:	20000004 	.word	0x20000004

08001784 <HAL_SYSCFG_StrobeDBattpinsConfig>:
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001784:	4a03      	ldr	r2, [pc, #12]	; (8001794 <HAL_SYSCFG_StrobeDBattpinsConfig+0x10>)
 8001786:	4904      	ldr	r1, [pc, #16]	; (8001798 <HAL_SYSCFG_StrobeDBattpinsConfig+0x14>)
 8001788:	6813      	ldr	r3, [r2, #0]
 800178a:	400b      	ands	r3, r1
 800178c:	4303      	orrs	r3, r0
 800178e:	6013      	str	r3, [r2, #0]
}
 8001790:	4770      	bx	lr
 8001792:	46c0      	nop			; (mov r8, r8)
 8001794:	40010000 	.word	0x40010000
 8001798:	fffff9ff 	.word	0xfffff9ff

0800179c <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800179c:	6880      	ldr	r0, [r0, #8]
 800179e:	0740      	lsls	r0, r0, #29
 80017a0:	0fc0      	lsrs	r0, r0, #31
}
 80017a2:	4770      	bx	lr

080017a4 <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80017a4:	2300      	movs	r3, #0
{
 80017a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017a8:	b085      	sub	sp, #20
 80017aa:	0004      	movs	r4, r0

  /* Check ADC handle */
  if (hadc == NULL)
  {
    return HAL_ERROR;
 80017ac:	2501      	movs	r5, #1
  __IO uint32_t wait_loop_index = 0UL;
 80017ae:	9303      	str	r3, [sp, #12]
  if (hadc == NULL)
 80017b0:	4298      	cmp	r0, r3
 80017b2:	d100      	bne.n	80017b6 <HAL_ADC_Init+0x12>
 80017b4:	e0b7      	b.n	8001926 <HAL_ADC_Init+0x182>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017b6:	6d85      	ldr	r5, [r0, #88]	; 0x58
 80017b8:	429d      	cmp	r5, r3
 80017ba:	d105      	bne.n	80017c8 <HAL_ADC_Init+0x24>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017bc:	f7fe ff72 	bl	80006a4 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80017c0:	0023      	movs	r3, r4
 80017c2:	3354      	adds	r3, #84	; 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 80017c4:	65e5      	str	r5, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80017c6:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80017c8:	2380      	movs	r3, #128	; 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017ca:	6826      	ldr	r6, [r4, #0]
 80017cc:	055b      	lsls	r3, r3, #21
 80017ce:	68b2      	ldr	r2, [r6, #8]
 80017d0:	421a      	tst	r2, r3
 80017d2:	d100      	bne.n	80017d6 <HAL_ADC_Init+0x32>
 80017d4:	e0aa      	b.n	800192c <HAL_ADC_Init+0x188>
 80017d6:	68b3      	ldr	r3, [r6, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017d8:	2500      	movs	r5, #0
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	d407      	bmi.n	80017ee <HAL_ADC_Init+0x4a>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017de:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e0:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017e2:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80017e4:	4313      	orrs	r3, r2
 80017e6:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80017ea:	432b      	orrs	r3, r5
 80017ec:	65e3      	str	r3, [r4, #92]	; 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017ee:	0030      	movs	r0, r6
 80017f0:	f7ff ffd4 	bl	800179c <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80017f4:	2210      	movs	r2, #16
 80017f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80017f8:	4013      	ands	r3, r2
 80017fa:	4303      	orrs	r3, r0
 80017fc:	d000      	beq.n	8001800 <HAL_ADC_Init+0x5c>
 80017fe:	e0d0      	b.n	80019a2 <HAL_ADC_Init+0x1fe>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001800:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001802:	4a6a      	ldr	r2, [pc, #424]	; (80019ac <HAL_ADC_Init+0x208>)
 8001804:	401a      	ands	r2, r3
 8001806:	2302      	movs	r3, #2
 8001808:	4313      	orrs	r3, r2
 800180a:	65a3      	str	r3, [r4, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800180c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800180e:	689a      	ldr	r2, [r3, #8]
 8001810:	07d2      	lsls	r2, r2, #31
 8001812:	d466      	bmi.n	80018e2 <HAL_ADC_Init+0x13e>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001814:	7e22      	ldrb	r2, [r4, #24]
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001816:	7ea0      	ldrb	r0, [r4, #26]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001818:	0392      	lsls	r2, r2, #14
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800181a:	7e66      	ldrb	r6, [r4, #25]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800181c:	6b27      	ldr	r7, [r4, #48]	; 0x30
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800181e:	4694      	mov	ip, r2
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001820:	0342      	lsls	r2, r0, #13
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001822:	68a1      	ldr	r1, [r4, #8]
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001824:	03f6      	lsls	r6, r6, #15
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001826:	9201      	str	r2, [sp, #4]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001828:	2f00      	cmp	r7, #0
 800182a:	d001      	beq.n	8001830 <HAL_ADC_Init+0x8c>
 800182c:	2780      	movs	r7, #128	; 0x80
 800182e:	017f      	lsls	r7, r7, #5
 8001830:	68e2      	ldr	r2, [r4, #12]
 8001832:	4311      	orrs	r1, r2
 8001834:	4662      	mov	r2, ip
 8001836:	4311      	orrs	r1, r2
 8001838:	4331      	orrs	r1, r6
 800183a:	0342      	lsls	r2, r0, #13
 800183c:	4311      	orrs	r1, r2
                   hadc->Init.DataAlign                                           |
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800183e:	6922      	ldr	r2, [r4, #16]
 8001840:	2a00      	cmp	r2, #0
 8001842:	db00      	blt.n	8001846 <HAL_ADC_Init+0xa2>
 8001844:	e087      	b.n	8001956 <HAL_ADC_Init+0x1b2>
 8001846:	0052      	lsls	r2, r2, #1
 8001848:	0856      	lsrs	r6, r2, #1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800184a:	0022      	movs	r2, r4
 800184c:	322c      	adds	r2, #44	; 0x2c
 800184e:	7812      	ldrb	r2, [r2, #0]
 8001850:	0052      	lsls	r2, r2, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001852:	430a      	orrs	r2, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001854:	1c61      	adds	r1, r4, #1
 8001856:	7fc9      	ldrb	r1, [r1, #31]
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001858:	433a      	orrs	r2, r7
 800185a:	4332      	orrs	r2, r6
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800185c:	2901      	cmp	r1, #1
 800185e:	d105      	bne.n	800186c <HAL_ADC_Init+0xc8>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001860:	2800      	cmp	r0, #0
 8001862:	d000      	beq.n	8001866 <HAL_ADC_Init+0xc2>
 8001864:	e07a      	b.n	800195c <HAL_ADC_Init+0x1b8>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001866:	2180      	movs	r1, #128	; 0x80
 8001868:	0249      	lsls	r1, r1, #9
 800186a:	430a      	orrs	r2, r1
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800186c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800186e:	2900      	cmp	r1, #0
 8001870:	d005      	beq.n	800187e <HAL_ADC_Init+0xda>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001872:	20e0      	movs	r0, #224	; 0xe0
 8001874:	0040      	lsls	r0, r0, #1
 8001876:	4001      	ands	r1, r0
 8001878:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800187a:	4301      	orrs	r1, r0
 800187c:	430a      	orrs	r2, r1
                     hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800187e:	68d9      	ldr	r1, [r3, #12]
 8001880:	484b      	ldr	r0, [pc, #300]	; (80019b0 <HAL_ADC_Init+0x20c>)
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001882:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
      MODIFY_REG(hadc->Instance->CFGR1,
 8001884:	4001      	ands	r1, r0
 8001886:	430a      	orrs	r2, r1
 8001888:	60da      	str	r2, [r3, #12]
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800188a:	0022      	movs	r2, r4
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800188c:	6861      	ldr	r1, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 800188e:	323c      	adds	r2, #60	; 0x3c
 8001890:	7812      	ldrb	r2, [r2, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001892:	0f8e      	lsrs	r6, r1, #30
 8001894:	07b6      	lsls	r6, r6, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 8001896:	4694      	mov	ip, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001898:	4337      	orrs	r7, r6
      if (hadc->Init.OversamplingMode == ENABLE)
 800189a:	2a01      	cmp	r2, #1
 800189c:	d109      	bne.n	80018b2 <HAL_ADC_Init+0x10e>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800189e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80018a0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80018a2:	4302      	orrs	r2, r0
 80018a4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80018a6:	433a      	orrs	r2, r7
 80018a8:	4302      	orrs	r2, r0
 80018aa:	4660      	mov	r0, ip
 80018ac:	4332      	orrs	r2, r6
 80018ae:	4310      	orrs	r0, r2
 80018b0:	0007      	movs	r7, r0
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80018b2:	691a      	ldr	r2, [r3, #16]
 80018b4:	483f      	ldr	r0, [pc, #252]	; (80019b4 <HAL_ADC_Init+0x210>)
 80018b6:	4002      	ands	r2, r0
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80018b8:	2080      	movs	r0, #128	; 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 80018ba:	433a      	orrs	r2, r7
 80018bc:	611a      	str	r2, [r3, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80018be:	004a      	lsls	r2, r1, #1
 80018c0:	0852      	lsrs	r2, r2, #1
 80018c2:	05c0      	lsls	r0, r0, #23
 80018c4:	4282      	cmp	r2, r0
 80018c6:	d00c      	beq.n	80018e2 <HAL_ADC_Init+0x13e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80018c8:	2280      	movs	r2, #128	; 0x80
 80018ca:	0612      	lsls	r2, r2, #24
 80018cc:	4291      	cmp	r1, r2
 80018ce:	d008      	beq.n	80018e2 <HAL_ADC_Init+0x13e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80018d0:	4839      	ldr	r0, [pc, #228]	; (80019b8 <HAL_ADC_Init+0x214>)
 80018d2:	4e3a      	ldr	r6, [pc, #232]	; (80019bc <HAL_ADC_Init+0x218>)
 80018d4:	6802      	ldr	r2, [r0, #0]
 80018d6:	4032      	ands	r2, r6
 80018d8:	26f0      	movs	r6, #240	; 0xf0
 80018da:	03b6      	lsls	r6, r6, #14
 80018dc:	4031      	ands	r1, r6
 80018de:	4311      	orrs	r1, r2
 80018e0:	6001      	str	r1, [r0, #0]
  MODIFY_REG(ADCx->SMPR,
 80018e2:	2007      	movs	r0, #7
 80018e4:	2670      	movs	r6, #112	; 0x70
 80018e6:	695a      	ldr	r2, [r3, #20]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80018e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80018ea:	4382      	bics	r2, r0
 80018ec:	430a      	orrs	r2, r1
 80018ee:	615a      	str	r2, [r3, #20]
 80018f0:	6958      	ldr	r0, [r3, #20]
 80018f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80018f4:	43b0      	bics	r0, r6
 80018f6:	0112      	lsls	r2, r2, #4
 80018f8:	4302      	orrs	r2, r0
 80018fa:	615a      	str	r2, [r3, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80018fc:	6922      	ldr	r2, [r4, #16]
 80018fe:	2a00      	cmp	r2, #0
 8001900:	d134      	bne.n	800196c <HAL_ADC_Init+0x1c8>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001902:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001904:	3a10      	subs	r2, #16
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001906:	4302      	orrs	r2, r0
 8001908:	629a      	str	r2, [r3, #40]	; 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800190a:	2207      	movs	r2, #7
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	4013      	ands	r3, r2
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001910:	4299      	cmp	r1, r3
 8001912:	d13a      	bne.n	800198a <HAL_ADC_Init+0x1e6>
      == hadc->Init.SamplingTimeCommon1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001914:	2300      	movs	r3, #0
 8001916:	65e3      	str	r3, [r4, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001918:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800191a:	3a04      	subs	r2, #4
 800191c:	4393      	bics	r3, r2
 800191e:	001a      	movs	r2, r3
 8001920:	2301      	movs	r3, #1
 8001922:	4313      	orrs	r3, r2
 8001924:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
  }

  return tmp_hal_status;
}
 8001926:	0028      	movs	r0, r5
 8001928:	b005      	add	sp, #20
 800192a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 800192c:	68b2      	ldr	r2, [r6, #8]
 800192e:	4924      	ldr	r1, [pc, #144]	; (80019c0 <HAL_ADC_Init+0x21c>)
 8001930:	400a      	ands	r2, r1
 8001932:	4313      	orrs	r3, r2
 8001934:	60b3      	str	r3, [r6, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001936:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <HAL_ADC_Init+0x220>)
 8001938:	4923      	ldr	r1, [pc, #140]	; (80019c8 <HAL_ADC_Init+0x224>)
 800193a:	6818      	ldr	r0, [r3, #0]
 800193c:	f7fe fbf4 	bl	8000128 <__udivsi3>
 8001940:	3001      	adds	r0, #1
 8001942:	0040      	lsls	r0, r0, #1
 8001944:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 8001946:	9b03      	ldr	r3, [sp, #12]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d100      	bne.n	800194e <HAL_ADC_Init+0x1aa>
 800194c:	e743      	b.n	80017d6 <HAL_ADC_Init+0x32>
      wait_loop_index--;
 800194e:	9b03      	ldr	r3, [sp, #12]
 8001950:	3b01      	subs	r3, #1
 8001952:	9303      	str	r3, [sp, #12]
 8001954:	e7f7      	b.n	8001946 <HAL_ADC_Init+0x1a2>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001956:	2680      	movs	r6, #128	; 0x80
 8001958:	03b6      	lsls	r6, r6, #14
 800195a:	e776      	b.n	800184a <HAL_ADC_Init+0xa6>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800195c:	2020      	movs	r0, #32
 800195e:	6da6      	ldr	r6, [r4, #88]	; 0x58
 8001960:	4330      	orrs	r0, r6
 8001962:	65a0      	str	r0, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001964:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001966:	4301      	orrs	r1, r0
 8001968:	65e1      	str	r1, [r4, #92]	; 0x5c
 800196a:	e77f      	b.n	800186c <HAL_ADC_Init+0xc8>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800196c:	2080      	movs	r0, #128	; 0x80
 800196e:	0380      	lsls	r0, r0, #14
 8001970:	4282      	cmp	r2, r0
 8001972:	d1ca      	bne.n	800190a <HAL_ADC_Init+0x166>
      MODIFY_REG(hadc->Instance->CHSELR,
 8001974:	201c      	movs	r0, #28
 8001976:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001978:	69e2      	ldr	r2, [r4, #28]
 800197a:	3a01      	subs	r2, #1
 800197c:	0092      	lsls	r2, r2, #2
 800197e:	4002      	ands	r2, r0
 8001980:	382c      	subs	r0, #44	; 0x2c
 8001982:	4090      	lsls	r0, r2
 8001984:	0002      	movs	r2, r0
 8001986:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001988:	e7bd      	b.n	8001906 <HAL_ADC_Init+0x162>
      ADC_STATE_CLR_SET(hadc->State,
 800198a:	2212      	movs	r2, #18
 800198c:	6da3      	ldr	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800198e:	2501      	movs	r5, #1
      ADC_STATE_CLR_SET(hadc->State,
 8001990:	4393      	bics	r3, r2
 8001992:	001a      	movs	r2, r3
 8001994:	2310      	movs	r3, #16
 8001996:	4313      	orrs	r3, r2
 8001998:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800199a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800199c:	432b      	orrs	r3, r5
 800199e:	65e3      	str	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 80019a0:	e7c1      	b.n	8001926 <HAL_ADC_Init+0x182>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80019a4:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019a6:	431a      	orrs	r2, r3
 80019a8:	65a2      	str	r2, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80019aa:	e7bc      	b.n	8001926 <HAL_ADC_Init+0x182>
 80019ac:	fffffefd 	.word	0xfffffefd
 80019b0:	fffe0201 	.word	0xfffe0201
 80019b4:	1ffffc02 	.word	0x1ffffc02
 80019b8:	40012708 	.word	0x40012708
 80019bc:	ffc3ffff 	.word	0xffc3ffff
 80019c0:	6fffffe8 	.word	0x6fffffe8
 80019c4:	20000000 	.word	0x20000000
 80019c8:	00030d40 	.word	0x00030d40

080019cc <HAL_ADC_ConfigChannel>:
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80019cc:	2300      	movs	r3, #0
{
 80019ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019d0:	b087      	sub	sp, #28
  __IO uint32_t wait_loop_index = 0UL;
 80019d2:	9305      	str	r3, [sp, #20]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80019d4:	0003      	movs	r3, r0
 80019d6:	3354      	adds	r3, #84	; 0x54
 80019d8:	781a      	ldrb	r2, [r3, #0]
{
 80019da:	0005      	movs	r5, r0
 80019dc:	000e      	movs	r6, r1
  __HAL_LOCK(hadc);
 80019de:	2002      	movs	r0, #2
 80019e0:	2a01      	cmp	r2, #1
 80019e2:	d100      	bne.n	80019e6 <HAL_ADC_ConfigChannel+0x1a>
 80019e4:	e0c3      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x1a2>
 80019e6:	2401      	movs	r4, #1
 80019e8:	701c      	strb	r4, [r3, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019ea:	6828      	ldr	r0, [r5, #0]
 80019ec:	f7ff fed6 	bl	800179c <LL_ADC_REG_IsConversionOngoing>
 80019f0:	2800      	cmp	r0, #0
 80019f2:	d000      	beq.n	80019f6 <HAL_ADC_ConfigChannel+0x2a>
 80019f4:	e0f9      	b.n	8001bea <HAL_ADC_ConfigChannel+0x21e>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80019f6:	2280      	movs	r2, #128	; 0x80
 80019f8:	6873      	ldr	r3, [r6, #4]
 80019fa:	0612      	lsls	r2, r2, #24
 80019fc:	9301      	str	r3, [sp, #4]
 80019fe:	2304      	movs	r3, #4
 8001a00:	4694      	mov	ip, r2
 8001a02:	692f      	ldr	r7, [r5, #16]
 8001a04:	9a01      	ldr	r2, [sp, #4]
 8001a06:	439f      	bics	r7, r3
 8001a08:	6833      	ldr	r3, [r6, #0]
 8001a0a:	2a02      	cmp	r2, #2
 8001a0c:	d100      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x44>
 8001a0e:	e0c2      	b.n	8001b96 <HAL_ADC_ConfigChannel+0x1ca>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001a10:	0359      	lsls	r1, r3, #13
 8001a12:	0b49      	lsrs	r1, r1, #13
 8001a14:	682a      	ldr	r2, [r5, #0]
 8001a16:	9102      	str	r1, [sp, #8]
 8001a18:	4567      	cmp	r7, ip
 8001a1a:	d10f      	bne.n	8001a3c <HAL_ADC_ConfigChannel+0x70>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001a1c:	6a90      	ldr	r0, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->CHSELR,
 8001a1e:	4301      	orrs	r1, r0
 8001a20:	6291      	str	r1, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR,
 8001a22:	68b1      	ldr	r1, [r6, #8]
 8001a24:	6954      	ldr	r4, [r2, #20]
 8001a26:	0218      	lsls	r0, r3, #8
 8001a28:	4e73      	ldr	r6, [pc, #460]	; (8001bf8 <HAL_ADC_ConfigChannel+0x22c>)
 8001a2a:	4001      	ands	r1, r0
 8001a2c:	4031      	ands	r1, r6
 8001a2e:	4384      	bics	r4, r0
 8001a30:	4321      	orrs	r1, r4
 8001a32:	6151      	str	r1, [r2, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	db64      	blt.n	8001b02 <HAL_ADC_ConfigChannel+0x136>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a38:	2000      	movs	r0, #0
}
 8001a3a:	e095      	b.n	8001b68 <HAL_ADC_ConfigChannel+0x19c>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001a3c:	211f      	movs	r1, #31
 8001a3e:	9f01      	ldr	r7, [sp, #4]
 8001a40:	400f      	ands	r7, r1
 8001a42:	46bc      	mov	ip, r7
 8001a44:	270f      	movs	r7, #15
 8001a46:	4661      	mov	r1, ip
 8001a48:	408f      	lsls	r7, r1
 8001a4a:	43f9      	mvns	r1, r7
 8001a4c:	9103      	str	r1, [sp, #12]
 8001a4e:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8001a50:	43b9      	bics	r1, r7
 8001a52:	000f      	movs	r7, r1
 8001a54:	9902      	ldr	r1, [sp, #8]
 8001a56:	2900      	cmp	r1, #0
 8001a58:	d114      	bne.n	8001a84 <HAL_ADC_ConfigChannel+0xb8>
 8001a5a:	0e98      	lsrs	r0, r3, #26
 8001a5c:	311f      	adds	r1, #31
 8001a5e:	4008      	ands	r0, r1
 8001a60:	4661      	mov	r1, ip
 8001a62:	4088      	lsls	r0, r1
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001a64:	9901      	ldr	r1, [sp, #4]
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001a66:	4307      	orrs	r7, r0
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001a68:	0889      	lsrs	r1, r1, #2
 8001a6a:	69e8      	ldr	r0, [r5, #28]
 8001a6c:	3101      	adds	r1, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001a6e:	662f      	str	r7, [r5, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001a70:	4281      	cmp	r1, r0
 8001a72:	d8d6      	bhi.n	8001a22 <HAL_ADC_ConfigChannel+0x56>
  MODIFY_REG(ADCx->CHSELR,
 8001a74:	4664      	mov	r4, ip
 8001a76:	0099      	lsls	r1, r3, #2
 8001a78:	0f09      	lsrs	r1, r1, #28
 8001a7a:	40a1      	lsls	r1, r4
 8001a7c:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8001a7e:	9c03      	ldr	r4, [sp, #12]
 8001a80:	4020      	ands	r0, r4
 8001a82:	e7cc      	b.n	8001a1e <HAL_ADC_ConfigChannel+0x52>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001a84:	4223      	tst	r3, r4
 8001a86:	d1eb      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001a88:	2102      	movs	r1, #2
 8001a8a:	0020      	movs	r0, r4
 8001a8c:	420b      	tst	r3, r1
 8001a8e:	d1e7      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001a90:	0008      	movs	r0, r1
 8001a92:	1849      	adds	r1, r1, r1
 8001a94:	420b      	tst	r3, r1
 8001a96:	d1e3      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001a98:	3001      	adds	r0, #1
 8001a9a:	0719      	lsls	r1, r3, #28
 8001a9c:	d4e0      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001a9e:	3001      	adds	r0, #1
 8001aa0:	06d9      	lsls	r1, r3, #27
 8001aa2:	d4dd      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001aa4:	3001      	adds	r0, #1
 8001aa6:	0699      	lsls	r1, r3, #26
 8001aa8:	d4da      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001aaa:	3001      	adds	r0, #1
 8001aac:	0659      	lsls	r1, r3, #25
 8001aae:	d4d7      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001ab0:	3001      	adds	r0, #1
 8001ab2:	0619      	lsls	r1, r3, #24
 8001ab4:	d4d4      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001ab6:	3001      	adds	r0, #1
 8001ab8:	05d9      	lsls	r1, r3, #23
 8001aba:	d4d1      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001abc:	3001      	adds	r0, #1
 8001abe:	0599      	lsls	r1, r3, #22
 8001ac0:	d4ce      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001ac2:	3001      	adds	r0, #1
 8001ac4:	0559      	lsls	r1, r3, #21
 8001ac6:	d4cb      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001ac8:	3001      	adds	r0, #1
 8001aca:	0519      	lsls	r1, r3, #20
 8001acc:	d4c8      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001ace:	3001      	adds	r0, #1
 8001ad0:	04d9      	lsls	r1, r3, #19
 8001ad2:	d4c5      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001ad4:	3001      	adds	r0, #1
 8001ad6:	0499      	lsls	r1, r3, #18
 8001ad8:	d4c2      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001ada:	3001      	adds	r0, #1
 8001adc:	0459      	lsls	r1, r3, #17
 8001ade:	d4bf      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001ae0:	3001      	adds	r0, #1
 8001ae2:	0419      	lsls	r1, r3, #16
 8001ae4:	d4bc      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001ae6:	3001      	adds	r0, #1
 8001ae8:	03d9      	lsls	r1, r3, #15
 8001aea:	d4b9      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001aec:	3001      	adds	r0, #1
 8001aee:	0399      	lsls	r1, r3, #14
 8001af0:	d4b6      	bmi.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001af2:	2180      	movs	r1, #128	; 0x80
 8001af4:	0018      	movs	r0, r3
 8001af6:	02c9      	lsls	r1, r1, #11
 8001af8:	4008      	ands	r0, r1
 8001afa:	420b      	tst	r3, r1
 8001afc:	d0b0      	beq.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
 8001afe:	2012      	movs	r0, #18
 8001b00:	e7ae      	b.n	8001a60 <HAL_ADC_ConfigChannel+0x94>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b02:	24e0      	movs	r4, #224	; 0xe0
 8001b04:	4a3d      	ldr	r2, [pc, #244]	; (8001bfc <HAL_ADC_ConfigChannel+0x230>)
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b06:	483e      	ldr	r0, [pc, #248]	; (8001c00 <HAL_ADC_ConfigChannel+0x234>)
 8001b08:	6811      	ldr	r1, [r2, #0]
 8001b0a:	0464      	lsls	r4, r4, #17
 8001b0c:	400c      	ands	r4, r1
 8001b0e:	4283      	cmp	r3, r0
 8001b10:	d11a      	bne.n	8001b48 <HAL_ADC_ConfigChannel+0x17c>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001b12:	2380      	movs	r3, #128	; 0x80
 8001b14:	041b      	lsls	r3, r3, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001b16:	4219      	tst	r1, r3
 8001b18:	d18e      	bne.n	8001a38 <HAL_ADC_ConfigChannel+0x6c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b1a:	6811      	ldr	r1, [r2, #0]
 8001b1c:	4839      	ldr	r0, [pc, #228]	; (8001c04 <HAL_ADC_ConfigChannel+0x238>)
 8001b1e:	4001      	ands	r1, r0
 8001b20:	4321      	orrs	r1, r4
 8001b22:	4319      	orrs	r1, r3
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b24:	4b38      	ldr	r3, [pc, #224]	; (8001c08 <HAL_ADC_ConfigChannel+0x23c>)
 8001b26:	6011      	str	r1, [r2, #0]
 8001b28:	6818      	ldr	r0, [r3, #0]
 8001b2a:	4938      	ldr	r1, [pc, #224]	; (8001c0c <HAL_ADC_ConfigChannel+0x240>)
 8001b2c:	f7fe fafc 	bl	8000128 <__udivsi3>
 8001b30:	1c43      	adds	r3, r0, #1
 8001b32:	200c      	movs	r0, #12
 8001b34:	4358      	muls	r0, r3
 8001b36:	9005      	str	r0, [sp, #20]
          while (wait_loop_index != 0UL)
 8001b38:	9b05      	ldr	r3, [sp, #20]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d100      	bne.n	8001b40 <HAL_ADC_ConfigChannel+0x174>
 8001b3e:	e77b      	b.n	8001a38 <HAL_ADC_ConfigChannel+0x6c>
          {
            wait_loop_index--;
 8001b40:	9b05      	ldr	r3, [sp, #20]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	9305      	str	r3, [sp, #20]
 8001b46:	e7f7      	b.n	8001b38 <HAL_ADC_ConfigChannel+0x16c>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b48:	4831      	ldr	r0, [pc, #196]	; (8001c10 <HAL_ADC_ConfigChannel+0x244>)
 8001b4a:	4283      	cmp	r3, r0
 8001b4c:	d111      	bne.n	8001b72 <HAL_ADC_ConfigChannel+0x1a6>
 8001b4e:	2680      	movs	r6, #128	; 0x80
 8001b50:	0008      	movs	r0, r1
 8001b52:	0476      	lsls	r6, r6, #17
 8001b54:	4030      	ands	r0, r6
 8001b56:	4231      	tst	r1, r6
 8001b58:	d000      	beq.n	8001b5c <HAL_ADC_ConfigChannel+0x190>
 8001b5a:	e76d      	b.n	8001a38 <HAL_ADC_ConfigChannel+0x6c>
 8001b5c:	6811      	ldr	r1, [r2, #0]
 8001b5e:	4b29      	ldr	r3, [pc, #164]	; (8001c04 <HAL_ADC_ConfigChannel+0x238>)
 8001b60:	4019      	ands	r1, r3
 8001b62:	4321      	orrs	r1, r4
 8001b64:	430e      	orrs	r6, r1
 8001b66:	6016      	str	r6, [r2, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);

    tmp_hal_status = HAL_ERROR;
  }

  __HAL_UNLOCK(hadc);
 8001b68:	2300      	movs	r3, #0
 8001b6a:	3554      	adds	r5, #84	; 0x54
 8001b6c:	702b      	strb	r3, [r5, #0]

  return tmp_hal_status;
}
 8001b6e:	b007      	add	sp, #28
 8001b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b72:	4828      	ldr	r0, [pc, #160]	; (8001c14 <HAL_ADC_ConfigChannel+0x248>)
 8001b74:	4283      	cmp	r3, r0
 8001b76:	d000      	beq.n	8001b7a <HAL_ADC_ConfigChannel+0x1ae>
 8001b78:	e75e      	b.n	8001a38 <HAL_ADC_ConfigChannel+0x6c>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001b7a:	2380      	movs	r3, #128	; 0x80
 8001b7c:	0008      	movs	r0, r1
 8001b7e:	03db      	lsls	r3, r3, #15
 8001b80:	4018      	ands	r0, r3
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b82:	4219      	tst	r1, r3
 8001b84:	d000      	beq.n	8001b88 <HAL_ADC_ConfigChannel+0x1bc>
 8001b86:	e757      	b.n	8001a38 <HAL_ADC_ConfigChannel+0x6c>
 8001b88:	6811      	ldr	r1, [r2, #0]
 8001b8a:	4e1e      	ldr	r6, [pc, #120]	; (8001c04 <HAL_ADC_ConfigChannel+0x238>)
 8001b8c:	4031      	ands	r1, r6
 8001b8e:	4321      	orrs	r1, r4
 8001b90:	430b      	orrs	r3, r1
 8001b92:	6013      	str	r3, [r2, #0]
}
 8001b94:	e7e8      	b.n	8001b68 <HAL_ADC_ConfigChannel+0x19c>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b96:	4567      	cmp	r7, ip
 8001b98:	d105      	bne.n	8001ba6 <HAL_ADC_ConfigChannel+0x1da>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001b9a:	6828      	ldr	r0, [r5, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001b9c:	0359      	lsls	r1, r3, #13
 8001b9e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001ba0:	0b49      	lsrs	r1, r1, #13
 8001ba2:	438a      	bics	r2, r1
 8001ba4:	6282      	str	r2, [r0, #40]	; 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	db00      	blt.n	8001bac <HAL_ADC_ConfigChannel+0x1e0>
 8001baa:	e745      	b.n	8001a38 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001bac:	4a13      	ldr	r2, [pc, #76]	; (8001bfc <HAL_ADC_ConfigChannel+0x230>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bae:	4814      	ldr	r0, [pc, #80]	; (8001c00 <HAL_ADC_ConfigChannel+0x234>)
 8001bb0:	6811      	ldr	r1, [r2, #0]
 8001bb2:	4283      	cmp	r3, r0
 8001bb4:	d108      	bne.n	8001bc8 <HAL_ADC_ConfigChannel+0x1fc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bb6:	23a0      	movs	r3, #160	; 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001bb8:	6810      	ldr	r0, [r2, #0]
 8001bba:	045b      	lsls	r3, r3, #17
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bbc:	4019      	ands	r1, r3
 8001bbe:	4b11      	ldr	r3, [pc, #68]	; (8001c04 <HAL_ADC_ConfigChannel+0x238>)
 8001bc0:	4003      	ands	r3, r0
 8001bc2:	4319      	orrs	r1, r3
 8001bc4:	6011      	str	r1, [r2, #0]
 8001bc6:	e737      	b.n	8001a38 <HAL_ADC_ConfigChannel+0x6c>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001bc8:	4811      	ldr	r0, [pc, #68]	; (8001c10 <HAL_ADC_ConfigChannel+0x244>)
 8001bca:	4283      	cmp	r3, r0
 8001bcc:	d103      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x20a>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bce:	23c0      	movs	r3, #192	; 0xc0
 8001bd0:	6810      	ldr	r0, [r2, #0]
 8001bd2:	041b      	lsls	r3, r3, #16
 8001bd4:	e7f2      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x1f0>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001bd6:	480f      	ldr	r0, [pc, #60]	; (8001c14 <HAL_ADC_ConfigChannel+0x248>)
 8001bd8:	4283      	cmp	r3, r0
 8001bda:	d000      	beq.n	8001bde <HAL_ADC_ConfigChannel+0x212>
 8001bdc:	e72c      	b.n	8001a38 <HAL_ADC_ConfigChannel+0x6c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001bde:	20c0      	movs	r0, #192	; 0xc0
 8001be0:	0440      	lsls	r0, r0, #17
 8001be2:	4001      	ands	r1, r0
 8001be4:	6813      	ldr	r3, [r2, #0]
 8001be6:	4807      	ldr	r0, [pc, #28]	; (8001c04 <HAL_ADC_ConfigChannel+0x238>)
 8001be8:	e7ea      	b.n	8001bc0 <HAL_ADC_ConfigChannel+0x1f4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bea:	2320      	movs	r3, #32
 8001bec:	6daa      	ldr	r2, [r5, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8001bee:	0020      	movs	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	65ab      	str	r3, [r5, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8001bf4:	e7b8      	b.n	8001b68 <HAL_ADC_ConfigChannel+0x19c>
 8001bf6:	46c0      	nop			; (mov r8, r8)
 8001bf8:	07ffff00 	.word	0x07ffff00
 8001bfc:	40012708 	.word	0x40012708
 8001c00:	b0001000 	.word	0xb0001000
 8001c04:	fe3fffff 	.word	0xfe3fffff
 8001c08:	20000000 	.word	0x20000000
 8001c0c:	00030d40 	.word	0x00030d40
 8001c10:	b8004000 	.word	0xb8004000
 8001c14:	b4002000 	.word	0xb4002000

08001c18 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c18:	b530      	push	{r4, r5, lr}
 8001c1a:	25ff      	movs	r5, #255	; 0xff
 8001c1c:	2403      	movs	r4, #3
 8001c1e:	002a      	movs	r2, r5
 8001c20:	4004      	ands	r4, r0
 8001c22:	00e4      	lsls	r4, r4, #3
 8001c24:	40a2      	lsls	r2, r4
 8001c26:	0189      	lsls	r1, r1, #6
 8001c28:	4029      	ands	r1, r5
 8001c2a:	43d2      	mvns	r2, r2
 8001c2c:	40a1      	lsls	r1, r4
 8001c2e:	b2c3      	uxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001c30:	2800      	cmp	r0, #0
 8001c32:	db0a      	blt.n	8001c4a <HAL_NVIC_SetPriority+0x32>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c34:	24c0      	movs	r4, #192	; 0xc0
 8001c36:	4b0b      	ldr	r3, [pc, #44]	; (8001c64 <HAL_NVIC_SetPriority+0x4c>)
 8001c38:	0880      	lsrs	r0, r0, #2
 8001c3a:	0080      	lsls	r0, r0, #2
 8001c3c:	18c0      	adds	r0, r0, r3
 8001c3e:	00a4      	lsls	r4, r4, #2
 8001c40:	5903      	ldr	r3, [r0, r4]
 8001c42:	401a      	ands	r2, r3
 8001c44:	4311      	orrs	r1, r2
 8001c46:	5101      	str	r1, [r0, r4]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8001c48:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c4a:	200f      	movs	r0, #15
 8001c4c:	4003      	ands	r3, r0
 8001c4e:	3b08      	subs	r3, #8
 8001c50:	4805      	ldr	r0, [pc, #20]	; (8001c68 <HAL_NVIC_SetPriority+0x50>)
 8001c52:	089b      	lsrs	r3, r3, #2
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	181b      	adds	r3, r3, r0
 8001c58:	69d8      	ldr	r0, [r3, #28]
 8001c5a:	4002      	ands	r2, r0
 8001c5c:	4311      	orrs	r1, r2
 8001c5e:	61d9      	str	r1, [r3, #28]
 8001c60:	e7f2      	b.n	8001c48 <HAL_NVIC_SetPriority+0x30>
 8001c62:	46c0      	nop			; (mov r8, r8)
 8001c64:	e000e100 	.word	0xe000e100
 8001c68:	e000ed00 	.word	0xe000ed00

08001c6c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c6c:	2280      	movs	r2, #128	; 0x80
 8001c6e:	1e43      	subs	r3, r0, #1
 8001c70:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c72:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d20d      	bcs.n	8001c94 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c78:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c7a:	4a07      	ldr	r2, [pc, #28]	; (8001c98 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c7c:	4807      	ldr	r0, [pc, #28]	; (8001c9c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c7e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c80:	6a03      	ldr	r3, [r0, #32]
 8001c82:	0609      	lsls	r1, r1, #24
 8001c84:	021b      	lsls	r3, r3, #8
 8001c86:	0a1b      	lsrs	r3, r3, #8
 8001c88:	430b      	orrs	r3, r1
 8001c8a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c8c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c8e:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c90:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c92:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001c94:	4770      	bx	lr
 8001c96:	46c0      	nop			; (mov r8, r8)
 8001c98:	e000e010 	.word	0xe000e010
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8001ca0:	2300      	movs	r3, #0
{
 8001ca2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ca4:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ca6:	680a      	ldr	r2, [r1, #0]
 8001ca8:	0014      	movs	r4, r2
 8001caa:	40dc      	lsrs	r4, r3
 8001cac:	d101      	bne.n	8001cb2 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 8001cae:	b005      	add	sp, #20
 8001cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cb2:	2501      	movs	r5, #1
 8001cb4:	0014      	movs	r4, r2
 8001cb6:	409d      	lsls	r5, r3
 8001cb8:	402c      	ands	r4, r5
 8001cba:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 8001cbc:	422a      	tst	r2, r5
 8001cbe:	d100      	bne.n	8001cc2 <HAL_GPIO_Init+0x22>
 8001cc0:	e08e      	b.n	8001de0 <HAL_GPIO_Init+0x140>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cc2:	684a      	ldr	r2, [r1, #4]
 8001cc4:	005e      	lsls	r6, r3, #1
 8001cc6:	4694      	mov	ip, r2
 8001cc8:	2203      	movs	r2, #3
 8001cca:	4664      	mov	r4, ip
 8001ccc:	4022      	ands	r2, r4
 8001cce:	2403      	movs	r4, #3
 8001cd0:	40b4      	lsls	r4, r6
 8001cd2:	43e4      	mvns	r4, r4
 8001cd4:	9402      	str	r4, [sp, #8]
 8001cd6:	1e54      	subs	r4, r2, #1
 8001cd8:	2c01      	cmp	r4, #1
 8001cda:	d82a      	bhi.n	8001d32 <HAL_GPIO_Init+0x92>
        temp = GPIOx->OSPEEDR;
 8001cdc:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cde:	9c02      	ldr	r4, [sp, #8]
 8001ce0:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ce2:	68cc      	ldr	r4, [r1, #12]
 8001ce4:	40b4      	lsls	r4, r6
 8001ce6:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8001ce8:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001cea:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cec:	2701      	movs	r7, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cee:	43ac      	bics	r4, r5
 8001cf0:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cf2:	4664      	mov	r4, ip
 8001cf4:	0924      	lsrs	r4, r4, #4
 8001cf6:	403c      	ands	r4, r7
 8001cf8:	409c      	lsls	r4, r3
 8001cfa:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001cfc:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8001cfe:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001d00:	9c02      	ldr	r4, [sp, #8]
 8001d02:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d04:	688c      	ldr	r4, [r1, #8]
 8001d06:	40b4      	lsls	r4, r6
 8001d08:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8001d0a:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d0c:	2a02      	cmp	r2, #2
 8001d0e:	d112      	bne.n	8001d36 <HAL_GPIO_Init+0x96>
        temp = GPIOx->AFR[position >> 3u];
 8001d10:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d12:	2507      	movs	r5, #7
 8001d14:	00a4      	lsls	r4, r4, #2
 8001d16:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3u];
 8001d18:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d1a:	9403      	str	r4, [sp, #12]
 8001d1c:	240f      	movs	r4, #15
 8001d1e:	401d      	ands	r5, r3
 8001d20:	00ad      	lsls	r5, r5, #2
 8001d22:	40ac      	lsls	r4, r5
 8001d24:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d26:	690c      	ldr	r4, [r1, #16]
 8001d28:	40ac      	lsls	r4, r5
 8001d2a:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3u] = temp;
 8001d2c:	9c03      	ldr	r4, [sp, #12]
 8001d2e:	6227      	str	r7, [r4, #32]
 8001d30:	e001      	b.n	8001d36 <HAL_GPIO_Init+0x96>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d32:	2a03      	cmp	r2, #3
 8001d34:	d1e3      	bne.n	8001cfe <HAL_GPIO_Init+0x5e>
      temp = GPIOx->MODER;
 8001d36:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d38:	9d02      	ldr	r5, [sp, #8]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d3a:	40b2      	lsls	r2, r6
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d3c:	4025      	ands	r5, r4
 8001d3e:	002c      	movs	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d40:	4314      	orrs	r4, r2
      GPIOx->MODER = temp;
 8001d42:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d44:	24c0      	movs	r4, #192	; 0xc0
 8001d46:	4662      	mov	r2, ip
 8001d48:	02a4      	lsls	r4, r4, #10
 8001d4a:	4222      	tst	r2, r4
 8001d4c:	d048      	beq.n	8001de0 <HAL_GPIO_Init+0x140>
        temp = EXTI->EXTICR[position >> 2u];
 8001d4e:	4a25      	ldr	r2, [pc, #148]	; (8001de4 <HAL_GPIO_Init+0x144>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001d50:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 8001d52:	089c      	lsrs	r4, r3, #2
 8001d54:	00a4      	lsls	r4, r4, #2
 8001d56:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001d58:	220f      	movs	r2, #15
 8001d5a:	401d      	ands	r5, r3
 8001d5c:	00ed      	lsls	r5, r5, #3
 8001d5e:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d60:	27a0      	movs	r7, #160	; 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 8001d62:	6e26      	ldr	r6, [r4, #96]	; 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d64:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001d66:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d68:	2200      	movs	r2, #0
 8001d6a:	42b8      	cmp	r0, r7
 8001d6c:	d00c      	beq.n	8001d88 <HAL_GPIO_Init+0xe8>
 8001d6e:	4f1e      	ldr	r7, [pc, #120]	; (8001de8 <HAL_GPIO_Init+0x148>)
 8001d70:	3201      	adds	r2, #1
 8001d72:	42b8      	cmp	r0, r7
 8001d74:	d008      	beq.n	8001d88 <HAL_GPIO_Init+0xe8>
 8001d76:	4f1d      	ldr	r7, [pc, #116]	; (8001dec <HAL_GPIO_Init+0x14c>)
 8001d78:	3201      	adds	r2, #1
 8001d7a:	42b8      	cmp	r0, r7
 8001d7c:	d004      	beq.n	8001d88 <HAL_GPIO_Init+0xe8>
 8001d7e:	4f1c      	ldr	r7, [pc, #112]	; (8001df0 <HAL_GPIO_Init+0x150>)
 8001d80:	3201      	adds	r2, #1
 8001d82:	42b8      	cmp	r0, r7
 8001d84:	d000      	beq.n	8001d88 <HAL_GPIO_Init+0xe8>
 8001d86:	3202      	adds	r2, #2
 8001d88:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d8a:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d8c:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 8001d8e:	6622      	str	r2, [r4, #96]	; 0x60
        temp = EXTI->RTSR1;
 8001d90:	4c14      	ldr	r4, [pc, #80]	; (8001de4 <HAL_GPIO_Init+0x144>)
        temp &= ~(iocurrent);
 8001d92:	9a01      	ldr	r2, [sp, #4]
        temp = EXTI->RTSR1;
 8001d94:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 8001d96:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(iocurrent);
 8001d98:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 8001d9a:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d9c:	02ff      	lsls	r7, r7, #11
 8001d9e:	d401      	bmi.n	8001da4 <HAL_GPIO_Init+0x104>
        temp &= ~(iocurrent);
 8001da0:	0035      	movs	r5, r6
 8001da2:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001da4:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 8001da6:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8001da8:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 8001daa:	9d01      	ldr	r5, [sp, #4]
 8001dac:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dae:	02bf      	lsls	r7, r7, #10
 8001db0:	d401      	bmi.n	8001db6 <HAL_GPIO_Init+0x116>
        temp &= ~(iocurrent);
 8001db2:	0035      	movs	r5, r6
 8001db4:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001db6:	4667      	mov	r7, ip
        EXTI->FTSR1 = temp;
 8001db8:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 8001dba:	4c0e      	ldr	r4, [pc, #56]	; (8001df4 <HAL_GPIO_Init+0x154>)
          temp |= iocurrent;
 8001dbc:	9d01      	ldr	r5, [sp, #4]
        temp = EXTI->EMR1;
 8001dbe:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
          temp |= iocurrent;
 8001dc0:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001dc2:	03bf      	lsls	r7, r7, #14
 8001dc4:	d401      	bmi.n	8001dca <HAL_GPIO_Init+0x12a>
        temp &= ~(iocurrent);
 8001dc6:	0035      	movs	r5, r6
 8001dc8:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dca:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 8001dcc:	67e5      	str	r5, [r4, #124]	; 0x7c
        temp = EXTI->IMR1;
 8001dce:	4c0a      	ldr	r4, [pc, #40]	; (8001df8 <HAL_GPIO_Init+0x158>)
          temp |= iocurrent;
 8001dd0:	9e01      	ldr	r6, [sp, #4]
        temp = EXTI->IMR1;
 8001dd2:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
          temp |= iocurrent;
 8001dd4:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001dd6:	03ff      	lsls	r7, r7, #15
 8001dd8:	d401      	bmi.n	8001dde <HAL_GPIO_Init+0x13e>
        temp &= ~(iocurrent);
 8001dda:	4015      	ands	r5, r2
 8001ddc:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 8001dde:	67e6      	str	r6, [r4, #124]	; 0x7c
    position++;
 8001de0:	3301      	adds	r3, #1
 8001de2:	e760      	b.n	8001ca6 <HAL_GPIO_Init+0x6>
 8001de4:	40021800 	.word	0x40021800
 8001de8:	50000400 	.word	0x50000400
 8001dec:	50000800 	.word	0x50000800
 8001df0:	50000c00 	.word	0x50000c00
 8001df4:	40021808 	.word	0x40021808
 8001df8:	40021804 	.word	0x40021804

08001dfc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dfc:	2a00      	cmp	r2, #0
 8001dfe:	d001      	beq.n	8001e04 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e00:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e02:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e04:	6281      	str	r1, [r0, #40]	; 0x28
}
 8001e06:	e7fc      	b.n	8001e02 <HAL_GPIO_WritePin+0x6>

08001e08 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001e08:	6803      	ldr	r3, [r0, #0]
 8001e0a:	699a      	ldr	r2, [r3, #24]
 8001e0c:	0792      	lsls	r2, r2, #30
 8001e0e:	d501      	bpl.n	8001e14 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001e10:	2200      	movs	r2, #0
 8001e12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001e14:	2201      	movs	r2, #1
 8001e16:	6999      	ldr	r1, [r3, #24]
 8001e18:	4211      	tst	r1, r2
 8001e1a:	d102      	bne.n	8001e22 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001e1c:	6999      	ldr	r1, [r3, #24]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	619a      	str	r2, [r3, #24]
  }
}
 8001e22:	4770      	bx	lr

08001e24 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001e24:	b530      	push	{r4, r5, lr}
 8001e26:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001e28:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e2a:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001e2c:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e2e:	0589      	lsls	r1, r1, #22
 8001e30:	431a      	orrs	r2, r3
 8001e32:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8001e34:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <I2C_TransferConfig+0x28>)
 8001e36:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e38:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001e3a:	0d64      	lsrs	r4, r4, #21
 8001e3c:	431c      	orrs	r4, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e3e:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001e40:	43a5      	bics	r5, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e42:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001e44:	432a      	orrs	r2, r5
 8001e46:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001e48:	bd30      	pop	{r4, r5, pc}
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	03ff63ff 	.word	0x03ff63ff

08001e50 <I2C_IsErrorOccurred>:
{
 8001e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e52:	b085      	sub	sp, #20
 8001e54:	9202      	str	r2, [sp, #8]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001e56:	6802      	ldr	r2, [r0, #0]
{
 8001e58:	9101      	str	r1, [sp, #4]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001e5a:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001e5c:	2310      	movs	r3, #16
 8001e5e:	000f      	movs	r7, r1
{
 8001e60:	0004      	movs	r4, r0
  HAL_StatusTypeDef status = HAL_OK;
 8001e62:	2500      	movs	r5, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001e64:	401f      	ands	r7, r3
 8001e66:	4219      	tst	r1, r3
 8001e68:	d008      	beq.n	8001e7c <I2C_IsErrorOccurred+0x2c>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e6a:	2620      	movs	r6, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e6c:	61d3      	str	r3, [r2, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e6e:	6823      	ldr	r3, [r4, #0]
 8001e70:	699a      	ldr	r2, [r3, #24]
 8001e72:	4232      	tst	r2, r6
 8001e74:	d16e      	bne.n	8001f54 <I2C_IsErrorOccurred+0x104>
 8001e76:	2d00      	cmp	r5, #0
 8001e78:	d02f      	beq.n	8001eda <I2C_IsErrorOccurred+0x8a>
    error_code |= HAL_I2C_ERROR_AF;
 8001e7a:	2704      	movs	r7, #4
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001e7c:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8001e7e:	6823      	ldr	r3, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001e80:	0049      	lsls	r1, r1, #1
  itflag = hi2c->Instance->ISR;
 8001e82:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001e84:	420a      	tst	r2, r1
 8001e86:	d002      	beq.n	8001e8e <I2C_IsErrorOccurred+0x3e>
    error_code |= HAL_I2C_ERROR_BERR;
 8001e88:	2501      	movs	r5, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001e8a:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8001e8c:	432f      	orrs	r7, r5
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001e8e:	2180      	movs	r1, #128	; 0x80
 8001e90:	00c9      	lsls	r1, r1, #3
 8001e92:	420a      	tst	r2, r1
 8001e94:	d003      	beq.n	8001e9e <I2C_IsErrorOccurred+0x4e>
    error_code |= HAL_I2C_ERROR_OVR;
 8001e96:	2008      	movs	r0, #8
    status = HAL_ERROR;
 8001e98:	2501      	movs	r5, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8001e9a:	4307      	orrs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001e9c:	61d9      	str	r1, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001e9e:	2180      	movs	r1, #128	; 0x80
 8001ea0:	0089      	lsls	r1, r1, #2
 8001ea2:	420a      	tst	r2, r1
 8001ea4:	d05c      	beq.n	8001f60 <I2C_IsErrorOccurred+0x110>
    error_code |= HAL_I2C_ERROR_ARLO;
 8001ea6:	2202      	movs	r2, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ea8:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8001eaa:	4317      	orrs	r7, r2
    I2C_Flush_TXDR(hi2c);
 8001eac:	0020      	movs	r0, r4
 8001eae:	f7ff ffab 	bl	8001e08 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001eb2:	6822      	ldr	r2, [r4, #0]
 8001eb4:	492d      	ldr	r1, [pc, #180]	; (8001f6c <I2C_IsErrorOccurred+0x11c>)
 8001eb6:	6853      	ldr	r3, [r2, #4]
    __HAL_UNLOCK(hi2c);
 8001eb8:	2501      	movs	r5, #1
    I2C_RESET_CR2(hi2c);
 8001eba:	400b      	ands	r3, r1
 8001ebc:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8001ebe:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001ec0:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8001ec2:	431f      	orrs	r7, r3
    hi2c->State = HAL_I2C_STATE_READY;
 8001ec4:	0023      	movs	r3, r4
 8001ec6:	3341      	adds	r3, #65	; 0x41
    hi2c->ErrorCode |= error_code;
 8001ec8:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001eca:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ecc:	0022      	movs	r2, r4
 8001ece:	2300      	movs	r3, #0
 8001ed0:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 8001ed2:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ed4:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001ed6:	7023      	strb	r3, [r4, #0]
 8001ed8:	e044      	b.n	8001f64 <I2C_IsErrorOccurred+0x114>
      if (Timeout != HAL_MAX_DELAY)
 8001eda:	9a01      	ldr	r2, [sp, #4]
 8001edc:	3201      	adds	r2, #1
 8001ede:	d0c7      	beq.n	8001e70 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001ee0:	f7ff fc38 	bl	8001754 <HAL_GetTick>
 8001ee4:	9b02      	ldr	r3, [sp, #8]
 8001ee6:	1ac0      	subs	r0, r0, r3
 8001ee8:	9b01      	ldr	r3, [sp, #4]
 8001eea:	4298      	cmp	r0, r3
 8001eec:	d801      	bhi.n	8001ef2 <I2C_IsErrorOccurred+0xa2>
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1bd      	bne.n	8001e6e <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8001ef2:	0022      	movs	r2, r4
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001ef4:	2780      	movs	r7, #128	; 0x80
          tmp2 = hi2c->Mode;
 8001ef6:	3242      	adds	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001ef8:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8001efa:	9203      	str	r2, [sp, #12]
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001efc:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8001efe:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001f00:	699a      	ldr	r2, [r3, #24]
 8001f02:	023f      	lsls	r7, r7, #8
          tmp2 = hi2c->Mode;
 8001f04:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001f06:	423a      	tst	r2, r7
 8001f08:	d00b      	beq.n	8001f22 <I2C_IsErrorOccurred+0xd2>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001f0a:	2280      	movs	r2, #128	; 0x80
 8001f0c:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001f0e:	4210      	tst	r0, r2
 8001f10:	d107      	bne.n	8001f22 <I2C_IsErrorOccurred+0xd2>
              (tmp1 != I2C_CR2_STOP) && \
 8001f12:	2920      	cmp	r1, #32
 8001f14:	d005      	beq.n	8001f22 <I2C_IsErrorOccurred+0xd2>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001f16:	6859      	ldr	r1, [r3, #4]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8001f1c:	f7ff fc1a 	bl	8001754 <HAL_GetTick>
 8001f20:	9002      	str	r0, [sp, #8]
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f22:	6823      	ldr	r3, [r4, #0]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	001f      	movs	r7, r3
 8001f28:	4037      	ands	r7, r6
 8001f2a:	4233      	tst	r3, r6
 8001f2c:	d19f      	bne.n	8001e6e <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001f2e:	f7ff fc11 	bl	8001754 <HAL_GetTick>
 8001f32:	9b02      	ldr	r3, [sp, #8]
 8001f34:	1ac0      	subs	r0, r0, r3
 8001f36:	2819      	cmp	r0, #25
 8001f38:	d9f3      	bls.n	8001f22 <I2C_IsErrorOccurred+0xd2>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f3a:	6c63      	ldr	r3, [r4, #68]	; 0x44
              status = HAL_ERROR;
 8001f3c:	2501      	movs	r5, #1
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f3e:	4333      	orrs	r3, r6
 8001f40:	6463      	str	r3, [r4, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8001f42:	0023      	movs	r3, r4
 8001f44:	3341      	adds	r3, #65	; 0x41
 8001f46:	701e      	strb	r6, [r3, #0]
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f48:	9b03      	ldr	r3, [sp, #12]
 8001f4a:	701f      	strb	r7, [r3, #0]
              __HAL_UNLOCK(hi2c);
 8001f4c:	0023      	movs	r3, r4
 8001f4e:	3340      	adds	r3, #64	; 0x40
 8001f50:	701f      	strb	r7, [r3, #0]
              status = HAL_ERROR;
 8001f52:	e7e6      	b.n	8001f22 <I2C_IsErrorOccurred+0xd2>
    error_code |= HAL_I2C_ERROR_AF;
 8001f54:	2704      	movs	r7, #4
    if (status == HAL_OK)
 8001f56:	2d00      	cmp	r5, #0
 8001f58:	d190      	bne.n	8001e7c <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f5a:	61de      	str	r6, [r3, #28]
    status = HAL_ERROR;
 8001f5c:	3501      	adds	r5, #1
 8001f5e:	e78d      	b.n	8001e7c <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8001f60:	2d00      	cmp	r5, #0
 8001f62:	d1a3      	bne.n	8001eac <I2C_IsErrorOccurred+0x5c>
}
 8001f64:	0028      	movs	r0, r5
 8001f66:	b005      	add	sp, #20
 8001f68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	fe00e800 	.word	0xfe00e800

08001f70 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f72:	0004      	movs	r4, r0
 8001f74:	000d      	movs	r5, r1
 8001f76:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f78:	2702      	movs	r7, #2
 8001f7a:	6823      	ldr	r3, [r4, #0]
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	423b      	tst	r3, r7
 8001f80:	d001      	beq.n	8001f86 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8001f82:	2000      	movs	r0, #0
}
 8001f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f86:	0032      	movs	r2, r6
 8001f88:	0029      	movs	r1, r5
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f7ff ff60 	bl	8001e50 <I2C_IsErrorOccurred>
 8001f90:	2800      	cmp	r0, #0
 8001f92:	d115      	bne.n	8001fc0 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8001f94:	1c6b      	adds	r3, r5, #1
 8001f96:	d0f0      	beq.n	8001f7a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f98:	f7ff fbdc 	bl	8001754 <HAL_GetTick>
 8001f9c:	1b80      	subs	r0, r0, r6
 8001f9e:	42a8      	cmp	r0, r5
 8001fa0:	d801      	bhi.n	8001fa6 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8001fa2:	2d00      	cmp	r5, #0
 8001fa4:	d1e9      	bne.n	8001f7a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fa6:	2220      	movs	r2, #32
 8001fa8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001faa:	4313      	orrs	r3, r2
 8001fac:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001fae:	0023      	movs	r3, r4
 8001fb0:	3341      	adds	r3, #65	; 0x41
 8001fb2:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fb4:	0022      	movs	r2, r4
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8001fba:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fbc:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8001fbe:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	e7df      	b.n	8001f84 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

08001fc4 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fc6:	0004      	movs	r4, r0
 8001fc8:	000d      	movs	r5, r1
 8001fca:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fcc:	2720      	movs	r7, #32
 8001fce:	6823      	ldr	r3, [r4, #0]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	423b      	tst	r3, r7
 8001fd4:	d001      	beq.n	8001fda <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8001fd6:	2000      	movs	r0, #0
}
 8001fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fda:	0032      	movs	r2, r6
 8001fdc:	0029      	movs	r1, r5
 8001fde:	0020      	movs	r0, r4
 8001fe0:	f7ff ff36 	bl	8001e50 <I2C_IsErrorOccurred>
 8001fe4:	2800      	cmp	r0, #0
 8001fe6:	d113      	bne.n	8002010 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fe8:	f7ff fbb4 	bl	8001754 <HAL_GetTick>
 8001fec:	1b80      	subs	r0, r0, r6
 8001fee:	42a8      	cmp	r0, r5
 8001ff0:	d801      	bhi.n	8001ff6 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8001ff2:	2d00      	cmp	r5, #0
 8001ff4:	d1eb      	bne.n	8001fce <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001ffe:	0023      	movs	r3, r4
 8002000:	3341      	adds	r3, #65	; 0x41
 8002002:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002004:	0022      	movs	r2, r4
 8002006:	2300      	movs	r3, #0
 8002008:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 800200a:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800200c:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800200e:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8002010:	2001      	movs	r0, #1
 8002012:	e7e1      	b.n	8001fd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

08002014 <I2C_WaitOnFlagUntilTimeout>:
{
 8002014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002016:	0004      	movs	r4, r0
 8002018:	000e      	movs	r6, r1
 800201a:	0017      	movs	r7, r2
 800201c:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800201e:	6822      	ldr	r2, [r4, #0]
 8002020:	6993      	ldr	r3, [r2, #24]
 8002022:	4033      	ands	r3, r6
 8002024:	1b9b      	subs	r3, r3, r6
 8002026:	4259      	negs	r1, r3
 8002028:	414b      	adcs	r3, r1
 800202a:	42bb      	cmp	r3, r7
 800202c:	d001      	beq.n	8002032 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800202e:	2000      	movs	r0, #0
 8002030:	e017      	b.n	8002062 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8002032:	1c6b      	adds	r3, r5, #1
 8002034:	d0f4      	beq.n	8002020 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002036:	f7ff fb8d 	bl	8001754 <HAL_GetTick>
 800203a:	9b06      	ldr	r3, [sp, #24]
 800203c:	1ac0      	subs	r0, r0, r3
 800203e:	42a8      	cmp	r0, r5
 8002040:	d801      	bhi.n	8002046 <I2C_WaitOnFlagUntilTimeout+0x32>
 8002042:	2d00      	cmp	r5, #0
 8002044:	d1eb      	bne.n	800201e <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002046:	2220      	movs	r2, #32
 8002048:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800204a:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800204c:	4313      	orrs	r3, r2
 800204e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002050:	0023      	movs	r3, r4
 8002052:	3341      	adds	r3, #65	; 0x41
 8002054:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002056:	0022      	movs	r2, r4
 8002058:	2300      	movs	r3, #0
 800205a:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 800205c:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800205e:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8002060:	7023      	strb	r3, [r4, #0]
}
 8002062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002064 <HAL_I2C_Init>:
{
 8002064:	b570      	push	{r4, r5, r6, lr}
 8002066:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002068:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800206a:	2c00      	cmp	r4, #0
 800206c:	d03f      	beq.n	80020ee <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800206e:	0025      	movs	r5, r4
 8002070:	3541      	adds	r5, #65	; 0x41
 8002072:	782b      	ldrb	r3, [r5, #0]
 8002074:	b2da      	uxtb	r2, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d105      	bne.n	8002086 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 800207a:	0023      	movs	r3, r4
 800207c:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 800207e:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8002080:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8002082:	f7fe fc03 	bl	800088c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002086:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8002088:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800208a:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 800208c:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800208e:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	68a6      	ldr	r6, [r4, #8]
 8002094:	438a      	bics	r2, r1
 8002096:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002098:	6861      	ldr	r1, [r4, #4]
 800209a:	4a1a      	ldr	r2, [pc, #104]	; (8002104 <HAL_I2C_Init+0xa0>)
 800209c:	400a      	ands	r2, r1
 800209e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020a0:	6899      	ldr	r1, [r3, #8]
 80020a2:	4a19      	ldr	r2, [pc, #100]	; (8002108 <HAL_I2C_Init+0xa4>)
 80020a4:	4011      	ands	r1, r2
 80020a6:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020a8:	2801      	cmp	r0, #1
 80020aa:	d121      	bne.n	80020f0 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020ac:	2180      	movs	r1, #128	; 0x80
 80020ae:	0209      	lsls	r1, r1, #8
 80020b0:	4331      	orrs	r1, r6
 80020b2:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020b4:	6858      	ldr	r0, [r3, #4]
 80020b6:	4915      	ldr	r1, [pc, #84]	; (800210c <HAL_I2C_Init+0xa8>)
 80020b8:	4301      	orrs	r1, r0
 80020ba:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020bc:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020be:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020c0:	400a      	ands	r2, r1
 80020c2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020c4:	6961      	ldr	r1, [r4, #20]
 80020c6:	6922      	ldr	r2, [r4, #16]
 80020c8:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020ca:	69a1      	ldr	r1, [r4, #24]
 80020cc:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020ce:	430a      	orrs	r2, r1
 80020d0:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020d2:	6a21      	ldr	r1, [r4, #32]
 80020d4:	69e2      	ldr	r2, [r4, #28]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80020da:	2201      	movs	r2, #1
 80020dc:	6819      	ldr	r1, [r3, #0]
 80020de:	430a      	orrs	r2, r1
 80020e0:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80020e2:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020e4:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020e6:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80020e8:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ea:	3442      	adds	r4, #66	; 0x42
 80020ec:	7020      	strb	r0, [r4, #0]
}
 80020ee:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020f0:	2184      	movs	r1, #132	; 0x84
 80020f2:	0209      	lsls	r1, r1, #8
 80020f4:	4331      	orrs	r1, r6
 80020f6:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020f8:	2802      	cmp	r0, #2
 80020fa:	d1db      	bne.n	80020b4 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80020fc:	2180      	movs	r1, #128	; 0x80
 80020fe:	0109      	lsls	r1, r1, #4
 8002100:	6059      	str	r1, [r3, #4]
 8002102:	e7d7      	b.n	80020b4 <HAL_I2C_Init+0x50>
 8002104:	f0ffffff 	.word	0xf0ffffff
 8002108:	ffff7fff 	.word	0xffff7fff
 800210c:	02008000 	.word	0x02008000

08002110 <HAL_I2C_Master_Transmit>:
{
 8002110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002112:	b087      	sub	sp, #28
 8002114:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002116:	0003      	movs	r3, r0
 8002118:	3341      	adds	r3, #65	; 0x41
{
 800211a:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800211c:	9303      	str	r3, [sp, #12]
 800211e:	781b      	ldrb	r3, [r3, #0]
{
 8002120:	0004      	movs	r4, r0
 8002122:	000f      	movs	r7, r1
    return HAL_BUSY;
 8002124:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002126:	2b20      	cmp	r3, #32
 8002128:	d114      	bne.n	8002154 <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 800212a:	0023      	movs	r3, r4
 800212c:	3340      	adds	r3, #64	; 0x40
 800212e:	781a      	ldrb	r2, [r3, #0]
 8002130:	2a01      	cmp	r2, #1
 8002132:	d00f      	beq.n	8002154 <HAL_I2C_Master_Transmit+0x44>
 8002134:	2601      	movs	r6, #1
 8002136:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8002138:	f7ff fb0c 	bl	8001754 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800213c:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 800213e:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002140:	9000      	str	r0, [sp, #0]
 8002142:	2319      	movs	r3, #25
 8002144:	0032      	movs	r2, r6
 8002146:	0020      	movs	r0, r4
 8002148:	0209      	lsls	r1, r1, #8
 800214a:	f7ff ff63 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 800214e:	2800      	cmp	r0, #0
 8002150:	d002      	beq.n	8002158 <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 8002152:	2001      	movs	r0, #1
}
 8002154:	b007      	add	sp, #28
 8002156:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002158:	2321      	movs	r3, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800215a:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800215c:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800215e:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002160:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002162:	3b11      	subs	r3, #17
 8002164:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8002166:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002168:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800216a:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800216c:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 800216e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002170:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002172:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002174:	4b2d      	ldr	r3, [pc, #180]	; (800222c <HAL_I2C_Master_Transmit+0x11c>)
 8002176:	2aff      	cmp	r2, #255	; 0xff
 8002178:	d920      	bls.n	80021bc <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800217a:	22ff      	movs	r2, #255	; 0xff
 800217c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	2380      	movs	r3, #128	; 0x80
 8002182:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002184:	0039      	movs	r1, r7
 8002186:	0020      	movs	r0, r4
 8002188:	f7ff fe4c 	bl	8001e24 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800218c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800218e:	002a      	movs	r2, r5
 8002190:	0020      	movs	r0, r4
 8002192:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8002194:	2b00      	cmp	r3, #0
 8002196:	d119      	bne.n	80021cc <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002198:	f7ff ff14 	bl	8001fc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800219c:	2800      	cmp	r0, #0
 800219e:	d1d8      	bne.n	8002152 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021a0:	2120      	movs	r1, #32
 80021a2:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80021a4:	4d22      	ldr	r5, [pc, #136]	; (8002230 <HAL_I2C_Master_Transmit+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021a6:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	402a      	ands	r2, r5
 80021ac:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80021ae:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 80021b0:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80021b2:	3341      	adds	r3, #65	; 0x41
 80021b4:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80021b6:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 80021b8:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80021ba:	e7cb      	b.n	8002154 <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 80021bc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80021be:	b292      	uxth	r2, r2
 80021c0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021c2:	b2d2      	uxtb	r2, r2
 80021c4:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021c6:	2380      	movs	r3, #128	; 0x80
 80021c8:	049b      	lsls	r3, r3, #18
 80021ca:	e7db      	b.n	8002184 <HAL_I2C_Master_Transmit+0x74>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021cc:	f7ff fed0 	bl	8001f70 <I2C_WaitOnTXISFlagUntilTimeout>
 80021d0:	2800      	cmp	r0, #0
 80021d2:	d1be      	bne.n	8002152 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80021d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021d6:	6822      	ldr	r2, [r4, #0]
 80021d8:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 80021da:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80021dc:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80021de:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80021e0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80021e2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80021e4:	3b01      	subs	r3, #1
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80021ea:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80021ee:	b292      	uxth	r2, r2
 80021f0:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d0ca      	beq.n	800218c <HAL_I2C_Master_Transmit+0x7c>
 80021f6:	2a00      	cmp	r2, #0
 80021f8:	d1c8      	bne.n	800218c <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021fa:	2180      	movs	r1, #128	; 0x80
 80021fc:	0020      	movs	r0, r4
 80021fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002200:	9500      	str	r5, [sp, #0]
 8002202:	f7ff ff07 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 8002206:	2800      	cmp	r0, #0
 8002208:	d1a3      	bne.n	8002152 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800220a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800220c:	2bff      	cmp	r3, #255	; 0xff
 800220e:	d906      	bls.n	800221e <HAL_I2C_Master_Transmit+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002210:	23ff      	movs	r3, #255	; 0xff
 8002212:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002214:	2380      	movs	r3, #128	; 0x80
 8002216:	22ff      	movs	r2, #255	; 0xff
 8002218:	9000      	str	r0, [sp, #0]
 800221a:	045b      	lsls	r3, r3, #17
 800221c:	e7b2      	b.n	8002184 <HAL_I2C_Master_Transmit+0x74>
          hi2c->XferSize = hi2c->XferCount;
 800221e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002220:	b292      	uxth	r2, r2
 8002222:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	9000      	str	r0, [sp, #0]
 8002228:	e7cd      	b.n	80021c6 <HAL_I2C_Master_Transmit+0xb6>
 800222a:	46c0      	nop			; (mov r8, r8)
 800222c:	80002000 	.word	0x80002000
 8002230:	fe00e800 	.word	0xfe00e800

08002234 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002234:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002236:	0004      	movs	r4, r0
 8002238:	3441      	adds	r4, #65	; 0x41
 800223a:	7822      	ldrb	r2, [r4, #0]
{
 800223c:	0003      	movs	r3, r0
 800223e:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002240:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002242:	b2d6      	uxtb	r6, r2
 8002244:	2a20      	cmp	r2, #32
 8002246:	d118      	bne.n	800227a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8002248:	001d      	movs	r5, r3
 800224a:	3540      	adds	r5, #64	; 0x40
 800224c:	782a      	ldrb	r2, [r5, #0]
 800224e:	2a01      	cmp	r2, #1
 8002250:	d013      	beq.n	800227a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002252:	2224      	movs	r2, #36	; 0x24
 8002254:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	3a23      	subs	r2, #35	; 0x23
 800225a:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800225c:	4807      	ldr	r0, [pc, #28]	; (800227c <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 800225e:	4391      	bics	r1, r2
 8002260:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002262:	6819      	ldr	r1, [r3, #0]
 8002264:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 8002266:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002268:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800226a:	6819      	ldr	r1, [r3, #0]
 800226c:	4339      	orrs	r1, r7
 800226e:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002270:	6819      	ldr	r1, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002276:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8002278:	7028      	strb	r0, [r5, #0]
  }
}
 800227a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800227c:	ffffefff 	.word	0xffffefff

08002280 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002280:	0002      	movs	r2, r0
{
 8002282:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002284:	3241      	adds	r2, #65	; 0x41
 8002286:	7814      	ldrb	r4, [r2, #0]
{
 8002288:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800228a:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800228c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800228e:	2c20      	cmp	r4, #32
 8002290:	d117      	bne.n	80022c2 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8002292:	001c      	movs	r4, r3
 8002294:	3440      	adds	r4, #64	; 0x40
 8002296:	7826      	ldrb	r6, [r4, #0]
 8002298:	2e01      	cmp	r6, #1
 800229a:	d012      	beq.n	80022c2 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 800229c:	3022      	adds	r0, #34	; 0x22
 800229e:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	3823      	subs	r0, #35	; 0x23
 80022a4:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80022a6:	4f07      	ldr	r7, [pc, #28]	; (80022c4 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 80022a8:	4386      	bics	r6, r0
 80022aa:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80022ac:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 80022ae:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80022b0:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 80022b2:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 80022b4:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80022b6:	6819      	ldr	r1, [r3, #0]
 80022b8:	4308      	orrs	r0, r1
 80022ba:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80022bc:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80022be:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80022c0:	7020      	strb	r0, [r4, #0]
  }
}
 80022c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022c4:	fffff0ff 	.word	0xfffff0ff

080022c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022c8:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80022ca:	4c11      	ldr	r4, [pc, #68]	; (8002310 <HAL_PWREx_ControlVoltageScaling+0x48>)
 80022cc:	4911      	ldr	r1, [pc, #68]	; (8002314 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 80022ce:	6823      	ldr	r3, [r4, #0]
{
 80022d0:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80022d2:	400b      	ands	r3, r1
 80022d4:	4303      	orrs	r3, r0
 80022d6:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022d8:	2380      	movs	r3, #128	; 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80022da:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	429a      	cmp	r2, r3
 80022e0:	d10e      	bne.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80022e2:	4b0d      	ldr	r3, [pc, #52]	; (8002318 <HAL_PWREx_ControlVoltageScaling+0x50>)
 80022e4:	490d      	ldr	r1, [pc, #52]	; (800231c <HAL_PWREx_ControlVoltageScaling+0x54>)
 80022e6:	6818      	ldr	r0, [r3, #0]
 80022e8:	2306      	movs	r3, #6
 80022ea:	4358      	muls	r0, r3
 80022ec:	f7fd ff1c 	bl	8000128 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022f0:	2280      	movs	r2, #128	; 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80022f2:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022f4:	00d2      	lsls	r2, r2, #3
 80022f6:	6961      	ldr	r1, [r4, #20]
 80022f8:	0008      	movs	r0, r1
 80022fa:	4010      	ands	r0, r2
 80022fc:	4211      	tst	r1, r2
 80022fe:	d100      	bne.n	8002302 <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 8002300:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 8002306:	3b01      	subs	r3, #1
 8002308:	e7f5      	b.n	80022f6 <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 800230a:	2003      	movs	r0, #3
 800230c:	e7f8      	b.n	8002300 <HAL_PWREx_ControlVoltageScaling+0x38>
 800230e:	46c0      	nop			; (mov r8, r8)
 8002310:	40007000 	.word	0x40007000
 8002314:	fffff9ff 	.word	0xfffff9ff
 8002318:	20000000 	.word	0x20000000
 800231c:	000f4240 	.word	0x000f4240

08002320 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002322:	0004      	movs	r4, r0
 8002324:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002326:	2800      	cmp	r0, #0
 8002328:	d023      	beq.n	8002372 <HAL_RCC_OscConfig+0x52>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800232a:	6803      	ldr	r3, [r0, #0]
 800232c:	07db      	lsls	r3, r3, #31
 800232e:	d410      	bmi.n	8002352 <HAL_RCC_OscConfig+0x32>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002330:	6823      	ldr	r3, [r4, #0]
 8002332:	079b      	lsls	r3, r3, #30
 8002334:	d45e      	bmi.n	80023f4 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002336:	6823      	ldr	r3, [r4, #0]
 8002338:	071b      	lsls	r3, r3, #28
 800233a:	d500      	bpl.n	800233e <HAL_RCC_OscConfig+0x1e>
 800233c:	e0c3      	b.n	80024c6 <HAL_RCC_OscConfig+0x1a6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800233e:	6823      	ldr	r3, [r4, #0]
 8002340:	075b      	lsls	r3, r3, #29
 8002342:	d500      	bpl.n	8002346 <HAL_RCC_OscConfig+0x26>
 8002344:	e0f5      	b.n	8002532 <HAL_RCC_OscConfig+0x212>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002346:	69e2      	ldr	r2, [r4, #28]
 8002348:	2a00      	cmp	r2, #0
 800234a:	d000      	beq.n	800234e <HAL_RCC_OscConfig+0x2e>
 800234c:	e17c      	b.n	8002648 <HAL_RCC_OscConfig+0x328>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800234e:	2000      	movs	r0, #0
 8002350:	e029      	b.n	80023a6 <HAL_RCC_OscConfig+0x86>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002352:	2238      	movs	r2, #56	; 0x38
 8002354:	4db0      	ldr	r5, [pc, #704]	; (8002618 <HAL_RCC_OscConfig+0x2f8>)
 8002356:	68ab      	ldr	r3, [r5, #8]
 8002358:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800235a:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800235c:	2b10      	cmp	r3, #16
 800235e:	d10a      	bne.n	8002376 <HAL_RCC_OscConfig+0x56>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002360:	43d2      	mvns	r2, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002362:	0793      	lsls	r3, r2, #30
 8002364:	d109      	bne.n	800237a <HAL_RCC_OscConfig+0x5a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002366:	682b      	ldr	r3, [r5, #0]
 8002368:	039b      	lsls	r3, r3, #14
 800236a:	d5e1      	bpl.n	8002330 <HAL_RCC_OscConfig+0x10>
 800236c:	6863      	ldr	r3, [r4, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1de      	bne.n	8002330 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8002372:	2001      	movs	r0, #1
 8002374:	e017      	b.n	80023a6 <HAL_RCC_OscConfig+0x86>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002376:	2b08      	cmp	r3, #8
 8002378:	d0f5      	beq.n	8002366 <HAL_RCC_OscConfig+0x46>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800237a:	2280      	movs	r2, #128	; 0x80
 800237c:	6863      	ldr	r3, [r4, #4]
 800237e:	0252      	lsls	r2, r2, #9
 8002380:	4293      	cmp	r3, r2
 8002382:	d112      	bne.n	80023aa <HAL_RCC_OscConfig+0x8a>
 8002384:	682a      	ldr	r2, [r5, #0]
 8002386:	4313      	orrs	r3, r2
 8002388:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800238a:	f7ff f9e3 	bl	8001754 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800238e:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8002390:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002392:	02bf      	lsls	r7, r7, #10
 8002394:	682b      	ldr	r3, [r5, #0]
 8002396:	423b      	tst	r3, r7
 8002398:	d1ca      	bne.n	8002330 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800239a:	f7ff f9db 	bl	8001754 <HAL_GetTick>
 800239e:	1b80      	subs	r0, r0, r6
 80023a0:	2864      	cmp	r0, #100	; 0x64
 80023a2:	d9f7      	bls.n	8002394 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80023a4:	2003      	movs	r0, #3
}
 80023a6:	b005      	add	sp, #20
 80023a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023aa:	21a0      	movs	r1, #160	; 0xa0
 80023ac:	02c9      	lsls	r1, r1, #11
 80023ae:	428b      	cmp	r3, r1
 80023b0:	d108      	bne.n	80023c4 <HAL_RCC_OscConfig+0xa4>
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	6829      	ldr	r1, [r5, #0]
 80023b6:	02db      	lsls	r3, r3, #11
 80023b8:	430b      	orrs	r3, r1
 80023ba:	602b      	str	r3, [r5, #0]
 80023bc:	682b      	ldr	r3, [r5, #0]
 80023be:	431a      	orrs	r2, r3
 80023c0:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023c2:	e7e2      	b.n	800238a <HAL_RCC_OscConfig+0x6a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023c4:	682a      	ldr	r2, [r5, #0]
 80023c6:	4995      	ldr	r1, [pc, #596]	; (800261c <HAL_RCC_OscConfig+0x2fc>)
 80023c8:	400a      	ands	r2, r1
 80023ca:	602a      	str	r2, [r5, #0]
 80023cc:	682a      	ldr	r2, [r5, #0]
 80023ce:	4994      	ldr	r1, [pc, #592]	; (8002620 <HAL_RCC_OscConfig+0x300>)
 80023d0:	400a      	ands	r2, r1
 80023d2:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1d8      	bne.n	800238a <HAL_RCC_OscConfig+0x6a>
        tickstart = HAL_GetTick();
 80023d8:	f7ff f9bc 	bl	8001754 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023dc:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80023de:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023e0:	02bf      	lsls	r7, r7, #10
 80023e2:	682b      	ldr	r3, [r5, #0]
 80023e4:	423b      	tst	r3, r7
 80023e6:	d0a3      	beq.n	8002330 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023e8:	f7ff f9b4 	bl	8001754 <HAL_GetTick>
 80023ec:	1b80      	subs	r0, r0, r6
 80023ee:	2864      	cmp	r0, #100	; 0x64
 80023f0:	d9f7      	bls.n	80023e2 <HAL_RCC_OscConfig+0xc2>
 80023f2:	e7d7      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023f4:	2338      	movs	r3, #56	; 0x38
 80023f6:	4d88      	ldr	r5, [pc, #544]	; (8002618 <HAL_RCC_OscConfig+0x2f8>)
 80023f8:	68aa      	ldr	r2, [r5, #8]
 80023fa:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023fc:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80023fe:	2b10      	cmp	r3, #16
 8002400:	d128      	bne.n	8002454 <HAL_RCC_OscConfig+0x134>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002402:	2103      	movs	r1, #3
 8002404:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002406:	2a02      	cmp	r2, #2
 8002408:	d126      	bne.n	8002458 <HAL_RCC_OscConfig+0x138>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800240a:	682a      	ldr	r2, [r5, #0]
 800240c:	0552      	lsls	r2, r2, #21
 800240e:	d502      	bpl.n	8002416 <HAL_RCC_OscConfig+0xf6>
 8002410:	68e2      	ldr	r2, [r4, #12]
 8002412:	2a00      	cmp	r2, #0
 8002414:	d0ad      	beq.n	8002372 <HAL_RCC_OscConfig+0x52>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002416:	6869      	ldr	r1, [r5, #4]
 8002418:	6962      	ldr	r2, [r4, #20]
 800241a:	4882      	ldr	r0, [pc, #520]	; (8002624 <HAL_RCC_OscConfig+0x304>)
 800241c:	0212      	lsls	r2, r2, #8
 800241e:	4001      	ands	r1, r0
 8002420:	430a      	orrs	r2, r1
 8002422:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10d      	bne.n	8002444 <HAL_RCC_OscConfig+0x124>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002428:	682b      	ldr	r3, [r5, #0]
 800242a:	4a7f      	ldr	r2, [pc, #508]	; (8002628 <HAL_RCC_OscConfig+0x308>)
 800242c:	4013      	ands	r3, r2
 800242e:	6922      	ldr	r2, [r4, #16]
 8002430:	4313      	orrs	r3, r2
 8002432:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002434:	682b      	ldr	r3, [r5, #0]
 8002436:	4a7d      	ldr	r2, [pc, #500]	; (800262c <HAL_RCC_OscConfig+0x30c>)
 8002438:	049b      	lsls	r3, r3, #18
 800243a:	0f5b      	lsrs	r3, r3, #29
 800243c:	40da      	lsrs	r2, r3
 800243e:	0013      	movs	r3, r2
 8002440:	4a7b      	ldr	r2, [pc, #492]	; (8002630 <HAL_RCC_OscConfig+0x310>)
 8002442:	6013      	str	r3, [r2, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002444:	4b7b      	ldr	r3, [pc, #492]	; (8002634 <HAL_RCC_OscConfig+0x314>)
 8002446:	6818      	ldr	r0, [r3, #0]
 8002448:	f7ff f93c 	bl	80016c4 <HAL_InitTick>
 800244c:	2800      	cmp	r0, #0
 800244e:	d100      	bne.n	8002452 <HAL_RCC_OscConfig+0x132>
 8002450:	e771      	b.n	8002336 <HAL_RCC_OscConfig+0x16>
 8002452:	e78e      	b.n	8002372 <HAL_RCC_OscConfig+0x52>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0d8      	beq.n	800240a <HAL_RCC_OscConfig+0xea>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002458:	68e3      	ldr	r3, [r4, #12]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d020      	beq.n	80024a0 <HAL_RCC_OscConfig+0x180>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800245e:	682b      	ldr	r3, [r5, #0]
 8002460:	4a71      	ldr	r2, [pc, #452]	; (8002628 <HAL_RCC_OscConfig+0x308>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002462:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002464:	4013      	ands	r3, r2
 8002466:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002468:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800246a:	4313      	orrs	r3, r2
 800246c:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 800246e:	2380      	movs	r3, #128	; 0x80
 8002470:	682a      	ldr	r2, [r5, #0]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	4313      	orrs	r3, r2
 8002476:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002478:	f7ff f96c 	bl	8001754 <HAL_GetTick>
 800247c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800247e:	682b      	ldr	r3, [r5, #0]
 8002480:	423b      	tst	r3, r7
 8002482:	d007      	beq.n	8002494 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002484:	686a      	ldr	r2, [r5, #4]
 8002486:	6963      	ldr	r3, [r4, #20]
 8002488:	4966      	ldr	r1, [pc, #408]	; (8002624 <HAL_RCC_OscConfig+0x304>)
 800248a:	021b      	lsls	r3, r3, #8
 800248c:	400a      	ands	r2, r1
 800248e:	4313      	orrs	r3, r2
 8002490:	606b      	str	r3, [r5, #4]
 8002492:	e750      	b.n	8002336 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002494:	f7ff f95e 	bl	8001754 <HAL_GetTick>
 8002498:	1b80      	subs	r0, r0, r6
 800249a:	2802      	cmp	r0, #2
 800249c:	d9ef      	bls.n	800247e <HAL_RCC_OscConfig+0x15e>
 800249e:	e781      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80024a0:	682b      	ldr	r3, [r5, #0]
 80024a2:	4a65      	ldr	r2, [pc, #404]	; (8002638 <HAL_RCC_OscConfig+0x318>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024a4:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 80024a6:	4013      	ands	r3, r2
 80024a8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80024aa:	f7ff f953 	bl	8001754 <HAL_GetTick>
 80024ae:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024b0:	00ff      	lsls	r7, r7, #3
 80024b2:	682b      	ldr	r3, [r5, #0]
 80024b4:	423b      	tst	r3, r7
 80024b6:	d100      	bne.n	80024ba <HAL_RCC_OscConfig+0x19a>
 80024b8:	e73d      	b.n	8002336 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ba:	f7ff f94b 	bl	8001754 <HAL_GetTick>
 80024be:	1b80      	subs	r0, r0, r6
 80024c0:	2802      	cmp	r0, #2
 80024c2:	d9f6      	bls.n	80024b2 <HAL_RCC_OscConfig+0x192>
 80024c4:	e76e      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80024c6:	2138      	movs	r1, #56	; 0x38
 80024c8:	4b53      	ldr	r3, [pc, #332]	; (8002618 <HAL_RCC_OscConfig+0x2f8>)
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	001d      	movs	r5, r3
 80024ce:	400a      	ands	r2, r1
 80024d0:	2a18      	cmp	r2, #24
 80024d2:	d108      	bne.n	80024e6 <HAL_RCC_OscConfig+0x1c6>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80024d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024d6:	079b      	lsls	r3, r3, #30
 80024d8:	d400      	bmi.n	80024dc <HAL_RCC_OscConfig+0x1bc>
 80024da:	e730      	b.n	800233e <HAL_RCC_OscConfig+0x1e>
 80024dc:	69a3      	ldr	r3, [r4, #24]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d000      	beq.n	80024e4 <HAL_RCC_OscConfig+0x1c4>
 80024e2:	e72c      	b.n	800233e <HAL_RCC_OscConfig+0x1e>
 80024e4:	e745      	b.n	8002372 <HAL_RCC_OscConfig+0x52>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024e6:	69a2      	ldr	r2, [r4, #24]
 80024e8:	2301      	movs	r3, #1
 80024ea:	2a00      	cmp	r2, #0
 80024ec:	d010      	beq.n	8002510 <HAL_RCC_OscConfig+0x1f0>
        __HAL_RCC_LSI_ENABLE();
 80024ee:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024f0:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 80024f2:	4313      	orrs	r3, r2
 80024f4:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 80024f6:	f7ff f92d 	bl	8001754 <HAL_GetTick>
 80024fa:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024fc:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80024fe:	423b      	tst	r3, r7
 8002500:	d000      	beq.n	8002504 <HAL_RCC_OscConfig+0x1e4>
 8002502:	e71c      	b.n	800233e <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002504:	f7ff f926 	bl	8001754 <HAL_GetTick>
 8002508:	1b80      	subs	r0, r0, r6
 800250a:	2802      	cmp	r0, #2
 800250c:	d9f6      	bls.n	80024fc <HAL_RCC_OscConfig+0x1dc>
 800250e:	e749      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_LSI_DISABLE();
 8002510:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002512:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8002514:	439a      	bics	r2, r3
 8002516:	662a      	str	r2, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002518:	f7ff f91c 	bl	8001754 <HAL_GetTick>
 800251c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800251e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8002520:	423b      	tst	r3, r7
 8002522:	d100      	bne.n	8002526 <HAL_RCC_OscConfig+0x206>
 8002524:	e70b      	b.n	800233e <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002526:	f7ff f915 	bl	8001754 <HAL_GetTick>
 800252a:	1b80      	subs	r0, r0, r6
 800252c:	2802      	cmp	r0, #2
 800252e:	d9f6      	bls.n	800251e <HAL_RCC_OscConfig+0x1fe>
 8002530:	e738      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002532:	2138      	movs	r1, #56	; 0x38
 8002534:	4b38      	ldr	r3, [pc, #224]	; (8002618 <HAL_RCC_OscConfig+0x2f8>)
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	001d      	movs	r5, r3
 800253a:	400a      	ands	r2, r1
 800253c:	2a20      	cmp	r2, #32
 800253e:	d108      	bne.n	8002552 <HAL_RCC_OscConfig+0x232>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002542:	079b      	lsls	r3, r3, #30
 8002544:	d400      	bmi.n	8002548 <HAL_RCC_OscConfig+0x228>
 8002546:	e6fe      	b.n	8002346 <HAL_RCC_OscConfig+0x26>
 8002548:	68a3      	ldr	r3, [r4, #8]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d000      	beq.n	8002550 <HAL_RCC_OscConfig+0x230>
 800254e:	e6fa      	b.n	8002346 <HAL_RCC_OscConfig+0x26>
 8002550:	e70f      	b.n	8002372 <HAL_RCC_OscConfig+0x52>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002552:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002554:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002558:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 800255a:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800255c:	4213      	tst	r3, r2
 800255e:	d108      	bne.n	8002572 <HAL_RCC_OscConfig+0x252>
        __HAL_RCC_PWR_CLK_ENABLE();
 8002560:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8002562:	4313      	orrs	r3, r2
 8002564:	63eb      	str	r3, [r5, #60]	; 0x3c
 8002566:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8002568:	4013      	ands	r3, r2
 800256a:	9303      	str	r3, [sp, #12]
 800256c:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 800256e:	2301      	movs	r3, #1
 8002570:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002572:	2780      	movs	r7, #128	; 0x80
 8002574:	4e31      	ldr	r6, [pc, #196]	; (800263c <HAL_RCC_OscConfig+0x31c>)
 8002576:	007f      	lsls	r7, r7, #1
 8002578:	6833      	ldr	r3, [r6, #0]
 800257a:	423b      	tst	r3, r7
 800257c:	d015      	beq.n	80025aa <HAL_RCC_OscConfig+0x28a>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800257e:	68a3      	ldr	r3, [r4, #8]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d122      	bne.n	80025ca <HAL_RCC_OscConfig+0x2aa>
 8002584:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8002586:	4313      	orrs	r3, r2
 8002588:	65eb      	str	r3, [r5, #92]	; 0x5c
        tickstart = HAL_GetTick();
 800258a:	f7ff f8e3 	bl	8001754 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800258e:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8002590:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002592:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8002594:	423b      	tst	r3, r7
 8002596:	d038      	beq.n	800260a <HAL_RCC_OscConfig+0x2ea>
      if (pwrclkchanged == SET)
 8002598:	9b00      	ldr	r3, [sp, #0]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d000      	beq.n	80025a0 <HAL_RCC_OscConfig+0x280>
 800259e:	e6d2      	b.n	8002346 <HAL_RCC_OscConfig+0x26>
        __HAL_RCC_PWR_CLK_DISABLE();
 80025a0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80025a2:	4a27      	ldr	r2, [pc, #156]	; (8002640 <HAL_RCC_OscConfig+0x320>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	63eb      	str	r3, [r5, #60]	; 0x3c
 80025a8:	e6cd      	b.n	8002346 <HAL_RCC_OscConfig+0x26>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025aa:	6833      	ldr	r3, [r6, #0]
 80025ac:	433b      	orrs	r3, r7
 80025ae:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80025b0:	f7ff f8d0 	bl	8001754 <HAL_GetTick>
 80025b4:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025b6:	6833      	ldr	r3, [r6, #0]
 80025b8:	423b      	tst	r3, r7
 80025ba:	d1e0      	bne.n	800257e <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025bc:	f7ff f8ca 	bl	8001754 <HAL_GetTick>
 80025c0:	9b01      	ldr	r3, [sp, #4]
 80025c2:	1ac0      	subs	r0, r0, r3
 80025c4:	2802      	cmp	r0, #2
 80025c6:	d9f6      	bls.n	80025b6 <HAL_RCC_OscConfig+0x296>
 80025c8:	e6ec      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025ca:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80025cc:	2b05      	cmp	r3, #5
 80025ce:	d105      	bne.n	80025dc <HAL_RCC_OscConfig+0x2bc>
 80025d0:	3b01      	subs	r3, #1
 80025d2:	4313      	orrs	r3, r2
 80025d4:	65eb      	str	r3, [r5, #92]	; 0x5c
 80025d6:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80025d8:	2301      	movs	r3, #1
 80025da:	e7d4      	b.n	8002586 <HAL_RCC_OscConfig+0x266>
 80025dc:	2101      	movs	r1, #1
 80025de:	438a      	bics	r2, r1
 80025e0:	65ea      	str	r2, [r5, #92]	; 0x5c
 80025e2:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80025e4:	3103      	adds	r1, #3
 80025e6:	438a      	bics	r2, r1
 80025e8:	65ea      	str	r2, [r5, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1cd      	bne.n	800258a <HAL_RCC_OscConfig+0x26a>
        tickstart = HAL_GetTick();
 80025ee:	f7ff f8b1 	bl	8001754 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025f2:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 80025f4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025f6:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80025f8:	423b      	tst	r3, r7
 80025fa:	d0cd      	beq.n	8002598 <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fc:	f7ff f8aa 	bl	8001754 <HAL_GetTick>
 8002600:	4b10      	ldr	r3, [pc, #64]	; (8002644 <HAL_RCC_OscConfig+0x324>)
 8002602:	1b80      	subs	r0, r0, r6
 8002604:	4298      	cmp	r0, r3
 8002606:	d9f6      	bls.n	80025f6 <HAL_RCC_OscConfig+0x2d6>
 8002608:	e6cc      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800260a:	f7ff f8a3 	bl	8001754 <HAL_GetTick>
 800260e:	4b0d      	ldr	r3, [pc, #52]	; (8002644 <HAL_RCC_OscConfig+0x324>)
 8002610:	1b80      	subs	r0, r0, r6
 8002612:	4298      	cmp	r0, r3
 8002614:	d9bd      	bls.n	8002592 <HAL_RCC_OscConfig+0x272>
 8002616:	e6c5      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
 8002618:	40021000 	.word	0x40021000
 800261c:	fffeffff 	.word	0xfffeffff
 8002620:	fffbffff 	.word	0xfffbffff
 8002624:	ffff80ff 	.word	0xffff80ff
 8002628:	ffffc7ff 	.word	0xffffc7ff
 800262c:	00f42400 	.word	0x00f42400
 8002630:	20000000 	.word	0x20000000
 8002634:	20000008 	.word	0x20000008
 8002638:	fffffeff 	.word	0xfffffeff
 800263c:	40007000 	.word	0x40007000
 8002640:	efffffff 	.word	0xefffffff
 8002644:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002648:	2038      	movs	r0, #56	; 0x38
 800264a:	4b3e      	ldr	r3, [pc, #248]	; (8002744 <HAL_RCC_OscConfig+0x424>)
 800264c:	6899      	ldr	r1, [r3, #8]
 800264e:	001d      	movs	r5, r3
 8002650:	4001      	ands	r1, r0
 8002652:	2910      	cmp	r1, #16
 8002654:	d050      	beq.n	80026f8 <HAL_RCC_OscConfig+0x3d8>
        __HAL_RCC_PLL_DISABLE();
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	493b      	ldr	r1, [pc, #236]	; (8002748 <HAL_RCC_OscConfig+0x428>)
 800265a:	400b      	ands	r3, r1
 800265c:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800265e:	2a02      	cmp	r2, #2
 8002660:	d135      	bne.n	80026ce <HAL_RCC_OscConfig+0x3ae>
        tickstart = HAL_GetTick();
 8002662:	f7ff f877 	bl	8001754 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002666:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8002668:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800266a:	04bf      	lsls	r7, r7, #18
 800266c:	682b      	ldr	r3, [r5, #0]
 800266e:	423b      	tst	r3, r7
 8002670:	d127      	bne.n	80026c2 <HAL_RCC_OscConfig+0x3a2>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002672:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002674:	6a23      	ldr	r3, [r4, #32]
 8002676:	68ea      	ldr	r2, [r5, #12]
 8002678:	430b      	orrs	r3, r1
 800267a:	4934      	ldr	r1, [pc, #208]	; (800274c <HAL_RCC_OscConfig+0x42c>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800267c:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800267e:	400a      	ands	r2, r1
 8002680:	4313      	orrs	r3, r2
 8002682:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002684:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002686:	4313      	orrs	r3, r2
 8002688:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800268a:	4313      	orrs	r3, r2
 800268c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800268e:	0212      	lsls	r2, r2, #8
 8002690:	4313      	orrs	r3, r2
 8002692:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8002694:	2380      	movs	r3, #128	; 0x80
 8002696:	682a      	ldr	r2, [r5, #0]
 8002698:	045b      	lsls	r3, r3, #17
 800269a:	4313      	orrs	r3, r2
 800269c:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800269e:	2380      	movs	r3, #128	; 0x80
 80026a0:	68ea      	ldr	r2, [r5, #12]
 80026a2:	055b      	lsls	r3, r3, #21
 80026a4:	4313      	orrs	r3, r2
 80026a6:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 80026a8:	f7ff f854 	bl	8001754 <HAL_GetTick>
 80026ac:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ae:	682b      	ldr	r3, [r5, #0]
 80026b0:	4233      	tst	r3, r6
 80026b2:	d000      	beq.n	80026b6 <HAL_RCC_OscConfig+0x396>
 80026b4:	e64b      	b.n	800234e <HAL_RCC_OscConfig+0x2e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b6:	f7ff f84d 	bl	8001754 <HAL_GetTick>
 80026ba:	1b00      	subs	r0, r0, r4
 80026bc:	2802      	cmp	r0, #2
 80026be:	d9f6      	bls.n	80026ae <HAL_RCC_OscConfig+0x38e>
 80026c0:	e670      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c2:	f7ff f847 	bl	8001754 <HAL_GetTick>
 80026c6:	1b80      	subs	r0, r0, r6
 80026c8:	2802      	cmp	r0, #2
 80026ca:	d9cf      	bls.n	800266c <HAL_RCC_OscConfig+0x34c>
 80026cc:	e66a      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80026ce:	f7ff f841 	bl	8001754 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026d2:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80026d4:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026d6:	04b6      	lsls	r6, r6, #18
 80026d8:	682b      	ldr	r3, [r5, #0]
 80026da:	0018      	movs	r0, r3
 80026dc:	4030      	ands	r0, r6
 80026de:	4233      	tst	r3, r6
 80026e0:	d104      	bne.n	80026ec <HAL_RCC_OscConfig+0x3cc>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80026e2:	68eb      	ldr	r3, [r5, #12]
 80026e4:	4a1a      	ldr	r2, [pc, #104]	; (8002750 <HAL_RCC_OscConfig+0x430>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	60eb      	str	r3, [r5, #12]
 80026ea:	e65c      	b.n	80023a6 <HAL_RCC_OscConfig+0x86>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ec:	f7ff f832 	bl	8001754 <HAL_GetTick>
 80026f0:	1b00      	subs	r0, r0, r4
 80026f2:	2802      	cmp	r0, #2
 80026f4:	d9f0      	bls.n	80026d8 <HAL_RCC_OscConfig+0x3b8>
 80026f6:	e655      	b.n	80023a4 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026f8:	2a01      	cmp	r2, #1
 80026fa:	d100      	bne.n	80026fe <HAL_RCC_OscConfig+0x3de>
 80026fc:	e639      	b.n	8002372 <HAL_RCC_OscConfig+0x52>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fe:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8002700:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002702:	6a21      	ldr	r1, [r4, #32]
 8002704:	401a      	ands	r2, r3
 8002706:	428a      	cmp	r2, r1
 8002708:	d000      	beq.n	800270c <HAL_RCC_OscConfig+0x3ec>
 800270a:	e632      	b.n	8002372 <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800270c:	2270      	movs	r2, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800270e:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002710:	401a      	ands	r2, r3
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002712:	428a      	cmp	r2, r1
 8002714:	d000      	beq.n	8002718 <HAL_RCC_OscConfig+0x3f8>
 8002716:	e62c      	b.n	8002372 <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002718:	21fe      	movs	r1, #254	; 0xfe
 800271a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800271c:	01c9      	lsls	r1, r1, #7
 800271e:	4019      	ands	r1, r3
 8002720:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002722:	4291      	cmp	r1, r2
 8002724:	d000      	beq.n	8002728 <HAL_RCC_OscConfig+0x408>
 8002726:	e624      	b.n	8002372 <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002728:	22f8      	movs	r2, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800272a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800272c:	0392      	lsls	r2, r2, #14
 800272e:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002730:	428a      	cmp	r2, r1
 8002732:	d000      	beq.n	8002736 <HAL_RCC_OscConfig+0x416>
 8002734:	e61d      	b.n	8002372 <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002736:	6b22      	ldr	r2, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002738:	0f5b      	lsrs	r3, r3, #29
 800273a:	075b      	lsls	r3, r3, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800273c:	4293      	cmp	r3, r2
 800273e:	d100      	bne.n	8002742 <HAL_RCC_OscConfig+0x422>
 8002740:	e605      	b.n	800234e <HAL_RCC_OscConfig+0x2e>
 8002742:	e616      	b.n	8002372 <HAL_RCC_OscConfig+0x52>
 8002744:	40021000 	.word	0x40021000
 8002748:	feffffff 	.word	0xfeffffff
 800274c:	1fc1808c 	.word	0x1fc1808c
 8002750:	effefffc 	.word	0xeffefffc

08002754 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002754:	2338      	movs	r3, #56	; 0x38
 8002756:	4a1e      	ldr	r2, [pc, #120]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 8002758:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800275a:	6891      	ldr	r1, [r2, #8]
 800275c:	0014      	movs	r4, r2
 800275e:	4219      	tst	r1, r3
 8002760:	d105      	bne.n	800276e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002762:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002764:	481b      	ldr	r0, [pc, #108]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002766:	049b      	lsls	r3, r3, #18
 8002768:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 800276a:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 800276c:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800276e:	6891      	ldr	r1, [r2, #8]
 8002770:	4019      	ands	r1, r3
 8002772:	2908      	cmp	r1, #8
 8002774:	d027      	beq.n	80027c6 <HAL_RCC_GetSysClockFreq+0x72>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002776:	6891      	ldr	r1, [r2, #8]
 8002778:	4019      	ands	r1, r3
 800277a:	2910      	cmp	r1, #16
 800277c:	d117      	bne.n	80027ae <HAL_RCC_GetSysClockFreq+0x5a>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800277e:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002780:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002782:	43db      	mvns	r3, r3
 8002784:	227f      	movs	r2, #127	; 0x7f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002786:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002788:	0649      	lsls	r1, r1, #25
 800278a:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800278c:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800278e:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002790:	4015      	ands	r5, r2
    switch (pllsource)
 8002792:	079b      	lsls	r3, r3, #30
 8002794:	d109      	bne.n	80027aa <HAL_RCC_GetSysClockFreq+0x56>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002796:	4810      	ldr	r0, [pc, #64]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002798:	f7fd fcc6 	bl	8000128 <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800279c:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800279e:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80027a0:	0f49      	lsrs	r1, r1, #29
 80027a2:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 80027a4:	f7fd fcc0 	bl	8000128 <__udivsi3>
  return sysclockfreq;
 80027a8:	e7e0      	b.n	800276c <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80027aa:	480a      	ldr	r0, [pc, #40]	; (80027d4 <HAL_RCC_GetSysClockFreq+0x80>)
 80027ac:	e7f4      	b.n	8002798 <HAL_RCC_GetSysClockFreq+0x44>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80027ae:	6891      	ldr	r1, [r2, #8]
 80027b0:	4019      	ands	r1, r3
 80027b2:	2920      	cmp	r1, #32
 80027b4:	d009      	beq.n	80027ca <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80027b6:	6892      	ldr	r2, [r2, #8]
    sysclockfreq = 0U;
 80027b8:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80027ba:	4013      	ands	r3, r2
 80027bc:	2b18      	cmp	r3, #24
 80027be:	d1d5      	bne.n	800276c <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 80027c0:	20fa      	movs	r0, #250	; 0xfa
 80027c2:	01c0      	lsls	r0, r0, #7
  return sysclockfreq;
 80027c4:	e7d2      	b.n	800276c <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 80027c6:	4804      	ldr	r0, [pc, #16]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x84>)
 80027c8:	e7d0      	b.n	800276c <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 80027ca:	2080      	movs	r0, #128	; 0x80
 80027cc:	0200      	lsls	r0, r0, #8
 80027ce:	e7cd      	b.n	800276c <HAL_RCC_GetSysClockFreq+0x18>
 80027d0:	40021000 	.word	0x40021000
 80027d4:	00f42400 	.word	0x00f42400
 80027d8:	02dc6c00 	.word	0x02dc6c00

080027dc <HAL_RCC_ClockConfig>:
{
 80027dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80027de:	0005      	movs	r5, r0
 80027e0:	000e      	movs	r6, r1
  if (RCC_ClkInitStruct == NULL)
 80027e2:	2800      	cmp	r0, #0
 80027e4:	d101      	bne.n	80027ea <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80027e6:	2001      	movs	r0, #1
}
 80027e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027ea:	2707      	movs	r7, #7
 80027ec:	4c4a      	ldr	r4, [pc, #296]	; (8002918 <HAL_RCC_ClockConfig+0x13c>)
 80027ee:	6823      	ldr	r3, [r4, #0]
 80027f0:	403b      	ands	r3, r7
 80027f2:	428b      	cmp	r3, r1
 80027f4:	d32a      	bcc.n	800284c <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f6:	6829      	ldr	r1, [r5, #0]
 80027f8:	078b      	lsls	r3, r1, #30
 80027fa:	d43b      	bmi.n	8002874 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027fc:	07cb      	lsls	r3, r1, #31
 80027fe:	d448      	bmi.n	8002892 <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002800:	2707      	movs	r7, #7
 8002802:	6823      	ldr	r3, [r4, #0]
 8002804:	403b      	ands	r3, r7
 8002806:	42b3      	cmp	r3, r6
 8002808:	d90a      	bls.n	8002820 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800280a:	6823      	ldr	r3, [r4, #0]
 800280c:	43bb      	bics	r3, r7
 800280e:	4333      	orrs	r3, r6
 8002810:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002812:	f7fe ff9f 	bl	8001754 <HAL_GetTick>
 8002816:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002818:	6823      	ldr	r3, [r4, #0]
 800281a:	403b      	ands	r3, r7
 800281c:	42b3      	cmp	r3, r6
 800281e:	d16b      	bne.n	80028f8 <HAL_RCC_ClockConfig+0x11c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002820:	682b      	ldr	r3, [r5, #0]
 8002822:	4c3e      	ldr	r4, [pc, #248]	; (800291c <HAL_RCC_ClockConfig+0x140>)
 8002824:	075b      	lsls	r3, r3, #29
 8002826:	d46f      	bmi.n	8002908 <HAL_RCC_ClockConfig+0x12c>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002828:	f7ff ff94 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 800282c:	68a3      	ldr	r3, [r4, #8]
 800282e:	4a3c      	ldr	r2, [pc, #240]	; (8002920 <HAL_RCC_ClockConfig+0x144>)
 8002830:	051b      	lsls	r3, r3, #20
 8002832:	0f1b      	lsrs	r3, r3, #28
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	589b      	ldr	r3, [r3, r2]
 8002838:	221f      	movs	r2, #31
 800283a:	4013      	ands	r3, r2
 800283c:	40d8      	lsrs	r0, r3
 800283e:	4b39      	ldr	r3, [pc, #228]	; (8002924 <HAL_RCC_ClockConfig+0x148>)
 8002840:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8002842:	4b39      	ldr	r3, [pc, #228]	; (8002928 <HAL_RCC_ClockConfig+0x14c>)
 8002844:	6818      	ldr	r0, [r3, #0]
 8002846:	f7fe ff3d 	bl	80016c4 <HAL_InitTick>
 800284a:	e7cd      	b.n	80027e8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284c:	6823      	ldr	r3, [r4, #0]
 800284e:	43bb      	bics	r3, r7
 8002850:	430b      	orrs	r3, r1
 8002852:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002854:	f7fe ff7e 	bl	8001754 <HAL_GetTick>
 8002858:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800285a:	6823      	ldr	r3, [r4, #0]
 800285c:	403b      	ands	r3, r7
 800285e:	42b3      	cmp	r3, r6
 8002860:	d0c9      	beq.n	80027f6 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002862:	f7fe ff77 	bl	8001754 <HAL_GetTick>
 8002866:	9b01      	ldr	r3, [sp, #4]
 8002868:	1ac0      	subs	r0, r0, r3
 800286a:	4b30      	ldr	r3, [pc, #192]	; (800292c <HAL_RCC_ClockConfig+0x150>)
 800286c:	4298      	cmp	r0, r3
 800286e:	d9f4      	bls.n	800285a <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8002870:	2003      	movs	r0, #3
 8002872:	e7b9      	b.n	80027e8 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002874:	4a29      	ldr	r2, [pc, #164]	; (800291c <HAL_RCC_ClockConfig+0x140>)
 8002876:	074b      	lsls	r3, r1, #29
 8002878:	d504      	bpl.n	8002884 <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800287a:	23e0      	movs	r3, #224	; 0xe0
 800287c:	6890      	ldr	r0, [r2, #8]
 800287e:	01db      	lsls	r3, r3, #7
 8002880:	4303      	orrs	r3, r0
 8002882:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002884:	6893      	ldr	r3, [r2, #8]
 8002886:	482a      	ldr	r0, [pc, #168]	; (8002930 <HAL_RCC_ClockConfig+0x154>)
 8002888:	4003      	ands	r3, r0
 800288a:	68a8      	ldr	r0, [r5, #8]
 800288c:	4303      	orrs	r3, r0
 800288e:	6093      	str	r3, [r2, #8]
 8002890:	e7b4      	b.n	80027fc <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002892:	686a      	ldr	r2, [r5, #4]
 8002894:	4f21      	ldr	r7, [pc, #132]	; (800291c <HAL_RCC_ClockConfig+0x140>)
 8002896:	2a01      	cmp	r2, #1
 8002898:	d119      	bne.n	80028ce <HAL_RCC_ClockConfig+0xf2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	039b      	lsls	r3, r3, #14
 800289e:	d5a2      	bpl.n	80027e6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028a0:	2107      	movs	r1, #7
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	438b      	bics	r3, r1
 80028a6:	4313      	orrs	r3, r2
 80028a8:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 80028aa:	f7fe ff53 	bl	8001754 <HAL_GetTick>
 80028ae:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028b0:	2338      	movs	r3, #56	; 0x38
 80028b2:	68ba      	ldr	r2, [r7, #8]
 80028b4:	401a      	ands	r2, r3
 80028b6:	686b      	ldr	r3, [r5, #4]
 80028b8:	00db      	lsls	r3, r3, #3
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d0a0      	beq.n	8002800 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028be:	f7fe ff49 	bl	8001754 <HAL_GetTick>
 80028c2:	9b01      	ldr	r3, [sp, #4]
 80028c4:	1ac0      	subs	r0, r0, r3
 80028c6:	4b19      	ldr	r3, [pc, #100]	; (800292c <HAL_RCC_ClockConfig+0x150>)
 80028c8:	4298      	cmp	r0, r3
 80028ca:	d9f1      	bls.n	80028b0 <HAL_RCC_ClockConfig+0xd4>
 80028cc:	e7d0      	b.n	8002870 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028ce:	2a02      	cmp	r2, #2
 80028d0:	d103      	bne.n	80028da <HAL_RCC_ClockConfig+0xfe>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	019b      	lsls	r3, r3, #6
 80028d6:	d4e3      	bmi.n	80028a0 <HAL_RCC_ClockConfig+0xc4>
 80028d8:	e785      	b.n	80027e6 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80028da:	2a00      	cmp	r2, #0
 80028dc:	d103      	bne.n	80028e6 <HAL_RCC_ClockConfig+0x10a>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	055b      	lsls	r3, r3, #21
 80028e2:	d4dd      	bmi.n	80028a0 <HAL_RCC_ClockConfig+0xc4>
 80028e4:	e77f      	b.n	80027e6 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80028e6:	2302      	movs	r3, #2
 80028e8:	2a03      	cmp	r2, #3
 80028ea:	d103      	bne.n	80028f4 <HAL_RCC_ClockConfig+0x118>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028ec:	6e39      	ldr	r1, [r7, #96]	; 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ee:	4219      	tst	r1, r3
 80028f0:	d1d6      	bne.n	80028a0 <HAL_RCC_ClockConfig+0xc4>
 80028f2:	e778      	b.n	80027e6 <HAL_RCC_ClockConfig+0xa>
 80028f4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80028f6:	e7fa      	b.n	80028ee <HAL_RCC_ClockConfig+0x112>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028f8:	f7fe ff2c 	bl	8001754 <HAL_GetTick>
 80028fc:	9b01      	ldr	r3, [sp, #4]
 80028fe:	1ac0      	subs	r0, r0, r3
 8002900:	4b0a      	ldr	r3, [pc, #40]	; (800292c <HAL_RCC_ClockConfig+0x150>)
 8002902:	4298      	cmp	r0, r3
 8002904:	d988      	bls.n	8002818 <HAL_RCC_ClockConfig+0x3c>
 8002906:	e7b3      	b.n	8002870 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002908:	68a3      	ldr	r3, [r4, #8]
 800290a:	4a0a      	ldr	r2, [pc, #40]	; (8002934 <HAL_RCC_ClockConfig+0x158>)
 800290c:	4013      	ands	r3, r2
 800290e:	68ea      	ldr	r2, [r5, #12]
 8002910:	4313      	orrs	r3, r2
 8002912:	60a3      	str	r3, [r4, #8]
 8002914:	e788      	b.n	8002828 <HAL_RCC_ClockConfig+0x4c>
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	40022000 	.word	0x40022000
 800291c:	40021000 	.word	0x40021000
 8002920:	08003238 	.word	0x08003238
 8002924:	20000000 	.word	0x20000000
 8002928:	20000008 	.word	0x20000008
 800292c:	00001388 	.word	0x00001388
 8002930:	fffff0ff 	.word	0xfffff0ff
 8002934:	ffff8fff 	.word	0xffff8fff

08002938 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002938:	4b06      	ldr	r3, [pc, #24]	; (8002954 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800293a:	4a07      	ldr	r2, [pc, #28]	; (8002958 <HAL_RCC_GetPCLK1Freq+0x20>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	045b      	lsls	r3, r3, #17
 8002940:	0f5b      	lsrs	r3, r3, #29
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	589b      	ldr	r3, [r3, r2]
 8002946:	221f      	movs	r2, #31
 8002948:	4013      	ands	r3, r2
 800294a:	4a04      	ldr	r2, [pc, #16]	; (800295c <HAL_RCC_GetPCLK1Freq+0x24>)
 800294c:	6810      	ldr	r0, [r2, #0]
 800294e:	40d8      	lsrs	r0, r3
}
 8002950:	4770      	bx	lr
 8002952:	46c0      	nop			; (mov r8, r8)
 8002954:	40021000 	.word	0x40021000
 8002958:	08003278 	.word	0x08003278
 800295c:	20000000 	.word	0x20000000

08002960 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002962:	0005      	movs	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002964:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002966:	2000      	movs	r0, #0
{
 8002968:	b085      	sub	sp, #20
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800296a:	039b      	lsls	r3, r3, #14
 800296c:	d53b      	bpl.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x86>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800296e:	2280      	movs	r2, #128	; 0x80
 8002970:	4c4d      	ldr	r4, [pc, #308]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002972:	0552      	lsls	r2, r2, #21
 8002974:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8002976:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002978:	4213      	tst	r3, r2
 800297a:	d108      	bne.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800297c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800297e:	4313      	orrs	r3, r2
 8002980:	63e3      	str	r3, [r4, #60]	; 0x3c
 8002982:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002984:	4013      	ands	r3, r2
 8002986:	9303      	str	r3, [sp, #12]
 8002988:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800298a:	2301      	movs	r3, #1
 800298c:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800298e:	2780      	movs	r7, #128	; 0x80
 8002990:	4e46      	ldr	r6, [pc, #280]	; (8002aac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002992:	007f      	lsls	r7, r7, #1
 8002994:	6833      	ldr	r3, [r6, #0]
 8002996:	433b      	orrs	r3, r7
 8002998:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800299a:	f7fe fedb 	bl	8001754 <HAL_GetTick>
 800299e:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029a0:	6833      	ldr	r3, [r6, #0]
 80029a2:	423b      	tst	r3, r7
 80029a4:	d011      	beq.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x6a>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80029a6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80029a8:	23c0      	movs	r3, #192	; 0xc0
 80029aa:	0011      	movs	r1, r2
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	4e40      	ldr	r6, [pc, #256]	; (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80029b0:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80029b2:	421a      	tst	r2, r3
 80029b4:	d002      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80029b6:	69ab      	ldr	r3, [r5, #24]
 80029b8:	4299      	cmp	r1, r3
 80029ba:	d156      	bne.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x10a>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029bc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029be:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029c0:	401e      	ands	r6, r3
 80029c2:	69ab      	ldr	r3, [r5, #24]
 80029c4:	431e      	orrs	r6, r3
 80029c6:	65e6      	str	r6, [r4, #92]	; 0x5c
 80029c8:	e006      	b.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ca:	f7fe fec3 	bl	8001754 <HAL_GetTick>
 80029ce:	9b01      	ldr	r3, [sp, #4]
 80029d0:	1ac0      	subs	r0, r0, r3
 80029d2:	2802      	cmp	r0, #2
 80029d4:	d9e4      	bls.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x40>
        ret = HAL_TIMEOUT;
 80029d6:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029d8:	9b00      	ldr	r3, [sp, #0]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d103      	bne.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80029e0:	4a34      	ldr	r2, [pc, #208]	; (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80029e2:	4013      	ands	r3, r2
 80029e4:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029e6:	682a      	ldr	r2, [r5, #0]
 80029e8:	07d3      	lsls	r3, r2, #31
 80029ea:	d506      	bpl.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029ec:	2403      	movs	r4, #3
 80029ee:	492e      	ldr	r1, [pc, #184]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80029f0:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80029f2:	43a3      	bics	r3, r4
 80029f4:	686c      	ldr	r4, [r5, #4]
 80029f6:	4323      	orrs	r3, r4
 80029f8:	654b      	str	r3, [r1, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029fa:	0793      	lsls	r3, r2, #30
 80029fc:	d506      	bpl.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029fe:	240c      	movs	r4, #12
 8002a00:	4929      	ldr	r1, [pc, #164]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002a02:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8002a04:	43a3      	bics	r3, r4
 8002a06:	68ac      	ldr	r4, [r5, #8]
 8002a08:	4323      	orrs	r3, r4
 8002a0a:	654b      	str	r3, [r1, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a0c:	0693      	lsls	r3, r2, #26
 8002a0e:	d506      	bpl.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a10:	4925      	ldr	r1, [pc, #148]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002a12:	4c29      	ldr	r4, [pc, #164]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8002a14:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8002a16:	4023      	ands	r3, r4
 8002a18:	68ec      	ldr	r4, [r5, #12]
 8002a1a:	4323      	orrs	r3, r4
 8002a1c:	654b      	str	r3, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a1e:	0453      	lsls	r3, r2, #17
 8002a20:	d50f      	bpl.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a22:	4921      	ldr	r1, [pc, #132]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002a24:	696c      	ldr	r4, [r5, #20]
 8002a26:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	089b      	lsrs	r3, r3, #2
 8002a2c:	4323      	orrs	r3, r4
 8002a2e:	654b      	str	r3, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002a30:	2380      	movs	r3, #128	; 0x80
 8002a32:	05db      	lsls	r3, r3, #23
 8002a34:	429c      	cmp	r4, r3
 8002a36:	d104      	bne.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002a38:	2380      	movs	r3, #128	; 0x80
 8002a3a:	68cc      	ldr	r4, [r1, #12]
 8002a3c:	025b      	lsls	r3, r3, #9
 8002a3e:	4323      	orrs	r3, r4
 8002a40:	60cb      	str	r3, [r1, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002a42:	0513      	lsls	r3, r2, #20
 8002a44:	d50f      	bpl.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002a46:	4a18      	ldr	r2, [pc, #96]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002a48:	4c1c      	ldr	r4, [pc, #112]	; (8002abc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002a4a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002a4c:	6929      	ldr	r1, [r5, #16]
 8002a4e:	4023      	ands	r3, r4
 8002a50:	430b      	orrs	r3, r1
 8002a52:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	01db      	lsls	r3, r3, #7
 8002a58:	4299      	cmp	r1, r3
 8002a5a:	d104      	bne.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002a5c:	2380      	movs	r3, #128	; 0x80
 8002a5e:	68d1      	ldr	r1, [r2, #12]
 8002a60:	025b      	lsls	r3, r3, #9
 8002a62:	430b      	orrs	r3, r1
 8002a64:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8002a66:	b005      	add	sp, #20
 8002a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a6a:	2380      	movs	r3, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a6c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a6e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a70:	0011      	movs	r1, r2
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a72:	025b      	lsls	r3, r3, #9
 8002a74:	4303      	orrs	r3, r0
 8002a76:	65e3      	str	r3, [r4, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a78:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002a7a:	4811      	ldr	r0, [pc, #68]	; (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a7c:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a7e:	4003      	ands	r3, r0
 8002a80:	65e3      	str	r3, [r4, #92]	; 0x5c
        RCC->BDCR = tmpregister;
 8002a82:	65e1      	str	r1, [r4, #92]	; 0x5c
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a84:	07d3      	lsls	r3, r2, #31
 8002a86:	d599      	bpl.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x5c>
        tickstart = HAL_GetTick();
 8002a88:	f7fe fe64 	bl	8001754 <HAL_GetTick>
 8002a8c:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a8e:	2202      	movs	r2, #2
 8002a90:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002a92:	4213      	tst	r3, r2
 8002a94:	d000      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x138>
 8002a96:	e791      	b.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x5c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a98:	f7fe fe5c 	bl	8001754 <HAL_GetTick>
 8002a9c:	4b09      	ldr	r3, [pc, #36]	; (8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a9e:	1bc0      	subs	r0, r0, r7
 8002aa0:	4298      	cmp	r0, r3
 8002aa2:	d9f4      	bls.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8002aa4:	e797      	b.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	40007000 	.word	0x40007000
 8002ab0:	fffffcff 	.word	0xfffffcff
 8002ab4:	efffffff 	.word	0xefffffff
 8002ab8:	ffffcfff 	.word	0xffffcfff
 8002abc:	ffff3fff 	.word	0xffff3fff
 8002ac0:	fffeffff 	.word	0xfffeffff
 8002ac4:	00001388 	.word	0x00001388

08002ac8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ac8:	4a1c      	ldr	r2, [pc, #112]	; (8002b3c <TIM_Base_SetConfig+0x74>)
{
 8002aca:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8002acc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ace:	4290      	cmp	r0, r2
 8002ad0:	d002      	beq.n	8002ad8 <TIM_Base_SetConfig+0x10>
 8002ad2:	4c1b      	ldr	r4, [pc, #108]	; (8002b40 <TIM_Base_SetConfig+0x78>)
 8002ad4:	42a0      	cmp	r0, r4
 8002ad6:	d108      	bne.n	8002aea <TIM_Base_SetConfig+0x22>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ad8:	2470      	movs	r4, #112	; 0x70
 8002ada:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8002adc:	684c      	ldr	r4, [r1, #4]
 8002ade:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ae0:	4290      	cmp	r0, r2
 8002ae2:	d00e      	beq.n	8002b02 <TIM_Base_SetConfig+0x3a>
 8002ae4:	4c16      	ldr	r4, [pc, #88]	; (8002b40 <TIM_Base_SetConfig+0x78>)
 8002ae6:	42a0      	cmp	r0, r4
 8002ae8:	d00b      	beq.n	8002b02 <TIM_Base_SetConfig+0x3a>
 8002aea:	4c16      	ldr	r4, [pc, #88]	; (8002b44 <TIM_Base_SetConfig+0x7c>)
 8002aec:	42a0      	cmp	r0, r4
 8002aee:	d008      	beq.n	8002b02 <TIM_Base_SetConfig+0x3a>
 8002af0:	4c15      	ldr	r4, [pc, #84]	; (8002b48 <TIM_Base_SetConfig+0x80>)
 8002af2:	42a0      	cmp	r0, r4
 8002af4:	d005      	beq.n	8002b02 <TIM_Base_SetConfig+0x3a>
 8002af6:	4c15      	ldr	r4, [pc, #84]	; (8002b4c <TIM_Base_SetConfig+0x84>)
 8002af8:	42a0      	cmp	r0, r4
 8002afa:	d002      	beq.n	8002b02 <TIM_Base_SetConfig+0x3a>
 8002afc:	4c14      	ldr	r4, [pc, #80]	; (8002b50 <TIM_Base_SetConfig+0x88>)
 8002afe:	42a0      	cmp	r0, r4
 8002b00:	d103      	bne.n	8002b0a <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b02:	4c14      	ldr	r4, [pc, #80]	; (8002b54 <TIM_Base_SetConfig+0x8c>)
 8002b04:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b06:	68cc      	ldr	r4, [r1, #12]
 8002b08:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b0a:	2480      	movs	r4, #128	; 0x80
 8002b0c:	43a3      	bics	r3, r4
 8002b0e:	694c      	ldr	r4, [r1, #20]
 8002b10:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8002b12:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b14:	688b      	ldr	r3, [r1, #8]
 8002b16:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b18:	680b      	ldr	r3, [r1, #0]
 8002b1a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b1c:	4290      	cmp	r0, r2
 8002b1e:	d008      	beq.n	8002b32 <TIM_Base_SetConfig+0x6a>
 8002b20:	4b09      	ldr	r3, [pc, #36]	; (8002b48 <TIM_Base_SetConfig+0x80>)
 8002b22:	4298      	cmp	r0, r3
 8002b24:	d005      	beq.n	8002b32 <TIM_Base_SetConfig+0x6a>
 8002b26:	4b09      	ldr	r3, [pc, #36]	; (8002b4c <TIM_Base_SetConfig+0x84>)
 8002b28:	4298      	cmp	r0, r3
 8002b2a:	d002      	beq.n	8002b32 <TIM_Base_SetConfig+0x6a>
 8002b2c:	4b08      	ldr	r3, [pc, #32]	; (8002b50 <TIM_Base_SetConfig+0x88>)
 8002b2e:	4298      	cmp	r0, r3
 8002b30:	d101      	bne.n	8002b36 <TIM_Base_SetConfig+0x6e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b32:	690b      	ldr	r3, [r1, #16]
 8002b34:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b36:	2301      	movs	r3, #1
 8002b38:	6143      	str	r3, [r0, #20]
}
 8002b3a:	bd10      	pop	{r4, pc}
 8002b3c:	40012c00 	.word	0x40012c00
 8002b40:	40000400 	.word	0x40000400
 8002b44:	40002000 	.word	0x40002000
 8002b48:	40014000 	.word	0x40014000
 8002b4c:	40014400 	.word	0x40014400
 8002b50:	40014800 	.word	0x40014800
 8002b54:	fffffcff 	.word	0xfffffcff

08002b58 <HAL_TIM_Encoder_Init>:
{
 8002b58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b5a:	0004      	movs	r4, r0
 8002b5c:	000e      	movs	r6, r1
    return HAL_ERROR;
 8002b5e:	2001      	movs	r0, #1
  if (htim == NULL)
 8002b60:	2c00      	cmp	r4, #0
 8002b62:	d048      	beq.n	8002bf6 <HAL_TIM_Encoder_Init+0x9e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002b64:	0025      	movs	r5, r4
 8002b66:	353d      	adds	r5, #61	; 0x3d
 8002b68:	782b      	ldrb	r3, [r5, #0]
 8002b6a:	b2da      	uxtb	r2, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d105      	bne.n	8002b7c <HAL_TIM_Encoder_Init+0x24>
    htim->Lock = HAL_UNLOCKED;
 8002b70:	0023      	movs	r3, r4
 8002b72:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8002b74:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8002b76:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Encoder_MspInit(htim);
 8002b78:	f7fd ff7c 	bl	8000a74 <HAL_TIM_Encoder_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002b7c:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002b7e:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8002b80:	702b      	strb	r3, [r5, #0]
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002b82:	c901      	ldmia	r1!, {r0}
 8002b84:	4a1c      	ldr	r2, [pc, #112]	; (8002bf8 <HAL_TIM_Encoder_Init+0xa0>)
 8002b86:	6883      	ldr	r3, [r0, #8]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b8c:	f7ff ff9c 	bl	8002ac8 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002b90:	6822      	ldr	r2, [r4, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8002b92:	6833      	ldr	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002b94:	6891      	ldr	r1, [r2, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002b96:	6997      	ldr	r7, [r2, #24]
  tmpsmcr |= sConfig->EncoderMode;
 8002b98:	4319      	orrs	r1, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002b9a:	4b18      	ldr	r3, [pc, #96]	; (8002bfc <HAL_TIM_Encoder_Init+0xa4>)
  tmpsmcr |= sConfig->EncoderMode;
 8002b9c:	9101      	str	r1, [sp, #4]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002b9e:	401f      	ands	r7, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002ba0:	69b3      	ldr	r3, [r6, #24]
 8002ba2:	68b1      	ldr	r1, [r6, #8]
 8002ba4:	021b      	lsls	r3, r3, #8
 8002ba6:	430b      	orrs	r3, r1
 8002ba8:	433b      	orrs	r3, r7
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002baa:	4f15      	ldr	r7, [pc, #84]	; (8002c00 <HAL_TIM_Encoder_Init+0xa8>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002bac:	6931      	ldr	r1, [r6, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002bae:	401f      	ands	r7, r3
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002bb0:	69f3      	ldr	r3, [r6, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002bb2:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002bb4:	021b      	lsls	r3, r3, #8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002bb6:	430b      	orrs	r3, r1
 8002bb8:	68f1      	ldr	r1, [r6, #12]
  tmpccer = htim->Instance->CCER;
 8002bba:	6a10      	ldr	r0, [r2, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002bbc:	430b      	orrs	r3, r1
 8002bbe:	6a31      	ldr	r1, [r6, #32]
 8002bc0:	0309      	lsls	r1, r1, #12
 8002bc2:	430b      	orrs	r3, r1
 8002bc4:	433b      	orrs	r3, r7
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002bc6:	27aa      	movs	r7, #170	; 0xaa
 8002bc8:	43b8      	bics	r0, r7
 8002bca:	0007      	movs	r7, r0
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002bcc:	6971      	ldr	r1, [r6, #20]
 8002bce:	6876      	ldr	r6, [r6, #4]
 8002bd0:	0108      	lsls	r0, r1, #4
 8002bd2:	4330      	orrs	r0, r6
  htim->Instance->SMCR = tmpsmcr;
 8002bd4:	9901      	ldr	r1, [sp, #4]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002bd6:	4338      	orrs	r0, r7
  htim->Instance->SMCR = tmpsmcr;
 8002bd8:	6091      	str	r1, [r2, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8002bda:	6193      	str	r3, [r2, #24]
  htim->Instance->CCER = tmpccer;
 8002bdc:	6210      	str	r0, [r2, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bde:	0022      	movs	r2, r4
 8002be0:	2301      	movs	r3, #1
  return HAL_OK;
 8002be2:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002be4:	3248      	adds	r2, #72	; 0x48
 8002be6:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002be8:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002bea:	3a0a      	subs	r2, #10
 8002bec:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002bee:	7053      	strb	r3, [r2, #1]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002bf0:	7193      	strb	r3, [r2, #6]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002bf2:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002bf4:	702b      	strb	r3, [r5, #0]
}
 8002bf6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002bf8:	fffebff8 	.word	0xfffebff8
 8002bfc:	fffffcfc 	.word	0xfffffcfc
 8002c00:	ffff0303 	.word	0xffff0303

08002c04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c04:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c06:	0004      	movs	r4, r0
 8002c08:	2202      	movs	r2, #2
 8002c0a:	343c      	adds	r4, #60	; 0x3c
 8002c0c:	7825      	ldrb	r5, [r4, #0]
{
 8002c0e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8002c10:	0010      	movs	r0, r2
 8002c12:	2d01      	cmp	r5, #1
 8002c14:	d022      	beq.n	8002c5c <HAL_TIMEx_MasterConfigSynchronization+0x58>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c16:	001d      	movs	r5, r3
 8002c18:	353d      	adds	r5, #61	; 0x3d
 8002c1a:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c1c:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002c1e:	4e10      	ldr	r6, [pc, #64]	; (8002c60 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
  tmpcr2 = htim->Instance->CR2;
 8002c20:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002c22:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002c24:	42b2      	cmp	r2, r6
 8002c26:	d103      	bne.n	8002c30 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002c28:	4f0e      	ldr	r7, [pc, #56]	; (8002c64 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8002c2a:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002c2c:	684f      	ldr	r7, [r1, #4]
 8002c2e:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c30:	2770      	movs	r7, #112	; 0x70
 8002c32:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c34:	680f      	ldr	r7, [r1, #0]
 8002c36:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c38:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c3a:	42b2      	cmp	r2, r6
 8002c3c:	d005      	beq.n	8002c4a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d002      	beq.n	8002c4a <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8002c44:	4b09      	ldr	r3, [pc, #36]	; (8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d104      	bne.n	8002c54 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c4a:	2380      	movs	r3, #128	; 0x80
 8002c4c:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c4e:	688b      	ldr	r3, [r1, #8]
 8002c50:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c52:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c54:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8002c56:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002c58:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8002c5a:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8002c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c5e:	46c0      	nop			; (mov r8, r8)
 8002c60:	40012c00 	.word	0x40012c00
 8002c64:	ff0fffff 	.word	0xff0fffff
 8002c68:	40000400 	.word	0x40000400
 8002c6c:	40014000 	.word	0x40014000

08002c70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c70:	b570      	push	{r4, r5, r6, lr}
 8002c72:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c74:	6925      	ldr	r5, [r4, #16]
 8002c76:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c78:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c7a:	4329      	orrs	r1, r5
 8002c7c:	6965      	ldr	r5, [r4, #20]
 8002c7e:	69c3      	ldr	r3, [r0, #28]
 8002c80:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c82:	6810      	ldr	r0, [r2, #0]
 8002c84:	4d4e      	ldr	r5, [pc, #312]	; (8002dc0 <UART_SetConfig+0x150>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c86:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c88:	4028      	ands	r0, r5
 8002c8a:	4301      	orrs	r1, r0
 8002c8c:	6011      	str	r1, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c8e:	6851      	ldr	r1, [r2, #4]
 8002c90:	484c      	ldr	r0, [pc, #304]	; (8002dc4 <UART_SetConfig+0x154>)
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002c92:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c94:	4001      	ands	r1, r0
 8002c96:	68e0      	ldr	r0, [r4, #12]
 8002c98:	4301      	orrs	r1, r0
 8002c9a:	6051      	str	r1, [r2, #4]
    tmpreg |= huart->Init.OneBitSampling;
 8002c9c:	69a1      	ldr	r1, [r4, #24]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c9e:	6890      	ldr	r0, [r2, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8002ca0:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ca2:	4d49      	ldr	r5, [pc, #292]	; (8002dc8 <UART_SetConfig+0x158>)
 8002ca4:	4028      	ands	r0, r5
 8002ca6:	4301      	orrs	r1, r0

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002ca8:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002caa:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002cac:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002cae:	4381      	bics	r1, r0
 8002cb0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002cb2:	4301      	orrs	r1, r0
 8002cb4:	62d1      	str	r1, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cb6:	4945      	ldr	r1, [pc, #276]	; (8002dcc <UART_SetConfig+0x15c>)
 8002cb8:	428a      	cmp	r2, r1
 8002cba:	d117      	bne.n	8002cec <UART_SetConfig+0x7c>
 8002cbc:	2103      	movs	r1, #3
 8002cbe:	4a44      	ldr	r2, [pc, #272]	; (8002dd0 <UART_SetConfig+0x160>)
 8002cc0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002cc2:	400a      	ands	r2, r1
 8002cc4:	3a01      	subs	r2, #1
 8002cc6:	4943      	ldr	r1, [pc, #268]	; (8002dd4 <UART_SetConfig+0x164>)
 8002cc8:	2a02      	cmp	r2, #2
 8002cca:	d917      	bls.n	8002cfc <UART_SetConfig+0x8c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ccc:	2280      	movs	r2, #128	; 0x80
 8002cce:	0212      	lsls	r2, r2, #8
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d000      	beq.n	8002cd6 <UART_SetConfig+0x66>
 8002cd4:	e068      	b.n	8002da8 <UART_SetConfig+0x138>
  {
    switch (clocksource)
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cd6:	f7ff fe2f 	bl	8002938 <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cda:	1e03      	subs	r3, r0, #0
        ret = HAL_ERROR;
        break;
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002cdc:	d128      	bne.n	8002d30 <UART_SetConfig+0xc0>
 8002cde:	2000      	movs	r0, #0
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
 8002ce0:	4b3d      	ldr	r3, [pc, #244]	; (8002dd8 <UART_SetConfig+0x168>)
 8002ce2:	66a3      	str	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 8002ce8:	6763      	str	r3, [r4, #116]	; 0x74

  return ret;
}
 8002cea:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cec:	493b      	ldr	r1, [pc, #236]	; (8002ddc <UART_SetConfig+0x16c>)
 8002cee:	428a      	cmp	r2, r1
 8002cf0:	d112      	bne.n	8002d18 <UART_SetConfig+0xa8>
 8002cf2:	210c      	movs	r1, #12
 8002cf4:	4a36      	ldr	r2, [pc, #216]	; (8002dd0 <UART_SetConfig+0x160>)
 8002cf6:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002cf8:	400a      	ands	r2, r1
 8002cfa:	4939      	ldr	r1, [pc, #228]	; (8002de0 <UART_SetConfig+0x170>)
 8002cfc:	5c88      	ldrb	r0, [r1, r2]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cfe:	2280      	movs	r2, #128	; 0x80
 8002d00:	0212      	lsls	r2, r2, #8
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d131      	bne.n	8002d6a <UART_SetConfig+0xfa>
    switch (clocksource)
 8002d06:	2808      	cmp	r0, #8
 8002d08:	d80c      	bhi.n	8002d24 <UART_SetConfig+0xb4>
 8002d0a:	f7fd f9f9 	bl	8000100 <__gnu_thumb1_case_sqi>
 8002d0e:	0be4      	.short	0x0be4
 8002d10:	0b0d0b10 	.word	0x0b0d0b10
 8002d14:	0b0b      	.short	0x0b0b
 8002d16:	11          	.byte	0x11
 8002d17:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d18:	4932      	ldr	r1, [pc, #200]	; (8002de4 <UART_SetConfig+0x174>)
 8002d1a:	428a      	cmp	r2, r1
 8002d1c:	d0d6      	beq.n	8002ccc <UART_SetConfig+0x5c>
 8002d1e:	4932      	ldr	r1, [pc, #200]	; (8002de8 <UART_SetConfig+0x178>)
 8002d20:	428a      	cmp	r2, r1
 8002d22:	d0d3      	beq.n	8002ccc <UART_SetConfig+0x5c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d24:	2001      	movs	r0, #1
 8002d26:	e7db      	b.n	8002ce0 <UART_SetConfig+0x70>
        pclk = HAL_RCC_GetSysClockFreq();
 8002d28:	f7ff fd14 	bl	8002754 <HAL_RCC_GetSysClockFreq>
 8002d2c:	e7d5      	b.n	8002cda <UART_SetConfig+0x6a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d2e:	4b2f      	ldr	r3, [pc, #188]	; (8002dec <UART_SetConfig+0x17c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d30:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002d32:	492f      	ldr	r1, [pc, #188]	; (8002df0 <UART_SetConfig+0x180>)
 8002d34:	0052      	lsls	r2, r2, #1
 8002d36:	5a51      	ldrh	r1, [r2, r1]
 8002d38:	0018      	movs	r0, r3
 8002d3a:	f7fd f9f5 	bl	8000128 <__udivsi3>
 8002d3e:	6865      	ldr	r5, [r4, #4]
 8002d40:	0040      	lsls	r0, r0, #1
 8002d42:	086b      	lsrs	r3, r5, #1
 8002d44:	18c0      	adds	r0, r0, r3
 8002d46:	0029      	movs	r1, r5
 8002d48:	f7fd f9ee 	bl	8000128 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d4c:	0002      	movs	r2, r0
 8002d4e:	4b29      	ldr	r3, [pc, #164]	; (8002df4 <UART_SetConfig+0x184>)
 8002d50:	3a10      	subs	r2, #16
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d8e6      	bhi.n	8002d24 <UART_SetConfig+0xb4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d56:	230f      	movs	r3, #15
 8002d58:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d5a:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d5c:	439a      	bics	r2, r3
 8002d5e:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d60:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8002d62:	6822      	ldr	r2, [r4, #0]
 8002d64:	4318      	orrs	r0, r3
 8002d66:	60d0      	str	r0, [r2, #12]
 8002d68:	e7b9      	b.n	8002cde <UART_SetConfig+0x6e>
    switch (clocksource)
 8002d6a:	2808      	cmp	r0, #8
 8002d6c:	d8da      	bhi.n	8002d24 <UART_SetConfig+0xb4>
 8002d6e:	f7fd f9c7 	bl	8000100 <__gnu_thumb1_case_sqi>
 8002d72:	d91b      	.short	0xd91b
 8002d74:	d921d924 	.word	0xd921d924
 8002d78:	d9d9      	.short	0xd9d9
 8002d7a:	05          	.byte	0x05
 8002d7b:	00          	.byte	0x00
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d7c:	2080      	movs	r0, #128	; 0x80
 8002d7e:	0200      	lsls	r0, r0, #8
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d82:	4a1b      	ldr	r2, [pc, #108]	; (8002df0 <UART_SetConfig+0x180>)
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	5a99      	ldrh	r1, [r3, r2]
 8002d88:	f7fd f9ce 	bl	8000128 <__udivsi3>
 8002d8c:	6865      	ldr	r5, [r4, #4]
 8002d8e:	086b      	lsrs	r3, r5, #1
 8002d90:	18c0      	adds	r0, r0, r3
 8002d92:	0029      	movs	r1, r5
 8002d94:	f7fd f9c8 	bl	8000128 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d98:	0002      	movs	r2, r0
 8002d9a:	4b16      	ldr	r3, [pc, #88]	; (8002df4 <UART_SetConfig+0x184>)
 8002d9c:	3a10      	subs	r2, #16
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d8c0      	bhi.n	8002d24 <UART_SetConfig+0xb4>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002da2:	6823      	ldr	r3, [r4, #0]
 8002da4:	60d8      	str	r0, [r3, #12]
 8002da6:	e79a      	b.n	8002cde <UART_SetConfig+0x6e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002da8:	f7ff fdc6 	bl	8002938 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002dac:	2800      	cmp	r0, #0
 8002dae:	d100      	bne.n	8002db2 <UART_SetConfig+0x142>
 8002db0:	e795      	b.n	8002cde <UART_SetConfig+0x6e>
 8002db2:	e7e5      	b.n	8002d80 <UART_SetConfig+0x110>
        pclk = HAL_RCC_GetSysClockFreq();
 8002db4:	f7ff fcce 	bl	8002754 <HAL_RCC_GetSysClockFreq>
        break;
 8002db8:	e7f8      	b.n	8002dac <UART_SetConfig+0x13c>
        pclk = (uint32_t) HSI_VALUE;
 8002dba:	480c      	ldr	r0, [pc, #48]	; (8002dec <UART_SetConfig+0x17c>)
 8002dbc:	e7e0      	b.n	8002d80 <UART_SetConfig+0x110>
 8002dbe:	46c0      	nop			; (mov r8, r8)
 8002dc0:	cfff69f3 	.word	0xcfff69f3
 8002dc4:	ffffcfff 	.word	0xffffcfff
 8002dc8:	11fff4ff 	.word	0x11fff4ff
 8002dcc:	40013800 	.word	0x40013800
 8002dd0:	40021000 	.word	0x40021000
 8002dd4:	080036d8 	.word	0x080036d8
 8002dd8:	00010001 	.word	0x00010001
 8002ddc:	40004400 	.word	0x40004400
 8002de0:	080036db 	.word	0x080036db
 8002de4:	40004800 	.word	0x40004800
 8002de8:	40004c00 	.word	0x40004c00
 8002dec:	00f42400 	.word	0x00f42400
 8002df0:	080036e8 	.word	0x080036e8
 8002df4:	0000ffef 	.word	0x0000ffef

08002df8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002df8:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8002dfa:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002dfc:	07da      	lsls	r2, r3, #31
 8002dfe:	d506      	bpl.n	8002e0e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e00:	6801      	ldr	r1, [r0, #0]
 8002e02:	4c28      	ldr	r4, [pc, #160]	; (8002ea4 <UART_AdvFeatureConfig+0xac>)
 8002e04:	684a      	ldr	r2, [r1, #4]
 8002e06:	4022      	ands	r2, r4
 8002e08:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002e0a:	4322      	orrs	r2, r4
 8002e0c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e0e:	079a      	lsls	r2, r3, #30
 8002e10:	d506      	bpl.n	8002e20 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e12:	6801      	ldr	r1, [r0, #0]
 8002e14:	4c24      	ldr	r4, [pc, #144]	; (8002ea8 <UART_AdvFeatureConfig+0xb0>)
 8002e16:	684a      	ldr	r2, [r1, #4]
 8002e18:	4022      	ands	r2, r4
 8002e1a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002e1c:	4322      	orrs	r2, r4
 8002e1e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e20:	075a      	lsls	r2, r3, #29
 8002e22:	d506      	bpl.n	8002e32 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e24:	6801      	ldr	r1, [r0, #0]
 8002e26:	4c21      	ldr	r4, [pc, #132]	; (8002eac <UART_AdvFeatureConfig+0xb4>)
 8002e28:	684a      	ldr	r2, [r1, #4]
 8002e2a:	4022      	ands	r2, r4
 8002e2c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002e2e:	4322      	orrs	r2, r4
 8002e30:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e32:	071a      	lsls	r2, r3, #28
 8002e34:	d506      	bpl.n	8002e44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e36:	6801      	ldr	r1, [r0, #0]
 8002e38:	4c1d      	ldr	r4, [pc, #116]	; (8002eb0 <UART_AdvFeatureConfig+0xb8>)
 8002e3a:	684a      	ldr	r2, [r1, #4]
 8002e3c:	4022      	ands	r2, r4
 8002e3e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002e40:	4322      	orrs	r2, r4
 8002e42:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e44:	06da      	lsls	r2, r3, #27
 8002e46:	d506      	bpl.n	8002e56 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e48:	6801      	ldr	r1, [r0, #0]
 8002e4a:	4c1a      	ldr	r4, [pc, #104]	; (8002eb4 <UART_AdvFeatureConfig+0xbc>)
 8002e4c:	688a      	ldr	r2, [r1, #8]
 8002e4e:	4022      	ands	r2, r4
 8002e50:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002e52:	4322      	orrs	r2, r4
 8002e54:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e56:	069a      	lsls	r2, r3, #26
 8002e58:	d506      	bpl.n	8002e68 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e5a:	6801      	ldr	r1, [r0, #0]
 8002e5c:	4c16      	ldr	r4, [pc, #88]	; (8002eb8 <UART_AdvFeatureConfig+0xc0>)
 8002e5e:	688a      	ldr	r2, [r1, #8]
 8002e60:	4022      	ands	r2, r4
 8002e62:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002e64:	4322      	orrs	r2, r4
 8002e66:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e68:	065a      	lsls	r2, r3, #25
 8002e6a:	d510      	bpl.n	8002e8e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e6c:	6801      	ldr	r1, [r0, #0]
 8002e6e:	4d13      	ldr	r5, [pc, #76]	; (8002ebc <UART_AdvFeatureConfig+0xc4>)
 8002e70:	684a      	ldr	r2, [r1, #4]
 8002e72:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002e74:	402a      	ands	r2, r5
 8002e76:	4322      	orrs	r2, r4
 8002e78:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e7a:	2280      	movs	r2, #128	; 0x80
 8002e7c:	0352      	lsls	r2, r2, #13
 8002e7e:	4294      	cmp	r4, r2
 8002e80:	d105      	bne.n	8002e8e <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e82:	684a      	ldr	r2, [r1, #4]
 8002e84:	4c0e      	ldr	r4, [pc, #56]	; (8002ec0 <UART_AdvFeatureConfig+0xc8>)
 8002e86:	4022      	ands	r2, r4
 8002e88:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8002e8a:	4322      	orrs	r2, r4
 8002e8c:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e8e:	061b      	lsls	r3, r3, #24
 8002e90:	d506      	bpl.n	8002ea0 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e92:	6802      	ldr	r2, [r0, #0]
 8002e94:	490b      	ldr	r1, [pc, #44]	; (8002ec4 <UART_AdvFeatureConfig+0xcc>)
 8002e96:	6853      	ldr	r3, [r2, #4]
 8002e98:	400b      	ands	r3, r1
 8002e9a:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8002e9c:	430b      	orrs	r3, r1
 8002e9e:	6053      	str	r3, [r2, #4]
  }
}
 8002ea0:	bd30      	pop	{r4, r5, pc}
 8002ea2:	46c0      	nop			; (mov r8, r8)
 8002ea4:	fffdffff 	.word	0xfffdffff
 8002ea8:	fffeffff 	.word	0xfffeffff
 8002eac:	fffbffff 	.word	0xfffbffff
 8002eb0:	ffff7fff 	.word	0xffff7fff
 8002eb4:	ffffefff 	.word	0xffffefff
 8002eb8:	ffffdfff 	.word	0xffffdfff
 8002ebc:	ffefffff 	.word	0xffefffff
 8002ec0:	ff9fffff 	.word	0xff9fffff
 8002ec4:	fff7ffff 	.word	0xfff7ffff

08002ec8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ec8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002eca:	2780      	movs	r7, #128	; 0x80
{
 8002ecc:	0004      	movs	r4, r0
 8002ece:	000d      	movs	r5, r1
 8002ed0:	0016      	movs	r6, r2
 8002ed2:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ed4:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ed6:	6822      	ldr	r2, [r4, #0]
 8002ed8:	69d3      	ldr	r3, [r2, #28]
 8002eda:	402b      	ands	r3, r5
 8002edc:	1b5b      	subs	r3, r3, r5
 8002ede:	4259      	negs	r1, r3
 8002ee0:	414b      	adcs	r3, r1
 8002ee2:	42b3      	cmp	r3, r6
 8002ee4:	d001      	beq.n	8002eea <UART_WaitOnFlagUntilTimeout+0x22>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	e02b      	b.n	8002f42 <UART_WaitOnFlagUntilTimeout+0x7a>
    if (Timeout != HAL_MAX_DELAY)
 8002eea:	9b08      	ldr	r3, [sp, #32]
 8002eec:	3301      	adds	r3, #1
 8002eee:	d0f3      	beq.n	8002ed8 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ef0:	f7fe fc30 	bl	8001754 <HAL_GetTick>
 8002ef4:	9b01      	ldr	r3, [sp, #4]
 8002ef6:	1ac0      	subs	r0, r0, r3
 8002ef8:	9b08      	ldr	r3, [sp, #32]
 8002efa:	4298      	cmp	r0, r3
 8002efc:	d801      	bhi.n	8002f02 <UART_WaitOnFlagUntilTimeout+0x3a>
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d120      	bne.n	8002f44 <UART_WaitOnFlagUntilTimeout+0x7c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f02:	f3ef 8010 	mrs	r0, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f06:	2201      	movs	r2, #1
 8002f08:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002f0c:	6821      	ldr	r1, [r4, #0]
 8002f0e:	4d21      	ldr	r5, [pc, #132]	; (8002f94 <UART_WaitOnFlagUntilTimeout+0xcc>)
 8002f10:	680b      	ldr	r3, [r1, #0]
 8002f12:	402b      	ands	r3, r5
 8002f14:	600b      	str	r3, [r1, #0]
 8002f16:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f1a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1e:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f22:	6821      	ldr	r1, [r4, #0]
 8002f24:	688b      	ldr	r3, [r1, #8]
 8002f26:	4393      	bics	r3, r2
 8002f28:	608b      	str	r3, [r1, #8]
 8002f2a:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8002f2e:	0022      	movs	r2, r4
 8002f30:	2320      	movs	r3, #32
 8002f32:	3208      	adds	r2, #8
 8002f34:	67d3      	str	r3, [r2, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8002f36:	3280      	adds	r2, #128	; 0x80
 8002f38:	6013      	str	r3, [r2, #0]
          __HAL_UNLOCK(huart);
 8002f3a:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8002f3c:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8002f3e:	3480      	adds	r4, #128	; 0x80
 8002f40:	7023      	strb	r3, [r4, #0]
}
 8002f42:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002f44:	2104      	movs	r1, #4
 8002f46:	6823      	ldr	r3, [r4, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	420a      	tst	r2, r1
 8002f4c:	d0c3      	beq.n	8002ed6 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f4e:	69da      	ldr	r2, [r3, #28]
 8002f50:	423a      	tst	r2, r7
 8002f52:	d0c0      	beq.n	8002ed6 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f54:	621f      	str	r7, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f56:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002f60:	6821      	ldr	r1, [r4, #0]
 8002f62:	4d0c      	ldr	r5, [pc, #48]	; (8002f94 <UART_WaitOnFlagUntilTimeout+0xcc>)
 8002f64:	680b      	ldr	r3, [r1, #0]
 8002f66:	402b      	ands	r3, r5
 8002f68:	600b      	str	r3, [r1, #0]
 8002f6a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f6e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f72:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f76:	6821      	ldr	r1, [r4, #0]
 8002f78:	688b      	ldr	r3, [r1, #8]
 8002f7a:	4393      	bics	r3, r2
 8002f7c:	608b      	str	r3, [r1, #8]
 8002f7e:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8002f82:	0022      	movs	r2, r4
 8002f84:	2320      	movs	r3, #32
 8002f86:	3208      	adds	r2, #8
 8002f88:	67d3      	str	r3, [r2, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8002f8a:	3280      	adds	r2, #128	; 0x80
 8002f8c:	6013      	str	r3, [r2, #0]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f8e:	6053      	str	r3, [r2, #4]
 8002f90:	e7d3      	b.n	8002f3a <UART_WaitOnFlagUntilTimeout+0x72>
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	fffffe5f 	.word	0xfffffe5f

08002f98 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f98:	0003      	movs	r3, r0
{
 8002f9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f9c:	2600      	movs	r6, #0
{
 8002f9e:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fa0:	338c      	adds	r3, #140	; 0x8c
 8002fa2:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 8002fa4:	f7fe fbd6 	bl	8001754 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fa8:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002faa:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	071b      	lsls	r3, r3, #28
 8002fb0:	d419      	bmi.n	8002fe6 <UART_CheckIdleState+0x4e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	075b      	lsls	r3, r3, #29
 8002fb8:	d50a      	bpl.n	8002fd0 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fba:	2180      	movs	r1, #128	; 0x80
 8002fbc:	4b10      	ldr	r3, [pc, #64]	; (8003000 <UART_CheckIdleState+0x68>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	0020      	movs	r0, r4
 8002fc4:	002b      	movs	r3, r5
 8002fc6:	03c9      	lsls	r1, r1, #15
 8002fc8:	f7ff ff7e 	bl	8002ec8 <UART_WaitOnFlagUntilTimeout>
 8002fcc:	2800      	cmp	r0, #0
 8002fce:	d115      	bne.n	8002ffc <UART_CheckIdleState+0x64>
  huart->gState = HAL_UART_STATE_READY;
 8002fd0:	0022      	movs	r2, r4
 8002fd2:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd4:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002fd6:	3208      	adds	r2, #8
 8002fd8:	67d3      	str	r3, [r2, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002fda:	3280      	adds	r2, #128	; 0x80
 8002fdc:	6013      	str	r3, [r2, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fde:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 8002fe0:	3480      	adds	r4, #128	; 0x80
 8002fe2:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8002fe4:	e00b      	b.n	8002ffe <UART_CheckIdleState+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fe6:	2180      	movs	r1, #128	; 0x80
 8002fe8:	4b05      	ldr	r3, [pc, #20]	; (8003000 <UART_CheckIdleState+0x68>)
 8002fea:	0032      	movs	r2, r6
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	0389      	lsls	r1, r1, #14
 8002ff0:	0003      	movs	r3, r0
 8002ff2:	0020      	movs	r0, r4
 8002ff4:	f7ff ff68 	bl	8002ec8 <UART_WaitOnFlagUntilTimeout>
 8002ff8:	2800      	cmp	r0, #0
 8002ffa:	d0da      	beq.n	8002fb2 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8002ffc:	2003      	movs	r0, #3
}
 8002ffe:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8003000:	01ffffff 	.word	0x01ffffff

08003004 <HAL_UART_Init>:
{
 8003004:	b570      	push	{r4, r5, r6, lr}
 8003006:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8003008:	d101      	bne.n	800300e <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800300a:	2001      	movs	r0, #1
}
 800300c:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 800300e:	0005      	movs	r5, r0
 8003010:	3508      	adds	r5, #8
 8003012:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 8003014:	2b00      	cmp	r3, #0
 8003016:	d104      	bne.n	8003022 <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 8003018:	0002      	movs	r2, r0
 800301a:	3280      	adds	r2, #128	; 0x80
 800301c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800301e:	f7fd fd91 	bl	8000b44 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003022:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003024:	2101      	movs	r1, #1
 8003026:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003028:	67eb      	str	r3, [r5, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 800302a:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800302c:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800302e:	438b      	bics	r3, r1
 8003030:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003032:	f7ff fe1d 	bl	8002c70 <UART_SetConfig>
 8003036:	2801      	cmp	r0, #1
 8003038:	d0e7      	beq.n	800300a <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800303a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800303c:	2b00      	cmp	r3, #0
 800303e:	d002      	beq.n	8003046 <HAL_UART_Init+0x42>
    UART_AdvFeatureConfig(huart);
 8003040:	0020      	movs	r0, r4
 8003042:	f7ff fed9 	bl	8002df8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003046:	6823      	ldr	r3, [r4, #0]
 8003048:	4907      	ldr	r1, [pc, #28]	; (8003068 <HAL_UART_Init+0x64>)
 800304a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800304c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800304e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003050:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003052:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	438a      	bics	r2, r1
 8003058:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800305a:	2201      	movs	r2, #1
 800305c:	6819      	ldr	r1, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003062:	f7ff ff99 	bl	8002f98 <UART_CheckIdleState>
 8003066:	e7d1      	b.n	800300c <HAL_UART_Init+0x8>
 8003068:	ffffb7ff 	.word	0xffffb7ff

0800306c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800306c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800306e:	6e43      	ldr	r3, [r0, #100]	; 0x64
{
 8003070:	0004      	movs	r4, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003072:	2b00      	cmp	r3, #0
 8003074:	d102      	bne.n	800307c <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 8003076:	4b0d      	ldr	r3, [pc, #52]	; (80030ac <UARTEx_SetNbDataToProcess+0x40>)
 8003078:	6683      	str	r3, [r0, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800307a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800307c:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800307e:	4e0c      	ldr	r6, [pc, #48]	; (80030b0 <UARTEx_SetNbDataToProcess+0x44>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003080:	689f      	ldr	r7, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003082:	689b      	ldr	r3, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8003084:	4d0b      	ldr	r5, [pc, #44]	; (80030b4 <UARTEx_SetNbDataToProcess+0x48>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003086:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003088:	5cf0      	ldrb	r0, [r6, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 800308a:	5ce9      	ldrb	r1, [r5, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800308c:	00c0      	lsls	r0, r0, #3
 800308e:	f7fd f8d5 	bl	800023c <__divsi3>
 8003092:	0023      	movs	r3, r4
 8003094:	336a      	adds	r3, #106	; 0x6a
 8003096:	8018      	strh	r0, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003098:	013b      	lsls	r3, r7, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800309a:	0f5b      	lsrs	r3, r3, #29
 800309c:	5cf0      	ldrb	r0, [r6, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 800309e:	5ce9      	ldrb	r1, [r5, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80030a0:	00c0      	lsls	r0, r0, #3
 80030a2:	f7fd f8cb 	bl	800023c <__divsi3>
 80030a6:	3468      	adds	r4, #104	; 0x68
 80030a8:	8020      	strh	r0, [r4, #0]
}
 80030aa:	e7e6      	b.n	800307a <UARTEx_SetNbDataToProcess+0xe>
 80030ac:	00010001 	.word	0x00010001
 80030b0:	08003708 	.word	0x08003708
 80030b4:	08003700 	.word	0x08003700

080030b8 <HAL_UARTEx_DisableFifoMode>:
{
 80030b8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 80030ba:	0004      	movs	r4, r0
 80030bc:	3480      	adds	r4, #128	; 0x80
 80030be:	7822      	ldrb	r2, [r4, #0]
{
 80030c0:	0003      	movs	r3, r0
  __HAL_LOCK(huart);
 80030c2:	2002      	movs	r0, #2
 80030c4:	2a01      	cmp	r2, #1
 80030c6:	d011      	beq.n	80030ec <HAL_UARTEx_DisableFifoMode+0x34>
  huart->gState = HAL_UART_STATE_BUSY;
 80030c8:	001d      	movs	r5, r3
 80030ca:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80030cc:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80030ce:	3508      	adds	r5, #8
 80030d0:	67ea      	str	r2, [r5, #124]	; 0x7c
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80030d6:	6810      	ldr	r0, [r2, #0]
 80030d8:	43b0      	bics	r0, r6
 80030da:	6010      	str	r0, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80030dc:	4804      	ldr	r0, [pc, #16]	; (80030f0 <HAL_UARTEx_DisableFifoMode+0x38>)
 80030de:	4001      	ands	r1, r0
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80030e0:	2000      	movs	r0, #0
 80030e2:	6658      	str	r0, [r3, #100]	; 0x64
  huart->gState = HAL_UART_STATE_READY;
 80030e4:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80030e6:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80030e8:	67eb      	str	r3, [r5, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 80030ea:	7020      	strb	r0, [r4, #0]
}
 80030ec:	bd70      	pop	{r4, r5, r6, pc}
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	dfffffff 	.word	0xdfffffff

080030f4 <HAL_UARTEx_SetTxFifoThreshold>:
{
 80030f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 80030f6:	0005      	movs	r5, r0
 80030f8:	3580      	adds	r5, #128	; 0x80
 80030fa:	782b      	ldrb	r3, [r5, #0]
{
 80030fc:	0004      	movs	r4, r0
 80030fe:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8003100:	2002      	movs	r0, #2
 8003102:	2b01      	cmp	r3, #1
 8003104:	d018      	beq.n	8003138 <HAL_UARTEx_SetTxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 8003106:	0026      	movs	r6, r4
 8003108:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 800310a:	3801      	subs	r0, #1
 800310c:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800310e:	3608      	adds	r6, #8
 8003110:	67f3      	str	r3, [r6, #124]	; 0x7c
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003112:	6823      	ldr	r3, [r4, #0]
 8003114:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003116:	6819      	ldr	r1, [r3, #0]
 8003118:	4381      	bics	r1, r0
 800311a:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800311c:	6899      	ldr	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 800311e:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003120:	00c9      	lsls	r1, r1, #3
 8003122:	08c9      	lsrs	r1, r1, #3
 8003124:	4311      	orrs	r1, r2
 8003126:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003128:	f7ff ffa0 	bl	800306c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800312c:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 800312e:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003130:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003132:	2320      	movs	r3, #32
 8003134:	67f3      	str	r3, [r6, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 8003136:	7028      	strb	r0, [r5, #0]
}
 8003138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800313c <HAL_UARTEx_SetRxFifoThreshold>:
{
 800313c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 800313e:	0005      	movs	r5, r0
 8003140:	3580      	adds	r5, #128	; 0x80
 8003142:	782b      	ldrb	r3, [r5, #0]
{
 8003144:	0004      	movs	r4, r0
 8003146:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8003148:	2002      	movs	r0, #2
 800314a:	2b01      	cmp	r3, #1
 800314c:	d018      	beq.n	8003180 <HAL_UARTEx_SetRxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 800314e:	0026      	movs	r6, r4
 8003150:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 8003152:	3801      	subs	r0, #1
 8003154:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003156:	3608      	adds	r6, #8
 8003158:	67f3      	str	r3, [r6, #124]	; 0x7c
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800315a:	6823      	ldr	r3, [r4, #0]
 800315c:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800315e:	6819      	ldr	r1, [r3, #0]
 8003160:	4381      	bics	r1, r0
 8003162:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003164:	6899      	ldr	r1, [r3, #8]
 8003166:	4807      	ldr	r0, [pc, #28]	; (8003184 <HAL_UARTEx_SetRxFifoThreshold+0x48>)
 8003168:	4001      	ands	r1, r0
 800316a:	4311      	orrs	r1, r2
  UARTEx_SetNbDataToProcess(huart);
 800316c:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800316e:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003170:	f7ff ff7c 	bl	800306c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003174:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 8003176:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003178:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800317a:	2320      	movs	r3, #32
 800317c:	67f3      	str	r3, [r6, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 800317e:	7028      	strb	r0, [r5, #0]
}
 8003180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	f1ffffff 	.word	0xf1ffffff

08003188 <__cxa_guard_acquire>:
 8003188:	0003      	movs	r3, r0
 800318a:	2001      	movs	r0, #1
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	4202      	tst	r2, r0
 8003190:	d105      	bne.n	800319e <__cxa_guard_acquire+0x16>
 8003192:	785a      	ldrb	r2, [r3, #1]
 8003194:	2a00      	cmp	r2, #0
 8003196:	d000      	beq.n	800319a <__cxa_guard_acquire+0x12>
 8003198:	deff      	udf	#255	; 0xff
 800319a:	7058      	strb	r0, [r3, #1]
 800319c:	4770      	bx	lr
 800319e:	2000      	movs	r0, #0
 80031a0:	e7fc      	b.n	800319c <__cxa_guard_acquire+0x14>

080031a2 <__cxa_guard_release>:
 80031a2:	2301      	movs	r3, #1
 80031a4:	6003      	str	r3, [r0, #0]
 80031a6:	4770      	bx	lr

080031a8 <__libc_init_array>:
 80031a8:	b570      	push	{r4, r5, r6, lr}
 80031aa:	2600      	movs	r6, #0
 80031ac:	4d0c      	ldr	r5, [pc, #48]	; (80031e0 <__libc_init_array+0x38>)
 80031ae:	4c0d      	ldr	r4, [pc, #52]	; (80031e4 <__libc_init_array+0x3c>)
 80031b0:	1b64      	subs	r4, r4, r5
 80031b2:	10a4      	asrs	r4, r4, #2
 80031b4:	42a6      	cmp	r6, r4
 80031b6:	d109      	bne.n	80031cc <__libc_init_array+0x24>
 80031b8:	2600      	movs	r6, #0
 80031ba:	f000 f82b 	bl	8003214 <_init>
 80031be:	4d0a      	ldr	r5, [pc, #40]	; (80031e8 <__libc_init_array+0x40>)
 80031c0:	4c0a      	ldr	r4, [pc, #40]	; (80031ec <__libc_init_array+0x44>)
 80031c2:	1b64      	subs	r4, r4, r5
 80031c4:	10a4      	asrs	r4, r4, #2
 80031c6:	42a6      	cmp	r6, r4
 80031c8:	d105      	bne.n	80031d6 <__libc_init_array+0x2e>
 80031ca:	bd70      	pop	{r4, r5, r6, pc}
 80031cc:	00b3      	lsls	r3, r6, #2
 80031ce:	58eb      	ldr	r3, [r5, r3]
 80031d0:	4798      	blx	r3
 80031d2:	3601      	adds	r6, #1
 80031d4:	e7ee      	b.n	80031b4 <__libc_init_array+0xc>
 80031d6:	00b3      	lsls	r3, r6, #2
 80031d8:	58eb      	ldr	r3, [r5, r3]
 80031da:	4798      	blx	r3
 80031dc:	3601      	adds	r6, #1
 80031de:	e7f2      	b.n	80031c6 <__libc_init_array+0x1e>
 80031e0:	08003710 	.word	0x08003710
 80031e4:	08003710 	.word	0x08003710
 80031e8:	08003710 	.word	0x08003710
 80031ec:	08003714 	.word	0x08003714

080031f0 <memcpy>:
 80031f0:	2300      	movs	r3, #0
 80031f2:	b510      	push	{r4, lr}
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d100      	bne.n	80031fa <memcpy+0xa>
 80031f8:	bd10      	pop	{r4, pc}
 80031fa:	5ccc      	ldrb	r4, [r1, r3]
 80031fc:	54c4      	strb	r4, [r0, r3]
 80031fe:	3301      	adds	r3, #1
 8003200:	e7f8      	b.n	80031f4 <memcpy+0x4>

08003202 <memset>:
 8003202:	0003      	movs	r3, r0
 8003204:	1882      	adds	r2, r0, r2
 8003206:	4293      	cmp	r3, r2
 8003208:	d100      	bne.n	800320c <memset+0xa>
 800320a:	4770      	bx	lr
 800320c:	7019      	strb	r1, [r3, #0]
 800320e:	3301      	adds	r3, #1
 8003210:	e7f9      	b.n	8003206 <memset+0x4>
	...

08003214 <_init>:
 8003214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003216:	46c0      	nop			; (mov r8, r8)
 8003218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800321a:	bc08      	pop	{r3}
 800321c:	469e      	mov	lr, r3
 800321e:	4770      	bx	lr

08003220 <_fini>:
 8003220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003222:	46c0      	nop			; (mov r8, r8)
 8003224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003226:	bc08      	pop	{r3}
 8003228:	469e      	mov	lr, r3
 800322a:	4770      	bx	lr
