A simple counter design that I followed while watching Intel FPGA's "How to begin a simple FPGA design" video on Youtube
Link to video: https://www.youtube.com/watch?v=bwoyQ_RnaiA&t=2320s 
Instead of a Cyclone V FPGA, I tried to implement the design on my Max 10 FPGA
