static int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 ;\r\nstruct V_6 * V_7 = ( void * ) V_4 -> V_8 ;\r\nint V_9 = F_2 ( V_4 , 7 ) ;\r\nif ( V_9 == 0 ) {\r\nF_3 ( V_4 , 0 , V_10 , 1 ) ;\r\nF_4 ( V_4 , V_11 ) ;\r\nF_3 ( V_4 , 0 , V_12 , 4 ) ;\r\nF_4 ( V_4 , F_5 ( V_7 -> V_13 * 16 ) ) ;\r\nF_4 ( V_4 , F_6 ( V_7 -> V_13 * 16 ) ) ;\r\nF_4 ( V_4 , V_2 -> V_14 ) ;\r\nF_4 ( V_4 , V_15 ) ;\r\nF_7 ( V_4 ) ;\r\n}\r\nreturn V_9 ;\r\n}\r\nstatic int\r\nF_8 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_16 , struct V_3 * V_4 )\r\n{\r\nstruct V_6 * V_7 = ( void * ) V_16 -> V_8 ;\r\nint V_9 = F_2 ( V_4 , 7 ) ;\r\nif ( V_9 == 0 ) {\r\nF_3 ( V_4 , 0 , V_10 , 1 ) ;\r\nF_4 ( V_4 , V_11 ) ;\r\nF_3 ( V_4 , 0 , V_12 , 4 ) ;\r\nF_4 ( V_4 , F_5 ( V_7 -> V_13 * 16 ) ) ;\r\nF_4 ( V_4 , F_6 ( V_7 -> V_13 * 16 ) ) ;\r\nF_4 ( V_4 , V_2 -> V_14 ) ;\r\nF_4 ( V_4 , V_17 ) ;\r\nF_7 ( V_4 ) ;\r\n}\r\nreturn V_9 ;\r\n}\r\nstatic T_1\r\nF_9 ( struct V_3 * V_4 )\r\n{\r\nstruct V_6 * V_7 = ( void * ) V_4 -> V_8 ;\r\nstruct V_18 * V_19 = V_4 -> V_20 -> V_2 ;\r\nreturn F_10 ( V_19 -> V_21 , V_7 -> V_13 * 16 ) ;\r\n}\r\nstatic void\r\nF_11 ( struct V_3 * V_4 )\r\n{\r\nstruct V_22 * V_23 = V_4 -> V_2 ;\r\nF_12 ( & V_23 -> V_24 ) ;\r\nV_4 -> V_2 = NULL ;\r\nF_13 ( V_23 ) ;\r\n}\r\nstatic int\r\nF_14 ( struct V_3 * V_4 )\r\n{\r\nstruct V_25 * V_26 = V_4 -> V_20 -> V_26 ;\r\nstruct V_6 * V_7 = ( void * ) V_4 -> V_8 ;\r\nstruct V_18 * V_19 = V_4 -> V_20 -> V_2 ;\r\nstruct V_22 * V_23 ;\r\nstruct V_27 * V_8 ;\r\nint V_9 , V_28 ;\r\nV_23 = V_4 -> V_2 = F_15 ( sizeof( * V_23 ) , V_29 ) ;\r\nif ( ! V_23 )\r\nreturn - V_30 ;\r\nF_16 ( & V_23 -> V_24 ) ;\r\nV_9 = F_17 (nv_object(chan->cli), chan->handle,\r\nNvSema, 0x0002 ,\r\n&(struct nv_dma_class) {\r\n.flags = NV_DMA_TARGET_VRAM |\r\nNV_DMA_ACCESS_RDWR,\r\n.start = priv->mem->addr,\r\n.limit = priv->mem->addr +\r\npriv->mem->size - 1 ,\r\n}, sizeof(struct nv_dma_class),\r\n&object) ;\r\nfor ( V_28 = 0 ; ! V_9 && V_28 < V_26 -> V_31 . V_32 ; V_28 ++ ) {\r\nstruct V_33 * V_34 = F_18 ( V_26 , V_28 ) ;\r\nV_9 = F_17 (nv_object(chan->cli), chan->handle,\r\nNvEvoSema0 + i, 0x003d ,\r\n&(struct nv_dma_class) {\r\n.flags = NV_DMA_TARGET_VRAM |\r\nNV_DMA_ACCESS_RDWR,\r\n.start = bo->bo.offset,\r\n.limit = bo->bo.offset + 0xfff ,\r\n}, sizeof(struct nv_dma_class),\r\n&object) ;\r\n}\r\nif ( V_9 )\r\nF_11 ( V_4 ) ;\r\nF_19 ( V_19 -> V_21 , V_7 -> V_13 * 16 , 0x00000000 ) ;\r\nreturn V_9 ;\r\n}\r\nstatic void\r\nF_20 ( struct V_35 * V_20 )\r\n{\r\nstruct V_18 * V_19 = V_20 -> V_2 ;\r\nF_21 ( NULL , & V_19 -> V_21 ) ;\r\nV_20 -> V_2 = NULL ;\r\nF_13 ( V_19 ) ;\r\n}\r\nint\r\nF_22 ( struct V_35 * V_20 )\r\n{\r\nstruct V_36 * V_37 = V_36 ( V_20 -> V_38 ) ;\r\nstruct V_18 * V_19 ;\r\nT_1 V_4 = V_37 -> V_39 + 1 ;\r\nint V_9 ;\r\nV_19 = V_20 -> V_2 = F_15 ( sizeof( * V_19 ) , V_29 ) ;\r\nif ( ! V_19 )\r\nreturn - V_30 ;\r\nV_19 -> V_24 . V_40 = F_20 ;\r\nV_19 -> V_24 . V_41 = F_14 ;\r\nV_19 -> V_24 . V_42 = F_11 ;\r\nV_19 -> V_24 . V_43 = F_1 ;\r\nV_19 -> V_24 . V_44 = F_8 ;\r\nV_19 -> V_24 . V_45 = F_9 ;\r\nV_9 = F_23 ( V_20 -> V_38 , NULL , V_4 * 16 , 0x1000 , 0 ,\r\n& V_19 -> V_21 ) ;\r\nif ( V_9 )\r\nF_20 ( V_20 ) ;\r\nreturn V_9 ;\r\n}
