{
    "DESIGN_NAME": "minimax_rf",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/minimax_rf.v"
    ],
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "minimax_rf.clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 900 800",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_RANDOM_INITIAL_PLACEMENT": 0,
    "VDD_NETS": ["vdd"],
    "GND_NETS": ["vss"],
    "VDD_PIN": "vdd",
    "GND_PIN": "vss",
    "SYNTH_STRATEGY": "AREA 3",
    "DIODE_INSERTION_STRATEGY": 4,
    "RUN_CVC": 1,

    "comment": "USE_POWER_PINS appears to be necessary in order to synthesize designs where this project is included as a macro within a larger project",
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",

    "PDN_CFG": "dir::pdn.tcl",
    "FP_PDN_ENABLE_MACROS_GRID": 1,
    "FP_PDN_ENABLE_GLOBAL_CONNECTIONS": 1,

    "ROUTING_CORES": 20,
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 60.0,
        "FP_CORE_UTIL": 30,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 5
    }
}
