Warning (10268): Verilog HDL information at counterXY.sv(6): always construct contains both blocking and non-blocking assignments File: C:/Users/Usuario/Downloads/Gerald/p_digitales-development/VGAletters/counterXY.sv Line: 6
