
OpenNNA_STM32H7A3_Demo_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008800  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017e0  08008ab0  08008ab0  00018ab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a290  0800a290  0001a290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a298  0800a298  0001a298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a29c  0800a29c  0001a29c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000244  24000000  0800a2a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000fae1c  24000244  0800a4e4  00020244  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240fb060  0800a4e4  0002b060  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 10 .debug_info   00024752  00000000  00000000  00020272  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004e99  00000000  00000000  000449c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    00014cd9  00000000  00000000  0004985d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001320  00000000  00000000  0005e538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00002498  00000000  00000000  0005f858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00005944  00000000  00000000  00061cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002282d  00000000  00000000  00067634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0013fb38  00000000  00000000  00089e61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  001c9999  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000046c0  00000000  00000000  001c99ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000244 	.word	0x24000244
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08008a98 	.word	0x08008a98

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000248 	.word	0x24000248
 80002ec:	08008a98 	.word	0x08008a98

080002f0 <strcmp>:
 80002f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002f8:	2a01      	cmp	r2, #1
 80002fa:	bf28      	it	cs
 80002fc:	429a      	cmpcs	r2, r3
 80002fe:	d0f7      	beq.n	80002f0 <strcmp>
 8000300:	1ad0      	subs	r0, r2, r3
 8000302:	4770      	bx	lr

08000304 <strlen>:
 8000304:	4603      	mov	r3, r0
 8000306:	f813 2b01 	ldrb.w	r2, [r3], #1
 800030a:	2a00      	cmp	r2, #0
 800030c:	d1fb      	bne.n	8000306 <strlen+0x2>
 800030e:	1a18      	subs	r0, r3, r0
 8000310:	3801      	subs	r0, #1
 8000312:	4770      	bx	lr
	...

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003d4:	f000 b974 	b.w	80006c0 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	4604      	mov	r4, r0
 80003f8:	468e      	mov	lr, r1
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d14d      	bne.n	800049a <__udivmoddi4+0xaa>
 80003fe:	428a      	cmp	r2, r1
 8000400:	4694      	mov	ip, r2
 8000402:	d969      	bls.n	80004d8 <__udivmoddi4+0xe8>
 8000404:	fab2 f282 	clz	r2, r2
 8000408:	b152      	cbz	r2, 8000420 <__udivmoddi4+0x30>
 800040a:	fa01 f302 	lsl.w	r3, r1, r2
 800040e:	f1c2 0120 	rsb	r1, r2, #32
 8000412:	fa20 f101 	lsr.w	r1, r0, r1
 8000416:	fa0c fc02 	lsl.w	ip, ip, r2
 800041a:	ea41 0e03 	orr.w	lr, r1, r3
 800041e:	4094      	lsls	r4, r2
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	0c21      	lsrs	r1, r4, #16
 8000426:	fbbe f6f8 	udiv	r6, lr, r8
 800042a:	fa1f f78c 	uxth.w	r7, ip
 800042e:	fb08 e316 	mls	r3, r8, r6, lr
 8000432:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000436:	fb06 f107 	mul.w	r1, r6, r7
 800043a:	4299      	cmp	r1, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x64>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000446:	f080 811f 	bcs.w	8000688 <__udivmoddi4+0x298>
 800044a:	4299      	cmp	r1, r3
 800044c:	f240 811c 	bls.w	8000688 <__udivmoddi4+0x298>
 8000450:	3e02      	subs	r6, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f0f8 	udiv	r0, r3, r8
 800045c:	fb08 3310 	mls	r3, r8, r0, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb00 f707 	mul.w	r7, r0, r7
 8000468:	42a7      	cmp	r7, r4
 800046a:	d90a      	bls.n	8000482 <__udivmoddi4+0x92>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000474:	f080 810a 	bcs.w	800068c <__udivmoddi4+0x29c>
 8000478:	42a7      	cmp	r7, r4
 800047a:	f240 8107 	bls.w	800068c <__udivmoddi4+0x29c>
 800047e:	4464      	add	r4, ip
 8000480:	3802      	subs	r0, #2
 8000482:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000486:	1be4      	subs	r4, r4, r7
 8000488:	2600      	movs	r6, #0
 800048a:	b11d      	cbz	r5, 8000494 <__udivmoddi4+0xa4>
 800048c:	40d4      	lsrs	r4, r2
 800048e:	2300      	movs	r3, #0
 8000490:	e9c5 4300 	strd	r4, r3, [r5]
 8000494:	4631      	mov	r1, r6
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	428b      	cmp	r3, r1
 800049c:	d909      	bls.n	80004b2 <__udivmoddi4+0xc2>
 800049e:	2d00      	cmp	r5, #0
 80004a0:	f000 80ef 	beq.w	8000682 <__udivmoddi4+0x292>
 80004a4:	2600      	movs	r6, #0
 80004a6:	e9c5 0100 	strd	r0, r1, [r5]
 80004aa:	4630      	mov	r0, r6
 80004ac:	4631      	mov	r1, r6
 80004ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b2:	fab3 f683 	clz	r6, r3
 80004b6:	2e00      	cmp	r6, #0
 80004b8:	d14a      	bne.n	8000550 <__udivmoddi4+0x160>
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d302      	bcc.n	80004c4 <__udivmoddi4+0xd4>
 80004be:	4282      	cmp	r2, r0
 80004c0:	f200 80f9 	bhi.w	80006b6 <__udivmoddi4+0x2c6>
 80004c4:	1a84      	subs	r4, r0, r2
 80004c6:	eb61 0303 	sbc.w	r3, r1, r3
 80004ca:	2001      	movs	r0, #1
 80004cc:	469e      	mov	lr, r3
 80004ce:	2d00      	cmp	r5, #0
 80004d0:	d0e0      	beq.n	8000494 <__udivmoddi4+0xa4>
 80004d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004d6:	e7dd      	b.n	8000494 <__udivmoddi4+0xa4>
 80004d8:	b902      	cbnz	r2, 80004dc <__udivmoddi4+0xec>
 80004da:	deff      	udf	#255	; 0xff
 80004dc:	fab2 f282 	clz	r2, r2
 80004e0:	2a00      	cmp	r2, #0
 80004e2:	f040 8092 	bne.w	800060a <__udivmoddi4+0x21a>
 80004e6:	eba1 010c 	sub.w	r1, r1, ip
 80004ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ee:	fa1f fe8c 	uxth.w	lr, ip
 80004f2:	2601      	movs	r6, #1
 80004f4:	0c20      	lsrs	r0, r4, #16
 80004f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004fa:	fb07 1113 	mls	r1, r7, r3, r1
 80004fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000502:	fb0e f003 	mul.w	r0, lr, r3
 8000506:	4288      	cmp	r0, r1
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x12c>
 800050a:	eb1c 0101 	adds.w	r1, ip, r1
 800050e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000512:	d202      	bcs.n	800051a <__udivmoddi4+0x12a>
 8000514:	4288      	cmp	r0, r1
 8000516:	f200 80cb 	bhi.w	80006b0 <__udivmoddi4+0x2c0>
 800051a:	4643      	mov	r3, r8
 800051c:	1a09      	subs	r1, r1, r0
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb1 f0f7 	udiv	r0, r1, r7
 8000524:	fb07 1110 	mls	r1, r7, r0, r1
 8000528:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800052c:	fb0e fe00 	mul.w	lr, lr, r0
 8000530:	45a6      	cmp	lr, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x156>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800053c:	d202      	bcs.n	8000544 <__udivmoddi4+0x154>
 800053e:	45a6      	cmp	lr, r4
 8000540:	f200 80bb 	bhi.w	80006ba <__udivmoddi4+0x2ca>
 8000544:	4608      	mov	r0, r1
 8000546:	eba4 040e 	sub.w	r4, r4, lr
 800054a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800054e:	e79c      	b.n	800048a <__udivmoddi4+0x9a>
 8000550:	f1c6 0720 	rsb	r7, r6, #32
 8000554:	40b3      	lsls	r3, r6
 8000556:	fa22 fc07 	lsr.w	ip, r2, r7
 800055a:	ea4c 0c03 	orr.w	ip, ip, r3
 800055e:	fa20 f407 	lsr.w	r4, r0, r7
 8000562:	fa01 f306 	lsl.w	r3, r1, r6
 8000566:	431c      	orrs	r4, r3
 8000568:	40f9      	lsrs	r1, r7
 800056a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800056e:	fa00 f306 	lsl.w	r3, r0, r6
 8000572:	fbb1 f8f9 	udiv	r8, r1, r9
 8000576:	0c20      	lsrs	r0, r4, #16
 8000578:	fa1f fe8c 	uxth.w	lr, ip
 800057c:	fb09 1118 	mls	r1, r9, r8, r1
 8000580:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000584:	fb08 f00e 	mul.w	r0, r8, lr
 8000588:	4288      	cmp	r0, r1
 800058a:	fa02 f206 	lsl.w	r2, r2, r6
 800058e:	d90b      	bls.n	80005a8 <__udivmoddi4+0x1b8>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000598:	f080 8088 	bcs.w	80006ac <__udivmoddi4+0x2bc>
 800059c:	4288      	cmp	r0, r1
 800059e:	f240 8085 	bls.w	80006ac <__udivmoddi4+0x2bc>
 80005a2:	f1a8 0802 	sub.w	r8, r8, #2
 80005a6:	4461      	add	r1, ip
 80005a8:	1a09      	subs	r1, r1, r0
 80005aa:	b2a4      	uxth	r4, r4
 80005ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80005b0:	fb09 1110 	mls	r1, r9, r0, r1
 80005b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80005b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80005bc:	458e      	cmp	lr, r1
 80005be:	d908      	bls.n	80005d2 <__udivmoddi4+0x1e2>
 80005c0:	eb1c 0101 	adds.w	r1, ip, r1
 80005c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80005c8:	d26c      	bcs.n	80006a4 <__udivmoddi4+0x2b4>
 80005ca:	458e      	cmp	lr, r1
 80005cc:	d96a      	bls.n	80006a4 <__udivmoddi4+0x2b4>
 80005ce:	3802      	subs	r0, #2
 80005d0:	4461      	add	r1, ip
 80005d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005d6:	fba0 9402 	umull	r9, r4, r0, r2
 80005da:	eba1 010e 	sub.w	r1, r1, lr
 80005de:	42a1      	cmp	r1, r4
 80005e0:	46c8      	mov	r8, r9
 80005e2:	46a6      	mov	lr, r4
 80005e4:	d356      	bcc.n	8000694 <__udivmoddi4+0x2a4>
 80005e6:	d053      	beq.n	8000690 <__udivmoddi4+0x2a0>
 80005e8:	b15d      	cbz	r5, 8000602 <__udivmoddi4+0x212>
 80005ea:	ebb3 0208 	subs.w	r2, r3, r8
 80005ee:	eb61 010e 	sbc.w	r1, r1, lr
 80005f2:	fa01 f707 	lsl.w	r7, r1, r7
 80005f6:	fa22 f306 	lsr.w	r3, r2, r6
 80005fa:	40f1      	lsrs	r1, r6
 80005fc:	431f      	orrs	r7, r3
 80005fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000602:	2600      	movs	r6, #0
 8000604:	4631      	mov	r1, r6
 8000606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	40d8      	lsrs	r0, r3
 8000610:	fa0c fc02 	lsl.w	ip, ip, r2
 8000614:	fa21 f303 	lsr.w	r3, r1, r3
 8000618:	4091      	lsls	r1, r2
 800061a:	4301      	orrs	r1, r0
 800061c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000620:	fa1f fe8c 	uxth.w	lr, ip
 8000624:	fbb3 f0f7 	udiv	r0, r3, r7
 8000628:	fb07 3610 	mls	r6, r7, r0, r3
 800062c:	0c0b      	lsrs	r3, r1, #16
 800062e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000632:	fb00 f60e 	mul.w	r6, r0, lr
 8000636:	429e      	cmp	r6, r3
 8000638:	fa04 f402 	lsl.w	r4, r4, r2
 800063c:	d908      	bls.n	8000650 <__udivmoddi4+0x260>
 800063e:	eb1c 0303 	adds.w	r3, ip, r3
 8000642:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000646:	d22f      	bcs.n	80006a8 <__udivmoddi4+0x2b8>
 8000648:	429e      	cmp	r6, r3
 800064a:	d92d      	bls.n	80006a8 <__udivmoddi4+0x2b8>
 800064c:	3802      	subs	r0, #2
 800064e:	4463      	add	r3, ip
 8000650:	1b9b      	subs	r3, r3, r6
 8000652:	b289      	uxth	r1, r1
 8000654:	fbb3 f6f7 	udiv	r6, r3, r7
 8000658:	fb07 3316 	mls	r3, r7, r6, r3
 800065c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000660:	fb06 f30e 	mul.w	r3, r6, lr
 8000664:	428b      	cmp	r3, r1
 8000666:	d908      	bls.n	800067a <__udivmoddi4+0x28a>
 8000668:	eb1c 0101 	adds.w	r1, ip, r1
 800066c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000670:	d216      	bcs.n	80006a0 <__udivmoddi4+0x2b0>
 8000672:	428b      	cmp	r3, r1
 8000674:	d914      	bls.n	80006a0 <__udivmoddi4+0x2b0>
 8000676:	3e02      	subs	r6, #2
 8000678:	4461      	add	r1, ip
 800067a:	1ac9      	subs	r1, r1, r3
 800067c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000680:	e738      	b.n	80004f4 <__udivmoddi4+0x104>
 8000682:	462e      	mov	r6, r5
 8000684:	4628      	mov	r0, r5
 8000686:	e705      	b.n	8000494 <__udivmoddi4+0xa4>
 8000688:	4606      	mov	r6, r0
 800068a:	e6e3      	b.n	8000454 <__udivmoddi4+0x64>
 800068c:	4618      	mov	r0, r3
 800068e:	e6f8      	b.n	8000482 <__udivmoddi4+0x92>
 8000690:	454b      	cmp	r3, r9
 8000692:	d2a9      	bcs.n	80005e8 <__udivmoddi4+0x1f8>
 8000694:	ebb9 0802 	subs.w	r8, r9, r2
 8000698:	eb64 0e0c 	sbc.w	lr, r4, ip
 800069c:	3801      	subs	r0, #1
 800069e:	e7a3      	b.n	80005e8 <__udivmoddi4+0x1f8>
 80006a0:	4646      	mov	r6, r8
 80006a2:	e7ea      	b.n	800067a <__udivmoddi4+0x28a>
 80006a4:	4620      	mov	r0, r4
 80006a6:	e794      	b.n	80005d2 <__udivmoddi4+0x1e2>
 80006a8:	4640      	mov	r0, r8
 80006aa:	e7d1      	b.n	8000650 <__udivmoddi4+0x260>
 80006ac:	46d0      	mov	r8, sl
 80006ae:	e77b      	b.n	80005a8 <__udivmoddi4+0x1b8>
 80006b0:	3b02      	subs	r3, #2
 80006b2:	4461      	add	r1, ip
 80006b4:	e732      	b.n	800051c <__udivmoddi4+0x12c>
 80006b6:	4630      	mov	r0, r6
 80006b8:	e709      	b.n	80004ce <__udivmoddi4+0xde>
 80006ba:	4464      	add	r4, ip
 80006bc:	3802      	subs	r0, #2
 80006be:	e742      	b.n	8000546 <__udivmoddi4+0x156>

080006c0 <__aeabi_idiv0>:
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop

080006c4 <StartDefaultTask>:
{
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
      printf("Free RTOS Test Task Begin!\r\n");
 80006c4:	4d07      	ldr	r5, [pc, #28]	; (80006e4 <StartDefaultTask+0x20>)
	  OpenNNA_Demo_Example();
	  printf("Free RTOS Test Task end!\r\n");
 80006c6:	4c08      	ldr	r4, [pc, #32]	; (80006e8 <StartDefaultTask+0x24>)
{
 80006c8:	b508      	push	{r3, lr}
      printf("Free RTOS Test Task Begin!\r\n");
 80006ca:	4628      	mov	r0, r5
 80006cc:	f005 fec0 	bl	8006450 <puts>
	  OpenNNA_Demo_Example();
 80006d0:	f002 fe08 	bl	80032e4 <OpenNNA_Demo_Example>
	  printf("Free RTOS Test Task end!\r\n");
 80006d4:	4620      	mov	r0, r4
 80006d6:	f005 febb 	bl	8006450 <puts>
	  osDelay(2000);
 80006da:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80006de:	f003 fd18 	bl	8004112 <osDelay>
  for(;;)
 80006e2:	e7f2      	b.n	80006ca <StartDefaultTask+0x6>
 80006e4:	08008c9c 	.word	0x08008c9c
 80006e8:	08008cb8 	.word	0x08008cb8

080006ec <_write>:
{
 80006ec:	b508      	push	{r3, lr}
	 if(HAL_UART_Transmit(&huart3,ptr,len,0xffff) != HAL_OK)
 80006ee:	b292      	uxth	r2, r2
 80006f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006f4:	4803      	ldr	r0, [pc, #12]	; (8000704 <_write+0x18>)
 80006f6:	f002 fab0 	bl	8002c5a <HAL_UART_Transmit>
 80006fa:	b108      	cbz	r0, 8000700 <_write+0x14>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006fc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006fe:	e7fe      	b.n	80006fe <_write+0x12>
}
 8000700:	bd08      	pop	{r3, pc}
 8000702:	bf00      	nop
 8000704:	24000264 	.word	0x24000264

08000708 <SystemClock_Config>:
{
 8000708:	b500      	push	{lr}
 800070a:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070c:	224c      	movs	r2, #76	; 0x4c
 800070e:	2100      	movs	r1, #0
 8000710:	a809      	add	r0, sp, #36	; 0x24
 8000712:	f005 f9cd 	bl	8005ab0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000716:	2220      	movs	r2, #32
 8000718:	2100      	movs	r1, #0
 800071a:	a801      	add	r0, sp, #4
 800071c:	f005 f9c8 	bl	8005ab0 <memset>
  RCC->CKGAENR = 0xFFFFFFFF;
 8000720:	4b24      	ldr	r3, [pc, #144]	; (80007b4 <SystemClock_Config+0xac>)
 8000722:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000726:	2004      	movs	r0, #4
  RCC->CKGAENR = 0xFFFFFFFF;
 8000728:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800072c:	f000 fc4c 	bl	8000fc8 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000730:	2300      	movs	r3, #0
 8000732:	9300      	str	r3, [sp, #0]
 8000734:	4b20      	ldr	r3, [pc, #128]	; (80007b8 <SystemClock_Config+0xb0>)
 8000736:	699a      	ldr	r2, [r3, #24]
 8000738:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800073c:	619a      	str	r2, [r3, #24]
 800073e:	699a      	ldr	r2, [r3, #24]
 8000740:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8000744:	9200      	str	r2, [sp, #0]
 8000746:	9a00      	ldr	r2, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000748:	699a      	ldr	r2, [r3, #24]
 800074a:	0492      	lsls	r2, r2, #18
 800074c:	d5fc      	bpl.n	8000748 <SystemClock_Config+0x40>
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800074e:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000750:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000754:	2121      	movs	r1, #33	; 0x21
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000756:	200c      	movs	r0, #12
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000758:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800075a:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 70;
 800075c:	2246      	movs	r2, #70	; 0x46
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800075e:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000762:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000764:	e9cd 2315 	strd	r2, r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000768:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800076a:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800076e:	e9cd 2317 	strd	r2, r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000772:	2300      	movs	r3, #0
 8000774:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000778:	a809      	add	r0, sp, #36	; 0x24
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800077a:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800077c:	f000 fc60 	bl	8001040 <HAL_RCC_OscConfig>
 8000780:	b108      	cbz	r0, 8000786 <SystemClock_Config+0x7e>
 8000782:	b672      	cpsid	i
  while (1)
 8000784:	e7fe      	b.n	8000784 <SystemClock_Config+0x7c>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000786:	223f      	movs	r2, #63	; 0x3f
 8000788:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800078a:	2107      	movs	r1, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078c:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000790:	2340      	movs	r3, #64	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000792:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000796:	e9cd 0003 	strd	r0, r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800079a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800079c:	e9cd 3305 	strd	r3, r3, [sp, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007a0:	e9cd 2307 	strd	r2, r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80007a4:	f000 ff78 	bl	8001698 <HAL_RCC_ClockConfig>
 80007a8:	b108      	cbz	r0, 80007ae <SystemClock_Config+0xa6>
 80007aa:	b672      	cpsid	i
  while (1)
 80007ac:	e7fe      	b.n	80007ac <SystemClock_Config+0xa4>
}
 80007ae:	b01d      	add	sp, #116	; 0x74
 80007b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80007b4:	58024400 	.word	0x58024400
 80007b8:	58024800 	.word	0x58024800

080007bc <main>:
{
 80007bc:	b500      	push	{lr}
 80007be:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c0:	2400      	movs	r4, #0
  HAL_Init();
 80007c2:	f000 fa77 	bl	8000cb4 <HAL_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c6:	2501      	movs	r5, #1
  SystemClock_Config();
 80007c8:	f7ff ff9e 	bl	8000708 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	2214      	movs	r2, #20
 80007ce:	2100      	movs	r1, #0
 80007d0:	a809      	add	r0, sp, #36	; 0x24
 80007d2:	f005 f96d 	bl	8005ab0 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d6:	4b7b      	ldr	r3, [pc, #492]	; (80009c4 <main+0x208>)
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80007d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007dc:	487a      	ldr	r0, [pc, #488]	; (80009c8 <main+0x20c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007de:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e2:	f44f 6680 	mov.w	r6, #1024	; 0x400
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	f042 0204 	orr.w	r2, r2, #4
 80007ea:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 80007ee:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 80007f2:	f002 0204 	and.w	r2, r2, #4
 80007f6:	9201      	str	r2, [sp, #4]
 80007f8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007fa:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 80007fe:	f042 0220 	orr.w	r2, r2, #32
 8000802:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 8000806:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 800080a:	f002 0220 	and.w	r2, r2, #32
 800080e:	9202      	str	r2, [sp, #8]
 8000810:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000812:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8000816:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800081a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 800081e:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8000822:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000826:	9203      	str	r2, [sp, #12]
 8000828:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 800082e:	f042 0202 	orr.w	r2, r2, #2
 8000832:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 8000836:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 800083a:	f002 0202 	and.w	r2, r2, #2
 800083e:	9204      	str	r2, [sp, #16]
 8000840:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000842:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8000846:	f042 0208 	orr.w	r2, r2, #8
 800084a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 800084e:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8000852:	f002 0208 	and.w	r2, r2, #8
 8000856:	9205      	str	r2, [sp, #20]
 8000858:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800085a:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 800085e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000862:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 8000866:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 800086a:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800086e:	9206      	str	r2, [sp, #24]
 8000870:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000872:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8000876:	f042 0201 	orr.w	r2, r2, #1
 800087a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 800087e:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8000882:	f002 0201 	and.w	r2, r2, #1
 8000886:	9207      	str	r2, [sp, #28]
 8000888:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800088a:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 800088e:	f042 0210 	orr.w	r2, r2, #16
 8000892:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000896:	2200      	movs	r2, #0
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000898:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800089c:	f003 0310 	and.w	r3, r3, #16
 80008a0:	9308      	str	r3, [sp, #32]
 80008a2:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80008a4:	f000 fb8a 	bl	8000fbc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	f244 0101 	movw	r1, #16385	; 0x4001
 80008ae:	4847      	ldr	r0, [pc, #284]	; (80009cc <main+0x210>)
 80008b0:	f000 fb84 	bl	8000fbc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2102      	movs	r1, #2
 80008b8:	4845      	ldr	r0, [pc, #276]	; (80009d0 <main+0x214>)
 80008ba:	f000 fb7f 	bl	8000fbc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008c2:	a909      	add	r1, sp, #36	; 0x24
 80008c4:	4843      	ldr	r0, [pc, #268]	; (80009d4 <main+0x218>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c8:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f000 fa8a 	bl	8000de4 <HAL_GPIO_Init>
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80008d0:	a909      	add	r1, sp, #36	; 0x24
 80008d2:	483d      	ldr	r0, [pc, #244]	; (80009c8 <main+0x20c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d4:	e9cd 6509 	strd	r6, r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80008dc:	f000 fa82 	bl	8000de4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80008e0:	f244 0301 	movw	r3, #16385	; 0x4001
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e4:	a909      	add	r1, sp, #36	; 0x24
 80008e6:	4839      	ldr	r0, [pc, #228]	; (80009cc <main+0x210>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ec:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f0:	f000 fa78 	bl	8000de4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008f4:	2280      	movs	r2, #128	; 0x80
 80008f6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80008fa:	a909      	add	r1, sp, #36	; 0x24
 80008fc:	4836      	ldr	r0, [pc, #216]	; (80009d8 <main+0x21c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000900:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000904:	f000 fa6e 	bl	8000de4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000908:	f44f 7300 	mov.w	r3, #512	; 0x200
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800090c:	a909      	add	r1, sp, #36	; 0x24
 800090e:	4833      	ldr	r0, [pc, #204]	; (80009dc <main+0x220>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000912:	e9cd 3409 	strd	r3, r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000916:	f000 fa65 	bl	8000de4 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 800091a:	230a      	movs	r3, #10
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 800091c:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091e:	2602      	movs	r6, #2
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000920:	a909      	add	r1, sp, #36	; 0x24
 8000922:	482e      	ldr	r0, [pc, #184]	; (80009dc <main+0x220>)
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000924:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000926:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 800092c:	f000 fa5a 	bl	8000de4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_FS_N_Pin|USB_FS_P_Pin;
 8000930:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000934:	a909      	add	r1, sp, #36	; 0x24
 8000936:	4829      	ldr	r0, [pc, #164]	; (80009dc <main+0x220>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000938:	e9cd 3609 	strd	r3, r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093c:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000940:	f000 fa50 	bl	8000de4 <HAL_GPIO_Init>
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000944:	a909      	add	r1, sp, #36	; 0x24
 8000946:	4822      	ldr	r0, [pc, #136]	; (80009d0 <main+0x214>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000948:	e9cd 6509 	strd	r6, r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  huart3.Instance = USART3;
 8000950:	4d23      	ldr	r5, [pc, #140]	; (80009e0 <main+0x224>)
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000952:	f000 fa47 	bl	8000de4 <HAL_GPIO_Init>
  huart3.Init.BaudRate = 115200;
 8000956:	4923      	ldr	r1, [pc, #140]	; (80009e4 <main+0x228>)
 8000958:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800095c:	4628      	mov	r0, r5
  huart3.Init.Parity = UART_PARITY_NONE;
 800095e:	612c      	str	r4, [r5, #16]
  huart3.Init.BaudRate = 115200;
 8000960:	e9c5 1300 	strd	r1, r3, [r5]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000964:	230c      	movs	r3, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000966:	e9c5 4402 	strd	r4, r4, [r5, #8]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800096a:	e9c5 3405 	strd	r3, r4, [r5, #20]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800096e:	e9c5 4407 	strd	r4, r4, [r5, #28]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000972:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000976:	f002 fa02 	bl	8002d7e <HAL_UART_Init>
 800097a:	4601      	mov	r1, r0
 800097c:	b108      	cbz	r0, 8000982 <main+0x1c6>
 800097e:	b672      	cpsid	i
  while (1)
 8000980:	e7fe      	b.n	8000980 <main+0x1c4>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000982:	4628      	mov	r0, r5
 8000984:	f002 fa69 	bl	8002e5a <HAL_UARTEx_SetTxFifoThreshold>
 8000988:	4601      	mov	r1, r0
 800098a:	b108      	cbz	r0, 8000990 <main+0x1d4>
 800098c:	b672      	cpsid	i
  while (1)
 800098e:	e7fe      	b.n	800098e <main+0x1d2>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000990:	4628      	mov	r0, r5
 8000992:	f002 fa86 	bl	8002ea2 <HAL_UARTEx_SetRxFifoThreshold>
 8000996:	b108      	cbz	r0, 800099c <main+0x1e0>
 8000998:	b672      	cpsid	i
  while (1)
 800099a:	e7fe      	b.n	800099a <main+0x1de>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800099c:	4628      	mov	r0, r5
 800099e:	f002 fa41 	bl	8002e24 <HAL_UARTEx_DisableFifoMode>
 80009a2:	4604      	mov	r4, r0
 80009a4:	b108      	cbz	r0, 80009aa <main+0x1ee>
 80009a6:	b672      	cpsid	i
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <main+0x1ec>
  osKernelInitialize();
 80009aa:	f003 fb3d 	bl	8004028 <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80009ae:	4a0e      	ldr	r2, [pc, #56]	; (80009e8 <main+0x22c>)
 80009b0:	4621      	mov	r1, r4
 80009b2:	480e      	ldr	r0, [pc, #56]	; (80009ec <main+0x230>)
 80009b4:	f003 fb64 	bl	8004080 <osThreadNew>
 80009b8:	4b0d      	ldr	r3, [pc, #52]	; (80009f0 <main+0x234>)
 80009ba:	6018      	str	r0, [r3, #0]
  osKernelStart();
 80009bc:	f003 fb46 	bl	800404c <osKernelStart>
  while (1)
 80009c0:	e7fe      	b.n	80009c0 <main+0x204>
 80009c2:	bf00      	nop
 80009c4:	58024400 	.word	0x58024400
 80009c8:	58021400 	.word	0x58021400
 80009cc:	58020400 	.word	0x58020400
 80009d0:	58021000 	.word	0x58021000
 80009d4:	58020800 	.word	0x58020800
 80009d8:	58021800 	.word	0x58021800
 80009dc:	58020000 	.word	0x58020000
 80009e0:	24000264 	.word	0x24000264
 80009e4:	40004800 	.word	0x40004800
 80009e8:	08008ce0 	.word	0x08008ce0
 80009ec:	080006c5 	.word	0x080006c5
 80009f0:	24000260 	.word	0x24000260

080009f4 <Error_Handler>:
 80009f4:	b672      	cpsid	i
  while (1)
 80009f6:	e7fe      	b.n	80009f6 <Error_Handler+0x2>

080009f8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f8:	4b0a      	ldr	r3, [pc, #40]	; (8000a24 <HAL_MspInit+0x2c>)
{
 80009fa:	b082      	sub	sp, #8

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009fc:	210f      	movs	r1, #15
 80009fe:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a02:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 8000a06:	f042 0202 	orr.w	r2, r2, #2
 8000a0a:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a0e:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a10:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000a14:	f003 0302 	and.w	r3, r3, #2
 8000a18:	9301      	str	r3, [sp, #4]
 8000a1a:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1c:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a1e:	f000 b99b 	b.w	8000d58 <HAL_NVIC_SetPriority>
 8000a22:	bf00      	nop
 8000a24:	58024400 	.word	0x58024400

08000a28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a28:	b510      	push	{r4, lr}
 8000a2a:	b0b6      	sub	sp, #216	; 0xd8
 8000a2c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2e:	2214      	movs	r2, #20
 8000a30:	2100      	movs	r1, #0
 8000a32:	a803      	add	r0, sp, #12
 8000a34:	f005 f83c 	bl	8005ab0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a38:	22b8      	movs	r2, #184	; 0xb8
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	a808      	add	r0, sp, #32
 8000a3e:	f005 f837 	bl	8005ab0 <memset>
  if(huart->Instance==USART3)
 8000a42:	6822      	ldr	r2, [r4, #0]
 8000a44:	4b19      	ldr	r3, [pc, #100]	; (8000aac <HAL_UART_MspInit+0x84>)
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d12e      	bne.n	8000aa8 <HAL_UART_MspInit+0x80>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000a4a:	2302      	movs	r3, #2
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a4c:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000a4e:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a50:	f001 f87e 	bl	8001b50 <HAL_RCCEx_PeriphCLKConfig>
 8000a54:	b108      	cbz	r0, 8000a5a <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8000a56:	f7ff ffcd 	bl	80009f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a5a:	4b15      	ldr	r3, [pc, #84]	; (8000ab0 <HAL_UART_MspInit+0x88>)
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a5c:	a903      	add	r1, sp, #12
 8000a5e:	4815      	ldr	r0, [pc, #84]	; (8000ab4 <HAL_UART_MspInit+0x8c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a60:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 8000a64:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000a68:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
 8000a6c:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 8000a70:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8000a74:	9201      	str	r2, [sp, #4]
 8000a76:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a78:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 8000a7c:	f042 0208 	orr.w	r2, r2, #8
 8000a80:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a84:	f44f 7240 	mov.w	r2, #768	; 0x300
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a88:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000a8c:	f003 0308 	and.w	r3, r3, #8
 8000a90:	9302      	str	r3, [sp, #8]
 8000a92:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9c:	e9cd 3305 	strd	r3, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000aa0:	2307      	movs	r3, #7
 8000aa2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aa4:	f000 f99e 	bl	8000de4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000aa8:	b036      	add	sp, #216	; 0xd8
 8000aaa:	bd10      	pop	{r4, pc}
 8000aac:	40004800 	.word	0x40004800
 8000ab0:	58024400 	.word	0x58024400
 8000ab4:	58020c00 	.word	0x58020c00

08000ab8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ab8:	e7fe      	b.n	8000ab8 <NMI_Handler>

08000aba <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aba:	e7fe      	b.n	8000aba <HardFault_Handler>

08000abc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000abc:	e7fe      	b.n	8000abc <MemManage_Handler>

08000abe <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000abe:	e7fe      	b.n	8000abe <BusFault_Handler>

08000ac0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <UsageFault_Handler>

08000ac2 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ac2:	4770      	bx	lr

08000ac4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ac4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ac6:	f000 f923 	bl	8000d10 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000aca:	f004 fad9 	bl	8005080 <xTaskGetSchedulerState>
 8000ace:	2801      	cmp	r0, #1
 8000ad0:	d003      	beq.n	8000ada <SysTick_Handler+0x16>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ad2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  xPortSysTickHandler();
 8000ad6:	f004 bddd 	b.w	8005694 <xPortSysTickHandler>
}
 8000ada:	bd08      	pop	{r3, pc}

08000adc <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8000adc:	2001      	movs	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <_kill>:

int _kill(int pid, int sig)
{
 8000ae0:	b508      	push	{r3, lr}
	errno = EINVAL;
 8000ae2:	f004 ffad 	bl	8005a40 <__errno>
 8000ae6:	2316      	movs	r3, #22
 8000ae8:	6003      	str	r3, [r0, #0]
	return -1;
}
 8000aea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000aee:	bd08      	pop	{r3, pc}

08000af0 <_exit>:

void _exit (int status)
{
 8000af0:	b508      	push	{r3, lr}
	errno = EINVAL;
 8000af2:	f004 ffa5 	bl	8005a40 <__errno>
 8000af6:	2316      	movs	r3, #22
 8000af8:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8000afa:	e7fe      	b.n	8000afa <_exit+0xa>

08000afc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000afc:	b570      	push	{r4, r5, r6, lr}
 8000afe:	460d      	mov	r5, r1
 8000b00:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b02:	460e      	mov	r6, r1
 8000b04:	1b73      	subs	r3, r6, r5
 8000b06:	429c      	cmp	r4, r3
 8000b08:	dc01      	bgt.n	8000b0e <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8000b0e:	f3af 8000 	nop.w
 8000b12:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b16:	e7f5      	b.n	8000b04 <_read+0x8>

08000b18 <_close>:
}

int _close(int file)
{
	return -1;
}
 8000b18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b1c:	4770      	bx	lr

08000b1e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8000b1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8000b22:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8000b24:	604b      	str	r3, [r1, #4]
}
 8000b26:	4770      	bx	lr

08000b28 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8000b28:	2001      	movs	r0, #1
 8000b2a:	4770      	bx	lr

08000b2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b30:	4a0b      	ldr	r2, [pc, #44]	; (8000b60 <_sbrk+0x30>)
{
 8000b32:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000b34:	6811      	ldr	r1, [r2, #0]
{
 8000b36:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000b38:	b909      	cbnz	r1, 8000b3e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8000b3a:	490a      	ldr	r1, [pc, #40]	; (8000b64 <_sbrk+0x34>)
 8000b3c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b3e:	6810      	ldr	r0, [r2, #0]
 8000b40:	4909      	ldr	r1, [pc, #36]	; (8000b68 <_sbrk+0x38>)
 8000b42:	4c0a      	ldr	r4, [pc, #40]	; (8000b6c <_sbrk+0x3c>)
 8000b44:	4403      	add	r3, r0
 8000b46:	1b09      	subs	r1, r1, r4
 8000b48:	428b      	cmp	r3, r1
 8000b4a:	d906      	bls.n	8000b5a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000b4c:	f004 ff78 	bl	8005a40 <__errno>
 8000b50:	230c      	movs	r3, #12
 8000b52:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000b54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000b58:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8000b5a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000b5c:	e7fc      	b.n	8000b58 <_sbrk+0x28>
 8000b5e:	bf00      	nop
 8000b60:	240002f4 	.word	0x240002f4
 8000b64:	240fb060 	.word	0x240fb060
 8000b68:	24100000 	.word	0x24100000
 8000b6c:	00000400 	.word	0x00000400

08000b70 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b70:	4a20      	ldr	r2, [pc, #128]	; (8000bf4 <SystemInit+0x84>)
 8000b72:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000b76:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b7a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b7e:	4a1e      	ldr	r2, [pc, #120]	; (8000bf8 <SystemInit+0x88>)
 8000b80:	6813      	ldr	r3, [r2, #0]
 8000b82:	f003 030f 	and.w	r3, r3, #15
 8000b86:	2b02      	cmp	r3, #2
 8000b88:	d805      	bhi.n	8000b96 <SystemInit+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b8a:	6813      	ldr	r3, [r2, #0]
 8000b8c:	f023 030f 	bic.w	r3, r3, #15
 8000b90:	f043 0303 	orr.w	r3, r3, #3
 8000b94:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b96:	4b19      	ldr	r3, [pc, #100]	; (8000bfc <SystemInit+0x8c>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	f042 0201 	orr.w	r2, r2, #1
 8000b9e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ba4:	4a16      	ldr	r2, [pc, #88]	; (8000c00 <SystemInit+0x90>)
 8000ba6:	6819      	ldr	r1, [r3, #0]
 8000ba8:	400a      	ands	r2, r1

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000baa:	4913      	ldr	r1, [pc, #76]	; (8000bf8 <SystemInit+0x88>)
  RCC->CR &= 0xEAF6ED7FU;
 8000bac:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000bae:	680a      	ldr	r2, [r1, #0]
 8000bb0:	f012 0f0c 	tst.w	r2, #12
 8000bb4:	d005      	beq.n	8000bc2 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000bb6:	680a      	ldr	r2, [r1, #0]
 8000bb8:	f022 020f 	bic.w	r2, r2, #15
 8000bbc:	f042 0203 	orr.w	r2, r2, #3
 8000bc0:	600a      	str	r2, [r1, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000bc2:	2200      	movs	r2, #0

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000bc4:	490f      	ldr	r1, [pc, #60]	; (8000c04 <SystemInit+0x94>)
  RCC->CDCFGR1 = 0x00000000;
 8000bc6:	619a      	str	r2, [r3, #24]
  RCC->CDCFGR2 = 0x00000000;
 8000bc8:	61da      	str	r2, [r3, #28]
  RCC->SRDCFGR = 0x00000000;
 8000bca:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8000bcc:	6299      	str	r1, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000bce:	490e      	ldr	r1, [pc, #56]	; (8000c08 <SystemInit+0x98>)
 8000bd0:	62d9      	str	r1, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000bd2:	490e      	ldr	r1, [pc, #56]	; (8000c0c <SystemInit+0x9c>)
 8000bd4:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000bd6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000bd8:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000bda:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000bdc:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000bde:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000be0:	6819      	ldr	r1, [r3, #0]
 8000be2:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8000be6:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000be8:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bea:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000bee:	4b08      	ldr	r3, [pc, #32]	; (8000c10 <SystemInit+0xa0>)
 8000bf0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000bf2:	4770      	bx	lr
 8000bf4:	e000ed00 	.word	0xe000ed00
 8000bf8:	52002000 	.word	0x52002000
 8000bfc:	58024400 	.word	0x58024400
 8000c00:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c04:	02020200 	.word	0x02020200
 8000c08:	01ff0000 	.word	0x01ff0000
 8000c0c:	01010280 	.word	0x01010280
 8000c10:	52004000 	.word	0x52004000

08000c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c18:	f7ff ffaa 	bl	8000b70 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c1c:	480c      	ldr	r0, [pc, #48]	; (8000c50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c1e:	490d      	ldr	r1, [pc, #52]	; (8000c54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c20:	4a0d      	ldr	r2, [pc, #52]	; (8000c58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c24:	e002      	b.n	8000c2c <LoopCopyDataInit>

08000c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2a:	3304      	adds	r3, #4

08000c2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8000c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c30:	d3f9      	bcc.n	8000c26 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c32:	4a0a      	ldr	r2, [pc, #40]	; (8000c5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c34:	4c0a      	ldr	r4, [pc, #40]	; (8000c60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c38:	e001      	b.n	8000c3e <LoopFillZerobss>

08000c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c3c:	3204      	adds	r2, #4

08000c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c40:	d3fb      	bcc.n	8000c3a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c42:	f004 ff03 	bl	8005a4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c46:	f7ff fdb9 	bl	80007bc <main>
  bx  lr
 8000c4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c4c:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8000c50:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000c54:	24000244 	.word	0x24000244
  ldr r2, =_sidata
 8000c58:	0800a2a0 	.word	0x0800a2a0
  ldr r2, =_sbss
 8000c5c:	24000244 	.word	0x24000244
  ldr r4, =_ebss
 8000c60:	240fb060 	.word	0x240fb060

08000c64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC_IRQHandler>
	...

08000c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c68:	b538      	push	{r3, r4, r5, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000c6a:	4b0f      	ldr	r3, [pc, #60]	; (8000ca8 <HAL_InitTick+0x40>)
{
 8000c6c:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 8000c6e:	7818      	ldrb	r0, [r3, #0]
 8000c70:	b908      	cbnz	r0, 8000c76 <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 8000c72:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000c74:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000c76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c7a:	4a0c      	ldr	r2, [pc, #48]	; (8000cac <HAL_InitTick+0x44>)
 8000c7c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000c80:	6810      	ldr	r0, [r2, #0]
 8000c82:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c86:	f000 f899 	bl	8000dbc <HAL_SYSTICK_Config>
 8000c8a:	4604      	mov	r4, r0
 8000c8c:	2800      	cmp	r0, #0
 8000c8e:	d1f0      	bne.n	8000c72 <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c90:	2d0f      	cmp	r5, #15
 8000c92:	d8ee      	bhi.n	8000c72 <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c94:	4602      	mov	r2, r0
 8000c96:	4629      	mov	r1, r5
 8000c98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 f85c 	bl	8000d58 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ca0:	4b03      	ldr	r3, [pc, #12]	; (8000cb0 <HAL_InitTick+0x48>)
 8000ca2:	4620      	mov	r0, r4
 8000ca4:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 8000ca6:	e7e5      	b.n	8000c74 <HAL_InitTick+0xc>
 8000ca8:	24000008 	.word	0x24000008
 8000cac:	24000000 	.word	0x24000000
 8000cb0:	2400000c 	.word	0x2400000c

08000cb4 <HAL_Init>:
{
 8000cb4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb6:	2003      	movs	r0, #3
 8000cb8:	f000 f83c 	bl	8000d34 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8000cbc:	f000 fc4c 	bl	8001558 <HAL_RCC_GetSysClockFreq>
 8000cc0:	490f      	ldr	r1, [pc, #60]	; (8000d00 <HAL_Init+0x4c>)
 8000cc2:	4a10      	ldr	r2, [pc, #64]	; (8000d04 <HAL_Init+0x50>)
 8000cc4:	698b      	ldr	r3, [r1, #24]
 8000cc6:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8000cca:	5cd3      	ldrb	r3, [r2, r3]
 8000ccc:	f003 031f 	and.w	r3, r3, #31
 8000cd0:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8000cd2:	698b      	ldr	r3, [r1, #24]
 8000cd4:	f003 030f 	and.w	r3, r3, #15
 8000cd8:	5cd3      	ldrb	r3, [r2, r3]
 8000cda:	4a0b      	ldr	r2, [pc, #44]	; (8000d08 <HAL_Init+0x54>)
 8000cdc:	f003 031f 	and.w	r3, r3, #31
 8000ce0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce4:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <HAL_Init+0x58>)
 8000ce8:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cea:	200f      	movs	r0, #15
 8000cec:	f7ff ffbc 	bl	8000c68 <HAL_InitTick>
 8000cf0:	4604      	mov	r4, r0
 8000cf2:	b918      	cbnz	r0, 8000cfc <HAL_Init+0x48>
  HAL_MspInit();
 8000cf4:	f7ff fe80 	bl	80009f8 <HAL_MspInit>
}
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000cfc:	2401      	movs	r4, #1
 8000cfe:	e7fb      	b.n	8000cf8 <HAL_Init+0x44>
 8000d00:	58024400 	.word	0x58024400
 8000d04:	08008d04 	.word	0x08008d04
 8000d08:	24000004 	.word	0x24000004
 8000d0c:	24000000 	.word	0x24000000

08000d10 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000d10:	4a03      	ldr	r2, [pc, #12]	; (8000d20 <HAL_IncTick+0x10>)
 8000d12:	4b04      	ldr	r3, [pc, #16]	; (8000d24 <HAL_IncTick+0x14>)
 8000d14:	6811      	ldr	r1, [r2, #0]
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	440b      	add	r3, r1
 8000d1a:	6013      	str	r3, [r2, #0]
}
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	240002f8 	.word	0x240002f8
 8000d24:	24000008 	.word	0x24000008

08000d28 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d28:	4b01      	ldr	r3, [pc, #4]	; (8000d30 <HAL_GetTick+0x8>)
 8000d2a:	6818      	ldr	r0, [r3, #0]
}
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	240002f8 	.word	0x240002f8

08000d34 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d34:	4907      	ldr	r1, [pc, #28]	; (8000d54 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d36:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d38:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d3a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000d42:	0412      	lsls	r2, r2, #16
 8000d44:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000d50:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000d52:	4770      	bx	lr
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b16      	ldr	r3, [pc, #88]	; (8000db4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5a:	b530      	push	{r4, r5, lr}
 8000d5c:	68dc      	ldr	r4, [r3, #12]
 8000d5e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d62:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d66:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d68:	2d04      	cmp	r5, #4
 8000d6a:	bf28      	it	cs
 8000d6c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d6e:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d74:	bf8c      	ite	hi
 8000d76:	3c03      	subhi	r4, #3
 8000d78:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d7a:	fa03 f505 	lsl.w	r5, r3, r5
  if ((int32_t)(IRQn) >= 0)
 8000d7e:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d80:	fa03 f304 	lsl.w	r3, r3, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d84:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d88:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d8c:	fa01 f104 	lsl.w	r1, r1, r4
 8000d90:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d94:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000d98:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000d9a:	db06      	blt.n	8000daa <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000da0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000da4:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000da8:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000daa:	f000 000f 	and.w	r0, r0, #15
 8000dae:	4a02      	ldr	r2, [pc, #8]	; (8000db8 <HAL_NVIC_SetPriority+0x60>)
 8000db0:	5413      	strb	r3, [r2, r0]
 8000db2:	e7f9      	b.n	8000da8 <HAL_NVIC_SetPriority+0x50>
 8000db4:	e000ed00 	.word	0xe000ed00
 8000db8:	e000ed14 	.word	0xe000ed14

08000dbc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dbc:	3801      	subs	r0, #1
 8000dbe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000dc2:	d20b      	bcs.n	8000ddc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dc4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc8:	4a05      	ldr	r2, [pc, #20]	; (8000de0 <HAL_SYSTICK_Config+0x24>)
 8000dca:	21f0      	movs	r1, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dcc:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dce:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dd4:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dd6:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dd8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dda:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000ddc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000dde:	4770      	bx	lr
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000de4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 8000de8:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dea:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 8000fb8 <HAL_GPIO_Init+0x1d4>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dee:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000df2:	680a      	ldr	r2, [r1, #0]
 8000df4:	fa32 f503 	lsrs.w	r5, r2, r3
 8000df8:	d102      	bne.n	8000e00 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 8000dfa:	b003      	add	sp, #12
 8000dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000e00:	f04f 0e01 	mov.w	lr, #1
 8000e04:	fa0e fe03 	lsl.w	lr, lr, r3
    if (iocurrent != 0x00U)
 8000e08:	ea1e 0202 	ands.w	r2, lr, r2
 8000e0c:	f000 80bd 	beq.w	8000f8a <HAL_GPIO_Init+0x1a6>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e10:	684e      	ldr	r6, [r1, #4]
 8000e12:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e16:	f04f 0c03 	mov.w	ip, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e1a:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e1e:	fa0c fc08 	lsl.w	ip, ip, r8
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e22:	1e6f      	subs	r7, r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e24:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e28:	2f01      	cmp	r7, #1
 8000e2a:	d834      	bhi.n	8000e96 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8000e2c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e2e:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e32:	68cf      	ldr	r7, [r1, #12]
 8000e34:	fa07 f708 	lsl.w	r7, r7, r8
 8000e38:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8000e3c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000e3e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e40:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e44:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8000e48:	409f      	lsls	r7, r3
 8000e4a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000e4e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000e50:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e52:	2d02      	cmp	r5, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e54:	ea07 0e0c 	and.w	lr, r7, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e58:	688f      	ldr	r7, [r1, #8]
 8000e5a:	fa07 f708 	lsl.w	r7, r7, r8
 8000e5e:	ea47 070e 	orr.w	r7, r7, lr
      GPIOx->PUPDR = temp;
 8000e62:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e64:	d119      	bne.n	8000e9a <HAL_GPIO_Init+0xb6>
        temp = GPIOx->AFR[position >> 3U];
 8000e66:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e6a:	f003 0b07 	and.w	fp, r3, #7
 8000e6e:	f04f 0e0f 	mov.w	lr, #15
 8000e72:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8000e76:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8000e7a:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e7e:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000e82:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e86:	690f      	ldr	r7, [r1, #16]
 8000e88:	fa07 f70b 	lsl.w	r7, r7, fp
 8000e8c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000e90:	f8ca 7020 	str.w	r7, [sl, #32]
 8000e94:	e001      	b.n	8000e9a <HAL_GPIO_Init+0xb6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e96:	2d03      	cmp	r5, #3
 8000e98:	d1da      	bne.n	8000e50 <HAL_GPIO_Init+0x6c>
      temp = GPIOx->MODER;
 8000e9a:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e9c:	fa05 f508 	lsl.w	r5, r5, r8
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ea0:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ea4:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ea8:	ea47 0705 	orr.w	r7, r7, r5
      GPIOx->MODER = temp;
 8000eac:	6007      	str	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000eae:	d06c      	beq.n	8000f8a <HAL_GPIO_Init+0x1a6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb0:	f8d9 5154 	ldr.w	r5, [r9, #340]	; 0x154
 8000eb4:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000eb8:	f003 0c03 	and.w	ip, r3, #3
 8000ebc:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec0:	f045 0502 	orr.w	r5, r5, #2
 8000ec4:	f107 47b0 	add.w	r7, r7, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000ec8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ecc:	f8c9 5154 	str.w	r5, [r9, #340]	; 0x154
 8000ed0:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000ed4:	f8d9 5154 	ldr.w	r5, [r9, #340]	; 0x154
 8000ed8:	f005 0502 	and.w	r5, r5, #2
 8000edc:	9501      	str	r5, [sp, #4]
 8000ede:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000ee0:	fa0e f50c 	lsl.w	r5, lr, ip
        temp = SYSCFG->EXTICR[position >> 2U];
 8000ee4:	f8d7 8008 	ldr.w	r8, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000ee8:	ea28 0e05 	bic.w	lr, r8, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000eec:	4d31      	ldr	r5, [pc, #196]	; (8000fb4 <HAL_GPIO_Init+0x1d0>)
 8000eee:	42a8      	cmp	r0, r5
 8000ef0:	d04d      	beq.n	8000f8e <HAL_GPIO_Init+0x1aa>
 8000ef2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ef6:	42a8      	cmp	r0, r5
 8000ef8:	d04b      	beq.n	8000f92 <HAL_GPIO_Init+0x1ae>
 8000efa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000efe:	42a8      	cmp	r0, r5
 8000f00:	d049      	beq.n	8000f96 <HAL_GPIO_Init+0x1b2>
 8000f02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f06:	42a8      	cmp	r0, r5
 8000f08:	d047      	beq.n	8000f9a <HAL_GPIO_Init+0x1b6>
 8000f0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f0e:	42a8      	cmp	r0, r5
 8000f10:	d045      	beq.n	8000f9e <HAL_GPIO_Init+0x1ba>
 8000f12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f16:	42a8      	cmp	r0, r5
 8000f18:	d043      	beq.n	8000fa2 <HAL_GPIO_Init+0x1be>
 8000f1a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f1e:	42a8      	cmp	r0, r5
 8000f20:	d041      	beq.n	8000fa6 <HAL_GPIO_Init+0x1c2>
 8000f22:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f26:	42a8      	cmp	r0, r5
 8000f28:	d03f      	beq.n	8000faa <HAL_GPIO_Init+0x1c6>
 8000f2a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f2e:	42a8      	cmp	r0, r5
 8000f30:	d03d      	beq.n	8000fae <HAL_GPIO_Init+0x1ca>
 8000f32:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f36:	42a8      	cmp	r0, r5
 8000f38:	bf0c      	ite	eq
 8000f3a:	2509      	moveq	r5, #9
 8000f3c:	250a      	movne	r5, #10
 8000f3e:	fa05 f50c 	lsl.w	r5, r5, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f42:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f46:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f4a:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8000f4c:	ea6f 0702 	mvn.w	r7, r2
        temp = EXTI->RTSR1;
 8000f50:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8000f52:	bf0c      	ite	eq
 8000f54:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8000f56:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f58:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        EXTI->RTSR1 = temp;
 8000f5c:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8000f5e:	6865      	ldr	r5, [r4, #4]
        temp &= ~(iocurrent);
 8000f60:	bf0c      	ite	eq
 8000f62:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8000f64:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f66:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        EXTI->FTSR1 = temp;
 8000f6a:	6065      	str	r5, [r4, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8000f6c:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
        temp &= ~(iocurrent);
 8000f70:	bf0c      	ite	eq
 8000f72:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8000f74:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f76:	03f6      	lsls	r6, r6, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8000f78:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8000f7c:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
        temp &= ~(iocurrent);
 8000f80:	bf54      	ite	pl
 8000f82:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8000f84:	4315      	orrmi	r5, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8000f86:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
    position++;
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	e731      	b.n	8000df2 <HAL_GPIO_Init+0xe>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f8e:	2500      	movs	r5, #0
 8000f90:	e7d5      	b.n	8000f3e <HAL_GPIO_Init+0x15a>
 8000f92:	2501      	movs	r5, #1
 8000f94:	e7d3      	b.n	8000f3e <HAL_GPIO_Init+0x15a>
 8000f96:	2502      	movs	r5, #2
 8000f98:	e7d1      	b.n	8000f3e <HAL_GPIO_Init+0x15a>
 8000f9a:	2503      	movs	r5, #3
 8000f9c:	e7cf      	b.n	8000f3e <HAL_GPIO_Init+0x15a>
 8000f9e:	2504      	movs	r5, #4
 8000fa0:	e7cd      	b.n	8000f3e <HAL_GPIO_Init+0x15a>
 8000fa2:	2505      	movs	r5, #5
 8000fa4:	e7cb      	b.n	8000f3e <HAL_GPIO_Init+0x15a>
 8000fa6:	2506      	movs	r5, #6
 8000fa8:	e7c9      	b.n	8000f3e <HAL_GPIO_Init+0x15a>
 8000faa:	2507      	movs	r5, #7
 8000fac:	e7c7      	b.n	8000f3e <HAL_GPIO_Init+0x15a>
 8000fae:	2508      	movs	r5, #8
 8000fb0:	e7c5      	b.n	8000f3e <HAL_GPIO_Init+0x15a>
 8000fb2:	bf00      	nop
 8000fb4:	58020000 	.word	0x58020000
 8000fb8:	58024400 	.word	0x58024400

08000fbc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fbc:	b10a      	cbz	r2, 8000fc2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000fbe:	6181      	str	r1, [r0, #24]
  }
}
 8000fc0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000fc2:	0409      	lsls	r1, r1, #16
 8000fc4:	e7fb      	b.n	8000fbe <HAL_GPIO_WritePin+0x2>
	...

08000fc8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000fc8:	b570      	push	{r4, r5, r6, lr}

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8000fca:	4d1c      	ldr	r5, [pc, #112]	; (800103c <HAL_PWREx_ConfigSupply+0x74>)
{
 8000fcc:	4604      	mov	r4, r0
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8000fce:	68eb      	ldr	r3, [r5, #12]
 8000fd0:	f003 0307 	and.w	r3, r3, #7
 8000fd4:	2b06      	cmp	r3, #6
 8000fd6:	d006      	beq.n	8000fe6 <HAL_PWREx_ConfigSupply+0x1e>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000fd8:	68e8      	ldr	r0, [r5, #12]
 8000fda:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000fde:	1b00      	subs	r0, r0, r4
 8000fe0:	bf18      	it	ne
 8000fe2:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8000fe4:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000fe6:	68eb      	ldr	r3, [r5, #12]
 8000fe8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000fec:	4303      	orrs	r3, r0
 8000fee:	60eb      	str	r3, [r5, #12]
  tickstart = HAL_GetTick ();
 8000ff0:	f7ff fe9a 	bl	8000d28 <HAL_GetTick>
 8000ff4:	4606      	mov	r6, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000ff6:	686b      	ldr	r3, [r5, #4]
 8000ff8:	049a      	lsls	r2, r3, #18
 8000ffa:	d508      	bpl.n	800100e <HAL_PWREx_ConfigSupply+0x46>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8000ffc:	f1a4 031d 	sub.w	r3, r4, #29
 8001000:	2b01      	cmp	r3, #1
 8001002:	d90c      	bls.n	800101e <HAL_PWREx_ConfigSupply+0x56>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001004:	3c2d      	subs	r4, #45	; 0x2d
 8001006:	2c01      	cmp	r4, #1
 8001008:	d909      	bls.n	800101e <HAL_PWREx_ConfigSupply+0x56>
  return HAL_OK;
 800100a:	2000      	movs	r0, #0
 800100c:	e7ea      	b.n	8000fe4 <HAL_PWREx_ConfigSupply+0x1c>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800100e:	f7ff fe8b 	bl	8000d28 <HAL_GetTick>
 8001012:	1b80      	subs	r0, r0, r6
 8001014:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001018:	d9ed      	bls.n	8000ff6 <HAL_PWREx_ConfigSupply+0x2e>
      return HAL_ERROR;
 800101a:	2001      	movs	r0, #1
 800101c:	e7e2      	b.n	8000fe4 <HAL_PWREx_ConfigSupply+0x1c>
    tickstart = HAL_GetTick ();
 800101e:	f7ff fe83 	bl	8000d28 <HAL_GetTick>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001022:	4d06      	ldr	r5, [pc, #24]	; (800103c <HAL_PWREx_ConfigSupply+0x74>)
    tickstart = HAL_GetTick ();
 8001024:	4604      	mov	r4, r0
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001026:	68eb      	ldr	r3, [r5, #12]
 8001028:	03db      	lsls	r3, r3, #15
 800102a:	d4ee      	bmi.n	800100a <HAL_PWREx_ConfigSupply+0x42>
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800102c:	f7ff fe7c 	bl	8000d28 <HAL_GetTick>
 8001030:	1b00      	subs	r0, r0, r4
 8001032:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001036:	d9f6      	bls.n	8001026 <HAL_PWREx_ConfigSupply+0x5e>
 8001038:	e7ef      	b.n	800101a <HAL_PWREx_ConfigSupply+0x52>
 800103a:	bf00      	nop
 800103c:	58024800 	.word	0x58024800

08001040 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001042:	4604      	mov	r4, r0
 8001044:	b908      	cbnz	r0, 800104a <HAL_RCC_OscConfig+0xa>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
      {
        return HAL_ERROR;
 8001046:	2001      	movs	r0, #1
 8001048:	e07f      	b.n	800114a <HAL_RCC_OscConfig+0x10a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800104a:	6803      	ldr	r3, [r0, #0]
 800104c:	07df      	lsls	r7, r3, #31
 800104e:	d453      	bmi.n	80010f8 <HAL_RCC_OscConfig+0xb8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001050:	6823      	ldr	r3, [r4, #0]
 8001052:	079e      	lsls	r6, r3, #30
 8001054:	f100 80b9 	bmi.w	80011ca <HAL_RCC_OscConfig+0x18a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001058:	6823      	ldr	r3, [r4, #0]
 800105a:	06da      	lsls	r2, r3, #27
 800105c:	d51c      	bpl.n	8001098 <HAL_RCC_OscConfig+0x58>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800105e:	4b99      	ldr	r3, [pc, #612]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
 8001060:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001062:	6a99      	ldr	r1, [r3, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001064:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001068:	2a08      	cmp	r2, #8
 800106a:	d007      	beq.n	800107c <HAL_RCC_OscConfig+0x3c>
 800106c:	2a18      	cmp	r2, #24
 800106e:	f040 80fb 	bne.w	8001268 <HAL_RCC_OscConfig+0x228>
 8001072:	f001 0203 	and.w	r2, r1, #3
 8001076:	2a01      	cmp	r2, #1
 8001078:	f040 80f6 	bne.w	8001268 <HAL_RCC_OscConfig+0x228>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	05db      	lsls	r3, r3, #23
 8001080:	d502      	bpl.n	8001088 <HAL_RCC_OscConfig+0x48>
 8001082:	69e3      	ldr	r3, [r4, #28]
 8001084:	2b80      	cmp	r3, #128	; 0x80
 8001086:	d1de      	bne.n	8001046 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001088:	4a8e      	ldr	r2, [pc, #568]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
 800108a:	6a21      	ldr	r1, [r4, #32]
 800108c:	68d3      	ldr	r3, [r2, #12]
 800108e:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8001092:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001096:	60d3      	str	r3, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001098:	6823      	ldr	r3, [r4, #0]
 800109a:	0719      	lsls	r1, r3, #28
 800109c:	f100 8116 	bmi.w	80012cc <HAL_RCC_OscConfig+0x28c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80010a0:	6823      	ldr	r3, [r4, #0]
 80010a2:	069a      	lsls	r2, r3, #26
 80010a4:	f100 8137 	bmi.w	8001316 <HAL_RCC_OscConfig+0x2d6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010a8:	6823      	ldr	r3, [r4, #0]
 80010aa:	075d      	lsls	r5, r3, #29
 80010ac:	d51e      	bpl.n	80010ec <HAL_RCC_OscConfig+0xac>
    PWR->CR1 |= PWR_CR1_DBP;
 80010ae:	4d86      	ldr	r5, [pc, #536]	; (80012c8 <HAL_RCC_OscConfig+0x288>)
 80010b0:	682b      	ldr	r3, [r5, #0]
 80010b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b6:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80010b8:	f7ff fe36 	bl	8000d28 <HAL_GetTick>
 80010bc:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80010be:	682b      	ldr	r3, [r5, #0]
 80010c0:	05da      	lsls	r2, r3, #23
 80010c2:	f140 814d 	bpl.w	8001360 <HAL_RCC_OscConfig+0x320>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010c6:	68a3      	ldr	r3, [r4, #8]
 80010c8:	4d7e      	ldr	r5, [pc, #504]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	f040 814f 	bne.w	800136e <HAL_RCC_OscConfig+0x32e>
 80010d0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010d8:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80010dc:	f7ff fe24 	bl	8000d28 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80010e0:	4e78      	ldr	r6, [pc, #480]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
      tickstart = HAL_GetTick();
 80010e2:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80010e4:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80010e6:	079b      	lsls	r3, r3, #30
 80010e8:	f140 817d 	bpl.w	80013e6 <HAL_RCC_OscConfig+0x3a6>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010ec:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80010ee:	2800      	cmp	r0, #0
 80010f0:	f040 8180 	bne.w	80013f4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }
  return HAL_OK;
 80010f4:	2000      	movs	r0, #0
 80010f6:	e028      	b.n	800114a <HAL_RCC_OscConfig+0x10a>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010f8:	4b72      	ldr	r3, [pc, #456]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
 80010fa:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80010fc:	6a99      	ldr	r1, [r3, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010fe:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001102:	2a10      	cmp	r2, #16
 8001104:	d005      	beq.n	8001112 <HAL_RCC_OscConfig+0xd2>
 8001106:	2a18      	cmp	r2, #24
 8001108:	d10a      	bne.n	8001120 <HAL_RCC_OscConfig+0xe0>
 800110a:	f001 0203 	and.w	r2, r1, #3
 800110e:	2a02      	cmp	r2, #2
 8001110:	d106      	bne.n	8001120 <HAL_RCC_OscConfig+0xe0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	039d      	lsls	r5, r3, #14
 8001116:	d59b      	bpl.n	8001050 <HAL_RCC_OscConfig+0x10>
 8001118:	6863      	ldr	r3, [r4, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d198      	bne.n	8001050 <HAL_RCC_OscConfig+0x10>
 800111e:	e792      	b.n	8001046 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001120:	6862      	ldr	r2, [r4, #4]
 8001122:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001126:	d111      	bne.n	800114c <HAL_RCC_OscConfig+0x10c>
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800112e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001130:	f7ff fdfa 	bl	8000d28 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001134:	4e63      	ldr	r6, [pc, #396]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
        tickstart = HAL_GetTick();
 8001136:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001138:	6833      	ldr	r3, [r6, #0]
 800113a:	0398      	lsls	r0, r3, #14
 800113c:	d488      	bmi.n	8001050 <HAL_RCC_OscConfig+0x10>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800113e:	f7ff fdf3 	bl	8000d28 <HAL_GetTick>
 8001142:	1b40      	subs	r0, r0, r5
 8001144:	2864      	cmp	r0, #100	; 0x64
 8001146:	d9f7      	bls.n	8001138 <HAL_RCC_OscConfig+0xf8>
            return HAL_TIMEOUT;
 8001148:	2003      	movs	r0, #3
}
 800114a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800114c:	4d5d      	ldr	r5, [pc, #372]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
 800114e:	682b      	ldr	r3, [r5, #0]
 8001150:	b9ba      	cbnz	r2, 8001182 <HAL_RCC_OscConfig+0x142>
 8001152:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001156:	602b      	str	r3, [r5, #0]
 8001158:	682b      	ldr	r3, [r5, #0]
 800115a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800115e:	602b      	str	r3, [r5, #0]
 8001160:	682b      	ldr	r3, [r5, #0]
 8001162:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001166:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001168:	f7ff fdde 	bl	8000d28 <HAL_GetTick>
 800116c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800116e:	682b      	ldr	r3, [r5, #0]
 8001170:	0399      	lsls	r1, r3, #14
 8001172:	f57f af6d 	bpl.w	8001050 <HAL_RCC_OscConfig+0x10>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001176:	f7ff fdd7 	bl	8000d28 <HAL_GetTick>
 800117a:	1b80      	subs	r0, r0, r6
 800117c:	2864      	cmp	r0, #100	; 0x64
 800117e:	d9f6      	bls.n	800116e <HAL_RCC_OscConfig+0x12e>
 8001180:	e7e2      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001182:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001186:	d10b      	bne.n	80011a0 <HAL_RCC_OscConfig+0x160>
 8001188:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800118c:	602b      	str	r3, [r5, #0]
 800118e:	682b      	ldr	r3, [r5, #0]
 8001190:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001194:	602b      	str	r3, [r5, #0]
 8001196:	682b      	ldr	r3, [r5, #0]
 8001198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800119c:	602b      	str	r3, [r5, #0]
 800119e:	e7c7      	b.n	8001130 <HAL_RCC_OscConfig+0xf0>
 80011a0:	f5b2 1fa8 	cmp.w	r2, #1376256	; 0x150000
 80011a4:	d106      	bne.n	80011b4 <HAL_RCC_OscConfig+0x174>
 80011a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011aa:	602b      	str	r3, [r5, #0]
 80011ac:	682b      	ldr	r3, [r5, #0]
 80011ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80011b2:	e7ef      	b.n	8001194 <HAL_RCC_OscConfig+0x154>
 80011b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011b8:	602b      	str	r3, [r5, #0]
 80011ba:	682b      	ldr	r3, [r5, #0]
 80011bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011c0:	602b      	str	r3, [r5, #0]
 80011c2:	682b      	ldr	r3, [r5, #0]
 80011c4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80011c8:	e7e8      	b.n	800119c <HAL_RCC_OscConfig+0x15c>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011ca:	4b3e      	ldr	r3, [pc, #248]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
 80011cc:	68e1      	ldr	r1, [r4, #12]
 80011ce:	691a      	ldr	r2, [r3, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011d0:	6a98      	ldr	r0, [r3, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80011d2:	f012 0238 	ands.w	r2, r2, #56	; 0x38
 80011d6:	d003      	beq.n	80011e0 <HAL_RCC_OscConfig+0x1a0>
 80011d8:	2a18      	cmp	r2, #24
 80011da:	d121      	bne.n	8001220 <HAL_RCC_OscConfig+0x1e0>
 80011dc:	0782      	lsls	r2, r0, #30
 80011de:	d11f      	bne.n	8001220 <HAL_RCC_OscConfig+0x1e0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	075b      	lsls	r3, r3, #29
 80011e4:	d502      	bpl.n	80011ec <HAL_RCC_OscConfig+0x1ac>
 80011e6:	2900      	cmp	r1, #0
 80011e8:	f43f af2d 	beq.w	8001046 <HAL_RCC_OscConfig+0x6>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80011ec:	4d35      	ldr	r5, [pc, #212]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
 80011ee:	682a      	ldr	r2, [r5, #0]
 80011f0:	f022 0219 	bic.w	r2, r2, #25
 80011f4:	430a      	orrs	r2, r1
 80011f6:	602a      	str	r2, [r5, #0]
          tickstart = HAL_GetTick();
 80011f8:	f7ff fd96 	bl	8000d28 <HAL_GetTick>
 80011fc:	4606      	mov	r6, r0
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011fe:	682b      	ldr	r3, [r5, #0]
 8001200:	075f      	lsls	r7, r3, #29
 8001202:	d507      	bpl.n	8001214 <HAL_RCC_OscConfig+0x1d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001204:	686b      	ldr	r3, [r5, #4]
 8001206:	6922      	ldr	r2, [r4, #16]
 8001208:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800120c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001210:	606b      	str	r3, [r5, #4]
 8001212:	e721      	b.n	8001058 <HAL_RCC_OscConfig+0x18>
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001214:	f7ff fd88 	bl	8000d28 <HAL_GetTick>
 8001218:	1b80      	subs	r0, r0, r6
 800121a:	2802      	cmp	r0, #2
 800121c:	d9ef      	bls.n	80011fe <HAL_RCC_OscConfig+0x1be>
 800121e:	e793      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001220:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001222:	b181      	cbz	r1, 8001246 <HAL_RCC_OscConfig+0x206>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001224:	f022 0219 	bic.w	r2, r2, #25
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001228:	4d26      	ldr	r5, [pc, #152]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800122a:	430a      	orrs	r2, r1
 800122c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800122e:	f7ff fd7b 	bl	8000d28 <HAL_GetTick>
 8001232:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001234:	682b      	ldr	r3, [r5, #0]
 8001236:	0758      	lsls	r0, r3, #29
 8001238:	d4e4      	bmi.n	8001204 <HAL_RCC_OscConfig+0x1c4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800123a:	f7ff fd75 	bl	8000d28 <HAL_GetTick>
 800123e:	1b80      	subs	r0, r0, r6
 8001240:	2802      	cmp	r0, #2
 8001242:	d9f7      	bls.n	8001234 <HAL_RCC_OscConfig+0x1f4>
 8001244:	e780      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_DISABLE();
 8001246:	f022 0201 	bic.w	r2, r2, #1
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800124a:	4e1e      	ldr	r6, [pc, #120]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
        __HAL_RCC_HSI_DISABLE();
 800124c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800124e:	f7ff fd6b 	bl	8000d28 <HAL_GetTick>
 8001252:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001254:	6833      	ldr	r3, [r6, #0]
 8001256:	0759      	lsls	r1, r3, #29
 8001258:	f57f aefe 	bpl.w	8001058 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800125c:	f7ff fd64 	bl	8000d28 <HAL_GetTick>
 8001260:	1b40      	subs	r0, r0, r5
 8001262:	2802      	cmp	r0, #2
 8001264:	d9f6      	bls.n	8001254 <HAL_RCC_OscConfig+0x214>
 8001266:	e76f      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001268:	69e2      	ldr	r2, [r4, #28]
 800126a:	b1c2      	cbz	r2, 800129e <HAL_RCC_OscConfig+0x25e>
        __HAL_RCC_CSI_ENABLE();
 800126c:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800126e:	4d15      	ldr	r5, [pc, #84]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
        __HAL_RCC_CSI_ENABLE();
 8001270:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001274:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001276:	f7ff fd57 	bl	8000d28 <HAL_GetTick>
 800127a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800127c:	682b      	ldr	r3, [r5, #0]
 800127e:	05df      	lsls	r7, r3, #23
 8001280:	d507      	bpl.n	8001292 <HAL_RCC_OscConfig+0x252>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001282:	68eb      	ldr	r3, [r5, #12]
 8001284:	6a22      	ldr	r2, [r4, #32]
 8001286:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800128a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800128e:	60eb      	str	r3, [r5, #12]
 8001290:	e702      	b.n	8001098 <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001292:	f7ff fd49 	bl	8000d28 <HAL_GetTick>
 8001296:	1b80      	subs	r0, r0, r6
 8001298:	2802      	cmp	r0, #2
 800129a:	d9ef      	bls.n	800127c <HAL_RCC_OscConfig+0x23c>
 800129c:	e754      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_CSI_DISABLE();
 800129e:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80012a0:	4e08      	ldr	r6, [pc, #32]	; (80012c4 <HAL_RCC_OscConfig+0x284>)
        __HAL_RCC_CSI_DISABLE();
 80012a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012a6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80012a8:	f7ff fd3e 	bl	8000d28 <HAL_GetTick>
 80012ac:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80012ae:	6833      	ldr	r3, [r6, #0]
 80012b0:	05d8      	lsls	r0, r3, #23
 80012b2:	f57f aef1 	bpl.w	8001098 <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80012b6:	f7ff fd37 	bl	8000d28 <HAL_GetTick>
 80012ba:	1b40      	subs	r0, r0, r5
 80012bc:	2802      	cmp	r0, #2
 80012be:	d9f6      	bls.n	80012ae <HAL_RCC_OscConfig+0x26e>
 80012c0:	e742      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
 80012c2:	bf00      	nop
 80012c4:	58024400 	.word	0x58024400
 80012c8:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80012cc:	6963      	ldr	r3, [r4, #20]
 80012ce:	4da1      	ldr	r5, [pc, #644]	; (8001554 <HAL_RCC_OscConfig+0x514>)
 80012d0:	b183      	cbz	r3, 80012f4 <HAL_RCC_OscConfig+0x2b4>
      __HAL_RCC_LSI_ENABLE();
 80012d2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 80012da:	f7ff fd25 	bl	8000d28 <HAL_GetTick>
 80012de:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80012e0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80012e2:	079b      	lsls	r3, r3, #30
 80012e4:	f53f aedc 	bmi.w	80010a0 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012e8:	f7ff fd1e 	bl	8000d28 <HAL_GetTick>
 80012ec:	1b80      	subs	r0, r0, r6
 80012ee:	2802      	cmp	r0, #2
 80012f0:	d9f6      	bls.n	80012e0 <HAL_RCC_OscConfig+0x2a0>
 80012f2:	e729      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
      __HAL_RCC_LSI_DISABLE();
 80012f4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80012f6:	f023 0301 	bic.w	r3, r3, #1
 80012fa:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 80012fc:	f7ff fd14 	bl	8000d28 <HAL_GetTick>
 8001300:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001302:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001304:	079f      	lsls	r7, r3, #30
 8001306:	f57f aecb 	bpl.w	80010a0 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800130a:	f7ff fd0d 	bl	8000d28 <HAL_GetTick>
 800130e:	1b80      	subs	r0, r0, r6
 8001310:	2802      	cmp	r0, #2
 8001312:	d9f6      	bls.n	8001302 <HAL_RCC_OscConfig+0x2c2>
 8001314:	e718      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001316:	69a3      	ldr	r3, [r4, #24]
 8001318:	4d8e      	ldr	r5, [pc, #568]	; (8001554 <HAL_RCC_OscConfig+0x514>)
 800131a:	b183      	cbz	r3, 800133e <HAL_RCC_OscConfig+0x2fe>
      __HAL_RCC_HSI48_ENABLE();
 800131c:	682b      	ldr	r3, [r5, #0]
 800131e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001322:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001324:	f7ff fd00 	bl	8000d28 <HAL_GetTick>
 8001328:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800132a:	682b      	ldr	r3, [r5, #0]
 800132c:	0498      	lsls	r0, r3, #18
 800132e:	f53f aebb 	bmi.w	80010a8 <HAL_RCC_OscConfig+0x68>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001332:	f7ff fcf9 	bl	8000d28 <HAL_GetTick>
 8001336:	1b80      	subs	r0, r0, r6
 8001338:	2802      	cmp	r0, #2
 800133a:	d9f6      	bls.n	800132a <HAL_RCC_OscConfig+0x2ea>
 800133c:	e704      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
      __HAL_RCC_HSI48_DISABLE();
 800133e:	682b      	ldr	r3, [r5, #0]
 8001340:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001344:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001346:	f7ff fcef 	bl	8000d28 <HAL_GetTick>
 800134a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800134c:	682b      	ldr	r3, [r5, #0]
 800134e:	0499      	lsls	r1, r3, #18
 8001350:	f57f aeaa 	bpl.w	80010a8 <HAL_RCC_OscConfig+0x68>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001354:	f7ff fce8 	bl	8000d28 <HAL_GetTick>
 8001358:	1b80      	subs	r0, r0, r6
 800135a:	2802      	cmp	r0, #2
 800135c:	d9f6      	bls.n	800134c <HAL_RCC_OscConfig+0x30c>
 800135e:	e6f3      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001360:	f7ff fce2 	bl	8000d28 <HAL_GetTick>
 8001364:	1b80      	subs	r0, r0, r6
 8001366:	2864      	cmp	r0, #100	; 0x64
 8001368:	f67f aea9 	bls.w	80010be <HAL_RCC_OscConfig+0x7e>
 800136c:	e6ec      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800136e:	b9d3      	cbnz	r3, 80013a6 <HAL_RCC_OscConfig+0x366>
 8001370:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001372:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001376:	f023 0301 	bic.w	r3, r3, #1
 800137a:	672b      	str	r3, [r5, #112]	; 0x70
 800137c:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800137e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001382:	672b      	str	r3, [r5, #112]	; 0x70
 8001384:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001386:	f023 0304 	bic.w	r3, r3, #4
 800138a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800138c:	f7ff fccc 	bl	8000d28 <HAL_GetTick>
 8001390:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001392:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001394:	0798      	lsls	r0, r3, #30
 8001396:	f57f aea9 	bpl.w	80010ec <HAL_RCC_OscConfig+0xac>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800139a:	f7ff fcc5 	bl	8000d28 <HAL_GetTick>
 800139e:	1b80      	subs	r0, r0, r6
 80013a0:	42b8      	cmp	r0, r7
 80013a2:	d9f6      	bls.n	8001392 <HAL_RCC_OscConfig+0x352>
 80013a4:	e6d0      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013a6:	2b05      	cmp	r3, #5
 80013a8:	d108      	bne.n	80013bc <HAL_RCC_OscConfig+0x37c>
 80013aa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013ac:	f043 0304 	orr.w	r3, r3, #4
 80013b0:	672b      	str	r3, [r5, #112]	; 0x70
 80013b2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013b8:	672b      	str	r3, [r5, #112]	; 0x70
 80013ba:	e689      	b.n	80010d0 <HAL_RCC_OscConfig+0x90>
 80013bc:	2b85      	cmp	r3, #133	; 0x85
 80013be:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013c0:	d106      	bne.n	80013d0 <HAL_RCC_OscConfig+0x390>
 80013c2:	f043 0304 	orr.w	r3, r3, #4
 80013c6:	672b      	str	r3, [r5, #112]	; 0x70
 80013c8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013ce:	e7f3      	b.n	80013b8 <HAL_RCC_OscConfig+0x378>
 80013d0:	f023 0301 	bic.w	r3, r3, #1
 80013d4:	672b      	str	r3, [r5, #112]	; 0x70
 80013d6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013d8:	f023 0304 	bic.w	r3, r3, #4
 80013dc:	672b      	str	r3, [r5, #112]	; 0x70
 80013de:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80013e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013e4:	e677      	b.n	80010d6 <HAL_RCC_OscConfig+0x96>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013e6:	f7ff fc9f 	bl	8000d28 <HAL_GetTick>
 80013ea:	1b40      	subs	r0, r0, r5
 80013ec:	42b8      	cmp	r0, r7
 80013ee:	f67f ae79 	bls.w	80010e4 <HAL_RCC_OscConfig+0xa4>
 80013f2:	e6a9      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80013f4:	4d57      	ldr	r5, [pc, #348]	; (8001554 <HAL_RCC_OscConfig+0x514>)
 80013f6:	692b      	ldr	r3, [r5, #16]
 80013f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80013fc:	2b18      	cmp	r3, #24
 80013fe:	d07a      	beq.n	80014f6 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 8001400:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001402:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001404:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001408:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800140a:	d167      	bne.n	80014dc <HAL_RCC_OscConfig+0x49c>
        tickstart = HAL_GetTick();
 800140c:	f7ff fc8c 	bl	8000d28 <HAL_GetTick>
 8001410:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001412:	682b      	ldr	r3, [r5, #0]
 8001414:	0199      	lsls	r1, r3, #6
 8001416:	d45b      	bmi.n	80014d0 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001418:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800141a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800141c:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 8001420:	f023 0303 	bic.w	r3, r3, #3
 8001424:	4313      	orrs	r3, r2
 8001426:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001428:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800142c:	62ab      	str	r3, [r5, #40]	; 0x28
 800142e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001430:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001432:	3b01      	subs	r3, #1
 8001434:	3a01      	subs	r2, #1
 8001436:	025b      	lsls	r3, r3, #9
 8001438:	0412      	lsls	r2, r2, #16
 800143a:	b29b      	uxth	r3, r3
 800143c:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001440:	4313      	orrs	r3, r2
 8001442:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001444:	3a01      	subs	r2, #1
 8001446:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800144a:	4313      	orrs	r3, r2
 800144c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800144e:	3a01      	subs	r2, #1
 8001450:	0612      	lsls	r2, r2, #24
 8001452:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001456:	4313      	orrs	r3, r2
 8001458:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 800145a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800145c:	f023 0301 	bic.w	r3, r3, #1
 8001460:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001462:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001464:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001466:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800146a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800146e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001472:	636b      	str	r3, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001474:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001476:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001478:	f023 030c 	bic.w	r3, r3, #12
 800147c:	4313      	orrs	r3, r2
 800147e:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001480:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001482:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001484:	f023 0302 	bic.w	r3, r3, #2
 8001488:	4313      	orrs	r3, r2
 800148a:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800148c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800148e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001492:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001494:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001496:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800149a:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800149c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800149e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014a2:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 80014a4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 80014ac:	682b      	ldr	r3, [r5, #0]
 80014ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014b2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80014b4:	f7ff fc38 	bl	8000d28 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80014b8:	4d26      	ldr	r5, [pc, #152]	; (8001554 <HAL_RCC_OscConfig+0x514>)
        tickstart = HAL_GetTick();
 80014ba:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80014bc:	682b      	ldr	r3, [r5, #0]
 80014be:	019a      	lsls	r2, r3, #6
 80014c0:	f53f ae18 	bmi.w	80010f4 <HAL_RCC_OscConfig+0xb4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014c4:	f7ff fc30 	bl	8000d28 <HAL_GetTick>
 80014c8:	1b00      	subs	r0, r0, r4
 80014ca:	2802      	cmp	r0, #2
 80014cc:	d9f6      	bls.n	80014bc <HAL_RCC_OscConfig+0x47c>
 80014ce:	e63b      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014d0:	f7ff fc2a 	bl	8000d28 <HAL_GetTick>
 80014d4:	1b80      	subs	r0, r0, r6
 80014d6:	2802      	cmp	r0, #2
 80014d8:	d99b      	bls.n	8001412 <HAL_RCC_OscConfig+0x3d2>
 80014da:	e635      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
        tickstart = HAL_GetTick();
 80014dc:	f7ff fc24 	bl	8000d28 <HAL_GetTick>
 80014e0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80014e2:	682b      	ldr	r3, [r5, #0]
 80014e4:	019b      	lsls	r3, r3, #6
 80014e6:	f57f ae05 	bpl.w	80010f4 <HAL_RCC_OscConfig+0xb4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ea:	f7ff fc1d 	bl	8000d28 <HAL_GetTick>
 80014ee:	1b00      	subs	r0, r0, r4
 80014f0:	2802      	cmp	r0, #2
 80014f2:	d9f6      	bls.n	80014e2 <HAL_RCC_OscConfig+0x4a2>
 80014f4:	e628      	b.n	8001148 <HAL_RCC_OscConfig+0x108>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014f6:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 80014f8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80014fa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014fc:	f43f ae25 	beq.w	800114a <HAL_RCC_OscConfig+0x10a>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001500:	f002 0103 	and.w	r1, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001504:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001506:	4281      	cmp	r1, r0
 8001508:	f47f ad9d 	bne.w	8001046 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800150c:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001510:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001512:	428a      	cmp	r2, r1
 8001514:	f47f ad97 	bne.w	8001046 <HAL_RCC_OscConfig+0x6>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001518:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800151a:	f3c3 0108 	ubfx	r1, r3, #0, #9
 800151e:	3a01      	subs	r2, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001520:	4291      	cmp	r1, r2
 8001522:	f47f ad90 	bne.w	8001046 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001526:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001528:	f3c3 2146 	ubfx	r1, r3, #9, #7
 800152c:	3a01      	subs	r2, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800152e:	4291      	cmp	r1, r2
 8001530:	f47f ad89 	bne.w	8001046 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001534:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001536:	f3c3 4106 	ubfx	r1, r3, #16, #7
 800153a:	3a01      	subs	r2, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800153c:	4291      	cmp	r1, r2
 800153e:	f47f ad82 	bne.w	8001046 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001542:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001544:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8001548:	3801      	subs	r0, #1
  return HAL_OK;
 800154a:	1a18      	subs	r0, r3, r0
 800154c:	bf18      	it	ne
 800154e:	2001      	movne	r0, #1
 8001550:	e5fb      	b.n	800114a <HAL_RCC_OscConfig+0x10a>
 8001552:	bf00      	nop
 8001554:	58024400 	.word	0x58024400

08001558 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001558:	4b48      	ldr	r3, [pc, #288]	; (800167c <HAL_RCC_GetSysClockFreq+0x124>)
 800155a:	691a      	ldr	r2, [r3, #16]
 800155c:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001560:	2a10      	cmp	r2, #16
{
 8001562:	b530      	push	{r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001564:	f000 8086 	beq.w	8001674 <HAL_RCC_GetSysClockFreq+0x11c>
 8001568:	2a18      	cmp	r2, #24
 800156a:	d00c      	beq.n	8001586 <HAL_RCC_GetSysClockFreq+0x2e>
 800156c:	2a00      	cmp	r2, #0
 800156e:	f040 8083 	bne.w	8001678 <HAL_RCC_GetSysClockFreq+0x120>
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4842      	ldr	r0, [pc, #264]	; (8001680 <HAL_RCC_GetSysClockFreq+0x128>)
 8001576:	f012 0f20 	tst.w	r2, #32
 800157a:	d003      	beq.n	8001584 <HAL_RCC_GetSysClockFreq+0x2c>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001582:	40d8      	lsrs	r0, r3
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8001584:	bd30      	pop	{r4, r5, pc}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001586:	6a99      	ldr	r1, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001588:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800158a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    if (pllm != 0U)
 800158c:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001590:	f3c5 1005 	ubfx	r0, r5, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001594:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    if (pllm != 0U)
 8001596:	d0f5      	beq.n	8001584 <HAL_RCC_GetSysClockFreq+0x2c>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001598:	f3c2 02cc 	ubfx	r2, r2, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800159c:	f004 0401 	and.w	r4, r4, #1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80015a0:	ee07 0a90 	vmov	s15, r0
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80015a4:	f001 0103 	and.w	r1, r1, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80015a8:	4362      	muls	r2, r4
 80015aa:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80015ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015b2:	2901      	cmp	r1, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80015b4:	ee07 2a90 	vmov	s15, r2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80015b8:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
 80015bc:	d04c      	beq.n	8001658 <HAL_RCC_GetSysClockFreq+0x100>
 80015be:	2902      	cmp	r1, #2
 80015c0:	d03c      	beq.n	800163c <HAL_RCC_GetSysClockFreq+0xe4>
 80015c2:	2900      	cmp	r1, #0
 80015c4:	d148      	bne.n	8001658 <HAL_RCC_GetSysClockFreq+0x100>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	0692      	lsls	r2, r2, #26
 80015ca:	d527      	bpl.n	800161c <HAL_RCC_GetSysClockFreq+0xc4>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80015cc:	6819      	ldr	r1, [r3, #0]
 80015ce:	4a2c      	ldr	r2, [pc, #176]	; (8001680 <HAL_RCC_GetSysClockFreq+0x128>)
 80015d0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80015d6:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80015d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015dc:	ee07 2a10 	vmov	s14, r2
 80015e0:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80015e4:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 80015e8:	ee06 3a90 	vmov	s13, r3
 80015ec:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80015f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80015f4:	ee77 7a86 	vadd.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80015f8:	4b20      	ldr	r3, [pc, #128]	; (800167c <HAL_RCC_GetSysClockFreq+0x124>)
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80015fa:	ee67 7a87 	vmul.f32	s15, s15, s14
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80015fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001600:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001604:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001606:	ee07 3a10 	vmov	s14, r3
 800160a:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800160e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001612:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001616:	ee17 0a90 	vmov	r0, s15
 800161a:	e7b3      	b.n	8001584 <HAL_RCC_GetSysClockFreq+0x2c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001622:	ee07 3a10 	vmov	s14, r3
 8001626:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800162a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800162e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8001632:	ed9f 6a14 	vldr	s12, [pc, #80]	; 8001684 <HAL_RCC_GetSysClockFreq+0x12c>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001636:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800163a:	e7dd      	b.n	80015f8 <HAL_RCC_GetSysClockFreq+0xa0>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001642:	ee07 3a10 	vmov	s14, r3
 8001646:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800164a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800164e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8001652:	ed9f 6a0d 	vldr	s12, [pc, #52]	; 8001688 <HAL_RCC_GetSysClockFreq+0x130>
 8001656:	e7ee      	b.n	8001636 <HAL_RCC_GetSysClockFreq+0xde>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800165e:	ee07 3a10 	vmov	s14, r3
 8001662:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001666:	ee77 7a27 	vadd.f32	s15, s14, s15
 800166a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800166e:	ed9f 6a07 	vldr	s12, [pc, #28]	; 800168c <HAL_RCC_GetSysClockFreq+0x134>
 8001672:	e7e0      	b.n	8001636 <HAL_RCC_GetSysClockFreq+0xde>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001674:	4806      	ldr	r0, [pc, #24]	; (8001690 <HAL_RCC_GetSysClockFreq+0x138>)
 8001676:	e785      	b.n	8001584 <HAL_RCC_GetSysClockFreq+0x2c>
    sysclockfreq = CSI_VALUE;
 8001678:	4806      	ldr	r0, [pc, #24]	; (8001694 <HAL_RCC_GetSysClockFreq+0x13c>)
 800167a:	e783      	b.n	8001584 <HAL_RCC_GetSysClockFreq+0x2c>
 800167c:	58024400 	.word	0x58024400
 8001680:	03d09000 	.word	0x03d09000
 8001684:	4c742400 	.word	0x4c742400
 8001688:	4af42400 	.word	0x4af42400
 800168c:	4a742400 	.word	0x4a742400
 8001690:	007a1200 	.word	0x007a1200
 8001694:	003d0900 	.word	0x003d0900

08001698 <HAL_RCC_ClockConfig>:
{
 8001698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800169c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800169e:	4604      	mov	r4, r0
 80016a0:	b910      	cbnz	r0, 80016a8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80016a2:	2001      	movs	r0, #1
}
 80016a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016a8:	4a88      	ldr	r2, [pc, #544]	; (80018cc <HAL_RCC_ClockConfig+0x234>)
 80016aa:	6813      	ldr	r3, [r2, #0]
 80016ac:	f003 030f 	and.w	r3, r3, #15
 80016b0:	428b      	cmp	r3, r1
 80016b2:	f0c0 8093 	bcc.w	80017dc <HAL_RCC_ClockConfig+0x144>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80016b6:	6823      	ldr	r3, [r4, #0]
 80016b8:	075f      	lsls	r7, r3, #29
 80016ba:	f100 809b 	bmi.w	80017f4 <HAL_RCC_ClockConfig+0x15c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016be:	071e      	lsls	r6, r3, #28
 80016c0:	d50b      	bpl.n	80016da <HAL_RCC_ClockConfig+0x42>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 80016c2:	4983      	ldr	r1, [pc, #524]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 80016c4:	6966      	ldr	r6, [r4, #20]
 80016c6:	69c8      	ldr	r0, [r1, #28]
 80016c8:	f000 0070 	and.w	r0, r0, #112	; 0x70
 80016cc:	4286      	cmp	r6, r0
 80016ce:	d904      	bls.n	80016da <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80016d0:	69ca      	ldr	r2, [r1, #28]
 80016d2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80016d6:	4332      	orrs	r2, r6
 80016d8:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016da:	06d8      	lsls	r0, r3, #27
 80016dc:	d50b      	bpl.n	80016f6 <HAL_RCC_ClockConfig+0x5e>
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80016de:	497c      	ldr	r1, [pc, #496]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 80016e0:	69a6      	ldr	r6, [r4, #24]
 80016e2:	69c8      	ldr	r0, [r1, #28]
 80016e4:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80016e8:	4286      	cmp	r6, r0
 80016ea:	d904      	bls.n	80016f6 <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80016ec:	69ca      	ldr	r2, [r1, #28]
 80016ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80016f2:	4332      	orrs	r2, r6
 80016f4:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80016f6:	0699      	lsls	r1, r3, #26
 80016f8:	d50b      	bpl.n	8001712 <HAL_RCC_ClockConfig+0x7a>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80016fa:	4975      	ldr	r1, [pc, #468]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 80016fc:	69e6      	ldr	r6, [r4, #28]
 80016fe:	6a08      	ldr	r0, [r1, #32]
 8001700:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8001704:	4286      	cmp	r6, r0
 8001706:	d904      	bls.n	8001712 <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001708:	6a0a      	ldr	r2, [r1, #32]
 800170a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800170e:	4332      	orrs	r2, r6
 8001710:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001712:	079a      	lsls	r2, r3, #30
 8001714:	d50b      	bpl.n	800172e <HAL_RCC_ClockConfig+0x96>
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8001716:	496e      	ldr	r1, [pc, #440]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 8001718:	68e6      	ldr	r6, [r4, #12]
 800171a:	6988      	ldr	r0, [r1, #24]
 800171c:	f000 000f 	and.w	r0, r0, #15
 8001720:	4286      	cmp	r6, r0
 8001722:	d904      	bls.n	800172e <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001724:	698a      	ldr	r2, [r1, #24]
 8001726:	f022 020f 	bic.w	r2, r2, #15
 800172a:	4332      	orrs	r2, r6
 800172c:	618a      	str	r2, [r1, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800172e:	07df      	lsls	r7, r3, #31
 8001730:	d46e      	bmi.n	8001810 <HAL_RCC_ClockConfig+0x178>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001732:	6823      	ldr	r3, [r4, #0]
 8001734:	079e      	lsls	r6, r3, #30
 8001736:	f100 80a1 	bmi.w	800187c <HAL_RCC_ClockConfig+0x1e4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800173a:	4964      	ldr	r1, [pc, #400]	; (80018cc <HAL_RCC_ClockConfig+0x234>)
 800173c:	680a      	ldr	r2, [r1, #0]
 800173e:	f002 020f 	and.w	r2, r2, #15
 8001742:	42aa      	cmp	r2, r5
 8001744:	f200 80a8 	bhi.w	8001898 <HAL_RCC_ClockConfig+0x200>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001748:	0758      	lsls	r0, r3, #29
 800174a:	f100 80b1 	bmi.w	80018b0 <HAL_RCC_ClockConfig+0x218>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800174e:	0719      	lsls	r1, r3, #28
 8001750:	d50b      	bpl.n	800176a <HAL_RCC_ClockConfig+0xd2>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8001752:	495f      	ldr	r1, [pc, #380]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 8001754:	6965      	ldr	r5, [r4, #20]
 8001756:	69c8      	ldr	r0, [r1, #28]
 8001758:	f000 0070 	and.w	r0, r0, #112	; 0x70
 800175c:	4285      	cmp	r5, r0
 800175e:	d204      	bcs.n	800176a <HAL_RCC_ClockConfig+0xd2>
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001760:	69ca      	ldr	r2, [r1, #28]
 8001762:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001766:	432a      	orrs	r2, r5
 8001768:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800176a:	06da      	lsls	r2, r3, #27
 800176c:	d50b      	bpl.n	8001786 <HAL_RCC_ClockConfig+0xee>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800176e:	4958      	ldr	r1, [pc, #352]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 8001770:	69a5      	ldr	r5, [r4, #24]
 8001772:	69c8      	ldr	r0, [r1, #28]
 8001774:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001778:	4285      	cmp	r5, r0
 800177a:	d204      	bcs.n	8001786 <HAL_RCC_ClockConfig+0xee>
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800177c:	69ca      	ldr	r2, [r1, #28]
 800177e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001782:	432a      	orrs	r2, r5
 8001784:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001786:	069b      	lsls	r3, r3, #26
 8001788:	d50b      	bpl.n	80017a2 <HAL_RCC_ClockConfig+0x10a>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800178a:	4a51      	ldr	r2, [pc, #324]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 800178c:	69e0      	ldr	r0, [r4, #28]
 800178e:	6a11      	ldr	r1, [r2, #32]
 8001790:	f001 0170 	and.w	r1, r1, #112	; 0x70
 8001794:	4288      	cmp	r0, r1
 8001796:	d204      	bcs.n	80017a2 <HAL_RCC_ClockConfig+0x10a>
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001798:	6a13      	ldr	r3, [r2, #32]
 800179a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800179e:	4303      	orrs	r3, r0
 80017a0:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80017a2:	f7ff fed9 	bl	8001558 <HAL_RCC_GetSysClockFreq>
 80017a6:	494a      	ldr	r1, [pc, #296]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 80017a8:	4a4a      	ldr	r2, [pc, #296]	; (80018d4 <HAL_RCC_ClockConfig+0x23c>)
 80017aa:	698b      	ldr	r3, [r1, #24]
 80017ac:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80017b0:	5cd3      	ldrb	r3, [r2, r3]
 80017b2:	f003 031f 	and.w	r3, r3, #31
 80017b6:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80017b8:	698b      	ldr	r3, [r1, #24]
 80017ba:	f003 030f 	and.w	r3, r3, #15
 80017be:	5cd3      	ldrb	r3, [r2, r3]
 80017c0:	4a45      	ldr	r2, [pc, #276]	; (80018d8 <HAL_RCC_ClockConfig+0x240>)
 80017c2:	f003 031f 	and.w	r3, r3, #31
 80017c6:	fa20 f303 	lsr.w	r3, r0, r3
 80017ca:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 80017cc:	4b43      	ldr	r3, [pc, #268]	; (80018dc <HAL_RCC_ClockConfig+0x244>)
 80017ce:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick (uwTickPrio);
 80017d0:	4b43      	ldr	r3, [pc, #268]	; (80018e0 <HAL_RCC_ClockConfig+0x248>)
}
 80017d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 80017d6:	6818      	ldr	r0, [r3, #0]
 80017d8:	f7ff ba46 	b.w	8000c68 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017dc:	6813      	ldr	r3, [r2, #0]
 80017de:	f023 030f 	bic.w	r3, r3, #15
 80017e2:	430b      	orrs	r3, r1
 80017e4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e6:	6813      	ldr	r3, [r2, #0]
 80017e8:	f003 030f 	and.w	r3, r3, #15
 80017ec:	428b      	cmp	r3, r1
 80017ee:	f47f af58 	bne.w	80016a2 <HAL_RCC_ClockConfig+0xa>
 80017f2:	e760      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1e>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80017f4:	4936      	ldr	r1, [pc, #216]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 80017f6:	6926      	ldr	r6, [r4, #16]
 80017f8:	6988      	ldr	r0, [r1, #24]
 80017fa:	f000 0070 	and.w	r0, r0, #112	; 0x70
 80017fe:	4286      	cmp	r6, r0
 8001800:	f67f af5d 	bls.w	80016be <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001804:	698a      	ldr	r2, [r1, #24]
 8001806:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800180a:	4332      	orrs	r2, r6
 800180c:	618a      	str	r2, [r1, #24]
 800180e:	e756      	b.n	80016be <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001810:	4b2f      	ldr	r3, [pc, #188]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 8001812:	68a1      	ldr	r1, [r4, #8]
 8001814:	699a      	ldr	r2, [r3, #24]
 8001816:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 800181a:	430a      	orrs	r2, r1
 800181c:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800181e:	6862      	ldr	r2, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001820:	681b      	ldr	r3, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001822:	2a02      	cmp	r2, #2
 8001824:	d11d      	bne.n	8001862 <HAL_RCC_ClockConfig+0x1ca>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001826:	f413 3f00 	tst.w	r3, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800182a:	f43f af3a 	beq.w	80016a2 <HAL_RCC_ClockConfig+0xa>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800182e:	4e28      	ldr	r6, [pc, #160]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001830:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001834:	6933      	ldr	r3, [r6, #16]
 8001836:	f023 0307 	bic.w	r3, r3, #7
 800183a:	4313      	orrs	r3, r2
 800183c:	6133      	str	r3, [r6, #16]
      tickstart = HAL_GetTick();
 800183e:	f7ff fa73 	bl	8000d28 <HAL_GetTick>
 8001842:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001844:	6933      	ldr	r3, [r6, #16]
 8001846:	6862      	ldr	r2, [r4, #4]
 8001848:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800184c:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8001850:	f43f af6f 	beq.w	8001732 <HAL_RCC_ClockConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001854:	f7ff fa68 	bl	8000d28 <HAL_GetTick>
 8001858:	1bc0      	subs	r0, r0, r7
 800185a:	4540      	cmp	r0, r8
 800185c:	d9f2      	bls.n	8001844 <HAL_RCC_ClockConfig+0x1ac>
            return HAL_TIMEOUT;
 800185e:	2003      	movs	r0, #3
 8001860:	e720      	b.n	80016a4 <HAL_RCC_ClockConfig+0xc>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001862:	2a03      	cmp	r2, #3
 8001864:	d102      	bne.n	800186c <HAL_RCC_ClockConfig+0x1d4>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001866:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800186a:	e7de      	b.n	800182a <HAL_RCC_ClockConfig+0x192>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800186c:	2a01      	cmp	r2, #1
 800186e:	d102      	bne.n	8001876 <HAL_RCC_ClockConfig+0x1de>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001870:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001874:	e7d9      	b.n	800182a <HAL_RCC_ClockConfig+0x192>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001876:	f013 0f04 	tst.w	r3, #4
 800187a:	e7d6      	b.n	800182a <HAL_RCC_ClockConfig+0x192>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800187c:	4914      	ldr	r1, [pc, #80]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 800187e:	68e6      	ldr	r6, [r4, #12]
 8001880:	6988      	ldr	r0, [r1, #24]
 8001882:	f000 000f 	and.w	r0, r0, #15
 8001886:	4286      	cmp	r6, r0
 8001888:	f4bf af57 	bcs.w	800173a <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800188c:	698a      	ldr	r2, [r1, #24]
 800188e:	f022 020f 	bic.w	r2, r2, #15
 8001892:	4332      	orrs	r2, r6
 8001894:	618a      	str	r2, [r1, #24]
 8001896:	e750      	b.n	800173a <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001898:	680a      	ldr	r2, [r1, #0]
 800189a:	f022 020f 	bic.w	r2, r2, #15
 800189e:	432a      	orrs	r2, r5
 80018a0:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a2:	680a      	ldr	r2, [r1, #0]
 80018a4:	f002 020f 	and.w	r2, r2, #15
 80018a8:	42aa      	cmp	r2, r5
 80018aa:	f47f aefa 	bne.w	80016a2 <HAL_RCC_ClockConfig+0xa>
 80018ae:	e74b      	b.n	8001748 <HAL_RCC_ClockConfig+0xb0>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80018b0:	4907      	ldr	r1, [pc, #28]	; (80018d0 <HAL_RCC_ClockConfig+0x238>)
 80018b2:	6925      	ldr	r5, [r4, #16]
 80018b4:	6988      	ldr	r0, [r1, #24]
 80018b6:	f000 0070 	and.w	r0, r0, #112	; 0x70
 80018ba:	4285      	cmp	r5, r0
 80018bc:	f4bf af47 	bcs.w	800174e <HAL_RCC_ClockConfig+0xb6>
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80018c0:	698a      	ldr	r2, [r1, #24]
 80018c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018c6:	432a      	orrs	r2, r5
 80018c8:	618a      	str	r2, [r1, #24]
 80018ca:	e740      	b.n	800174e <HAL_RCC_ClockConfig+0xb6>
 80018cc:	52002000 	.word	0x52002000
 80018d0:	58024400 	.word	0x58024400
 80018d4:	08008d04 	.word	0x08008d04
 80018d8:	24000004 	.word	0x24000004
 80018dc:	24000000 	.word	0x24000000
 80018e0:	2400000c 	.word	0x2400000c

080018e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018e4:	b510      	push	{r4, lr}
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80018e6:	4c0c      	ldr	r4, [pc, #48]	; (8001918 <HAL_RCC_GetHCLKFreq+0x34>)
 80018e8:	f7ff fe36 	bl	8001558 <HAL_RCC_GetSysClockFreq>
 80018ec:	490b      	ldr	r1, [pc, #44]	; (800191c <HAL_RCC_GetHCLKFreq+0x38>)
 80018ee:	69a3      	ldr	r3, [r4, #24]
 80018f0:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80018f4:	5cca      	ldrb	r2, [r1, r3]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80018f6:	69a3      	ldr	r3, [r4, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 80018f8:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80018fc:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8001900:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001904:	5ccb      	ldrb	r3, [r1, r3]
 8001906:	f003 031f 	and.w	r3, r3, #31
 800190a:	fa22 f003 	lsr.w	r0, r2, r3
 800190e:	4b04      	ldr	r3, [pc, #16]	; (8001920 <HAL_RCC_GetHCLKFreq+0x3c>)
 8001910:	6018      	str	r0, [r3, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001912:	4b04      	ldr	r3, [pc, #16]	; (8001924 <HAL_RCC_GetHCLKFreq+0x40>)
 8001914:	601a      	str	r2, [r3, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8001916:	bd10      	pop	{r4, pc}
 8001918:	58024400 	.word	0x58024400
 800191c:	08008d04 	.word	0x08008d04
 8001920:	24000004 	.word	0x24000004
 8001924:	24000000 	.word	0x24000000

08001928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001928:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800192a:	f7ff ffdb 	bl	80018e4 <HAL_RCC_GetHCLKFreq>
 800192e:	4b05      	ldr	r3, [pc, #20]	; (8001944 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001930:	4a05      	ldr	r2, [pc, #20]	; (8001948 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001932:	69db      	ldr	r3, [r3, #28]
 8001934:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001938:	5cd3      	ldrb	r3, [r2, r3]
 800193a:	f003 031f 	and.w	r3, r3, #31
#endif
}
 800193e:	40d8      	lsrs	r0, r3
 8001940:	bd08      	pop	{r3, pc}
 8001942:	bf00      	nop
 8001944:	58024400 	.word	0x58024400
 8001948:	08008d04 	.word	0x08008d04

0800194c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800194c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 800194e:	f7ff ffc9 	bl	80018e4 <HAL_RCC_GetHCLKFreq>
 8001952:	4b05      	ldr	r3, [pc, #20]	; (8001968 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001954:	4a05      	ldr	r2, [pc, #20]	; (800196c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001956:	69db      	ldr	r3, [r3, #28]
 8001958:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800195c:	5cd3      	ldrb	r3, [r2, r3]
 800195e:	f003 031f 	and.w	r3, r3, #31
#endif
}
 8001962:	40d8      	lsrs	r0, r3
 8001964:	bd08      	pop	{r3, pc}
 8001966:	bf00      	nop
 8001968:	58024400 	.word	0x58024400
 800196c:	08008d04 	.word	0x08008d04

08001970 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8001970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001972:	4c3a      	ldr	r4, [pc, #232]	; (8001a5c <RCCEx_PLL2_Config+0xec>)
{
 8001974:	4606      	mov	r6, r0
 8001976:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001978:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	2b03      	cmp	r3, #3
 8001980:	d069      	beq.n	8001a56 <RCCEx_PLL2_Config+0xe6>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8001982:	6823      	ldr	r3, [r4, #0]
 8001984:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001988:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800198a:	f7ff f9cd 	bl	8000d28 <HAL_GetTick>
 800198e:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8001990:	6823      	ldr	r3, [r4, #0]
 8001992:	011a      	lsls	r2, r3, #4
 8001994:	d44b      	bmi.n	8001a2e <RCCEx_PLL2_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8001996:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001998:	6832      	ldr	r2, [r6, #0]
 800199a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800199e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80019a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80019a4:	68b3      	ldr	r3, [r6, #8]
 80019a6:	68f2      	ldr	r2, [r6, #12]
 80019a8:	3b01      	subs	r3, #1
 80019aa:	3a01      	subs	r2, #1
 80019ac:	025b      	lsls	r3, r3, #9
 80019ae:	0412      	lsls	r2, r2, #16
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80019b6:	4313      	orrs	r3, r2
 80019b8:	6872      	ldr	r2, [r6, #4]
 80019ba:	3a01      	subs	r2, #1
 80019bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019c0:	4313      	orrs	r3, r2
 80019c2:	6932      	ldr	r2, [r6, #16]
 80019c4:	3a01      	subs	r2, #1
 80019c6:	0612      	lsls	r2, r2, #24
 80019c8:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80019cc:	4313      	orrs	r3, r2
 80019ce:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80019d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019d2:	6972      	ldr	r2, [r6, #20]
 80019d4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80019d8:	4313      	orrs	r3, r2
 80019da:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80019dc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019de:	69b2      	ldr	r2, [r6, #24]
 80019e0:	f023 0320 	bic.w	r3, r3, #32
 80019e4:	4313      	orrs	r3, r2
 80019e6:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80019e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80019ea:	f023 0310 	bic.w	r3, r3, #16
 80019ee:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80019f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80019f2:	69f2      	ldr	r2, [r6, #28]
 80019f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80019f8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80019fc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001a00:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8001a02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a04:	f043 0310 	orr.w	r3, r3, #16
 8001a08:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001a0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001a0c:	b9b5      	cbnz	r5, 8001a3c <RCCEx_PLL2_Config+0xcc>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001a0e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001a12:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8001a14:	4c11      	ldr	r4, [pc, #68]	; (8001a5c <RCCEx_PLL2_Config+0xec>)
 8001a16:	6823      	ldr	r3, [r4, #0]
 8001a18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a1c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a1e:	f7ff f983 	bl	8000d28 <HAL_GetTick>
 8001a22:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8001a24:	6823      	ldr	r3, [r4, #0]
 8001a26:	011b      	lsls	r3, r3, #4
 8001a28:	d50f      	bpl.n	8001a4a <RCCEx_PLL2_Config+0xda>
    }

  }


  return status;
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	e005      	b.n	8001a3a <RCCEx_PLL2_Config+0xca>
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001a2e:	f7ff f97b 	bl	8000d28 <HAL_GetTick>
 8001a32:	1bc0      	subs	r0, r0, r7
 8001a34:	2802      	cmp	r0, #2
 8001a36:	d9ab      	bls.n	8001990 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8001a38:	2003      	movs	r0, #3
}
 8001a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001a3c:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8001a3e:	bf0c      	ite	eq
 8001a40:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001a44:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8001a48:	e7e3      	b.n	8001a12 <RCCEx_PLL2_Config+0xa2>
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001a4a:	f7ff f96d 	bl	8000d28 <HAL_GetTick>
 8001a4e:	1b40      	subs	r0, r0, r5
 8001a50:	2802      	cmp	r0, #2
 8001a52:	d9e7      	bls.n	8001a24 <RCCEx_PLL2_Config+0xb4>
 8001a54:	e7f0      	b.n	8001a38 <RCCEx_PLL2_Config+0xc8>
    return HAL_ERROR;
 8001a56:	2001      	movs	r0, #1
 8001a58:	e7ef      	b.n	8001a3a <RCCEx_PLL2_Config+0xca>
 8001a5a:	bf00      	nop
 8001a5c:	58024400 	.word	0x58024400

08001a60 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8001a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001a62:	4c3a      	ldr	r4, [pc, #232]	; (8001b4c <RCCEx_PLL3_Config+0xec>)
{
 8001a64:	4606      	mov	r6, r0
 8001a66:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001a68:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a6a:	f003 0303 	and.w	r3, r3, #3
 8001a6e:	2b03      	cmp	r3, #3
 8001a70:	d069      	beq.n	8001b46 <RCCEx_PLL3_Config+0xe6>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8001a72:	6823      	ldr	r3, [r4, #0]
 8001a74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a78:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a7a:	f7ff f955 	bl	8000d28 <HAL_GetTick>
 8001a7e:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8001a80:	6823      	ldr	r3, [r4, #0]
 8001a82:	009a      	lsls	r2, r3, #2
 8001a84:	d44b      	bmi.n	8001b1e <RCCEx_PLL3_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8001a86:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a88:	6832      	ldr	r2, [r6, #0]
 8001a8a:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8001a8e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001a92:	62a3      	str	r3, [r4, #40]	; 0x28
 8001a94:	68b3      	ldr	r3, [r6, #8]
 8001a96:	68f2      	ldr	r2, [r6, #12]
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	3a01      	subs	r2, #1
 8001a9c:	025b      	lsls	r3, r3, #9
 8001a9e:	0412      	lsls	r2, r2, #16
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	6872      	ldr	r2, [r6, #4]
 8001aaa:	3a01      	subs	r2, #1
 8001aac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	6932      	ldr	r2, [r6, #16]
 8001ab4:	3a01      	subs	r2, #1
 8001ab6:	0612      	lsls	r2, r2, #24
 8001ab8:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001abc:	4313      	orrs	r3, r2
 8001abe:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8001ac0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ac2:	6972      	ldr	r2, [r6, #20]
 8001ac4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8001acc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ace:	69b2      	ldr	r2, [r6, #24]
 8001ad0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8001ad8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ada:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ade:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8001ae0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ae2:	69f2      	ldr	r2, [r6, #28]
 8001ae4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ae8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001aec:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001af0:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8001af2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af8:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001afa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001afc:	b9b5      	cbnz	r5, 8001b2c <RCCEx_PLL3_Config+0xcc>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001afe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001b02:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8001b04:	4c11      	ldr	r4, [pc, #68]	; (8001b4c <RCCEx_PLL3_Config+0xec>)
 8001b06:	6823      	ldr	r3, [r4, #0]
 8001b08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b0c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b0e:	f7ff f90b 	bl	8000d28 <HAL_GetTick>
 8001b12:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8001b14:	6823      	ldr	r3, [r4, #0]
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	d50f      	bpl.n	8001b3a <RCCEx_PLL3_Config+0xda>
    }

  }


  return status;
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	e005      	b.n	8001b2a <RCCEx_PLL3_Config+0xca>
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001b1e:	f7ff f903 	bl	8000d28 <HAL_GetTick>
 8001b22:	1bc0      	subs	r0, r0, r7
 8001b24:	2802      	cmp	r0, #2
 8001b26:	d9ab      	bls.n	8001a80 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8001b28:	2003      	movs	r0, #3
}
 8001b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001b2c:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8001b2e:	bf0c      	ite	eq
 8001b30:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001b34:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8001b38:	e7e3      	b.n	8001b02 <RCCEx_PLL3_Config+0xa2>
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001b3a:	f7ff f8f5 	bl	8000d28 <HAL_GetTick>
 8001b3e:	1b40      	subs	r0, r0, r5
 8001b40:	2802      	cmp	r0, #2
 8001b42:	d9e7      	bls.n	8001b14 <RCCEx_PLL3_Config+0xb4>
 8001b44:	e7f0      	b.n	8001b28 <RCCEx_PLL3_Config+0xc8>
    return HAL_ERROR;
 8001b46:	2001      	movs	r0, #1
 8001b48:	e7ef      	b.n	8001b2a <RCCEx_PLL3_Config+0xca>
 8001b4a:	bf00      	nop
 8001b4c:	58024400 	.word	0x58024400

08001b50 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001b54:	6806      	ldr	r6, [r0, #0]
{
 8001b56:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001b58:	f016 6600 	ands.w	r6, r6, #134217728	; 0x8000000
 8001b5c:	d009      	beq.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x22>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001b5e:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8001b60:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b64:	d02c      	beq.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8001b66:	d811      	bhi.n	8001b8c <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8001b68:	b1e3      	cbz	r3, 8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8001b6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001b6e:	d01f      	beq.n	8001bb0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001b70:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001b72:	682b      	ldr	r3, [r5, #0]
 8001b74:	05d8      	lsls	r0, r3, #23
 8001b76:	f140 80d3 	bpl.w	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001b7a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8001b7c:	2b04      	cmp	r3, #4
 8001b7e:	f200 80ce 	bhi.w	8001d1e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8001b82:	e8df f003 	tbb	[pc, r3]
 8001b86:	2922      	.short	0x2922
 8001b88:	27c6      	.short	0x27c6
 8001b8a:	27          	.byte	0x27
 8001b8b:	00          	.byte	0x00
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001b8c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001b90:	d1ee      	bne.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x20>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8001b92:	4aaa      	ldr	r2, [pc, #680]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001b94:	2600      	movs	r6, #0
 8001b96:	6ea9      	ldr	r1, [r5, #104]	; 0x68
 8001b98:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001b9a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001b9e:	430b      	orrs	r3, r1
 8001ba0:	6513      	str	r3, [r2, #80]	; 0x50
 8001ba2:	e7e6      	b.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x22>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ba4:	4aa5      	ldr	r2, [pc, #660]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001ba6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001ba8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bac:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8001bae:	e7f0      	b.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0x42>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001bb0:	2102      	movs	r1, #2
 8001bb2:	3004      	adds	r0, #4
 8001bb4:	f7ff fedc 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001bb8:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001bba:	2800      	cmp	r0, #0
 8001bbc:	d1d9      	bne.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x22>
 8001bbe:	e7e8      	b.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0x42>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001bc0:	2102      	movs	r1, #2
 8001bc2:	3024      	adds	r0, #36	; 0x24
 8001bc4:	f7ff ff4c 	bl	8001a60 <RCCEx_PLL3_Config>
 8001bc8:	e7f6      	b.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x68>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001bca:	4a9c      	ldr	r2, [pc, #624]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001bcc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001bce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bd2:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8001bd4:	4634      	mov	r4, r6
 8001bd6:	e004      	b.n	8001be2 <HAL_RCCEx_PeriphCLKConfig+0x92>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001bd8:	2100      	movs	r1, #0
 8001bda:	1d28      	adds	r0, r5, #4
 8001bdc:	f7ff fec8 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001be0:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 8001be2:	2c00      	cmp	r4, #0
 8001be4:	f040 809e 	bne.w	8001d24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001be8:	4a94      	ldr	r2, [pc, #592]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001bea:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8001bec:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001bee:	f023 0307 	bic.w	r3, r3, #7
 8001bf2:	430b      	orrs	r3, r1
 8001bf4:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8001bf6:	682b      	ldr	r3, [r5, #0]
 8001bf8:	0599      	lsls	r1, r3, #22
 8001bfa:	d50d      	bpl.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0xc8>
    switch(PeriphClkInit->Sai2AClockSelection)
 8001bfc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001bfe:	2b80      	cmp	r3, #128	; 0x80
 8001c00:	f000 80af 	beq.w	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8001c04:	f200 8090 	bhi.w	8001d28 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 809e 	beq.w	8001d4a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8001c0e:	2b40      	cmp	r3, #64	; 0x40
 8001c10:	f000 80a1 	beq.w	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8001c14:	2601      	movs	r6, #1
 8001c16:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8001c18:	682b      	ldr	r3, [r5, #0]
 8001c1a:	055a      	lsls	r2, r3, #21
 8001c1c:	d50f      	bpl.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0xee>
    switch(PeriphClkInit->Sai2BClockSelection)
 8001c1e:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8001c20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c24:	f000 80c3 	beq.w	8001dae <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8001c28:	f200 80a3 	bhi.w	8001d72 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 80b2 	beq.w	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x246>
 8001c32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c36:	f000 80b4 	beq.w	8001da2 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8001c3a:	2601      	movs	r6, #1
 8001c3c:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8001c3e:	682b      	ldr	r3, [r5, #0]
 8001c40:	019b      	lsls	r3, r3, #6
 8001c42:	d50d      	bpl.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x110>
    switch(PeriphClkInit->OspiClockSelection)
 8001c44:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001c46:	2b20      	cmp	r3, #32
 8001c48:	f000 80cb 	beq.w	8001de2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8001c4c:	f200 80b7 	bhi.w	8001dbe <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 80b7 	beq.w	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8001c56:	2b10      	cmp	r3, #16
 8001c58:	f000 80bd 	beq.w	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8001c5c:	2601      	movs	r6, #1
 8001c5e:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8001c60:	682b      	ldr	r3, [r5, #0]
 8001c62:	04df      	lsls	r7, r3, #19
 8001c64:	d50f      	bpl.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001c66:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001c68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c6c:	f000 80dd 	beq.w	8001e2a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8001c70:	f200 80bf 	bhi.w	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f000 80cc 	beq.w	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8001c7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c7e:	f000 80ce 	beq.w	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8001c82:	2601      	movs	r6, #1
 8001c84:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8001c86:	682b      	ldr	r3, [r5, #0]
 8001c88:	0498      	lsls	r0, r3, #18
 8001c8a:	d50f      	bpl.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0x15c>
    switch(PeriphClkInit->Spi45ClockSelection)
 8001c8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001c8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001c92:	f000 80ed 	beq.w	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x320>
 8001c96:	f200 80d3 	bhi.w	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 80d9 	beq.w	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x302>
 8001ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ca4:	f000 80de 	beq.w	8001e64 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8001ca8:	2601      	movs	r6, #1
 8001caa:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8001cac:	682b      	ldr	r3, [r5, #0]
 8001cae:	0459      	lsls	r1, r3, #17
 8001cb0:	d510      	bpl.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x184>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001cb2:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 8001cb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001cba:	f000 80ff 	beq.w	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8001cbe:	f200 80df 	bhi.w	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f000 80e7 	beq.w	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x346>
 8001cc8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ccc:	f000 80f0 	beq.w	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8001cd0:	2601      	movs	r6, #1
 8001cd2:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001cd4:	682b      	ldr	r3, [r5, #0]
 8001cd6:	041a      	lsls	r2, r3, #16
 8001cd8:	d50d      	bpl.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    switch(PeriphClkInit->FdcanClockSelection)
 8001cda:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001cdc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ce0:	f000 80f4 	beq.w	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x37c>
 8001ce4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ce8:	f000 80fe 	beq.w	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	f000 80f2 	beq.w	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8001cf2:	2601      	movs	r6, #1
 8001cf4:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8001cf6:	682b      	ldr	r3, [r5, #0]
 8001cf8:	01db      	lsls	r3, r3, #7
 8001cfa:	f140 810b 	bpl.w	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    switch(PeriphClkInit->FmcClockSelection)
 8001cfe:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	f200 814b 	bhi.w	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x44c>
 8001d06:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001d0a:	00fc      	.short	0x00fc
 8001d0c:	014300f7 	.word	0x014300f7
 8001d10:	00fc      	.short	0x00fc
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001d12:	2100      	movs	r1, #0
 8001d14:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001d18:	f7ff fea2 	bl	8001a60 <RCCEx_PLL3_Config>
 8001d1c:	e760      	b.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001d1e:	2601      	movs	r6, #1
 8001d20:	4634      	mov	r4, r6
 8001d22:	e768      	b.n	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8001d24:	4626      	mov	r6, r4
 8001d26:	e766      	b.n	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    switch(PeriphClkInit->Sai2AClockSelection)
 8001d28:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001d2c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001d30:	d002      	beq.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001d32:	2bc0      	cmp	r3, #192	; 0xc0
 8001d34:	f47f af6e 	bne.w	8001c14 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    if(ret == HAL_OK)
 8001d38:	b9cc      	cbnz	r4, 8001d6e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8001d3a:	4a40      	ldr	r2, [pc, #256]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001d3c:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8001d3e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001d40:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 8001d44:	430b      	orrs	r3, r1
 8001d46:	6513      	str	r3, [r2, #80]	; 0x50
 8001d48:	e766      	b.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001d4a:	4a3c      	ldr	r2, [pc, #240]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001d4c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001d4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d52:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001d54:	e7f0      	b.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001d56:	2100      	movs	r1, #0
 8001d58:	1d28      	adds	r0, r5, #4
 8001d5a:	f7ff fe09 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001d5e:	4604      	mov	r4, r0
      break;
 8001d60:	e7ea      	b.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001d62:	2100      	movs	r1, #0
 8001d64:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001d68:	f7ff fe7a 	bl	8001a60 <RCCEx_PLL3_Config>
 8001d6c:	e7f7      	b.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8001d6e:	4626      	mov	r6, r4
 8001d70:	e752      	b.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0xc8>
    switch(PeriphClkInit->Sai2BClockSelection)
 8001d72:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001d76:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001d7a:	d003      	beq.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8001d7c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001d80:	f47f af5b 	bne.w	8001c3a <HAL_RCCEx_PeriphCLKConfig+0xea>
    if(ret == HAL_OK)
 8001d84:	b9cc      	cbnz	r4, 8001dba <HAL_RCCEx_PeriphCLKConfig+0x26a>
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8001d86:	4a2d      	ldr	r2, [pc, #180]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001d88:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 8001d8a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001d8c:	f423 6360 	bic.w	r3, r3, #3584	; 0xe00
 8001d90:	430b      	orrs	r3, r1
 8001d92:	6513      	str	r3, [r2, #80]	; 0x50
 8001d94:	e753      	b.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0xee>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001d96:	4a29      	ldr	r2, [pc, #164]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001d98:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001d9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d9e:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001da0:	e7f0      	b.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x234>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001da2:	2100      	movs	r1, #0
 8001da4:	1d28      	adds	r0, r5, #4
 8001da6:	f7ff fde3 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001daa:	4604      	mov	r4, r0
      break;
 8001dac:	e7ea      	b.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x234>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001dae:	2100      	movs	r1, #0
 8001db0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001db4:	f7ff fe54 	bl	8001a60 <RCCEx_PLL3_Config>
 8001db8:	e7f7      	b.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8001dba:	4626      	mov	r6, r4
 8001dbc:	e73f      	b.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0xee>
    switch(PeriphClkInit->OspiClockSelection)
 8001dbe:	2b30      	cmp	r3, #48	; 0x30
 8001dc0:	f47f af4c 	bne.w	8001c5c <HAL_RCCEx_PeriphCLKConfig+0x10c>
    if(ret == HAL_OK)
 8001dc4:	b99c      	cbnz	r4, 8001dee <HAL_RCCEx_PeriphCLKConfig+0x29e>
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8001dc6:	4a1d      	ldr	r2, [pc, #116]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001dc8:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 8001dca:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001dcc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001dd0:	430b      	orrs	r3, r1
 8001dd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dd4:	e744      	b.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x110>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001dd6:	4a19      	ldr	r2, [pc, #100]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001dd8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001dda:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dde:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001de0:	e7f0      	b.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001de2:	2102      	movs	r1, #2
 8001de4:	1d28      	adds	r0, r5, #4
 8001de6:	f7ff fdc3 	bl	8001970 <RCCEx_PLL2_Config>
 8001dea:	4604      	mov	r4, r0
      break;
 8001dec:	e7ea      	b.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8001dee:	4626      	mov	r6, r4
 8001df0:	e736      	b.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x110>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001df2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001df6:	d003      	beq.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8001df8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001dfc:	f47f af41 	bne.w	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x132>
    if(ret == HAL_OK)
 8001e00:	b9cc      	cbnz	r4, 8001e36 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8001e02:	4a0e      	ldr	r2, [pc, #56]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001e04:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8001e06:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001e08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001e0c:	430b      	orrs	r3, r1
 8001e0e:	6513      	str	r3, [r2, #80]	; 0x50
 8001e10:	e739      	b.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x136>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e12:	4a0a      	ldr	r2, [pc, #40]	; (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001e14:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001e16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e1a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001e1c:	e7f0      	b.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001e1e:	2100      	movs	r1, #0
 8001e20:	1d28      	adds	r0, r5, #4
 8001e22:	f7ff fda5 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001e26:	4604      	mov	r4, r0
      break;
 8001e28:	e7ea      	b.n	8001e00 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001e30:	f7ff fe16 	bl	8001a60 <RCCEx_PLL3_Config>
 8001e34:	e7f7      	b.n	8001e26 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8001e36:	4626      	mov	r6, r4
 8001e38:	e725      	b.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8001e3a:	bf00      	nop
 8001e3c:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 8001e40:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001e44:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8001e48:	d003      	beq.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x302>
 8001e4a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001e4e:	f47f af2b 	bne.w	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    if(ret == HAL_OK)
 8001e52:	b99c      	cbnz	r4, 8001e7c <HAL_RCCEx_PeriphCLKConfig+0x32c>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8001e54:	4a92      	ldr	r2, [pc, #584]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8001e56:	6e69      	ldr	r1, [r5, #100]	; 0x64
 8001e58:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001e5a:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8001e5e:	430b      	orrs	r3, r1
 8001e60:	6513      	str	r3, [r2, #80]	; 0x50
 8001e62:	e723      	b.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0x15c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001e64:	2101      	movs	r1, #1
 8001e66:	1d28      	adds	r0, r5, #4
 8001e68:	f7ff fd82 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001e6c:	4604      	mov	r4, r0
      break;
 8001e6e:	e7f0      	b.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x302>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001e70:	2101      	movs	r1, #1
 8001e72:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001e76:	f7ff fdf3 	bl	8001a60 <RCCEx_PLL3_Config>
 8001e7a:	e7f7      	b.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8001e7c:	4626      	mov	r6, r4
 8001e7e:	e715      	b.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0x15c>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001e80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e84:	d007      	beq.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x346>
 8001e86:	d810      	bhi.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8001e88:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001e8c:	d003      	beq.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x346>
 8001e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e92:	f47f af1d 	bne.w	8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x180>
    if(ret == HAL_OK)
 8001e96:	b9bc      	cbnz	r4, 8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x378>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8001e98:	4a81      	ldr	r2, [pc, #516]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8001e9a:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 8001e9e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001ea0:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8001ea4:	430b      	orrs	r3, r1
 8001ea6:	6593      	str	r3, [r2, #88]	; 0x58
 8001ea8:	e714      	b.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x184>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001eaa:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8001eae:	e7f0      	b.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x342>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	1d28      	adds	r0, r5, #4
 8001eb4:	f7ff fd5c 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001eb8:	4604      	mov	r4, r0
      break;
 8001eba:	e7ec      	b.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x346>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001ec2:	f7ff fdcd 	bl	8001a60 <RCCEx_PLL3_Config>
 8001ec6:	e7f7      	b.n	8001eb8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8001ec8:	4626      	mov	r6, r4
 8001eca:	e703      	b.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ecc:	4a74      	ldr	r2, [pc, #464]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8001ece:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001ed0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ed4:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8001ed6:	b96c      	cbnz	r4, 8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001ed8:	4a71      	ldr	r2, [pc, #452]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8001eda:	6f69      	ldr	r1, [r5, #116]	; 0x74
 8001edc:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001ede:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001ee2:	430b      	orrs	r3, r1
 8001ee4:	6513      	str	r3, [r2, #80]	; 0x50
 8001ee6:	e706      	b.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001ee8:	2101      	movs	r1, #1
 8001eea:	1d28      	adds	r0, r5, #4
 8001eec:	f7ff fd40 	bl	8001970 <RCCEx_PLL2_Config>
 8001ef0:	4604      	mov	r4, r0
      break;
 8001ef2:	e7f0      	b.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8001ef4:	4626      	mov	r6, r4
 8001ef6:	e6fe      	b.n	8001cf6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ef8:	4a69      	ldr	r2, [pc, #420]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8001efa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f00:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8001f02:	2c00      	cmp	r4, #0
 8001f04:	d14d      	bne.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8001f06:	4a66      	ldr	r2, [pc, #408]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8001f08:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8001f0a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001f0c:	f023 0303 	bic.w	r3, r3, #3
 8001f10:	430b      	orrs	r3, r1
 8001f12:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f14:	682b      	ldr	r3, [r5, #0]
 8001f16:	025f      	lsls	r7, r3, #9
 8001f18:	d54d      	bpl.n	8001fb6 <HAL_RCCEx_PeriphCLKConfig+0x466>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f1a:	4f62      	ldr	r7, [pc, #392]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x554>)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f22:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8001f24:	f7fe ff00 	bl	8000d28 <HAL_GetTick>
 8001f28:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	05d8      	lsls	r0, r3, #23
 8001f2e:	d53a      	bpl.n	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x456>
    if(ret == HAL_OK)
 8001f30:	2c00      	cmp	r4, #0
 8001f32:	d16d      	bne.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8001f34:	4b5a      	ldr	r3, [pc, #360]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8001f36:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
 8001f3a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f3c:	4042      	eors	r2, r0
 8001f3e:	f412 7f40 	tst.w	r2, #768	; 0x300
 8001f42:	d00b      	beq.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x40c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f44:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f46:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f48:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f4c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8001f50:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f52:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001f54:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001f58:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8001f5a:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8001f5c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8001f60:	d041      	beq.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0x496>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f62:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 8001f66:	494e      	ldr	r1, [pc, #312]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8001f68:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001f6c:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001f70:	d14a      	bne.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 8001f72:	6908      	ldr	r0, [r1, #16]
 8001f74:	4a4c      	ldr	r2, [pc, #304]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001f76:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 8001f7a:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8001f7e:	4302      	orrs	r2, r0
 8001f80:	610a      	str	r2, [r1, #16]
 8001f82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f86:	4a46      	ldr	r2, [pc, #280]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8001f88:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001f8a:	430b      	orrs	r3, r1
 8001f8c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f8e:	e012      	b.n	8001fb6 <HAL_RCCEx_PeriphCLKConfig+0x466>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001f90:	2102      	movs	r1, #2
 8001f92:	1d28      	adds	r0, r5, #4
 8001f94:	f7ff fcec 	bl	8001970 <RCCEx_PLL2_Config>
 8001f98:	4604      	mov	r4, r0
      break;
 8001f9a:	e7b2      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    switch(PeriphClkInit->FmcClockSelection)
 8001f9c:	2601      	movs	r6, #1
 8001f9e:	4634      	mov	r4, r6
 8001fa0:	e7b8      	b.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8001fa2:	4626      	mov	r6, r4
 8001fa4:	e7b6      	b.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fa6:	f7fe febf 	bl	8000d28 <HAL_GetTick>
 8001faa:	eba0 0008 	sub.w	r0, r0, r8
 8001fae:	2864      	cmp	r0, #100	; 0x64
 8001fb0:	d9bb      	bls.n	8001f2a <HAL_RCCEx_PeriphCLKConfig+0x3da>
        ret = HAL_TIMEOUT;
 8001fb2:	2603      	movs	r6, #3
 8001fb4:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8001fb6:	682b      	ldr	r3, [r5, #0]
 8001fb8:	07da      	lsls	r2, r3, #31
 8001fba:	d509      	bpl.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x480>
    switch(PeriphClkInit->Usart16ClockSelection)
 8001fbc:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 8001fc0:	2b10      	cmp	r3, #16
 8001fc2:	d03d      	beq.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8001fc4:	d826      	bhi.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8001fc6:	b35b      	cbz	r3, 8002020 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8001fc8:	2b08      	cmp	r3, #8
 8001fca:	d033      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8001fcc:	2601      	movs	r6, #1
 8001fce:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8001fd0:	682b      	ldr	r3, [r5, #0]
 8001fd2:	079b      	lsls	r3, r3, #30
 8001fd4:	d549      	bpl.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x51a>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8001fd6:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 8001fd8:	2b05      	cmp	r3, #5
 8001fda:	d85c      	bhi.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x546>
 8001fdc:	e8df f003 	tbb	[pc, r3]
 8001fe0:	3d55383d 	.word	0x3d55383d
 8001fe4:	3d3d      	.short	0x3d3d
        tickstart = HAL_GetTick();
 8001fe6:	f7fe fe9f 	bl	8000d28 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001fea:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>
        tickstart = HAL_GetTick();
 8001fee:	4607      	mov	r7, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff0:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ff4:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8001ff8:	0799      	lsls	r1, r3, #30
 8001ffa:	d4b2      	bmi.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x412>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ffc:	f7fe fe94 	bl	8000d28 <HAL_GetTick>
 8002000:	1bc0      	subs	r0, r0, r7
 8002002:	4548      	cmp	r0, r9
 8002004:	d9f6      	bls.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002006:	e7d4      	b.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x462>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002008:	690a      	ldr	r2, [r1, #16]
 800200a:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800200e:	e7b7      	b.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8002010:	4626      	mov	r6, r4
 8002012:	e7d0      	b.n	8001fb6 <HAL_RCCEx_PeriphCLKConfig+0x466>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002014:	f023 0208 	bic.w	r2, r3, #8
 8002018:	2a20      	cmp	r2, #32
 800201a:	d001      	beq.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800201c:	2b18      	cmp	r3, #24
 800201e:	d1d5      	bne.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    if(ret == HAL_OK)
 8002020:	b9a4      	cbnz	r4, 800204c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002022:	4a1f      	ldr	r2, [pc, #124]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 8002024:	f8d5 1080 	ldr.w	r1, [r5, #128]	; 0x80
 8002028:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800202a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800202e:	430b      	orrs	r3, r1
 8002030:	6553      	str	r3, [r2, #84]	; 0x54
 8002032:	e7cd      	b.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x480>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002034:	2101      	movs	r1, #1
 8002036:	1d28      	adds	r0, r5, #4
 8002038:	f7ff fc9a 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800203c:	4604      	mov	r4, r0
      break;
 800203e:	e7ef      	b.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002040:	2101      	movs	r1, #1
 8002042:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002046:	f7ff fd0b 	bl	8001a60 <RCCEx_PLL3_Config>
 800204a:	e7f7      	b.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800204c:	4626      	mov	r6, r4
 800204e:	e7bf      	b.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x480>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002050:	2101      	movs	r1, #1
 8002052:	1d28      	adds	r0, r5, #4
 8002054:	f7ff fc8c 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002058:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 800205a:	b9fc      	cbnz	r4, 800209c <HAL_RCCEx_PeriphCLKConfig+0x54c>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800205c:	4a10      	ldr	r2, [pc, #64]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 800205e:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 8002060:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002062:	f023 0307 	bic.w	r3, r3, #7
 8002066:	430b      	orrs	r3, r1
 8002068:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800206a:	682b      	ldr	r3, [r5, #0]
 800206c:	075f      	lsls	r7, r3, #29
 800206e:	d52d      	bpl.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002070:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8002074:	2b05      	cmp	r3, #5
 8002076:	f200 813f 	bhi.w	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
 800207a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800207e:	001c      	.short	0x001c
 8002080:	01370017 	.word	0x01370017
 8002084:	001c001c 	.word	0x001c001c
 8002088:	001c      	.short	0x001c
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800208a:	2101      	movs	r1, #1
 800208c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002090:	f7ff fce6 	bl	8001a60 <RCCEx_PLL3_Config>
 8002094:	e7e0      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x508>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002096:	2601      	movs	r6, #1
 8002098:	4634      	mov	r4, r6
 800209a:	e7e6      	b.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800209c:	4626      	mov	r6, r4
 800209e:	e7e4      	b.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80020a0:	58024400 	.word	0x58024400
 80020a4:	58024800 	.word	0x58024800
 80020a8:	00ffffcf 	.word	0x00ffffcf
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80020ac:	2101      	movs	r1, #1
 80020ae:	1d28      	adds	r0, r5, #4
 80020b0:	f7ff fc5e 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80020b4:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 80020b6:	2c00      	cmp	r4, #0
 80020b8:	f040 8121 	bne.w	80022fe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020bc:	4aab      	ldr	r2, [pc, #684]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 80020be:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
 80020c2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80020c4:	f023 0307 	bic.w	r3, r3, #7
 80020c8:	430b      	orrs	r3, r1
 80020ca:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80020cc:	682b      	ldr	r3, [r5, #0]
 80020ce:	0698      	lsls	r0, r3, #26
 80020d0:	d510      	bpl.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80020d2:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80020d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020da:	f000 812b 	beq.w	8002334 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 80020de:	f200 8110 	bhi.w	8002302 <HAL_RCCEx_PeriphCLKConfig+0x7b2>
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f000 8116 	beq.w	8002314 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
 80020e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80020ec:	f000 811c 	beq.w	8002328 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 80020f0:	2601      	movs	r6, #1
 80020f2:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80020f4:	682b      	ldr	r3, [r5, #0]
 80020f6:	0659      	lsls	r1, r3, #25
 80020f8:	d510      	bpl.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80020fa:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
 80020fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002102:	f000 813b 	beq.w	800237c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8002106:	f200 811d 	bhi.w	8002344 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 800210a:	2b00      	cmp	r3, #0
 800210c:	f000 8123 	beq.w	8002356 <HAL_RCCEx_PeriphCLKConfig+0x806>
 8002110:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002114:	f000 812c 	beq.w	8002370 <HAL_RCCEx_PeriphCLKConfig+0x820>
 8002118:	2601      	movs	r6, #1
 800211a:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800211c:	682b      	ldr	r3, [r5, #0]
 800211e:	061a      	lsls	r2, r3, #24
 8002120:	d510      	bpl.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002122:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 8002126:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800212a:	f000 8148 	beq.w	80023be <HAL_RCCEx_PeriphCLKConfig+0x86e>
 800212e:	f200 812d 	bhi.w	800238c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8002132:	2b00      	cmp	r3, #0
 8002134:	f000 8133 	beq.w	800239e <HAL_RCCEx_PeriphCLKConfig+0x84e>
 8002138:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800213c:	f000 8139 	beq.w	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x862>
 8002140:	2601      	movs	r6, #1
 8002142:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002144:	682b      	ldr	r3, [r5, #0]
 8002146:	071b      	lsls	r3, r3, #28
 8002148:	d514      	bpl.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x624>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800214a:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 800214e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002152:	d107      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x614>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002154:	2102      	movs	r1, #2
 8002156:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800215a:	f7ff fc81 	bl	8001a60 <RCCEx_PLL3_Config>
          status = HAL_ERROR;
 800215e:	2800      	cmp	r0, #0
 8002160:	bf18      	it	ne
 8002162:	2601      	movne	r6, #1
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002164:	4a81      	ldr	r2, [pc, #516]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 8002166:	f8d5 1088 	ldr.w	r1, [r5, #136]	; 0x88
 800216a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800216c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002170:	430b      	orrs	r3, r1
 8002172:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002174:	682b      	ldr	r3, [r5, #0]
 8002176:	06df      	lsls	r7, r3, #27
 8002178:	d514      	bpl.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x654>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800217a:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 800217e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002182:	d107      	bne.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x644>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002184:	2102      	movs	r1, #2
 8002186:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800218a:	f7ff fc69 	bl	8001a60 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 800218e:	2800      	cmp	r0, #0
 8002190:	bf18      	it	ne
 8002192:	2601      	movne	r6, #1
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002194:	4a75      	ldr	r2, [pc, #468]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 8002196:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 800219a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800219c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021a0:	430b      	orrs	r3, r1
 80021a2:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021a4:	682b      	ldr	r3, [r5, #0]
 80021a6:	0318      	lsls	r0, r3, #12
 80021a8:	d51a      	bpl.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    switch(PeriphClkInit->AdcClockSelection)
 80021aa:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 80021ae:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 80021b2:	f000 810c 	beq.w	80023ce <HAL_RCCEx_PeriphCLKConfig+0x87e>
 80021b6:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 80021ba:	d006      	beq.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x67a>
 80021bc:	2900      	cmp	r1, #0
 80021be:	f040 810c 	bne.w	80023da <HAL_RCCEx_PeriphCLKConfig+0x88a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80021c2:	1d28      	adds	r0, r5, #4
 80021c4:	f7ff fbd4 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80021c8:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 80021ca:	2c00      	cmp	r4, #0
 80021cc:	f040 8108 	bne.w	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021d0:	4a66      	ldr	r2, [pc, #408]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 80021d2:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 80021d6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80021d8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80021dc:	430b      	orrs	r3, r1
 80021de:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80021e0:	682b      	ldr	r3, [r5, #0]
 80021e2:	0359      	lsls	r1, r3, #13
 80021e4:	d51c      	bpl.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    switch(PeriphClkInit->UsbClockSelection)
 80021e6:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 80021ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80021ee:	f000 80f9 	beq.w	80023e4 <HAL_RCCEx_PeriphCLKConfig+0x894>
 80021f2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80021f6:	d008      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x6ba>
 80021f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021fc:	f040 80f9 	bne.w	80023f2 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002200:	4a5a      	ldr	r2, [pc, #360]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 8002202:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002208:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800220a:	2c00      	cmp	r4, #0
 800220c:	f040 80f4 	bne.w	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002210:	4a56      	ldr	r2, [pc, #344]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 8002212:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 8002216:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002218:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800221c:	430b      	orrs	r3, r1
 800221e:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8002220:	682b      	ldr	r3, [r5, #0]
 8002222:	03da      	lsls	r2, r3, #15
 8002224:	d509      	bpl.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
    switch(PeriphClkInit->SdmmcClockSelection)
 8002226:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8002228:	2b00      	cmp	r3, #0
 800222a:	f000 80e7 	beq.w	80023fc <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 800222e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002232:	f000 80f1 	beq.w	8002418 <HAL_RCCEx_PeriphCLKConfig+0x8c8>
 8002236:	2601      	movs	r6, #1
 8002238:	4634      	mov	r4, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800223a:	682b      	ldr	r3, [r5, #0]
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	d507      	bpl.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x700>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8002240:	2102      	movs	r1, #2
 8002242:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002246:	f7ff fc0b 	bl	8001a60 <RCCEx_PLL3_Config>
      status=HAL_ERROR;
 800224a:	2800      	cmp	r0, #0
 800224c:	bf18      	it	ne
 800224e:	2601      	movne	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002250:	682b      	ldr	r3, [r5, #0]
 8002252:	039f      	lsls	r7, r3, #14
 8002254:	d50b      	bpl.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x71e>
    switch(PeriphClkInit->RngClockSelection)
 8002256:	f8d5 1084 	ldr.w	r1, [r5, #132]	; 0x84
 800225a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800225e:	f000 80f1 	beq.w	8002444 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8002262:	f200 80e1 	bhi.w	8002428 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8002266:	2900      	cmp	r1, #0
 8002268:	f000 80e4 	beq.w	8002434 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
 800226c:	2601      	movs	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800226e:	02dc      	lsls	r4, r3, #11
 8002270:	d506      	bpl.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x730>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002272:	493e      	ldr	r1, [pc, #248]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 8002274:	6fa8      	ldr	r0, [r5, #120]	; 0x78
 8002276:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8002278:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800227c:	4302      	orrs	r2, r0
 800227e:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002280:	0298      	lsls	r0, r3, #10
 8002282:	d506      	bpl.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x742>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002284:	4939      	ldr	r1, [pc, #228]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 8002286:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 8002288:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800228a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800228e:	4302      	orrs	r2, r0
 8002290:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8002292:	0519      	lsls	r1, r3, #20
 8002294:	d506      	bpl.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x754>
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8002296:	4935      	ldr	r1, [pc, #212]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 8002298:	6f28      	ldr	r0, [r5, #112]	; 0x70
 800229a:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 800229c:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 80022a0:	4302      	orrs	r2, r0
 80022a2:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80022a4:	005a      	lsls	r2, r3, #1
 80022a6:	d509      	bpl.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x76c>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80022a8:	4a30      	ldr	r2, [pc, #192]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 80022aa:	6911      	ldr	r1, [r2, #16]
 80022ac:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80022b0:	6111      	str	r1, [r2, #16]
 80022b2:	6911      	ldr	r1, [r2, #16]
 80022b4:	f8d5 00b4 	ldr.w	r0, [r5, #180]	; 0xb4
 80022b8:	4301      	orrs	r1, r0
 80022ba:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80022bc:	2b00      	cmp	r3, #0
 80022be:	da06      	bge.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x77e>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80022c0:	492a      	ldr	r1, [pc, #168]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 80022c2:	6d28      	ldr	r0, [r5, #80]	; 0x50
 80022c4:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80022c6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022ca:	4302      	orrs	r2, r0
 80022cc:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80022ce:	021b      	lsls	r3, r3, #8
 80022d0:	d507      	bpl.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x792>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80022d2:	4a26      	ldr	r2, [pc, #152]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 80022d4:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
 80022d8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80022da:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80022de:	430b      	orrs	r3, r1
 80022e0:	6553      	str	r3, [r2, #84]	; 0x54
}
 80022e2:	1e30      	subs	r0, r6, #0
 80022e4:	bf18      	it	ne
 80022e6:	2001      	movne	r0, #1
 80022e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80022ec:	2101      	movs	r1, #1
 80022ee:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80022f2:	f7ff fbb5 	bl	8001a60 <RCCEx_PLL3_Config>
 80022f6:	e6dd      	b.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x564>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80022f8:	2601      	movs	r6, #1
 80022fa:	4634      	mov	r4, r6
 80022fc:	e6e6      	b.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80022fe:	4626      	mov	r6, r4
 8002300:	e6e4      	b.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002302:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002306:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800230a:	d003      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
 800230c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002310:	f47f aeee 	bne.w	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    if(ret == HAL_OK)
 8002314:	b9a4      	cbnz	r4, 8002340 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002316:	4a15      	ldr	r2, [pc, #84]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 8002318:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
 800231c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800231e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002322:	430b      	orrs	r3, r1
 8002324:	6553      	str	r3, [r2, #84]	; 0x54
 8002326:	e6e5      	b.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002328:	2100      	movs	r1, #0
 800232a:	1d28      	adds	r0, r5, #4
 800232c:	f7ff fb20 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002330:	4604      	mov	r4, r0
      break;
 8002332:	e7ef      	b.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002334:	2102      	movs	r1, #2
 8002336:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800233a:	f7ff fb91 	bl	8001a60 <RCCEx_PLL3_Config>
 800233e:	e7f7      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
 8002340:	4626      	mov	r6, r4
 8002342:	e6d7      	b.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002344:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002348:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800234c:	d003      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x806>
 800234e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002352:	f47f aee1 	bne.w	8002118 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    if(ret == HAL_OK)
 8002356:	b9bc      	cbnz	r4, 8002388 <HAL_RCCEx_PeriphCLKConfig+0x838>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002358:	4a04      	ldr	r2, [pc, #16]	; (800236c <HAL_RCCEx_PeriphCLKConfig+0x81c>)
 800235a:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 800235e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002360:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002364:	430b      	orrs	r3, r1
 8002366:	6593      	str	r3, [r2, #88]	; 0x58
 8002368:	e6d8      	b.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800236a:	bf00      	nop
 800236c:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002370:	2100      	movs	r1, #0
 8002372:	1d28      	adds	r0, r5, #4
 8002374:	f7ff fafc 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002378:	4604      	mov	r4, r0
      break;
 800237a:	e7ec      	b.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x806>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800237c:	2102      	movs	r1, #2
 800237e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002382:	f7ff fb6d 	bl	8001a60 <RCCEx_PLL3_Config>
 8002386:	e7f7      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x828>
 8002388:	4626      	mov	r6, r4
 800238a:	e6c7      	b.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800238c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002390:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002394:	d003      	beq.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x84e>
 8002396:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800239a:	f47f aed1 	bne.w	8002140 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
    if(ret == HAL_OK)
 800239e:	b9a4      	cbnz	r4, 80023ca <HAL_RCCEx_PeriphCLKConfig+0x87a>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80023a0:	4a2c      	ldr	r2, [pc, #176]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x904>)
 80023a2:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 80023a6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80023a8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80023ac:	430b      	orrs	r3, r1
 80023ae:	6593      	str	r3, [r2, #88]	; 0x58
 80023b0:	e6c8      	b.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80023b2:	2100      	movs	r1, #0
 80023b4:	1d28      	adds	r0, r5, #4
 80023b6:	f7ff fadb 	bl	8001970 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80023ba:	4604      	mov	r4, r0
      break;
 80023bc:	e7ef      	b.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x84e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80023be:	2102      	movs	r1, #2
 80023c0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80023c4:	f7ff fb4c 	bl	8001a60 <RCCEx_PLL3_Config>
 80023c8:	e7f7      	b.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x86a>
 80023ca:	4626      	mov	r6, r4
 80023cc:	e6ba      	b.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80023ce:	2102      	movs	r1, #2
 80023d0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80023d4:	f7ff fb44 	bl	8001a60 <RCCEx_PLL3_Config>
 80023d8:	e6f6      	b.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
    switch(PeriphClkInit->AdcClockSelection)
 80023da:	2601      	movs	r6, #1
 80023dc:	4634      	mov	r4, r6
 80023de:	e6ff      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
 80023e0:	4626      	mov	r6, r4
 80023e2:	e6fd      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80023e4:	2101      	movs	r1, #1
 80023e6:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80023ea:	f7ff fb39 	bl	8001a60 <RCCEx_PLL3_Config>
 80023ee:	4604      	mov	r4, r0
      break;
 80023f0:	e70b      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x6ba>
    switch(PeriphClkInit->UsbClockSelection)
 80023f2:	2601      	movs	r6, #1
 80023f4:	4634      	mov	r4, r6
 80023f6:	e713      	b.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 80023f8:	4626      	mov	r6, r4
 80023fa:	e711      	b.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80023fc:	4a15      	ldr	r2, [pc, #84]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x904>)
 80023fe:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002404:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002406:	b96c      	cbnz	r4, 8002424 <HAL_RCCEx_PeriphCLKConfig+0x8d4>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8002408:	4a12      	ldr	r2, [pc, #72]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x904>)
 800240a:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 800240c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800240e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002412:	430b      	orrs	r3, r1
 8002414:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002416:	e710      	b.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002418:	2102      	movs	r1, #2
 800241a:	1d28      	adds	r0, r5, #4
 800241c:	f7ff faa8 	bl	8001970 <RCCEx_PLL2_Config>
 8002420:	4604      	mov	r4, r0
      break;
 8002422:	e7f0      	b.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 8002424:	4626      	mov	r6, r4
 8002426:	e708      	b.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
    switch(PeriphClkInit->RngClockSelection)
 8002428:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800242c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8002430:	f47f af1c 	bne.w	800226c <HAL_RCCEx_PeriphCLKConfig+0x71c>
    if(ret == HAL_OK)
 8002434:	b964      	cbnz	r4, 8002450 <HAL_RCCEx_PeriphCLKConfig+0x900>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002436:	4807      	ldr	r0, [pc, #28]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x904>)
 8002438:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800243a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800243e:	430a      	orrs	r2, r1
 8002440:	6542      	str	r2, [r0, #84]	; 0x54
 8002442:	e714      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x71e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002444:	4803      	ldr	r0, [pc, #12]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x904>)
 8002446:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002448:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800244c:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 800244e:	e7f1      	b.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
 8002450:	4626      	mov	r6, r4
 8002452:	e70c      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x71e>
 8002454:	58024400 	.word	0x58024400

08002458 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8002458:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800245a:	f7ff fa43 	bl	80018e4 <HAL_RCC_GetHCLKFreq>
 800245e:	4b05      	ldr	r3, [pc, #20]	; (8002474 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8002460:	4a05      	ldr	r2, [pc, #20]	; (8002478 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002468:	5cd3      	ldrb	r3, [r2, r3]
 800246a:	f003 031f 	and.w	r3, r3, #31
}
 800246e:	40d8      	lsrs	r0, r3
 8002470:	bd08      	pop	{r3, pc}
 8002472:	bf00      	nop
 8002474:	58024400 	.word	0x58024400
 8002478:	08008d04 	.word	0x08008d04

0800247c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800247c:	4a4e      	ldr	r2, [pc, #312]	; (80025b8 <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
{
 800247e:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002480:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8002482:	6a96      	ldr	r6, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8002484:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
  if (pll2m != 0U)
 8002486:	f416 3f7c 	tst.w	r6, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800248a:	f3c6 3105 	ubfx	r1, r6, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800248e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 8002490:	f000 808d 	beq.w	80025ae <HAL_RCCEx_GetPLL2ClockFreq+0x132>
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8002494:	ee07 1a90 	vmov	s15, r1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8002498:	f3c3 03cc 	ubfx	r3, r3, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800249c:	f3c5 1100 	ubfx	r1, r5, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80024a0:	f004 0403 	and.w	r4, r4, #3
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80024a8:	434b      	muls	r3, r1
    switch (pllsource)
 80024aa:	2c01      	cmp	r4, #1
 80024ac:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80024b0:	ee07 3a90 	vmov	s15, r3
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024b4:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
    switch (pllsource)
 80024b8:	d06b      	beq.n	8002592 <HAL_RCCEx_GetPLL2ClockFreq+0x116>
 80024ba:	2c02      	cmp	r4, #2
 80024bc:	d05b      	beq.n	8002576 <HAL_RCCEx_GetPLL2ClockFreq+0xfa>
 80024be:	2c00      	cmp	r4, #0
 80024c0:	d167      	bne.n	8002592 <HAL_RCCEx_GetPLL2ClockFreq+0x116>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024c2:	6813      	ldr	r3, [r2, #0]
 80024c4:	069b      	lsls	r3, r3, #26
 80024c6:	d546      	bpl.n	8002556 <HAL_RCCEx_GetPLL2ClockFreq+0xda>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80024c8:	6811      	ldr	r1, [r2, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024ca:	6b93      	ldr	r3, [r2, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80024cc:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 80024d0:	4a3a      	ldr	r2, [pc, #232]	; (80025bc <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80024d6:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024d8:	ee07 2a10 	vmov	s14, r2
 80024dc:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 80024e0:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 80024e4:	ee06 3a90 	vmov	s13, r3
 80024e8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80024ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024f0:	ee77 7a86 	vadd.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80024f4:	4a30      	ldr	r2, [pc, #192]	; (80025b8 <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80024f6:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80024fa:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80024fc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002500:	ee07 3a10 	vmov	s14, r3
 8002504:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002508:	ee37 7a06 	vadd.f32	s14, s14, s12
 800250c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002510:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002514:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8002518:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800251a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800251e:	ee07 3a10 	vmov	s14, r3
 8002522:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002526:	ee37 7a06 	vadd.f32	s14, s14, s12
 800252a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800252e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002532:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8002536:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002538:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800253c:	ee07 3a10 	vmov	s14, r3
 8002540:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002544:	ee37 6a06 	vadd.f32	s12, s14, s12
 8002548:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800254c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8002550:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8002554:	bd70      	pop	{r4, r5, r6, pc}
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8002556:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002558:	eddf 5a19 	vldr	s11, [pc, #100]	; 80025c0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800255c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002560:	ee07 3a10 	vmov	s14, r3
 8002564:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002568:	ee77 7a27 	vadd.f32	s15, s14, s15
 800256c:	ee77 7a86 	vadd.f32	s15, s15, s12
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8002570:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8002574:	e7be      	b.n	80024f4 <HAL_RCCEx_GetPLL2ClockFreq+0x78>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8002576:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002578:	eddf 5a12 	vldr	s11, [pc, #72]	; 80025c4 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800257c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002580:	ee07 3a10 	vmov	s14, r3
 8002584:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800258c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002590:	e7ee      	b.n	8002570 <HAL_RCCEx_GetPLL2ClockFreq+0xf4>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8002592:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002594:	eddf 5a0c 	vldr	s11, [pc, #48]	; 80025c8 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8002598:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800259c:	ee07 3a10 	vmov	s14, r3
 80025a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80025a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025a8:	ee77 7a86 	vadd.f32	s15, s15, s12
 80025ac:	e7e0      	b.n	8002570 <HAL_RCCEx_GetPLL2ClockFreq+0xf4>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80025ae:	e9c0 1100 	strd	r1, r1, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80025b2:	6081      	str	r1, [r0, #8]
}
 80025b4:	e7ce      	b.n	8002554 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 80025b6:	bf00      	nop
 80025b8:	58024400 	.word	0x58024400
 80025bc:	03d09000 	.word	0x03d09000
 80025c0:	4c742400 	.word	0x4c742400
 80025c4:	4af42400 	.word	0x4af42400
 80025c8:	4a742400 	.word	0x4a742400

080025cc <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80025cc:	4a4e      	ldr	r2, [pc, #312]	; (8002708 <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
{
 80025ce:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80025d0:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80025d2:	6a96      	ldr	r6, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80025d4:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
  if (pll3m != 0U)
 80025d6:	f016 7f7c 	tst.w	r6, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80025da:	f3c6 5105 	ubfx	r1, r6, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80025de:	6c53      	ldr	r3, [r2, #68]	; 0x44
  if (pll3m != 0U)
 80025e0:	f000 808d 	beq.w	80026fe <HAL_RCCEx_GetPLL3ClockFreq+0x132>
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80025e4:	ee07 1a90 	vmov	s15, r1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80025e8:	f3c3 03cc 	ubfx	r3, r3, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80025ec:	f3c5 2100 	ubfx	r1, r5, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80025f0:	f004 0403 	and.w	r4, r4, #3
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80025f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80025f8:	434b      	muls	r3, r1
    switch (pllsource)
 80025fa:	2c01      	cmp	r4, #1
 80025fc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8002600:	ee07 3a90 	vmov	s15, r3
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8002604:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
    switch (pllsource)
 8002608:	d06b      	beq.n	80026e2 <HAL_RCCEx_GetPLL3ClockFreq+0x116>
 800260a:	2c02      	cmp	r4, #2
 800260c:	d05b      	beq.n	80026c6 <HAL_RCCEx_GetPLL3ClockFreq+0xfa>
 800260e:	2c00      	cmp	r4, #0
 8002610:	d167      	bne.n	80026e2 <HAL_RCCEx_GetPLL3ClockFreq+0x116>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002612:	6813      	ldr	r3, [r2, #0]
 8002614:	069b      	lsls	r3, r3, #26
 8002616:	d546      	bpl.n	80026a6 <HAL_RCCEx_GetPLL3ClockFreq+0xda>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002618:	6811      	ldr	r1, [r2, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800261a:	6c13      	ldr	r3, [r2, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800261c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8002620:	4a3a      	ldr	r2, [pc, #232]	; (800270c <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8002622:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002626:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8002628:	ee07 2a10 	vmov	s14, r2
 800262c:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8002630:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8002634:	ee06 3a90 	vmov	s13, r3
 8002638:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800263c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002640:	ee77 7a86 	vadd.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8002644:	4a30      	ldr	r2, [pc, #192]	; (8002708 <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8002646:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800264a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800264c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002650:	ee07 3a10 	vmov	s14, r3
 8002654:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002658:	ee37 7a06 	vadd.f32	s14, s14, s12
 800265c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002660:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002664:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8002668:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800266a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800266e:	ee07 3a10 	vmov	s14, r3
 8002672:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002676:	ee37 7a06 	vadd.f32	s14, s14, s12
 800267a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800267e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002682:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8002686:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002688:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800268c:	ee07 3a10 	vmov	s14, r3
 8002690:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002694:	ee37 6a06 	vadd.f32	s12, s14, s12
 8002698:	ee87 7a86 	vdiv.f32	s14, s15, s12
 800269c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80026a0:	ed80 7a02 	vstr	s14, [r0, #8]
}
 80026a4:	bd70      	pop	{r4, r5, r6, pc}
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80026a6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80026a8:	eddf 5a19 	vldr	s11, [pc, #100]	; 8002710 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80026ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026b0:	ee07 3a10 	vmov	s14, r3
 80026b4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80026b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026bc:	ee77 7a86 	vadd.f32	s15, s15, s12
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80026c0:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 80026c4:	e7be      	b.n	8002644 <HAL_RCCEx_GetPLL3ClockFreq+0x78>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80026c6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80026c8:	eddf 5a12 	vldr	s11, [pc, #72]	; 8002714 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 80026cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026d0:	ee07 3a10 	vmov	s14, r3
 80026d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80026d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026dc:	ee77 7a86 	vadd.f32	s15, s15, s12
 80026e0:	e7ee      	b.n	80026c0 <HAL_RCCEx_GetPLL3ClockFreq+0xf4>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80026e2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80026e4:	eddf 5a0c 	vldr	s11, [pc, #48]	; 8002718 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 80026e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026ec:	ee07 3a10 	vmov	s14, r3
 80026f0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80026f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026f8:	ee77 7a86 	vadd.f32	s15, s15, s12
 80026fc:	e7e0      	b.n	80026c0 <HAL_RCCEx_GetPLL3ClockFreq+0xf4>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80026fe:	e9c0 1100 	strd	r1, r1, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002702:	6081      	str	r1, [r0, #8]
}
 8002704:	e7ce      	b.n	80026a4 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 8002706:	bf00      	nop
 8002708:	58024400 	.word	0x58024400
 800270c:	03d09000 	.word	0x03d09000
 8002710:	4c742400 	.word	0x4c742400
 8002714:	4af42400 	.word	0x4af42400
 8002718:	4a742400 	.word	0x4a742400

0800271c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800271c:	b530      	push	{r4, r5, lr}
 800271e:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8002720:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002722:	69c0      	ldr	r0, [r0, #28]
{
 8002724:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002726:	6921      	ldr	r1, [r4, #16]
 8002728:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800272a:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800272c:	430a      	orrs	r2, r1
 800272e:	6961      	ldr	r1, [r4, #20]
 8002730:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002732:	4999      	ldr	r1, [pc, #612]	; (8002998 <UART_SetConfig+0x27c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002734:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002736:	4029      	ands	r1, r5
 8002738:	430a      	orrs	r2, r1

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800273a:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800273c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800273e:	685a      	ldr	r2, [r3, #4]
 8002740:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002744:	430a      	orrs	r2, r1
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002746:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002748:	605a      	str	r2, [r3, #4]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800274a:	4a94      	ldr	r2, [pc, #592]	; (800299c <UART_SetConfig+0x280>)
 800274c:	4293      	cmp	r3, r2
  {
    tmpreg |= huart->Init.OneBitSampling;
 800274e:	bf1c      	itt	ne
 8002750:	6a22      	ldrne	r2, [r4, #32]
 8002752:	4311      	orrne	r1, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002754:	689a      	ldr	r2, [r3, #8]
 8002756:	f022 426e 	bic.w	r2, r2, #3992977408	; 0xee000000
 800275a:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800275e:	430a      	orrs	r2, r1

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002760:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002762:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002766:	f022 020f 	bic.w	r2, r2, #15
 800276a:	430a      	orrs	r2, r1
 800276c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800276e:	4a8c      	ldr	r2, [pc, #560]	; (80029a0 <UART_SetConfig+0x284>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d11c      	bne.n	80027ae <UART_SetConfig+0x92>
 8002774:	4b8b      	ldr	r3, [pc, #556]	; (80029a4 <UART_SetConfig+0x288>)
 8002776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002778:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800277c:	2b28      	cmp	r3, #40	; 0x28
 800277e:	f200 8083 	bhi.w	8002888 <UART_SetConfig+0x16c>
 8002782:	4a89      	ldr	r2, [pc, #548]	; (80029a8 <UART_SetConfig+0x28c>)
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002784:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002788:	5cd3      	ldrb	r3, [r2, r3]
 800278a:	f040 8152 	bne.w	8002a32 <UART_SetConfig+0x316>
  {
    switch (clocksource)
 800278e:	2b08      	cmp	r3, #8
 8002790:	f200 80d6 	bhi.w	8002940 <UART_SetConfig+0x224>
 8002794:	2b08      	cmp	r3, #8
 8002796:	d877      	bhi.n	8002888 <UART_SetConfig+0x16c>
 8002798:	e8df f013 	tbh	[pc, r3, lsl #1]
 800279c:	013c0136 	.word	0x013c0136
 80027a0:	00760076 	.word	0x00760076
 80027a4:	0076013f 	.word	0x0076013f
 80027a8:	00760076 	.word	0x00760076
 80027ac:	0144      	.short	0x0144
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027ae:	4a7f      	ldr	r2, [pc, #508]	; (80029ac <UART_SetConfig+0x290>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d107      	bne.n	80027c4 <UART_SetConfig+0xa8>
 80027b4:	4b7b      	ldr	r3, [pc, #492]	; (80029a4 <UART_SetConfig+0x288>)
 80027b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	2b05      	cmp	r3, #5
 80027be:	d863      	bhi.n	8002888 <UART_SetConfig+0x16c>
 80027c0:	4a7b      	ldr	r2, [pc, #492]	; (80029b0 <UART_SetConfig+0x294>)
 80027c2:	e7df      	b.n	8002784 <UART_SetConfig+0x68>
 80027c4:	4a7b      	ldr	r2, [pc, #492]	; (80029b4 <UART_SetConfig+0x298>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d107      	bne.n	80027da <UART_SetConfig+0xbe>
 80027ca:	4b76      	ldr	r3, [pc, #472]	; (80029a4 <UART_SetConfig+0x288>)
 80027cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	2b05      	cmp	r3, #5
 80027d4:	d858      	bhi.n	8002888 <UART_SetConfig+0x16c>
 80027d6:	4a78      	ldr	r2, [pc, #480]	; (80029b8 <UART_SetConfig+0x29c>)
 80027d8:	e7d4      	b.n	8002784 <UART_SetConfig+0x68>
 80027da:	4a78      	ldr	r2, [pc, #480]	; (80029bc <UART_SetConfig+0x2a0>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d107      	bne.n	80027f0 <UART_SetConfig+0xd4>
 80027e0:	4b70      	ldr	r3, [pc, #448]	; (80029a4 <UART_SetConfig+0x288>)
 80027e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027e4:	f003 0307 	and.w	r3, r3, #7
 80027e8:	2b05      	cmp	r3, #5
 80027ea:	d84d      	bhi.n	8002888 <UART_SetConfig+0x16c>
 80027ec:	4a74      	ldr	r2, [pc, #464]	; (80029c0 <UART_SetConfig+0x2a4>)
 80027ee:	e7c9      	b.n	8002784 <UART_SetConfig+0x68>
 80027f0:	4a74      	ldr	r2, [pc, #464]	; (80029c4 <UART_SetConfig+0x2a8>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d107      	bne.n	8002806 <UART_SetConfig+0xea>
 80027f6:	4b6b      	ldr	r3, [pc, #428]	; (80029a4 <UART_SetConfig+0x288>)
 80027f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	2b05      	cmp	r3, #5
 8002800:	d842      	bhi.n	8002888 <UART_SetConfig+0x16c>
 8002802:	4a71      	ldr	r2, [pc, #452]	; (80029c8 <UART_SetConfig+0x2ac>)
 8002804:	e7be      	b.n	8002784 <UART_SetConfig+0x68>
 8002806:	4a71      	ldr	r2, [pc, #452]	; (80029cc <UART_SetConfig+0x2b0>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d107      	bne.n	800281c <UART_SetConfig+0x100>
 800280c:	4b65      	ldr	r3, [pc, #404]	; (80029a4 <UART_SetConfig+0x288>)
 800280e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002810:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002814:	2b28      	cmp	r3, #40	; 0x28
 8002816:	d837      	bhi.n	8002888 <UART_SetConfig+0x16c>
 8002818:	4a6d      	ldr	r2, [pc, #436]	; (80029d0 <UART_SetConfig+0x2b4>)
 800281a:	e7b3      	b.n	8002784 <UART_SetConfig+0x68>
 800281c:	4a6d      	ldr	r2, [pc, #436]	; (80029d4 <UART_SetConfig+0x2b8>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d107      	bne.n	8002832 <UART_SetConfig+0x116>
 8002822:	4b60      	ldr	r3, [pc, #384]	; (80029a4 <UART_SetConfig+0x288>)
 8002824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002826:	f003 0307 	and.w	r3, r3, #7
 800282a:	2b05      	cmp	r3, #5
 800282c:	d82c      	bhi.n	8002888 <UART_SetConfig+0x16c>
 800282e:	4a6a      	ldr	r2, [pc, #424]	; (80029d8 <UART_SetConfig+0x2bc>)
 8002830:	e7a8      	b.n	8002784 <UART_SetConfig+0x68>
 8002832:	4a6a      	ldr	r2, [pc, #424]	; (80029dc <UART_SetConfig+0x2c0>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d107      	bne.n	8002848 <UART_SetConfig+0x12c>
 8002838:	4b5a      	ldr	r3, [pc, #360]	; (80029a4 <UART_SetConfig+0x288>)
 800283a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800283c:	f003 0307 	and.w	r3, r3, #7
 8002840:	2b05      	cmp	r3, #5
 8002842:	d821      	bhi.n	8002888 <UART_SetConfig+0x16c>
 8002844:	4a66      	ldr	r2, [pc, #408]	; (80029e0 <UART_SetConfig+0x2c4>)
 8002846:	e79d      	b.n	8002784 <UART_SetConfig+0x68>
 8002848:	4a66      	ldr	r2, [pc, #408]	; (80029e4 <UART_SetConfig+0x2c8>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d107      	bne.n	800285e <UART_SetConfig+0x142>
 800284e:	4b55      	ldr	r3, [pc, #340]	; (80029a4 <UART_SetConfig+0x288>)
 8002850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002852:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002856:	2b28      	cmp	r3, #40	; 0x28
 8002858:	d816      	bhi.n	8002888 <UART_SetConfig+0x16c>
 800285a:	4a63      	ldr	r2, [pc, #396]	; (80029e8 <UART_SetConfig+0x2cc>)
 800285c:	e792      	b.n	8002784 <UART_SetConfig+0x68>
 800285e:	4a63      	ldr	r2, [pc, #396]	; (80029ec <UART_SetConfig+0x2d0>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d107      	bne.n	8002874 <UART_SetConfig+0x158>
 8002864:	4b4f      	ldr	r3, [pc, #316]	; (80029a4 <UART_SetConfig+0x288>)
 8002866:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002868:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800286c:	2b28      	cmp	r3, #40	; 0x28
 800286e:	d80b      	bhi.n	8002888 <UART_SetConfig+0x16c>
 8002870:	4a5f      	ldr	r2, [pc, #380]	; (80029f0 <UART_SetConfig+0x2d4>)
 8002872:	e787      	b.n	8002784 <UART_SetConfig+0x68>
 8002874:	4a49      	ldr	r2, [pc, #292]	; (800299c <UART_SetConfig+0x280>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d106      	bne.n	8002888 <UART_SetConfig+0x16c>
 800287a:	f502 320e 	add.w	r2, r2, #145408	; 0x23800
 800287e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002880:	f003 0307 	and.w	r3, r3, #7
 8002884:	2b05      	cmp	r3, #5
 8002886:	d901      	bls.n	800288c <UART_SetConfig+0x170>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002888:	2001      	movs	r0, #1
 800288a:	e00e      	b.n	80028aa <UART_SetConfig+0x18e>
 800288c:	4959      	ldr	r1, [pc, #356]	; (80029f4 <UART_SetConfig+0x2d8>)
 800288e:	5ccb      	ldrb	r3, [r1, r3]
    switch (clocksource)
 8002890:	2b10      	cmp	r3, #16
 8002892:	d023      	beq.n	80028dc <UART_SetConfig+0x1c0>
 8002894:	d811      	bhi.n	80028ba <UART_SetConfig+0x19e>
 8002896:	2b04      	cmp	r3, #4
 8002898:	d016      	beq.n	80028c8 <UART_SetConfig+0x1ac>
 800289a:	2b08      	cmp	r3, #8
 800289c:	d019      	beq.n	80028d2 <UART_SetConfig+0x1b6>
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d1f2      	bne.n	8002888 <UART_SetConfig+0x16c>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80028a2:	f7ff fdd9 	bl	8002458 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 80028a6:	bb10      	cbnz	r0, 80028ee <UART_SetConfig+0x1d2>
 80028a8:	2000      	movs	r0, #0
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
 80028aa:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 80028ae:	66a3      	str	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80028b0:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80028b2:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70

  return ret;
}
 80028b6:	b007      	add	sp, #28
 80028b8:	bd30      	pop	{r4, r5, pc}
    switch (clocksource)
 80028ba:	2b20      	cmp	r3, #32
 80028bc:	d03e      	beq.n	800293c <UART_SetConfig+0x220>
 80028be:	2b40      	cmp	r3, #64	; 0x40
 80028c0:	d1e2      	bne.n	8002888 <UART_SetConfig+0x16c>
 80028c2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80028c6:	e012      	b.n	80028ee <UART_SetConfig+0x1d2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80028c8:	4668      	mov	r0, sp
 80028ca:	f7ff fdd7 	bl	800247c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80028ce:	9801      	ldr	r0, [sp, #4]
        break;
 80028d0:	e7e9      	b.n	80028a6 <UART_SetConfig+0x18a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80028d2:	a803      	add	r0, sp, #12
 80028d4:	f7ff fe7a 	bl	80025cc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80028d8:	9804      	ldr	r0, [sp, #16]
        break;
 80028da:	e7e4      	b.n	80028a6 <UART_SetConfig+0x18a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028dc:	6813      	ldr	r3, [r2, #0]
 80028de:	4846      	ldr	r0, [pc, #280]	; (80029f8 <UART_SetConfig+0x2dc>)
 80028e0:	f013 0f20 	tst.w	r3, #32
 80028e4:	d003      	beq.n	80028ee <UART_SetConfig+0x1d2>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80028e6:	6813      	ldr	r3, [r2, #0]
 80028e8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80028ec:	40d8      	lsrs	r0, r3
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80028ee:	4b43      	ldr	r3, [pc, #268]	; (80029fc <UART_SetConfig+0x2e0>)
 80028f0:	6a62      	ldr	r2, [r4, #36]	; 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80028f2:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80028f4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80028f8:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80028fc:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002900:	4299      	cmp	r1, r3
 8002902:	d8c1      	bhi.n	8002888 <UART_SetConfig+0x16c>
 8002904:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8002908:	d8be      	bhi.n	8002888 <UART_SetConfig+0x16c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800290a:	2300      	movs	r3, #0
 800290c:	4619      	mov	r1, r3
 800290e:	f7fd fd57 	bl	80003c0 <__aeabi_uldivmod>
 8002912:	462a      	mov	r2, r5
 8002914:	0209      	lsls	r1, r1, #8
 8002916:	086b      	lsrs	r3, r5, #1
 8002918:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800291c:	0200      	lsls	r0, r0, #8
 800291e:	18c0      	adds	r0, r0, r3
 8002920:	f04f 0300 	mov.w	r3, #0
 8002924:	f141 0100 	adc.w	r1, r1, #0
 8002928:	f7fd fd4a 	bl	80003c0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800292c:	4b34      	ldr	r3, [pc, #208]	; (8002a00 <UART_SetConfig+0x2e4>)
 800292e:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002932:	429a      	cmp	r2, r3
 8002934:	d8a8      	bhi.n	8002888 <UART_SetConfig+0x16c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002936:	6823      	ldr	r3, [r4, #0]
 8002938:	60d8      	str	r0, [r3, #12]
 800293a:	e7b5      	b.n	80028a8 <UART_SetConfig+0x18c>
        pclk = (uint32_t) CSI_VALUE;
 800293c:	4831      	ldr	r0, [pc, #196]	; (8002a04 <UART_SetConfig+0x2e8>)
 800293e:	e7d6      	b.n	80028ee <UART_SetConfig+0x1d2>
    switch (clocksource)
 8002940:	2b20      	cmp	r3, #32
 8002942:	d074      	beq.n	8002a2e <UART_SetConfig+0x312>
 8002944:	2b40      	cmp	r3, #64	; 0x40
 8002946:	d00b      	beq.n	8002960 <UART_SetConfig+0x244>
 8002948:	2b10      	cmp	r3, #16
 800294a:	d19d      	bne.n	8002888 <UART_SetConfig+0x16c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800294c:	4b15      	ldr	r3, [pc, #84]	; (80029a4 <UART_SetConfig+0x288>)
 800294e:	482a      	ldr	r0, [pc, #168]	; (80029f8 <UART_SetConfig+0x2dc>)
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	f012 0f20 	tst.w	r2, #32
 8002956:	d003      	beq.n	8002960 <UART_SetConfig+0x244>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800295e:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002960:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002962:	4b26      	ldr	r3, [pc, #152]	; (80029fc <UART_SetConfig+0x2e0>)
 8002964:	6862      	ldr	r2, [r4, #4]
 8002966:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800296a:	fbb0 f3f3 	udiv	r3, r0, r3
 800296e:	0850      	lsrs	r0, r2, #1
 8002970:	eb00 0043 	add.w	r0, r0, r3, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002974:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002978:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800297c:	f1a0 0210 	sub.w	r2, r0, #16
 8002980:	429a      	cmp	r2, r3
 8002982:	d881      	bhi.n	8002888 <UART_SetConfig+0x16c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002984:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002988:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 800298c:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800298e:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 8002990:	4318      	orrs	r0, r3
 8002992:	60d0      	str	r0, [r2, #12]
 8002994:	e788      	b.n	80028a8 <UART_SetConfig+0x18c>
 8002996:	bf00      	nop
 8002998:	cfff69f3 	.word	0xcfff69f3
 800299c:	58000c00 	.word	0x58000c00
 80029a0:	40011000 	.word	0x40011000
 80029a4:	58024400 	.word	0x58024400
 80029a8:	08008d14 	.word	0x08008d14
 80029ac:	40004400 	.word	0x40004400
 80029b0:	08008d3d 	.word	0x08008d3d
 80029b4:	40004800 	.word	0x40004800
 80029b8:	08008d3d 	.word	0x08008d3d
 80029bc:	40004c00 	.word	0x40004c00
 80029c0:	08008d3d 	.word	0x08008d3d
 80029c4:	40005000 	.word	0x40005000
 80029c8:	08008d3d 	.word	0x08008d3d
 80029cc:	40011400 	.word	0x40011400
 80029d0:	08008d14 	.word	0x08008d14
 80029d4:	40007800 	.word	0x40007800
 80029d8:	08008d3d 	.word	0x08008d3d
 80029dc:	40007c00 	.word	0x40007c00
 80029e0:	08008d3d 	.word	0x08008d3d
 80029e4:	40011800 	.word	0x40011800
 80029e8:	08008d14 	.word	0x08008d14
 80029ec:	40011c00 	.word	0x40011c00
 80029f0:	08008d14 	.word	0x08008d14
 80029f4:	08008d43 	.word	0x08008d43
 80029f8:	03d09000 	.word	0x03d09000
 80029fc:	08008d4a 	.word	0x08008d4a
 8002a00:	000ffcff 	.word	0x000ffcff
 8002a04:	003d0900 	.word	0x003d0900
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a08:	f7fe ff8e 	bl	8001928 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002a0c:	2800      	cmp	r0, #0
 8002a0e:	f43f af4b 	beq.w	80028a8 <UART_SetConfig+0x18c>
 8002a12:	e7a5      	b.n	8002960 <UART_SetConfig+0x244>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002a14:	f7fe ff9a 	bl	800194c <HAL_RCC_GetPCLK2Freq>
        break;
 8002a18:	e7f8      	b.n	8002a0c <UART_SetConfig+0x2f0>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002a1a:	4668      	mov	r0, sp
 8002a1c:	f7ff fd2e 	bl	800247c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8002a20:	9801      	ldr	r0, [sp, #4]
        break;
 8002a22:	e7f3      	b.n	8002a0c <UART_SetConfig+0x2f0>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002a24:	a803      	add	r0, sp, #12
 8002a26:	f7ff fdd1 	bl	80025cc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8002a2a:	9804      	ldr	r0, [sp, #16]
        break;
 8002a2c:	e7ee      	b.n	8002a0c <UART_SetConfig+0x2f0>
        pclk = (uint32_t) CSI_VALUE;
 8002a2e:	482b      	ldr	r0, [pc, #172]	; (8002adc <UART_SetConfig+0x3c0>)
 8002a30:	e796      	b.n	8002960 <UART_SetConfig+0x244>
    switch (clocksource)
 8002a32:	2b08      	cmp	r3, #8
 8002a34:	d818      	bhi.n	8002a68 <UART_SetConfig+0x34c>
 8002a36:	2b08      	cmp	r3, #8
 8002a38:	f63f af26 	bhi.w	8002888 <UART_SetConfig+0x16c>
 8002a3c:	a201      	add	r2, pc, #4	; (adr r2, 8002a44 <UART_SetConfig+0x328>)
 8002a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a42:	bf00      	nop
 8002a44:	08002aab 	.word	0x08002aab
 8002a48:	08002ab7 	.word	0x08002ab7
 8002a4c:	08002889 	.word	0x08002889
 8002a50:	08002889 	.word	0x08002889
 8002a54:	08002abd 	.word	0x08002abd
 8002a58:	08002889 	.word	0x08002889
 8002a5c:	08002889 	.word	0x08002889
 8002a60:	08002889 	.word	0x08002889
 8002a64:	08002ac7 	.word	0x08002ac7
 8002a68:	2b20      	cmp	r3, #32
 8002a6a:	d031      	beq.n	8002ad0 <UART_SetConfig+0x3b4>
 8002a6c:	2b40      	cmp	r3, #64	; 0x40
 8002a6e:	d031      	beq.n	8002ad4 <UART_SetConfig+0x3b8>
 8002a70:	2b10      	cmp	r3, #16
 8002a72:	f47f af09 	bne.w	8002888 <UART_SetConfig+0x16c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a76:	4b1a      	ldr	r3, [pc, #104]	; (8002ae0 <UART_SetConfig+0x3c4>)
 8002a78:	481a      	ldr	r0, [pc, #104]	; (8002ae4 <UART_SetConfig+0x3c8>)
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	f012 0f20 	tst.w	r2, #32
 8002a80:	d003      	beq.n	8002a8a <UART_SetConfig+0x36e>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002a88:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a8a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002a8c:	4a16      	ldr	r2, [pc, #88]	; (8002ae8 <UART_SetConfig+0x3cc>)
 8002a8e:	6863      	ldr	r3, [r4, #4]
 8002a90:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8002a94:	fbb0 f0f2 	udiv	r0, r0, r2
 8002a98:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002a9c:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002aa0:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8002aa4:	f1a0 0210 	sub.w	r2, r0, #16
 8002aa8:	e743      	b.n	8002932 <UART_SetConfig+0x216>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002aaa:	f7fe ff3d 	bl	8001928 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002aae:	2800      	cmp	r0, #0
 8002ab0:	f43f aefa 	beq.w	80028a8 <UART_SetConfig+0x18c>
 8002ab4:	e7e9      	b.n	8002a8a <UART_SetConfig+0x36e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ab6:	f7fe ff49 	bl	800194c <HAL_RCC_GetPCLK2Freq>
        break;
 8002aba:	e7f8      	b.n	8002aae <UART_SetConfig+0x392>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002abc:	4668      	mov	r0, sp
 8002abe:	f7ff fcdd 	bl	800247c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8002ac2:	9801      	ldr	r0, [sp, #4]
        break;
 8002ac4:	e7f3      	b.n	8002aae <UART_SetConfig+0x392>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002ac6:	a803      	add	r0, sp, #12
 8002ac8:	f7ff fd80 	bl	80025cc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8002acc:	9804      	ldr	r0, [sp, #16]
        break;
 8002ace:	e7ee      	b.n	8002aae <UART_SetConfig+0x392>
        pclk = (uint32_t) CSI_VALUE;
 8002ad0:	4802      	ldr	r0, [pc, #8]	; (8002adc <UART_SetConfig+0x3c0>)
 8002ad2:	e7da      	b.n	8002a8a <UART_SetConfig+0x36e>
    switch (clocksource)
 8002ad4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002ad8:	e7d7      	b.n	8002a8a <UART_SetConfig+0x36e>
 8002ada:	bf00      	nop
 8002adc:	003d0900 	.word	0x003d0900
 8002ae0:	58024400 	.word	0x58024400
 8002ae4:	03d09000 	.word	0x03d09000
 8002ae8:	08008d4a 	.word	0x08008d4a

08002aec <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002aec:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002aee:	07da      	lsls	r2, r3, #31
{
 8002af0:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002af2:	d506      	bpl.n	8002b02 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002af4:	6801      	ldr	r1, [r0, #0]
 8002af6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002af8:	684a      	ldr	r2, [r1, #4]
 8002afa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002afe:	4322      	orrs	r2, r4
 8002b00:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b02:	079c      	lsls	r4, r3, #30
 8002b04:	d506      	bpl.n	8002b14 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b06:	6801      	ldr	r1, [r0, #0]
 8002b08:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002b0a:	684a      	ldr	r2, [r1, #4]
 8002b0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b10:	4322      	orrs	r2, r4
 8002b12:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b14:	0759      	lsls	r1, r3, #29
 8002b16:	d506      	bpl.n	8002b26 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b18:	6801      	ldr	r1, [r0, #0]
 8002b1a:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002b1c:	684a      	ldr	r2, [r1, #4]
 8002b1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002b22:	4322      	orrs	r2, r4
 8002b24:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b26:	071a      	lsls	r2, r3, #28
 8002b28:	d506      	bpl.n	8002b38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002b2a:	6801      	ldr	r1, [r0, #0]
 8002b2c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002b2e:	684a      	ldr	r2, [r1, #4]
 8002b30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b34:	4322      	orrs	r2, r4
 8002b36:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002b38:	06dc      	lsls	r4, r3, #27
 8002b3a:	d506      	bpl.n	8002b4a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b3c:	6801      	ldr	r1, [r0, #0]
 8002b3e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002b40:	688a      	ldr	r2, [r1, #8]
 8002b42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b46:	4322      	orrs	r2, r4
 8002b48:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b4a:	0699      	lsls	r1, r3, #26
 8002b4c:	d506      	bpl.n	8002b5c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002b4e:	6801      	ldr	r1, [r0, #0]
 8002b50:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002b52:	688a      	ldr	r2, [r1, #8]
 8002b54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b58:	4322      	orrs	r2, r4
 8002b5a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b5c:	065a      	lsls	r2, r3, #25
 8002b5e:	d510      	bpl.n	8002b82 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b60:	6801      	ldr	r1, [r0, #0]
 8002b62:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002b64:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b66:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b6a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002b6e:	ea42 0204 	orr.w	r2, r2, r4
 8002b72:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b74:	d105      	bne.n	8002b82 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b76:	684a      	ldr	r2, [r1, #4]
 8002b78:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8002b7a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002b7e:	4322      	orrs	r2, r4
 8002b80:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b82:	061b      	lsls	r3, r3, #24
 8002b84:	d506      	bpl.n	8002b94 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b86:	6802      	ldr	r2, [r0, #0]
 8002b88:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8002b8a:	6853      	ldr	r3, [r2, #4]
 8002b8c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002b90:	430b      	orrs	r3, r1
 8002b92:	6053      	str	r3, [r2, #4]
  }
}
 8002b94:	bd10      	pop	{r4, pc}

08002b96 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b9a:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8002b9e:	4604      	mov	r4, r0
 8002ba0:	460e      	mov	r6, r1
 8002ba2:	4615      	mov	r5, r2
 8002ba4:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ba6:	6822      	ldr	r2, [r4, #0]
 8002ba8:	69d3      	ldr	r3, [r2, #28]
 8002baa:	ea36 0303 	bics.w	r3, r6, r3
 8002bae:	bf0c      	ite	eq
 8002bb0:	2301      	moveq	r3, #1
 8002bb2:	2300      	movne	r3, #0
 8002bb4:	42ab      	cmp	r3, r5
 8002bb6:	d001      	beq.n	8002bbc <UART_WaitOnFlagUntilTimeout+0x26>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8002bb8:	2000      	movs	r0, #0
 8002bba:	e027      	b.n	8002c0c <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8002bbc:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8002bc0:	d0f2      	beq.n	8002ba8 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bc2:	f7fe f8b1 	bl	8000d28 <HAL_GetTick>
 8002bc6:	1bc0      	subs	r0, r0, r7
 8002bc8:	4540      	cmp	r0, r8
 8002bca:	6820      	ldr	r0, [r4, #0]
 8002bcc:	d802      	bhi.n	8002bd4 <UART_WaitOnFlagUntilTimeout+0x3e>
 8002bce:	f1b8 0f00 	cmp.w	r8, #0
 8002bd2:	d11d      	bne.n	8002c10 <UART_WaitOnFlagUntilTimeout+0x7a>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd4:	e850 3f00 	ldrex	r3, [r0]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002bd8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bdc:	e840 3200 	strex	r2, r3, [r0]
 8002be0:	2a00      	cmp	r2, #0
 8002be2:	d1f7      	bne.n	8002bd4 <UART_WaitOnFlagUntilTimeout+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be4:	f100 0308 	add.w	r3, r0, #8
 8002be8:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bec:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf0:	f100 0108 	add.w	r1, r0, #8
 8002bf4:	e841 3200 	strex	r2, r3, [r1]
 8002bf8:	2a00      	cmp	r2, #0
 8002bfa:	d1f3      	bne.n	8002be4 <UART_WaitOnFlagUntilTimeout+0x4e>
        huart->gState = HAL_UART_STATE_READY;
 8002bfc:	2320      	movs	r3, #32
 8002bfe:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8002c02:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          return HAL_TIMEOUT;
 8002c06:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8002c08:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
}
 8002c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002c10:	6803      	ldr	r3, [r0, #0]
 8002c12:	075a      	lsls	r2, r3, #29
 8002c14:	d5c7      	bpl.n	8002ba6 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002c16:	69c3      	ldr	r3, [r0, #28]
 8002c18:	051b      	lsls	r3, r3, #20
 8002c1a:	d5c4      	bpl.n	8002ba6 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c20:	6203      	str	r3, [r0, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c22:	e850 3f00 	ldrex	r3, [r0]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002c26:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2a:	e840 3200 	strex	r2, r3, [r0]
 8002c2e:	2a00      	cmp	r2, #0
 8002c30:	d1f7      	bne.n	8002c22 <UART_WaitOnFlagUntilTimeout+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c32:	f100 0308 	add.w	r3, r0, #8
 8002c36:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c3a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c3e:	f100 0108 	add.w	r1, r0, #8
 8002c42:	e841 3200 	strex	r2, r3, [r1]
 8002c46:	2a00      	cmp	r2, #0
 8002c48:	d1f3      	bne.n	8002c32 <UART_WaitOnFlagUntilTimeout+0x9c>
          huart->gState = HAL_UART_STATE_READY;
 8002c4a:	2320      	movs	r3, #32
 8002c4c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8002c50:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c54:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8002c58:	e7d5      	b.n	8002c06 <UART_WaitOnFlagUntilTimeout+0x70>

08002c5a <HAL_UART_Transmit>:
{
 8002c5a:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002c5e:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002c60:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8002c64:	4604      	mov	r4, r0
 8002c66:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8002c68:	2b20      	cmp	r3, #32
{
 8002c6a:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002c6c:	d150      	bne.n	8002d10 <HAL_UART_Transmit+0xb6>
    if ((pData == NULL) || (Size == 0U))
 8002c6e:	2900      	cmp	r1, #0
 8002c70:	d04c      	beq.n	8002d0c <HAL_UART_Transmit+0xb2>
 8002c72:	2a00      	cmp	r2, #0
 8002c74:	d04a      	beq.n	8002d0c <HAL_UART_Transmit+0xb2>
    __HAL_LOCK(huart);
 8002c76:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d048      	beq.n	8002d10 <HAL_UART_Transmit+0xb6>
 8002c7e:	2301      	movs	r3, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c80:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8002c82:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c86:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c88:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c8c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    tickstart = HAL_GetTick();
 8002c90:	f7fe f84a 	bl	8000d28 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c94:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8002c96:	4603      	mov	r3, r0
    huart->TxXferSize  = Size;
 8002c98:	f8a4 7054 	strh.w	r7, [r4, #84]	; 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c9c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    huart->TxXferCount = Size;
 8002ca0:	f8a4 7056 	strh.w	r7, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ca4:	d103      	bne.n	8002cae <HAL_UART_Transmit+0x54>
 8002ca6:	6922      	ldr	r2, [r4, #16]
 8002ca8:	b90a      	cbnz	r2, 8002cae <HAL_UART_Transmit+0x54>
 8002caa:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8002cac:	4616      	mov	r6, r2
    __HAL_UNLOCK(huart);
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    while (huart->TxXferCount > 0U)
 8002cb4:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002cb8:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8002cbc:	b292      	uxth	r2, r2
 8002cbe:	b942      	cbnz	r2, 8002cd2 <HAL_UART_Transmit+0x78>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002cc0:	2140      	movs	r1, #64	; 0x40
 8002cc2:	4620      	mov	r0, r4
 8002cc4:	f7ff ff67 	bl	8002b96 <UART_WaitOnFlagUntilTimeout>
 8002cc8:	b958      	cbnz	r0, 8002ce2 <HAL_UART_Transmit+0x88>
    huart->gState = HAL_UART_STATE_READY;
 8002cca:	2320      	movs	r3, #32
 8002ccc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    return HAL_OK;
 8002cd0:	e008      	b.n	8002ce4 <HAL_UART_Transmit+0x8a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2180      	movs	r1, #128	; 0x80
 8002cd6:	4620      	mov	r0, r4
 8002cd8:	9303      	str	r3, [sp, #12]
 8002cda:	f7ff ff5c 	bl	8002b96 <UART_WaitOnFlagUntilTimeout>
 8002cde:	9b03      	ldr	r3, [sp, #12]
 8002ce0:	b118      	cbz	r0, 8002cea <HAL_UART_Transmit+0x90>
        return HAL_TIMEOUT;
 8002ce2:	2003      	movs	r0, #3
}
 8002ce4:	b004      	add	sp, #16
 8002ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002cea:	6821      	ldr	r1, [r4, #0]
      if (pdata8bits == NULL)
 8002cec:	b95e      	cbnz	r6, 8002d06 <HAL_UART_Transmit+0xac>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002cee:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002cf2:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cf6:	628a      	str	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 8002cf8:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 8002cfc:	3a01      	subs	r2, #1
 8002cfe:	b292      	uxth	r2, r2
 8002d00:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
 8002d04:	e7d6      	b.n	8002cb4 <HAL_UART_Transmit+0x5a>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d06:	f816 2b01 	ldrb.w	r2, [r6], #1
 8002d0a:	e7f4      	b.n	8002cf6 <HAL_UART_Transmit+0x9c>
      return  HAL_ERROR;
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	e7e9      	b.n	8002ce4 <HAL_UART_Transmit+0x8a>
    return HAL_BUSY;
 8002d10:	2002      	movs	r0, #2
 8002d12:	e7e7      	b.n	8002ce4 <HAL_UART_Transmit+0x8a>

08002d14 <UART_CheckIdleState>:
{
 8002d14:	b530      	push	{r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d16:	2500      	movs	r5, #0
{
 8002d18:	4604      	mov	r4, r0
 8002d1a:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d1c:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8002d20:	f7fe f802 	bl	8000d28 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d24:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8002d26:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d28:	6812      	ldr	r2, [r2, #0]
 8002d2a:	0711      	lsls	r1, r2, #28
 8002d2c:	d417      	bmi.n	8002d5e <UART_CheckIdleState+0x4a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d2e:	6822      	ldr	r2, [r4, #0]
 8002d30:	6812      	ldr	r2, [r2, #0]
 8002d32:	0752      	lsls	r2, r2, #29
 8002d34:	d509      	bpl.n	8002d4a <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d36:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8002d3a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002d3e:	4620      	mov	r0, r4
 8002d40:	9200      	str	r2, [sp, #0]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f7ff ff27 	bl	8002b96 <UART_WaitOnFlagUntilTimeout>
 8002d48:	b9b0      	cbnz	r0, 8002d78 <UART_CheckIdleState+0x64>
  huart->gState = HAL_UART_STATE_READY;
 8002d4a:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d4c:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002d4e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8002d52:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8002d56:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d5a:	66e0      	str	r0, [r4, #108]	; 0x6c
  return HAL_OK;
 8002d5c:	e00d      	b.n	8002d7a <UART_CheckIdleState+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d5e:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8002d62:	9003      	str	r0, [sp, #12]
 8002d64:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002d68:	4620      	mov	r0, r4
 8002d6a:	9200      	str	r2, [sp, #0]
 8002d6c:	462a      	mov	r2, r5
 8002d6e:	f7ff ff12 	bl	8002b96 <UART_WaitOnFlagUntilTimeout>
 8002d72:	9b03      	ldr	r3, [sp, #12]
 8002d74:	2800      	cmp	r0, #0
 8002d76:	d0da      	beq.n	8002d2e <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8002d78:	2003      	movs	r0, #3
}
 8002d7a:	b005      	add	sp, #20
 8002d7c:	bd30      	pop	{r4, r5, pc}

08002d7e <HAL_UART_Init>:
{
 8002d7e:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002d80:	4604      	mov	r4, r0
 8002d82:	b350      	cbz	r0, 8002dda <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002d84:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8002d88:	b91b      	cbnz	r3, 8002d92 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8002d8a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8002d8e:	f7fd fe4b 	bl	8000a28 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002d92:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002d94:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d96:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8002d98:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8002d9c:	6813      	ldr	r3, [r2, #0]
 8002d9e:	f023 0301 	bic.w	r3, r3, #1
 8002da2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002da4:	f7ff fcba 	bl	800271c <UART_SetConfig>
 8002da8:	2801      	cmp	r0, #1
 8002daa:	d016      	beq.n	8002dda <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002dae:	b113      	cbz	r3, 8002db6 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8002db0:	4620      	mov	r0, r4
 8002db2:	f7ff fe9b 	bl	8002aec <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002db6:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002db8:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002dc0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dc2:	689a      	ldr	r2, [r3, #8]
 8002dc4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002dc8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	f042 0201 	orr.w	r2, r2, #1
}
 8002dd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8002dd4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002dd6:	f7ff bf9d 	b.w	8002d14 <UART_CheckIdleState>
}
 8002dda:	2001      	movs	r0, #1
 8002ddc:	bd10      	pop	{r4, pc}
	...

08002de0 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002de0:	6e43      	ldr	r3, [r0, #100]	; 0x64
{
 8002de2:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002de4:	b91b      	cbnz	r3, 8002dee <UARTEx_SetNbDataToProcess+0xe>
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 8002de6:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8002dea:	6683      	str	r3, [r0, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002dec:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002dee:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002df0:	4d0a      	ldr	r5, [pc, #40]	; (8002e1c <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002df2:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002df4:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8002df6:	4c0a      	ldr	r4, [pc, #40]	; (8002e20 <UARTEx_SetNbDataToProcess+0x40>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002df8:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002dfc:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002dfe:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8002e00:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002e02:	011b      	lsls	r3, r3, #4
 8002e04:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e08:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002e0c:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 8002e0e:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e16:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
}
 8002e1a:	e7e7      	b.n	8002dec <UARTEx_SetNbDataToProcess+0xc>
 8002e1c:	08008d6a 	.word	0x08008d6a
 8002e20:	08008d62 	.word	0x08008d62

08002e24 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8002e24:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d014      	beq.n	8002e56 <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002e2c:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002e2e:	2324      	movs	r3, #36	; 0x24
 8002e30:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002e34:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8002e36:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002e38:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8002e3c:	f023 0301 	bic.w	r3, r3, #1
 8002e40:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002e42:	2300      	movs	r3, #0
 8002e44:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002e46:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002e48:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 8002e4a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8002e4e:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  return HAL_OK;
 8002e52:	4618      	mov	r0, r3
 8002e54:	4770      	bx	lr
  __HAL_LOCK(huart);
 8002e56:	2002      	movs	r0, #2
}
 8002e58:	4770      	bx	lr

08002e5a <HAL_UARTEx_SetTxFifoThreshold>:
{
 8002e5a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8002e5c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8002e60:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d01b      	beq.n	8002e9e <HAL_UARTEx_SetTxFifoThreshold+0x44>
 8002e66:	2301      	movs	r3, #1
 8002e68:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8002e6c:	2324      	movs	r3, #36	; 0x24
 8002e6e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002e72:	6803      	ldr	r3, [r0, #0]
 8002e74:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	f022 0201 	bic.w	r2, r2, #1
 8002e7c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8002e84:	4311      	orrs	r1, r2
 8002e86:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8002e88:	f7ff ffaa 	bl	8002de0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002e8c:	6803      	ldr	r3, [r0, #0]
 8002e8e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002e90:	2320      	movs	r3, #32
 8002e92:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8002e96:	2000      	movs	r0, #0
 8002e98:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8002e9c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8002e9e:	2002      	movs	r0, #2
 8002ea0:	e7fc      	b.n	8002e9c <HAL_UARTEx_SetTxFifoThreshold+0x42>

08002ea2 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8002ea2:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8002ea4:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8002ea8:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d01b      	beq.n	8002ee6 <HAL_UARTEx_SetRxFifoThreshold+0x44>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8002eb4:	2324      	movs	r3, #36	; 0x24
 8002eb6:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002eba:	6803      	ldr	r3, [r0, #0]
 8002ebc:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	f022 0201 	bic.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 8002ecc:	4311      	orrs	r1, r2
 8002ece:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8002ed0:	f7ff ff86 	bl	8002de0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002ed4:	6803      	ldr	r3, [r0, #0]
 8002ed6:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002ed8:	2320      	movs	r3, #32
 8002eda:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8002ede:	2000      	movs	r0, #0
 8002ee0:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8002ee4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8002ee6:	2002      	movs	r0, #2
 8002ee8:	e7fc      	b.n	8002ee4 <HAL_UARTEx_SetRxFifoThreshold+0x42>
	...

08002eec <OpenNNA_Printf>:
 * strings: OpenNNA
 * PSprintf
 */
#if(DEBUG==1)
void OpenNNA_Printf(char * strings)
{
 8002eec:	b510      	push	{r4, lr}
    char mesg[250] = {"OpenNNA: "};
 8002eee:	4a0c      	ldr	r2, [pc, #48]	; (8002f20 <OpenNNA_Printf+0x34>)
{
 8002ef0:	b0c0      	sub	sp, #256	; 0x100
 8002ef2:	4604      	mov	r4, r0
    char mesg[250] = {"OpenNNA: "};
 8002ef4:	6851      	ldr	r1, [r2, #4]
 8002ef6:	ab01      	add	r3, sp, #4
 8002ef8:	6810      	ldr	r0, [r2, #0]
 8002efa:	8912      	ldrh	r2, [r2, #8]
 8002efc:	c303      	stmia	r3!, {r0, r1}
 8002efe:	2100      	movs	r1, #0
 8002f00:	801a      	strh	r2, [r3, #0]
 8002f02:	f10d 000e 	add.w	r0, sp, #14
 8002f06:	22f0      	movs	r2, #240	; 0xf0
 8002f08:	f002 fdd2 	bl	8005ab0 <memset>
    strcat(mesg, strings);
 8002f0c:	4621      	mov	r1, r4
 8002f0e:	a801      	add	r0, sp, #4
 8002f10:	f003 fac6 	bl	80064a0 <strcat>
    printf("%s", mesg);
 8002f14:	a901      	add	r1, sp, #4
 8002f16:	4803      	ldr	r0, [pc, #12]	; (8002f24 <OpenNNA_Printf+0x38>)
 8002f18:	f003 fa14 	bl	8006344 <iprintf>
}
 8002f1c:	b040      	add	sp, #256	; 0x100
 8002f1e:	bd10      	pop	{r4, pc}
 8002f20:	08008ab0 	.word	0x08008ab0
 8002f24:	08008d72 	.word	0x08008d72

08002f28 <OpenNNA_Malloc>:
 * size: 
 * return: 
 */
void * OpenNNA_Malloc(unsigned long size)
{
    OpenNNA_Heap_Sum +=size;
 8002f28:	4a02      	ldr	r2, [pc, #8]	; (8002f34 <OpenNNA_Malloc+0xc>)
 8002f2a:	6813      	ldr	r3, [r2, #0]
 8002f2c:	4403      	add	r3, r0
 8002f2e:	6013      	str	r3, [r2, #0]
    //return (void *)malloc(size);
    return (void *)pvPortMalloc(size);
 8002f30:	f002 bcb0 	b.w	8005894 <pvPortMalloc>
 8002f34:	24000300 	.word	0x24000300

08002f38 <OpenNNA_CreateNetwork>:

/* Function :OpenNNA_CreateNetwork :
 * return: 
*/
struct layer * OpenNNA_CreateNetwork(void)
{
 8002f38:	b510      	push	{r4, lr}
    struct layer * Network = NULL;
    Network = OpenNNA_Malloc(sizeof(layers));//
 8002f3a:	2030      	movs	r0, #48	; 0x30
 8002f3c:	f7ff fff4 	bl	8002f28 <OpenNNA_Malloc>
    Network->layer_next = NULL;
    Network->layer_prev = NULL;
    Network->Layer_Index = 0;
    Network->Layer_Name = LIB_NAME;
 8002f40:	4a08      	ldr	r2, [pc, #32]	; (8002f64 <OpenNNA_CreateNetwork+0x2c>)
    Network->layer_next = NULL;
 8002f42:	2300      	movs	r3, #0
    Network = OpenNNA_Malloc(sizeof(layers));//
 8002f44:	4604      	mov	r4, r0
    Network->Layer_Name = LIB_NAME;
 8002f46:	6082      	str	r2, [r0, #8]
    Network->Layer_Name_Alias = Author;
 8002f48:	4a07      	ldr	r2, [pc, #28]	; (8002f68 <OpenNNA_CreateNetwork+0x30>)
    Network->layer_next = NULL;
 8002f4a:	62c3      	str	r3, [r0, #44]	; 0x2c
    Network->Layer_Para_Base = NULL;
    Network->Layer_Para_Extra = NULL;
    Network->Input_Feature_Map=NULL;
    Network->Output_Feature_Map=NULL;
 8002f4c:	61c3      	str	r3, [r0, #28]
    Network->Layer_Index = 0;
 8002f4e:	e9c0 3300 	strd	r3, r3, [r0]
    Network->Layer_Para_Base = NULL;
 8002f52:	e9c0 2303 	strd	r2, r3, [r0, #12]
    Network->Input_Feature_Map=NULL;
 8002f56:	e9c0 3305 	strd	r3, r3, [r0, #20]
    printf(
 8002f5a:	4804      	ldr	r0, [pc, #16]	; (8002f6c <OpenNNA_CreateNetwork+0x34>)
 8002f5c:	f003 fa78 	bl	8006450 <puts>
#if(DEBUG==1)
    OpenNNA_Logo();
#endif
    return Network;
}
 8002f60:	4620      	mov	r0, r4
 8002f62:	bd10      	pop	{r4, pc}
 8002f64:	08008d75 	.word	0x08008d75
 8002f68:	08008d9e 	.word	0x08008d9e
 8002f6c:	08008db8 	.word	0x08008db8

08002f70 <OpenNNA_Add_Layer>:
                            const void *Layer_Para_Base, \
                            const void *Layer_Para_Extra, \
                            const void *Weights, \
                            const void *Bias \
                            )
{
 8002f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f74:	460f      	mov	r7, r1
 8002f76:	b09a      	sub	sp, #104	; 0x68
 8002f78:	4691      	mov	r9, r2
 8002f7a:	4698      	mov	r8, r3
    unsigned int layer_index = 0;
    struct layer * layer_prev = NULL;
    if(NULL != Network) {
 8002f7c:	4604      	mov	r4, r0
 8002f7e:	2800      	cmp	r0, #0
 8002f80:	d13a      	bne.n	8002ff8 <OpenNNA_Add_Layer+0x88>
        }
        Network->Weights = Weights;
        Network->Bias =Bias;
    }
    return 0;
}
 8002f82:	b01a      	add	sp, #104	; 0x68
 8002f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            layer_index = Network->Layer_Index;
 8002f88:	f8d6 a004 	ldr.w	sl, [r6, #4]
 8002f8c:	4634      	mov	r4, r6
        while(NULL != Network->layer_next)
 8002f8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f90:	2e00      	cmp	r6, #0
 8002f92:	d1f9      	bne.n	8002f88 <OpenNNA_Add_Layer+0x18>
        Network->layer_next = OpenNNA_Malloc(sizeof(layers));//Layer
 8002f94:	2030      	movs	r0, #48	; 0x30
 8002f96:	f7ff ffc7 	bl	8002f28 <OpenNNA_Malloc>
        Network->Layer_Para_Extra = Layer_Para_Extra;
 8002f9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
        Network->layer_next = OpenNNA_Malloc(sizeof(layers));//Layer
 8002f9c:	62e0      	str	r0, [r4, #44]	; 0x2c
 8002f9e:	4605      	mov	r5, r0
        Network->layer_prev = layer_prev;
 8002fa0:	6004      	str	r4, [r0, #0]
        Network->Layer_Index = layer_index + 1;
 8002fa2:	f10a 0401 	add.w	r4, sl, #1
        Network->layer_next = NULL;
 8002fa6:	62c6      	str	r6, [r0, #44]	; 0x2c
        Network->Layer_Para_Extra = Layer_Para_Extra;
 8002fa8:	6143      	str	r3, [r0, #20]
        Network->pfunc_Operator = NULL;
 8002faa:	6286      	str	r6, [r0, #40]	; 0x28
        Network->Layer_Para_Base = Layer_Para_Base;
 8002fac:	e9c0 9803 	strd	r9, r8, [r0, #12]
            if (!strcmp(Layer_Name, operators[i].Operator_Name))//0
 8002fb0:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8003010 <OpenNNA_Add_Layer+0xa0>
        Network->Layer_Name = Layer_Name;
 8002fb4:	e9c0 4701 	strd	r4, r7, [r0, #4]
        Network->Output_Feature_Map = NULL;
 8002fb8:	e9c0 6606 	strd	r6, r6, [r0, #24]
            if (!strcmp(Layer_Name, operators[i].Operator_Name))//0
 8002fbc:	f858 1036 	ldr.w	r1, [r8, r6, lsl #3]
 8002fc0:	4638      	mov	r0, r7
 8002fc2:	f7fd f995 	bl	80002f0 <strcmp>
 8002fc6:	b9d0      	cbnz	r0, 8002ffe <OpenNNA_Add_Layer+0x8e>
                Network->pfunc_Operator = operators[i].pfunc_Operator;//
 8002fc8:	eb08 06c6 	add.w	r6, r8, r6, lsl #3
 8002fcc:	6873      	ldr	r3, [r6, #4]
 8002fce:	62ab      	str	r3, [r5, #40]	; 0x28
        if(NULL == Network->pfunc_Operator && 0 != Network->Layer_Index)//index=0
 8002fd0:	b9bb      	cbnz	r3, 8003002 <OpenNNA_Add_Layer+0x92>
 8002fd2:	b1b4      	cbz	r4, 8003002 <OpenNNA_Add_Layer+0x92>
            char mesg[100] = {0};
 8002fd4:	4601      	mov	r1, r0
 8002fd6:	2260      	movs	r2, #96	; 0x60
 8002fd8:	9001      	str	r0, [sp, #4]
 8002fda:	a802      	add	r0, sp, #8
 8002fdc:	f002 fd68 	bl	8005ab0 <memset>
            sprintf(mesg, "Layer %d Operator:%s NOT FOUND IN LIB!!!\n", Network->Layer_Index, Layer_Name);
 8002fe0:	463b      	mov	r3, r7
 8002fe2:	686a      	ldr	r2, [r5, #4]
 8002fe4:	a801      	add	r0, sp, #4
 8002fe6:	4909      	ldr	r1, [pc, #36]	; (800300c <OpenNNA_Add_Layer+0x9c>)
 8002fe8:	f003 fa3a 	bl	8006460 <siprintf>
            OpenNNA_Printf(mesg);
 8002fec:	a801      	add	r0, sp, #4
 8002fee:	f7ff ff7d 	bl	8002eec <OpenNNA_Printf>
            return -1;
 8002ff2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ff6:	e7c4      	b.n	8002f82 <OpenNNA_Add_Layer+0x12>
    unsigned int layer_index = 0;
 8002ff8:	f04f 0a00 	mov.w	sl, #0
 8002ffc:	e7c7      	b.n	8002f8e <OpenNNA_Add_Layer+0x1e>
        for (int i = 0; i < sizeof(operators); ++i) {
 8002ffe:	3601      	adds	r6, #1
 8003000:	e7dc      	b.n	8002fbc <OpenNNA_Add_Layer+0x4c>
        Network->Weights = Weights;
 8003002:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003004:	622b      	str	r3, [r5, #32]
        Network->Bias =Bias;
 8003006:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8003008:	626b      	str	r3, [r5, #36]	; 0x24
 800300a:	e7ba      	b.n	8002f82 <OpenNNA_Add_Layer+0x12>
 800300c:	08008f80 	.word	0x08008f80
 8003010:	24000010 	.word	0x24000010

08003014 <OpenNNA_Init>:
 * :
 * 1./
 * 2.0(Host)
*/
void OpenNNA_Init(struct layer * Network)
{
 8003014:	b538      	push	{r3, r4, r5, lr}
#if(Dynamic_Fmap_heap == 1)//(:)
    struct layer * Host = Network;//0
    struct layer * Last_Layer = NULL;//
    Network = Network->layer_next;//
 8003016:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
{
 8003018:	4605      	mov	r5, r0
    //
#if(DEBUG==1)
    OpenNNA_Printf("Dynamic Fmap Heap Enable!\n");
 800301a:	4811      	ldr	r0, [pc, #68]	; (8003060 <OpenNNA_Init+0x4c>)
 800301c:	f7ff ff66 	bl	8002eec <OpenNNA_Printf>
#endif
    Network->Input_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Channel*\
 8003020:	6923      	ldr	r3, [r4, #16]
 8003022:	e9d3 0200 	ldrd	r0, r2, [r3]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Row*\
 8003026:	689b      	ldr	r3, [r3, #8]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Channel*\
 8003028:	4350      	muls	r0, r2
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Row*\
 800302a:	4358      	muls	r0, r3
    Network->Input_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
 800302c:	0080      	lsls	r0, r0, #2
 800302e:	f7ff ff7b 	bl	8002f28 <OpenNNA_Malloc>
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Col\
    );
    //
    Network->Output_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Channel*\
 8003032:	6923      	ldr	r3, [r4, #16]
    Network->Input_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
 8003034:	61a0      	str	r0, [r4, #24]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Channel*\
 8003036:	e9d3 0203 	ldrd	r0, r2, [r3, #12]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Row*\
 800303a:	695b      	ldr	r3, [r3, #20]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Channel*\
 800303c:	4350      	muls	r0, r2
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Row*\
 800303e:	4358      	muls	r0, r3
    Network->Output_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
 8003040:	0080      	lsls	r0, r0, #2
 8003042:	f7ff ff71 	bl	8002f28 <OpenNNA_Malloc>
 8003046:	61e0      	str	r0, [r4, #28]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Col\
    );
    while(NULL != Network->layer_next)//
 8003048:	4623      	mov	r3, r4
 800304a:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
 800304c:	2c00      	cmp	r4, #0
 800304e:	d1fb      	bne.n	8003048 <OpenNNA_Init+0x34>
    {
        Network = Network->layer_next;
    }
    //0(Host)
    Network->layer_next = Host;
 8003050:	62dd      	str	r5, [r3, #44]	; 0x2c
    //0prev
    Last_Layer = Network;
    Network = Network->layer_next;//0
    Network->layer_prev= Last_Layer;//0prev
#if(DEBUG==1)
    OpenNNA_Printf("Init OK!\n");
 8003052:	4804      	ldr	r0, [pc, #16]	; (8003064 <OpenNNA_Init+0x50>)
    Network->layer_prev= Last_Layer;//0prev
 8003054:	602b      	str	r3, [r5, #0]
    Network->layer_prev= Last_Layer;//0prev
#if(DEBUG==1)
    OpenNNA_Printf("Init OK!\n");
#endif
#endif
}
 8003056:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    OpenNNA_Printf("Init OK!\n");
 800305a:	f7ff bf47 	b.w	8002eec <OpenNNA_Printf>
 800305e:	bf00      	nop
 8003060:	08008faa 	.word	0x08008faa
 8003064:	08008fc5 	.word	0x08008fc5

08003068 <OpenNNA_Print_Network>:
/* Function :OpenNNA_Print_Network :
 * struct layer * Network: 
*/
#if(DEBUG==1)
void OpenNNA_Print_Network(struct layer * Network)
{
 8003068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf(
 800306c:	6843      	ldr	r3, [r0, #4]
{
 800306e:	4604      	mov	r4, r0
    );
    while(NULL != Network->layer_next)
    {
        Network = Network->layer_next;
        if(0 !=Network->Layer_Index && NULL != Network->Layer_Para_Base)
        printf(
 8003070:	f8df a148 	ldr.w	sl, [pc, #328]	; 80031bc <OpenNNA_Print_Network+0x154>
    printf(
 8003074:	e9d0 1202 	ldrd	r1, r2, [r0, #8]
{
 8003078:	ed2d 8b02 	vpush	{d8}
    printf(
 800307c:	4846      	ldr	r0, [pc, #280]	; (8003198 <OpenNNA_Print_Network+0x130>)
{
 800307e:	b093      	sub	sp, #76	; 0x4c
    printf(
 8003080:	f003 f960 	bl	8006344 <iprintf>
    printf(
 8003084:	4845      	ldr	r0, [pc, #276]	; (800319c <OpenNNA_Print_Network+0x134>)
 8003086:	f003 f9e3 	bl	8006450 <puts>
    while(NULL != Network->layer_next)
 800308a:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
 800308c:	b124      	cbz	r4, 8003098 <OpenNNA_Print_Network+0x30>
        if(0 !=Network->Layer_Index && NULL != Network->Layer_Para_Base)
 800308e:	f8d4 b004 	ldr.w	fp, [r4, #4]
 8003092:	f1bb 0f00 	cmp.w	fp, #0
 8003096:	d10c      	bne.n	80030b2 <OpenNNA_Print_Network+0x4a>
                OpenNNA_Get_LayerParam(Network,Network->Layer_Index),
                Network->Layer_Index
        );
        if(0 == Network->Layer_Index)break;
    }
    printf(
 8003098:	4b41      	ldr	r3, [pc, #260]	; (80031a0 <OpenNNA_Print_Network+0x138>)
 800309a:	4842      	ldr	r0, [pc, #264]	; (80031a4 <OpenNNA_Print_Network+0x13c>)
 800309c:	6819      	ldr	r1, [r3, #0]
 800309e:	4b42      	ldr	r3, [pc, #264]	; (80031a8 <OpenNNA_Print_Network+0x140>)
 80030a0:	008a      	lsls	r2, r1, #2
 80030a2:	681b      	ldr	r3, [r3, #0]
            "Total Params:%d\n"
            "Flash:%d bytes\n"
            "Heap:%d bytes\n"
            "\n\n",OpenNNA_Flash_Sum,OpenNNA_Flash_Sum*sizeof(data_t),OpenNNA_Heap_Sum
    );
}
 80030a4:	b013      	add	sp, #76	; 0x4c
 80030a6:	ecbd 8b02 	vpop	{d8}
 80030aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf(
 80030ae:	f003 b949 	b.w	8006344 <iprintf>
        if(0 !=Network->Layer_Index && NULL != Network->Layer_Para_Base)
 80030b2:	6921      	ldr	r1, [r4, #16]
 80030b4:	2900      	cmp	r1, #0
 80030b6:	d0e8      	beq.n	800308a <OpenNNA_Print_Network+0x22>
        printf(
 80030b8:	68e3      	ldr	r3, [r4, #12]
 80030ba:	f8d4 8008 	ldr.w	r8, [r4, #8]
 80030be:	ee08 3a10 	vmov	s16, r3
 80030c2:	45d0      	cmp	r8, sl
 80030c4:	e9d1 3200 	ldrd	r3, r2, [r1]
 80030c8:	920b      	str	r2, [sp, #44]	; 0x2c
 80030ca:	688a      	ldr	r2, [r1, #8]
 80030cc:	920c      	str	r2, [sp, #48]	; 0x30
 80030ce:	68ca      	ldr	r2, [r1, #12]
 80030d0:	920d      	str	r2, [sp, #52]	; 0x34
 80030d2:	690a      	ldr	r2, [r1, #16]
 80030d4:	920e      	str	r2, [sp, #56]	; 0x38
 80030d6:	694a      	ldr	r2, [r1, #20]
 80030d8:	920f      	str	r2, [sp, #60]	; 0x3c
 80030da:	d151      	bne.n	8003180 <OpenNNA_Print_Network+0x118>
                ((Network->Layer_Name=="Conv2d")?(((Layer_Para_Conv2d *)Network->Layer_Para_Extra)->kernel_channel):((Network->Layer_Name=="AvgPool")?0:((Network->Layer_Name=="MaxPool")?0:0))),
 80030dc:	6961      	ldr	r1, [r4, #20]
        printf(
 80030de:	e9d1 6901 	ldrd	r6, r9, [r1, #4]
 80030e2:	680f      	ldr	r7, [r1, #0]
 80030e4:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    while(Network->Layer_Index !=layer_index) {
 80030e6:	6869      	ldr	r1, [r5, #4]
 80030e8:	458b      	cmp	fp, r1
 80030ea:	d135      	bne.n	8003158 <OpenNNA_Print_Network+0xf0>
    if(!strcmp("Dense",Network->Layer_Name)){
 80030ec:	68a9      	ldr	r1, [r5, #8]
 80030ee:	482f      	ldr	r0, [pc, #188]	; (80031ac <OpenNNA_Print_Network+0x144>)
 80030f0:	9311      	str	r3, [sp, #68]	; 0x44
 80030f2:	9110      	str	r1, [sp, #64]	; 0x40
 80030f4:	f7fd f8fc 	bl	80002f0 <strcmp>
 80030f8:	e9dd 1310 	ldrd	r1, r3, [sp, #64]	; 0x40
 80030fc:	2800      	cmp	r0, #0
 80030fe:	d12d      	bne.n	800315c <OpenNNA_Print_Network+0xf4>
        ((Layer_Para_Base *)(Network->Layer_Para_Base))->Input_Fmap_Row *\
 8003100:	692a      	ldr	r2, [r5, #16]
        param = ((Layer_Para_Dense *)Network->Layer_Para_Extra)->units * \
 8003102:	6969      	ldr	r1, [r5, #20]
        ((Layer_Para_Base *)(Network->Layer_Para_Base))->Input_Fmap_Row *\
 8003104:	e9d2 0501 	ldrd	r0, r5, [r2, #4]
        param = ((Layer_Para_Dense *)Network->Layer_Para_Extra)->units * \
 8003108:	6809      	ldr	r1, [r1, #0]
        ((Layer_Para_Base *)(Network->Layer_Para_Base))->Input_Fmap_Row *\
 800310a:	4368      	muls	r0, r5
        ((Layer_Para_Base *)(Network->Layer_Para_Base))->Input_Fmap_Col *\
 800310c:	6815      	ldr	r5, [r2, #0]
        ((Layer_Para_Base *)(Network->Layer_Para_Base))->Input_Fmap_Row *\
 800310e:	4348      	muls	r0, r1
        param = ((Layer_Para_Dense *)Network->Layer_Para_Extra)->units * \
 8003110:	fb05 1100 	mla	r1, r5, r0, r1
    OpenNNA_Flash_Sum+=param;
 8003114:	4d22      	ldr	r5, [pc, #136]	; (80031a0 <OpenNNA_Print_Network+0x138>)
        printf(
 8003116:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    OpenNNA_Flash_Sum+=param;
 8003118:	6828      	ldr	r0, [r5, #0]
 800311a:	4408      	add	r0, r1
 800311c:	6028      	str	r0, [r5, #0]
        printf(
 800311e:	9204      	str	r2, [sp, #16]
 8003120:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003122:	4823      	ldr	r0, [pc, #140]	; (80031b0 <OpenNNA_Print_Network+0x148>)
 8003124:	9203      	str	r2, [sp, #12]
 8003126:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003128:	f8cd 9014 	str.w	r9, [sp, #20]
 800312c:	9202      	str	r2, [sp, #8]
 800312e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003130:	9201      	str	r2, [sp, #4]
 8003132:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003134:	e9cd 1b08 	strd	r1, fp, [sp, #32]
 8003138:	9200      	str	r2, [sp, #0]
 800313a:	ee18 1a10 	vmov	r1, s16
 800313e:	4642      	mov	r2, r8
 8003140:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8003144:	f003 f8fe 	bl	8006344 <iprintf>
        if(0 == Network->Layer_Index)break;
 8003148:	6863      	ldr	r3, [r4, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d19d      	bne.n	800308a <OpenNNA_Print_Network+0x22>
 800314e:	e7a3      	b.n	8003098 <OpenNNA_Print_Network+0x30>
                ((Network->Layer_Name=="Conv2d")?(((Layer_Para_Conv2d *)Network->Layer_Para_Extra)->kernel_row):((Network->Layer_Name=="AvgPool")?(((Layer_Para_AvgPool *)Network->Layer_Para_Extra)->kernel_row):((Network->Layer_Name=="MaxPool")?(((Layer_Para_MaxPool *)Network->Layer_Para_Extra)->kernel_row):0))),
 8003150:	2600      	movs	r6, #0
        printf(
 8003152:	46b1      	mov	r9, r6
                ((Network->Layer_Name=="Conv2d")?(((Layer_Para_Conv2d *)Network->Layer_Para_Extra)->kernel_col):((Network->Layer_Name=="AvgPool")?(((Layer_Para_AvgPool *)Network->Layer_Para_Extra)->kernel_row):((Network->Layer_Name=="MaxPool")?(((Layer_Para_MaxPool *)Network->Layer_Para_Extra)->kernel_row):0))),
 8003154:	4637      	mov	r7, r6
 8003156:	e7c5      	b.n	80030e4 <OpenNNA_Print_Network+0x7c>
        Network = Network->layer_next;
 8003158:	6aed      	ldr	r5, [r5, #44]	; 0x2c
 800315a:	e7c4      	b.n	80030e6 <OpenNNA_Print_Network+0x7e>
    else if(!strcmp("Conv2d",Network->Layer_Name)) {
 800315c:	4650      	mov	r0, sl
 800315e:	9310      	str	r3, [sp, #64]	; 0x40
 8003160:	f7fd f8c6 	bl	80002f0 <strcmp>
 8003164:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003166:	b948      	cbnz	r0, 800317c <OpenNNA_Print_Network+0x114>
        param = ((Layer_Para_Conv2d *)Network->Layer_Para_Extra)->kernel_col * \
 8003168:	696d      	ldr	r5, [r5, #20]
 800316a:	e9d5 1000 	ldrd	r1, r0, [r5]
 800316e:	4341      	muls	r1, r0
        ((Layer_Para_Conv2d *)Network->Layer_Para_Extra)->kernel_row *\
 8003170:	68a8      	ldr	r0, [r5, #8]
 8003172:	4348      	muls	r0, r1
        param = ((Layer_Para_Conv2d *)Network->Layer_Para_Extra)->kernel_col * \
 8003174:	68e9      	ldr	r1, [r5, #12]
 8003176:	fb00 1101 	mla	r1, r0, r1, r1
 800317a:	e7cb      	b.n	8003114 <OpenNNA_Print_Network+0xac>
    unsigned int param = 0;
 800317c:	2100      	movs	r1, #0
 800317e:	e7c9      	b.n	8003114 <OpenNNA_Print_Network+0xac>
                ((Network->Layer_Name=="Conv2d")?(((Layer_Para_Conv2d *)Network->Layer_Para_Extra)->kernel_row):((Network->Layer_Name=="AvgPool")?(((Layer_Para_AvgPool *)Network->Layer_Para_Extra)->kernel_row):((Network->Layer_Name=="MaxPool")?(((Layer_Para_MaxPool *)Network->Layer_Para_Extra)->kernel_row):0))),
 8003180:	4a0c      	ldr	r2, [pc, #48]	; (80031b4 <OpenNNA_Print_Network+0x14c>)
 8003182:	4590      	cmp	r8, r2
 8003184:	d002      	beq.n	800318c <OpenNNA_Print_Network+0x124>
 8003186:	4a0c      	ldr	r2, [pc, #48]	; (80031b8 <OpenNNA_Print_Network+0x150>)
 8003188:	4590      	cmp	r8, r2
 800318a:	d1e1      	bne.n	8003150 <OpenNNA_Print_Network+0xe8>
 800318c:	6961      	ldr	r1, [r4, #20]
        printf(
 800318e:	f04f 0900 	mov.w	r9, #0
                ((Network->Layer_Name=="Conv2d")?(((Layer_Para_Conv2d *)Network->Layer_Para_Extra)->kernel_row):((Network->Layer_Name=="AvgPool")?(((Layer_Para_AvgPool *)Network->Layer_Para_Extra)->kernel_row):((Network->Layer_Name=="MaxPool")?(((Layer_Para_MaxPool *)Network->Layer_Para_Extra)->kernel_row):0))),
 8003192:	684f      	ldr	r7, [r1, #4]
 8003194:	463e      	mov	r6, r7
 8003196:	e7a5      	b.n	80030e4 <OpenNNA_Print_Network+0x7c>
 8003198:	08008fcf 	.word	0x08008fcf
 800319c:	08009060 	.word	0x08009060
 80031a0:	240002fc 	.word	0x240002fc
 80031a4:	08009135 	.word	0x08009135
 80031a8:	24000300 	.word	0x24000300
 80031ac:	080091b4 	.word	0x080091b4
 80031b0:	080091ba 	.word	0x080091ba
 80031b4:	0800924c 	.word	0x0800924c
 80031b8:	080091ac 	.word	0x080091ac
 80031bc:	08009296 	.word	0x08009296

080031c0 <OpenNNA_Predict>:
#endif
/* Function :OpenNNA_Init :
 * struct layer * Network: 
*/
void OpenNNA_Predict(struct layer * Network, const void *Network_Input, void *Network_Output)
{
 80031c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#if (Dynamic_Fmap_heap==1)
    //
    Network = Network->layer_next;
 80031c4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
{
 80031c6:	4616      	mov	r6, r2
    //()
    while(0!=Network->Layer_Index)
    {
        //Free
        OpenNNA_Free(Network->layer_prev->Input_Feature_Map);
        Network->layer_prev->Input_Feature_Map = NULL;
 80031c8:	2700      	movs	r7, #0
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Col\
 80031ca:	6923      	ldr	r3, [r4, #16]
    *\
 80031cc:	e9d3 0201 	ldrd	r0, r2, [r3, #4]
    memcpy(Network->Input_Feature_Map,Network_Input,\
 80031d0:	681b      	ldr	r3, [r3, #0]
    *\
 80031d2:	4342      	muls	r2, r0
    memcpy(Network->Input_Feature_Map,Network_Input,\
 80031d4:	69a0      	ldr	r0, [r4, #24]
 80031d6:	435a      	muls	r2, r3
 80031d8:	0092      	lsls	r2, r2, #2
 80031da:	f002 fc5b 	bl	8005a94 <memcpy>
    Network->pfunc_Operator(Network);//
 80031de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80031e0:	4620      	mov	r0, r4
 80031e2:	4798      	blx	r3
    Network = Network->layer_next;
 80031e4:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
    while(0!=Network->Layer_Index)
 80031e6:	e9d4 5800 	ldrd	r5, r8, [r4]
 80031ea:	f1b8 0f00 	cmp.w	r8, #0
 80031ee:	d127      	bne.n	8003240 <OpenNNA_Predict+0x80>
    //
    Network = Network->layer_prev;
    //
    memcpy(Network_Output,Network->Output_Feature_Map,\
    sizeof(data_t)*\
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Col\
 80031f0:	6929      	ldr	r1, [r5, #16]
    memcpy(Network_Output,Network->Output_Feature_Map,\
 80031f2:	4630      	mov	r0, r6
    *\
 80031f4:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 80031f8:	4353      	muls	r3, r2
    memcpy(Network_Output,Network->Output_Feature_Map,\
 80031fa:	68ca      	ldr	r2, [r1, #12]
 80031fc:	69e9      	ldr	r1, [r5, #28]
 80031fe:	435a      	muls	r2, r3
 8003200:	0092      	lsls	r2, r2, #2
 8003202:	f002 fc47 	bl	8005a94 <memcpy>
	vPortFree(address);
 8003206:	69e8      	ldr	r0, [r5, #28]
 8003208:	f002 fbdc 	bl	80059c4 <vPortFree>
    );
    //free
    OpenNNA_Free(Network->Output_Feature_Map);
    Network->Output_Feature_Map = NULL;
    //
    Network = Network->layer_next;
 800320c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    Network->Output_Feature_Map = NULL;
 800320e:	f8c5 801c 	str.w	r8, [r5, #28]
    Network = Network->layer_next;
 8003212:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    //
    //
    Network->Input_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Channel*\
 8003214:	6923      	ldr	r3, [r4, #16]
 8003216:	e9d3 0200 	ldrd	r0, r2, [r3]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Row*\
 800321a:	689b      	ldr	r3, [r3, #8]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Channel*\
 800321c:	4350      	muls	r0, r2
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Row*\
 800321e:	4358      	muls	r0, r3
    Network->Input_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
 8003220:	0080      	lsls	r0, r0, #2
 8003222:	f7ff fe81 	bl	8002f28 <OpenNNA_Malloc>
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Input_Fmap_Col\
    );
    //
    Network->Output_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Channel*\
 8003226:	6923      	ldr	r3, [r4, #16]
    Network->Input_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
 8003228:	61a0      	str	r0, [r4, #24]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Channel*\
 800322a:	e9d3 0203 	ldrd	r0, r2, [r3, #12]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Row*\
 800322e:	695b      	ldr	r3, [r3, #20]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Channel*\
 8003230:	4350      	muls	r0, r2
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Row*\
 8003232:	4358      	muls	r0, r3
    Network->Output_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
 8003234:	0080      	lsls	r0, r0, #2
 8003236:	f7ff fe77 	bl	8002f28 <OpenNNA_Malloc>
 800323a:	61e0      	str	r0, [r4, #28]
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Row\
    *\
    ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Channel\
    );
#endif
}
 800323c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	vPortFree(address);
 8003240:	69a8      	ldr	r0, [r5, #24]
 8003242:	f002 fbbf 	bl	80059c4 <vPortFree>
        Network->layer_prev->Input_Feature_Map = NULL;
 8003246:	6823      	ldr	r3, [r4, #0]
        ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Channel*\
 8003248:	6922      	ldr	r2, [r4, #16]
        Network->layer_prev->Input_Feature_Map = NULL;
 800324a:	619f      	str	r7, [r3, #24]
        Network->Input_Feature_Map=Network->layer_prev->Output_Feature_Map;
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	61a3      	str	r3, [r4, #24]
        ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Channel*\
 8003250:	e9d2 3003 	ldrd	r3, r0, [r2, #12]
 8003254:	4343      	muls	r3, r0
        ((Layer_Para_Base *)Network->Layer_Para_Base)->Output_Fmap_Row*\
 8003256:	6950      	ldr	r0, [r2, #20]
 8003258:	4358      	muls	r0, r3
        Network->Output_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
 800325a:	0080      	lsls	r0, r0, #2
 800325c:	f7ff fe64 	bl	8002f28 <OpenNNA_Malloc>
        Network->pfunc_Operator(Network);//
 8003260:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        Network->Output_Feature_Map= OpenNNA_Malloc(sizeof(data_t)*\
 8003262:	61e0      	str	r0, [r4, #28]
        Network->pfunc_Operator(Network);//
 8003264:	4620      	mov	r0, r4
 8003266:	4798      	blx	r3
        Network = Network->layer_next;//
 8003268:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
 800326a:	e7bc      	b.n	80031e6 <OpenNNA_Predict+0x26>

0800326c <OpenNNA_Free_FmapHeap>:
 * struct layer * Network: 
 * (
 * Input_Feature_Map&Output_Feature_Map)
*/
void OpenNNA_Free_FmapHeap(struct layer *Network)
{
 800326c:	b538      	push	{r3, r4, r5, lr}
    Network= Network->layer_next;
 800326e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    if(0!=Network->Layer_Index) {
 8003270:	6863      	ldr	r3, [r4, #4]
 8003272:	b143      	cbz	r3, 8003286 <OpenNNA_Free_FmapHeap+0x1a>
        OpenNNA_Free(Network->Input_Feature_Map);
        Network->Input_Feature_Map = NULL;
 8003274:	2500      	movs	r5, #0
	vPortFree(address);
 8003276:	69a0      	ldr	r0, [r4, #24]
 8003278:	f002 fba4 	bl	80059c4 <vPortFree>
 800327c:	69e0      	ldr	r0, [r4, #28]
        Network->Input_Feature_Map = NULL;
 800327e:	61a5      	str	r5, [r4, #24]
	vPortFree(address);
 8003280:	f002 fba0 	bl	80059c4 <vPortFree>
        OpenNNA_Free(Network->Output_Feature_Map);
        Network->Output_Feature_Map = NULL;
 8003284:	61e5      	str	r5, [r4, #28]
    }
#if(DEBUG==1)
    OpenNNA_Printf("Fmap Heap Free Success!\n");
 8003286:	4802      	ldr	r0, [pc, #8]	; (8003290 <OpenNNA_Free_FmapHeap+0x24>)
#endif
}
 8003288:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    OpenNNA_Printf("Fmap Heap Free Success!\n");
 800328c:	f7ff be2e 	b.w	8002eec <OpenNNA_Printf>
 8003290:	08009254 	.word	0x08009254

08003294 <OpenNNA_Free_Network>:
/* Function :OpenNNA_Free_Network :+()
 * struct layer * pNetwork: 
*/
void OpenNNA_Free_Network(struct layer **pNetwork)
{
 8003294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    //
    //(
    //Input_Feature_Map&Output_Feature_Map)
    struct layer * Network = (struct layer *)*pNetwork;
 8003296:	6804      	ldr	r4, [r0, #0]
{
 8003298:	4605      	mov	r5, r0
    //
    Network= Network->layer_next;
    while (0 != Network->Layer_Index) {
        if(1 != Network->Layer_Index){
            OpenNNA_Free(Network->layer_prev);//10(0)
            Network->layer_prev=NULL;//NULL
 800329a:	2700      	movs	r7, #0
    OpenNNA_Free_FmapHeap(Network);
 800329c:	4620      	mov	r0, r4
 800329e:	f7ff ffe5 	bl	800326c <OpenNNA_Free_FmapHeap>
    Network= Network->layer_next;
 80032a2:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
    while (0 != Network->Layer_Index) {
 80032a4:	6866      	ldr	r6, [r4, #4]
 80032a6:	b956      	cbnz	r6, 80032be <OpenNNA_Free_Network+0x2a>
	vPortFree(address);
 80032a8:	6820      	ldr	r0, [r4, #0]
 80032aa:	f002 fb8b 	bl	80059c4 <vPortFree>
 80032ae:	4620      	mov	r0, r4
 80032b0:	f002 fb88 	bl	80059c4 <vPortFree>
    }
    //0
    OpenNNA_Free(Network->layer_prev);
    OpenNNA_Free(Network);
#if(DEBUG==1)
    OpenNNA_Printf("Network Free Success!\n");
 80032b4:	480a      	ldr	r0, [pc, #40]	; (80032e0 <OpenNNA_Free_Network+0x4c>)
 80032b6:	f7ff fe19 	bl	8002eec <OpenNNA_Printf>
#endif
    *pNetwork=NULL;//Network=NULL
 80032ba:	602e      	str	r6, [r5, #0]
}
 80032bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if(1 != Network->Layer_Index){
 80032be:	2e01      	cmp	r6, #1
 80032c0:	d00b      	beq.n	80032da <OpenNNA_Free_Network+0x46>
	vPortFree(address);
 80032c2:	6820      	ldr	r0, [r4, #0]
 80032c4:	f002 fb7e 	bl	80059c4 <vPortFree>
 80032c8:	6920      	ldr	r0, [r4, #16]
            Network->layer_prev=NULL;//NULL
 80032ca:	6027      	str	r7, [r4, #0]
	vPortFree(address);
 80032cc:	f002 fb7a 	bl	80059c4 <vPortFree>
 80032d0:	6960      	ldr	r0, [r4, #20]
            Network->Layer_Para_Base = NULL;
 80032d2:	6127      	str	r7, [r4, #16]
	vPortFree(address);
 80032d4:	f002 fb76 	bl	80059c4 <vPortFree>
            Network->Layer_Para_Extra = NULL;
 80032d8:	6167      	str	r7, [r4, #20]
        Network = Network->layer_next;//
 80032da:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
 80032dc:	e7e2      	b.n	80032a4 <OpenNNA_Free_Network+0x10>
 80032de:	bf00      	nop
 80032e0:	0800926d 	.word	0x0800926d

080032e4 <OpenNNA_Demo_Example>:
#include "opennna_demo_example.h"
/*****************OpenNNA Example**********************/
/*
 * Example =  * Weights + Bias
 */
int OpenNNA_Demo_Example() {
 80032e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032e8:	b0dd      	sub	sp, #372	; 0x174
    /*****************1:**********************/
    struct layer * Network = OpenNNA_CreateNetwork();
    /*****************2:**********************/
    struct Layer_Para_base *Layer_Para_Base1 = OpenNNA_Malloc(sizeof(Layer_Para_Base));
    struct Layer_Para_example *Layer_Para_Example1 = OpenNNA_Malloc(sizeof(Layer_Para_Example));
    Layer_Para_Base1->Input_Fmap_Channel=2;
 80032ea:	2602      	movs	r6, #2
    struct layer * Network = OpenNNA_CreateNetwork();
 80032ec:	f7ff fe24 	bl	8002f38 <OpenNNA_CreateNetwork>
    Layer_Para_Base1->Input_Fmap_Row=2;
    Layer_Para_Base1->Input_Fmap_Col=5;
 80032f0:	2705      	movs	r7, #5
    struct layer * Network = OpenNNA_CreateNetwork();
 80032f2:	900b      	str	r0, [sp, #44]	; 0x2c
    struct Layer_Para_base *Layer_Para_Base1 = OpenNNA_Malloc(sizeof(Layer_Para_Base));
 80032f4:	2018      	movs	r0, #24
 80032f6:	f7ff fe17 	bl	8002f28 <OpenNNA_Malloc>
 80032fa:	4680      	mov	r8, r0
    struct Layer_Para_example *Layer_Para_Example1 = OpenNNA_Malloc(sizeof(Layer_Para_Example));
 80032fc:	2000      	movs	r0, #0
    Layer_Para_Base3->Output_Fmap_Channel=2;
    Layer_Para_Base3->Output_Fmap_Row=2;
    Layer_Para_Base3->Output_Fmap_Col=5;
    /*****************3:**********************/
    //Note:Demo Example
    data_t Example_Weights[2][2][5]={
 80032fe:	f04f 0950 	mov.w	r9, #80	; 0x50
    struct Layer_Para_example *Layer_Para_Example1 = OpenNNA_Malloc(sizeof(Layer_Para_Example));
 8003302:	f7ff fe11 	bl	8002f28 <OpenNNA_Malloc>
 8003306:	9009      	str	r0, [sp, #36]	; 0x24
    struct Layer_Para_base *Layer_Para_Base2 = OpenNNA_Malloc(sizeof(Layer_Para_Base));
 8003308:	2018      	movs	r0, #24
    data_t Example_Weights[2][2][5]={
 800330a:	f8df a328 	ldr.w	sl, [pc, #808]	; 8003634 <OpenNNA_Demo_Example+0x350>
    Layer_Para_Base1->Output_Fmap_Channel=2;
 800330e:	e9c8 7602 	strd	r7, r6, [r8, #8]
    Layer_Para_Base1->Output_Fmap_Col=5;
 8003312:	e9c8 6704 	strd	r6, r7, [r8, #16]
    Layer_Para_Base1->Input_Fmap_Row=2;
 8003316:	e9c8 6600 	strd	r6, r6, [r8]
    struct Layer_Para_base *Layer_Para_Base2 = OpenNNA_Malloc(sizeof(Layer_Para_Base));
 800331a:	f7ff fe05 	bl	8002f28 <OpenNNA_Malloc>
 800331e:	4605      	mov	r5, r0
    struct Layer_Para_example *Layer_Para_Example2 = OpenNNA_Malloc(sizeof(Layer_Para_Example));
 8003320:	2000      	movs	r0, #0
 8003322:	f7ff fe01 	bl	8002f28 <OpenNNA_Malloc>
 8003326:	4683      	mov	fp, r0
    struct Layer_Para_base *Layer_Para_Base3 = OpenNNA_Malloc(sizeof(Layer_Para_Base));
 8003328:	2018      	movs	r0, #24
    Layer_Para_Base2->Output_Fmap_Channel=2;
 800332a:	e9c5 7602 	strd	r7, r6, [r5, #8]
    Layer_Para_Base2->Output_Fmap_Col=5;
 800332e:	e9c5 6704 	strd	r6, r7, [r5, #16]
    Layer_Para_Base2->Input_Fmap_Row=2;
 8003332:	e9c5 6600 	strd	r6, r6, [r5]
    struct Layer_Para_base *Layer_Para_Base3 = OpenNNA_Malloc(sizeof(Layer_Para_Base));
 8003336:	f7ff fdf7 	bl	8002f28 <OpenNNA_Malloc>
 800333a:	4604      	mov	r4, r0
    struct Layer_Para_example *Layer_Para_Example3 = OpenNNA_Malloc(sizeof(Layer_Para_Example));
 800333c:	2000      	movs	r0, #0
 800333e:	f7ff fdf3 	bl	8002f28 <OpenNNA_Malloc>
    data_t Example_Weights[2][2][5]={
 8003342:	464a      	mov	r2, r9
 8003344:	4651      	mov	r1, sl
    struct Layer_Para_example *Layer_Para_Example3 = OpenNNA_Malloc(sizeof(Layer_Para_Example));
 8003346:	9008      	str	r0, [sp, #32]
    Layer_Para_Base3->Output_Fmap_Channel=2;
 8003348:	e9c4 7602 	strd	r7, r6, [r4, #8]
    Layer_Para_Base3->Output_Fmap_Col=5;
 800334c:	e9c4 6704 	strd	r6, r7, [r4, #16]
    Layer_Para_Base3->Input_Fmap_Row=2;
 8003350:	e9c4 6600 	strd	r6, r6, [r4]
    data_t Example_Weights[2][2][5]={
 8003354:	ae0c      	add	r6, sp, #48	; 0x30
    {
        {2, 2, 2, 2, 2},
        {2, 2, 2, 2, 2},
        },
    };
    data_t Example_Bias[2][2][5]={
 8003356:	af20      	add	r7, sp, #128	; 0x80
    data_t Example_Weights[2][2][5]={
 8003358:	4630      	mov	r0, r6
 800335a:	f002 fb9b 	bl	8005a94 <memcpy>
    data_t Example_Bias[2][2][5]={
 800335e:	464a      	mov	r2, r9
 8003360:	eb0a 0109 	add.w	r1, sl, r9
 8003364:	4638      	mov	r0, r7
 8003366:	f002 fb95 	bl	8005a94 <memcpy>
            {1, 1, 1, 1, 1},
            {1, 1, 1, 1, 1},
            },
    };
    /*****************4:**********************/
    OpenNNA_Add_Layer(Network, "Example", "xdd1", Layer_Para_Base1,Layer_Para_Example1, Example_Weights, Example_Bias);
 800336a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800336c:	49a3      	ldr	r1, [pc, #652]	; (80035fc <OpenNNA_Demo_Example+0x318>)
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	4643      	mov	r3, r8
 8003372:	4aa3      	ldr	r2, [pc, #652]	; (8003600 <OpenNNA_Demo_Example+0x31c>)
 8003374:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003376:	e9cd 6701 	strd	r6, r7, [sp, #4]
 800337a:	f7ff fdf9 	bl	8002f70 <OpenNNA_Add_Layer>
    OpenNNA_Add_Layer(Network, "Example", "xdd2", Layer_Para_Base2, Layer_Para_Example2,Example_Weights, Example_Bias);
 800337e:	462b      	mov	r3, r5
 8003380:	4aa0      	ldr	r2, [pc, #640]	; (8003604 <OpenNNA_Demo_Example+0x320>)
 8003382:	499e      	ldr	r1, [pc, #632]	; (80035fc <OpenNNA_Demo_Example+0x318>)
 8003384:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003386:	f8cd b000 	str.w	fp, [sp]
 800338a:	e9cd 6701 	strd	r6, r7, [sp, #4]
 800338e:	f7ff fdef 	bl	8002f70 <OpenNNA_Add_Layer>
    OpenNNA_Add_Layer(Network, "Example", "xdd3", Layer_Para_Base3, Layer_Para_Example3,Example_Weights, Example_Bias);
 8003392:	9b08      	ldr	r3, [sp, #32]
 8003394:	4a9c      	ldr	r2, [pc, #624]	; (8003608 <OpenNNA_Demo_Example+0x324>)
 8003396:	4999      	ldr	r1, [pc, #612]	; (80035fc <OpenNNA_Demo_Example+0x318>)
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	4623      	mov	r3, r4
 800339c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800339e:	e9cd 6701 	strd	r6, r7, [sp, #4]
 80033a2:	f7ff fde5 	bl	8002f70 <OpenNNA_Add_Layer>
    //OpenNNA_Add_Layer(Network, "ReLU", "xdd4", NULL, NULL,NULL, NULL);
    //OpenNNA_Add_Layer(Network, "Dense", "xdd5", NULL, NULL,NULL, NULL);
    //OpenNNA_Add_Layer(Network, "Softmax", "xdd6", NULL, NULL,NULL, NULL);
    /*****************5:**********************/
    OpenNNA_Init(Network);
 80033a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80033a8:	f7ff fe34 	bl	8003014 <OpenNNA_Init>
    /*****************6:**********************/
#if(DEBUG==1)
    OpenNNA_Print_Network(Network);
 80033ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80033ae:	f7ff fe5b 	bl	8003068 <OpenNNA_Print_Network>
#endif
    /*****************7:**********************/
    data_t NN_Input_Fmap[2][2][5]={
 80033b2:	464a      	mov	r2, r9
 80033b4:	f10a 01a0 	add.w	r1, sl, #160	; 0xa0
 80033b8:	a834      	add	r0, sp, #208	; 0xd0
 80033ba:	f002 fb6b 	bl	8005a94 <memcpy>
    {
        {100, 101, 102, 103, 104},
        {110, 111, 112, 113, 114},
        },
    };
    data_t NN_Output_Fmap[2][2][5]={0};
 80033be:	464a      	mov	r2, r9
 80033c0:	2100      	movs	r1, #0
 80033c2:	a848      	add	r0, sp, #288	; 0x120
 80033c4:	f002 fb74 	bl	8005ab0 <memset>
    /*****************8:**********************/
#if(DEBUG==1)
    OpenNNA_Printf("Begin Predict!\n");
 80033c8:	4890      	ldr	r0, [pc, #576]	; (800360c <OpenNNA_Demo_Example+0x328>)
 80033ca:	f7ff fd8f 	bl	8002eec <OpenNNA_Printf>
#endif
    OpenNNA_Predict(Network, NN_Input_Fmap, NN_Output_Fmap);
 80033ce:	a934      	add	r1, sp, #208	; 0xd0
 80033d0:	aa48      	add	r2, sp, #288	; 0x120
 80033d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80033d4:	f7ff fef4 	bl	80031c0 <OpenNNA_Predict>
    /*****************9:**********************/
#if(DEBUG==1)
    printf("Input fmap[0][0][0] = %f, fmap[0][0][1] = %f, fmap[0][0][2] = %f, fmap[0][0][3] = %f,fmap[0][0][4] = %f\n",\
 80033d8:	ed9d 7a38 	vldr	s14, [sp, #224]	; 0xe0
 80033dc:	488c      	ldr	r0, [pc, #560]	; (8003610 <OpenNNA_Demo_Example+0x32c>)
 80033de:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80033e2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80033e6:	ed9d 7a37 	vldr	s14, [sp, #220]	; 0xdc
 80033ea:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80033ee:	ed8d 7b04 	vstr	d7, [sp, #16]
 80033f2:	ed9d 7a36 	vldr	s14, [sp, #216]	; 0xd8
 80033f6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80033fa:	ed8d 7b02 	vstr	d7, [sp, #8]
 80033fe:	ed9d 7a35 	vldr	s14, [sp, #212]	; 0xd4
 8003402:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003406:	ed8d 7b00 	vstr	d7, [sp]
 800340a:	eddd 7a34 	vldr	s15, [sp, #208]	; 0xd0
 800340e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003412:	ec53 2b17 	vmov	r2, r3, d7
 8003416:	f002 ff95 	bl	8006344 <iprintf>
    NN_Input_Fmap[0][0][0], NN_Input_Fmap[0][0][1], NN_Input_Fmap[0][0][2], NN_Input_Fmap[0][0][3], NN_Input_Fmap[0][0][4]);
    printf("Input fmap[0][1][0] = %f, fmap[0][1][1] = %f, fmap[0][1][2] = %f, fmap[0][1][3] = %f,fmap[0][1][4] = %f\n",\
 800341a:	ed9d 7a3d 	vldr	s14, [sp, #244]	; 0xf4
 800341e:	487d      	ldr	r0, [pc, #500]	; (8003614 <OpenNNA_Demo_Example+0x330>)
 8003420:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003424:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003428:	ed9d 7a3c 	vldr	s14, [sp, #240]	; 0xf0
 800342c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003430:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003434:	ed9d 7a3b 	vldr	s14, [sp, #236]	; 0xec
 8003438:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800343c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003440:	ed9d 7a3a 	vldr	s14, [sp, #232]	; 0xe8
 8003444:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003448:	ed8d 7b00 	vstr	d7, [sp]
 800344c:	eddd 7a39 	vldr	s15, [sp, #228]	; 0xe4
 8003450:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003454:	ec53 2b17 	vmov	r2, r3, d7
 8003458:	f002 ff74 	bl	8006344 <iprintf>
    NN_Input_Fmap[0][1][0], NN_Input_Fmap[0][1][1], NN_Input_Fmap[0][1][2], NN_Input_Fmap[0][1][3], NN_Input_Fmap[0][1][4]);
    printf("Input fmap[1][0][0] = %f, fmap[1][0][1] = %f, fmap[1][0][2] = %f, fmap[1][0][3] = %f,fmap[1][0][4] = %f\n",\
 800345c:	ed9d 7a42 	vldr	s14, [sp, #264]	; 0x108
 8003460:	486d      	ldr	r0, [pc, #436]	; (8003618 <OpenNNA_Demo_Example+0x334>)
 8003462:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003466:	ed8d 7b06 	vstr	d7, [sp, #24]
 800346a:	ed9d 7a41 	vldr	s14, [sp, #260]	; 0x104
 800346e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003472:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003476:	ed9d 7a40 	vldr	s14, [sp, #256]	; 0x100
 800347a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800347e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003482:	ed9d 7a3f 	vldr	s14, [sp, #252]	; 0xfc
 8003486:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800348a:	ed8d 7b00 	vstr	d7, [sp]
 800348e:	eddd 7a3e 	vldr	s15, [sp, #248]	; 0xf8
 8003492:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003496:	ec53 2b17 	vmov	r2, r3, d7
 800349a:	f002 ff53 	bl	8006344 <iprintf>
    NN_Input_Fmap[1][0][0], NN_Input_Fmap[1][0][1], NN_Input_Fmap[1][0][2], NN_Input_Fmap[1][0][3], NN_Input_Fmap[1][0][4]);
    printf("Input fmap[1][1][0] = %f, fmap[1][1][1] = %f, fmap[1][1][2] = %f, fmap[1][1][3] = %f,fmap[1][1][4] = %f\n",\
 800349e:	ed9d 7a47 	vldr	s14, [sp, #284]	; 0x11c
 80034a2:	485e      	ldr	r0, [pc, #376]	; (800361c <OpenNNA_Demo_Example+0x338>)
 80034a4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80034a8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80034ac:	ed9d 7a46 	vldr	s14, [sp, #280]	; 0x118
 80034b0:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80034b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80034b8:	ed9d 7a45 	vldr	s14, [sp, #276]	; 0x114
 80034bc:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80034c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80034c4:	ed9d 7a44 	vldr	s14, [sp, #272]	; 0x110
 80034c8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80034cc:	ed8d 7b00 	vstr	d7, [sp]
 80034d0:	eddd 7a43 	vldr	s15, [sp, #268]	; 0x10c
 80034d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80034d8:	ec53 2b17 	vmov	r2, r3, d7
 80034dc:	f002 ff32 	bl	8006344 <iprintf>
    NN_Input_Fmap[1][1][0], NN_Input_Fmap[1][1][1], NN_Input_Fmap[1][1][2], NN_Input_Fmap[1][1][3], NN_Input_Fmap[1][1][4]);
    printf("\n\n");
 80034e0:	484f      	ldr	r0, [pc, #316]	; (8003620 <OpenNNA_Demo_Example+0x33c>)
 80034e2:	f002 ffb5 	bl	8006450 <puts>
    printf("Output fmap[0][0][0] = %f, fmap[0][0][1] = %f, fmap[0][0][2] = %f, fmap[0][0][3] = %f,fmap[0][0][4] = %f\n",\
 80034e6:	ed9d 7a4c 	vldr	s14, [sp, #304]	; 0x130
 80034ea:	484e      	ldr	r0, [pc, #312]	; (8003624 <OpenNNA_Demo_Example+0x340>)
 80034ec:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80034f0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80034f4:	ed9d 7a4b 	vldr	s14, [sp, #300]	; 0x12c
 80034f8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80034fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003500:	ed9d 7a4a 	vldr	s14, [sp, #296]	; 0x128
 8003504:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003508:	ed8d 7b02 	vstr	d7, [sp, #8]
 800350c:	ed9d 7a49 	vldr	s14, [sp, #292]	; 0x124
 8003510:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003514:	ed8d 7b00 	vstr	d7, [sp]
 8003518:	eddd 7a48 	vldr	s15, [sp, #288]	; 0x120
 800351c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003520:	ec53 2b17 	vmov	r2, r3, d7
 8003524:	f002 ff0e 	bl	8006344 <iprintf>
    NN_Output_Fmap[0][0][0], NN_Output_Fmap[0][0][1], NN_Output_Fmap[0][0][2], NN_Output_Fmap[0][0][3], NN_Output_Fmap[0][0][4]);
    printf("Output fmap[0][1][0] = %f, fmap[0][1][1] = %f, fmap[0][1][2] = %f, fmap[0][1][3] = %f,fmap[0][1][4] = %f\n",\
 8003528:	ed9d 7a51 	vldr	s14, [sp, #324]	; 0x144
 800352c:	483e      	ldr	r0, [pc, #248]	; (8003628 <OpenNNA_Demo_Example+0x344>)
 800352e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003532:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003536:	ed9d 7a50 	vldr	s14, [sp, #320]	; 0x140
 800353a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800353e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003542:	ed9d 7a4f 	vldr	s14, [sp, #316]	; 0x13c
 8003546:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800354a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800354e:	ed9d 7a4e 	vldr	s14, [sp, #312]	; 0x138
 8003552:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003556:	ed8d 7b00 	vstr	d7, [sp]
 800355a:	eddd 7a4d 	vldr	s15, [sp, #308]	; 0x134
 800355e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003562:	ec53 2b17 	vmov	r2, r3, d7
 8003566:	f002 feed 	bl	8006344 <iprintf>
    NN_Output_Fmap[0][1][0], NN_Output_Fmap[0][1][1], NN_Output_Fmap[0][1][2], NN_Output_Fmap[0][1][3], NN_Output_Fmap[0][1][4]);
    printf("Output fmap[1][0][0] = %f, fmap[1][0][1] = %f, fmap[1][0][2] = %f, fmap[1][0][3] = %f,fmap[1][0][4] = %f\n",\
 800356a:	ed9d 7a56 	vldr	s14, [sp, #344]	; 0x158
 800356e:	482f      	ldr	r0, [pc, #188]	; (800362c <OpenNNA_Demo_Example+0x348>)
 8003570:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003574:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003578:	ed9d 7a55 	vldr	s14, [sp, #340]	; 0x154
 800357c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003580:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003584:	ed9d 7a54 	vldr	s14, [sp, #336]	; 0x150
 8003588:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800358c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003590:	ed9d 7a53 	vldr	s14, [sp, #332]	; 0x14c
 8003594:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003598:	ed8d 7b00 	vstr	d7, [sp]
 800359c:	eddd 7a52 	vldr	s15, [sp, #328]	; 0x148
 80035a0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80035a4:	ec53 2b17 	vmov	r2, r3, d7
 80035a8:	f002 fecc 	bl	8006344 <iprintf>
    NN_Output_Fmap[1][0][0], NN_Output_Fmap[1][0][1], NN_Output_Fmap[1][0][2], NN_Output_Fmap[1][0][3], NN_Output_Fmap[1][0][4]);
    printf("Output fmap[1][1][0] = %f, fmap[1][1][1] = %f, fmap[1][1][2] = %f, fmap[1][1][3] = %f,fmap[1][1][4] = %f\n",\
 80035ac:	ed9d 7a5b 	vldr	s14, [sp, #364]	; 0x16c
 80035b0:	481f      	ldr	r0, [pc, #124]	; (8003630 <OpenNNA_Demo_Example+0x34c>)
 80035b2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80035b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80035ba:	ed9d 7a5a 	vldr	s14, [sp, #360]	; 0x168
 80035be:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80035c2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80035c6:	ed9d 7a59 	vldr	s14, [sp, #356]	; 0x164
 80035ca:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80035ce:	ed8d 7b02 	vstr	d7, [sp, #8]
 80035d2:	ed9d 7a58 	vldr	s14, [sp, #352]	; 0x160
 80035d6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80035da:	ed8d 7b00 	vstr	d7, [sp]
 80035de:	eddd 7a57 	vldr	s15, [sp, #348]	; 0x15c
 80035e2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80035e6:	ec53 2b17 	vmov	r2, r3, d7
 80035ea:	f002 feab 	bl	8006344 <iprintf>
    NN_Output_Fmap[1][1][0], NN_Output_Fmap[1][1][1], NN_Output_Fmap[1][1][2], NN_Output_Fmap[1][1][3], NN_Output_Fmap[1][1][4]);
#endif
    /*****************10:+**********************/
    OpenNNA_Free_Network(&Network);
 80035ee:	a80b      	add	r0, sp, #44	; 0x2c
 80035f0:	f7ff fe50 	bl	8003294 <OpenNNA_Free_Network>
    return 0;
}
 80035f4:	2000      	movs	r0, #0
 80035f6:	b05d      	add	sp, #372	; 0x174
 80035f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035fc:	08009284 	.word	0x08009284
 8003600:	080092c7 	.word	0x080092c7
 8003604:	080092cc 	.word	0x080092cc
 8003608:	080092d1 	.word	0x080092d1
 800360c:	080092d6 	.word	0x080092d6
 8003610:	080092e6 	.word	0x080092e6
 8003614:	0800934f 	.word	0x0800934f
 8003618:	080093b8 	.word	0x080093b8
 800361c:	08009421 	.word	0x08009421
 8003620:	080091aa 	.word	0x080091aa
 8003624:	0800948a 	.word	0x0800948a
 8003628:	080094f4 	.word	0x080094f4
 800362c:	0800955e 	.word	0x0800955e
 8003630:	080095c8 	.word	0x080095c8
 8003634:	08008bac 	.word	0x08008bac

08003638 <OpenNNA_Operator_AvgPool>:
#include "opennna_operator_avgpool.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_AvgPool(struct layer *Layers)
{
    //Layer
    reg_t Input_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Channel;
 8003638:	6903      	ldr	r3, [r0, #16]

    reg_t strides_col = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->strides_col;
    reg_t strides_row = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->strides_row;
#if (CHW==1)
    //CHW
    data_t max_value=0;//MaxPool,AveragePool
 800363a:	eddf 7a43 	vldr	s15, [pc, #268]	; 8003748 <OpenNNA_Operator_AvgPool+0x110>
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 800363e:	68da      	ldr	r2, [r3, #12]
{
 8003640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003644:	b091      	sub	sp, #68	; 0x44
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003646:	920b      	str	r2, [sp, #44]	; 0x2c
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003648:	691a      	ldr	r2, [r3, #16]
 800364a:	9205      	str	r2, [sp, #20]
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 800364c:	695a      	ldr	r2, [r3, #20]
 800364e:	9202      	str	r2, [sp, #8]
    reg_t kernel_col = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->kernel_col;
 8003650:	6942      	ldr	r2, [r0, #20]
 8003652:	6811      	ldr	r1, [r2, #0]
 8003654:	9106      	str	r1, [sp, #24]
    reg_t kernel_row = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->kernel_row;
 8003656:	6851      	ldr	r1, [r2, #4]
 8003658:	9107      	str	r1, [sp, #28]
    reg_t strides_col = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->strides_col;
 800365a:	6891      	ldr	r1, [r2, #8]
 800365c:	9108      	str	r1, [sp, #32]
                                max_value = ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
                            else//
                                max_value += ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
                    }
                }
                ((data_t *)Layers->Output_Feature_Map)[(i*Output_Fmap_Col*Output_Fmap_Row) + (j*Output_Fmap_Col) + k] = (max_value/(kernel_col*kernel_row));//
 800365e:	e9dd 1406 	ldrd	r1, r4, [sp, #24]
 8003662:	4361      	muls	r1, r4
 8003664:	9c02      	ldr	r4, [sp, #8]
 8003666:	ee07 1a10 	vmov	s14, r1
 800366a:	9905      	ldr	r1, [sp, #20]
 800366c:	4361      	muls	r1, r4
 800366e:	9109      	str	r1, [sp, #36]	; 0x24
 8003670:	6899      	ldr	r1, [r3, #8]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	9104      	str	r1, [sp, #16]
 8003676:	434b      	muls	r3, r1
 8003678:	930f      	str	r3, [sp, #60]	; 0x3c
 800367a:	68d3      	ldr	r3, [r2, #12]
    for (int i = 0; i < Output_Fmap_Channel; ++i)//output_fmap_channel
 800367c:	2200      	movs	r2, #0
 800367e:	434b      	muls	r3, r1
 8003680:	4693      	mov	fp, r2
 8003682:	9203      	str	r2, [sp, #12]
 8003684:	930d      	str	r3, [sp, #52]	; 0x34
 8003686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003688:	459b      	cmp	fp, r3
 800368a:	db4e      	blt.n	800372a <OpenNNA_Operator_AvgPool+0xf2>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 800368c:	b011      	add	sp, #68	; 0x44
 800368e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                            if ((l == 0 && m == 0))
 8003692:	ea55 0706 	orrs.w	r7, r5, r6
                                max_value = ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
 8003696:	6983      	ldr	r3, [r0, #24]
                    for (int m = 0; m < kernel_col; ++m)//pool_Kernel_size_col
 8003698:	f106 0601 	add.w	r6, r6, #1
                                max_value += ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
 800369c:	bf14      	ite	ne
 800369e:	4453      	addne	r3, sl
                                max_value = ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
 80036a0:	9f0a      	ldreq	r7, [sp, #40]	; 0x28
 80036a2:	f10a 0a04 	add.w	sl, sl, #4
                                max_value += ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
 80036a6:	bf15      	itete	ne
 80036a8:	edd3 6a00 	vldrne	s13, [r3]
                                max_value = ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
 80036ac:	19db      	addeq	r3, r3, r7
                                max_value += ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
 80036ae:	ee77 7aa6 	vaddne.f32	s15, s15, s13
                                max_value = ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
 80036b2:	edd3 7a00 	vldreq	s15, [r3]
                    for (int m = 0; m < kernel_col; ++m)//pool_Kernel_size_col
 80036b6:	9b06      	ldr	r3, [sp, #24]
 80036b8:	429e      	cmp	r6, r3
 80036ba:	dbea      	blt.n	8003692 <OpenNNA_Operator_AvgPool+0x5a>
                for (int l = 0; l < kernel_row; ++l)//pool_Kernel_size_row
 80036bc:	9b04      	ldr	r3, [sp, #16]
 80036be:	3501      	adds	r5, #1
 80036c0:	4499      	add	r9, r3
 80036c2:	9b07      	ldr	r3, [sp, #28]
 80036c4:	429d      	cmp	r5, r3
 80036c6:	da04      	bge.n	80036d2 <OpenNNA_Operator_AvgPool+0x9a>
 80036c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
                    for (int m = 0; m < kernel_col; ++m)//pool_Kernel_size_col
 80036ca:	2600      	movs	r6, #0
 80036cc:	eb03 0a89 	add.w	sl, r3, r9, lsl #2
 80036d0:	e7f1      	b.n	80036b6 <OpenNNA_Operator_AvgPool+0x7e>
                ((data_t *)Layers->Output_Feature_Map)[(i*Output_Fmap_Col*Output_Fmap_Row) + (j*Output_Fmap_Col) + k] = (max_value/(kernel_col*kernel_row));//
 80036d2:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 80036d6:	69c3      	ldr	r3, [r0, #28]
 80036d8:	4463      	add	r3, ip
 80036da:	f10c 0c04 	add.w	ip, ip, #4
 80036de:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80036e2:	edc3 6a00 	vstr	s13, [r3]
            for (int k = 0; k < Output_Fmap_Col; ++k)//(((input_fmap_size - pool_Kernel_size) / pool_Kernel_stride) + 1)
 80036e6:	9b01      	ldr	r3, [sp, #4]
 80036e8:	3301      	adds	r3, #1
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	9b08      	ldr	r3, [sp, #32]
 80036ee:	4419      	add	r1, r3
 80036f0:	e9dd 5301 	ldrd	r5, r3, [sp, #4]
 80036f4:	429d      	cmp	r5, r3
 80036f6:	da08      	bge.n	800370a <OpenNNA_Operator_AvgPool+0xd2>
 80036f8:	008b      	lsls	r3, r1, #2
                                max_value = ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
 80036fa:	46a1      	mov	r9, r4
                for (int l = 0; l < kernel_row; ++l)//pool_Kernel_size_row
 80036fc:	2500      	movs	r5, #0
 80036fe:	930c      	str	r3, [sp, #48]	; 0x30
                                max_value = ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Col * Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)];
 8003700:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003702:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8003706:	930a      	str	r3, [sp, #40]	; 0x28
 8003708:	e7db      	b.n	80036c2 <OpenNNA_Operator_AvgPool+0x8a>
        for (int j = 0; j < Output_Fmap_Row; ++j)//Output_Fmap_Row = (((input_fmap_size - pool_Kernel_size) / pool_Kernel_stride) + 1)
 800370a:	9b02      	ldr	r3, [sp, #8]
 800370c:	f108 0801 	add.w	r8, r8, #1
 8003710:	449e      	add	lr, r3
 8003712:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003714:	441c      	add	r4, r3
 8003716:	9b05      	ldr	r3, [sp, #20]
 8003718:	4598      	cmp	r8, r3
 800371a:	da0c      	bge.n	8003736 <OpenNNA_Operator_AvgPool+0xfe>
 800371c:	00a3      	lsls	r3, r4, #2
 800371e:	2100      	movs	r1, #0
 8003720:	ea4f 0c8e 	mov.w	ip, lr, lsl #2
 8003724:	930e      	str	r3, [sp, #56]	; 0x38
            for (int k = 0; k < Output_Fmap_Col; ++k)//(((input_fmap_size - pool_Kernel_size) / pool_Kernel_stride) + 1)
 8003726:	9101      	str	r1, [sp, #4]
 8003728:	e7e2      	b.n	80036f0 <OpenNNA_Operator_AvgPool+0xb8>
 800372a:	4614      	mov	r4, r2
 800372c:	f8dd e00c 	ldr.w	lr, [sp, #12]
        for (int j = 0; j < Output_Fmap_Row; ++j)//Output_Fmap_Row = (((input_fmap_size - pool_Kernel_size) / pool_Kernel_stride) + 1)
 8003730:	f04f 0800 	mov.w	r8, #0
 8003734:	e7ef      	b.n	8003716 <OpenNNA_Operator_AvgPool+0xde>
    for (int i = 0; i < Output_Fmap_Channel; ++i)//output_fmap_channel
 8003736:	9b03      	ldr	r3, [sp, #12]
 8003738:	f10b 0b01 	add.w	fp, fp, #1
 800373c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800373e:	440b      	add	r3, r1
 8003740:	9303      	str	r3, [sp, #12]
 8003742:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003744:	441a      	add	r2, r3
 8003746:	e79e      	b.n	8003686 <OpenNNA_Operator_AvgPool+0x4e>
 8003748:	00000000 	.word	0x00000000

0800374c <OpenNNA_Operator_Conv2d>:
#include "opennna_operator_conv2d.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_Conv2d(struct layer *Layers)
{
    //Layer
    reg_t Input_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Channel;
 800374c:	6903      	ldr	r3, [r0, #16]
{
 800374e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    reg_t Input_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Row;
    reg_t Input_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Col;
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003752:	691a      	ldr	r2, [r3, #16]
{
 8003754:	b09b      	sub	sp, #108	; 0x6c
    reg_t strides_col = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->strides_col;
    reg_t strides_row = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->strides_row;
#if (CHW==1)
    //CHW
    //
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 8003756:	f04f 0e00 	mov.w	lr, #0
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 800375a:	920b      	str	r2, [sp, #44]	; 0x2c
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 800375c:	695a      	ldr	r2, [r3, #20]
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 800375e:	46f4      	mov	ip, lr
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003760:	9205      	str	r2, [sp, #20]
    reg_t kernel_col = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->kernel_col;
 8003762:	6942      	ldr	r2, [r0, #20]
        for (int j = 0; j < Output_Fmap_Row; ++j) {
            for (int k = 0; k < Output_Fmap_Col; ++k) {
                //
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 8003764:	9c05      	ldr	r4, [sp, #20]
    reg_t kernel_col = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->kernel_col;
 8003766:	6811      	ldr	r1, [r2, #0]
 8003768:	9101      	str	r1, [sp, #4]
    reg_t kernel_row = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->kernel_row;
 800376a:	6851      	ldr	r1, [r2, #4]
 800376c:	910c      	str	r1, [sp, #48]	; 0x30
    reg_t kernel_channel = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->kernel_channel;
 800376e:	6891      	ldr	r1, [r2, #8]
 8003770:	910d      	str	r1, [sp, #52]	; 0x34
    reg_t filters = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->filters;
 8003772:	68d1      	ldr	r1, [r2, #12]
 8003774:	9110      	str	r1, [sp, #64]	; 0x40
    reg_t strides_col = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->strides_col;
 8003776:	6911      	ldr	r1, [r2, #16]
 8003778:	6952      	ldr	r2, [r2, #20]
 800377a:	910f      	str	r1, [sp, #60]	; 0x3c
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 800377c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800377e:	4361      	muls	r1, r4
 8003780:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8003782:	9111      	str	r1, [sp, #68]	; 0x44
 8003784:	9901      	ldr	r1, [sp, #4]
 8003786:	4361      	muls	r1, r4
 8003788:	910e      	str	r1, [sp, #56]	; 0x38
 800378a:	e9dd 140d 	ldrd	r1, r4, [sp, #52]	; 0x34
 800378e:	4361      	muls	r1, r4
 8003790:	9116      	str	r1, [sp, #88]	; 0x58
 8003792:	6899      	ldr	r1, [r3, #8]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	434a      	muls	r2, r1
 8003798:	434b      	muls	r3, r1
 800379a:	9109      	str	r1, [sp, #36]	; 0x24
 800379c:	9215      	str	r2, [sp, #84]	; 0x54
 800379e:	9314      	str	r3, [sp, #80]	; 0x50
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 80037a0:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 80037a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80037a6:	459c      	cmp	ip, r3
 80037a8:	f280 8086 	bge.w	80038b8 <OpenNNA_Operator_Conv2d+0x16c>
 80037ac:	2700      	movs	r7, #0
 80037ae:	ea4f 038c 	mov.w	r3, ip, lsl #2
        for (int j = 0; j < Output_Fmap_Row; ++j) {
 80037b2:	46bb      	mov	fp, r7
 80037b4:	9317      	str	r3, [sp, #92]	; 0x5c
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 80037b6:	9708      	str	r7, [sp, #32]
 80037b8:	e06a      	b.n	8003890 <OpenNNA_Operator_Conv2d+0x144>
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 80037ba:	69c2      	ldr	r2, [r0, #28]
 80037bc:	9b07      	ldr	r3, [sp, #28]
                =\
                ((data_t *)Layers->Bias)[i];
 80037be:	9917      	ldr	r1, [sp, #92]	; 0x5c
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 80037c0:	18d3      	adds	r3, r2, r3
 80037c2:	9302      	str	r3, [sp, #8]
                ((data_t *)Layers->Bias)[i];
 80037c4:	6a43      	ldr	r3, [r0, #36]	; 0x24
                =\
 80037c6:	9a02      	ldr	r2, [sp, #8]
                ((data_t *)Layers->Bias)[i];
 80037c8:	440b      	add	r3, r1
 80037ca:	681b      	ldr	r3, [r3, #0]
                =\
 80037cc:	6013      	str	r3, [r2, #0]
                //
                for (int l = 0; l < kernel_channel; ++l) {
 80037ce:	2300      	movs	r3, #0
 80037d0:	4698      	mov	r8, r3
 80037d2:	4699      	mov	r9, r3
 80037d4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80037d6:	4589      	cmp	r9, r1
 80037d8:	da47      	bge.n	800386a <OpenNNA_Operator_Conv2d+0x11e>
 80037da:	eb08 0105 	add.w	r1, r8, r5
 80037de:	2600      	movs	r6, #0
 80037e0:	9706      	str	r7, [sp, #24]
 80037e2:	9112      	str	r1, [sp, #72]	; 0x48
 80037e4:	eb03 010e 	add.w	r1, r3, lr
                    for (int m = 0; m < kernel_row; ++m) {
 80037e8:	9604      	str	r6, [sp, #16]
 80037ea:	9113      	str	r1, [sp, #76]	; 0x4c
 80037ec:	e026      	b.n	800383c <OpenNNA_Operator_Conv2d+0xf0>
                        for (int n = 0; n < kernel_col; ++n) {
                          //=*
                            ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
                            +=\
                            ((data_t *)Layers->Input_Feature_Map)[(n+k*strides_col)+(m+j*strides_row)*Input_Fmap_Col+l*Input_Fmap_Col*Input_Fmap_Row]\
 80037ee:	6981      	ldr	r1, [r0, #24]
                        for (int n = 0; n < kernel_col; ++n) {
 80037f0:	f10a 0a01 	add.w	sl, sl, #1
                            ((data_t *)Layers->Input_Feature_Map)[(n+k*strides_col)+(m+j*strides_row)*Input_Fmap_Col+l*Input_Fmap_Col*Input_Fmap_Row]\
 80037f4:	4411      	add	r1, r2
 80037f6:	9118      	str	r1, [sp, #96]	; 0x60
                            *\
                            ((data_t *)Layers->Weights)[n+m*kernel_col+l*kernel_col*kernel_row+i*kernel_col*kernel_row*kernel_channel];
 80037f8:	6a01      	ldr	r1, [r0, #32]
 80037fa:	4421      	add	r1, r4
 80037fc:	9119      	str	r1, [sp, #100]	; 0x64
                            +=\
 80037fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8003800:	edd1 6a00 	vldr	s13, [r1]
 8003804:	9919      	ldr	r1, [sp, #100]	; 0x64
 8003806:	ed91 7a00 	vldr	s14, [r1]
 800380a:	9902      	ldr	r1, [sp, #8]
 800380c:	edd1 7a00 	vldr	s15, [r1]
 8003810:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003814:	edc1 7a00 	vstr	s15, [r1]
                        for (int n = 0; n < kernel_col; ++n) {
 8003818:	4611      	mov	r1, r2
 800381a:	3104      	adds	r1, #4
 800381c:	460a      	mov	r2, r1
 800381e:	4621      	mov	r1, r4
 8003820:	3104      	adds	r1, #4
 8003822:	460c      	mov	r4, r1
 8003824:	9901      	ldr	r1, [sp, #4]
 8003826:	458a      	cmp	sl, r1
 8003828:	dbe1      	blt.n	80037ee <OpenNNA_Operator_Conv2d+0xa2>
                    for (int m = 0; m < kernel_row; ++m) {
 800382a:	9904      	ldr	r1, [sp, #16]
 800382c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800382e:	3101      	adds	r1, #1
 8003830:	9104      	str	r1, [sp, #16]
 8003832:	9906      	ldr	r1, [sp, #24]
 8003834:	4421      	add	r1, r4
 8003836:	9106      	str	r1, [sp, #24]
 8003838:	9901      	ldr	r1, [sp, #4]
 800383a:	440e      	add	r6, r1
 800383c:	9904      	ldr	r1, [sp, #16]
 800383e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8003840:	42a1      	cmp	r1, r4
 8003842:	da0b      	bge.n	800385c <OpenNNA_Operator_Conv2d+0x110>
 8003844:	9912      	ldr	r1, [sp, #72]	; 0x48
                        for (int n = 0; n < kernel_col; ++n) {
 8003846:	f04f 0a00 	mov.w	sl, #0
 800384a:	9c06      	ldr	r4, [sp, #24]
 800384c:	190c      	adds	r4, r1, r4
 800384e:	00a1      	lsls	r1, r4, #2
 8003850:	460a      	mov	r2, r1
 8003852:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8003854:	1871      	adds	r1, r6, r1
 8003856:	0089      	lsls	r1, r1, #2
 8003858:	460c      	mov	r4, r1
 800385a:	e7e3      	b.n	8003824 <OpenNNA_Operator_Conv2d+0xd8>
                for (int l = 0; l < kernel_channel; ++l) {
 800385c:	9914      	ldr	r1, [sp, #80]	; 0x50
 800385e:	f109 0901 	add.w	r9, r9, #1
 8003862:	4488      	add	r8, r1
 8003864:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003866:	440b      	add	r3, r1
 8003868:	e7b4      	b.n	80037d4 <OpenNNA_Operator_Conv2d+0x88>
            for (int k = 0; k < Output_Fmap_Col; ++k) {
 800386a:	9b03      	ldr	r3, [sp, #12]
 800386c:	3301      	adds	r3, #1
 800386e:	9303      	str	r3, [sp, #12]
 8003870:	9b07      	ldr	r3, [sp, #28]
 8003872:	3304      	adds	r3, #4
 8003874:	9307      	str	r3, [sp, #28]
 8003876:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003878:	441d      	add	r5, r3
 800387a:	9b03      	ldr	r3, [sp, #12]
 800387c:	9a05      	ldr	r2, [sp, #20]
 800387e:	4293      	cmp	r3, r2
 8003880:	db9b      	blt.n	80037ba <OpenNNA_Operator_Conv2d+0x6e>
        for (int j = 0; j < Output_Fmap_Row; ++j) {
 8003882:	9b08      	ldr	r3, [sp, #32]
 8003884:	f10b 0b01 	add.w	fp, fp, #1
 8003888:	4413      	add	r3, r2
 800388a:	9308      	str	r3, [sp, #32]
 800388c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800388e:	441f      	add	r7, r3
 8003890:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003892:	459b      	cmp	fp, r3
 8003894:	da07      	bge.n	80038a6 <OpenNNA_Operator_Conv2d+0x15a>
 8003896:	9b08      	ldr	r3, [sp, #32]
 8003898:	2500      	movs	r5, #0
 800389a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
            for (int k = 0; k < Output_Fmap_Col; ++k) {
 800389c:	9503      	str	r5, [sp, #12]
 800389e:	4413      	add	r3, r2
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	9307      	str	r3, [sp, #28]
 80038a4:	e7e9      	b.n	800387a <OpenNNA_Operator_Conv2d+0x12e>
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 80038a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80038a8:	f10c 0c01 	add.w	ip, ip, #1
 80038ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80038ae:	4413      	add	r3, r2
 80038b0:	930a      	str	r3, [sp, #40]	; 0x28
 80038b2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80038b4:	449e      	add	lr, r3
 80038b6:	e775      	b.n	80037a4 <OpenNNA_Operator_Conv2d+0x58>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 80038b8:	b01b      	add	sp, #108	; 0x6c
 80038ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080038be <OpenNNA_Operator_Dense>:
    //Layer
    reg_t Input_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Channel;
    reg_t Input_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Row;
    reg_t Input_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Col;
    //dense
    reg_t units = ((Layer_Para_Dense *)Layers->Layer_Para_Extra)->units;//
 80038be:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
{
 80038c2:	b5f0      	push	{r4, r5, r6, r7, lr}
    reg_t units = ((Layer_Para_Dense *)Layers->Layer_Para_Extra)->units;//
 80038c4:	f8d3 c000 	ldr.w	ip, [r3]
#if (CHW==1)
    //CHW
    for (reg_t i = 0; i < units; ++i)//
 80038c8:	f04f 0e00 	mov.w	lr, #0
    {
        /*bias*/
        ((data_t *)Layers->Output_Feature_Map)[i] = ((data_t *)Layers->Bias)[i];
        for (reg_t j= 0; j < (Input_Fmap_Channel*Input_Fmap_Row*Input_Fmap_Col); ++j)
 80038cc:	e9d2 1300 	ldrd	r1, r3, [r2]
 80038d0:	6892      	ldr	r2, [r2, #8]
 80038d2:	434b      	muls	r3, r1
 80038d4:	4353      	muls	r3, r2
    for (reg_t i = 0; i < units; ++i)//
 80038d6:	4672      	mov	r2, lr
 80038d8:	4562      	cmp	r2, ip
 80038da:	db00      	blt.n	80038de <OpenNNA_Operator_Dense+0x20>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 80038dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ((data_t *)Layers->Output_Feature_Map)[i] = ((data_t *)Layers->Bias)[i];
 80038de:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80038e0:	ea4f 048e 	mov.w	r4, lr, lsl #2
 80038e4:	69c7      	ldr	r7, [r0, #28]
 80038e6:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80038ea:	eb07 0782 	add.w	r7, r7, r2, lsl #2
 80038ee:	6809      	ldr	r1, [r1, #0]
 80038f0:	6039      	str	r1, [r7, #0]
        for (reg_t j= 0; j < (Input_Fmap_Channel*Input_Fmap_Row*Input_Fmap_Col); ++j)
 80038f2:	2100      	movs	r1, #0
 80038f4:	428b      	cmp	r3, r1
 80038f6:	dc02      	bgt.n	80038fe <OpenNNA_Operator_Dense+0x40>
    for (reg_t i = 0; i < units; ++i)//
 80038f8:	3201      	adds	r2, #1
 80038fa:	449e      	add	lr, r3
 80038fc:	e7ec      	b.n	80038d8 <OpenNNA_Operator_Dense+0x1a>
            ((data_t *)Layers->Output_Feature_Map)[i] += ((data_t *)Layers->Input_Feature_Map)[j] * ((data_t *)Layers->Weights)[i*(Input_Fmap_Channel*Input_Fmap_Row*Input_Fmap_Col)+j];
 80038fe:	6986      	ldr	r6, [r0, #24]
 8003900:	6a05      	ldr	r5, [r0, #32]
 8003902:	eb06 0681 	add.w	r6, r6, r1, lsl #2
 8003906:	edd7 7a00 	vldr	s15, [r7]
 800390a:	4425      	add	r5, r4
        for (reg_t j= 0; j < (Input_Fmap_Channel*Input_Fmap_Row*Input_Fmap_Col); ++j)
 800390c:	3101      	adds	r1, #1
            ((data_t *)Layers->Output_Feature_Map)[i] += ((data_t *)Layers->Input_Feature_Map)[j] * ((data_t *)Layers->Weights)[i*(Input_Fmap_Channel*Input_Fmap_Row*Input_Fmap_Col)+j];
 800390e:	edd6 6a00 	vldr	s13, [r6]
 8003912:	3404      	adds	r4, #4
 8003914:	ed95 7a00 	vldr	s14, [r5]
 8003918:	eee6 7a87 	vfma.f32	s15, s13, s14
 800391c:	edc7 7a00 	vstr	s15, [r7]
        for (reg_t j= 0; j < (Input_Fmap_Channel*Input_Fmap_Row*Input_Fmap_Col); ++j)
 8003920:	e7e8      	b.n	80038f4 <OpenNNA_Operator_Dense+0x36>

08003922 <OpenNNA_Operator_DWConv2d>:
// Note: = ()+()
// conv2ddwconv2d
void OpenNNA_Operator_DWConv2d(struct layer *Layers)
{
    //Layer
    reg_t Input_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Channel;
 8003922:	6902      	ldr	r2, [r0, #16]
{
 8003924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    reg_t Input_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Row;
    reg_t Input_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Col;
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003928:	6913      	ldr	r3, [r2, #16]
{
 800392a:	b09b      	sub	sp, #108	; 0x6c
    reg_t strides_col = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->strides_col;
    reg_t strides_row = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->strides_row;
#if (CHW==1)
    //CHW
    //
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 800392c:	f04f 0e00 	mov.w	lr, #0
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003930:	930b      	str	r3, [sp, #44]	; 0x2c
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003932:	6953      	ldr	r3, [r2, #20]
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 8003934:	4677      	mov	r7, lr
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003936:	9305      	str	r3, [sp, #20]
    reg_t kernel_col = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->kernel_col;
 8003938:	6943      	ldr	r3, [r0, #20]
        for (int j = 0; j < Output_Fmap_Row; ++j) {
            for (int k = 0; k < Output_Fmap_Col; ++k) {
                //
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 800393a:	9c05      	ldr	r4, [sp, #20]
    reg_t kernel_col = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->kernel_col;
 800393c:	6819      	ldr	r1, [r3, #0]
 800393e:	9101      	str	r1, [sp, #4]
    reg_t kernel_row = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->kernel_row;
 8003940:	6859      	ldr	r1, [r3, #4]
 8003942:	910c      	str	r1, [sp, #48]	; 0x30
    reg_t kernel_channel = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->kernel_channel;
 8003944:	6899      	ldr	r1, [r3, #8]
 8003946:	910d      	str	r1, [sp, #52]	; 0x34
    reg_t filters = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->filters;
 8003948:	68d9      	ldr	r1, [r3, #12]
 800394a:	9111      	str	r1, [sp, #68]	; 0x44
    reg_t strides_col = ((Layer_Para_Conv2d *)Layers->Layer_Para_Extra)->strides_col;
 800394c:	6919      	ldr	r1, [r3, #16]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	910f      	str	r1, [sp, #60]	; 0x3c
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 8003952:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003954:	4361      	muls	r1, r4
 8003956:	9112      	str	r1, [sp, #72]	; 0x48
 8003958:	6891      	ldr	r1, [r2, #8]
 800395a:	6852      	ldr	r2, [r2, #4]
 800395c:	910a      	str	r1, [sp, #40]	; 0x28
 800395e:	434a      	muls	r2, r1
 8003960:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003962:	9215      	str	r2, [sp, #84]	; 0x54
 8003964:	9a01      	ldr	r2, [sp, #4]
 8003966:	434a      	muls	r2, r1
 8003968:	920e      	str	r2, [sp, #56]	; 0x38
 800396a:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 800396e:	434a      	muls	r2, r1
 8003970:	9216      	str	r2, [sp, #88]	; 0x58
 8003972:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003974:	4353      	muls	r3, r2
 8003976:	9314      	str	r3, [sp, #80]	; 0x50
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 8003978:	e9cd ee08 	strd	lr, lr, [sp, #32]
 800397c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800397e:	429f      	cmp	r7, r3
 8003980:	f280 8083 	bge.w	8003a8a <OpenNNA_Operator_DWConv2d+0x168>
 8003984:	00bb      	lsls	r3, r7, #2
 8003986:	9317      	str	r3, [sp, #92]	; 0x5c
 8003988:	2300      	movs	r3, #0
        for (int j = 0; j < Output_Fmap_Row; ++j) {
 800398a:	469b      	mov	fp, r3
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 800398c:	9307      	str	r3, [sp, #28]
 800398e:	e065      	b.n	8003a5c <OpenNNA_Operator_DWConv2d+0x13a>
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 8003990:	69c2      	ldr	r2, [r0, #28]
                =\
                ((data_t *)Layers->Bias)[i];
                //
                for (int l = 0; l < kernel_channel; ++l) {
 8003992:	f04f 0c00 	mov.w	ip, #0
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 8003996:	9906      	ldr	r1, [sp, #24]
                ((data_t *)Layers->Bias)[i];
 8003998:	9c17      	ldr	r4, [sp, #92]	; 0x5c
                for (int l = 0; l < kernel_channel; ++l) {
 800399a:	46e1      	mov	r9, ip
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 800399c:	440a      	add	r2, r1
                ((data_t *)Layers->Bias)[i];
 800399e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80039a0:	4421      	add	r1, r4
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 80039a2:	9202      	str	r2, [sp, #8]
                ((data_t *)Layers->Bias)[i];
 80039a4:	6809      	ldr	r1, [r1, #0]
                =\
 80039a6:	6011      	str	r1, [r2, #0]
                for (int l = 0; l < kernel_channel; ++l) {
 80039a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80039aa:	1869      	adds	r1, r5, r1
 80039ac:	9110      	str	r1, [sp, #64]	; 0x40
 80039ae:	990d      	ldr	r1, [sp, #52]	; 0x34
 80039b0:	4589      	cmp	r9, r1
 80039b2:	da40      	bge.n	8003a36 <OpenNNA_Operator_DWConv2d+0x114>
 80039b4:	eb0c 010e 	add.w	r1, ip, lr
 80039b8:	2600      	movs	r6, #0
 80039ba:	4698      	mov	r8, r3
 80039bc:	9113      	str	r1, [sp, #76]	; 0x4c
                    for (int m = 0; m < kernel_row; ++m) {
 80039be:	9604      	str	r6, [sp, #16]
 80039c0:	e024      	b.n	8003a0c <OpenNNA_Operator_DWConv2d+0xea>
                            //=*
                            ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
                            +=\
                            //dwload(kernel channel  filter)
                            // (l*Input_Fmap_Col*Input_Fmap_Row->i*Input_Fmap_Col*Input_Fmap_Row)
                            ((data_t *)Layers->Input_Feature_Map)[(n+k*strides_col)+(m+j*strides_row)*Input_Fmap_Col+i*Input_Fmap_Col*Input_Fmap_Row]\
 80039c2:	6981      	ldr	r1, [r0, #24]
                        for (int n = 0; n < kernel_col; ++n) {
 80039c4:	f10a 0a01 	add.w	sl, sl, #1
                            ((data_t *)Layers->Input_Feature_Map)[(n+k*strides_col)+(m+j*strides_row)*Input_Fmap_Col+i*Input_Fmap_Col*Input_Fmap_Row]\
 80039c8:	4411      	add	r1, r2
 80039ca:	9118      	str	r1, [sp, #96]	; 0x60
                            *\
                            ((data_t *)Layers->Weights)[n+m*kernel_col+l*kernel_col*kernel_row+i*kernel_col*kernel_row*kernel_channel];
 80039cc:	6a01      	ldr	r1, [r0, #32]
 80039ce:	4421      	add	r1, r4
 80039d0:	9119      	str	r1, [sp, #100]	; 0x64
                            +=\
 80039d2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80039d4:	edd1 6a00 	vldr	s13, [r1]
 80039d8:	9919      	ldr	r1, [sp, #100]	; 0x64
 80039da:	ed91 7a00 	vldr	s14, [r1]
 80039de:	9902      	ldr	r1, [sp, #8]
 80039e0:	edd1 7a00 	vldr	s15, [r1]
 80039e4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80039e8:	edc1 7a00 	vstr	s15, [r1]
                        for (int n = 0; n < kernel_col; ++n) {
 80039ec:	4611      	mov	r1, r2
 80039ee:	3104      	adds	r1, #4
 80039f0:	460a      	mov	r2, r1
 80039f2:	4621      	mov	r1, r4
 80039f4:	3104      	adds	r1, #4
 80039f6:	460c      	mov	r4, r1
 80039f8:	9901      	ldr	r1, [sp, #4]
 80039fa:	458a      	cmp	sl, r1
 80039fc:	dbe1      	blt.n	80039c2 <OpenNNA_Operator_DWConv2d+0xa0>
                    for (int m = 0; m < kernel_row; ++m) {
 80039fe:	9904      	ldr	r1, [sp, #16]
 8003a00:	3101      	adds	r1, #1
 8003a02:	9104      	str	r1, [sp, #16]
 8003a04:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003a06:	4488      	add	r8, r1
 8003a08:	9901      	ldr	r1, [sp, #4]
 8003a0a:	440e      	add	r6, r1
 8003a0c:	9904      	ldr	r1, [sp, #16]
 8003a0e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8003a10:	42a1      	cmp	r1, r4
 8003a12:	da0b      	bge.n	8003a2c <OpenNNA_Operator_DWConv2d+0x10a>
 8003a14:	9910      	ldr	r1, [sp, #64]	; 0x40
                        for (int n = 0; n < kernel_col; ++n) {
 8003a16:	f04f 0a00 	mov.w	sl, #0
 8003a1a:	eb01 0408 	add.w	r4, r1, r8
 8003a1e:	00a1      	lsls	r1, r4, #2
 8003a20:	460a      	mov	r2, r1
 8003a22:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8003a24:	1871      	adds	r1, r6, r1
 8003a26:	0089      	lsls	r1, r1, #2
 8003a28:	460c      	mov	r4, r1
 8003a2a:	e7e5      	b.n	80039f8 <OpenNNA_Operator_DWConv2d+0xd6>
                for (int l = 0; l < kernel_channel; ++l) {
 8003a2c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003a2e:	f109 0901 	add.w	r9, r9, #1
 8003a32:	448c      	add	ip, r1
 8003a34:	e7bb      	b.n	80039ae <OpenNNA_Operator_DWConv2d+0x8c>
            for (int k = 0; k < Output_Fmap_Col; ++k) {
 8003a36:	9a03      	ldr	r2, [sp, #12]
 8003a38:	3201      	adds	r2, #1
 8003a3a:	9203      	str	r2, [sp, #12]
 8003a3c:	9a06      	ldr	r2, [sp, #24]
 8003a3e:	3204      	adds	r2, #4
 8003a40:	9206      	str	r2, [sp, #24]
 8003a42:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003a44:	4415      	add	r5, r2
 8003a46:	9a03      	ldr	r2, [sp, #12]
 8003a48:	9905      	ldr	r1, [sp, #20]
 8003a4a:	428a      	cmp	r2, r1
 8003a4c:	dba0      	blt.n	8003990 <OpenNNA_Operator_DWConv2d+0x6e>
        for (int j = 0; j < Output_Fmap_Row; ++j) {
 8003a4e:	9a07      	ldr	r2, [sp, #28]
 8003a50:	f10b 0b01 	add.w	fp, fp, #1
 8003a54:	440a      	add	r2, r1
 8003a56:	9207      	str	r2, [sp, #28]
 8003a58:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003a5a:	4413      	add	r3, r2
 8003a5c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003a5e:	4593      	cmp	fp, r2
 8003a60:	da07      	bge.n	8003a72 <OpenNNA_Operator_DWConv2d+0x150>
 8003a62:	2500      	movs	r5, #0
 8003a64:	e9dd 2107 	ldrd	r2, r1, [sp, #28]
            for (int k = 0; k < Output_Fmap_Col; ++k) {
 8003a68:	9503      	str	r5, [sp, #12]
 8003a6a:	440a      	add	r2, r1
 8003a6c:	0092      	lsls	r2, r2, #2
 8003a6e:	9206      	str	r2, [sp, #24]
 8003a70:	e7e9      	b.n	8003a46 <OpenNNA_Operator_DWConv2d+0x124>
    for (int i = 0; i < filters; ++i) {//filters must = Output_Fmap_Channel
 8003a72:	9b08      	ldr	r3, [sp, #32]
 8003a74:	3701      	adds	r7, #1
 8003a76:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003a78:	4413      	add	r3, r2
 8003a7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003a7c:	9308      	str	r3, [sp, #32]
 8003a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a80:	4413      	add	r3, r2
 8003a82:	9309      	str	r3, [sp, #36]	; 0x24
 8003a84:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003a86:	449e      	add	lr, r3
 8003a88:	e778      	b.n	800397c <OpenNNA_Operator_DWConv2d+0x5a>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 8003a8a:	b01b      	add	sp, #108	; 0x6c
 8003a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003a90 <OpenNNA_Operator_Example>:
#include "opennna_operator_example.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_Example(struct layer *Layers)
{
    //Layer
    reg_t Input_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Channel;
 8003a90:	6903      	ldr	r3, [r0, #16]
{
 8003a92:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    reg_t Input_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Row;
    reg_t Input_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Col;
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003a96:	68da      	ldr	r2, [r3, #12]
{
 8003a98:	b089      	sub	sp, #36	; 0x24
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003a9a:	e9d3 7604 	ldrd	r7, r6, [r3, #16]
    for (int i = 0; i < Output_Fmap_Channel; ++i) {
        for (int j = 0; j < Output_Fmap_Row; ++j) {
            for (int k = 0; k < Output_Fmap_Col; ++k) {
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
                =\
                ((data_t *)Layers->Input_Feature_Map)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i]*\
 8003a9e:	e9d3 3a01 	ldrd	r3, sl, [r3, #4]
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003aa2:	9203      	str	r2, [sp, #12]
    for (int i = 0; i < Output_Fmap_Channel; ++i) {
 8003aa4:	2200      	movs	r2, #0
                ((data_t *)Layers->Input_Feature_Map)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i]*\
 8003aa6:	fb03 f30a 	mul.w	r3, r3, sl
    for (int i = 0; i < Output_Fmap_Channel; ++i) {
 8003aaa:	4694      	mov	ip, r2
 8003aac:	9201      	str	r2, [sp, #4]
                ((data_t *)Layers->Input_Feature_Map)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i]*\
 8003aae:	9304      	str	r3, [sp, #16]
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 8003ab0:	fb06 f307 	mul.w	r3, r6, r7
 8003ab4:	9305      	str	r3, [sp, #20]
    for (int i = 0; i < Output_Fmap_Channel; ++i) {
 8003ab6:	9b03      	ldr	r3, [sp, #12]
 8003ab8:	9901      	ldr	r1, [sp, #4]
 8003aba:	4299      	cmp	r1, r3
 8003abc:	db2f      	blt.n	8003b1e <OpenNNA_Operator_Example+0x8e>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 8003abe:	b009      	add	sp, #36	; 0x24
 8003ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 8003ac4:	69c5      	ldr	r5, [r0, #28]
            for (int k = 0; k < Output_Fmap_Col; ++k) {
 8003ac6:	f109 0901 	add.w	r9, r9, #1
                ((data_t *)Layers->Output_Feature_Map)[k+Output_Fmap_Col*j+Output_Fmap_Col*Output_Fmap_Row*i]\
 8003aca:	440d      	add	r5, r1
 8003acc:	3104      	adds	r1, #4
 8003ace:	9502      	str	r5, [sp, #8]
                ((data_t *)Layers->Input_Feature_Map)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i]*\
 8003ad0:	6985      	ldr	r5, [r0, #24]
 8003ad2:	441d      	add	r5, r3
 8003ad4:	9506      	str	r5, [sp, #24]
                ((data_t *)Layers->Weights)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i]+\
 8003ad6:	6a05      	ldr	r5, [r0, #32]
 8003ad8:	eb05 0b03 	add.w	fp, r5, r3
                ((data_t *)Layers->Bias)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i];
 8003adc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003ade:	441d      	add	r5, r3
                ((data_t *)Layers->Weights)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i]+\
 8003ae0:	ed9b 7a00 	vldr	s14, [fp]
 8003ae4:	3304      	adds	r3, #4
                ((data_t *)Layers->Bias)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i];
 8003ae6:	9507      	str	r5, [sp, #28]
                ((data_t *)Layers->Weights)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i]+\
 8003ae8:	9d06      	ldr	r5, [sp, #24]
 8003aea:	edd5 6a00 	vldr	s13, [r5]
 8003aee:	9d07      	ldr	r5, [sp, #28]
 8003af0:	edd5 7a00 	vldr	s15, [r5]
                =\
 8003af4:	9d02      	ldr	r5, [sp, #8]
                ((data_t *)Layers->Weights)[k+Input_Fmap_Col*j+Input_Fmap_Col*Input_Fmap_Row*i]+\
 8003af6:	eee6 7a87 	vfma.f32	s15, s13, s14
                =\
 8003afa:	edc5 7a00 	vstr	s15, [r5]
            for (int k = 0; k < Output_Fmap_Col; ++k) {
 8003afe:	45b1      	cmp	r9, r6
 8003b00:	dbe0      	blt.n	8003ac4 <OpenNNA_Operator_Example+0x34>
        for (int j = 0; j < Output_Fmap_Row; ++j) {
 8003b02:	f108 0801 	add.w	r8, r8, #1
 8003b06:	44d6      	add	lr, sl
 8003b08:	4434      	add	r4, r6
 8003b0a:	45b8      	cmp	r8, r7
 8003b0c:	da0b      	bge.n	8003b26 <OpenNNA_Operator_Example+0x96>
 8003b0e:	eb0e 030c 	add.w	r3, lr, ip
 8003b12:	18a1      	adds	r1, r4, r2
            for (int k = 0; k < Output_Fmap_Col; ++k) {
 8003b14:	f04f 0900 	mov.w	r9, #0
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	0089      	lsls	r1, r1, #2
 8003b1c:	e7ef      	b.n	8003afe <OpenNNA_Operator_Example+0x6e>
 8003b1e:	2400      	movs	r4, #0
 8003b20:	46a6      	mov	lr, r4
        for (int j = 0; j < Output_Fmap_Row; ++j) {
 8003b22:	46a0      	mov	r8, r4
 8003b24:	e7f1      	b.n	8003b0a <OpenNNA_Operator_Example+0x7a>
    for (int i = 0; i < Output_Fmap_Channel; ++i) {
 8003b26:	9b01      	ldr	r3, [sp, #4]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	9301      	str	r3, [sp, #4]
 8003b2c:	9b04      	ldr	r3, [sp, #16]
 8003b2e:	449c      	add	ip, r3
 8003b30:	9b05      	ldr	r3, [sp, #20]
 8003b32:	441a      	add	r2, r3
 8003b34:	e7bf      	b.n	8003ab6 <OpenNNA_Operator_Example+0x26>
	...

08003b38 <OpenNNA_Operator_LeakyReLU>:
#include "opennna_operator_leakyrelu.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_LeakyReLU(struct layer *Layers)
{
    //Layer
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003b38:	6903      	ldr	r3, [r0, #16]
{
 8003b3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003b3e:	e9d3 8e03 	ldrd	r8, lr, [r3, #12]
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003b42:	695c      	ldr	r4, [r3, #20]
#if (CHW==1)
    //CHW
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003b44:	2300      	movs	r3, #0
            {
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] > 0 ? \
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] \
                : \
                0.01*((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k];
 8003b46:	ed9f 6b18 	vldr	d6, [pc, #96]	; 8003ba8 <OpenNNA_Operator_LeakyReLU+0x70>
 8003b4a:	fb04 f90e 	mul.w	r9, r4, lr
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4541      	cmp	r1, r8
 8003b52:	db20      	blt.n	8003b96 <OpenNNA_Operator_LeakyReLU+0x5e>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 8003b54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] > 0 ? \
 8003b58:	6987      	ldr	r7, [r0, #24]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003b5a:	3501      	adds	r5, #1
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] > 0 ? \
 8003b5c:	4417      	add	r7, r2
 8003b5e:	ed97 7a00 	vldr	s14, [r7]
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003b62:	69c7      	ldr	r7, [r0, #28]
                : \
 8003b64:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003b68:	4417      	add	r7, r2
 8003b6a:	3204      	adds	r2, #4
                : \
 8003b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                0.01*((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k];
 8003b70:	bfde      	ittt	le
 8003b72:	eeb7 7ac7 	vcvtle.f64.f32	d7, s14
 8003b76:	ee27 7b06 	vmulle.f64	d7, d7, d6
                : \
 8003b7a:	eeb7 7bc7 	vcvtle.f32.f64	s14, d7
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003b7e:	ed87 7a00 	vstr	s14, [r7]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003b82:	42a5      	cmp	r5, r4
 8003b84:	dbe8      	blt.n	8003b58 <OpenNNA_Operator_LeakyReLU+0x20>
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003b86:	f10c 0c01 	add.w	ip, ip, #1
 8003b8a:	4426      	add	r6, r4
 8003b8c:	45f4      	cmp	ip, lr
 8003b8e:	da06      	bge.n	8003b9e <OpenNNA_Operator_LeakyReLU+0x66>
 8003b90:	00b2      	lsls	r2, r6, #2
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003b92:	2500      	movs	r5, #0
 8003b94:	e7f5      	b.n	8003b82 <OpenNNA_Operator_LeakyReLU+0x4a>
 8003b96:	461e      	mov	r6, r3
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003b98:	f04f 0c00 	mov.w	ip, #0
 8003b9c:	e7f6      	b.n	8003b8c <OpenNNA_Operator_LeakyReLU+0x54>
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003b9e:	3101      	adds	r1, #1
 8003ba0:	444b      	add	r3, r9
 8003ba2:	e7d5      	b.n	8003b50 <OpenNNA_Operator_LeakyReLU+0x18>
 8003ba4:	f3af 8000 	nop.w
 8003ba8:	47ae147b 	.word	0x47ae147b
 8003bac:	3f847ae1 	.word	0x3f847ae1

08003bb0 <OpenNNA_Operator_MaxPool>:
#include "opennna_operator_maxpool.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_MaxPool(struct layer *Layers)
{
    //Layer
    reg_t Input_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Channel;
 8003bb0:	6903      	ldr	r3, [r0, #16]

    reg_t strides_col = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->strides_col;
    reg_t strides_row = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->strides_row;
#if (CHW==1)
    //CHW
    data_t max_value=0;//MaxPool,AveragePool
 8003bb2:	eddf 7a40 	vldr	s15, [pc, #256]	; 8003cb4 <OpenNNA_Operator_MaxPool+0x104>
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003bb6:	68da      	ldr	r2, [r3, #12]
{
 8003bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bbc:	b091      	sub	sp, #68	; 0x44
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003bbe:	695f      	ldr	r7, [r3, #20]
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003bc0:	9208      	str	r2, [sp, #32]
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003bc2:	691a      	ldr	r2, [r3, #16]
 8003bc4:	9205      	str	r2, [sp, #20]
    reg_t kernel_col = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->kernel_col;
 8003bc6:	6942      	ldr	r2, [r0, #20]
 8003bc8:	6811      	ldr	r1, [r2, #0]
 8003bca:	9109      	str	r1, [sp, #36]	; 0x24
    reg_t kernel_row = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->kernel_row;
 8003bcc:	6851      	ldr	r1, [r2, #4]
 8003bce:	910a      	str	r1, [sp, #40]	; 0x28
    reg_t strides_col = ((Layer_Para_MaxPool *)Layers->Layer_Para_Extra)->strides_col;
 8003bd0:	6891      	ldr	r1, [r2, #8]
 8003bd2:	9106      	str	r1, [sp, #24]
    for (int i = 0; i < Output_Fmap_Channel; ++i)//output_fmap_channel
 8003bd4:	9905      	ldr	r1, [sp, #20]
 8003bd6:	4379      	muls	r1, r7
 8003bd8:	910c      	str	r1, [sp, #48]	; 0x30
 8003bda:	6899      	ldr	r1, [r3, #8]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	9104      	str	r1, [sp, #16]
 8003be0:	434b      	muls	r3, r1
 8003be2:	930f      	str	r3, [sp, #60]	; 0x3c
 8003be4:	68d3      	ldr	r3, [r2, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	434b      	muls	r3, r1
 8003bea:	4694      	mov	ip, r2
 8003bec:	4696      	mov	lr, r2
 8003bee:	930d      	str	r3, [sp, #52]	; 0x34
 8003bf0:	9b08      	ldr	r3, [sp, #32]
 8003bf2:	459e      	cmp	lr, r3
 8003bf4:	db52      	blt.n	8003c9c <OpenNNA_Operator_MaxPool+0xec>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 8003bf6:	b011      	add	sp, #68	; 0x44
 8003bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                        :\
 8003bfc:	ea55 0406 	orrs.w	r4, r5, r6
                        ((data_t *)Layers->Input_Feature_Map)[(i*Input_Fmap_Col*Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)] \
 8003c00:	6983      	ldr	r3, [r0, #24]
                        :\
 8003c02:	d114      	bne.n	8003c2e <OpenNNA_Operator_MaxPool+0x7e>
 8003c04:	9c07      	ldr	r4, [sp, #28]
 8003c06:	4423      	add	r3, r4
 8003c08:	edd3 7a00 	vldr	s15, [r3]
                    for (int m = 0; m < kernel_col; ++m)//pool_Kernel_size_col
 8003c0c:	3601      	adds	r6, #1
 8003c0e:	f10b 0b04 	add.w	fp, fp, #4
 8003c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c14:	429e      	cmp	r6, r3
 8003c16:	dbf1      	blt.n	8003bfc <OpenNNA_Operator_MaxPool+0x4c>
                for (int l = 0; l < kernel_row; ++l)//pool_Kernel_size_row
 8003c18:	9b04      	ldr	r3, [sp, #16]
 8003c1a:	3501      	adds	r5, #1
 8003c1c:	449a      	add	sl, r3
 8003c1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c20:	429d      	cmp	r5, r3
 8003c22:	da0e      	bge.n	8003c42 <OpenNNA_Operator_MaxPool+0x92>
 8003c24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
                    for (int m = 0; m < kernel_col; ++m)//pool_Kernel_size_col
 8003c26:	2600      	movs	r6, #0
 8003c28:	eb03 0b8a 	add.w	fp, r3, sl, lsl #2
 8003c2c:	e7f1      	b.n	8003c12 <OpenNNA_Operator_MaxPool+0x62>
                        (((data_t *)Layers->Input_Feature_Map)[(i*Input_Fmap_Col*Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)] > max_value) ? \
 8003c2e:	445b      	add	r3, fp
 8003c30:	ed93 7a00 	vldr	s14, [r3]
                       ((data_t *)Layers->Input_Feature_Map)[(i*Input_Fmap_Col*Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)] : max_value;
 8003c34:	eeb4 7a67 	vcmp.f32	s14, s15
 8003c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c3c:	fe77 7a27 	vselgt.f32	s15, s14, s15
 8003c40:	e7e4      	b.n	8003c0c <OpenNNA_Operator_MaxPool+0x5c>
                ((data_t *)Layers->Output_Feature_Map)[(i*Output_Fmap_Col*Output_Fmap_Row) + (j*Output_Fmap_Col) + k] = max_value;
 8003c42:	69c3      	ldr	r3, [r0, #28]
            for (int k = 0; k < Output_Fmap_Col; ++k)//(((input_fmap_size - pool_Kernel_size) / pool_Kernel_stride) + 1)
 8003c44:	f108 0801 	add.w	r8, r8, #1
                ((data_t *)Layers->Output_Feature_Map)[(i*Output_Fmap_Col*Output_Fmap_Row) + (j*Output_Fmap_Col) + k] = max_value;
 8003c48:	444b      	add	r3, r9
 8003c4a:	f109 0904 	add.w	r9, r9, #4
 8003c4e:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < Output_Fmap_Col; ++k)//(((input_fmap_size - pool_Kernel_size) / pool_Kernel_stride) + 1)
 8003c52:	9b06      	ldr	r3, [sp, #24]
 8003c54:	4419      	add	r1, r3
 8003c56:	45b8      	cmp	r8, r7
 8003c58:	da09      	bge.n	8003c6e <OpenNNA_Operator_MaxPool+0xbe>
 8003c5a:	008b      	lsls	r3, r1, #2
                        ((data_t *)Layers->Input_Feature_Map)[(i*Input_Fmap_Col*Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)] \
 8003c5c:	f8dd a004 	ldr.w	sl, [sp, #4]
                for (int l = 0; l < kernel_row; ++l)//pool_Kernel_size_row
 8003c60:	2500      	movs	r5, #0
 8003c62:	930b      	str	r3, [sp, #44]	; 0x2c
                        ((data_t *)Layers->Input_Feature_Map)[(i*Input_Fmap_Col*Input_Fmap_Row) + ((l + j * strides_row) * Input_Fmap_Col) + (m + k * strides_col)] \
 8003c64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c66:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8003c6a:	9307      	str	r3, [sp, #28]
 8003c6c:	e7d7      	b.n	8003c1e <OpenNNA_Operator_MaxPool+0x6e>
        for (int j = 0; j < Output_Fmap_Row; ++j)//Output_Fmap_Row = (((input_fmap_size - pool_Kernel_size) / pool_Kernel_stride) + 1)
 8003c6e:	9b03      	ldr	r3, [sp, #12]
 8003c70:	9901      	ldr	r1, [sp, #4]
 8003c72:	3301      	adds	r3, #1
 8003c74:	9303      	str	r3, [sp, #12]
 8003c76:	9b02      	ldr	r3, [sp, #8]
 8003c78:	443b      	add	r3, r7
 8003c7a:	9302      	str	r3, [sp, #8]
 8003c7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c7e:	4419      	add	r1, r3
 8003c80:	9101      	str	r1, [sp, #4]
 8003c82:	9b03      	ldr	r3, [sp, #12]
 8003c84:	9905      	ldr	r1, [sp, #20]
 8003c86:	428b      	cmp	r3, r1
 8003c88:	da0d      	bge.n	8003ca6 <OpenNNA_Operator_MaxPool+0xf6>
 8003c8a:	9b02      	ldr	r3, [sp, #8]
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8003c92:	9b01      	ldr	r3, [sp, #4]
            for (int k = 0; k < Output_Fmap_Col; ++k)//(((input_fmap_size - pool_Kernel_size) / pool_Kernel_stride) + 1)
 8003c94:	4688      	mov	r8, r1
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	930e      	str	r3, [sp, #56]	; 0x38
 8003c9a:	e7dc      	b.n	8003c56 <OpenNNA_Operator_MaxPool+0xa6>
        for (int j = 0; j < Output_Fmap_Row; ++j)//Output_Fmap_Row = (((input_fmap_size - pool_Kernel_size) / pool_Kernel_stride) + 1)
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	e9cd 2c01 	strd	r2, ip, [sp, #4]
 8003ca2:	9303      	str	r3, [sp, #12]
 8003ca4:	e7ed      	b.n	8003c82 <OpenNNA_Operator_MaxPool+0xd2>
    for (int i = 0; i < Output_Fmap_Channel; ++i)//output_fmap_channel
 8003ca6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ca8:	f10e 0e01 	add.w	lr, lr, #1
 8003cac:	449c      	add	ip, r3
 8003cae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003cb0:	441a      	add	r2, r3
 8003cb2:	e79d      	b.n	8003bf0 <OpenNNA_Operator_MaxPool+0x40>
 8003cb4:	00000000 	.word	0x00000000

08003cb8 <OpenNNA_Operator_Padding>:
#include "opennna_operator_padding.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_Padding(struct layer *Layers)
{
    //Layer
    reg_t Input_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Channel;
 8003cb8:	6902      	ldr	r2, [r0, #16]
                {
                    ((data_t *)Layers->Output_Feature_Map)[k+(Output_Fmap_Col*j)+(Output_Fmap_Col*Output_Fmap_Row*i)] = 0;
                }
                else if (j >= (Padding + Input_Fmap_Row))//padding
                {
                    ((data_t *)Layers->Output_Feature_Map)[k+(Output_Fmap_Col*j)+(Output_Fmap_Col*Output_Fmap_Row*i)] = 0;
 8003cba:	eddf 7a38 	vldr	s15, [pc, #224]	; 8003d9c <OpenNNA_Operator_Padding+0xe4>
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003cbe:	68d1      	ldr	r1, [r2, #12]
{
 8003cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cc4:	b089      	sub	sp, #36	; 0x24
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003cc6:	f8d2 9014 	ldr.w	r9, [r2, #20]
    for (int i = 0; i < Output_Fmap_Channel; i++)//Output_Fmap_Channel
 8003cca:	2500      	movs	r5, #0
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003ccc:	9104      	str	r1, [sp, #16]
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003cce:	6911      	ldr	r1, [r2, #16]
    for (int i = 0; i < Output_Fmap_Channel; i++)//Output_Fmap_Channel
 8003cd0:	46aa      	mov	sl, r5
 8003cd2:	46ab      	mov	fp, r5
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003cd4:	9100      	str	r1, [sp, #0]
                    ((data_t *)Layers->Output_Feature_Map)[k+(Output_Fmap_Col*j)+(Output_Fmap_Col*Output_Fmap_Row*i)] = 0;
 8003cd6:	fb09 f101 	mul.w	r1, r9, r1
    reg_t Input_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Input_Fmap_Col;
 8003cda:	e9d2 3e01 	ldrd	r3, lr, [r2, #4]
    reg_t Padding = ((Layer_Para_Padding *)Layers->Layer_Para_Extra)->padding;//0
 8003cde:	6942      	ldr	r2, [r0, #20]
                    ((data_t *)Layers->Output_Feature_Map)[k+(Output_Fmap_Col*j)+(Output_Fmap_Col*Output_Fmap_Row*i)] = 0;
 8003ce0:	9107      	str	r1, [sp, #28]
    reg_t Padding = ((Layer_Para_Padding *)Layers->Layer_Para_Extra)->padding;//0
 8003ce2:	6812      	ldr	r2, [r2, #0]
    for (int i = 0; i < Output_Fmap_Channel; i++)//Output_Fmap_Channel
 8003ce4:	fb0e f103 	mul.w	r1, lr, r3
 8003ce8:	9103      	str	r1, [sp, #12]
                else if (j >= (Padding + Input_Fmap_Row))//padding
 8003cea:	4413      	add	r3, r2
 8003cec:	fb0e f102 	mul.w	r1, lr, r2
 8003cf0:	9301      	str	r3, [sp, #4]
                /*k,*/
                if (k < Padding)//padding
                {
                    ((data_t *)Layers->Output_Feature_Map)[k+(Output_Fmap_Col*j)+(Output_Fmap_Col*Output_Fmap_Row*i)] = 0;
                }
                else if (k >= (Padding + Input_Fmap_Col))//padding
 8003cf2:	eb0e 0302 	add.w	r3, lr, r2
 8003cf6:	9106      	str	r1, [sp, #24]
 8003cf8:	f06f 0103 	mvn.w	r1, #3
 8003cfc:	9302      	str	r3, [sp, #8]
 8003cfe:	4351      	muls	r1, r2
 8003d00:	9105      	str	r1, [sp, #20]
    for (int i = 0; i < Output_Fmap_Channel; i++)//Output_Fmap_Channel
 8003d02:	9b04      	ldr	r3, [sp, #16]
 8003d04:	459b      	cmp	fp, r3
 8003d06:	da45      	bge.n	8003d94 <OpenNNA_Operator_Padding+0xdc>
 8003d08:	9b06      	ldr	r3, [sp, #24]
 8003d0a:	2600      	movs	r6, #0
 8003d0c:	ebaa 0803 	sub.w	r8, sl, r3
        for (int j = 0; j < Output_Fmap_Row; j++)//Output_Fmap_Row 
 8003d10:	4631      	mov	r1, r6
 8003d12:	e02e      	b.n	8003d72 <OpenNNA_Operator_Padding+0xba>
                if ( j < Padding)//padding
 8003d14:	4291      	cmp	r1, r2
 8003d16:	da04      	bge.n	8003d22 <OpenNNA_Operator_Padding+0x6a>
                    ((data_t *)Layers->Output_Feature_Map)[k+(Output_Fmap_Col*j)+(Output_Fmap_Col*Output_Fmap_Row*i)] = 0;
 8003d18:	69c7      	ldr	r7, [r0, #28]
 8003d1a:	441f      	add	r7, r3
 8003d1c:	edc7 7a00 	vstr	s15, [r7]
 8003d20:	e002      	b.n	8003d28 <OpenNNA_Operator_Padding+0x70>
                else if (j >= (Padding + Input_Fmap_Row))//padding
 8003d22:	9f01      	ldr	r7, [sp, #4]
 8003d24:	428f      	cmp	r7, r1
 8003d26:	ddf7      	ble.n	8003d18 <OpenNNA_Operator_Padding+0x60>
                if (k < Padding)//padding
 8003d28:	4294      	cmp	r4, r2
 8003d2a:	da04      	bge.n	8003d36 <OpenNNA_Operator_Padding+0x7e>
                {
                    ((data_t *)Layers->Output_Feature_Map)[k+(Output_Fmap_Col*j)+(Output_Fmap_Col*Output_Fmap_Row*i)] = 0;
 8003d2c:	69c7      	ldr	r7, [r0, #28]
 8003d2e:	441f      	add	r7, r3
 8003d30:	edc7 7a00 	vstr	s15, [r7]
 8003d34:	e002      	b.n	8003d3c <OpenNNA_Operator_Padding+0x84>
                else if (k >= (Padding + Input_Fmap_Col))//padding
 8003d36:	9f02      	ldr	r7, [sp, #8]
 8003d38:	42a7      	cmp	r7, r4
 8003d3a:	ddf7      	ble.n	8003d2c <OpenNNA_Operator_Padding+0x74>
                }
                //fmap
                if(j >= Padding && j < (Padding + Input_Fmap_Row) && k >= Padding && k < (Padding + Input_Fmap_Col))
 8003d3c:	4291      	cmp	r1, r2
 8003d3e:	db0f      	blt.n	8003d60 <OpenNNA_Operator_Padding+0xa8>
 8003d40:	9f01      	ldr	r7, [sp, #4]
 8003d42:	428f      	cmp	r7, r1
 8003d44:	dd0c      	ble.n	8003d60 <OpenNNA_Operator_Padding+0xa8>
 8003d46:	4294      	cmp	r4, r2
 8003d48:	db0a      	blt.n	8003d60 <OpenNNA_Operator_Padding+0xa8>
 8003d4a:	9f02      	ldr	r7, [sp, #8]
 8003d4c:	42a7      	cmp	r7, r4
 8003d4e:	dd07      	ble.n	8003d60 <OpenNNA_Operator_Padding+0xa8>
                    ((data_t *)Layers->Output_Feature_Map)[k+(Output_Fmap_Col*j)+(Output_Fmap_Col*Output_Fmap_Row*i)]  = ((data_t *)Layers->Input_Feature_Map)[(i * Input_Fmap_Row * Input_Fmap_Col) + ((j-Padding) * Input_Fmap_Col) + (k-Padding)];
 8003d50:	6987      	ldr	r7, [r0, #24]
 8003d52:	4467      	add	r7, ip
 8003d54:	ed97 7a00 	vldr	s14, [r7]
 8003d58:	69c7      	ldr	r7, [r0, #28]
 8003d5a:	441f      	add	r7, r3
 8003d5c:	ed87 7a00 	vstr	s14, [r7]
            for (int k = 0; k < Output_Fmap_Col; k++)//Output_Fmap_Col 
 8003d60:	3401      	adds	r4, #1
 8003d62:	f10c 0c04 	add.w	ip, ip, #4
 8003d66:	3304      	adds	r3, #4
 8003d68:	454c      	cmp	r4, r9
 8003d6a:	dbd3      	blt.n	8003d14 <OpenNNA_Operator_Padding+0x5c>
        for (int j = 0; j < Output_Fmap_Row; j++)//Output_Fmap_Row 
 8003d6c:	3101      	adds	r1, #1
 8003d6e:	44f0      	add	r8, lr
 8003d70:	444e      	add	r6, r9
 8003d72:	9b00      	ldr	r3, [sp, #0]
 8003d74:	4299      	cmp	r1, r3
 8003d76:	da06      	bge.n	8003d86 <OpenNNA_Operator_Padding+0xce>
 8003d78:	9b05      	ldr	r3, [sp, #20]
            for (int k = 0; k < Output_Fmap_Col; k++)//Output_Fmap_Col 
 8003d7a:	2400      	movs	r4, #0
 8003d7c:	eb03 0c88 	add.w	ip, r3, r8, lsl #2
 8003d80:	1973      	adds	r3, r6, r5
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	e7f0      	b.n	8003d68 <OpenNNA_Operator_Padding+0xb0>
    for (int i = 0; i < Output_Fmap_Channel; i++)//Output_Fmap_Channel
 8003d86:	9b03      	ldr	r3, [sp, #12]
 8003d88:	f10b 0b01 	add.w	fp, fp, #1
 8003d8c:	449a      	add	sl, r3
 8003d8e:	9b07      	ldr	r3, [sp, #28]
 8003d90:	441d      	add	r5, r3
 8003d92:	e7b6      	b.n	8003d02 <OpenNNA_Operator_Padding+0x4a>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 8003d94:	b009      	add	sp, #36	; 0x24
 8003d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d9a:	bf00      	nop
 8003d9c:	00000000 	.word	0x00000000

08003da0 <OpenNNA_Operator_ReLU>:
#include "opennna_operator_relu.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_ReLU(struct layer *Layers)
{
    //Layer
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003da0:	6903      	ldr	r3, [r0, #16]
            for (int k = 0; k < Output_Fmap_Col; k++)
            {
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] > 0 ? \
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] \
                : \
 8003da2:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003e04 <OpenNNA_Operator_ReLU+0x64>
{
 8003da6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003daa:	e9d3 8e03 	ldrd	r8, lr, [r3, #12]
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003dae:	695c      	ldr	r4, [r3, #20]
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003db0:	2300      	movs	r3, #0
 8003db2:	fb04 f90e 	mul.w	r9, r4, lr
 8003db6:	4619      	mov	r1, r3
 8003db8:	4541      	cmp	r1, r8
 8003dba:	db1b      	blt.n	8003df4 <OpenNNA_Operator_ReLU+0x54>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 8003dbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] > 0 ? \
 8003dc0:	6987      	ldr	r7, [r0, #24]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003dc2:	3501      	adds	r5, #1
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] > 0 ? \
 8003dc4:	4417      	add	r7, r2
 8003dc6:	edd7 7a00 	vldr	s15, [r7]
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003dca:	69c7      	ldr	r7, [r0, #28]
                : \
 8003dcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003dd0:	4417      	add	r7, r2
 8003dd2:	3204      	adds	r2, #4
                : \
 8003dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dd8:	fe77 7a87 	vselgt.f32	s15, s15, s14
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003ddc:	edc7 7a00 	vstr	s15, [r7]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003de0:	42a5      	cmp	r5, r4
 8003de2:	dbed      	blt.n	8003dc0 <OpenNNA_Operator_ReLU+0x20>
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003de4:	f10c 0c01 	add.w	ip, ip, #1
 8003de8:	4426      	add	r6, r4
 8003dea:	45f4      	cmp	ip, lr
 8003dec:	da06      	bge.n	8003dfc <OpenNNA_Operator_ReLU+0x5c>
 8003dee:	00b2      	lsls	r2, r6, #2
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003df0:	2500      	movs	r5, #0
 8003df2:	e7f5      	b.n	8003de0 <OpenNNA_Operator_ReLU+0x40>
 8003df4:	461e      	mov	r6, r3
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003df6:	f04f 0c00 	mov.w	ip, #0
 8003dfa:	e7f6      	b.n	8003dea <OpenNNA_Operator_ReLU+0x4a>
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003dfc:	3101      	adds	r1, #1
 8003dfe:	444b      	add	r3, r9
 8003e00:	e7da      	b.n	8003db8 <OpenNNA_Operator_ReLU+0x18>
 8003e02:	bf00      	nop
 8003e04:	00000000 	.word	0x00000000

08003e08 <OpenNNA_Operator_ReLU6>:
#include "opennna_operator_relu6.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_ReLU6(struct layer *Layers)
{
    //Layer
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003e08:	6903      	ldr	r3, [r0, #16]
            for (int k = 0; k < Output_Fmap_Col; k++)
            {
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] > 6 ? \
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] \
                : \
 8003e0a:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8003e0e:	eddf 6a18 	vldr	s13, [pc, #96]	; 8003e70 <OpenNNA_Operator_ReLU6+0x68>
{
 8003e12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003e16:	e9d3 8e03 	ldrd	r8, lr, [r3, #12]
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003e1a:	695c      	ldr	r4, [r3, #20]
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	fb04 f90e 	mul.w	r9, r4, lr
 8003e22:	4619      	mov	r1, r3
 8003e24:	4541      	cmp	r1, r8
 8003e26:	db1b      	blt.n	8003e60 <OpenNNA_Operator_ReLU6+0x58>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 8003e28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] > 6 ? \
 8003e2c:	6987      	ldr	r7, [r0, #24]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003e2e:	3501      	adds	r5, #1
                ((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] > 6 ? \
 8003e30:	4417      	add	r7, r2
 8003e32:	edd7 7a00 	vldr	s15, [r7]
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003e36:	69c7      	ldr	r7, [r0, #28]
                : \
 8003e38:	eef4 7ac7 	vcmpe.f32	s15, s14
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003e3c:	4417      	add	r7, r2
 8003e3e:	3204      	adds	r2, #4
                : \
 8003e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e44:	fe77 7aa6 	vselgt.f32	s15, s15, s13
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003e48:	edc7 7a00 	vstr	s15, [r7]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003e4c:	42a5      	cmp	r5, r4
 8003e4e:	dbed      	blt.n	8003e2c <OpenNNA_Operator_ReLU6+0x24>
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003e50:	f10c 0c01 	add.w	ip, ip, #1
 8003e54:	4426      	add	r6, r4
 8003e56:	45f4      	cmp	ip, lr
 8003e58:	da06      	bge.n	8003e68 <OpenNNA_Operator_ReLU6+0x60>
 8003e5a:	00b2      	lsls	r2, r6, #2
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003e5c:	2500      	movs	r5, #0
 8003e5e:	e7f5      	b.n	8003e4c <OpenNNA_Operator_ReLU6+0x44>
 8003e60:	461e      	mov	r6, r3
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003e62:	f04f 0c00 	mov.w	ip, #0
 8003e66:	e7f6      	b.n	8003e56 <OpenNNA_Operator_ReLU6+0x4e>
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003e68:	3101      	adds	r1, #1
 8003e6a:	444b      	add	r3, r9
 8003e6c:	e7da      	b.n	8003e24 <OpenNNA_Operator_ReLU6+0x1c>
 8003e6e:	bf00      	nop
 8003e70:	00000000 	.word	0x00000000

08003e74 <OpenNNA_Operator_Softmax>:
#include "math.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_Softmax(struct layer *Layers)
{
    //Layer
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003e74:	6903      	ldr	r3, [r0, #16]
{
 8003e76:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e7a:	4604      	mov	r4, r0
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003e7c:	695d      	ldr	r5, [r3, #20]
    //Softmax
    data_t exp_sum = 0;//expsum
#if (CHW==1)
    //CHW
    //exp exp sum
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003e7e:	2700      	movs	r7, #0
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003e80:	e9d3 0803 	ldrd	r0, r8, [r3, #12]
{
 8003e84:	ed2d 8b02 	vpush	{d8}
 8003e88:	fb05 f108 	mul.w	r1, r5, r8
 8003e8c:	b085      	sub	sp, #20
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003e8e:	46b9      	mov	r9, r7
    data_t exp_sum = 0;//expsum
 8003e90:	ed9f 8a30 	vldr	s16, [pc, #192]	; 8003f54 <OpenNNA_Operator_Softmax+0xe0>
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003e94:	4581      	cmp	r9, r0
 8003e96:	db38      	blt.n	8003f0a <OpenNNA_Operator_Softmax+0x96>
 8003e98:	2300      	movs	r3, #0
                exp_sum += exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]);
            }
        }
    }
    //softmax = exp /sum
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003e9a:	461e      	mov	r6, r3
 8003e9c:	4286      	cmp	r6, r0
 8003e9e:	db51      	blt.n	8003f44 <OpenNNA_Operator_Softmax+0xd0>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 8003ea0:	b005      	add	sp, #20
 8003ea2:	ecbd 8b02 	vpop	{d8}
 8003ea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]);
 8003eaa:	69a3      	ldr	r3, [r4, #24]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003eac:	f10a 0a01 	add.w	sl, sl, #1
 8003eb0:	9201      	str	r2, [sp, #4]
                exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]);
 8003eb2:	4433      	add	r3, r6
 8003eb4:	ed93 0a00 	vldr	s0, [r3]
 8003eb8:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003ec0:	f004 fcca 	bl	8008858 <exp>
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003ec4:	69e3      	ldr	r3, [r4, #28]
                exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]);
 8003ec6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003eca:	4433      	add	r3, r6
                exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]);
 8003ecc:	ed83 0a00 	vstr	s0, [r3]
                exp_sum += exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]);
 8003ed0:	69a3      	ldr	r3, [r4, #24]
 8003ed2:	4433      	add	r3, r6
 8003ed4:	3604      	adds	r6, #4
 8003ed6:	ed93 0a00 	vldr	s0, [r3]
 8003eda:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003ede:	f004 fcbb 	bl	8008858 <exp>
 8003ee2:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 8003ee6:	9a01      	ldr	r2, [sp, #4]
 8003ee8:	ee38 0b00 	vadd.f64	d0, d8, d0
 8003eec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ef0:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003ef4:	45aa      	cmp	sl, r5
 8003ef6:	dbd8      	blt.n	8003eaa <OpenNNA_Operator_Softmax+0x36>
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003ef8:	3201      	adds	r2, #1
 8003efa:	44ab      	add	fp, r5
 8003efc:	4542      	cmp	r2, r8
 8003efe:	da07      	bge.n	8003f10 <OpenNNA_Operator_Softmax+0x9c>
 8003f00:	ea4f 068b 	mov.w	r6, fp, lsl #2
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003f04:	f04f 0a00 	mov.w	sl, #0
 8003f08:	e7f4      	b.n	8003ef4 <OpenNNA_Operator_Softmax+0x80>
 8003f0a:	46bb      	mov	fp, r7
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	e7f5      	b.n	8003efc <OpenNNA_Operator_Softmax+0x88>
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003f10:	f109 0901 	add.w	r9, r9, #1
 8003f14:	440f      	add	r7, r1
 8003f16:	e7bd      	b.n	8003e94 <OpenNNA_Operator_Softmax+0x20>
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] / exp_sum;
 8003f18:	69e2      	ldr	r2, [r4, #28]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003f1a:	3701      	adds	r7, #1
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] / exp_sum;
 8003f1c:	4462      	add	r2, ip
 8003f1e:	f10c 0c04 	add.w	ip, ip, #4
 8003f22:	ed92 7a00 	vldr	s14, [r2]
 8003f26:	eec7 7a08 	vdiv.f32	s15, s14, s16
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003f2a:	edc2 7a00 	vstr	s15, [r2]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003f2e:	42af      	cmp	r7, r5
 8003f30:	dbf2      	blt.n	8003f18 <OpenNNA_Operator_Softmax+0xa4>
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003f32:	f109 0901 	add.w	r9, r9, #1
 8003f36:	44ae      	add	lr, r5
 8003f38:	45c1      	cmp	r9, r8
 8003f3a:	da07      	bge.n	8003f4c <OpenNNA_Operator_Softmax+0xd8>
 8003f3c:	ea4f 0c8e 	mov.w	ip, lr, lsl #2
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003f40:	2700      	movs	r7, #0
 8003f42:	e7f4      	b.n	8003f2e <OpenNNA_Operator_Softmax+0xba>
 8003f44:	469e      	mov	lr, r3
        for (int j = 0; j < Output_Fmap_Row; j++)
 8003f46:	f04f 0900 	mov.w	r9, #0
 8003f4a:	e7f5      	b.n	8003f38 <OpenNNA_Operator_Softmax+0xc4>
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003f4c:	3601      	adds	r6, #1
 8003f4e:	440b      	add	r3, r1
 8003f50:	e7a4      	b.n	8003e9c <OpenNNA_Operator_Softmax+0x28>
 8003f52:	bf00      	nop
 8003f54:	00000000 	.word	0x00000000

08003f58 <OpenNNA_Operator_tanh>:
#include "math.h"
//,:OpenNNA_Operator_
void OpenNNA_Operator_tanh(struct layer *Layers)
{
    //Layer
    reg_t Output_Fmap_Channel = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Channel;
 8003f58:	6903      	ldr	r3, [r0, #16]
{
 8003f5a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f5e:	4604      	mov	r4, r0
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
    reg_t Output_Fmap_Col = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Col;
 8003f60:	695f      	ldr	r7, [r3, #20]
#if (CHW==1)
    //CHW
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003f62:	2600      	movs	r6, #0
    reg_t Output_Fmap_Row = ((Layer_Para_Base *)Layers->Layer_Para_Base)->Output_Fmap_Row;
 8003f64:	e9d3 0203 	ldrd	r0, r2, [r3, #12]
{
 8003f68:	ed2d 8b06 	vpush	{d8-d10}
 8003f6c:	fb07 f102 	mul.w	r1, r7, r2
 8003f70:	b085      	sub	sp, #20
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8003f72:	46b3      	mov	fp, r6
 8003f74:	4583      	cmp	fp, r0
 8003f76:	db4f      	blt.n	8004018 <OpenNNA_Operator_tanh+0xc0>
        }
    }
#elif (CHW==0)//HWC
    //HWC
#endif
 8003f78:	b005      	add	sp, #20
 8003f7a:	ecbd 8b06 	vpop	{d8-d10}
 8003f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                (exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]) -\
 8003f82:	69a3      	ldr	r3, [r4, #24]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8003f84:	f108 0801 	add.w	r8, r8, #1
 8003f88:	9001      	str	r0, [sp, #4]
                (exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]) -\
 8003f8a:	442b      	add	r3, r5
 8003f8c:	ed93 0a00 	vldr	s0, [r3]
 8003f90:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003f94:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8003f98:	f004 fc5e 	bl	8008858 <exp>
                exp(-((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k])) / \
 8003f9c:	69a3      	ldr	r3, [r4, #24]
                (exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]) -\
 8003f9e:	eeb0 9b40 	vmov.f64	d9, d0
                exp(-((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k])) / \
 8003fa2:	442b      	add	r3, r5
 8003fa4:	ed93 0a00 	vldr	s0, [r3]
 8003fa8:	eeb1 0a40 	vneg.f32	s0, s0
 8003fac:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003fb0:	f004 fc52 	bl	8008858 <exp>
                (exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]) +\
 8003fb4:	69a3      	ldr	r3, [r4, #24]
                exp(-((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k])) / \
 8003fb6:	eeb0 ab40 	vmov.f64	d10, d0
                (exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]) +\
 8003fba:	442b      	add	r3, r5
 8003fbc:	ed93 0a00 	vldr	s0, [r3]
 8003fc0:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003fc4:	f004 fc48 	bl	8008858 <exp>
                exp(-((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]));
 8003fc8:	69a3      	ldr	r3, [r4, #24]
                (exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]) +\
 8003fca:	eeb0 8b40 	vmov.f64	d8, d0
                exp(-((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]));
 8003fce:	442b      	add	r3, r5
 8003fd0:	ed93 0a00 	vldr	s0, [r3]
 8003fd4:	eeb1 0a40 	vneg.f32	s0, s0
 8003fd8:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8003fdc:	f004 fc3c 	bl	8008858 <exp>
                (exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]) -\
 8003fe0:	ee39 9b4a 	vsub.f64	d9, d9, d10
                (exp(((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k]) +\
 8003fe4:	ee38 0b00 	vadd.f64	d0, d8, d0
                ((data_t *)Layers->Output_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k] = \
 8003fe8:	69e3      	ldr	r3, [r4, #28]
 8003fea:	9801      	ldr	r0, [sp, #4]
 8003fec:	442b      	add	r3, r5
 8003fee:	3504      	adds	r5, #4
                exp(-((data_t *)Layers->Input_Feature_Map)[(i * Output_Fmap_Row * Output_Fmap_Col) + (j * Output_Fmap_Col) + k])) / \
 8003ff0:	ee89 7b00 	vdiv.f64	d7, d9, d0
 8003ff4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8003ff8:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8003ffc:	ed83 7a00 	vstr	s14, [r3]
            for (int k = 0; k < Output_Fmap_Col; k++)
 8004000:	45b8      	cmp	r8, r7
 8004002:	dbbe      	blt.n	8003f82 <OpenNNA_Operator_tanh+0x2a>
        for (int j = 0; j < Output_Fmap_Row; j++)
 8004004:	f10a 0a01 	add.w	sl, sl, #1
 8004008:	44b9      	add	r9, r7
 800400a:	4592      	cmp	sl, r2
 800400c:	da08      	bge.n	8004020 <OpenNNA_Operator_tanh+0xc8>
 800400e:	ea4f 0589 	mov.w	r5, r9, lsl #2
            for (int k = 0; k < Output_Fmap_Col; k++)
 8004012:	f04f 0800 	mov.w	r8, #0
 8004016:	e7f3      	b.n	8004000 <OpenNNA_Operator_tanh+0xa8>
 8004018:	46b1      	mov	r9, r6
        for (int j = 0; j < Output_Fmap_Row; j++)
 800401a:	f04f 0a00 	mov.w	sl, #0
 800401e:	e7f4      	b.n	800400a <OpenNNA_Operator_tanh+0xb2>
    for (int i = 0; i < Output_Fmap_Channel; i++)
 8004020:	f10b 0b01 	add.w	fp, fp, #1
 8004024:	440e      	add	r6, r1
 8004026:	e7a5      	b.n	8003f74 <OpenNNA_Operator_tanh+0x1c>

08004028 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004028:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800402c:	b92b      	cbnz	r3, 800403a <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 800402e:	4b06      	ldr	r3, [pc, #24]	; (8004048 <osKernelInitialize+0x20>)
 8004030:	6818      	ldr	r0, [r3, #0]
 8004032:	b928      	cbnz	r0, 8004040 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004034:	2201      	movs	r2, #1
 8004036:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004038:	4770      	bx	lr
    stat = osErrorISR;
 800403a:	f06f 0005 	mvn.w	r0, #5
 800403e:	4770      	bx	lr
    } else {
      stat = osError;
 8004040:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }
  }

  return (stat);
}
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	24000560 	.word	0x24000560

0800404c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800404c:	b510      	push	{r4, lr}
 800404e:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8004052:	b95c      	cbnz	r4, 800406c <osKernelStart+0x20>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8004054:	4b08      	ldr	r3, [pc, #32]	; (8004078 <osKernelStart+0x2c>)
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	2a01      	cmp	r2, #1
 800405a:	d10a      	bne.n	8004072 <osKernelStart+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800405c:	4a07      	ldr	r2, [pc, #28]	; (800407c <osKernelStart+0x30>)
 800405e:	77d4      	strb	r4, [r2, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004060:	2202      	movs	r2, #2
 8004062:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004064:	f000 fd86 	bl	8004b74 <vTaskStartScheduler>
      stat = osOK;
 8004068:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 800406a:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 800406c:	f06f 0005 	mvn.w	r0, #5
 8004070:	e7fb      	b.n	800406a <osKernelStart+0x1e>
      stat = osError;
 8004072:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  return (stat);
 8004076:	e7f8      	b.n	800406a <osKernelStart+0x1e>
 8004078:	24000560 	.word	0x24000560
 800407c:	e000ed00 	.word	0xe000ed00

08004080 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004082:	4614      	mov	r4, r2
 8004084:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004086:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004088:	460b      	mov	r3, r1
  hTask = NULL;
 800408a:	9205      	str	r2, [sp, #20]
 800408c:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8004090:	b9d2      	cbnz	r2, 80040c8 <osThreadNew+0x48>
 8004092:	b1c8      	cbz	r0, 80040c8 <osThreadNew+0x48>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8004094:	2c00      	cmp	r4, #0
 8004096:	d02f      	beq.n	80040f8 <osThreadNew+0x78>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8004098:	69a5      	ldr	r5, [r4, #24]
 800409a:	2d00      	cmp	r5, #0
 800409c:	bf08      	it	eq
 800409e:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80040a0:	1e69      	subs	r1, r5, #1
 80040a2:	46ac      	mov	ip, r5
 80040a4:	2937      	cmp	r1, #55	; 0x37
 80040a6:	d82b      	bhi.n	8004100 <osThreadNew+0x80>
 80040a8:	6861      	ldr	r1, [r4, #4]
 80040aa:	07c9      	lsls	r1, r1, #31
 80040ac:	d428      	bmi.n	8004100 <osThreadNew+0x80>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 80040ae:	6966      	ldr	r6, [r4, #20]
 80040b0:	b16e      	cbz	r6, 80040ce <osThreadNew+0x4e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80040b2:	08b2      	lsrs	r2, r6, #2
      if (attr->name != NULL) {
 80040b4:	6821      	ldr	r1, [r4, #0]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80040b6:	e9d4 7e02 	ldrd	r7, lr, [r4, #8]
 80040ba:	b157      	cbz	r7, 80040d2 <osThreadNew+0x52>
 80040bc:	f1be 0f5b 	cmp.w	lr, #91	; 0x5b
 80040c0:	d902      	bls.n	80040c8 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80040c2:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80040c4:	b104      	cbz	r4, 80040c8 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80040c6:	b9ee      	cbnz	r6, 8004104 <osThreadNew+0x84>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80040c8:	9805      	ldr	r0, [sp, #20]
}
 80040ca:	b007      	add	sp, #28
 80040cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 80040ce:	2280      	movs	r2, #128	; 0x80
 80040d0:	e7f0      	b.n	80040b4 <osThreadNew+0x34>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80040d2:	f1be 0f00 	cmp.w	lr, #0
 80040d6:	d1f7      	bne.n	80040c8 <osThreadNew+0x48>
      if (mem == 0) {
 80040d8:	6924      	ldr	r4, [r4, #16]
 80040da:	2c00      	cmp	r4, #0
 80040dc:	d1f4      	bne.n	80040c8 <osThreadNew+0x48>
 80040de:	460c      	mov	r4, r1
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80040e0:	a905      	add	r1, sp, #20
 80040e2:	b292      	uxth	r2, r2
 80040e4:	e9cd c100 	strd	ip, r1, [sp]
 80040e8:	4621      	mov	r1, r4
 80040ea:	f000 fd16 	bl	8004b1a <xTaskCreate>
 80040ee:	2801      	cmp	r0, #1
            hTask = NULL;
 80040f0:	bf1c      	itt	ne
 80040f2:	2300      	movne	r3, #0
 80040f4:	9305      	strne	r3, [sp, #20]
 80040f6:	e7e7      	b.n	80040c8 <osThreadNew+0x48>
    prio  = (UBaseType_t)osPriorityNormal;
 80040f8:	f04f 0c18 	mov.w	ip, #24
    stack = configMINIMAL_STACK_SIZE;
 80040fc:	2280      	movs	r2, #128	; 0x80
 80040fe:	e7ef      	b.n	80040e0 <osThreadNew+0x60>
        return (NULL);
 8004100:	4610      	mov	r0, r2
 8004102:	e7e2      	b.n	80040ca <osThreadNew+0x4a>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004104:	e9cd 4701 	strd	r4, r7, [sp, #4]
 8004108:	9500      	str	r5, [sp, #0]
 800410a:	f000 fcce 	bl	8004aaa <xTaskCreateStatic>
 800410e:	9005      	str	r0, [sp, #20]
 8004110:	e7da      	b.n	80040c8 <osThreadNew+0x48>

08004112 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004112:	b510      	push	{r4, lr}
 8004114:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8004118:	b924      	cbnz	r4, 8004124 <osDelay+0x12>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 800411a:	b110      	cbz	r0, 8004122 <osDelay+0x10>
      vTaskDelay(ticks);
 800411c:	f000 fe88 	bl	8004e30 <vTaskDelay>
    stat = osOK;
 8004120:	4620      	mov	r0, r4
    }
  }

  return (stat);
}
 8004122:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8004124:	f06f 0005 	mvn.w	r0, #5
 8004128:	e7fb      	b.n	8004122 <osDelay+0x10>
	...

0800412c <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800412c:	4b03      	ldr	r3, [pc, #12]	; (800413c <vApplicationGetIdleTaskMemory+0x10>)
 800412e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004130:	4b03      	ldr	r3, [pc, #12]	; (8004140 <vApplicationGetIdleTaskMemory+0x14>)
 8004132:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004134:	2380      	movs	r3, #128	; 0x80
 8004136:	6013      	str	r3, [r2, #0]
}
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	24000504 	.word	0x24000504
 8004140:	24000304 	.word	0x24000304

08004144 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004144:	4b03      	ldr	r3, [pc, #12]	; (8004154 <vApplicationGetTimerTaskMemory+0x10>)
 8004146:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004148:	4b03      	ldr	r3, [pc, #12]	; (8004158 <vApplicationGetTimerTaskMemory+0x14>)
 800414a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800414c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004150:	6013      	str	r3, [r2, #0]
}
 8004152:	4770      	bx	lr
 8004154:	24000964 	.word	0x24000964
 8004158:	24000564 	.word	0x24000564

0800415c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800415c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004160:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004164:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004166:	6103      	str	r3, [r0, #16]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004168:	e9c0 2302 	strd	r2, r3, [r0, #8]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800416c:	2300      	movs	r3, #0
 800416e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004170:	4770      	bx	lr

08004172 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004172:	2300      	movs	r3, #0
 8004174:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004176:	4770      	bx	lr

08004178 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004178:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800417a:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 800417c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800417e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004180:	689a      	ldr	r2, [r3, #8]
 8004182:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004184:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004186:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8004188:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800418a:	3301      	adds	r3, #1
 800418c:	6003      	str	r3, [r0, #0]
}
 800418e:	4770      	bx	lr

08004190 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004190:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004192:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004194:	1c63      	adds	r3, r4, #1
 8004196:	d10a      	bne.n	80041ae <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004198:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800419e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041a0:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80041a2:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80041a4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 80041a6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80041a8:	3301      	adds	r3, #1
 80041aa:	6003      	str	r3, [r0, #0]
}
 80041ac:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80041ae:	f100 0208 	add.w	r2, r0, #8
 80041b2:	4613      	mov	r3, r2
 80041b4:	6852      	ldr	r2, [r2, #4]
 80041b6:	6815      	ldr	r5, [r2, #0]
 80041b8:	42a5      	cmp	r5, r4
 80041ba:	d9fa      	bls.n	80041b2 <vListInsert+0x22>
 80041bc:	e7ed      	b.n	800419a <vListInsert+0xa>

080041be <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80041be:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80041c0:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 80041c4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80041c6:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80041c8:	6859      	ldr	r1, [r3, #4]
 80041ca:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80041cc:	bf08      	it	eq
 80041ce:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80041d0:	2200      	movs	r2, #0
 80041d2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	3a01      	subs	r2, #1
 80041d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80041da:	6818      	ldr	r0, [r3, #0]
}
 80041dc:	4770      	bx	lr

080041de <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80041de:	b510      	push	{r4, lr}
 80041e0:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80041e2:	f001 f9ef 	bl	80055c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80041e6:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80041e8:	f001 fa0c 	bl	8005604 <vPortExitCritical>

	return xReturn;
}
 80041ec:	fab4 f084 	clz	r0, r4
 80041f0:	0940      	lsrs	r0, r0, #5
 80041f2:	bd10      	pop	{r4, pc}

080041f4 <prvCopyDataToQueue>:
{
 80041f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041f6:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80041f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80041fa:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041fc:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80041fe:	b952      	cbnz	r2, 8004216 <prvCopyDataToQueue+0x22>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004200:	6807      	ldr	r7, [r0, #0]
 8004202:	bb47      	cbnz	r7, 8004256 <prvCopyDataToQueue+0x62>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004204:	6880      	ldr	r0, [r0, #8]
 8004206:	f000 ff4b 	bl	80050a0 <xTaskPriorityDisinherit>
 800420a:	4605      	mov	r5, r0
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800420c:	60a7      	str	r7, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800420e:	3601      	adds	r6, #1
}
 8004210:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004212:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8004214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8004216:	b965      	cbnz	r5, 8004232 <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004218:	6840      	ldr	r0, [r0, #4]
 800421a:	f001 fc3b 	bl	8005a94 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800421e:	6863      	ldr	r3, [r4, #4]
 8004220:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004222:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004224:	68a2      	ldr	r2, [r4, #8]
 8004226:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004228:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800422a:	d3f0      	bcc.n	800420e <prvCopyDataToQueue+0x1a>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800422c:	6823      	ldr	r3, [r4, #0]
 800422e:	6063      	str	r3, [r4, #4]
 8004230:	e7ed      	b.n	800420e <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004232:	68c0      	ldr	r0, [r0, #12]
 8004234:	f001 fc2e 	bl	8005a94 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004238:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800423a:	68e3      	ldr	r3, [r4, #12]
 800423c:	4251      	negs	r1, r2
 800423e:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004240:	6822      	ldr	r2, [r4, #0]
 8004242:	4293      	cmp	r3, r2
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004244:	60e3      	str	r3, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004246:	bf3e      	ittt	cc
 8004248:	68a3      	ldrcc	r3, [r4, #8]
 800424a:	185b      	addcc	r3, r3, r1
 800424c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800424e:	2d02      	cmp	r5, #2
 8004250:	d101      	bne.n	8004256 <prvCopyDataToQueue+0x62>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004252:	b116      	cbz	r6, 800425a <prvCopyDataToQueue+0x66>
				--uxMessagesWaiting;
 8004254:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8004256:	2500      	movs	r5, #0
 8004258:	e7d9      	b.n	800420e <prvCopyDataToQueue+0x1a>
 800425a:	4635      	mov	r5, r6
 800425c:	e7d7      	b.n	800420e <prvCopyDataToQueue+0x1a>

0800425e <prvCopyDataFromQueue>:
{
 800425e:	4603      	mov	r3, r0
 8004260:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004262:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8004264:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004266:	b162      	cbz	r2, 8004282 <prvCopyDataFromQueue+0x24>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004268:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800426a:	6899      	ldr	r1, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800426c:	4414      	add	r4, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800426e:	428c      	cmp	r4, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004270:	60dc      	str	r4, [r3, #12]
}
 8004272:	f85d 4b04 	ldr.w	r4, [sp], #4
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004276:	bf24      	itt	cs
 8004278:	6819      	ldrcs	r1, [r3, #0]
 800427a:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800427c:	68d9      	ldr	r1, [r3, #12]
 800427e:	f001 bc09 	b.w	8005a94 <memcpy>
}
 8004282:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004286:	4770      	bx	lr

08004288 <prvUnlockQueue>:
{
 8004288:	b570      	push	{r4, r5, r6, lr}
 800428a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800428c:	f001 f99a 	bl	80055c4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8004290:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004294:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8004298:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800429a:	2d00      	cmp	r5, #0
 800429c:	dc14      	bgt.n	80042c8 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 800429e:	23ff      	movs	r3, #255	; 0xff
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042a0:	f104 0610 	add.w	r6, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 80042a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80042a8:	f001 f9ac 	bl	8005604 <vPortExitCritical>
	taskENTER_CRITICAL();
 80042ac:	f001 f98a 	bl	80055c4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80042b0:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80042b4:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80042b6:	2d00      	cmp	r5, #0
 80042b8:	dc12      	bgt.n	80042e0 <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 80042ba:	23ff      	movs	r3, #255	; 0xff
 80042bc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 80042c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80042c4:	f001 b99e 	b.w	8005604 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0e7      	beq.n	800429e <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042ce:	4630      	mov	r0, r6
 80042d0:	f000 fe44 	bl	8004f5c <xTaskRemoveFromEventList>
 80042d4:	b108      	cbz	r0, 80042da <prvUnlockQueue+0x52>
						vTaskMissedYield();
 80042d6:	f000 fecd 	bl	8005074 <vTaskMissedYield>
			--cTxLock;
 80042da:	3d01      	subs	r5, #1
 80042dc:	b26d      	sxtb	r5, r5
 80042de:	e7dc      	b.n	800429a <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042e0:	6923      	ldr	r3, [r4, #16]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d0e9      	beq.n	80042ba <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042e6:	4630      	mov	r0, r6
 80042e8:	f000 fe38 	bl	8004f5c <xTaskRemoveFromEventList>
 80042ec:	b108      	cbz	r0, 80042f2 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 80042ee:	f000 fec1 	bl	8005074 <vTaskMissedYield>
				--cRxLock;
 80042f2:	3d01      	subs	r5, #1
 80042f4:	b26d      	sxtb	r5, r5
 80042f6:	e7de      	b.n	80042b6 <prvUnlockQueue+0x2e>

080042f8 <xQueueGenericReset>:
{
 80042f8:	b538      	push	{r3, r4, r5, lr}
 80042fa:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 80042fc:	4604      	mov	r4, r0
 80042fe:	b940      	cbnz	r0, 8004312 <xQueueGenericReset+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004304:	f383 8811 	msr	BASEPRI, r3
 8004308:	f3bf 8f6f 	isb	sy
 800430c:	f3bf 8f4f 	dsb	sy
 8004310:	e7fe      	b.n	8004310 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8004312:	f001 f957 	bl	80055c4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004316:	6822      	ldr	r2, [r4, #0]
 8004318:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800431c:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800431e:	434b      	muls	r3, r1
 8004320:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004322:	1a5b      	subs	r3, r3, r1
 8004324:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004326:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004328:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800432a:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800432c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800432e:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8004330:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004334:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8004338:	b9a5      	cbnz	r5, 8004364 <xQueueGenericReset+0x6c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800433a:	6923      	ldr	r3, [r4, #16]
 800433c:	b173      	cbz	r3, 800435c <xQueueGenericReset+0x64>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800433e:	f104 0010 	add.w	r0, r4, #16
 8004342:	f000 fe0b 	bl	8004f5c <xTaskRemoveFromEventList>
 8004346:	b148      	cbz	r0, 800435c <xQueueGenericReset+0x64>
					queueYIELD_IF_USING_PREEMPTION();
 8004348:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800434c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004350:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004354:	f3bf 8f4f 	dsb	sy
 8004358:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 800435c:	f001 f952 	bl	8005604 <vPortExitCritical>
}
 8004360:	2001      	movs	r0, #1
 8004362:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004364:	f104 0010 	add.w	r0, r4, #16
 8004368:	f7ff fef8 	bl	800415c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800436c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004370:	f7ff fef4 	bl	800415c <vListInitialise>
 8004374:	e7f2      	b.n	800435c <xQueueGenericReset+0x64>

08004376 <xQueueGenericCreateStatic>:
	{
 8004376:	b513      	push	{r0, r1, r4, lr}
 8004378:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800437a:	b940      	cbnz	r0, 800438e <xQueueGenericCreateStatic+0x18>
 800437c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004380:	f383 8811 	msr	BASEPRI, r3
 8004384:	f3bf 8f6f 	isb	sy
 8004388:	f3bf 8f4f 	dsb	sy
 800438c:	e7fe      	b.n	800438c <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 800438e:	b943      	cbnz	r3, 80043a2 <xQueueGenericCreateStatic+0x2c>
 8004390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004394:	f383 8811 	msr	BASEPRI, r3
 8004398:	f3bf 8f6f 	isb	sy
 800439c:	f3bf 8f4f 	dsb	sy
 80043a0:	e7fe      	b.n	80043a0 <xQueueGenericCreateStatic+0x2a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80043a2:	b14a      	cbz	r2, 80043b8 <xQueueGenericCreateStatic+0x42>
 80043a4:	b991      	cbnz	r1, 80043cc <xQueueGenericCreateStatic+0x56>
 80043a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043aa:	f383 8811 	msr	BASEPRI, r3
 80043ae:	f3bf 8f6f 	isb	sy
 80043b2:	f3bf 8f4f 	dsb	sy
 80043b6:	e7fe      	b.n	80043b6 <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80043b8:	b141      	cbz	r1, 80043cc <xQueueGenericCreateStatic+0x56>
 80043ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043be:	f383 8811 	msr	BASEPRI, r3
 80043c2:	f3bf 8f6f 	isb	sy
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	e7fe      	b.n	80043ca <xQueueGenericCreateStatic+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80043cc:	2350      	movs	r3, #80	; 0x50
 80043ce:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80043d0:	9b01      	ldr	r3, [sp, #4]
 80043d2:	2b50      	cmp	r3, #80	; 0x50
 80043d4:	d008      	beq.n	80043e8 <xQueueGenericCreateStatic+0x72>
 80043d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043da:	f383 8811 	msr	BASEPRI, r3
 80043de:	f3bf 8f6f 	isb	sy
 80043e2:	f3bf 8f4f 	dsb	sy
 80043e6:	e7fe      	b.n	80043e6 <xQueueGenericCreateStatic+0x70>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80043e8:	2900      	cmp	r1, #0
 80043ea:	bf08      	it	eq
 80043ec:	4622      	moveq	r2, r4
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80043ee:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80043f0:	2301      	movs	r3, #1
 80043f2:	6022      	str	r2, [r4, #0]
 80043f4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 80043f8:	e9c4 010f 	strd	r0, r1, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80043fc:	4619      	mov	r1, r3
 80043fe:	4620      	mov	r0, r4
 8004400:	f7ff ff7a 	bl	80042f8 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8004404:	f89d 3010 	ldrb.w	r3, [sp, #16]
	}
 8004408:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 800440a:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
 800440e:	b002      	add	sp, #8
 8004410:	bd10      	pop	{r4, pc}

08004412 <xQueueGenericSend>:
{
 8004412:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004416:	b085      	sub	sp, #20
 8004418:	4688      	mov	r8, r1
 800441a:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 800441c:	4604      	mov	r4, r0
{
 800441e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8004420:	b940      	cbnz	r0, 8004434 <xQueueGenericSend+0x22>
 8004422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004426:	f383 8811 	msr	BASEPRI, r3
 800442a:	f3bf 8f6f 	isb	sy
 800442e:	f3bf 8f4f 	dsb	sy
 8004432:	e7fe      	b.n	8004432 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004434:	b951      	cbnz	r1, 800444c <xQueueGenericSend+0x3a>
 8004436:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004438:	b143      	cbz	r3, 800444c <xQueueGenericSend+0x3a>
 800443a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443e:	f383 8811 	msr	BASEPRI, r3
 8004442:	f3bf 8f6f 	isb	sy
 8004446:	f3bf 8f4f 	dsb	sy
 800444a:	e7fe      	b.n	800444a <xQueueGenericSend+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800444c:	2f02      	cmp	r7, #2
 800444e:	d10b      	bne.n	8004468 <xQueueGenericSend+0x56>
 8004450:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004452:	2b01      	cmp	r3, #1
 8004454:	d008      	beq.n	8004468 <xQueueGenericSend+0x56>
 8004456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800445a:	f383 8811 	msr	BASEPRI, r3
 800445e:	f3bf 8f6f 	isb	sy
 8004462:	f3bf 8f4f 	dsb	sy
 8004466:	e7fe      	b.n	8004466 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004468:	f000 fe0a 	bl	8005080 <xTaskGetSchedulerState>
 800446c:	4606      	mov	r6, r0
 800446e:	b950      	cbnz	r0, 8004486 <xQueueGenericSend+0x74>
 8004470:	9b01      	ldr	r3, [sp, #4]
 8004472:	b14b      	cbz	r3, 8004488 <xQueueGenericSend+0x76>
 8004474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004478:	f383 8811 	msr	BASEPRI, r3
 800447c:	f3bf 8f6f 	isb	sy
 8004480:	f3bf 8f4f 	dsb	sy
 8004484:	e7fe      	b.n	8004484 <xQueueGenericSend+0x72>
 8004486:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8004488:	f04f 0900 	mov.w	r9, #0
 800448c:	e037      	b.n	80044fe <xQueueGenericSend+0xec>
				if( xTicksToWait == ( TickType_t ) 0 )
 800448e:	9d01      	ldr	r5, [sp, #4]
 8004490:	b91d      	cbnz	r5, 800449a <xQueueGenericSend+0x88>
					taskEXIT_CRITICAL();
 8004492:	f001 f8b7 	bl	8005604 <vPortExitCritical>
			return errQUEUE_FULL;
 8004496:	2000      	movs	r0, #0
 8004498:	e052      	b.n	8004540 <xQueueGenericSend+0x12e>
				else if( xEntryTimeSet == pdFALSE )
 800449a:	b916      	cbnz	r6, 80044a2 <xQueueGenericSend+0x90>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800449c:	a802      	add	r0, sp, #8
 800449e:	f000 fda1 	bl	8004fe4 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80044a2:	f001 f8af 	bl	8005604 <vPortExitCritical>
		vTaskSuspendAll();
 80044a6:	f000 fbab 	bl	8004c00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044aa:	f001 f88b 	bl	80055c4 <vPortEnterCritical>
 80044ae:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80044b2:	2bff      	cmp	r3, #255	; 0xff
 80044b4:	d101      	bne.n	80044ba <xQueueGenericSend+0xa8>
 80044b6:	f884 9044 	strb.w	r9, [r4, #68]	; 0x44
 80044ba:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80044be:	2bff      	cmp	r3, #255	; 0xff
 80044c0:	d101      	bne.n	80044c6 <xQueueGenericSend+0xb4>
 80044c2:	f884 9045 	strb.w	r9, [r4, #69]	; 0x45
 80044c6:	f001 f89d 	bl	8005604 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80044ca:	a901      	add	r1, sp, #4
 80044cc:	a802      	add	r0, sp, #8
 80044ce:	f000 fd95 	bl	8004ffc <xTaskCheckForTimeOut>
 80044d2:	2800      	cmp	r0, #0
 80044d4:	d14a      	bne.n	800456c <xQueueGenericSend+0x15a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80044d6:	f001 f875 	bl	80055c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80044da:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80044dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80044de:	429a      	cmp	r2, r3
 80044e0:	d131      	bne.n	8004546 <xQueueGenericSend+0x134>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80044e2:	f001 f88f 	bl	8005604 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80044e6:	9901      	ldr	r1, [sp, #4]
 80044e8:	f104 0010 	add.w	r0, r4, #16
 80044ec:	f000 fcfe 	bl	8004eec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80044f0:	4620      	mov	r0, r4
 80044f2:	f7ff fec9 	bl	8004288 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80044f6:	f000 fc27 	bl	8004d48 <xTaskResumeAll>
 80044fa:	b360      	cbz	r0, 8004556 <xQueueGenericSend+0x144>
 80044fc:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80044fe:	f001 f861 	bl	80055c4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004502:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004504:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004506:	429a      	cmp	r2, r3
 8004508:	d301      	bcc.n	800450e <xQueueGenericSend+0xfc>
 800450a:	2f02      	cmp	r7, #2
 800450c:	d1bf      	bne.n	800448e <xQueueGenericSend+0x7c>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800450e:	463a      	mov	r2, r7
 8004510:	4641      	mov	r1, r8
 8004512:	4620      	mov	r0, r4
 8004514:	f7ff fe6e 	bl	80041f4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004518:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800451a:	b11b      	cbz	r3, 8004524 <xQueueGenericSend+0x112>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800451c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004520:	f000 fd1c 	bl	8004f5c <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8004524:	b148      	cbz	r0, 800453a <xQueueGenericSend+0x128>
						queueYIELD_IF_USING_PREEMPTION();
 8004526:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800452a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800452e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004532:	f3bf 8f4f 	dsb	sy
 8004536:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800453a:	f001 f863 	bl	8005604 <vPortExitCritical>
				return pdPASS;
 800453e:	2001      	movs	r0, #1
}
 8004540:	b005      	add	sp, #20
 8004542:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	taskEXIT_CRITICAL();
 8004546:	f001 f85d 	bl	8005604 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 800454a:	4620      	mov	r0, r4
 800454c:	f7ff fe9c 	bl	8004288 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004550:	f000 fbfa 	bl	8004d48 <xTaskResumeAll>
 8004554:	e7d2      	b.n	80044fc <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
 8004556:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800455a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800455e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	f3bf 8f6f 	isb	sy
 800456a:	e7c7      	b.n	80044fc <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
 800456c:	4620      	mov	r0, r4
 800456e:	f7ff fe8b 	bl	8004288 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004572:	f000 fbe9 	bl	8004d48 <xTaskResumeAll>
 8004576:	e78e      	b.n	8004496 <xQueueGenericSend+0x84>

08004578 <xQueueGenericSendFromISR>:
{
 8004578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800457c:	4689      	mov	r9, r1
 800457e:	4690      	mov	r8, r2
 8004580:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8004582:	4604      	mov	r4, r0
 8004584:	b940      	cbnz	r0, 8004598 <xQueueGenericSendFromISR+0x20>
 8004586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800458a:	f383 8811 	msr	BASEPRI, r3
 800458e:	f3bf 8f6f 	isb	sy
 8004592:	f3bf 8f4f 	dsb	sy
 8004596:	e7fe      	b.n	8004596 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004598:	b951      	cbnz	r1, 80045b0 <xQueueGenericSendFromISR+0x38>
 800459a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800459c:	b143      	cbz	r3, 80045b0 <xQueueGenericSendFromISR+0x38>
 800459e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a2:	f383 8811 	msr	BASEPRI, r3
 80045a6:	f3bf 8f6f 	isb	sy
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	e7fe      	b.n	80045ae <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80045b0:	2f02      	cmp	r7, #2
 80045b2:	d10b      	bne.n	80045cc <xQueueGenericSendFromISR+0x54>
 80045b4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d008      	beq.n	80045cc <xQueueGenericSendFromISR+0x54>
 80045ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045be:	f383 8811 	msr	BASEPRI, r3
 80045c2:	f3bf 8f6f 	isb	sy
 80045c6:	f3bf 8f4f 	dsb	sy
 80045ca:	e7fe      	b.n	80045ca <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80045cc:	f001 f910 	bl	80057f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80045d0:	f3ef 8611 	mrs	r6, BASEPRI
 80045d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80045e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80045e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d301      	bcc.n	80045f0 <xQueueGenericSendFromISR+0x78>
 80045ec:	2f02      	cmp	r7, #2
 80045ee:	d123      	bne.n	8004638 <xQueueGenericSendFromISR+0xc0>
			const int8_t cTxLock = pxQueue->cTxLock;
 80045f0:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80045f4:	463a      	mov	r2, r7
 80045f6:	4649      	mov	r1, r9
 80045f8:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 80045fa:	b26d      	sxtb	r5, r5
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80045fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80045fe:	f7ff fdf9 	bl	80041f4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8004602:	1c6b      	adds	r3, r5, #1
 8004604:	d113      	bne.n	800462e <xQueueGenericSendFromISR+0xb6>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004606:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004608:	b90b      	cbnz	r3, 800460e <xQueueGenericSendFromISR+0x96>
			xReturn = pdPASS;
 800460a:	2001      	movs	r0, #1
 800460c:	e00b      	b.n	8004626 <xQueueGenericSendFromISR+0xae>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800460e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004612:	f000 fca3 	bl	8004f5c <xTaskRemoveFromEventList>
 8004616:	2800      	cmp	r0, #0
 8004618:	d0f7      	beq.n	800460a <xQueueGenericSendFromISR+0x92>
							if( pxHigherPriorityTaskWoken != NULL )
 800461a:	f1b8 0f00 	cmp.w	r8, #0
 800461e:	d0f4      	beq.n	800460a <xQueueGenericSendFromISR+0x92>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004620:	2001      	movs	r0, #1
 8004622:	f8c8 0000 	str.w	r0, [r8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004626:	f386 8811 	msr	BASEPRI, r6
}
 800462a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800462e:	3501      	adds	r5, #1
 8004630:	b26d      	sxtb	r5, r5
 8004632:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8004636:	e7e8      	b.n	800460a <xQueueGenericSendFromISR+0x92>
			xReturn = errQUEUE_FULL;
 8004638:	2000      	movs	r0, #0
 800463a:	e7f4      	b.n	8004626 <xQueueGenericSendFromISR+0xae>

0800463c <xQueueReceive>:
{
 800463c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8004640:	460f      	mov	r7, r1
	configASSERT( ( pxQueue ) );
 8004642:	4604      	mov	r4, r0
{
 8004644:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8004646:	b940      	cbnz	r0, 800465a <xQueueReceive+0x1e>
	__asm volatile
 8004648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464c:	f383 8811 	msr	BASEPRI, r3
 8004650:	f3bf 8f6f 	isb	sy
 8004654:	f3bf 8f4f 	dsb	sy
 8004658:	e7fe      	b.n	8004658 <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800465a:	b951      	cbnz	r1, 8004672 <xQueueReceive+0x36>
 800465c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800465e:	b143      	cbz	r3, 8004672 <xQueueReceive+0x36>
 8004660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004664:	f383 8811 	msr	BASEPRI, r3
 8004668:	f3bf 8f6f 	isb	sy
 800466c:	f3bf 8f4f 	dsb	sy
 8004670:	e7fe      	b.n	8004670 <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004672:	f000 fd05 	bl	8005080 <xTaskGetSchedulerState>
 8004676:	4606      	mov	r6, r0
 8004678:	b950      	cbnz	r0, 8004690 <xQueueReceive+0x54>
 800467a:	9b01      	ldr	r3, [sp, #4]
 800467c:	b14b      	cbz	r3, 8004692 <xQueueReceive+0x56>
 800467e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004682:	f383 8811 	msr	BASEPRI, r3
 8004686:	f3bf 8f6f 	isb	sy
 800468a:	f3bf 8f4f 	dsb	sy
 800468e:	e7fe      	b.n	800468e <xQueueReceive+0x52>
 8004690:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8004692:	f04f 0800 	mov.w	r8, #0
 8004696:	e03d      	b.n	8004714 <xQueueReceive+0xd8>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004698:	9d01      	ldr	r5, [sp, #4]
 800469a:	b91d      	cbnz	r5, 80046a4 <xQueueReceive+0x68>
					taskEXIT_CRITICAL();
 800469c:	f000 ffb2 	bl	8005604 <vPortExitCritical>
				return errQUEUE_EMPTY;
 80046a0:	2000      	movs	r0, #0
 80046a2:	e056      	b.n	8004752 <xQueueReceive+0x116>
				else if( xEntryTimeSet == pdFALSE )
 80046a4:	b916      	cbnz	r6, 80046ac <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80046a6:	a802      	add	r0, sp, #8
 80046a8:	f000 fc9c 	bl	8004fe4 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80046ac:	f000 ffaa 	bl	8005604 <vPortExitCritical>
		vTaskSuspendAll();
 80046b0:	f000 faa6 	bl	8004c00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046b4:	f000 ff86 	bl	80055c4 <vPortEnterCritical>
 80046b8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80046bc:	2bff      	cmp	r3, #255	; 0xff
 80046be:	d101      	bne.n	80046c4 <xQueueReceive+0x88>
 80046c0:	f884 8044 	strb.w	r8, [r4, #68]	; 0x44
 80046c4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80046c8:	2bff      	cmp	r3, #255	; 0xff
 80046ca:	d101      	bne.n	80046d0 <xQueueReceive+0x94>
 80046cc:	f884 8045 	strb.w	r8, [r4, #69]	; 0x45
 80046d0:	f000 ff98 	bl	8005604 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046d4:	a901      	add	r1, sp, #4
 80046d6:	a802      	add	r0, sp, #8
 80046d8:	f000 fc90 	bl	8004ffc <xTaskCheckForTimeOut>
 80046dc:	2800      	cmp	r0, #0
 80046de:	d141      	bne.n	8004764 <xQueueReceive+0x128>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046e0:	4620      	mov	r0, r4
 80046e2:	f7ff fd7c 	bl	80041de <prvIsQueueEmpty>
 80046e6:	b3b8      	cbz	r0, 8004758 <xQueueReceive+0x11c>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80046e8:	9901      	ldr	r1, [sp, #4]
 80046ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80046ee:	f000 fbfd 	bl	8004eec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80046f2:	4620      	mov	r0, r4
 80046f4:	f7ff fdc8 	bl	8004288 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80046f8:	f000 fb26 	bl	8004d48 <xTaskResumeAll>
 80046fc:	b948      	cbnz	r0, 8004712 <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
 80046fe:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004706:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800470a:	f3bf 8f4f 	dsb	sy
 800470e:	f3bf 8f6f 	isb	sy
 8004712:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004714:	f000 ff56 	bl	80055c4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004718:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800471a:	2d00      	cmp	r5, #0
 800471c:	d0bc      	beq.n	8004698 <xQueueReceive+0x5c>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800471e:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004720:	4639      	mov	r1, r7
 8004722:	4620      	mov	r0, r4
 8004724:	f7ff fd9b 	bl	800425e <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004728:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800472a:	6923      	ldr	r3, [r4, #16]
 800472c:	b173      	cbz	r3, 800474c <xQueueReceive+0x110>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800472e:	f104 0010 	add.w	r0, r4, #16
 8004732:	f000 fc13 	bl	8004f5c <xTaskRemoveFromEventList>
 8004736:	b148      	cbz	r0, 800474c <xQueueReceive+0x110>
						queueYIELD_IF_USING_PREEMPTION();
 8004738:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800473c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004740:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800474c:	f000 ff5a 	bl	8005604 <vPortExitCritical>
				return pdPASS;
 8004750:	2001      	movs	r0, #1
}
 8004752:	b004      	add	sp, #16
 8004754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				prvUnlockQueue( pxQueue );
 8004758:	4620      	mov	r0, r4
 800475a:	f7ff fd95 	bl	8004288 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800475e:	f000 faf3 	bl	8004d48 <xTaskResumeAll>
 8004762:	e7d6      	b.n	8004712 <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
 8004764:	4620      	mov	r0, r4
 8004766:	f7ff fd8f 	bl	8004288 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800476a:	f000 faed 	bl	8004d48 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800476e:	4620      	mov	r0, r4
 8004770:	f7ff fd35 	bl	80041de <prvIsQueueEmpty>
 8004774:	2800      	cmp	r0, #0
 8004776:	d0cc      	beq.n	8004712 <xQueueReceive+0xd6>
 8004778:	e792      	b.n	80046a0 <xQueueReceive+0x64>
	...

0800477c <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800477c:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800477e:	4a07      	ldr	r2, [pc, #28]	; (800479c <vQueueAddToRegistry+0x20>)
	{
 8004780:	b510      	push	{r4, lr}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004782:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 8004786:	b92c      	cbnz	r4, 8004794 <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004788:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800478c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004790:	6058      	str	r0, [r3, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004792:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004794:	3301      	adds	r3, #1
 8004796:	2b08      	cmp	r3, #8
 8004798:	d1f3      	bne.n	8004782 <vQueueAddToRegistry+0x6>
 800479a:	e7fa      	b.n	8004792 <vQueueAddToRegistry+0x16>
 800479c:	240009c0 	.word	0x240009c0

080047a0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80047a0:	b570      	push	{r4, r5, r6, lr}
 80047a2:	4604      	mov	r4, r0
 80047a4:	460d      	mov	r5, r1
 80047a6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80047a8:	f000 ff0c 	bl	80055c4 <vPortEnterCritical>
 80047ac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80047b0:	2bff      	cmp	r3, #255	; 0xff
 80047b2:	d102      	bne.n	80047ba <vQueueWaitForMessageRestricted+0x1a>
 80047b4:	2300      	movs	r3, #0
 80047b6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80047ba:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80047be:	2bff      	cmp	r3, #255	; 0xff
 80047c0:	d102      	bne.n	80047c8 <vQueueWaitForMessageRestricted+0x28>
 80047c2:	2300      	movs	r3, #0
 80047c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80047c8:	f000 ff1c 	bl	8005604 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80047cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80047ce:	b92b      	cbnz	r3, 80047dc <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80047d0:	4632      	mov	r2, r6
 80047d2:	4629      	mov	r1, r5
 80047d4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80047d8:	f000 fba2 	bl	8004f20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80047dc:	4620      	mov	r0, r4
	}
 80047de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80047e2:	f7ff bd51 	b.w	8004288 <prvUnlockQueue>
	...

080047e8 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80047e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ec:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80047ee:	f000 fee9 	bl	80055c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80047f2:	4b2f      	ldr	r3, [pc, #188]	; (80048b0 <prvAddNewTaskToReadyList+0xc8>)
		if( pxCurrentTCB == NULL )
 80047f4:	4e2f      	ldr	r6, [pc, #188]	; (80048b4 <prvAddNewTaskToReadyList+0xcc>)
		uxCurrentNumberOfTasks++;
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	4f2f      	ldr	r7, [pc, #188]	; (80048b8 <prvAddNewTaskToReadyList+0xd0>)
 80047fa:	3201      	adds	r2, #1
 80047fc:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80047fe:	6835      	ldr	r5, [r6, #0]
 8004800:	2d00      	cmp	r5, #0
 8004802:	d14a      	bne.n	800489a <prvAddNewTaskToReadyList+0xb2>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004804:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d11f      	bne.n	800484c <prvAddNewTaskToReadyList+0x64>
 800480c:	46b8      	mov	r8, r7

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800480e:	3501      	adds	r5, #1
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004810:	4640      	mov	r0, r8
 8004812:	f7ff fca3 	bl	800415c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004816:	f108 0814 	add.w	r8, r8, #20
 800481a:	2d38      	cmp	r5, #56	; 0x38
 800481c:	d1f7      	bne.n	800480e <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 800481e:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 80048e0 <prvAddNewTaskToReadyList+0xf8>
	vListInitialise( &xDelayedTaskList2 );
 8004822:	4d26      	ldr	r5, [pc, #152]	; (80048bc <prvAddNewTaskToReadyList+0xd4>)
	vListInitialise( &xDelayedTaskList1 );
 8004824:	4640      	mov	r0, r8
 8004826:	f7ff fc99 	bl	800415c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800482a:	4628      	mov	r0, r5
 800482c:	f7ff fc96 	bl	800415c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004830:	4823      	ldr	r0, [pc, #140]	; (80048c0 <prvAddNewTaskToReadyList+0xd8>)
 8004832:	f7ff fc93 	bl	800415c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004836:	4823      	ldr	r0, [pc, #140]	; (80048c4 <prvAddNewTaskToReadyList+0xdc>)
 8004838:	f7ff fc90 	bl	800415c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800483c:	4822      	ldr	r0, [pc, #136]	; (80048c8 <prvAddNewTaskToReadyList+0xe0>)
 800483e:	f7ff fc8d 	bl	800415c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004842:	4b22      	ldr	r3, [pc, #136]	; (80048cc <prvAddNewTaskToReadyList+0xe4>)
 8004844:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004848:	4b21      	ldr	r3, [pc, #132]	; (80048d0 <prvAddNewTaskToReadyList+0xe8>)
 800484a:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800484c:	4a21      	ldr	r2, [pc, #132]	; (80048d4 <prvAddNewTaskToReadyList+0xec>)
 800484e:	6813      	ldr	r3, [r2, #0]
 8004850:	3301      	adds	r3, #1
 8004852:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004854:	4a20      	ldr	r2, [pc, #128]	; (80048d8 <prvAddNewTaskToReadyList+0xf0>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004856:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8004858:	6811      	ldr	r1, [r2, #0]
 800485a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800485c:	428b      	cmp	r3, r1
 800485e:	d900      	bls.n	8004862 <prvAddNewTaskToReadyList+0x7a>
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	2014      	movs	r0, #20
 8004864:	1d21      	adds	r1, r4, #4
 8004866:	fb00 7003 	mla	r0, r0, r3, r7
 800486a:	f7ff fc85 	bl	8004178 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800486e:	f000 fec9 	bl	8005604 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004872:	4b1a      	ldr	r3, [pc, #104]	; (80048dc <prvAddNewTaskToReadyList+0xf4>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	b173      	cbz	r3, 8004896 <prvAddNewTaskToReadyList+0xae>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004878:	6833      	ldr	r3, [r6, #0]
 800487a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800487c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800487e:	429a      	cmp	r2, r3
 8004880:	d209      	bcs.n	8004896 <prvAddNewTaskToReadyList+0xae>
			taskYIELD_IF_USING_PREEMPTION();
 8004882:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004886:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800488a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800488e:	f3bf 8f4f 	dsb	sy
 8004892:	f3bf 8f6f 	isb	sy
}
 8004896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 800489a:	4b10      	ldr	r3, [pc, #64]	; (80048dc <prvAddNewTaskToReadyList+0xf4>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1d4      	bne.n	800484c <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80048a2:	6833      	ldr	r3, [r6, #0]
 80048a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d8cf      	bhi.n	800484c <prvAddNewTaskToReadyList+0x64>
					pxCurrentTCB = pxNewTCB;
 80048ac:	6034      	str	r4, [r6, #0]
 80048ae:	e7cd      	b.n	800484c <prvAddNewTaskToReadyList+0x64>
 80048b0:	24000e6c 	.word	0x24000e6c
 80048b4:	24000a00 	.word	0x24000a00
 80048b8:	24000a0c 	.word	0x24000a0c
 80048bc:	24000e94 	.word	0x24000e94
 80048c0:	24000eb4 	.word	0x24000eb4
 80048c4:	24000ee0 	.word	0x24000ee0
 80048c8:	24000ecc 	.word	0x24000ecc
 80048cc:	24000a04 	.word	0x24000a04
 80048d0:	24000a08 	.word	0x24000a08
 80048d4:	24000e78 	.word	0x24000e78
 80048d8:	24000e7c 	.word	0x24000e7c
 80048dc:	24000ec8 	.word	0x24000ec8
 80048e0:	24000e80 	.word	0x24000e80

080048e4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80048e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80048e6:	4b15      	ldr	r3, [pc, #84]	; (800493c <prvAddCurrentTaskToDelayedList+0x58>)
{
 80048e8:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048ea:	4e15      	ldr	r6, [pc, #84]	; (8004940 <prvAddCurrentTaskToDelayedList+0x5c>)
{
 80048ec:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 80048ee:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048f0:	6830      	ldr	r0, [r6, #0]
 80048f2:	3004      	adds	r0, #4
 80048f4:	f7ff fc63 	bl	80041be <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80048f8:	1c63      	adds	r3, r4, #1
 80048fa:	d107      	bne.n	800490c <prvAddCurrentTaskToDelayedList+0x28>
 80048fc:	b137      	cbz	r7, 800490c <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048fe:	6831      	ldr	r1, [r6, #0]
 8004900:	4810      	ldr	r0, [pc, #64]	; (8004944 <prvAddCurrentTaskToDelayedList+0x60>)
 8004902:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004904:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004908:	f7ff bc36 	b.w	8004178 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800490c:	192c      	adds	r4, r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800490e:	6833      	ldr	r3, [r6, #0]
 8004910:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004912:	d307      	bcc.n	8004924 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004914:	4b0c      	ldr	r3, [pc, #48]	; (8004948 <prvAddCurrentTaskToDelayedList+0x64>)
 8004916:	6818      	ldr	r0, [r3, #0]
 8004918:	6831      	ldr	r1, [r6, #0]
}
 800491a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800491e:	3104      	adds	r1, #4
 8004920:	f7ff bc36 	b.w	8004190 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004924:	4b09      	ldr	r3, [pc, #36]	; (800494c <prvAddCurrentTaskToDelayedList+0x68>)
 8004926:	6818      	ldr	r0, [r3, #0]
 8004928:	6831      	ldr	r1, [r6, #0]
 800492a:	3104      	adds	r1, #4
 800492c:	f7ff fc30 	bl	8004190 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004930:	4b07      	ldr	r3, [pc, #28]	; (8004950 <prvAddCurrentTaskToDelayedList+0x6c>)
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	42a2      	cmp	r2, r4
 8004936:	d900      	bls.n	800493a <prvAddCurrentTaskToDelayedList+0x56>
					xNextTaskUnblockTime = xTimeToWake;
 8004938:	601c      	str	r4, [r3, #0]
}
 800493a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800493c:	24000ef4 	.word	0x24000ef4
 8004940:	24000a00 	.word	0x24000a00
 8004944:	24000ecc 	.word	0x24000ecc
 8004948:	24000a08 	.word	0x24000a08
 800494c:	24000a04 	.word	0x24000a04
 8004950:	24000ea8 	.word	0x24000ea8

08004954 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004954:	4a06      	ldr	r2, [pc, #24]	; (8004970 <prvResetNextTaskUnblockTime+0x1c>)
 8004956:	6813      	ldr	r3, [r2, #0]
 8004958:	6819      	ldr	r1, [r3, #0]
 800495a:	4b06      	ldr	r3, [pc, #24]	; (8004974 <prvResetNextTaskUnblockTime+0x20>)
 800495c:	b919      	cbnz	r1, 8004966 <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 800495e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004962:	601a      	str	r2, [r3, #0]
}
 8004964:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004966:	6812      	ldr	r2, [r2, #0]
 8004968:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800496a:	68d2      	ldr	r2, [r2, #12]
 800496c:	6852      	ldr	r2, [r2, #4]
 800496e:	e7f8      	b.n	8004962 <prvResetNextTaskUnblockTime+0xe>
 8004970:	24000a04 	.word	0x24000a04
 8004974:	24000ea8 	.word	0x24000ea8

08004978 <prvDeleteTCB>:
	{
 8004978:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800497a:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
	{
 800497e:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004980:	b93b      	cbnz	r3, 8004992 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 8004982:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004984:	f001 f81e 	bl	80059c4 <vPortFree>
				vPortFree( pxTCB );
 8004988:	4620      	mov	r0, r4
	}
 800498a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 800498e:	f001 b819 	b.w	80059c4 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004992:	2b01      	cmp	r3, #1
 8004994:	d0f9      	beq.n	800498a <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004996:	2b02      	cmp	r3, #2
 8004998:	d008      	beq.n	80049ac <prvDeleteTCB+0x34>
 800499a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800499e:	f383 8811 	msr	BASEPRI, r3
 80049a2:	f3bf 8f6f 	isb	sy
 80049a6:	f3bf 8f4f 	dsb	sy
 80049aa:	e7fe      	b.n	80049aa <prvDeleteTCB+0x32>
	}
 80049ac:	bd10      	pop	{r4, pc}
	...

080049b0 <prvIdleTask>:
{
 80049b0:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80049b2:	4c13      	ldr	r4, [pc, #76]	; (8004a00 <prvIdleTask+0x50>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049b4:	4f13      	ldr	r7, [pc, #76]	; (8004a04 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 80049b6:	4d14      	ldr	r5, [pc, #80]	; (8004a08 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80049b8:	6823      	ldr	r3, [r4, #0]
 80049ba:	b973      	cbnz	r3, 80049da <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80049bc:	4b13      	ldr	r3, [pc, #76]	; (8004a0c <prvIdleTask+0x5c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d9f8      	bls.n	80049b6 <prvIdleTask+0x6>
				taskYIELD();
 80049c4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80049c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049cc:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80049d0:	f3bf 8f4f 	dsb	sy
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	e7ed      	b.n	80049b6 <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 80049da:	f000 fdf3 	bl	80055c4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049e2:	1d30      	adds	r0, r6, #4
 80049e4:	f7ff fbeb 	bl	80041be <uxListRemove>
				--uxCurrentNumberOfTasks;
 80049e8:	682b      	ldr	r3, [r5, #0]
 80049ea:	3b01      	subs	r3, #1
 80049ec:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 80049ee:	6823      	ldr	r3, [r4, #0]
 80049f0:	3b01      	subs	r3, #1
 80049f2:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 80049f4:	f000 fe06 	bl	8005604 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80049f8:	4630      	mov	r0, r6
 80049fa:	f7ff ffbd 	bl	8004978 <prvDeleteTCB>
 80049fe:	e7db      	b.n	80049b8 <prvIdleTask+0x8>
 8004a00:	24000e70 	.word	0x24000e70
 8004a04:	24000ee0 	.word	0x24000ee0
 8004a08:	24000e6c 	.word	0x24000e6c
 8004a0c:	24000a0c 	.word	0x24000a0c

08004a10 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004a14:	ea4f 0982 	mov.w	r9, r2, lsl #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004a18:	4606      	mov	r6, r0
 8004a1a:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004a1c:	21a5      	movs	r1, #165	; 0xa5
 8004a1e:	464a      	mov	r2, r9
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004a20:	461f      	mov	r7, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004a22:	f1a9 0904 	sub.w	r9, r9, #4
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004a26:	e9dd 8409 	ldrd	r8, r4, [sp, #36]	; 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004a2a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004a2c:	f001 f840 	bl	8005ab0 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004a30:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004a32:	4491      	add	r9, r2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004a34:	f029 0907 	bic.w	r9, r9, #7
	if( pcName != NULL )
 8004a38:	b3a5      	cbz	r5, 8004aa4 <prvInitialiseNewTask.constprop.0+0x94>
 8004a3a:	1e6b      	subs	r3, r5, #1
 8004a3c:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004a40:	350f      	adds	r5, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a42:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 8004a46:	f802 0b01 	strb.w	r0, [r2], #1
			if( pcName[ x ] == ( char ) 0x00 )
 8004a4a:	b108      	cbz	r0, 8004a50 <prvInitialiseNewTask.constprop.0+0x40>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a4c:	42ab      	cmp	r3, r5
 8004a4e:	d1f8      	bne.n	8004a42 <prvInitialiseNewTask.constprop.0+0x32>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004a50:	2300      	movs	r3, #0
 8004a52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004a56:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 8004a58:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004a5c:	1d20      	adds	r0, r4, #4
 8004a5e:	2d37      	cmp	r5, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8004a60:	f8c4 a050 	str.w	sl, [r4, #80]	; 0x50
 8004a64:	bf28      	it	cs
 8004a66:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 8004a68:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004a6a:	64e5      	str	r5, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a6c:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004a70:	f7ff fb7f 	bl	8004172 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004a74:	f104 0018 	add.w	r0, r4, #24
 8004a78:	f7ff fb7b 	bl	8004172 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8004a7c:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004a80:	463a      	mov	r2, r7
 8004a82:	4631      	mov	r1, r6
 8004a84:	4648      	mov	r0, r9
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004a86:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a88:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004a8a:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004a8c:	f884 a058 	strb.w	sl, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004a90:	f000 fd72 	bl	8005578 <pxPortInitialiseStack>
 8004a94:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8004a96:	f1b8 0f00 	cmp.w	r8, #0
 8004a9a:	d001      	beq.n	8004aa0 <prvInitialiseNewTask.constprop.0+0x90>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004a9c:	f8c8 4000 	str.w	r4, [r8]
}
 8004aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004aa4:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 8004aa8:	e7d5      	b.n	8004a56 <prvInitialiseNewTask.constprop.0+0x46>

08004aaa <xTaskCreateStatic>:
	{
 8004aaa:	b570      	push	{r4, r5, r6, lr}
 8004aac:	b086      	sub	sp, #24
 8004aae:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8004ab2:	b945      	cbnz	r5, 8004ac6 <xTaskCreateStatic+0x1c>
 8004ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab8:	f383 8811 	msr	BASEPRI, r3
 8004abc:	f3bf 8f6f 	isb	sy
 8004ac0:	f3bf 8f4f 	dsb	sy
 8004ac4:	e7fe      	b.n	8004ac4 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8004ac6:	b944      	cbnz	r4, 8004ada <xTaskCreateStatic+0x30>
 8004ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004acc:	f383 8811 	msr	BASEPRI, r3
 8004ad0:	f3bf 8f6f 	isb	sy
 8004ad4:	f3bf 8f4f 	dsb	sy
 8004ad8:	e7fe      	b.n	8004ad8 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ada:	265c      	movs	r6, #92	; 0x5c
 8004adc:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004ade:	9e05      	ldr	r6, [sp, #20]
 8004ae0:	2e5c      	cmp	r6, #92	; 0x5c
 8004ae2:	d008      	beq.n	8004af6 <xTaskCreateStatic+0x4c>
 8004ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae8:	f383 8811 	msr	BASEPRI, r3
 8004aec:	f3bf 8f6f 	isb	sy
 8004af0:	f3bf 8f4f 	dsb	sy
 8004af4:	e7fe      	b.n	8004af4 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004af6:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004af8:	2502      	movs	r5, #2
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004afa:	9e05      	ldr	r6, [sp, #20]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004afc:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004b00:	ad04      	add	r5, sp, #16
 8004b02:	9402      	str	r4, [sp, #8]
 8004b04:	9501      	str	r5, [sp, #4]
 8004b06:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004b08:	9500      	str	r5, [sp, #0]
 8004b0a:	f7ff ff81 	bl	8004a10 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b0e:	4620      	mov	r0, r4
 8004b10:	f7ff fe6a 	bl	80047e8 <prvAddNewTaskToReadyList>
	}
 8004b14:	9804      	ldr	r0, [sp, #16]
 8004b16:	b006      	add	sp, #24
 8004b18:	bd70      	pop	{r4, r5, r6, pc}

08004b1a <xTaskCreate>:
	{
 8004b1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b1e:	4607      	mov	r7, r0
 8004b20:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004b22:	0090      	lsls	r0, r2, #2
	{
 8004b24:	4688      	mov	r8, r1
 8004b26:	4616      	mov	r6, r2
 8004b28:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004b2a:	f000 feb3 	bl	8005894 <pvPortMalloc>
			if( pxStack != NULL )
 8004b2e:	4605      	mov	r5, r0
 8004b30:	b1e8      	cbz	r0, 8004b6e <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004b32:	205c      	movs	r0, #92	; 0x5c
 8004b34:	f000 feae 	bl	8005894 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8004b38:	4604      	mov	r4, r0
 8004b3a:	b1a8      	cbz	r0, 8004b68 <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004b3c:	2300      	movs	r3, #0
					pxNewTCB->pxStack = pxStack;
 8004b3e:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004b40:	4632      	mov	r2, r6
 8004b42:	4641      	mov	r1, r8
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004b44:	f880 3059 	strb.w	r3, [r0, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004b48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b4a:	9002      	str	r0, [sp, #8]
 8004b4c:	4638      	mov	r0, r7
 8004b4e:	9301      	str	r3, [sp, #4]
 8004b50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	464b      	mov	r3, r9
 8004b56:	f7ff ff5b 	bl	8004a10 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b5a:	4620      	mov	r0, r4
 8004b5c:	f7ff fe44 	bl	80047e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004b60:	2001      	movs	r0, #1
	}
 8004b62:	b005      	add	sp, #20
 8004b64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8004b68:	4628      	mov	r0, r5
 8004b6a:	f000 ff2b 	bl	80059c4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004b6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
 8004b72:	e7f6      	b.n	8004b62 <xTaskCreate+0x48>

08004b74 <vTaskStartScheduler>:
{
 8004b74:	b510      	push	{r4, lr}
 8004b76:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b78:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b7a:	aa07      	add	r2, sp, #28
 8004b7c:	a906      	add	r1, sp, #24
 8004b7e:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b80:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b84:	f7ff fad2 	bl	800412c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b88:	9b05      	ldr	r3, [sp, #20]
 8004b8a:	9a07      	ldr	r2, [sp, #28]
 8004b8c:	9302      	str	r3, [sp, #8]
 8004b8e:	9b06      	ldr	r3, [sp, #24]
 8004b90:	4916      	ldr	r1, [pc, #88]	; (8004bec <vTaskStartScheduler+0x78>)
 8004b92:	4817      	ldr	r0, [pc, #92]	; (8004bf0 <vTaskStartScheduler+0x7c>)
 8004b94:	e9cd 4300 	strd	r4, r3, [sp]
 8004b98:	4623      	mov	r3, r4
 8004b9a:	f7ff ff86 	bl	8004aaa <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8004b9e:	b318      	cbz	r0, 8004be8 <vTaskStartScheduler+0x74>
			xReturn = xTimerCreateTimerTask();
 8004ba0:	f000 fb14 	bl	80051cc <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8004ba4:	2801      	cmp	r0, #1
 8004ba6:	d114      	bne.n	8004bd2 <vTaskStartScheduler+0x5e>
 8004ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bac:	f383 8811 	msr	BASEPRI, r3
 8004bb0:	f3bf 8f6f 	isb	sy
 8004bb4:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8004bb8:	4b0e      	ldr	r3, [pc, #56]	; (8004bf4 <vTaskStartScheduler+0x80>)
 8004bba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004bbe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004bc0:	4b0d      	ldr	r3, [pc, #52]	; (8004bf8 <vTaskStartScheduler+0x84>)
 8004bc2:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004bc4:	4b0d      	ldr	r3, [pc, #52]	; (8004bfc <vTaskStartScheduler+0x88>)
 8004bc6:	601c      	str	r4, [r3, #0]
}
 8004bc8:	b008      	add	sp, #32
 8004bca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8004bce:	f000 bd89 	b.w	80056e4 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004bd2:	3001      	adds	r0, #1
 8004bd4:	d108      	bne.n	8004be8 <vTaskStartScheduler+0x74>
 8004bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bda:	f383 8811 	msr	BASEPRI, r3
 8004bde:	f3bf 8f6f 	isb	sy
 8004be2:	f3bf 8f4f 	dsb	sy
 8004be6:	e7fe      	b.n	8004be6 <vTaskStartScheduler+0x72>
}
 8004be8:	b008      	add	sp, #32
 8004bea:	bd10      	pop	{r4, pc}
 8004bec:	08009632 	.word	0x08009632
 8004bf0:	080049b1 	.word	0x080049b1
 8004bf4:	24000ea8 	.word	0x24000ea8
 8004bf8:	24000ec8 	.word	0x24000ec8
 8004bfc:	24000ef4 	.word	0x24000ef4

08004c00 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004c00:	4a02      	ldr	r2, [pc, #8]	; (8004c0c <vTaskSuspendAll+0xc>)
 8004c02:	6813      	ldr	r3, [r2, #0]
 8004c04:	3301      	adds	r3, #1
 8004c06:	6013      	str	r3, [r2, #0]
}
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	24000e74 	.word	0x24000e74

08004c10 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8004c10:	4b01      	ldr	r3, [pc, #4]	; (8004c18 <xTaskGetTickCount+0x8>)
 8004c12:	6818      	ldr	r0, [r3, #0]
}
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	24000ef4 	.word	0x24000ef4

08004c1c <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c1c:	4b3f      	ldr	r3, [pc, #252]	; (8004d1c <xTaskIncrementTick+0x100>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
{
 8004c20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d172      	bne.n	8004d0e <xTaskIncrementTick+0xf2>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004c28:	4b3d      	ldr	r3, [pc, #244]	; (8004d20 <xTaskIncrementTick+0x104>)
 8004c2a:	681d      	ldr	r5, [r3, #0]
 8004c2c:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8004c2e:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004c30:	b9bd      	cbnz	r5, 8004c62 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8004c32:	4b3c      	ldr	r3, [pc, #240]	; (8004d24 <xTaskIncrementTick+0x108>)
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	b142      	cbz	r2, 8004c4c <xTaskIncrementTick+0x30>
 8004c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c3e:	f383 8811 	msr	BASEPRI, r3
 8004c42:	f3bf 8f6f 	isb	sy
 8004c46:	f3bf 8f4f 	dsb	sy
 8004c4a:	e7fe      	b.n	8004c4a <xTaskIncrementTick+0x2e>
 8004c4c:	4a36      	ldr	r2, [pc, #216]	; (8004d28 <xTaskIncrementTick+0x10c>)
 8004c4e:	6819      	ldr	r1, [r3, #0]
 8004c50:	6810      	ldr	r0, [r2, #0]
 8004c52:	6018      	str	r0, [r3, #0]
 8004c54:	6011      	str	r1, [r2, #0]
 8004c56:	4a35      	ldr	r2, [pc, #212]	; (8004d2c <xTaskIncrementTick+0x110>)
 8004c58:	6813      	ldr	r3, [r2, #0]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	6013      	str	r3, [r2, #0]
 8004c5e:	f7ff fe79 	bl	8004954 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004c62:	4e33      	ldr	r6, [pc, #204]	; (8004d30 <xTaskIncrementTick+0x114>)
BaseType_t xSwitchRequired = pdFALSE;
 8004c64:	2400      	movs	r4, #0
 8004c66:	4f33      	ldr	r7, [pc, #204]	; (8004d34 <xTaskIncrementTick+0x118>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004c68:	6833      	ldr	r3, [r6, #0]
 8004c6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8004d40 <xTaskIncrementTick+0x124>
 8004c6e:	429d      	cmp	r5, r3
 8004c70:	d211      	bcs.n	8004c96 <xTaskIncrementTick+0x7a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c72:	f8d8 3000 	ldr.w	r3, [r8]
 8004c76:	2214      	movs	r2, #20
 8004c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7a:	4353      	muls	r3, r2
 8004c7c:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 8004c7e:	2b02      	cmp	r3, #2
			if( xYieldPending != pdFALSE )
 8004c80:	4b2d      	ldr	r3, [pc, #180]	; (8004d38 <xTaskIncrementTick+0x11c>)
 8004c82:	681b      	ldr	r3, [r3, #0]
				xSwitchRequired = pdTRUE;
 8004c84:	bf28      	it	cs
 8004c86:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	bf18      	it	ne
 8004c8c:	2401      	movne	r4, #1
}
 8004c8e:	4620      	mov	r0, r4
 8004c90:	b003      	add	sp, #12
 8004c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c96:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8004d24 <xTaskIncrementTick+0x108>
					prvAddTaskToReadyList( pxTCB );
 8004c9a:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8004d44 <xTaskIncrementTick+0x128>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c9e:	f8d9 3000 	ldr.w	r3, [r9]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	b91b      	cbnz	r3, 8004cae <xTaskIncrementTick+0x92>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ca6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004caa:	6033      	str	r3, [r6, #0]
					break;
 8004cac:	e7e1      	b.n	8004c72 <xTaskIncrementTick+0x56>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cae:	f8d9 3000 	ldr.w	r3, [r9]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004cb8:	f8db 2004 	ldr.w	r2, [fp, #4]
					if( xConstTickCount < xItemValue )
 8004cbc:	4295      	cmp	r5, r2
 8004cbe:	d201      	bcs.n	8004cc4 <xTaskIncrementTick+0xa8>
						xNextTaskUnblockTime = xItemValue;
 8004cc0:	6032      	str	r2, [r6, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004cc2:	e7d6      	b.n	8004c72 <xTaskIncrementTick+0x56>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004cc4:	f10b 0104 	add.w	r1, fp, #4
 8004cc8:	4608      	mov	r0, r1
 8004cca:	9101      	str	r1, [sp, #4]
 8004ccc:	f7ff fa77 	bl	80041be <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004cd0:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
 8004cd4:	9901      	ldr	r1, [sp, #4]
 8004cd6:	b122      	cbz	r2, 8004ce2 <xTaskIncrementTick+0xc6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004cd8:	f10b 0018 	add.w	r0, fp, #24
 8004cdc:	f7ff fa6f 	bl	80041be <uxListRemove>
 8004ce0:	9901      	ldr	r1, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 8004ce2:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8004ce6:	f8da 2000 	ldr.w	r2, [sl]
 8004cea:	4290      	cmp	r0, r2
 8004cec:	d901      	bls.n	8004cf2 <xTaskIncrementTick+0xd6>
 8004cee:	f8ca 0000 	str.w	r0, [sl]
 8004cf2:	2314      	movs	r3, #20
 8004cf4:	fb03 7000 	mla	r0, r3, r0, r7
 8004cf8:	f7ff fa3e 	bl	8004178 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cfc:	f8d8 1000 	ldr.w	r1, [r8]
 8004d00:	f8db 202c 	ldr.w	r2, [fp, #44]	; 0x2c
 8004d04:	6acb      	ldr	r3, [r1, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8004d06:	429a      	cmp	r2, r3
 8004d08:	bf28      	it	cs
 8004d0a:	2401      	movcs	r4, #1
 8004d0c:	e7c7      	b.n	8004c9e <xTaskIncrementTick+0x82>
		++xPendedTicks;
 8004d0e:	4a0b      	ldr	r2, [pc, #44]	; (8004d3c <xTaskIncrementTick+0x120>)
BaseType_t xSwitchRequired = pdFALSE;
 8004d10:	2400      	movs	r4, #0
		++xPendedTicks;
 8004d12:	6813      	ldr	r3, [r2, #0]
 8004d14:	3301      	adds	r3, #1
 8004d16:	6013      	str	r3, [r2, #0]
	return xSwitchRequired;
 8004d18:	e7b9      	b.n	8004c8e <xTaskIncrementTick+0x72>
 8004d1a:	bf00      	nop
 8004d1c:	24000e74 	.word	0x24000e74
 8004d20:	24000ef4 	.word	0x24000ef4
 8004d24:	24000a04 	.word	0x24000a04
 8004d28:	24000a08 	.word	0x24000a08
 8004d2c:	24000eac 	.word	0x24000eac
 8004d30:	24000ea8 	.word	0x24000ea8
 8004d34:	24000a0c 	.word	0x24000a0c
 8004d38:	24000ef8 	.word	0x24000ef8
 8004d3c:	24000eb0 	.word	0x24000eb0
 8004d40:	24000a00 	.word	0x24000a00
 8004d44:	24000e7c 	.word	0x24000e7c

08004d48 <xTaskResumeAll>:
{
 8004d48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 8004d4a:	4c31      	ldr	r4, [pc, #196]	; (8004e10 <xTaskResumeAll+0xc8>)
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	b943      	cbnz	r3, 8004d62 <xTaskResumeAll+0x1a>
 8004d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d54:	f383 8811 	msr	BASEPRI, r3
 8004d58:	f3bf 8f6f 	isb	sy
 8004d5c:	f3bf 8f4f 	dsb	sy
 8004d60:	e7fe      	b.n	8004d60 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8004d62:	f000 fc2f 	bl	80055c4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8004d66:	6823      	ldr	r3, [r4, #0]
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d6c:	6824      	ldr	r4, [r4, #0]
 8004d6e:	b12c      	cbz	r4, 8004d7c <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
 8004d70:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004d72:	f000 fc47 	bl	8005604 <vPortExitCritical>
}
 8004d76:	4620      	mov	r0, r4
 8004d78:	b003      	add	sp, #12
 8004d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004d7c:	4b25      	ldr	r3, [pc, #148]	; (8004e14 <xTaskResumeAll+0xcc>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d0f5      	beq.n	8004d70 <xTaskResumeAll+0x28>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d84:	4d24      	ldr	r5, [pc, #144]	; (8004e18 <xTaskResumeAll+0xd0>)
					prvAddTaskToReadyList( pxTCB );
 8004d86:	4e25      	ldr	r6, [pc, #148]	; (8004e1c <xTaskResumeAll+0xd4>)
 8004d88:	4f25      	ldr	r7, [pc, #148]	; (8004e20 <xTaskResumeAll+0xd8>)
 8004d8a:	e01e      	b.n	8004dca <xTaskResumeAll+0x82>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d8c:	68eb      	ldr	r3, [r5, #12]
 8004d8e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d90:	f104 0018 	add.w	r0, r4, #24
 8004d94:	f7ff fa13 	bl	80041be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d98:	1d21      	adds	r1, r4, #4
 8004d9a:	4608      	mov	r0, r1
 8004d9c:	9101      	str	r1, [sp, #4]
 8004d9e:	f7ff fa0e 	bl	80041be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004da2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004da4:	6832      	ldr	r2, [r6, #0]
 8004da6:	9901      	ldr	r1, [sp, #4]
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d900      	bls.n	8004dae <xTaskResumeAll+0x66>
 8004dac:	6033      	str	r3, [r6, #0]
 8004dae:	2014      	movs	r0, #20
 8004db0:	fb00 7003 	mla	r0, r0, r3, r7
 8004db4:	f7ff f9e0 	bl	8004178 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004db8:	4b1a      	ldr	r3, [pc, #104]	; (8004e24 <xTaskResumeAll+0xdc>)
 8004dba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d302      	bcc.n	8004dca <xTaskResumeAll+0x82>
						xYieldPending = pdTRUE;
 8004dc4:	4b18      	ldr	r3, [pc, #96]	; (8004e28 <xTaskResumeAll+0xe0>)
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004dca:	682b      	ldr	r3, [r5, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d1dd      	bne.n	8004d8c <xTaskResumeAll+0x44>
				if( pxTCB != NULL )
 8004dd0:	b10c      	cbz	r4, 8004dd6 <xTaskResumeAll+0x8e>
					prvResetNextTaskUnblockTime();
 8004dd2:	f7ff fdbf 	bl	8004954 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004dd6:	4d15      	ldr	r5, [pc, #84]	; (8004e2c <xTaskResumeAll+0xe4>)
 8004dd8:	682c      	ldr	r4, [r5, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8004dda:	b144      	cbz	r4, 8004dee <xTaskResumeAll+0xa6>
								xYieldPending = pdTRUE;
 8004ddc:	4e12      	ldr	r6, [pc, #72]	; (8004e28 <xTaskResumeAll+0xe0>)
 8004dde:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8004de0:	f7ff ff1c 	bl	8004c1c <xTaskIncrementTick>
 8004de4:	b100      	cbz	r0, 8004de8 <xTaskResumeAll+0xa0>
								xYieldPending = pdTRUE;
 8004de6:	6037      	str	r7, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004de8:	3c01      	subs	r4, #1
 8004dea:	d1f9      	bne.n	8004de0 <xTaskResumeAll+0x98>
						xPendedTicks = 0;
 8004dec:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8004dee:	4b0e      	ldr	r3, [pc, #56]	; (8004e28 <xTaskResumeAll+0xe0>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d0bc      	beq.n	8004d70 <xTaskResumeAll+0x28>
					taskYIELD_IF_USING_PREEMPTION();
 8004df6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004dfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dfe:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004e02:	f3bf 8f4f 	dsb	sy
 8004e06:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8004e0a:	2401      	movs	r4, #1
 8004e0c:	e7b1      	b.n	8004d72 <xTaskResumeAll+0x2a>
 8004e0e:	bf00      	nop
 8004e10:	24000e74 	.word	0x24000e74
 8004e14:	24000e6c 	.word	0x24000e6c
 8004e18:	24000eb4 	.word	0x24000eb4
 8004e1c:	24000e7c 	.word	0x24000e7c
 8004e20:	24000a0c 	.word	0x24000a0c
 8004e24:	24000a00 	.word	0x24000a00
 8004e28:	24000ef8 	.word	0x24000ef8
 8004e2c:	24000eb0 	.word	0x24000eb0

08004e30 <vTaskDelay>:
	{
 8004e30:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e32:	b950      	cbnz	r0, 8004e4a <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8004e34:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004e38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e3c:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004e40:	f3bf 8f4f 	dsb	sy
 8004e44:	f3bf 8f6f 	isb	sy
	}
 8004e48:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8004e4a:	4b0a      	ldr	r3, [pc, #40]	; (8004e74 <vTaskDelay+0x44>)
 8004e4c:	6819      	ldr	r1, [r3, #0]
 8004e4e:	b141      	cbz	r1, 8004e62 <vTaskDelay+0x32>
 8004e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e54:	f383 8811 	msr	BASEPRI, r3
 8004e58:	f3bf 8f6f 	isb	sy
 8004e5c:	f3bf 8f4f 	dsb	sy
 8004e60:	e7fe      	b.n	8004e60 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8004e62:	f7ff fecd 	bl	8004c00 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004e66:	f7ff fd3d 	bl	80048e4 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8004e6a:	f7ff ff6d 	bl	8004d48 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004e6e:	2800      	cmp	r0, #0
 8004e70:	d0e0      	beq.n	8004e34 <vTaskDelay+0x4>
 8004e72:	e7e9      	b.n	8004e48 <vTaskDelay+0x18>
 8004e74:	24000e74 	.word	0x24000e74

08004e78 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004e78:	4b17      	ldr	r3, [pc, #92]	; (8004ed8 <vTaskSwitchContext+0x60>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	4b17      	ldr	r3, [pc, #92]	; (8004edc <vTaskSwitchContext+0x64>)
{
 8004e7e:	b570      	push	{r4, r5, r6, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004e80:	b112      	cbz	r2, 8004e88 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8004e82:	2201      	movs	r2, #1
 8004e84:	601a      	str	r2, [r3, #0]
}
 8004e86:	bd70      	pop	{r4, r5, r6, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e88:	4d15      	ldr	r5, [pc, #84]	; (8004ee0 <vTaskSwitchContext+0x68>)
 8004e8a:	2614      	movs	r6, #20
		xYieldPending = pdFALSE;
 8004e8c:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e8e:	4915      	ldr	r1, [pc, #84]	; (8004ee4 <vTaskSwitchContext+0x6c>)
 8004e90:	682a      	ldr	r2, [r5, #0]
 8004e92:	fb06 f302 	mul.w	r3, r6, r2
 8004e96:	58cc      	ldr	r4, [r1, r3]
 8004e98:	18c8      	adds	r0, r1, r3
 8004e9a:	b18c      	cbz	r4, 8004ec0 <vTaskSwitchContext+0x48>
 8004e9c:	6844      	ldr	r4, [r0, #4]
 8004e9e:	3308      	adds	r3, #8
 8004ea0:	6864      	ldr	r4, [r4, #4]
 8004ea2:	440b      	add	r3, r1
 8004ea4:	429c      	cmp	r4, r3
 8004ea6:	6044      	str	r4, [r0, #4]
 8004ea8:	bf04      	itt	eq
 8004eaa:	6863      	ldreq	r3, [r4, #4]
 8004eac:	6043      	streq	r3, [r0, #4]
 8004eae:	2314      	movs	r3, #20
 8004eb0:	fb03 1102 	mla	r1, r3, r2, r1
 8004eb4:	684b      	ldr	r3, [r1, #4]
 8004eb6:	68d9      	ldr	r1, [r3, #12]
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ee8 <vTaskSwitchContext+0x70>)
 8004eba:	6019      	str	r1, [r3, #0]
 8004ebc:	602a      	str	r2, [r5, #0]
}
 8004ebe:	e7e2      	b.n	8004e86 <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ec0:	b942      	cbnz	r2, 8004ed4 <vTaskSwitchContext+0x5c>
 8004ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec6:	f383 8811 	msr	BASEPRI, r3
 8004eca:	f3bf 8f6f 	isb	sy
 8004ece:	f3bf 8f4f 	dsb	sy
 8004ed2:	e7fe      	b.n	8004ed2 <vTaskSwitchContext+0x5a>
 8004ed4:	3a01      	subs	r2, #1
 8004ed6:	e7dc      	b.n	8004e92 <vTaskSwitchContext+0x1a>
 8004ed8:	24000e74 	.word	0x24000e74
 8004edc:	24000ef8 	.word	0x24000ef8
 8004ee0:	24000e7c 	.word	0x24000e7c
 8004ee4:	24000a0c 	.word	0x24000a0c
 8004ee8:	24000a00 	.word	0x24000a00

08004eec <vTaskPlaceOnEventList>:
{
 8004eec:	b510      	push	{r4, lr}
 8004eee:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8004ef0:	b940      	cbnz	r0, 8004f04 <vTaskPlaceOnEventList+0x18>
 8004ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef6:	f383 8811 	msr	BASEPRI, r3
 8004efa:	f3bf 8f6f 	isb	sy
 8004efe:	f3bf 8f4f 	dsb	sy
 8004f02:	e7fe      	b.n	8004f02 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f04:	4b05      	ldr	r3, [pc, #20]	; (8004f1c <vTaskPlaceOnEventList+0x30>)
 8004f06:	6819      	ldr	r1, [r3, #0]
 8004f08:	3118      	adds	r1, #24
 8004f0a:	f7ff f941 	bl	8004190 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f0e:	4620      	mov	r0, r4
 8004f10:	2101      	movs	r1, #1
}
 8004f12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f16:	f7ff bce5 	b.w	80048e4 <prvAddCurrentTaskToDelayedList>
 8004f1a:	bf00      	nop
 8004f1c:	24000a00 	.word	0x24000a00

08004f20 <vTaskPlaceOnEventListRestricted>:
	{
 8004f20:	b538      	push	{r3, r4, r5, lr}
 8004f22:	460d      	mov	r5, r1
 8004f24:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8004f26:	b940      	cbnz	r0, 8004f3a <vTaskPlaceOnEventListRestricted+0x1a>
 8004f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f2c:	f383 8811 	msr	BASEPRI, r3
 8004f30:	f3bf 8f6f 	isb	sy
 8004f34:	f3bf 8f4f 	dsb	sy
 8004f38:	e7fe      	b.n	8004f38 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f3a:	4b07      	ldr	r3, [pc, #28]	; (8004f58 <vTaskPlaceOnEventListRestricted+0x38>)
 8004f3c:	6819      	ldr	r1, [r3, #0]
 8004f3e:	3118      	adds	r1, #24
 8004f40:	f7ff f91a 	bl	8004178 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8004f44:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004f46:	4621      	mov	r1, r4
 8004f48:	bf0c      	ite	eq
 8004f4a:	4628      	moveq	r0, r5
 8004f4c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
	}
 8004f50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004f54:	f7ff bcc6 	b.w	80048e4 <prvAddCurrentTaskToDelayedList>
 8004f58:	24000a00 	.word	0x24000a00

08004f5c <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f5c:	68c3      	ldr	r3, [r0, #12]
{
 8004f5e:	b513      	push	{r0, r1, r4, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f60:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8004f62:	b944      	cbnz	r4, 8004f76 <xTaskRemoveFromEventList+0x1a>
 8004f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f68:	f383 8811 	msr	BASEPRI, r3
 8004f6c:	f3bf 8f6f 	isb	sy
 8004f70:	f3bf 8f4f 	dsb	sy
 8004f74:	e7fe      	b.n	8004f74 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004f76:	f104 0118 	add.w	r1, r4, #24
 8004f7a:	4608      	mov	r0, r1
 8004f7c:	9101      	str	r1, [sp, #4]
 8004f7e:	f7ff f91e 	bl	80041be <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f82:	4b12      	ldr	r3, [pc, #72]	; (8004fcc <xTaskRemoveFromEventList+0x70>)
 8004f84:	9901      	ldr	r1, [sp, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	b9e3      	cbnz	r3, 8004fc4 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004f8a:	1d21      	adds	r1, r4, #4
 8004f8c:	4608      	mov	r0, r1
 8004f8e:	9101      	str	r1, [sp, #4]
 8004f90:	f7ff f915 	bl	80041be <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004f94:	4a0e      	ldr	r2, [pc, #56]	; (8004fd0 <xTaskRemoveFromEventList+0x74>)
 8004f96:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f98:	6810      	ldr	r0, [r2, #0]
 8004f9a:	9901      	ldr	r1, [sp, #4]
 8004f9c:	4283      	cmp	r3, r0
 8004f9e:	d900      	bls.n	8004fa2 <xTaskRemoveFromEventList+0x46>
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	4a0c      	ldr	r2, [pc, #48]	; (8004fd4 <xTaskRemoveFromEventList+0x78>)
 8004fa4:	2014      	movs	r0, #20
 8004fa6:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004faa:	f7ff f8e5 	bl	8004178 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004fae:	4b0a      	ldr	r3, [pc, #40]	; (8004fd8 <xTaskRemoveFromEventList+0x7c>)
 8004fb0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d906      	bls.n	8004fc8 <xTaskRemoveFromEventList+0x6c>
		xYieldPending = pdTRUE;
 8004fba:	2001      	movs	r0, #1
 8004fbc:	4b07      	ldr	r3, [pc, #28]	; (8004fdc <xTaskRemoveFromEventList+0x80>)
 8004fbe:	6018      	str	r0, [r3, #0]
}
 8004fc0:	b002      	add	sp, #8
 8004fc2:	bd10      	pop	{r4, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004fc4:	4806      	ldr	r0, [pc, #24]	; (8004fe0 <xTaskRemoveFromEventList+0x84>)
 8004fc6:	e7f0      	b.n	8004faa <xTaskRemoveFromEventList+0x4e>
		xReturn = pdFALSE;
 8004fc8:	2000      	movs	r0, #0
	return xReturn;
 8004fca:	e7f9      	b.n	8004fc0 <xTaskRemoveFromEventList+0x64>
 8004fcc:	24000e74 	.word	0x24000e74
 8004fd0:	24000e7c 	.word	0x24000e7c
 8004fd4:	24000a0c 	.word	0x24000a0c
 8004fd8:	24000a00 	.word	0x24000a00
 8004fdc:	24000ef8 	.word	0x24000ef8
 8004fe0:	24000eb4 	.word	0x24000eb4

08004fe4 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004fe4:	4b03      	ldr	r3, [pc, #12]	; (8004ff4 <vTaskInternalSetTimeOutState+0x10>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004fea:	4b03      	ldr	r3, [pc, #12]	; (8004ff8 <vTaskInternalSetTimeOutState+0x14>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	6043      	str	r3, [r0, #4]
}
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	24000eac 	.word	0x24000eac
 8004ff8:	24000ef4 	.word	0x24000ef4

08004ffc <xTaskCheckForTimeOut>:
{
 8004ffc:	b570      	push	{r4, r5, r6, lr}
 8004ffe:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8005000:	4605      	mov	r5, r0
 8005002:	b940      	cbnz	r0, 8005016 <xTaskCheckForTimeOut+0x1a>
 8005004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005008:	f383 8811 	msr	BASEPRI, r3
 800500c:	f3bf 8f6f 	isb	sy
 8005010:	f3bf 8f4f 	dsb	sy
 8005014:	e7fe      	b.n	8005014 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 8005016:	b941      	cbnz	r1, 800502a <xTaskCheckForTimeOut+0x2e>
 8005018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800501c:	f383 8811 	msr	BASEPRI, r3
 8005020:	f3bf 8f6f 	isb	sy
 8005024:	f3bf 8f4f 	dsb	sy
 8005028:	e7fe      	b.n	8005028 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 800502a:	f000 facb 	bl	80055c4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800502e:	4b0f      	ldr	r3, [pc, #60]	; (800506c <xTaskCheckForTimeOut+0x70>)
 8005030:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8005032:	6823      	ldr	r3, [r4, #0]
 8005034:	1c5a      	adds	r2, r3, #1
 8005036:	d010      	beq.n	800505a <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005038:	480d      	ldr	r0, [pc, #52]	; (8005070 <xTaskCheckForTimeOut+0x74>)
 800503a:	682e      	ldr	r6, [r5, #0]
 800503c:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800503e:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005040:	4286      	cmp	r6, r0
 8005042:	d001      	beq.n	8005048 <xTaskCheckForTimeOut+0x4c>
 8005044:	428a      	cmp	r2, r1
 8005046:	d90f      	bls.n	8005068 <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005048:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800504a:	4283      	cmp	r3, r0
 800504c:	d90a      	bls.n	8005064 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 800504e:	1a5b      	subs	r3, r3, r1
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005050:	4628      	mov	r0, r5
			*pxTicksToWait -= xElapsedTime;
 8005052:	4413      	add	r3, r2
 8005054:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005056:	f7ff ffc5 	bl	8004fe4 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 800505a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800505c:	f000 fad2 	bl	8005604 <vPortExitCritical>
}
 8005060:	4620      	mov	r0, r4
 8005062:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 8005064:	2300      	movs	r3, #0
 8005066:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8005068:	2401      	movs	r4, #1
 800506a:	e7f7      	b.n	800505c <xTaskCheckForTimeOut+0x60>
 800506c:	24000ef4 	.word	0x24000ef4
 8005070:	24000eac 	.word	0x24000eac

08005074 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8005074:	4b01      	ldr	r3, [pc, #4]	; (800507c <vTaskMissedYield+0x8>)
 8005076:	2201      	movs	r2, #1
 8005078:	601a      	str	r2, [r3, #0]
}
 800507a:	4770      	bx	lr
 800507c:	24000ef8 	.word	0x24000ef8

08005080 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8005080:	4b05      	ldr	r3, [pc, #20]	; (8005098 <xTaskGetSchedulerState+0x18>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	b133      	cbz	r3, 8005094 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005086:	4b05      	ldr	r3, [pc, #20]	; (800509c <xTaskGetSchedulerState+0x1c>)
 8005088:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 800508a:	2b00      	cmp	r3, #0
 800508c:	bf0c      	ite	eq
 800508e:	2002      	moveq	r0, #2
 8005090:	2000      	movne	r0, #0
 8005092:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005094:	2001      	movs	r0, #1
	}
 8005096:	4770      	bx	lr
 8005098:	24000ec8 	.word	0x24000ec8
 800509c:	24000e74 	.word	0x24000e74

080050a0 <xTaskPriorityDisinherit>:
	{
 80050a0:	b513      	push	{r0, r1, r4, lr}
		if( pxMutexHolder != NULL )
 80050a2:	b910      	cbnz	r0, 80050aa <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 80050a4:	2000      	movs	r0, #0
	}
 80050a6:	b002      	add	sp, #8
 80050a8:	bd10      	pop	{r4, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80050aa:	4b1c      	ldr	r3, [pc, #112]	; (800511c <xTaskPriorityDisinherit+0x7c>)
 80050ac:	681c      	ldr	r4, [r3, #0]
 80050ae:	4284      	cmp	r4, r0
 80050b0:	d008      	beq.n	80050c4 <xTaskPriorityDisinherit+0x24>
 80050b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b6:	f383 8811 	msr	BASEPRI, r3
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	f3bf 8f4f 	dsb	sy
 80050c2:	e7fe      	b.n	80050c2 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80050c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80050c6:	b943      	cbnz	r3, 80050da <xTaskPriorityDisinherit+0x3a>
 80050c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050cc:	f383 8811 	msr	BASEPRI, r3
 80050d0:	f3bf 8f6f 	isb	sy
 80050d4:	f3bf 8f4f 	dsb	sy
 80050d8:	e7fe      	b.n	80050d8 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80050da:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 80050dc:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80050de:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 80050e0:	6523      	str	r3, [r4, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80050e2:	4291      	cmp	r1, r2
 80050e4:	d0de      	beq.n	80050a4 <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d1dc      	bne.n	80050a4 <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80050ea:	1d21      	adds	r1, r4, #4
 80050ec:	4608      	mov	r0, r1
 80050ee:	9101      	str	r1, [sp, #4]
 80050f0:	f7ff f865 	bl	80041be <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80050f4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
					prvAddTaskToReadyList( pxTCB );
 80050f6:	9901      	ldr	r1, [sp, #4]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050f8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80050fc:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050fe:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005100:	4a07      	ldr	r2, [pc, #28]	; (8005120 <xTaskPriorityDisinherit+0x80>)
 8005102:	6810      	ldr	r0, [r2, #0]
 8005104:	4283      	cmp	r3, r0
 8005106:	d900      	bls.n	800510a <xTaskPriorityDisinherit+0x6a>
 8005108:	6013      	str	r3, [r2, #0]
 800510a:	4a06      	ldr	r2, [pc, #24]	; (8005124 <xTaskPriorityDisinherit+0x84>)
 800510c:	2014      	movs	r0, #20
 800510e:	fb00 2003 	mla	r0, r0, r3, r2
 8005112:	f7ff f831 	bl	8004178 <vListInsertEnd>
					xReturn = pdTRUE;
 8005116:	2001      	movs	r0, #1
		return xReturn;
 8005118:	e7c5      	b.n	80050a6 <xTaskPriorityDisinherit+0x6>
 800511a:	bf00      	nop
 800511c:	24000a00 	.word	0x24000a00
 8005120:	24000e7c 	.word	0x24000e7c
 8005124:	24000a0c 	.word	0x24000a0c

08005128 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005128:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 800512a:	4c11      	ldr	r4, [pc, #68]	; (8005170 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 800512c:	f000 fa4a 	bl	80055c4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8005130:	6825      	ldr	r5, [r4, #0]
 8005132:	b9bd      	cbnz	r5, 8005164 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 8005134:	4f0f      	ldr	r7, [pc, #60]	; (8005174 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 8005136:	4e10      	ldr	r6, [pc, #64]	; (8005178 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 8005138:	4638      	mov	r0, r7
 800513a:	f7ff f80f 	bl	800415c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800513e:	4630      	mov	r0, r6
 8005140:	f7ff f80c 	bl	800415c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005144:	4b0d      	ldr	r3, [pc, #52]	; (800517c <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005146:	4a0e      	ldr	r2, [pc, #56]	; (8005180 <prvCheckForValidListAndQueue+0x58>)
 8005148:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 800514a:	601f      	str	r7, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800514c:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 800514e:	4b0d      	ldr	r3, [pc, #52]	; (8005184 <prvCheckForValidListAndQueue+0x5c>)
 8005150:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005152:	4b0d      	ldr	r3, [pc, #52]	; (8005188 <prvCheckForValidListAndQueue+0x60>)
 8005154:	9500      	str	r5, [sp, #0]
 8005156:	f7ff f90e 	bl	8004376 <xQueueGenericCreateStatic>
 800515a:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800515c:	b110      	cbz	r0, 8005164 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800515e:	490b      	ldr	r1, [pc, #44]	; (800518c <prvCheckForValidListAndQueue+0x64>)
 8005160:	f7ff fb0c 	bl	800477c <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8005164:	b003      	add	sp, #12
 8005166:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 800516a:	f000 ba4b 	b.w	8005604 <vPortExitCritical>
 800516e:	bf00      	nop
 8005170:	24001020 	.word	0x24001020
 8005174:	24000fa4 	.word	0x24000fa4
 8005178:	24000fb8 	.word	0x24000fb8
 800517c:	24000efc 	.word	0x24000efc
 8005180:	24000f04 	.word	0x24000f04
 8005184:	24000f00 	.word	0x24000f00
 8005188:	24000fd0 	.word	0x24000fd0
 800518c:	08009637 	.word	0x08009637

08005190 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 8005190:	4291      	cmp	r1, r2
{
 8005192:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005194:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005196:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8005198:	d80a      	bhi.n	80051b0 <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800519a:	1ad2      	subs	r2, r2, r3
 800519c:	6983      	ldr	r3, [r0, #24]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d20d      	bcs.n	80051be <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80051a2:	1d01      	adds	r1, r0, #4
 80051a4:	4b07      	ldr	r3, [pc, #28]	; (80051c4 <prvInsertTimerInActiveList+0x34>)
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051a6:	6818      	ldr	r0, [r3, #0]
 80051a8:	f7fe fff2 	bl	8004190 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80051ac:	2000      	movs	r0, #0
}
 80051ae:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d201      	bcs.n	80051b8 <prvInsertTimerInActiveList+0x28>
 80051b4:	4299      	cmp	r1, r3
 80051b6:	d202      	bcs.n	80051be <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051b8:	1d01      	adds	r1, r0, #4
 80051ba:	4b03      	ldr	r3, [pc, #12]	; (80051c8 <prvInsertTimerInActiveList+0x38>)
 80051bc:	e7f3      	b.n	80051a6 <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 80051be:	2001      	movs	r0, #1
	return xProcessTimerNow;
 80051c0:	e7f5      	b.n	80051ae <prvInsertTimerInActiveList+0x1e>
 80051c2:	bf00      	nop
 80051c4:	24000f00 	.word	0x24000f00
 80051c8:	24000efc 	.word	0x24000efc

080051cc <xTimerCreateTimerTask>:
{
 80051cc:	b510      	push	{r4, lr}
 80051ce:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 80051d0:	f7ff ffaa 	bl	8005128 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 80051d4:	4b12      	ldr	r3, [pc, #72]	; (8005220 <xTimerCreateTimerTask+0x54>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	b1b3      	cbz	r3, 8005208 <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80051da:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80051dc:	aa07      	add	r2, sp, #28
 80051de:	a906      	add	r1, sp, #24
 80051e0:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80051e2:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80051e6:	f7fe ffad 	bl	8004144 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80051ea:	9b05      	ldr	r3, [sp, #20]
 80051ec:	9a07      	ldr	r2, [sp, #28]
 80051ee:	9302      	str	r3, [sp, #8]
 80051f0:	9b06      	ldr	r3, [sp, #24]
 80051f2:	490c      	ldr	r1, [pc, #48]	; (8005224 <xTimerCreateTimerTask+0x58>)
 80051f4:	9301      	str	r3, [sp, #4]
 80051f6:	2302      	movs	r3, #2
 80051f8:	480b      	ldr	r0, [pc, #44]	; (8005228 <xTimerCreateTimerTask+0x5c>)
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	4623      	mov	r3, r4
 80051fe:	f7ff fc54 	bl	8004aaa <xTaskCreateStatic>
 8005202:	4b0a      	ldr	r3, [pc, #40]	; (800522c <xTimerCreateTimerTask+0x60>)
 8005204:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8005206:	b940      	cbnz	r0, 800521a <xTimerCreateTimerTask+0x4e>
 8005208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800520c:	f383 8811 	msr	BASEPRI, r3
 8005210:	f3bf 8f6f 	isb	sy
 8005214:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8005218:	e7fe      	b.n	8005218 <xTimerCreateTimerTask+0x4c>
}
 800521a:	2001      	movs	r0, #1
 800521c:	b008      	add	sp, #32
 800521e:	bd10      	pop	{r4, pc}
 8005220:	24001020 	.word	0x24001020
 8005224:	0800963c 	.word	0x0800963c
 8005228:	08005331 	.word	0x08005331
 800522c:	24001024 	.word	0x24001024

08005230 <xTimerGenericCommand>:
{
 8005230:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8005232:	4616      	mov	r6, r2
	configASSERT( xTimer );
 8005234:	4604      	mov	r4, r0
{
 8005236:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8005238:	b940      	cbnz	r0, 800524c <xTimerGenericCommand+0x1c>
 800523a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523e:	f383 8811 	msr	BASEPRI, r3
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	f3bf 8f4f 	dsb	sy
 800524a:	e7fe      	b.n	800524a <xTimerGenericCommand+0x1a>
	if( xTimerQueue != NULL )
 800524c:	4d0c      	ldr	r5, [pc, #48]	; (8005280 <xTimerGenericCommand+0x50>)
 800524e:	6828      	ldr	r0, [r5, #0]
 8005250:	b178      	cbz	r0, 8005272 <xTimerGenericCommand+0x42>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005252:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005254:	9402      	str	r4, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005256:	e9cd 1600 	strd	r1, r6, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800525a:	dc0c      	bgt.n	8005276 <xTimerGenericCommand+0x46>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800525c:	f7ff ff10 	bl	8005080 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005260:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005262:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005264:	4669      	mov	r1, sp
 8005266:	6828      	ldr	r0, [r5, #0]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005268:	bf0c      	ite	eq
 800526a:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800526c:	461a      	movne	r2, r3
 800526e:	f7ff f8d0 	bl	8004412 <xQueueGenericSend>
}
 8005272:	b004      	add	sp, #16
 8005274:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005276:	2300      	movs	r3, #0
 8005278:	4669      	mov	r1, sp
 800527a:	f7ff f97d 	bl	8004578 <xQueueGenericSendFromISR>
 800527e:	e7f8      	b.n	8005272 <xTimerGenericCommand+0x42>
 8005280:	24001020 	.word	0x24001020

08005284 <prvSampleTimeNow>:
{
 8005284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	if( xTimeNow < xLastTime )
 8005288:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800532c <prvSampleTimeNow+0xa8>
{
 800528c:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 800528e:	f7ff fcbf 	bl	8004c10 <xTaskGetTickCount>
 8005292:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 8005294:	f8d8 3000 	ldr.w	r3, [r8]
 8005298:	4283      	cmp	r3, r0
 800529a:	d940      	bls.n	800531e <prvSampleTimeNow+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800529c:	4f21      	ldr	r7, [pc, #132]	; (8005324 <prvSampleTimeNow+0xa0>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800529e:	f04f 0900 	mov.w	r9, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	b95a      	cbnz	r2, 80052c0 <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
 80052a8:	4a1f      	ldr	r2, [pc, #124]	; (8005328 <prvSampleTimeNow+0xa4>)
 80052aa:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80052ac:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 80052ae:	2301      	movs	r3, #1
	pxCurrentTimerList = pxOverflowTimerList;
 80052b0:	6039      	str	r1, [r7, #0]
}
 80052b2:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdFALSE;
 80052b4:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 80052b6:	f8c8 5000 	str.w	r5, [r8]
}
 80052ba:	b004      	add	sp, #16
 80052bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052c0:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052c2:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80052c4:	f8d3 a000 	ldr.w	sl, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052c8:	1d21      	adds	r1, r4, #4
 80052ca:	4608      	mov	r0, r1
 80052cc:	9103      	str	r1, [sp, #12]
 80052ce:	f7fe ff76 	bl	80041be <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80052d2:	6a23      	ldr	r3, [r4, #32]
 80052d4:	4620      	mov	r0, r4
 80052d6:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80052d8:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80052dc:	9903      	ldr	r1, [sp, #12]
 80052de:	f013 0f04 	tst.w	r3, #4
 80052e2:	d0de      	beq.n	80052a2 <prvSampleTimeNow+0x1e>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80052e4:	69a3      	ldr	r3, [r4, #24]
 80052e6:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
 80052e8:	459a      	cmp	sl, r3
 80052ea:	d205      	bcs.n	80052f8 <prvSampleTimeNow+0x74>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80052ec:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80052ee:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80052f0:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80052f2:	f7fe ff4d 	bl	8004190 <vListInsert>
 80052f6:	e7d4      	b.n	80052a2 <prvSampleTimeNow+0x1e>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80052f8:	2300      	movs	r3, #0
 80052fa:	4652      	mov	r2, sl
 80052fc:	4620      	mov	r0, r4
 80052fe:	f8cd 9000 	str.w	r9, [sp]
 8005302:	4619      	mov	r1, r3
 8005304:	f7ff ff94 	bl	8005230 <xTimerGenericCommand>
				configASSERT( xResult );
 8005308:	2800      	cmp	r0, #0
 800530a:	d1ca      	bne.n	80052a2 <prvSampleTimeNow+0x1e>
 800530c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005310:	f383 8811 	msr	BASEPRI, r3
 8005314:	f3bf 8f6f 	isb	sy
 8005318:	f3bf 8f4f 	dsb	sy
 800531c:	e7fe      	b.n	800531c <prvSampleTimeNow+0x98>
		*pxTimerListsWereSwitched = pdFALSE;
 800531e:	2300      	movs	r3, #0
 8005320:	e7c7      	b.n	80052b2 <prvSampleTimeNow+0x2e>
 8005322:	bf00      	nop
 8005324:	24000efc 	.word	0x24000efc
 8005328:	24000f00 	.word	0x24000f00
 800532c:	24000fcc 	.word	0x24000fcc

08005330 <prvTimerTask>:
{
 8005330:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005334:	4d6e      	ldr	r5, [pc, #440]	; (80054f0 <prvTimerTask+0x1c0>)
{
 8005336:	b089      	sub	sp, #36	; 0x24
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005338:	4e6e      	ldr	r6, [pc, #440]	; (80054f4 <prvTimerTask+0x1c4>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800533a:	682b      	ldr	r3, [r5, #0]
 800533c:	f8d3 8000 	ldr.w	r8, [r3]
 8005340:	f1b8 0f00 	cmp.w	r8, #0
 8005344:	d035      	beq.n	80053b2 <prvTimerTask+0x82>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005346:	68db      	ldr	r3, [r3, #12]
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005348:	2400      	movs	r4, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800534a:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 800534e:	f7ff fc57 	bl	8004c00 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005352:	a804      	add	r0, sp, #16
 8005354:	f7ff ff96 	bl	8005284 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8005358:	9b04      	ldr	r3, [sp, #16]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800535a:	4681      	mov	r9, r0
		if( xTimerListsWereSwitched == pdFALSE )
 800535c:	2b00      	cmp	r3, #0
 800535e:	d169      	bne.n	8005434 <prvTimerTask+0x104>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005360:	2c00      	cmp	r4, #0
 8005362:	d14c      	bne.n	80053fe <prvTimerTask+0xce>
 8005364:	4540      	cmp	r0, r8
 8005366:	d350      	bcc.n	800540a <prvTimerTask+0xda>
				( void ) xTaskResumeAll();
 8005368:	f7ff fcee 	bl	8004d48 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800536c:	682b      	ldr	r3, [r5, #0]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	68df      	ldr	r7, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005372:	1d38      	adds	r0, r7, #4
 8005374:	f7fe ff23 	bl	80041be <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005378:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800537c:	0758      	lsls	r0, r3, #29
 800537e:	d51a      	bpl.n	80053b6 <prvTimerTask+0x86>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005380:	69b9      	ldr	r1, [r7, #24]
 8005382:	4643      	mov	r3, r8
 8005384:	464a      	mov	r2, r9
 8005386:	4638      	mov	r0, r7
 8005388:	4441      	add	r1, r8
 800538a:	f7ff ff01 	bl	8005190 <prvInsertTimerInActiveList>
 800538e:	b1b0      	cbz	r0, 80053be <prvTimerTask+0x8e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005390:	4623      	mov	r3, r4
 8005392:	4642      	mov	r2, r8
 8005394:	4621      	mov	r1, r4
 8005396:	4638      	mov	r0, r7
 8005398:	9400      	str	r4, [sp, #0]
 800539a:	f7ff ff49 	bl	8005230 <xTimerGenericCommand>
			configASSERT( xResult );
 800539e:	b970      	cbnz	r0, 80053be <prvTimerTask+0x8e>
 80053a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a4:	f383 8811 	msr	BASEPRI, r3
 80053a8:	f3bf 8f6f 	isb	sy
 80053ac:	f3bf 8f4f 	dsb	sy
 80053b0:	e7fe      	b.n	80053b0 <prvTimerTask+0x80>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80053b2:	2401      	movs	r4, #1
 80053b4:	e7cb      	b.n	800534e <prvTimerTask+0x1e>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80053b6:	f023 0301 	bic.w	r3, r3, #1
 80053ba:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053be:	6a3b      	ldr	r3, [r7, #32]
 80053c0:	4638      	mov	r0, r7
 80053c2:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80053c4:	2200      	movs	r2, #0
 80053c6:	a904      	add	r1, sp, #16
 80053c8:	6830      	ldr	r0, [r6, #0]
 80053ca:	f7ff f937 	bl	800463c <xQueueReceive>
 80053ce:	2800      	cmp	r0, #0
 80053d0:	d0b3      	beq.n	800533a <prvTimerTask+0xa>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80053d2:	9b04      	ldr	r3, [sp, #16]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80053d4:	9806      	ldr	r0, [sp, #24]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	db2f      	blt.n	800543a <prvTimerTask+0x10a>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80053da:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80053dc:	6963      	ldr	r3, [r4, #20]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d132      	bne.n	8005448 <prvTimerTask+0x118>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80053e2:	a803      	add	r0, sp, #12
 80053e4:	f7ff ff4e 	bl	8005284 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 80053e8:	9b04      	ldr	r3, [sp, #16]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80053ea:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 80053ec:	2b09      	cmp	r3, #9
 80053ee:	d8e9      	bhi.n	80053c4 <prvTimerTask+0x94>
 80053f0:	e8df f003 	tbb	[pc, r3]
 80053f4:	572e2e2e 	.word	0x572e2e2e
 80053f8:	2e2e765e 	.word	0x2e2e765e
 80053fc:	5e57      	.short	0x5e57
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80053fe:	4b3e      	ldr	r3, [pc, #248]	; (80054f8 <prvTimerTask+0x1c8>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681c      	ldr	r4, [r3, #0]
 8005404:	fab4 f484 	clz	r4, r4
 8005408:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800540a:	4622      	mov	r2, r4
 800540c:	eba8 0109 	sub.w	r1, r8, r9
 8005410:	6830      	ldr	r0, [r6, #0]
 8005412:	f7ff f9c5 	bl	80047a0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005416:	f7ff fc97 	bl	8004d48 <xTaskResumeAll>
 800541a:	2800      	cmp	r0, #0
 800541c:	d1d2      	bne.n	80053c4 <prvTimerTask+0x94>
					portYIELD_WITHIN_API();
 800541e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005426:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800542a:	f3bf 8f4f 	dsb	sy
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	e7c7      	b.n	80053c4 <prvTimerTask+0x94>
			( void ) xTaskResumeAll();
 8005434:	f7ff fc88 	bl	8004d48 <xTaskResumeAll>
}
 8005438:	e7c4      	b.n	80053c4 <prvTimerTask+0x94>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800543a:	9b05      	ldr	r3, [sp, #20]
 800543c:	9907      	ldr	r1, [sp, #28]
 800543e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005440:	9b04      	ldr	r3, [sp, #16]
 8005442:	2b00      	cmp	r3, #0
 8005444:	dbbe      	blt.n	80053c4 <prvTimerTask+0x94>
 8005446:	e7c8      	b.n	80053da <prvTimerTask+0xaa>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005448:	1d20      	adds	r0, r4, #4
 800544a:	f7fe feb8 	bl	80041be <uxListRemove>
 800544e:	e7c8      	b.n	80053e2 <prvTimerTask+0xb2>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005450:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005454:	4620      	mov	r0, r4
 8005456:	69a1      	ldr	r1, [r4, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005458:	f043 0301 	orr.w	r3, r3, #1
 800545c:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005460:	9b05      	ldr	r3, [sp, #20]
 8005462:	4419      	add	r1, r3
 8005464:	f7ff fe94 	bl	8005190 <prvInsertTimerInActiveList>
 8005468:	2800      	cmp	r0, #0
 800546a:	d0ab      	beq.n	80053c4 <prvTimerTask+0x94>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800546c:	6a23      	ldr	r3, [r4, #32]
 800546e:	4620      	mov	r0, r4
 8005470:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005472:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8005476:	0759      	lsls	r1, r3, #29
 8005478:	d5a4      	bpl.n	80053c4 <prvTimerTask+0x94>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800547a:	69a2      	ldr	r2, [r4, #24]
 800547c:	2300      	movs	r3, #0
 800547e:	9905      	ldr	r1, [sp, #20]
 8005480:	4620      	mov	r0, r4
 8005482:	9300      	str	r3, [sp, #0]
 8005484:	440a      	add	r2, r1
 8005486:	4619      	mov	r1, r3
 8005488:	f7ff fed2 	bl	8005230 <xTimerGenericCommand>
							configASSERT( xResult );
 800548c:	2800      	cmp	r0, #0
 800548e:	d199      	bne.n	80053c4 <prvTimerTask+0x94>
 8005490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005494:	f383 8811 	msr	BASEPRI, r3
 8005498:	f3bf 8f6f 	isb	sy
 800549c:	f3bf 8f4f 	dsb	sy
 80054a0:	e7fe      	b.n	80054a0 <prvTimerTask+0x170>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80054a2:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80054a6:	f023 0301 	bic.w	r3, r3, #1
 80054aa:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 80054ae:	e789      	b.n	80053c4 <prvTimerTask+0x94>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80054b0:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80054b4:	f043 0301 	orr.w	r3, r3, #1
 80054b8:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80054bc:	9905      	ldr	r1, [sp, #20]
 80054be:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80054c0:	b941      	cbnz	r1, 80054d4 <prvTimerTask+0x1a4>
 80054c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c6:	f383 8811 	msr	BASEPRI, r3
 80054ca:	f3bf 8f6f 	isb	sy
 80054ce:	f3bf 8f4f 	dsb	sy
 80054d2:	e7fe      	b.n	80054d2 <prvTimerTask+0x1a2>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80054d4:	4603      	mov	r3, r0
 80054d6:	4401      	add	r1, r0
 80054d8:	4620      	mov	r0, r4
 80054da:	f7ff fe59 	bl	8005190 <prvInsertTimerInActiveList>
					break;
 80054de:	e771      	b.n	80053c4 <prvTimerTask+0x94>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80054e0:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80054e4:	079a      	lsls	r2, r3, #30
 80054e6:	d4de      	bmi.n	80054a6 <prvTimerTask+0x176>
							vPortFree( pxTimer );
 80054e8:	4620      	mov	r0, r4
 80054ea:	f000 fa6b 	bl	80059c4 <vPortFree>
 80054ee:	e769      	b.n	80053c4 <prvTimerTask+0x94>
 80054f0:	24000efc 	.word	0x24000efc
 80054f4:	24001020 	.word	0x24001020
 80054f8:	24000f00 	.word	0x24000f00

080054fc <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80054fc:	4808      	ldr	r0, [pc, #32]	; (8005520 <prvPortStartFirstTask+0x24>)
 80054fe:	6800      	ldr	r0, [r0, #0]
 8005500:	6800      	ldr	r0, [r0, #0]
 8005502:	f380 8808 	msr	MSP, r0
 8005506:	f04f 0000 	mov.w	r0, #0
 800550a:	f380 8814 	msr	CONTROL, r0
 800550e:	b662      	cpsie	i
 8005510:	b661      	cpsie	f
 8005512:	f3bf 8f4f 	dsb	sy
 8005516:	f3bf 8f6f 	isb	sy
 800551a:	df00      	svc	0
 800551c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800551e:	0000      	.short	0x0000
 8005520:	e000ed08 	.word	0xe000ed08

08005524 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005524:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005534 <vPortEnableVFP+0x10>
 8005528:	6801      	ldr	r1, [r0, #0]
 800552a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800552e:	6001      	str	r1, [r0, #0]
 8005530:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005532:	0000      	.short	0x0000
 8005534:	e000ed88 	.word	0xe000ed88

08005538 <prvTaskExitError>:
volatile uint32_t ulDummy = 0;
 8005538:	2300      	movs	r3, #0
{
 800553a:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800553c:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800553e:	4b0d      	ldr	r3, [pc, #52]	; (8005574 <prvTaskExitError+0x3c>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	3301      	adds	r3, #1
 8005544:	d008      	beq.n	8005558 <prvTaskExitError+0x20>
 8005546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	e7fe      	b.n	8005556 <prvTaskExitError+0x1e>
 8005558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800555c:	f383 8811 	msr	BASEPRI, r3
 8005560:	f3bf 8f6f 	isb	sy
 8005564:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 8005568:	9b01      	ldr	r3, [sp, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d0fc      	beq.n	8005568 <prvTaskExitError+0x30>
}
 800556e:	b002      	add	sp, #8
 8005570:	4770      	bx	lr
 8005572:	bf00      	nop
 8005574:	24000070 	.word	0x24000070

08005578 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005578:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800557c:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005580:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8005584:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005586:	6403      	str	r3, [r0, #64]	; 0x40
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005588:	4b03      	ldr	r3, [pc, #12]	; (8005598 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800558a:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800558c:	6383      	str	r3, [r0, #56]	; 0x38
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800558e:	f06f 0302 	mvn.w	r3, #2
 8005592:	6203      	str	r3, [r0, #32]
}
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	08005539 	.word	0x08005539
 800559c:	00000000 	.word	0x00000000

080055a0 <SVC_Handler>:
	__asm volatile (
 80055a0:	4b07      	ldr	r3, [pc, #28]	; (80055c0 <pxCurrentTCBConst2>)
 80055a2:	6819      	ldr	r1, [r3, #0]
 80055a4:	6808      	ldr	r0, [r1, #0]
 80055a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055aa:	f380 8809 	msr	PSP, r0
 80055ae:	f3bf 8f6f 	isb	sy
 80055b2:	f04f 0000 	mov.w	r0, #0
 80055b6:	f380 8811 	msr	BASEPRI, r0
 80055ba:	4770      	bx	lr
 80055bc:	f3af 8000 	nop.w

080055c0 <pxCurrentTCBConst2>:
 80055c0:	24000a00 	.word	0x24000a00

080055c4 <vPortEnterCritical>:
 80055c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c8:	f383 8811 	msr	BASEPRI, r3
 80055cc:	f3bf 8f6f 	isb	sy
 80055d0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80055d4:	4a0a      	ldr	r2, [pc, #40]	; (8005600 <vPortEnterCritical+0x3c>)
 80055d6:	6813      	ldr	r3, [r2, #0]
 80055d8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 80055da:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80055dc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80055de:	d10e      	bne.n	80055fe <vPortEnterCritical+0x3a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80055e0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80055e4:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	b143      	cbz	r3, 80055fe <vPortEnterCritical+0x3a>
 80055ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f0:	f383 8811 	msr	BASEPRI, r3
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	e7fe      	b.n	80055fc <vPortEnterCritical+0x38>
}
 80055fe:	4770      	bx	lr
 8005600:	24000070 	.word	0x24000070

08005604 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8005604:	4a08      	ldr	r2, [pc, #32]	; (8005628 <vPortExitCritical+0x24>)
 8005606:	6813      	ldr	r3, [r2, #0]
 8005608:	b943      	cbnz	r3, 800561c <vPortExitCritical+0x18>
 800560a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560e:	f383 8811 	msr	BASEPRI, r3
 8005612:	f3bf 8f6f 	isb	sy
 8005616:	f3bf 8f4f 	dsb	sy
 800561a:	e7fe      	b.n	800561a <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800561c:	3b01      	subs	r3, #1
 800561e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005620:	b90b      	cbnz	r3, 8005626 <vPortExitCritical+0x22>
	__asm volatile
 8005622:	f383 8811 	msr	BASEPRI, r3
}
 8005626:	4770      	bx	lr
 8005628:	24000070 	.word	0x24000070
 800562c:	00000000 	.word	0x00000000

08005630 <PendSV_Handler>:
	__asm volatile
 8005630:	f3ef 8009 	mrs	r0, PSP
 8005634:	f3bf 8f6f 	isb	sy
 8005638:	4b15      	ldr	r3, [pc, #84]	; (8005690 <pxCurrentTCBConst>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	f01e 0f10 	tst.w	lr, #16
 8005640:	bf08      	it	eq
 8005642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800564a:	6010      	str	r0, [r2, #0]
 800564c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005650:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005654:	f380 8811 	msr	BASEPRI, r0
 8005658:	f3bf 8f4f 	dsb	sy
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f7ff fc0a 	bl	8004e78 <vTaskSwitchContext>
 8005664:	f04f 0000 	mov.w	r0, #0
 8005668:	f380 8811 	msr	BASEPRI, r0
 800566c:	bc09      	pop	{r0, r3}
 800566e:	6819      	ldr	r1, [r3, #0]
 8005670:	6808      	ldr	r0, [r1, #0]
 8005672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005676:	f01e 0f10 	tst.w	lr, #16
 800567a:	bf08      	it	eq
 800567c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005680:	f380 8809 	msr	PSP, r0
 8005684:	f3bf 8f6f 	isb	sy
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	f3af 8000 	nop.w

08005690 <pxCurrentTCBConst>:
 8005690:	24000a00 	.word	0x24000a00

08005694 <xPortSysTickHandler>:
{
 8005694:	b508      	push	{r3, lr}
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80056a6:	f7ff fab9 	bl	8004c1c <xTaskIncrementTick>
 80056aa:	b128      	cbz	r0, 80056b8 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80056ac:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80056b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056b4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 80056b8:	2300      	movs	r3, #0
 80056ba:	f383 8811 	msr	BASEPRI, r3
}
 80056be:	bd08      	pop	{r3, pc}

080056c0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80056c0:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 80056c4:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80056c6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80056ca:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80056cc:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80056ce:	4b04      	ldr	r3, [pc, #16]	; (80056e0 <vPortSetupTimerInterrupt+0x20>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80056d6:	3b01      	subs	r3, #1
 80056d8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80056da:	2307      	movs	r3, #7
 80056dc:	6113      	str	r3, [r2, #16]
}
 80056de:	4770      	bx	lr
 80056e0:	24000000 	.word	0x24000000

080056e4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80056e4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
{
 80056e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80056ea:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	; 0xd00
 80056ee:	4a3a      	ldr	r2, [pc, #232]	; (80057d8 <xPortStartScheduler+0xf4>)
 80056f0:	4291      	cmp	r1, r2
 80056f2:	d108      	bne.n	8005706 <xPortStartScheduler+0x22>
	__asm volatile
 80056f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f8:	f383 8811 	msr	BASEPRI, r3
 80056fc:	f3bf 8f6f 	isb	sy
 8005700:	f3bf 8f4f 	dsb	sy
 8005704:	e7fe      	b.n	8005704 <xPortStartScheduler+0x20>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005706:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 800570a:	4b34      	ldr	r3, [pc, #208]	; (80057dc <xPortStartScheduler+0xf8>)
 800570c:	429a      	cmp	r2, r3
 800570e:	d108      	bne.n	8005722 <xPortStartScheduler+0x3e>
 8005710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005714:	f383 8811 	msr	BASEPRI, r3
 8005718:	f3bf 8f6f 	isb	sy
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	e7fe      	b.n	8005720 <xPortStartScheduler+0x3c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005722:	4b2f      	ldr	r3, [pc, #188]	; (80057e0 <xPortStartScheduler+0xfc>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005724:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005726:	781a      	ldrb	r2, [r3, #0]
 8005728:	b2d2      	uxtb	r2, r2
 800572a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800572c:	22ff      	movs	r2, #255	; 0xff
 800572e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005730:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005732:	4a2c      	ldr	r2, [pc, #176]	; (80057e4 <xPortStartScheduler+0x100>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005734:	b2db      	uxtb	r3, r3
 8005736:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800573a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800573e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005742:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005744:	2307      	movs	r3, #7
 8005746:	4a28      	ldr	r2, [pc, #160]	; (80057e8 <xPortStartScheduler+0x104>)
 8005748:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800574a:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800574e:	1e5c      	subs	r4, r3, #1
 8005750:	0600      	lsls	r0, r0, #24
 8005752:	d40c      	bmi.n	800576e <xPortStartScheduler+0x8a>
 8005754:	b111      	cbz	r1, 800575c <xPortStartScheduler+0x78>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005756:	2b03      	cmp	r3, #3
 8005758:	6013      	str	r3, [r2, #0]
 800575a:	d011      	beq.n	8005780 <xPortStartScheduler+0x9c>
 800575c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005760:	f383 8811 	msr	BASEPRI, r3
 8005764:	f3bf 8f6f 	isb	sy
 8005768:	f3bf 8f4f 	dsb	sy
 800576c:	e7fe      	b.n	800576c <xPortStartScheduler+0x88>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800576e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005772:	2101      	movs	r1, #1
 8005774:	005b      	lsls	r3, r3, #1
 8005776:	b2db      	uxtb	r3, r3
 8005778:	f88d 3003 	strb.w	r3, [sp, #3]
 800577c:	4623      	mov	r3, r4
 800577e:	e7e4      	b.n	800574a <xPortStartScheduler+0x66>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005780:	f44f 7340 	mov.w	r3, #768	; 0x300
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005784:	f04f 24e0 	mov.w	r4, #3758153728	; 0xe000e000
	uxCriticalNesting = 0;
 8005788:	2500      	movs	r5, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800578a:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800578c:	9b01      	ldr	r3, [sp, #4]
 800578e:	4a14      	ldr	r2, [pc, #80]	; (80057e0 <xPortStartScheduler+0xfc>)
 8005790:	b2db      	uxtb	r3, r3
 8005792:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005794:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 8005798:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800579c:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80057a0:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	; 0xd20
 80057a4:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80057a8:	f8c4 3d20 	str.w	r3, [r4, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 80057ac:	f7ff ff88 	bl	80056c0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80057b0:	4b0e      	ldr	r3, [pc, #56]	; (80057ec <xPortStartScheduler+0x108>)
 80057b2:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 80057b4:	f7ff feb6 	bl	8005524 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80057b8:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	; 0xf34
 80057bc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80057c0:	f8c4 3f34 	str.w	r3, [r4, #3892]	; 0xf34
	prvPortStartFirstTask();
 80057c4:	f7ff fe9a 	bl	80054fc <prvPortStartFirstTask>
	vTaskSwitchContext();
 80057c8:	f7ff fb56 	bl	8004e78 <vTaskSwitchContext>
}
 80057cc:	4628      	mov	r0, r5
	prvTaskExitError();
 80057ce:	f7ff feb3 	bl	8005538 <prvTaskExitError>
}
 80057d2:	b003      	add	sp, #12
 80057d4:	bd30      	pop	{r4, r5, pc}
 80057d6:	bf00      	nop
 80057d8:	410fc271 	.word	0x410fc271
 80057dc:	410fc270 	.word	0x410fc270
 80057e0:	e000e400 	.word	0xe000e400
 80057e4:	24001028 	.word	0x24001028
 80057e8:	2400102c 	.word	0x2400102c
 80057ec:	24000070 	.word	0x24000070

080057f0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80057f0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80057f4:	2b0f      	cmp	r3, #15
 80057f6:	d90e      	bls.n	8005816 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80057f8:	4a11      	ldr	r2, [pc, #68]	; (8005840 <vPortValidateInterruptPriority+0x50>)
 80057fa:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80057fc:	4a11      	ldr	r2, [pc, #68]	; (8005844 <vPortValidateInterruptPriority+0x54>)
 80057fe:	7812      	ldrb	r2, [r2, #0]
 8005800:	429a      	cmp	r2, r3
 8005802:	d908      	bls.n	8005816 <vPortValidateInterruptPriority+0x26>
 8005804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005808:	f383 8811 	msr	BASEPRI, r3
 800580c:	f3bf 8f6f 	isb	sy
 8005810:	f3bf 8f4f 	dsb	sy
 8005814:	e7fe      	b.n	8005814 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005816:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800581a:	4a0b      	ldr	r2, [pc, #44]	; (8005848 <vPortValidateInterruptPriority+0x58>)
 800581c:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 8005820:	6812      	ldr	r2, [r2, #0]
 8005822:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005826:	4293      	cmp	r3, r2
 8005828:	d908      	bls.n	800583c <vPortValidateInterruptPriority+0x4c>
 800582a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582e:	f383 8811 	msr	BASEPRI, r3
 8005832:	f3bf 8f6f 	isb	sy
 8005836:	f3bf 8f4f 	dsb	sy
 800583a:	e7fe      	b.n	800583a <vPortValidateInterruptPriority+0x4a>
	}
 800583c:	4770      	bx	lr
 800583e:	bf00      	nop
 8005840:	e000e3f0 	.word	0xe000e3f0
 8005844:	24001028 	.word	0x24001028
 8005848:	2400102c 	.word	0x2400102c

0800584c <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800584c:	4b0f      	ldr	r3, [pc, #60]	; (800588c <prvInsertBlockIntoFreeList+0x40>)
{
 800584e:	b510      	push	{r4, lr}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005850:	461a      	mov	r2, r3
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4283      	cmp	r3, r0
 8005856:	d3fb      	bcc.n	8005850 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005858:	6854      	ldr	r4, [r2, #4]
 800585a:	1911      	adds	r1, r2, r4
 800585c:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800585e:	bf01      	itttt	eq
 8005860:	6841      	ldreq	r1, [r0, #4]
 8005862:	4610      	moveq	r0, r2
 8005864:	1909      	addeq	r1, r1, r4
 8005866:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005868:	6844      	ldr	r4, [r0, #4]
 800586a:	1901      	adds	r1, r0, r4
 800586c:	428b      	cmp	r3, r1
 800586e:	d107      	bne.n	8005880 <prvInsertBlockIntoFreeList+0x34>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005870:	4907      	ldr	r1, [pc, #28]	; (8005890 <prvInsertBlockIntoFreeList+0x44>)
 8005872:	6809      	ldr	r1, [r1, #0]
 8005874:	428b      	cmp	r3, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005876:	bf1f      	itttt	ne
 8005878:	6859      	ldrne	r1, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800587a:	681b      	ldrne	r3, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800587c:	1909      	addne	r1, r1, r4
 800587e:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005880:	4290      	cmp	r0, r2
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005882:	6003      	str	r3, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005884:	bf18      	it	ne
 8005886:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005888:	bd10      	pop	{r4, pc}
 800588a:	bf00      	nop
 800588c:	240fb048 	.word	0x240fb048
 8005890:	24001030 	.word	0x24001030

08005894 <pvPortMalloc>:
{
 8005894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005898:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800589a:	f7ff f9b1 	bl	8004c00 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800589e:	4842      	ldr	r0, [pc, #264]	; (80059a8 <pvPortMalloc+0x114>)
 80058a0:	4d42      	ldr	r5, [pc, #264]	; (80059ac <pvPortMalloc+0x118>)
 80058a2:	6803      	ldr	r3, [r0, #0]
 80058a4:	bb0b      	cbnz	r3, 80058ea <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 80058a6:	4942      	ldr	r1, [pc, #264]	; (80059b0 <pvPortMalloc+0x11c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80058a8:	074e      	lsls	r6, r1, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80058aa:	4e42      	ldr	r6, [pc, #264]	; (80059b4 <pvPortMalloc+0x120>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80058ac:	bf1b      	ittet	ne
 80058ae:	1dcb      	addne	r3, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80058b0:	f501 227a 	addne.w	r2, r1, #1024000	; 0xfa000
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80058b4:	f44f 227a 	moveq.w	r2, #1024000	; 0xfa000
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058b8:	f023 0307 	bicne.w	r3, r3, #7
 80058bc:	bf1c      	itt	ne
 80058be:	4619      	movne	r1, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80058c0:	1ad2      	subne	r2, r2, r3
	xStart.xBlockSize = ( size_t ) 0;
 80058c2:	2300      	movs	r3, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80058c4:	440a      	add	r2, r1
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80058c6:	6031      	str	r1, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80058c8:	6073      	str	r3, [r6, #4]
	uxAddress -= xHeapStructSize;
 80058ca:	3a08      	subs	r2, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058cc:	f022 0207 	bic.w	r2, r2, #7
	pxEnd->pxNextFreeBlock = NULL;
 80058d0:	e9c2 3300 	strd	r3, r3, [r2]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80058d4:	1a53      	subs	r3, r2, r1
	pxEnd = ( void * ) uxAddress;
 80058d6:	6002      	str	r2, [r0, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80058d8:	e9c1 2300 	strd	r2, r3, [r1]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80058dc:	4a36      	ldr	r2, [pc, #216]	; (80059b8 <pvPortMalloc+0x124>)
 80058de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80058e0:	4a36      	ldr	r2, [pc, #216]	; (80059bc <pvPortMalloc+0x128>)
 80058e2:	6013      	str	r3, [r2, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80058e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80058e8:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80058ea:	682f      	ldr	r7, [r5, #0]
 80058ec:	4227      	tst	r7, r4
 80058ee:	d155      	bne.n	800599c <pvPortMalloc+0x108>
			if( xWantedSize > 0 )
 80058f0:	2c00      	cmp	r4, #0
 80058f2:	d046      	beq.n	8005982 <pvPortMalloc+0xee>
				xWantedSize += xHeapStructSize;
 80058f4:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80058f8:	0761      	lsls	r1, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80058fa:	bf1c      	itt	ne
 80058fc:	f023 0307 	bicne.w	r3, r3, #7
 8005900:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005902:	2b00      	cmp	r3, #0
 8005904:	d04a      	beq.n	800599c <pvPortMalloc+0x108>
 8005906:	4c2d      	ldr	r4, [pc, #180]	; (80059bc <pvPortMalloc+0x128>)
 8005908:	6826      	ldr	r6, [r4, #0]
 800590a:	429e      	cmp	r6, r3
 800590c:	d346      	bcc.n	800599c <pvPortMalloc+0x108>
				pxBlock = xStart.pxNextFreeBlock;
 800590e:	4a29      	ldr	r2, [pc, #164]	; (80059b4 <pvPortMalloc+0x120>)
 8005910:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005912:	6869      	ldr	r1, [r5, #4]
 8005914:	4299      	cmp	r1, r3
 8005916:	d204      	bcs.n	8005922 <pvPortMalloc+0x8e>
 8005918:	f8d5 c000 	ldr.w	ip, [r5]
 800591c:	f1bc 0f00 	cmp.w	ip, #0
 8005920:	d115      	bne.n	800594e <pvPortMalloc+0xba>
				if( pxBlock != pxEnd )
 8005922:	6800      	ldr	r0, [r0, #0]
 8005924:	42a8      	cmp	r0, r5
 8005926:	d039      	beq.n	800599c <pvPortMalloc+0x108>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005928:	1ac9      	subs	r1, r1, r3
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800592a:	6828      	ldr	r0, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800592c:	f8d2 8000 	ldr.w	r8, [r2]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005930:	2910      	cmp	r1, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005932:	6010      	str	r0, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005934:	d912      	bls.n	800595c <pvPortMalloc+0xc8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005936:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005938:	0742      	lsls	r2, r0, #29
 800593a:	d00b      	beq.n	8005954 <pvPortMalloc+0xc0>
 800593c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005940:	f383 8811 	msr	BASEPRI, r3
 8005944:	f3bf 8f6f 	isb	sy
 8005948:	f3bf 8f4f 	dsb	sy
 800594c:	e7fe      	b.n	800594c <pvPortMalloc+0xb8>
 800594e:	462a      	mov	r2, r5
 8005950:	4665      	mov	r5, ip
 8005952:	e7de      	b.n	8005912 <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005954:	6041      	str	r1, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005956:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005958:	f7ff ff78 	bl	800584c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800595c:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800595e:	4916      	ldr	r1, [pc, #88]	; (80059b8 <pvPortMalloc+0x124>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005960:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005962:	431f      	orrs	r7, r3
					xNumberOfSuccessfulAllocations++;
 8005964:	4a16      	ldr	r2, [pc, #88]	; (80059c0 <pvPortMalloc+0x12c>)
					pxBlock->pxNextFreeBlock = NULL;
 8005966:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005968:	6808      	ldr	r0, [r1, #0]
					pxBlock->pxNextFreeBlock = NULL;
 800596a:	602b      	str	r3, [r5, #0]
					xNumberOfSuccessfulAllocations++;
 800596c:	6813      	ldr	r3, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800596e:	4286      	cmp	r6, r0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005970:	6026      	str	r6, [r4, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005972:	f108 0408 	add.w	r4, r8, #8
					xNumberOfSuccessfulAllocations++;
 8005976:	f103 0301 	add.w	r3, r3, #1
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800597a:	bf38      	it	cc
 800597c:	600e      	strcc	r6, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800597e:	606f      	str	r7, [r5, #4]
					xNumberOfSuccessfulAllocations++;
 8005980:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 8005982:	f7ff f9e1 	bl	8004d48 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005986:	0763      	lsls	r3, r4, #29
 8005988:	d00a      	beq.n	80059a0 <pvPortMalloc+0x10c>
 800598a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800598e:	f383 8811 	msr	BASEPRI, r3
 8005992:	f3bf 8f6f 	isb	sy
 8005996:	f3bf 8f4f 	dsb	sy
 800599a:	e7fe      	b.n	800599a <pvPortMalloc+0x106>
void *pvReturn = NULL;
 800599c:	2400      	movs	r4, #0
 800599e:	e7f0      	b.n	8005982 <pvPortMalloc+0xee>
}
 80059a0:	4620      	mov	r0, r4
 80059a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059a6:	bf00      	nop
 80059a8:	24001030 	.word	0x24001030
 80059ac:	240fb034 	.word	0x240fb034
 80059b0:	24001034 	.word	0x24001034
 80059b4:	240fb048 	.word	0x240fb048
 80059b8:	240fb03c 	.word	0x240fb03c
 80059bc:	240fb038 	.word	0x240fb038
 80059c0:	240fb040 	.word	0x240fb040

080059c4 <vPortFree>:
{
 80059c4:	b510      	push	{r4, lr}
	if( pv != NULL )
 80059c6:	4604      	mov	r4, r0
 80059c8:	b390      	cbz	r0, 8005a30 <vPortFree+0x6c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80059ca:	4a1a      	ldr	r2, [pc, #104]	; (8005a34 <vPortFree+0x70>)
 80059cc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	4213      	tst	r3, r2
 80059d4:	d108      	bne.n	80059e8 <vPortFree+0x24>
 80059d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059da:	f383 8811 	msr	BASEPRI, r3
 80059de:	f3bf 8f6f 	isb	sy
 80059e2:	f3bf 8f4f 	dsb	sy
 80059e6:	e7fe      	b.n	80059e6 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80059e8:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80059ec:	b141      	cbz	r1, 8005a00 <vPortFree+0x3c>
 80059ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059f2:	f383 8811 	msr	BASEPRI, r3
 80059f6:	f3bf 8f6f 	isb	sy
 80059fa:	f3bf 8f4f 	dsb	sy
 80059fe:	e7fe      	b.n	80059fe <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a00:	ea23 0302 	bic.w	r3, r3, r2
 8005a04:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8005a08:	f7ff f8fa 	bl	8004c00 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a0c:	4a0a      	ldr	r2, [pc, #40]	; (8005a38 <vPortFree+0x74>)
 8005a0e:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a12:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a16:	6811      	ldr	r1, [r2, #0]
 8005a18:	440b      	add	r3, r1
 8005a1a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a1c:	f7ff ff16 	bl	800584c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005a20:	4a06      	ldr	r2, [pc, #24]	; (8005a3c <vPortFree+0x78>)
 8005a22:	6813      	ldr	r3, [r2, #0]
 8005a24:	3301      	adds	r3, #1
}
 8005a26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					xNumberOfSuccessfulFrees++;
 8005a2a:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8005a2c:	f7ff b98c 	b.w	8004d48 <xTaskResumeAll>
}
 8005a30:	bd10      	pop	{r4, pc}
 8005a32:	bf00      	nop
 8005a34:	240fb034 	.word	0x240fb034
 8005a38:	240fb038 	.word	0x240fb038
 8005a3c:	240fb044 	.word	0x240fb044

08005a40 <__errno>:
 8005a40:	4b01      	ldr	r3, [pc, #4]	; (8005a48 <__errno+0x8>)
 8005a42:	6818      	ldr	r0, [r3, #0]
 8005a44:	4770      	bx	lr
 8005a46:	bf00      	nop
 8005a48:	24000074 	.word	0x24000074

08005a4c <__libc_init_array>:
 8005a4c:	b570      	push	{r4, r5, r6, lr}
 8005a4e:	4d0d      	ldr	r5, [pc, #52]	; (8005a84 <__libc_init_array+0x38>)
 8005a50:	4c0d      	ldr	r4, [pc, #52]	; (8005a88 <__libc_init_array+0x3c>)
 8005a52:	1b64      	subs	r4, r4, r5
 8005a54:	10a4      	asrs	r4, r4, #2
 8005a56:	2600      	movs	r6, #0
 8005a58:	42a6      	cmp	r6, r4
 8005a5a:	d109      	bne.n	8005a70 <__libc_init_array+0x24>
 8005a5c:	4d0b      	ldr	r5, [pc, #44]	; (8005a8c <__libc_init_array+0x40>)
 8005a5e:	4c0c      	ldr	r4, [pc, #48]	; (8005a90 <__libc_init_array+0x44>)
 8005a60:	f003 f81a 	bl	8008a98 <_init>
 8005a64:	1b64      	subs	r4, r4, r5
 8005a66:	10a4      	asrs	r4, r4, #2
 8005a68:	2600      	movs	r6, #0
 8005a6a:	42a6      	cmp	r6, r4
 8005a6c:	d105      	bne.n	8005a7a <__libc_init_array+0x2e>
 8005a6e:	bd70      	pop	{r4, r5, r6, pc}
 8005a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a74:	4798      	blx	r3
 8005a76:	3601      	adds	r6, #1
 8005a78:	e7ee      	b.n	8005a58 <__libc_init_array+0xc>
 8005a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a7e:	4798      	blx	r3
 8005a80:	3601      	adds	r6, #1
 8005a82:	e7f2      	b.n	8005a6a <__libc_init_array+0x1e>
 8005a84:	0800a298 	.word	0x0800a298
 8005a88:	0800a298 	.word	0x0800a298
 8005a8c:	0800a298 	.word	0x0800a298
 8005a90:	0800a29c 	.word	0x0800a29c

08005a94 <memcpy>:
 8005a94:	440a      	add	r2, r1
 8005a96:	4291      	cmp	r1, r2
 8005a98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005a9c:	d100      	bne.n	8005aa0 <memcpy+0xc>
 8005a9e:	4770      	bx	lr
 8005aa0:	b510      	push	{r4, lr}
 8005aa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005aa6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aaa:	4291      	cmp	r1, r2
 8005aac:	d1f9      	bne.n	8005aa2 <memcpy+0xe>
 8005aae:	bd10      	pop	{r4, pc}

08005ab0 <memset>:
 8005ab0:	4402      	add	r2, r0
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d100      	bne.n	8005aba <memset+0xa>
 8005ab8:	4770      	bx	lr
 8005aba:	f803 1b01 	strb.w	r1, [r3], #1
 8005abe:	e7f9      	b.n	8005ab4 <memset+0x4>

08005ac0 <__cvt>:
 8005ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ac2:	ed2d 8b02 	vpush	{d8}
 8005ac6:	eeb0 8b40 	vmov.f64	d8, d0
 8005aca:	b085      	sub	sp, #20
 8005acc:	4617      	mov	r7, r2
 8005ace:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005ad0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005ad2:	ee18 2a90 	vmov	r2, s17
 8005ad6:	f025 0520 	bic.w	r5, r5, #32
 8005ada:	2a00      	cmp	r2, #0
 8005adc:	bfb6      	itet	lt
 8005ade:	222d      	movlt	r2, #45	; 0x2d
 8005ae0:	2200      	movge	r2, #0
 8005ae2:	eeb1 8b40 	vneglt.f64	d8, d0
 8005ae6:	2d46      	cmp	r5, #70	; 0x46
 8005ae8:	460c      	mov	r4, r1
 8005aea:	701a      	strb	r2, [r3, #0]
 8005aec:	d004      	beq.n	8005af8 <__cvt+0x38>
 8005aee:	2d45      	cmp	r5, #69	; 0x45
 8005af0:	d100      	bne.n	8005af4 <__cvt+0x34>
 8005af2:	3401      	adds	r4, #1
 8005af4:	2102      	movs	r1, #2
 8005af6:	e000      	b.n	8005afa <__cvt+0x3a>
 8005af8:	2103      	movs	r1, #3
 8005afa:	ab03      	add	r3, sp, #12
 8005afc:	9301      	str	r3, [sp, #4]
 8005afe:	ab02      	add	r3, sp, #8
 8005b00:	9300      	str	r3, [sp, #0]
 8005b02:	4622      	mov	r2, r4
 8005b04:	4633      	mov	r3, r6
 8005b06:	eeb0 0b48 	vmov.f64	d0, d8
 8005b0a:	f000 fe25 	bl	8006758 <_dtoa_r>
 8005b0e:	2d47      	cmp	r5, #71	; 0x47
 8005b10:	d101      	bne.n	8005b16 <__cvt+0x56>
 8005b12:	07fb      	lsls	r3, r7, #31
 8005b14:	d51a      	bpl.n	8005b4c <__cvt+0x8c>
 8005b16:	2d46      	cmp	r5, #70	; 0x46
 8005b18:	eb00 0204 	add.w	r2, r0, r4
 8005b1c:	d10c      	bne.n	8005b38 <__cvt+0x78>
 8005b1e:	7803      	ldrb	r3, [r0, #0]
 8005b20:	2b30      	cmp	r3, #48	; 0x30
 8005b22:	d107      	bne.n	8005b34 <__cvt+0x74>
 8005b24:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b2c:	bf1c      	itt	ne
 8005b2e:	f1c4 0401 	rsbne	r4, r4, #1
 8005b32:	6034      	strne	r4, [r6, #0]
 8005b34:	6833      	ldr	r3, [r6, #0]
 8005b36:	441a      	add	r2, r3
 8005b38:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b40:	bf08      	it	eq
 8005b42:	9203      	streq	r2, [sp, #12]
 8005b44:	2130      	movs	r1, #48	; 0x30
 8005b46:	9b03      	ldr	r3, [sp, #12]
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d307      	bcc.n	8005b5c <__cvt+0x9c>
 8005b4c:	9b03      	ldr	r3, [sp, #12]
 8005b4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b50:	1a1b      	subs	r3, r3, r0
 8005b52:	6013      	str	r3, [r2, #0]
 8005b54:	b005      	add	sp, #20
 8005b56:	ecbd 8b02 	vpop	{d8}
 8005b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b5c:	1c5c      	adds	r4, r3, #1
 8005b5e:	9403      	str	r4, [sp, #12]
 8005b60:	7019      	strb	r1, [r3, #0]
 8005b62:	e7f0      	b.n	8005b46 <__cvt+0x86>

08005b64 <__exponent>:
 8005b64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b66:	4603      	mov	r3, r0
 8005b68:	2900      	cmp	r1, #0
 8005b6a:	bfb8      	it	lt
 8005b6c:	4249      	neglt	r1, r1
 8005b6e:	f803 2b02 	strb.w	r2, [r3], #2
 8005b72:	bfb4      	ite	lt
 8005b74:	222d      	movlt	r2, #45	; 0x2d
 8005b76:	222b      	movge	r2, #43	; 0x2b
 8005b78:	2909      	cmp	r1, #9
 8005b7a:	7042      	strb	r2, [r0, #1]
 8005b7c:	dd2a      	ble.n	8005bd4 <__exponent+0x70>
 8005b7e:	f10d 0407 	add.w	r4, sp, #7
 8005b82:	46a4      	mov	ip, r4
 8005b84:	270a      	movs	r7, #10
 8005b86:	46a6      	mov	lr, r4
 8005b88:	460a      	mov	r2, r1
 8005b8a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005b8e:	fb07 1516 	mls	r5, r7, r6, r1
 8005b92:	3530      	adds	r5, #48	; 0x30
 8005b94:	2a63      	cmp	r2, #99	; 0x63
 8005b96:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005b9a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b9e:	4631      	mov	r1, r6
 8005ba0:	dcf1      	bgt.n	8005b86 <__exponent+0x22>
 8005ba2:	3130      	adds	r1, #48	; 0x30
 8005ba4:	f1ae 0502 	sub.w	r5, lr, #2
 8005ba8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005bac:	1c44      	adds	r4, r0, #1
 8005bae:	4629      	mov	r1, r5
 8005bb0:	4561      	cmp	r1, ip
 8005bb2:	d30a      	bcc.n	8005bca <__exponent+0x66>
 8005bb4:	f10d 0209 	add.w	r2, sp, #9
 8005bb8:	eba2 020e 	sub.w	r2, r2, lr
 8005bbc:	4565      	cmp	r5, ip
 8005bbe:	bf88      	it	hi
 8005bc0:	2200      	movhi	r2, #0
 8005bc2:	4413      	add	r3, r2
 8005bc4:	1a18      	subs	r0, r3, r0
 8005bc6:	b003      	add	sp, #12
 8005bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bce:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005bd2:	e7ed      	b.n	8005bb0 <__exponent+0x4c>
 8005bd4:	2330      	movs	r3, #48	; 0x30
 8005bd6:	3130      	adds	r1, #48	; 0x30
 8005bd8:	7083      	strb	r3, [r0, #2]
 8005bda:	70c1      	strb	r1, [r0, #3]
 8005bdc:	1d03      	adds	r3, r0, #4
 8005bde:	e7f1      	b.n	8005bc4 <__exponent+0x60>

08005be0 <_printf_float>:
 8005be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005be4:	b08b      	sub	sp, #44	; 0x2c
 8005be6:	460c      	mov	r4, r1
 8005be8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005bec:	4616      	mov	r6, r2
 8005bee:	461f      	mov	r7, r3
 8005bf0:	4605      	mov	r5, r0
 8005bf2:	f001 fcd7 	bl	80075a4 <_localeconv_r>
 8005bf6:	f8d0 b000 	ldr.w	fp, [r0]
 8005bfa:	4658      	mov	r0, fp
 8005bfc:	f7fa fb82 	bl	8000304 <strlen>
 8005c00:	2300      	movs	r3, #0
 8005c02:	9308      	str	r3, [sp, #32]
 8005c04:	f8d8 3000 	ldr.w	r3, [r8]
 8005c08:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005c0c:	6822      	ldr	r2, [r4, #0]
 8005c0e:	3307      	adds	r3, #7
 8005c10:	f023 0307 	bic.w	r3, r3, #7
 8005c14:	f103 0108 	add.w	r1, r3, #8
 8005c18:	f8c8 1000 	str.w	r1, [r8]
 8005c1c:	4682      	mov	sl, r0
 8005c1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005c22:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8005c26:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8005e88 <_printf_float+0x2a8>
 8005c2a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8005c2e:	eeb0 6bc0 	vabs.f64	d6, d0
 8005c32:	eeb4 6b47 	vcmp.f64	d6, d7
 8005c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c3a:	dd24      	ble.n	8005c86 <_printf_float+0xa6>
 8005c3c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c44:	d502      	bpl.n	8005c4c <_printf_float+0x6c>
 8005c46:	232d      	movs	r3, #45	; 0x2d
 8005c48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c4c:	4b90      	ldr	r3, [pc, #576]	; (8005e90 <_printf_float+0x2b0>)
 8005c4e:	4891      	ldr	r0, [pc, #580]	; (8005e94 <_printf_float+0x2b4>)
 8005c50:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005c54:	bf94      	ite	ls
 8005c56:	4698      	movls	r8, r3
 8005c58:	4680      	movhi	r8, r0
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	6123      	str	r3, [r4, #16]
 8005c5e:	f022 0204 	bic.w	r2, r2, #4
 8005c62:	2300      	movs	r3, #0
 8005c64:	6022      	str	r2, [r4, #0]
 8005c66:	9304      	str	r3, [sp, #16]
 8005c68:	9700      	str	r7, [sp, #0]
 8005c6a:	4633      	mov	r3, r6
 8005c6c:	aa09      	add	r2, sp, #36	; 0x24
 8005c6e:	4621      	mov	r1, r4
 8005c70:	4628      	mov	r0, r5
 8005c72:	f000 f9d3 	bl	800601c <_printf_common>
 8005c76:	3001      	adds	r0, #1
 8005c78:	f040 808a 	bne.w	8005d90 <_printf_float+0x1b0>
 8005c7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c80:	b00b      	add	sp, #44	; 0x2c
 8005c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c86:	eeb4 0b40 	vcmp.f64	d0, d0
 8005c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c8e:	d709      	bvc.n	8005ca4 <_printf_float+0xc4>
 8005c90:	ee10 3a90 	vmov	r3, s1
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	bfbc      	itt	lt
 8005c98:	232d      	movlt	r3, #45	; 0x2d
 8005c9a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005c9e:	487e      	ldr	r0, [pc, #504]	; (8005e98 <_printf_float+0x2b8>)
 8005ca0:	4b7e      	ldr	r3, [pc, #504]	; (8005e9c <_printf_float+0x2bc>)
 8005ca2:	e7d5      	b.n	8005c50 <_printf_float+0x70>
 8005ca4:	6863      	ldr	r3, [r4, #4]
 8005ca6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005caa:	9104      	str	r1, [sp, #16]
 8005cac:	1c59      	adds	r1, r3, #1
 8005cae:	d13c      	bne.n	8005d2a <_printf_float+0x14a>
 8005cb0:	2306      	movs	r3, #6
 8005cb2:	6063      	str	r3, [r4, #4]
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	9303      	str	r3, [sp, #12]
 8005cb8:	ab08      	add	r3, sp, #32
 8005cba:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005cbe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005cc2:	ab07      	add	r3, sp, #28
 8005cc4:	6861      	ldr	r1, [r4, #4]
 8005cc6:	9300      	str	r3, [sp, #0]
 8005cc8:	6022      	str	r2, [r4, #0]
 8005cca:	f10d 031b 	add.w	r3, sp, #27
 8005cce:	4628      	mov	r0, r5
 8005cd0:	f7ff fef6 	bl	8005ac0 <__cvt>
 8005cd4:	9b04      	ldr	r3, [sp, #16]
 8005cd6:	9907      	ldr	r1, [sp, #28]
 8005cd8:	2b47      	cmp	r3, #71	; 0x47
 8005cda:	4680      	mov	r8, r0
 8005cdc:	d108      	bne.n	8005cf0 <_printf_float+0x110>
 8005cde:	1cc8      	adds	r0, r1, #3
 8005ce0:	db02      	blt.n	8005ce8 <_printf_float+0x108>
 8005ce2:	6863      	ldr	r3, [r4, #4]
 8005ce4:	4299      	cmp	r1, r3
 8005ce6:	dd41      	ble.n	8005d6c <_printf_float+0x18c>
 8005ce8:	f1a9 0902 	sub.w	r9, r9, #2
 8005cec:	fa5f f989 	uxtb.w	r9, r9
 8005cf0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005cf4:	d820      	bhi.n	8005d38 <_printf_float+0x158>
 8005cf6:	3901      	subs	r1, #1
 8005cf8:	464a      	mov	r2, r9
 8005cfa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005cfe:	9107      	str	r1, [sp, #28]
 8005d00:	f7ff ff30 	bl	8005b64 <__exponent>
 8005d04:	9a08      	ldr	r2, [sp, #32]
 8005d06:	9004      	str	r0, [sp, #16]
 8005d08:	1813      	adds	r3, r2, r0
 8005d0a:	2a01      	cmp	r2, #1
 8005d0c:	6123      	str	r3, [r4, #16]
 8005d0e:	dc02      	bgt.n	8005d16 <_printf_float+0x136>
 8005d10:	6822      	ldr	r2, [r4, #0]
 8005d12:	07d2      	lsls	r2, r2, #31
 8005d14:	d501      	bpl.n	8005d1a <_printf_float+0x13a>
 8005d16:	3301      	adds	r3, #1
 8005d18:	6123      	str	r3, [r4, #16]
 8005d1a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d0a2      	beq.n	8005c68 <_printf_float+0x88>
 8005d22:	232d      	movs	r3, #45	; 0x2d
 8005d24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d28:	e79e      	b.n	8005c68 <_printf_float+0x88>
 8005d2a:	9904      	ldr	r1, [sp, #16]
 8005d2c:	2947      	cmp	r1, #71	; 0x47
 8005d2e:	d1c1      	bne.n	8005cb4 <_printf_float+0xd4>
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d1bf      	bne.n	8005cb4 <_printf_float+0xd4>
 8005d34:	2301      	movs	r3, #1
 8005d36:	e7bc      	b.n	8005cb2 <_printf_float+0xd2>
 8005d38:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005d3c:	d118      	bne.n	8005d70 <_printf_float+0x190>
 8005d3e:	2900      	cmp	r1, #0
 8005d40:	6863      	ldr	r3, [r4, #4]
 8005d42:	dd0b      	ble.n	8005d5c <_printf_float+0x17c>
 8005d44:	6121      	str	r1, [r4, #16]
 8005d46:	b913      	cbnz	r3, 8005d4e <_printf_float+0x16e>
 8005d48:	6822      	ldr	r2, [r4, #0]
 8005d4a:	07d0      	lsls	r0, r2, #31
 8005d4c:	d502      	bpl.n	8005d54 <_printf_float+0x174>
 8005d4e:	3301      	adds	r3, #1
 8005d50:	440b      	add	r3, r1
 8005d52:	6123      	str	r3, [r4, #16]
 8005d54:	2300      	movs	r3, #0
 8005d56:	65a1      	str	r1, [r4, #88]	; 0x58
 8005d58:	9304      	str	r3, [sp, #16]
 8005d5a:	e7de      	b.n	8005d1a <_printf_float+0x13a>
 8005d5c:	b913      	cbnz	r3, 8005d64 <_printf_float+0x184>
 8005d5e:	6822      	ldr	r2, [r4, #0]
 8005d60:	07d2      	lsls	r2, r2, #31
 8005d62:	d501      	bpl.n	8005d68 <_printf_float+0x188>
 8005d64:	3302      	adds	r3, #2
 8005d66:	e7f4      	b.n	8005d52 <_printf_float+0x172>
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e7f2      	b.n	8005d52 <_printf_float+0x172>
 8005d6c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005d70:	9b08      	ldr	r3, [sp, #32]
 8005d72:	4299      	cmp	r1, r3
 8005d74:	db05      	blt.n	8005d82 <_printf_float+0x1a2>
 8005d76:	6823      	ldr	r3, [r4, #0]
 8005d78:	6121      	str	r1, [r4, #16]
 8005d7a:	07d8      	lsls	r0, r3, #31
 8005d7c:	d5ea      	bpl.n	8005d54 <_printf_float+0x174>
 8005d7e:	1c4b      	adds	r3, r1, #1
 8005d80:	e7e7      	b.n	8005d52 <_printf_float+0x172>
 8005d82:	2900      	cmp	r1, #0
 8005d84:	bfd4      	ite	le
 8005d86:	f1c1 0202 	rsble	r2, r1, #2
 8005d8a:	2201      	movgt	r2, #1
 8005d8c:	4413      	add	r3, r2
 8005d8e:	e7e0      	b.n	8005d52 <_printf_float+0x172>
 8005d90:	6823      	ldr	r3, [r4, #0]
 8005d92:	055a      	lsls	r2, r3, #21
 8005d94:	d407      	bmi.n	8005da6 <_printf_float+0x1c6>
 8005d96:	6923      	ldr	r3, [r4, #16]
 8005d98:	4642      	mov	r2, r8
 8005d9a:	4631      	mov	r1, r6
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	47b8      	blx	r7
 8005da0:	3001      	adds	r0, #1
 8005da2:	d12a      	bne.n	8005dfa <_printf_float+0x21a>
 8005da4:	e76a      	b.n	8005c7c <_printf_float+0x9c>
 8005da6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005daa:	f240 80e2 	bls.w	8005f72 <_printf_float+0x392>
 8005dae:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005db2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dba:	d133      	bne.n	8005e24 <_printf_float+0x244>
 8005dbc:	4a38      	ldr	r2, [pc, #224]	; (8005ea0 <_printf_float+0x2c0>)
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	4631      	mov	r1, r6
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	47b8      	blx	r7
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	f43f af58 	beq.w	8005c7c <_printf_float+0x9c>
 8005dcc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	db02      	blt.n	8005dda <_printf_float+0x1fa>
 8005dd4:	6823      	ldr	r3, [r4, #0]
 8005dd6:	07d8      	lsls	r0, r3, #31
 8005dd8:	d50f      	bpl.n	8005dfa <_printf_float+0x21a>
 8005dda:	4653      	mov	r3, sl
 8005ddc:	465a      	mov	r2, fp
 8005dde:	4631      	mov	r1, r6
 8005de0:	4628      	mov	r0, r5
 8005de2:	47b8      	blx	r7
 8005de4:	3001      	adds	r0, #1
 8005de6:	f43f af49 	beq.w	8005c7c <_printf_float+0x9c>
 8005dea:	f04f 0800 	mov.w	r8, #0
 8005dee:	f104 091a 	add.w	r9, r4, #26
 8005df2:	9b08      	ldr	r3, [sp, #32]
 8005df4:	3b01      	subs	r3, #1
 8005df6:	4543      	cmp	r3, r8
 8005df8:	dc09      	bgt.n	8005e0e <_printf_float+0x22e>
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	079b      	lsls	r3, r3, #30
 8005dfe:	f100 8108 	bmi.w	8006012 <_printf_float+0x432>
 8005e02:	68e0      	ldr	r0, [r4, #12]
 8005e04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e06:	4298      	cmp	r0, r3
 8005e08:	bfb8      	it	lt
 8005e0a:	4618      	movlt	r0, r3
 8005e0c:	e738      	b.n	8005c80 <_printf_float+0xa0>
 8005e0e:	2301      	movs	r3, #1
 8005e10:	464a      	mov	r2, r9
 8005e12:	4631      	mov	r1, r6
 8005e14:	4628      	mov	r0, r5
 8005e16:	47b8      	blx	r7
 8005e18:	3001      	adds	r0, #1
 8005e1a:	f43f af2f 	beq.w	8005c7c <_printf_float+0x9c>
 8005e1e:	f108 0801 	add.w	r8, r8, #1
 8005e22:	e7e6      	b.n	8005df2 <_printf_float+0x212>
 8005e24:	9b07      	ldr	r3, [sp, #28]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	dc3c      	bgt.n	8005ea4 <_printf_float+0x2c4>
 8005e2a:	4a1d      	ldr	r2, [pc, #116]	; (8005ea0 <_printf_float+0x2c0>)
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	4631      	mov	r1, r6
 8005e30:	4628      	mov	r0, r5
 8005e32:	47b8      	blx	r7
 8005e34:	3001      	adds	r0, #1
 8005e36:	f43f af21 	beq.w	8005c7c <_printf_float+0x9c>
 8005e3a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	d102      	bne.n	8005e48 <_printf_float+0x268>
 8005e42:	6823      	ldr	r3, [r4, #0]
 8005e44:	07d9      	lsls	r1, r3, #31
 8005e46:	d5d8      	bpl.n	8005dfa <_printf_float+0x21a>
 8005e48:	4653      	mov	r3, sl
 8005e4a:	465a      	mov	r2, fp
 8005e4c:	4631      	mov	r1, r6
 8005e4e:	4628      	mov	r0, r5
 8005e50:	47b8      	blx	r7
 8005e52:	3001      	adds	r0, #1
 8005e54:	f43f af12 	beq.w	8005c7c <_printf_float+0x9c>
 8005e58:	f04f 0900 	mov.w	r9, #0
 8005e5c:	f104 0a1a 	add.w	sl, r4, #26
 8005e60:	9b07      	ldr	r3, [sp, #28]
 8005e62:	425b      	negs	r3, r3
 8005e64:	454b      	cmp	r3, r9
 8005e66:	dc01      	bgt.n	8005e6c <_printf_float+0x28c>
 8005e68:	9b08      	ldr	r3, [sp, #32]
 8005e6a:	e795      	b.n	8005d98 <_printf_float+0x1b8>
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	4652      	mov	r2, sl
 8005e70:	4631      	mov	r1, r6
 8005e72:	4628      	mov	r0, r5
 8005e74:	47b8      	blx	r7
 8005e76:	3001      	adds	r0, #1
 8005e78:	f43f af00 	beq.w	8005c7c <_printf_float+0x9c>
 8005e7c:	f109 0901 	add.w	r9, r9, #1
 8005e80:	e7ee      	b.n	8005e60 <_printf_float+0x280>
 8005e82:	bf00      	nop
 8005e84:	f3af 8000 	nop.w
 8005e88:	ffffffff 	.word	0xffffffff
 8005e8c:	7fefffff 	.word	0x7fefffff
 8005e90:	08009648 	.word	0x08009648
 8005e94:	0800964c 	.word	0x0800964c
 8005e98:	08009654 	.word	0x08009654
 8005e9c:	08009650 	.word	0x08009650
 8005ea0:	08009658 	.word	0x08009658
 8005ea4:	9a08      	ldr	r2, [sp, #32]
 8005ea6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	bfa8      	it	ge
 8005eac:	461a      	movge	r2, r3
 8005eae:	2a00      	cmp	r2, #0
 8005eb0:	4691      	mov	r9, r2
 8005eb2:	dc38      	bgt.n	8005f26 <_printf_float+0x346>
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	9305      	str	r3, [sp, #20]
 8005eb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ebc:	f104 021a 	add.w	r2, r4, #26
 8005ec0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ec2:	9905      	ldr	r1, [sp, #20]
 8005ec4:	9304      	str	r3, [sp, #16]
 8005ec6:	eba3 0309 	sub.w	r3, r3, r9
 8005eca:	428b      	cmp	r3, r1
 8005ecc:	dc33      	bgt.n	8005f36 <_printf_float+0x356>
 8005ece:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	db3c      	blt.n	8005f50 <_printf_float+0x370>
 8005ed6:	6823      	ldr	r3, [r4, #0]
 8005ed8:	07da      	lsls	r2, r3, #31
 8005eda:	d439      	bmi.n	8005f50 <_printf_float+0x370>
 8005edc:	9b08      	ldr	r3, [sp, #32]
 8005ede:	9a04      	ldr	r2, [sp, #16]
 8005ee0:	9907      	ldr	r1, [sp, #28]
 8005ee2:	1a9a      	subs	r2, r3, r2
 8005ee4:	eba3 0901 	sub.w	r9, r3, r1
 8005ee8:	4591      	cmp	r9, r2
 8005eea:	bfa8      	it	ge
 8005eec:	4691      	movge	r9, r2
 8005eee:	f1b9 0f00 	cmp.w	r9, #0
 8005ef2:	dc35      	bgt.n	8005f60 <_printf_float+0x380>
 8005ef4:	f04f 0800 	mov.w	r8, #0
 8005ef8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005efc:	f104 0a1a 	add.w	sl, r4, #26
 8005f00:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005f04:	1a9b      	subs	r3, r3, r2
 8005f06:	eba3 0309 	sub.w	r3, r3, r9
 8005f0a:	4543      	cmp	r3, r8
 8005f0c:	f77f af75 	ble.w	8005dfa <_printf_float+0x21a>
 8005f10:	2301      	movs	r3, #1
 8005f12:	4652      	mov	r2, sl
 8005f14:	4631      	mov	r1, r6
 8005f16:	4628      	mov	r0, r5
 8005f18:	47b8      	blx	r7
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	f43f aeae 	beq.w	8005c7c <_printf_float+0x9c>
 8005f20:	f108 0801 	add.w	r8, r8, #1
 8005f24:	e7ec      	b.n	8005f00 <_printf_float+0x320>
 8005f26:	4613      	mov	r3, r2
 8005f28:	4631      	mov	r1, r6
 8005f2a:	4642      	mov	r2, r8
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	47b8      	blx	r7
 8005f30:	3001      	adds	r0, #1
 8005f32:	d1bf      	bne.n	8005eb4 <_printf_float+0x2d4>
 8005f34:	e6a2      	b.n	8005c7c <_printf_float+0x9c>
 8005f36:	2301      	movs	r3, #1
 8005f38:	4631      	mov	r1, r6
 8005f3a:	4628      	mov	r0, r5
 8005f3c:	9204      	str	r2, [sp, #16]
 8005f3e:	47b8      	blx	r7
 8005f40:	3001      	adds	r0, #1
 8005f42:	f43f ae9b 	beq.w	8005c7c <_printf_float+0x9c>
 8005f46:	9b05      	ldr	r3, [sp, #20]
 8005f48:	9a04      	ldr	r2, [sp, #16]
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	9305      	str	r3, [sp, #20]
 8005f4e:	e7b7      	b.n	8005ec0 <_printf_float+0x2e0>
 8005f50:	4653      	mov	r3, sl
 8005f52:	465a      	mov	r2, fp
 8005f54:	4631      	mov	r1, r6
 8005f56:	4628      	mov	r0, r5
 8005f58:	47b8      	blx	r7
 8005f5a:	3001      	adds	r0, #1
 8005f5c:	d1be      	bne.n	8005edc <_printf_float+0x2fc>
 8005f5e:	e68d      	b.n	8005c7c <_printf_float+0x9c>
 8005f60:	9a04      	ldr	r2, [sp, #16]
 8005f62:	464b      	mov	r3, r9
 8005f64:	4442      	add	r2, r8
 8005f66:	4631      	mov	r1, r6
 8005f68:	4628      	mov	r0, r5
 8005f6a:	47b8      	blx	r7
 8005f6c:	3001      	adds	r0, #1
 8005f6e:	d1c1      	bne.n	8005ef4 <_printf_float+0x314>
 8005f70:	e684      	b.n	8005c7c <_printf_float+0x9c>
 8005f72:	9a08      	ldr	r2, [sp, #32]
 8005f74:	2a01      	cmp	r2, #1
 8005f76:	dc01      	bgt.n	8005f7c <_printf_float+0x39c>
 8005f78:	07db      	lsls	r3, r3, #31
 8005f7a:	d537      	bpl.n	8005fec <_printf_float+0x40c>
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	4642      	mov	r2, r8
 8005f80:	4631      	mov	r1, r6
 8005f82:	4628      	mov	r0, r5
 8005f84:	47b8      	blx	r7
 8005f86:	3001      	adds	r0, #1
 8005f88:	f43f ae78 	beq.w	8005c7c <_printf_float+0x9c>
 8005f8c:	4653      	mov	r3, sl
 8005f8e:	465a      	mov	r2, fp
 8005f90:	4631      	mov	r1, r6
 8005f92:	4628      	mov	r0, r5
 8005f94:	47b8      	blx	r7
 8005f96:	3001      	adds	r0, #1
 8005f98:	f43f ae70 	beq.w	8005c7c <_printf_float+0x9c>
 8005f9c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005fa0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fa8:	d01b      	beq.n	8005fe2 <_printf_float+0x402>
 8005faa:	9b08      	ldr	r3, [sp, #32]
 8005fac:	f108 0201 	add.w	r2, r8, #1
 8005fb0:	3b01      	subs	r3, #1
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	4628      	mov	r0, r5
 8005fb6:	47b8      	blx	r7
 8005fb8:	3001      	adds	r0, #1
 8005fba:	d10e      	bne.n	8005fda <_printf_float+0x3fa>
 8005fbc:	e65e      	b.n	8005c7c <_printf_float+0x9c>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	464a      	mov	r2, r9
 8005fc2:	4631      	mov	r1, r6
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	47b8      	blx	r7
 8005fc8:	3001      	adds	r0, #1
 8005fca:	f43f ae57 	beq.w	8005c7c <_printf_float+0x9c>
 8005fce:	f108 0801 	add.w	r8, r8, #1
 8005fd2:	9b08      	ldr	r3, [sp, #32]
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	4543      	cmp	r3, r8
 8005fd8:	dcf1      	bgt.n	8005fbe <_printf_float+0x3de>
 8005fda:	9b04      	ldr	r3, [sp, #16]
 8005fdc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005fe0:	e6db      	b.n	8005d9a <_printf_float+0x1ba>
 8005fe2:	f04f 0800 	mov.w	r8, #0
 8005fe6:	f104 091a 	add.w	r9, r4, #26
 8005fea:	e7f2      	b.n	8005fd2 <_printf_float+0x3f2>
 8005fec:	2301      	movs	r3, #1
 8005fee:	4642      	mov	r2, r8
 8005ff0:	e7df      	b.n	8005fb2 <_printf_float+0x3d2>
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	464a      	mov	r2, r9
 8005ff6:	4631      	mov	r1, r6
 8005ff8:	4628      	mov	r0, r5
 8005ffa:	47b8      	blx	r7
 8005ffc:	3001      	adds	r0, #1
 8005ffe:	f43f ae3d 	beq.w	8005c7c <_printf_float+0x9c>
 8006002:	f108 0801 	add.w	r8, r8, #1
 8006006:	68e3      	ldr	r3, [r4, #12]
 8006008:	9909      	ldr	r1, [sp, #36]	; 0x24
 800600a:	1a5b      	subs	r3, r3, r1
 800600c:	4543      	cmp	r3, r8
 800600e:	dcf0      	bgt.n	8005ff2 <_printf_float+0x412>
 8006010:	e6f7      	b.n	8005e02 <_printf_float+0x222>
 8006012:	f04f 0800 	mov.w	r8, #0
 8006016:	f104 0919 	add.w	r9, r4, #25
 800601a:	e7f4      	b.n	8006006 <_printf_float+0x426>

0800601c <_printf_common>:
 800601c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006020:	4616      	mov	r6, r2
 8006022:	4699      	mov	r9, r3
 8006024:	688a      	ldr	r2, [r1, #8]
 8006026:	690b      	ldr	r3, [r1, #16]
 8006028:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800602c:	4293      	cmp	r3, r2
 800602e:	bfb8      	it	lt
 8006030:	4613      	movlt	r3, r2
 8006032:	6033      	str	r3, [r6, #0]
 8006034:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006038:	4607      	mov	r7, r0
 800603a:	460c      	mov	r4, r1
 800603c:	b10a      	cbz	r2, 8006042 <_printf_common+0x26>
 800603e:	3301      	adds	r3, #1
 8006040:	6033      	str	r3, [r6, #0]
 8006042:	6823      	ldr	r3, [r4, #0]
 8006044:	0699      	lsls	r1, r3, #26
 8006046:	bf42      	ittt	mi
 8006048:	6833      	ldrmi	r3, [r6, #0]
 800604a:	3302      	addmi	r3, #2
 800604c:	6033      	strmi	r3, [r6, #0]
 800604e:	6825      	ldr	r5, [r4, #0]
 8006050:	f015 0506 	ands.w	r5, r5, #6
 8006054:	d106      	bne.n	8006064 <_printf_common+0x48>
 8006056:	f104 0a19 	add.w	sl, r4, #25
 800605a:	68e3      	ldr	r3, [r4, #12]
 800605c:	6832      	ldr	r2, [r6, #0]
 800605e:	1a9b      	subs	r3, r3, r2
 8006060:	42ab      	cmp	r3, r5
 8006062:	dc26      	bgt.n	80060b2 <_printf_common+0x96>
 8006064:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006068:	1e13      	subs	r3, r2, #0
 800606a:	6822      	ldr	r2, [r4, #0]
 800606c:	bf18      	it	ne
 800606e:	2301      	movne	r3, #1
 8006070:	0692      	lsls	r2, r2, #26
 8006072:	d42b      	bmi.n	80060cc <_printf_common+0xb0>
 8006074:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006078:	4649      	mov	r1, r9
 800607a:	4638      	mov	r0, r7
 800607c:	47c0      	blx	r8
 800607e:	3001      	adds	r0, #1
 8006080:	d01e      	beq.n	80060c0 <_printf_common+0xa4>
 8006082:	6823      	ldr	r3, [r4, #0]
 8006084:	68e5      	ldr	r5, [r4, #12]
 8006086:	6832      	ldr	r2, [r6, #0]
 8006088:	f003 0306 	and.w	r3, r3, #6
 800608c:	2b04      	cmp	r3, #4
 800608e:	bf08      	it	eq
 8006090:	1aad      	subeq	r5, r5, r2
 8006092:	68a3      	ldr	r3, [r4, #8]
 8006094:	6922      	ldr	r2, [r4, #16]
 8006096:	bf0c      	ite	eq
 8006098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800609c:	2500      	movne	r5, #0
 800609e:	4293      	cmp	r3, r2
 80060a0:	bfc4      	itt	gt
 80060a2:	1a9b      	subgt	r3, r3, r2
 80060a4:	18ed      	addgt	r5, r5, r3
 80060a6:	2600      	movs	r6, #0
 80060a8:	341a      	adds	r4, #26
 80060aa:	42b5      	cmp	r5, r6
 80060ac:	d11a      	bne.n	80060e4 <_printf_common+0xc8>
 80060ae:	2000      	movs	r0, #0
 80060b0:	e008      	b.n	80060c4 <_printf_common+0xa8>
 80060b2:	2301      	movs	r3, #1
 80060b4:	4652      	mov	r2, sl
 80060b6:	4649      	mov	r1, r9
 80060b8:	4638      	mov	r0, r7
 80060ba:	47c0      	blx	r8
 80060bc:	3001      	adds	r0, #1
 80060be:	d103      	bne.n	80060c8 <_printf_common+0xac>
 80060c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c8:	3501      	adds	r5, #1
 80060ca:	e7c6      	b.n	800605a <_printf_common+0x3e>
 80060cc:	18e1      	adds	r1, r4, r3
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	2030      	movs	r0, #48	; 0x30
 80060d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060d6:	4422      	add	r2, r4
 80060d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060e0:	3302      	adds	r3, #2
 80060e2:	e7c7      	b.n	8006074 <_printf_common+0x58>
 80060e4:	2301      	movs	r3, #1
 80060e6:	4622      	mov	r2, r4
 80060e8:	4649      	mov	r1, r9
 80060ea:	4638      	mov	r0, r7
 80060ec:	47c0      	blx	r8
 80060ee:	3001      	adds	r0, #1
 80060f0:	d0e6      	beq.n	80060c0 <_printf_common+0xa4>
 80060f2:	3601      	adds	r6, #1
 80060f4:	e7d9      	b.n	80060aa <_printf_common+0x8e>
	...

080060f8 <_printf_i>:
 80060f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060fc:	7e0f      	ldrb	r7, [r1, #24]
 80060fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006100:	2f78      	cmp	r7, #120	; 0x78
 8006102:	4691      	mov	r9, r2
 8006104:	4680      	mov	r8, r0
 8006106:	460c      	mov	r4, r1
 8006108:	469a      	mov	sl, r3
 800610a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800610e:	d807      	bhi.n	8006120 <_printf_i+0x28>
 8006110:	2f62      	cmp	r7, #98	; 0x62
 8006112:	d80a      	bhi.n	800612a <_printf_i+0x32>
 8006114:	2f00      	cmp	r7, #0
 8006116:	f000 80d8 	beq.w	80062ca <_printf_i+0x1d2>
 800611a:	2f58      	cmp	r7, #88	; 0x58
 800611c:	f000 80a3 	beq.w	8006266 <_printf_i+0x16e>
 8006120:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006124:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006128:	e03a      	b.n	80061a0 <_printf_i+0xa8>
 800612a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800612e:	2b15      	cmp	r3, #21
 8006130:	d8f6      	bhi.n	8006120 <_printf_i+0x28>
 8006132:	a101      	add	r1, pc, #4	; (adr r1, 8006138 <_printf_i+0x40>)
 8006134:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006138:	08006191 	.word	0x08006191
 800613c:	080061a5 	.word	0x080061a5
 8006140:	08006121 	.word	0x08006121
 8006144:	08006121 	.word	0x08006121
 8006148:	08006121 	.word	0x08006121
 800614c:	08006121 	.word	0x08006121
 8006150:	080061a5 	.word	0x080061a5
 8006154:	08006121 	.word	0x08006121
 8006158:	08006121 	.word	0x08006121
 800615c:	08006121 	.word	0x08006121
 8006160:	08006121 	.word	0x08006121
 8006164:	080062b1 	.word	0x080062b1
 8006168:	080061d5 	.word	0x080061d5
 800616c:	08006293 	.word	0x08006293
 8006170:	08006121 	.word	0x08006121
 8006174:	08006121 	.word	0x08006121
 8006178:	080062d3 	.word	0x080062d3
 800617c:	08006121 	.word	0x08006121
 8006180:	080061d5 	.word	0x080061d5
 8006184:	08006121 	.word	0x08006121
 8006188:	08006121 	.word	0x08006121
 800618c:	0800629b 	.word	0x0800629b
 8006190:	682b      	ldr	r3, [r5, #0]
 8006192:	1d1a      	adds	r2, r3, #4
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	602a      	str	r2, [r5, #0]
 8006198:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800619c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061a0:	2301      	movs	r3, #1
 80061a2:	e0a3      	b.n	80062ec <_printf_i+0x1f4>
 80061a4:	6820      	ldr	r0, [r4, #0]
 80061a6:	6829      	ldr	r1, [r5, #0]
 80061a8:	0606      	lsls	r6, r0, #24
 80061aa:	f101 0304 	add.w	r3, r1, #4
 80061ae:	d50a      	bpl.n	80061c6 <_printf_i+0xce>
 80061b0:	680e      	ldr	r6, [r1, #0]
 80061b2:	602b      	str	r3, [r5, #0]
 80061b4:	2e00      	cmp	r6, #0
 80061b6:	da03      	bge.n	80061c0 <_printf_i+0xc8>
 80061b8:	232d      	movs	r3, #45	; 0x2d
 80061ba:	4276      	negs	r6, r6
 80061bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061c0:	485e      	ldr	r0, [pc, #376]	; (800633c <_printf_i+0x244>)
 80061c2:	230a      	movs	r3, #10
 80061c4:	e019      	b.n	80061fa <_printf_i+0x102>
 80061c6:	680e      	ldr	r6, [r1, #0]
 80061c8:	602b      	str	r3, [r5, #0]
 80061ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061ce:	bf18      	it	ne
 80061d0:	b236      	sxthne	r6, r6
 80061d2:	e7ef      	b.n	80061b4 <_printf_i+0xbc>
 80061d4:	682b      	ldr	r3, [r5, #0]
 80061d6:	6820      	ldr	r0, [r4, #0]
 80061d8:	1d19      	adds	r1, r3, #4
 80061da:	6029      	str	r1, [r5, #0]
 80061dc:	0601      	lsls	r1, r0, #24
 80061de:	d501      	bpl.n	80061e4 <_printf_i+0xec>
 80061e0:	681e      	ldr	r6, [r3, #0]
 80061e2:	e002      	b.n	80061ea <_printf_i+0xf2>
 80061e4:	0646      	lsls	r6, r0, #25
 80061e6:	d5fb      	bpl.n	80061e0 <_printf_i+0xe8>
 80061e8:	881e      	ldrh	r6, [r3, #0]
 80061ea:	4854      	ldr	r0, [pc, #336]	; (800633c <_printf_i+0x244>)
 80061ec:	2f6f      	cmp	r7, #111	; 0x6f
 80061ee:	bf0c      	ite	eq
 80061f0:	2308      	moveq	r3, #8
 80061f2:	230a      	movne	r3, #10
 80061f4:	2100      	movs	r1, #0
 80061f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061fa:	6865      	ldr	r5, [r4, #4]
 80061fc:	60a5      	str	r5, [r4, #8]
 80061fe:	2d00      	cmp	r5, #0
 8006200:	bfa2      	ittt	ge
 8006202:	6821      	ldrge	r1, [r4, #0]
 8006204:	f021 0104 	bicge.w	r1, r1, #4
 8006208:	6021      	strge	r1, [r4, #0]
 800620a:	b90e      	cbnz	r6, 8006210 <_printf_i+0x118>
 800620c:	2d00      	cmp	r5, #0
 800620e:	d04d      	beq.n	80062ac <_printf_i+0x1b4>
 8006210:	4615      	mov	r5, r2
 8006212:	fbb6 f1f3 	udiv	r1, r6, r3
 8006216:	fb03 6711 	mls	r7, r3, r1, r6
 800621a:	5dc7      	ldrb	r7, [r0, r7]
 800621c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006220:	4637      	mov	r7, r6
 8006222:	42bb      	cmp	r3, r7
 8006224:	460e      	mov	r6, r1
 8006226:	d9f4      	bls.n	8006212 <_printf_i+0x11a>
 8006228:	2b08      	cmp	r3, #8
 800622a:	d10b      	bne.n	8006244 <_printf_i+0x14c>
 800622c:	6823      	ldr	r3, [r4, #0]
 800622e:	07de      	lsls	r6, r3, #31
 8006230:	d508      	bpl.n	8006244 <_printf_i+0x14c>
 8006232:	6923      	ldr	r3, [r4, #16]
 8006234:	6861      	ldr	r1, [r4, #4]
 8006236:	4299      	cmp	r1, r3
 8006238:	bfde      	ittt	le
 800623a:	2330      	movle	r3, #48	; 0x30
 800623c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006240:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006244:	1b52      	subs	r2, r2, r5
 8006246:	6122      	str	r2, [r4, #16]
 8006248:	f8cd a000 	str.w	sl, [sp]
 800624c:	464b      	mov	r3, r9
 800624e:	aa03      	add	r2, sp, #12
 8006250:	4621      	mov	r1, r4
 8006252:	4640      	mov	r0, r8
 8006254:	f7ff fee2 	bl	800601c <_printf_common>
 8006258:	3001      	adds	r0, #1
 800625a:	d14c      	bne.n	80062f6 <_printf_i+0x1fe>
 800625c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006260:	b004      	add	sp, #16
 8006262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006266:	4835      	ldr	r0, [pc, #212]	; (800633c <_printf_i+0x244>)
 8006268:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800626c:	6829      	ldr	r1, [r5, #0]
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	f851 6b04 	ldr.w	r6, [r1], #4
 8006274:	6029      	str	r1, [r5, #0]
 8006276:	061d      	lsls	r5, r3, #24
 8006278:	d514      	bpl.n	80062a4 <_printf_i+0x1ac>
 800627a:	07df      	lsls	r7, r3, #31
 800627c:	bf44      	itt	mi
 800627e:	f043 0320 	orrmi.w	r3, r3, #32
 8006282:	6023      	strmi	r3, [r4, #0]
 8006284:	b91e      	cbnz	r6, 800628e <_printf_i+0x196>
 8006286:	6823      	ldr	r3, [r4, #0]
 8006288:	f023 0320 	bic.w	r3, r3, #32
 800628c:	6023      	str	r3, [r4, #0]
 800628e:	2310      	movs	r3, #16
 8006290:	e7b0      	b.n	80061f4 <_printf_i+0xfc>
 8006292:	6823      	ldr	r3, [r4, #0]
 8006294:	f043 0320 	orr.w	r3, r3, #32
 8006298:	6023      	str	r3, [r4, #0]
 800629a:	2378      	movs	r3, #120	; 0x78
 800629c:	4828      	ldr	r0, [pc, #160]	; (8006340 <_printf_i+0x248>)
 800629e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062a2:	e7e3      	b.n	800626c <_printf_i+0x174>
 80062a4:	0659      	lsls	r1, r3, #25
 80062a6:	bf48      	it	mi
 80062a8:	b2b6      	uxthmi	r6, r6
 80062aa:	e7e6      	b.n	800627a <_printf_i+0x182>
 80062ac:	4615      	mov	r5, r2
 80062ae:	e7bb      	b.n	8006228 <_printf_i+0x130>
 80062b0:	682b      	ldr	r3, [r5, #0]
 80062b2:	6826      	ldr	r6, [r4, #0]
 80062b4:	6961      	ldr	r1, [r4, #20]
 80062b6:	1d18      	adds	r0, r3, #4
 80062b8:	6028      	str	r0, [r5, #0]
 80062ba:	0635      	lsls	r5, r6, #24
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	d501      	bpl.n	80062c4 <_printf_i+0x1cc>
 80062c0:	6019      	str	r1, [r3, #0]
 80062c2:	e002      	b.n	80062ca <_printf_i+0x1d2>
 80062c4:	0670      	lsls	r0, r6, #25
 80062c6:	d5fb      	bpl.n	80062c0 <_printf_i+0x1c8>
 80062c8:	8019      	strh	r1, [r3, #0]
 80062ca:	2300      	movs	r3, #0
 80062cc:	6123      	str	r3, [r4, #16]
 80062ce:	4615      	mov	r5, r2
 80062d0:	e7ba      	b.n	8006248 <_printf_i+0x150>
 80062d2:	682b      	ldr	r3, [r5, #0]
 80062d4:	1d1a      	adds	r2, r3, #4
 80062d6:	602a      	str	r2, [r5, #0]
 80062d8:	681d      	ldr	r5, [r3, #0]
 80062da:	6862      	ldr	r2, [r4, #4]
 80062dc:	2100      	movs	r1, #0
 80062de:	4628      	mov	r0, r5
 80062e0:	f7fa f81e 	bl	8000320 <memchr>
 80062e4:	b108      	cbz	r0, 80062ea <_printf_i+0x1f2>
 80062e6:	1b40      	subs	r0, r0, r5
 80062e8:	6060      	str	r0, [r4, #4]
 80062ea:	6863      	ldr	r3, [r4, #4]
 80062ec:	6123      	str	r3, [r4, #16]
 80062ee:	2300      	movs	r3, #0
 80062f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062f4:	e7a8      	b.n	8006248 <_printf_i+0x150>
 80062f6:	6923      	ldr	r3, [r4, #16]
 80062f8:	462a      	mov	r2, r5
 80062fa:	4649      	mov	r1, r9
 80062fc:	4640      	mov	r0, r8
 80062fe:	47d0      	blx	sl
 8006300:	3001      	adds	r0, #1
 8006302:	d0ab      	beq.n	800625c <_printf_i+0x164>
 8006304:	6823      	ldr	r3, [r4, #0]
 8006306:	079b      	lsls	r3, r3, #30
 8006308:	d413      	bmi.n	8006332 <_printf_i+0x23a>
 800630a:	68e0      	ldr	r0, [r4, #12]
 800630c:	9b03      	ldr	r3, [sp, #12]
 800630e:	4298      	cmp	r0, r3
 8006310:	bfb8      	it	lt
 8006312:	4618      	movlt	r0, r3
 8006314:	e7a4      	b.n	8006260 <_printf_i+0x168>
 8006316:	2301      	movs	r3, #1
 8006318:	4632      	mov	r2, r6
 800631a:	4649      	mov	r1, r9
 800631c:	4640      	mov	r0, r8
 800631e:	47d0      	blx	sl
 8006320:	3001      	adds	r0, #1
 8006322:	d09b      	beq.n	800625c <_printf_i+0x164>
 8006324:	3501      	adds	r5, #1
 8006326:	68e3      	ldr	r3, [r4, #12]
 8006328:	9903      	ldr	r1, [sp, #12]
 800632a:	1a5b      	subs	r3, r3, r1
 800632c:	42ab      	cmp	r3, r5
 800632e:	dcf2      	bgt.n	8006316 <_printf_i+0x21e>
 8006330:	e7eb      	b.n	800630a <_printf_i+0x212>
 8006332:	2500      	movs	r5, #0
 8006334:	f104 0619 	add.w	r6, r4, #25
 8006338:	e7f5      	b.n	8006326 <_printf_i+0x22e>
 800633a:	bf00      	nop
 800633c:	0800965a 	.word	0x0800965a
 8006340:	0800966b 	.word	0x0800966b

08006344 <iprintf>:
 8006344:	b40f      	push	{r0, r1, r2, r3}
 8006346:	4b0a      	ldr	r3, [pc, #40]	; (8006370 <iprintf+0x2c>)
 8006348:	b513      	push	{r0, r1, r4, lr}
 800634a:	681c      	ldr	r4, [r3, #0]
 800634c:	b124      	cbz	r4, 8006358 <iprintf+0x14>
 800634e:	69a3      	ldr	r3, [r4, #24]
 8006350:	b913      	cbnz	r3, 8006358 <iprintf+0x14>
 8006352:	4620      	mov	r0, r4
 8006354:	f001 f888 	bl	8007468 <__sinit>
 8006358:	ab05      	add	r3, sp, #20
 800635a:	9a04      	ldr	r2, [sp, #16]
 800635c:	68a1      	ldr	r1, [r4, #8]
 800635e:	9301      	str	r3, [sp, #4]
 8006360:	4620      	mov	r0, r4
 8006362:	f001 ff93 	bl	800828c <_vfiprintf_r>
 8006366:	b002      	add	sp, #8
 8006368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800636c:	b004      	add	sp, #16
 800636e:	4770      	bx	lr
 8006370:	24000074 	.word	0x24000074

08006374 <_puts_r>:
 8006374:	b570      	push	{r4, r5, r6, lr}
 8006376:	460e      	mov	r6, r1
 8006378:	4605      	mov	r5, r0
 800637a:	b118      	cbz	r0, 8006384 <_puts_r+0x10>
 800637c:	6983      	ldr	r3, [r0, #24]
 800637e:	b90b      	cbnz	r3, 8006384 <_puts_r+0x10>
 8006380:	f001 f872 	bl	8007468 <__sinit>
 8006384:	69ab      	ldr	r3, [r5, #24]
 8006386:	68ac      	ldr	r4, [r5, #8]
 8006388:	b913      	cbnz	r3, 8006390 <_puts_r+0x1c>
 800638a:	4628      	mov	r0, r5
 800638c:	f001 f86c 	bl	8007468 <__sinit>
 8006390:	4b2c      	ldr	r3, [pc, #176]	; (8006444 <_puts_r+0xd0>)
 8006392:	429c      	cmp	r4, r3
 8006394:	d120      	bne.n	80063d8 <_puts_r+0x64>
 8006396:	686c      	ldr	r4, [r5, #4]
 8006398:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800639a:	07db      	lsls	r3, r3, #31
 800639c:	d405      	bmi.n	80063aa <_puts_r+0x36>
 800639e:	89a3      	ldrh	r3, [r4, #12]
 80063a0:	0598      	lsls	r0, r3, #22
 80063a2:	d402      	bmi.n	80063aa <_puts_r+0x36>
 80063a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80063a6:	f001 f902 	bl	80075ae <__retarget_lock_acquire_recursive>
 80063aa:	89a3      	ldrh	r3, [r4, #12]
 80063ac:	0719      	lsls	r1, r3, #28
 80063ae:	d51d      	bpl.n	80063ec <_puts_r+0x78>
 80063b0:	6923      	ldr	r3, [r4, #16]
 80063b2:	b1db      	cbz	r3, 80063ec <_puts_r+0x78>
 80063b4:	3e01      	subs	r6, #1
 80063b6:	68a3      	ldr	r3, [r4, #8]
 80063b8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80063bc:	3b01      	subs	r3, #1
 80063be:	60a3      	str	r3, [r4, #8]
 80063c0:	bb39      	cbnz	r1, 8006412 <_puts_r+0x9e>
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	da38      	bge.n	8006438 <_puts_r+0xc4>
 80063c6:	4622      	mov	r2, r4
 80063c8:	210a      	movs	r1, #10
 80063ca:	4628      	mov	r0, r5
 80063cc:	f000 f878 	bl	80064c0 <__swbuf_r>
 80063d0:	3001      	adds	r0, #1
 80063d2:	d011      	beq.n	80063f8 <_puts_r+0x84>
 80063d4:	250a      	movs	r5, #10
 80063d6:	e011      	b.n	80063fc <_puts_r+0x88>
 80063d8:	4b1b      	ldr	r3, [pc, #108]	; (8006448 <_puts_r+0xd4>)
 80063da:	429c      	cmp	r4, r3
 80063dc:	d101      	bne.n	80063e2 <_puts_r+0x6e>
 80063de:	68ac      	ldr	r4, [r5, #8]
 80063e0:	e7da      	b.n	8006398 <_puts_r+0x24>
 80063e2:	4b1a      	ldr	r3, [pc, #104]	; (800644c <_puts_r+0xd8>)
 80063e4:	429c      	cmp	r4, r3
 80063e6:	bf08      	it	eq
 80063e8:	68ec      	ldreq	r4, [r5, #12]
 80063ea:	e7d5      	b.n	8006398 <_puts_r+0x24>
 80063ec:	4621      	mov	r1, r4
 80063ee:	4628      	mov	r0, r5
 80063f0:	f000 f8b8 	bl	8006564 <__swsetup_r>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	d0dd      	beq.n	80063b4 <_puts_r+0x40>
 80063f8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80063fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80063fe:	07da      	lsls	r2, r3, #31
 8006400:	d405      	bmi.n	800640e <_puts_r+0x9a>
 8006402:	89a3      	ldrh	r3, [r4, #12]
 8006404:	059b      	lsls	r3, r3, #22
 8006406:	d402      	bmi.n	800640e <_puts_r+0x9a>
 8006408:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800640a:	f001 f8d1 	bl	80075b0 <__retarget_lock_release_recursive>
 800640e:	4628      	mov	r0, r5
 8006410:	bd70      	pop	{r4, r5, r6, pc}
 8006412:	2b00      	cmp	r3, #0
 8006414:	da04      	bge.n	8006420 <_puts_r+0xac>
 8006416:	69a2      	ldr	r2, [r4, #24]
 8006418:	429a      	cmp	r2, r3
 800641a:	dc06      	bgt.n	800642a <_puts_r+0xb6>
 800641c:	290a      	cmp	r1, #10
 800641e:	d004      	beq.n	800642a <_puts_r+0xb6>
 8006420:	6823      	ldr	r3, [r4, #0]
 8006422:	1c5a      	adds	r2, r3, #1
 8006424:	6022      	str	r2, [r4, #0]
 8006426:	7019      	strb	r1, [r3, #0]
 8006428:	e7c5      	b.n	80063b6 <_puts_r+0x42>
 800642a:	4622      	mov	r2, r4
 800642c:	4628      	mov	r0, r5
 800642e:	f000 f847 	bl	80064c0 <__swbuf_r>
 8006432:	3001      	adds	r0, #1
 8006434:	d1bf      	bne.n	80063b6 <_puts_r+0x42>
 8006436:	e7df      	b.n	80063f8 <_puts_r+0x84>
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	250a      	movs	r5, #10
 800643c:	1c5a      	adds	r2, r3, #1
 800643e:	6022      	str	r2, [r4, #0]
 8006440:	701d      	strb	r5, [r3, #0]
 8006442:	e7db      	b.n	80063fc <_puts_r+0x88>
 8006444:	0800972c 	.word	0x0800972c
 8006448:	0800974c 	.word	0x0800974c
 800644c:	0800970c 	.word	0x0800970c

08006450 <puts>:
 8006450:	4b02      	ldr	r3, [pc, #8]	; (800645c <puts+0xc>)
 8006452:	4601      	mov	r1, r0
 8006454:	6818      	ldr	r0, [r3, #0]
 8006456:	f7ff bf8d 	b.w	8006374 <_puts_r>
 800645a:	bf00      	nop
 800645c:	24000074 	.word	0x24000074

08006460 <siprintf>:
 8006460:	b40e      	push	{r1, r2, r3}
 8006462:	b500      	push	{lr}
 8006464:	b09c      	sub	sp, #112	; 0x70
 8006466:	ab1d      	add	r3, sp, #116	; 0x74
 8006468:	9002      	str	r0, [sp, #8]
 800646a:	9006      	str	r0, [sp, #24]
 800646c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006470:	4809      	ldr	r0, [pc, #36]	; (8006498 <siprintf+0x38>)
 8006472:	9107      	str	r1, [sp, #28]
 8006474:	9104      	str	r1, [sp, #16]
 8006476:	4909      	ldr	r1, [pc, #36]	; (800649c <siprintf+0x3c>)
 8006478:	f853 2b04 	ldr.w	r2, [r3], #4
 800647c:	9105      	str	r1, [sp, #20]
 800647e:	6800      	ldr	r0, [r0, #0]
 8006480:	9301      	str	r3, [sp, #4]
 8006482:	a902      	add	r1, sp, #8
 8006484:	f001 fdd8 	bl	8008038 <_svfiprintf_r>
 8006488:	9b02      	ldr	r3, [sp, #8]
 800648a:	2200      	movs	r2, #0
 800648c:	701a      	strb	r2, [r3, #0]
 800648e:	b01c      	add	sp, #112	; 0x70
 8006490:	f85d eb04 	ldr.w	lr, [sp], #4
 8006494:	b003      	add	sp, #12
 8006496:	4770      	bx	lr
 8006498:	24000074 	.word	0x24000074
 800649c:	ffff0208 	.word	0xffff0208

080064a0 <strcat>:
 80064a0:	b510      	push	{r4, lr}
 80064a2:	4602      	mov	r2, r0
 80064a4:	7814      	ldrb	r4, [r2, #0]
 80064a6:	4613      	mov	r3, r2
 80064a8:	3201      	adds	r2, #1
 80064aa:	2c00      	cmp	r4, #0
 80064ac:	d1fa      	bne.n	80064a4 <strcat+0x4>
 80064ae:	3b01      	subs	r3, #1
 80064b0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064b4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80064b8:	2a00      	cmp	r2, #0
 80064ba:	d1f9      	bne.n	80064b0 <strcat+0x10>
 80064bc:	bd10      	pop	{r4, pc}
	...

080064c0 <__swbuf_r>:
 80064c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064c2:	460e      	mov	r6, r1
 80064c4:	4614      	mov	r4, r2
 80064c6:	4605      	mov	r5, r0
 80064c8:	b118      	cbz	r0, 80064d2 <__swbuf_r+0x12>
 80064ca:	6983      	ldr	r3, [r0, #24]
 80064cc:	b90b      	cbnz	r3, 80064d2 <__swbuf_r+0x12>
 80064ce:	f000 ffcb 	bl	8007468 <__sinit>
 80064d2:	4b21      	ldr	r3, [pc, #132]	; (8006558 <__swbuf_r+0x98>)
 80064d4:	429c      	cmp	r4, r3
 80064d6:	d12b      	bne.n	8006530 <__swbuf_r+0x70>
 80064d8:	686c      	ldr	r4, [r5, #4]
 80064da:	69a3      	ldr	r3, [r4, #24]
 80064dc:	60a3      	str	r3, [r4, #8]
 80064de:	89a3      	ldrh	r3, [r4, #12]
 80064e0:	071a      	lsls	r2, r3, #28
 80064e2:	d52f      	bpl.n	8006544 <__swbuf_r+0x84>
 80064e4:	6923      	ldr	r3, [r4, #16]
 80064e6:	b36b      	cbz	r3, 8006544 <__swbuf_r+0x84>
 80064e8:	6923      	ldr	r3, [r4, #16]
 80064ea:	6820      	ldr	r0, [r4, #0]
 80064ec:	1ac0      	subs	r0, r0, r3
 80064ee:	6963      	ldr	r3, [r4, #20]
 80064f0:	b2f6      	uxtb	r6, r6
 80064f2:	4283      	cmp	r3, r0
 80064f4:	4637      	mov	r7, r6
 80064f6:	dc04      	bgt.n	8006502 <__swbuf_r+0x42>
 80064f8:	4621      	mov	r1, r4
 80064fa:	4628      	mov	r0, r5
 80064fc:	f000 ff20 	bl	8007340 <_fflush_r>
 8006500:	bb30      	cbnz	r0, 8006550 <__swbuf_r+0x90>
 8006502:	68a3      	ldr	r3, [r4, #8]
 8006504:	3b01      	subs	r3, #1
 8006506:	60a3      	str	r3, [r4, #8]
 8006508:	6823      	ldr	r3, [r4, #0]
 800650a:	1c5a      	adds	r2, r3, #1
 800650c:	6022      	str	r2, [r4, #0]
 800650e:	701e      	strb	r6, [r3, #0]
 8006510:	6963      	ldr	r3, [r4, #20]
 8006512:	3001      	adds	r0, #1
 8006514:	4283      	cmp	r3, r0
 8006516:	d004      	beq.n	8006522 <__swbuf_r+0x62>
 8006518:	89a3      	ldrh	r3, [r4, #12]
 800651a:	07db      	lsls	r3, r3, #31
 800651c:	d506      	bpl.n	800652c <__swbuf_r+0x6c>
 800651e:	2e0a      	cmp	r6, #10
 8006520:	d104      	bne.n	800652c <__swbuf_r+0x6c>
 8006522:	4621      	mov	r1, r4
 8006524:	4628      	mov	r0, r5
 8006526:	f000 ff0b 	bl	8007340 <_fflush_r>
 800652a:	b988      	cbnz	r0, 8006550 <__swbuf_r+0x90>
 800652c:	4638      	mov	r0, r7
 800652e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006530:	4b0a      	ldr	r3, [pc, #40]	; (800655c <__swbuf_r+0x9c>)
 8006532:	429c      	cmp	r4, r3
 8006534:	d101      	bne.n	800653a <__swbuf_r+0x7a>
 8006536:	68ac      	ldr	r4, [r5, #8]
 8006538:	e7cf      	b.n	80064da <__swbuf_r+0x1a>
 800653a:	4b09      	ldr	r3, [pc, #36]	; (8006560 <__swbuf_r+0xa0>)
 800653c:	429c      	cmp	r4, r3
 800653e:	bf08      	it	eq
 8006540:	68ec      	ldreq	r4, [r5, #12]
 8006542:	e7ca      	b.n	80064da <__swbuf_r+0x1a>
 8006544:	4621      	mov	r1, r4
 8006546:	4628      	mov	r0, r5
 8006548:	f000 f80c 	bl	8006564 <__swsetup_r>
 800654c:	2800      	cmp	r0, #0
 800654e:	d0cb      	beq.n	80064e8 <__swbuf_r+0x28>
 8006550:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006554:	e7ea      	b.n	800652c <__swbuf_r+0x6c>
 8006556:	bf00      	nop
 8006558:	0800972c 	.word	0x0800972c
 800655c:	0800974c 	.word	0x0800974c
 8006560:	0800970c 	.word	0x0800970c

08006564 <__swsetup_r>:
 8006564:	4b32      	ldr	r3, [pc, #200]	; (8006630 <__swsetup_r+0xcc>)
 8006566:	b570      	push	{r4, r5, r6, lr}
 8006568:	681d      	ldr	r5, [r3, #0]
 800656a:	4606      	mov	r6, r0
 800656c:	460c      	mov	r4, r1
 800656e:	b125      	cbz	r5, 800657a <__swsetup_r+0x16>
 8006570:	69ab      	ldr	r3, [r5, #24]
 8006572:	b913      	cbnz	r3, 800657a <__swsetup_r+0x16>
 8006574:	4628      	mov	r0, r5
 8006576:	f000 ff77 	bl	8007468 <__sinit>
 800657a:	4b2e      	ldr	r3, [pc, #184]	; (8006634 <__swsetup_r+0xd0>)
 800657c:	429c      	cmp	r4, r3
 800657e:	d10f      	bne.n	80065a0 <__swsetup_r+0x3c>
 8006580:	686c      	ldr	r4, [r5, #4]
 8006582:	89a3      	ldrh	r3, [r4, #12]
 8006584:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006588:	0719      	lsls	r1, r3, #28
 800658a:	d42c      	bmi.n	80065e6 <__swsetup_r+0x82>
 800658c:	06dd      	lsls	r5, r3, #27
 800658e:	d411      	bmi.n	80065b4 <__swsetup_r+0x50>
 8006590:	2309      	movs	r3, #9
 8006592:	6033      	str	r3, [r6, #0]
 8006594:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006598:	81a3      	strh	r3, [r4, #12]
 800659a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800659e:	e03e      	b.n	800661e <__swsetup_r+0xba>
 80065a0:	4b25      	ldr	r3, [pc, #148]	; (8006638 <__swsetup_r+0xd4>)
 80065a2:	429c      	cmp	r4, r3
 80065a4:	d101      	bne.n	80065aa <__swsetup_r+0x46>
 80065a6:	68ac      	ldr	r4, [r5, #8]
 80065a8:	e7eb      	b.n	8006582 <__swsetup_r+0x1e>
 80065aa:	4b24      	ldr	r3, [pc, #144]	; (800663c <__swsetup_r+0xd8>)
 80065ac:	429c      	cmp	r4, r3
 80065ae:	bf08      	it	eq
 80065b0:	68ec      	ldreq	r4, [r5, #12]
 80065b2:	e7e6      	b.n	8006582 <__swsetup_r+0x1e>
 80065b4:	0758      	lsls	r0, r3, #29
 80065b6:	d512      	bpl.n	80065de <__swsetup_r+0x7a>
 80065b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065ba:	b141      	cbz	r1, 80065ce <__swsetup_r+0x6a>
 80065bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065c0:	4299      	cmp	r1, r3
 80065c2:	d002      	beq.n	80065ca <__swsetup_r+0x66>
 80065c4:	4630      	mov	r0, r6
 80065c6:	f001 fbfb 	bl	8007dc0 <_free_r>
 80065ca:	2300      	movs	r3, #0
 80065cc:	6363      	str	r3, [r4, #52]	; 0x34
 80065ce:	89a3      	ldrh	r3, [r4, #12]
 80065d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065d4:	81a3      	strh	r3, [r4, #12]
 80065d6:	2300      	movs	r3, #0
 80065d8:	6063      	str	r3, [r4, #4]
 80065da:	6923      	ldr	r3, [r4, #16]
 80065dc:	6023      	str	r3, [r4, #0]
 80065de:	89a3      	ldrh	r3, [r4, #12]
 80065e0:	f043 0308 	orr.w	r3, r3, #8
 80065e4:	81a3      	strh	r3, [r4, #12]
 80065e6:	6923      	ldr	r3, [r4, #16]
 80065e8:	b94b      	cbnz	r3, 80065fe <__swsetup_r+0x9a>
 80065ea:	89a3      	ldrh	r3, [r4, #12]
 80065ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80065f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065f4:	d003      	beq.n	80065fe <__swsetup_r+0x9a>
 80065f6:	4621      	mov	r1, r4
 80065f8:	4630      	mov	r0, r6
 80065fa:	f000 ffff 	bl	80075fc <__smakebuf_r>
 80065fe:	89a0      	ldrh	r0, [r4, #12]
 8006600:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006604:	f010 0301 	ands.w	r3, r0, #1
 8006608:	d00a      	beq.n	8006620 <__swsetup_r+0xbc>
 800660a:	2300      	movs	r3, #0
 800660c:	60a3      	str	r3, [r4, #8]
 800660e:	6963      	ldr	r3, [r4, #20]
 8006610:	425b      	negs	r3, r3
 8006612:	61a3      	str	r3, [r4, #24]
 8006614:	6923      	ldr	r3, [r4, #16]
 8006616:	b943      	cbnz	r3, 800662a <__swsetup_r+0xc6>
 8006618:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800661c:	d1ba      	bne.n	8006594 <__swsetup_r+0x30>
 800661e:	bd70      	pop	{r4, r5, r6, pc}
 8006620:	0781      	lsls	r1, r0, #30
 8006622:	bf58      	it	pl
 8006624:	6963      	ldrpl	r3, [r4, #20]
 8006626:	60a3      	str	r3, [r4, #8]
 8006628:	e7f4      	b.n	8006614 <__swsetup_r+0xb0>
 800662a:	2000      	movs	r0, #0
 800662c:	e7f7      	b.n	800661e <__swsetup_r+0xba>
 800662e:	bf00      	nop
 8006630:	24000074 	.word	0x24000074
 8006634:	0800972c 	.word	0x0800972c
 8006638:	0800974c 	.word	0x0800974c
 800663c:	0800970c 	.word	0x0800970c

08006640 <quorem>:
 8006640:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006644:	6903      	ldr	r3, [r0, #16]
 8006646:	690c      	ldr	r4, [r1, #16]
 8006648:	42a3      	cmp	r3, r4
 800664a:	4607      	mov	r7, r0
 800664c:	f2c0 8081 	blt.w	8006752 <quorem+0x112>
 8006650:	3c01      	subs	r4, #1
 8006652:	f101 0814 	add.w	r8, r1, #20
 8006656:	f100 0514 	add.w	r5, r0, #20
 800665a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800665e:	9301      	str	r3, [sp, #4]
 8006660:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006664:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006668:	3301      	adds	r3, #1
 800666a:	429a      	cmp	r2, r3
 800666c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006670:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006674:	fbb2 f6f3 	udiv	r6, r2, r3
 8006678:	d331      	bcc.n	80066de <quorem+0x9e>
 800667a:	f04f 0e00 	mov.w	lr, #0
 800667e:	4640      	mov	r0, r8
 8006680:	46ac      	mov	ip, r5
 8006682:	46f2      	mov	sl, lr
 8006684:	f850 2b04 	ldr.w	r2, [r0], #4
 8006688:	b293      	uxth	r3, r2
 800668a:	fb06 e303 	mla	r3, r6, r3, lr
 800668e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006692:	b29b      	uxth	r3, r3
 8006694:	ebaa 0303 	sub.w	r3, sl, r3
 8006698:	f8dc a000 	ldr.w	sl, [ip]
 800669c:	0c12      	lsrs	r2, r2, #16
 800669e:	fa13 f38a 	uxtah	r3, r3, sl
 80066a2:	fb06 e202 	mla	r2, r6, r2, lr
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	9b00      	ldr	r3, [sp, #0]
 80066aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80066ae:	b292      	uxth	r2, r2
 80066b0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80066b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80066b8:	f8bd 3000 	ldrh.w	r3, [sp]
 80066bc:	4581      	cmp	r9, r0
 80066be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066c2:	f84c 3b04 	str.w	r3, [ip], #4
 80066c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80066ca:	d2db      	bcs.n	8006684 <quorem+0x44>
 80066cc:	f855 300b 	ldr.w	r3, [r5, fp]
 80066d0:	b92b      	cbnz	r3, 80066de <quorem+0x9e>
 80066d2:	9b01      	ldr	r3, [sp, #4]
 80066d4:	3b04      	subs	r3, #4
 80066d6:	429d      	cmp	r5, r3
 80066d8:	461a      	mov	r2, r3
 80066da:	d32e      	bcc.n	800673a <quorem+0xfa>
 80066dc:	613c      	str	r4, [r7, #16]
 80066de:	4638      	mov	r0, r7
 80066e0:	f001 fa56 	bl	8007b90 <__mcmp>
 80066e4:	2800      	cmp	r0, #0
 80066e6:	db24      	blt.n	8006732 <quorem+0xf2>
 80066e8:	3601      	adds	r6, #1
 80066ea:	4628      	mov	r0, r5
 80066ec:	f04f 0c00 	mov.w	ip, #0
 80066f0:	f858 2b04 	ldr.w	r2, [r8], #4
 80066f4:	f8d0 e000 	ldr.w	lr, [r0]
 80066f8:	b293      	uxth	r3, r2
 80066fa:	ebac 0303 	sub.w	r3, ip, r3
 80066fe:	0c12      	lsrs	r2, r2, #16
 8006700:	fa13 f38e 	uxtah	r3, r3, lr
 8006704:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006708:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800670c:	b29b      	uxth	r3, r3
 800670e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006712:	45c1      	cmp	r9, r8
 8006714:	f840 3b04 	str.w	r3, [r0], #4
 8006718:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800671c:	d2e8      	bcs.n	80066f0 <quorem+0xb0>
 800671e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006722:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006726:	b922      	cbnz	r2, 8006732 <quorem+0xf2>
 8006728:	3b04      	subs	r3, #4
 800672a:	429d      	cmp	r5, r3
 800672c:	461a      	mov	r2, r3
 800672e:	d30a      	bcc.n	8006746 <quorem+0x106>
 8006730:	613c      	str	r4, [r7, #16]
 8006732:	4630      	mov	r0, r6
 8006734:	b003      	add	sp, #12
 8006736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800673a:	6812      	ldr	r2, [r2, #0]
 800673c:	3b04      	subs	r3, #4
 800673e:	2a00      	cmp	r2, #0
 8006740:	d1cc      	bne.n	80066dc <quorem+0x9c>
 8006742:	3c01      	subs	r4, #1
 8006744:	e7c7      	b.n	80066d6 <quorem+0x96>
 8006746:	6812      	ldr	r2, [r2, #0]
 8006748:	3b04      	subs	r3, #4
 800674a:	2a00      	cmp	r2, #0
 800674c:	d1f0      	bne.n	8006730 <quorem+0xf0>
 800674e:	3c01      	subs	r4, #1
 8006750:	e7eb      	b.n	800672a <quorem+0xea>
 8006752:	2000      	movs	r0, #0
 8006754:	e7ee      	b.n	8006734 <quorem+0xf4>
	...

08006758 <_dtoa_r>:
 8006758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800675c:	ed2d 8b02 	vpush	{d8}
 8006760:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006762:	b091      	sub	sp, #68	; 0x44
 8006764:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006768:	ec59 8b10 	vmov	r8, r9, d0
 800676c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800676e:	9106      	str	r1, [sp, #24]
 8006770:	4606      	mov	r6, r0
 8006772:	9208      	str	r2, [sp, #32]
 8006774:	930c      	str	r3, [sp, #48]	; 0x30
 8006776:	b975      	cbnz	r5, 8006796 <_dtoa_r+0x3e>
 8006778:	2010      	movs	r0, #16
 800677a:	f000 ff7f 	bl	800767c <malloc>
 800677e:	4602      	mov	r2, r0
 8006780:	6270      	str	r0, [r6, #36]	; 0x24
 8006782:	b920      	cbnz	r0, 800678e <_dtoa_r+0x36>
 8006784:	4baa      	ldr	r3, [pc, #680]	; (8006a30 <_dtoa_r+0x2d8>)
 8006786:	21ea      	movs	r1, #234	; 0xea
 8006788:	48aa      	ldr	r0, [pc, #680]	; (8006a34 <_dtoa_r+0x2dc>)
 800678a:	f001 ff15 	bl	80085b8 <__assert_func>
 800678e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006792:	6005      	str	r5, [r0, #0]
 8006794:	60c5      	str	r5, [r0, #12]
 8006796:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006798:	6819      	ldr	r1, [r3, #0]
 800679a:	b151      	cbz	r1, 80067b2 <_dtoa_r+0x5a>
 800679c:	685a      	ldr	r2, [r3, #4]
 800679e:	604a      	str	r2, [r1, #4]
 80067a0:	2301      	movs	r3, #1
 80067a2:	4093      	lsls	r3, r2
 80067a4:	608b      	str	r3, [r1, #8]
 80067a6:	4630      	mov	r0, r6
 80067a8:	f000 ffb0 	bl	800770c <_Bfree>
 80067ac:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80067ae:	2200      	movs	r2, #0
 80067b0:	601a      	str	r2, [r3, #0]
 80067b2:	f1b9 0300 	subs.w	r3, r9, #0
 80067b6:	bfbb      	ittet	lt
 80067b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80067bc:	9303      	strlt	r3, [sp, #12]
 80067be:	2300      	movge	r3, #0
 80067c0:	2201      	movlt	r2, #1
 80067c2:	bfac      	ite	ge
 80067c4:	6023      	strge	r3, [r4, #0]
 80067c6:	6022      	strlt	r2, [r4, #0]
 80067c8:	4b9b      	ldr	r3, [pc, #620]	; (8006a38 <_dtoa_r+0x2e0>)
 80067ca:	9c03      	ldr	r4, [sp, #12]
 80067cc:	43a3      	bics	r3, r4
 80067ce:	d11c      	bne.n	800680a <_dtoa_r+0xb2>
 80067d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067d2:	f242 730f 	movw	r3, #9999	; 0x270f
 80067d6:	6013      	str	r3, [r2, #0]
 80067d8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80067dc:	ea53 0308 	orrs.w	r3, r3, r8
 80067e0:	f000 84fd 	beq.w	80071de <_dtoa_r+0xa86>
 80067e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067e6:	b963      	cbnz	r3, 8006802 <_dtoa_r+0xaa>
 80067e8:	4b94      	ldr	r3, [pc, #592]	; (8006a3c <_dtoa_r+0x2e4>)
 80067ea:	e01f      	b.n	800682c <_dtoa_r+0xd4>
 80067ec:	4b94      	ldr	r3, [pc, #592]	; (8006a40 <_dtoa_r+0x2e8>)
 80067ee:	9301      	str	r3, [sp, #4]
 80067f0:	3308      	adds	r3, #8
 80067f2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80067f4:	6013      	str	r3, [r2, #0]
 80067f6:	9801      	ldr	r0, [sp, #4]
 80067f8:	b011      	add	sp, #68	; 0x44
 80067fa:	ecbd 8b02 	vpop	{d8}
 80067fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006802:	4b8e      	ldr	r3, [pc, #568]	; (8006a3c <_dtoa_r+0x2e4>)
 8006804:	9301      	str	r3, [sp, #4]
 8006806:	3303      	adds	r3, #3
 8006808:	e7f3      	b.n	80067f2 <_dtoa_r+0x9a>
 800680a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800680e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006816:	d10b      	bne.n	8006830 <_dtoa_r+0xd8>
 8006818:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800681a:	2301      	movs	r3, #1
 800681c:	6013      	str	r3, [r2, #0]
 800681e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 84d9 	beq.w	80071d8 <_dtoa_r+0xa80>
 8006826:	4887      	ldr	r0, [pc, #540]	; (8006a44 <_dtoa_r+0x2ec>)
 8006828:	6018      	str	r0, [r3, #0]
 800682a:	1e43      	subs	r3, r0, #1
 800682c:	9301      	str	r3, [sp, #4]
 800682e:	e7e2      	b.n	80067f6 <_dtoa_r+0x9e>
 8006830:	a90f      	add	r1, sp, #60	; 0x3c
 8006832:	aa0e      	add	r2, sp, #56	; 0x38
 8006834:	4630      	mov	r0, r6
 8006836:	eeb0 0b48 	vmov.f64	d0, d8
 800683a:	f001 fa4f 	bl	8007cdc <__d2b>
 800683e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8006842:	4605      	mov	r5, r0
 8006844:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006846:	2900      	cmp	r1, #0
 8006848:	d046      	beq.n	80068d8 <_dtoa_r+0x180>
 800684a:	ee18 4a90 	vmov	r4, s17
 800684e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006852:	ec53 2b18 	vmov	r2, r3, d8
 8006856:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800685a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800685e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8006862:	2400      	movs	r4, #0
 8006864:	ec43 2b16 	vmov	d6, r2, r3
 8006868:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800686c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8006a18 <_dtoa_r+0x2c0>
 8006870:	ee36 7b47 	vsub.f64	d7, d6, d7
 8006874:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8006a20 <_dtoa_r+0x2c8>
 8006878:	eea7 6b05 	vfma.f64	d6, d7, d5
 800687c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8006a28 <_dtoa_r+0x2d0>
 8006880:	ee07 1a90 	vmov	s15, r1
 8006884:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006888:	eeb0 7b46 	vmov.f64	d7, d6
 800688c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006890:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006894:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800689c:	ee16 ba90 	vmov	fp, s13
 80068a0:	940a      	str	r4, [sp, #40]	; 0x28
 80068a2:	d508      	bpl.n	80068b6 <_dtoa_r+0x15e>
 80068a4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80068a8:	eeb4 6b47 	vcmp.f64	d6, d7
 80068ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068b0:	bf18      	it	ne
 80068b2:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 80068b6:	f1bb 0f16 	cmp.w	fp, #22
 80068ba:	d82f      	bhi.n	800691c <_dtoa_r+0x1c4>
 80068bc:	4b62      	ldr	r3, [pc, #392]	; (8006a48 <_dtoa_r+0x2f0>)
 80068be:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80068c2:	ed93 7b00 	vldr	d7, [r3]
 80068c6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80068ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ce:	d501      	bpl.n	80068d4 <_dtoa_r+0x17c>
 80068d0:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80068d4:	2300      	movs	r3, #0
 80068d6:	e022      	b.n	800691e <_dtoa_r+0x1c6>
 80068d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80068da:	4401      	add	r1, r0
 80068dc:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80068e0:	2b20      	cmp	r3, #32
 80068e2:	bfc1      	itttt	gt
 80068e4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80068e8:	fa04 f303 	lslgt.w	r3, r4, r3
 80068ec:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80068f0:	fa28 f804 	lsrgt.w	r8, r8, r4
 80068f4:	bfd6      	itet	le
 80068f6:	f1c3 0320 	rsble	r3, r3, #32
 80068fa:	ea43 0808 	orrgt.w	r8, r3, r8
 80068fe:	fa08 f803 	lslle.w	r8, r8, r3
 8006902:	ee07 8a90 	vmov	s15, r8
 8006906:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800690a:	3901      	subs	r1, #1
 800690c:	ee17 4a90 	vmov	r4, s15
 8006910:	ec53 2b17 	vmov	r2, r3, d7
 8006914:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8006918:	2401      	movs	r4, #1
 800691a:	e7a3      	b.n	8006864 <_dtoa_r+0x10c>
 800691c:	2301      	movs	r3, #1
 800691e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006920:	1a43      	subs	r3, r0, r1
 8006922:	1e5a      	subs	r2, r3, #1
 8006924:	bf45      	ittet	mi
 8006926:	f1c3 0301 	rsbmi	r3, r3, #1
 800692a:	9304      	strmi	r3, [sp, #16]
 800692c:	2300      	movpl	r3, #0
 800692e:	2300      	movmi	r3, #0
 8006930:	9205      	str	r2, [sp, #20]
 8006932:	bf54      	ite	pl
 8006934:	9304      	strpl	r3, [sp, #16]
 8006936:	9305      	strmi	r3, [sp, #20]
 8006938:	f1bb 0f00 	cmp.w	fp, #0
 800693c:	db18      	blt.n	8006970 <_dtoa_r+0x218>
 800693e:	9b05      	ldr	r3, [sp, #20]
 8006940:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8006944:	445b      	add	r3, fp
 8006946:	9305      	str	r3, [sp, #20]
 8006948:	2300      	movs	r3, #0
 800694a:	9a06      	ldr	r2, [sp, #24]
 800694c:	2a09      	cmp	r2, #9
 800694e:	d849      	bhi.n	80069e4 <_dtoa_r+0x28c>
 8006950:	2a05      	cmp	r2, #5
 8006952:	bfc4      	itt	gt
 8006954:	3a04      	subgt	r2, #4
 8006956:	9206      	strgt	r2, [sp, #24]
 8006958:	9a06      	ldr	r2, [sp, #24]
 800695a:	f1a2 0202 	sub.w	r2, r2, #2
 800695e:	bfcc      	ite	gt
 8006960:	2400      	movgt	r4, #0
 8006962:	2401      	movle	r4, #1
 8006964:	2a03      	cmp	r2, #3
 8006966:	d848      	bhi.n	80069fa <_dtoa_r+0x2a2>
 8006968:	e8df f002 	tbb	[pc, r2]
 800696c:	3a2c2e0b 	.word	0x3a2c2e0b
 8006970:	9b04      	ldr	r3, [sp, #16]
 8006972:	2200      	movs	r2, #0
 8006974:	eba3 030b 	sub.w	r3, r3, fp
 8006978:	9304      	str	r3, [sp, #16]
 800697a:	9209      	str	r2, [sp, #36]	; 0x24
 800697c:	f1cb 0300 	rsb	r3, fp, #0
 8006980:	e7e3      	b.n	800694a <_dtoa_r+0x1f2>
 8006982:	2200      	movs	r2, #0
 8006984:	9207      	str	r2, [sp, #28]
 8006986:	9a08      	ldr	r2, [sp, #32]
 8006988:	2a00      	cmp	r2, #0
 800698a:	dc39      	bgt.n	8006a00 <_dtoa_r+0x2a8>
 800698c:	f04f 0a01 	mov.w	sl, #1
 8006990:	46d1      	mov	r9, sl
 8006992:	4652      	mov	r2, sl
 8006994:	f8cd a020 	str.w	sl, [sp, #32]
 8006998:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800699a:	2100      	movs	r1, #0
 800699c:	6079      	str	r1, [r7, #4]
 800699e:	2004      	movs	r0, #4
 80069a0:	f100 0c14 	add.w	ip, r0, #20
 80069a4:	4594      	cmp	ip, r2
 80069a6:	6879      	ldr	r1, [r7, #4]
 80069a8:	d92f      	bls.n	8006a0a <_dtoa_r+0x2b2>
 80069aa:	4630      	mov	r0, r6
 80069ac:	930d      	str	r3, [sp, #52]	; 0x34
 80069ae:	f000 fe6d 	bl	800768c <_Balloc>
 80069b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069b4:	9001      	str	r0, [sp, #4]
 80069b6:	4602      	mov	r2, r0
 80069b8:	2800      	cmp	r0, #0
 80069ba:	d149      	bne.n	8006a50 <_dtoa_r+0x2f8>
 80069bc:	4b23      	ldr	r3, [pc, #140]	; (8006a4c <_dtoa_r+0x2f4>)
 80069be:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80069c2:	e6e1      	b.n	8006788 <_dtoa_r+0x30>
 80069c4:	2201      	movs	r2, #1
 80069c6:	e7dd      	b.n	8006984 <_dtoa_r+0x22c>
 80069c8:	2200      	movs	r2, #0
 80069ca:	9207      	str	r2, [sp, #28]
 80069cc:	9a08      	ldr	r2, [sp, #32]
 80069ce:	eb0b 0a02 	add.w	sl, fp, r2
 80069d2:	f10a 0901 	add.w	r9, sl, #1
 80069d6:	464a      	mov	r2, r9
 80069d8:	2a01      	cmp	r2, #1
 80069da:	bfb8      	it	lt
 80069dc:	2201      	movlt	r2, #1
 80069de:	e7db      	b.n	8006998 <_dtoa_r+0x240>
 80069e0:	2201      	movs	r2, #1
 80069e2:	e7f2      	b.n	80069ca <_dtoa_r+0x272>
 80069e4:	2401      	movs	r4, #1
 80069e6:	2200      	movs	r2, #0
 80069e8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80069ec:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80069f0:	2100      	movs	r1, #0
 80069f2:	46d1      	mov	r9, sl
 80069f4:	2212      	movs	r2, #18
 80069f6:	9108      	str	r1, [sp, #32]
 80069f8:	e7ce      	b.n	8006998 <_dtoa_r+0x240>
 80069fa:	2201      	movs	r2, #1
 80069fc:	9207      	str	r2, [sp, #28]
 80069fe:	e7f5      	b.n	80069ec <_dtoa_r+0x294>
 8006a00:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006a04:	46d1      	mov	r9, sl
 8006a06:	4652      	mov	r2, sl
 8006a08:	e7c6      	b.n	8006998 <_dtoa_r+0x240>
 8006a0a:	3101      	adds	r1, #1
 8006a0c:	6079      	str	r1, [r7, #4]
 8006a0e:	0040      	lsls	r0, r0, #1
 8006a10:	e7c6      	b.n	80069a0 <_dtoa_r+0x248>
 8006a12:	bf00      	nop
 8006a14:	f3af 8000 	nop.w
 8006a18:	636f4361 	.word	0x636f4361
 8006a1c:	3fd287a7 	.word	0x3fd287a7
 8006a20:	8b60c8b3 	.word	0x8b60c8b3
 8006a24:	3fc68a28 	.word	0x3fc68a28
 8006a28:	509f79fb 	.word	0x509f79fb
 8006a2c:	3fd34413 	.word	0x3fd34413
 8006a30:	08009689 	.word	0x08009689
 8006a34:	080096a0 	.word	0x080096a0
 8006a38:	7ff00000 	.word	0x7ff00000
 8006a3c:	08009685 	.word	0x08009685
 8006a40:	0800967c 	.word	0x0800967c
 8006a44:	08009659 	.word	0x08009659
 8006a48:	080097f0 	.word	0x080097f0
 8006a4c:	080096fb 	.word	0x080096fb
 8006a50:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8006a52:	9901      	ldr	r1, [sp, #4]
 8006a54:	6011      	str	r1, [r2, #0]
 8006a56:	f1b9 0f0e 	cmp.w	r9, #14
 8006a5a:	d86c      	bhi.n	8006b36 <_dtoa_r+0x3de>
 8006a5c:	2c00      	cmp	r4, #0
 8006a5e:	d06a      	beq.n	8006b36 <_dtoa_r+0x3de>
 8006a60:	f1bb 0f00 	cmp.w	fp, #0
 8006a64:	f340 80a0 	ble.w	8006ba8 <_dtoa_r+0x450>
 8006a68:	49c1      	ldr	r1, [pc, #772]	; (8006d70 <_dtoa_r+0x618>)
 8006a6a:	f00b 020f 	and.w	r2, fp, #15
 8006a6e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006a72:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006a76:	ed92 7b00 	vldr	d7, [r2]
 8006a7a:	ea4f 112b 	mov.w	r1, fp, asr #4
 8006a7e:	f000 8087 	beq.w	8006b90 <_dtoa_r+0x438>
 8006a82:	4abc      	ldr	r2, [pc, #752]	; (8006d74 <_dtoa_r+0x61c>)
 8006a84:	ed92 6b08 	vldr	d6, [r2, #32]
 8006a88:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006a8c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006a90:	f001 010f 	and.w	r1, r1, #15
 8006a94:	2203      	movs	r2, #3
 8006a96:	48b7      	ldr	r0, [pc, #732]	; (8006d74 <_dtoa_r+0x61c>)
 8006a98:	2900      	cmp	r1, #0
 8006a9a:	d17b      	bne.n	8006b94 <_dtoa_r+0x43c>
 8006a9c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006aa0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006aa4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006aa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006aaa:	2900      	cmp	r1, #0
 8006aac:	f000 80a2 	beq.w	8006bf4 <_dtoa_r+0x49c>
 8006ab0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8006ab4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ab8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ac0:	f140 8098 	bpl.w	8006bf4 <_dtoa_r+0x49c>
 8006ac4:	f1b9 0f00 	cmp.w	r9, #0
 8006ac8:	f000 8094 	beq.w	8006bf4 <_dtoa_r+0x49c>
 8006acc:	f1ba 0f00 	cmp.w	sl, #0
 8006ad0:	dd2f      	ble.n	8006b32 <_dtoa_r+0x3da>
 8006ad2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8006ad6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ada:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006ade:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8006ae2:	3201      	adds	r2, #1
 8006ae4:	4650      	mov	r0, sl
 8006ae6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006aea:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8006aee:	ee07 2a90 	vmov	s15, r2
 8006af2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006af6:	eea7 5b06 	vfma.f64	d5, d7, d6
 8006afa:	ee15 4a90 	vmov	r4, s11
 8006afe:	ec52 1b15 	vmov	r1, r2, d5
 8006b02:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8006b06:	2800      	cmp	r0, #0
 8006b08:	d177      	bne.n	8006bfa <_dtoa_r+0x4a2>
 8006b0a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006b0e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8006b12:	ec42 1b17 	vmov	d7, r1, r2
 8006b16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b1e:	f300 8263 	bgt.w	8006fe8 <_dtoa_r+0x890>
 8006b22:	eeb1 7b47 	vneg.f64	d7, d7
 8006b26:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b2e:	f100 8258 	bmi.w	8006fe2 <_dtoa_r+0x88a>
 8006b32:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006b36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b38:	2a00      	cmp	r2, #0
 8006b3a:	f2c0 811d 	blt.w	8006d78 <_dtoa_r+0x620>
 8006b3e:	f1bb 0f0e 	cmp.w	fp, #14
 8006b42:	f300 8119 	bgt.w	8006d78 <_dtoa_r+0x620>
 8006b46:	4b8a      	ldr	r3, [pc, #552]	; (8006d70 <_dtoa_r+0x618>)
 8006b48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006b4c:	ed93 6b00 	vldr	d6, [r3]
 8006b50:	9b08      	ldr	r3, [sp, #32]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f280 80b7 	bge.w	8006cc6 <_dtoa_r+0x56e>
 8006b58:	f1b9 0f00 	cmp.w	r9, #0
 8006b5c:	f300 80b3 	bgt.w	8006cc6 <_dtoa_r+0x56e>
 8006b60:	f040 823f 	bne.w	8006fe2 <_dtoa_r+0x88a>
 8006b64:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006b68:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006b6c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b70:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b78:	464c      	mov	r4, r9
 8006b7a:	464f      	mov	r7, r9
 8006b7c:	f280 8215 	bge.w	8006faa <_dtoa_r+0x852>
 8006b80:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006b84:	2331      	movs	r3, #49	; 0x31
 8006b86:	f808 3b01 	strb.w	r3, [r8], #1
 8006b8a:	f10b 0b01 	add.w	fp, fp, #1
 8006b8e:	e211      	b.n	8006fb4 <_dtoa_r+0x85c>
 8006b90:	2202      	movs	r2, #2
 8006b92:	e780      	b.n	8006a96 <_dtoa_r+0x33e>
 8006b94:	07cc      	lsls	r4, r1, #31
 8006b96:	d504      	bpl.n	8006ba2 <_dtoa_r+0x44a>
 8006b98:	ed90 6b00 	vldr	d6, [r0]
 8006b9c:	3201      	adds	r2, #1
 8006b9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ba2:	1049      	asrs	r1, r1, #1
 8006ba4:	3008      	adds	r0, #8
 8006ba6:	e777      	b.n	8006a98 <_dtoa_r+0x340>
 8006ba8:	d022      	beq.n	8006bf0 <_dtoa_r+0x498>
 8006baa:	f1cb 0100 	rsb	r1, fp, #0
 8006bae:	4a70      	ldr	r2, [pc, #448]	; (8006d70 <_dtoa_r+0x618>)
 8006bb0:	f001 000f 	and.w	r0, r1, #15
 8006bb4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006bb8:	ed92 7b00 	vldr	d7, [r2]
 8006bbc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006bc0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006bc4:	486b      	ldr	r0, [pc, #428]	; (8006d74 <_dtoa_r+0x61c>)
 8006bc6:	1109      	asrs	r1, r1, #4
 8006bc8:	2400      	movs	r4, #0
 8006bca:	2202      	movs	r2, #2
 8006bcc:	b929      	cbnz	r1, 8006bda <_dtoa_r+0x482>
 8006bce:	2c00      	cmp	r4, #0
 8006bd0:	f43f af6a 	beq.w	8006aa8 <_dtoa_r+0x350>
 8006bd4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006bd8:	e766      	b.n	8006aa8 <_dtoa_r+0x350>
 8006bda:	07cf      	lsls	r7, r1, #31
 8006bdc:	d505      	bpl.n	8006bea <_dtoa_r+0x492>
 8006bde:	ed90 6b00 	vldr	d6, [r0]
 8006be2:	3201      	adds	r2, #1
 8006be4:	2401      	movs	r4, #1
 8006be6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006bea:	1049      	asrs	r1, r1, #1
 8006bec:	3008      	adds	r0, #8
 8006bee:	e7ed      	b.n	8006bcc <_dtoa_r+0x474>
 8006bf0:	2202      	movs	r2, #2
 8006bf2:	e759      	b.n	8006aa8 <_dtoa_r+0x350>
 8006bf4:	465f      	mov	r7, fp
 8006bf6:	4648      	mov	r0, r9
 8006bf8:	e775      	b.n	8006ae6 <_dtoa_r+0x38e>
 8006bfa:	ec42 1b17 	vmov	d7, r1, r2
 8006bfe:	4a5c      	ldr	r2, [pc, #368]	; (8006d70 <_dtoa_r+0x618>)
 8006c00:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8006c04:	ed12 4b02 	vldr	d4, [r2, #-8]
 8006c08:	9a01      	ldr	r2, [sp, #4]
 8006c0a:	1814      	adds	r4, r2, r0
 8006c0c:	9a07      	ldr	r2, [sp, #28]
 8006c0e:	b352      	cbz	r2, 8006c66 <_dtoa_r+0x50e>
 8006c10:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006c14:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006c18:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006c1c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006c20:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006c24:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006c28:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006c2c:	ee14 2a90 	vmov	r2, s9
 8006c30:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006c34:	3230      	adds	r2, #48	; 0x30
 8006c36:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006c3a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c42:	f808 2b01 	strb.w	r2, [r8], #1
 8006c46:	d439      	bmi.n	8006cbc <_dtoa_r+0x564>
 8006c48:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006c4c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c54:	d472      	bmi.n	8006d3c <_dtoa_r+0x5e4>
 8006c56:	45a0      	cmp	r8, r4
 8006c58:	f43f af6b 	beq.w	8006b32 <_dtoa_r+0x3da>
 8006c5c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006c60:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006c64:	e7e0      	b.n	8006c28 <_dtoa_r+0x4d0>
 8006c66:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006c6a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006c6e:	4621      	mov	r1, r4
 8006c70:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8006c74:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006c78:	ee14 2a90 	vmov	r2, s9
 8006c7c:	3230      	adds	r2, #48	; 0x30
 8006c7e:	f808 2b01 	strb.w	r2, [r8], #1
 8006c82:	45a0      	cmp	r8, r4
 8006c84:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006c88:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006c8c:	d118      	bne.n	8006cc0 <_dtoa_r+0x568>
 8006c8e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006c92:	ee37 4b05 	vadd.f64	d4, d7, d5
 8006c96:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c9e:	dc4d      	bgt.n	8006d3c <_dtoa_r+0x5e4>
 8006ca0:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006ca4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cac:	f57f af41 	bpl.w	8006b32 <_dtoa_r+0x3da>
 8006cb0:	4688      	mov	r8, r1
 8006cb2:	3901      	subs	r1, #1
 8006cb4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8006cb8:	2b30      	cmp	r3, #48	; 0x30
 8006cba:	d0f9      	beq.n	8006cb0 <_dtoa_r+0x558>
 8006cbc:	46bb      	mov	fp, r7
 8006cbe:	e02a      	b.n	8006d16 <_dtoa_r+0x5be>
 8006cc0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8006cc4:	e7d6      	b.n	8006c74 <_dtoa_r+0x51c>
 8006cc6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006cca:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8006cce:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006cd2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8006cd6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8006cda:	ee15 3a10 	vmov	r3, s10
 8006cde:	3330      	adds	r3, #48	; 0x30
 8006ce0:	f808 3b01 	strb.w	r3, [r8], #1
 8006ce4:	9b01      	ldr	r3, [sp, #4]
 8006ce6:	eba8 0303 	sub.w	r3, r8, r3
 8006cea:	4599      	cmp	r9, r3
 8006cec:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8006cf0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8006cf4:	d133      	bne.n	8006d5e <_dtoa_r+0x606>
 8006cf6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8006cfa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d02:	dc1a      	bgt.n	8006d3a <_dtoa_r+0x5e2>
 8006d04:	eeb4 7b46 	vcmp.f64	d7, d6
 8006d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d0c:	d103      	bne.n	8006d16 <_dtoa_r+0x5be>
 8006d0e:	ee15 3a10 	vmov	r3, s10
 8006d12:	07d9      	lsls	r1, r3, #31
 8006d14:	d411      	bmi.n	8006d3a <_dtoa_r+0x5e2>
 8006d16:	4629      	mov	r1, r5
 8006d18:	4630      	mov	r0, r6
 8006d1a:	f000 fcf7 	bl	800770c <_Bfree>
 8006d1e:	2300      	movs	r3, #0
 8006d20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d22:	f888 3000 	strb.w	r3, [r8]
 8006d26:	f10b 0301 	add.w	r3, fp, #1
 8006d2a:	6013      	str	r3, [r2, #0]
 8006d2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	f43f ad61 	beq.w	80067f6 <_dtoa_r+0x9e>
 8006d34:	f8c3 8000 	str.w	r8, [r3]
 8006d38:	e55d      	b.n	80067f6 <_dtoa_r+0x9e>
 8006d3a:	465f      	mov	r7, fp
 8006d3c:	4643      	mov	r3, r8
 8006d3e:	4698      	mov	r8, r3
 8006d40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d44:	2a39      	cmp	r2, #57	; 0x39
 8006d46:	d106      	bne.n	8006d56 <_dtoa_r+0x5fe>
 8006d48:	9a01      	ldr	r2, [sp, #4]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d1f7      	bne.n	8006d3e <_dtoa_r+0x5e6>
 8006d4e:	9901      	ldr	r1, [sp, #4]
 8006d50:	2230      	movs	r2, #48	; 0x30
 8006d52:	3701      	adds	r7, #1
 8006d54:	700a      	strb	r2, [r1, #0]
 8006d56:	781a      	ldrb	r2, [r3, #0]
 8006d58:	3201      	adds	r2, #1
 8006d5a:	701a      	strb	r2, [r3, #0]
 8006d5c:	e7ae      	b.n	8006cbc <_dtoa_r+0x564>
 8006d5e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006d62:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d6a:	d1b2      	bne.n	8006cd2 <_dtoa_r+0x57a>
 8006d6c:	e7d3      	b.n	8006d16 <_dtoa_r+0x5be>
 8006d6e:	bf00      	nop
 8006d70:	080097f0 	.word	0x080097f0
 8006d74:	080097c8 	.word	0x080097c8
 8006d78:	9907      	ldr	r1, [sp, #28]
 8006d7a:	2900      	cmp	r1, #0
 8006d7c:	f000 80d0 	beq.w	8006f20 <_dtoa_r+0x7c8>
 8006d80:	9906      	ldr	r1, [sp, #24]
 8006d82:	2901      	cmp	r1, #1
 8006d84:	f300 80b4 	bgt.w	8006ef0 <_dtoa_r+0x798>
 8006d88:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006d8a:	2900      	cmp	r1, #0
 8006d8c:	f000 80ac 	beq.w	8006ee8 <_dtoa_r+0x790>
 8006d90:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006d94:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006d98:	461c      	mov	r4, r3
 8006d9a:	930a      	str	r3, [sp, #40]	; 0x28
 8006d9c:	9b04      	ldr	r3, [sp, #16]
 8006d9e:	4413      	add	r3, r2
 8006da0:	9304      	str	r3, [sp, #16]
 8006da2:	9b05      	ldr	r3, [sp, #20]
 8006da4:	2101      	movs	r1, #1
 8006da6:	4413      	add	r3, r2
 8006da8:	4630      	mov	r0, r6
 8006daa:	9305      	str	r3, [sp, #20]
 8006dac:	f000 fd66 	bl	800787c <__i2b>
 8006db0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006db2:	4607      	mov	r7, r0
 8006db4:	f1b8 0f00 	cmp.w	r8, #0
 8006db8:	dd0d      	ble.n	8006dd6 <_dtoa_r+0x67e>
 8006dba:	9a05      	ldr	r2, [sp, #20]
 8006dbc:	2a00      	cmp	r2, #0
 8006dbe:	dd0a      	ble.n	8006dd6 <_dtoa_r+0x67e>
 8006dc0:	4542      	cmp	r2, r8
 8006dc2:	9904      	ldr	r1, [sp, #16]
 8006dc4:	bfa8      	it	ge
 8006dc6:	4642      	movge	r2, r8
 8006dc8:	1a89      	subs	r1, r1, r2
 8006dca:	9104      	str	r1, [sp, #16]
 8006dcc:	9905      	ldr	r1, [sp, #20]
 8006dce:	eba8 0802 	sub.w	r8, r8, r2
 8006dd2:	1a8a      	subs	r2, r1, r2
 8006dd4:	9205      	str	r2, [sp, #20]
 8006dd6:	b303      	cbz	r3, 8006e1a <_dtoa_r+0x6c2>
 8006dd8:	9a07      	ldr	r2, [sp, #28]
 8006dda:	2a00      	cmp	r2, #0
 8006ddc:	f000 80a5 	beq.w	8006f2a <_dtoa_r+0x7d2>
 8006de0:	2c00      	cmp	r4, #0
 8006de2:	dd13      	ble.n	8006e0c <_dtoa_r+0x6b4>
 8006de4:	4639      	mov	r1, r7
 8006de6:	4622      	mov	r2, r4
 8006de8:	4630      	mov	r0, r6
 8006dea:	930d      	str	r3, [sp, #52]	; 0x34
 8006dec:	f000 fe06 	bl	80079fc <__pow5mult>
 8006df0:	462a      	mov	r2, r5
 8006df2:	4601      	mov	r1, r0
 8006df4:	4607      	mov	r7, r0
 8006df6:	4630      	mov	r0, r6
 8006df8:	f000 fd56 	bl	80078a8 <__multiply>
 8006dfc:	4629      	mov	r1, r5
 8006dfe:	900a      	str	r0, [sp, #40]	; 0x28
 8006e00:	4630      	mov	r0, r6
 8006e02:	f000 fc83 	bl	800770c <_Bfree>
 8006e06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e0a:	4615      	mov	r5, r2
 8006e0c:	1b1a      	subs	r2, r3, r4
 8006e0e:	d004      	beq.n	8006e1a <_dtoa_r+0x6c2>
 8006e10:	4629      	mov	r1, r5
 8006e12:	4630      	mov	r0, r6
 8006e14:	f000 fdf2 	bl	80079fc <__pow5mult>
 8006e18:	4605      	mov	r5, r0
 8006e1a:	2101      	movs	r1, #1
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	f000 fd2d 	bl	800787c <__i2b>
 8006e22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	4604      	mov	r4, r0
 8006e28:	f340 8081 	ble.w	8006f2e <_dtoa_r+0x7d6>
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	4601      	mov	r1, r0
 8006e30:	4630      	mov	r0, r6
 8006e32:	f000 fde3 	bl	80079fc <__pow5mult>
 8006e36:	9b06      	ldr	r3, [sp, #24]
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	dd7a      	ble.n	8006f34 <_dtoa_r+0x7dc>
 8006e3e:	2300      	movs	r3, #0
 8006e40:	930a      	str	r3, [sp, #40]	; 0x28
 8006e42:	6922      	ldr	r2, [r4, #16]
 8006e44:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006e48:	6910      	ldr	r0, [r2, #16]
 8006e4a:	f000 fcc7 	bl	80077dc <__hi0bits>
 8006e4e:	f1c0 0020 	rsb	r0, r0, #32
 8006e52:	9b05      	ldr	r3, [sp, #20]
 8006e54:	4418      	add	r0, r3
 8006e56:	f010 001f 	ands.w	r0, r0, #31
 8006e5a:	f000 808c 	beq.w	8006f76 <_dtoa_r+0x81e>
 8006e5e:	f1c0 0220 	rsb	r2, r0, #32
 8006e62:	2a04      	cmp	r2, #4
 8006e64:	f340 8085 	ble.w	8006f72 <_dtoa_r+0x81a>
 8006e68:	f1c0 001c 	rsb	r0, r0, #28
 8006e6c:	9b04      	ldr	r3, [sp, #16]
 8006e6e:	4403      	add	r3, r0
 8006e70:	9304      	str	r3, [sp, #16]
 8006e72:	9b05      	ldr	r3, [sp, #20]
 8006e74:	4403      	add	r3, r0
 8006e76:	4480      	add	r8, r0
 8006e78:	9305      	str	r3, [sp, #20]
 8006e7a:	9b04      	ldr	r3, [sp, #16]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	dd05      	ble.n	8006e8c <_dtoa_r+0x734>
 8006e80:	4629      	mov	r1, r5
 8006e82:	461a      	mov	r2, r3
 8006e84:	4630      	mov	r0, r6
 8006e86:	f000 fe13 	bl	8007ab0 <__lshift>
 8006e8a:	4605      	mov	r5, r0
 8006e8c:	9b05      	ldr	r3, [sp, #20]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	dd05      	ble.n	8006e9e <_dtoa_r+0x746>
 8006e92:	4621      	mov	r1, r4
 8006e94:	461a      	mov	r2, r3
 8006e96:	4630      	mov	r0, r6
 8006e98:	f000 fe0a 	bl	8007ab0 <__lshift>
 8006e9c:	4604      	mov	r4, r0
 8006e9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d06a      	beq.n	8006f7a <_dtoa_r+0x822>
 8006ea4:	4621      	mov	r1, r4
 8006ea6:	4628      	mov	r0, r5
 8006ea8:	f000 fe72 	bl	8007b90 <__mcmp>
 8006eac:	2800      	cmp	r0, #0
 8006eae:	da64      	bge.n	8006f7a <_dtoa_r+0x822>
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	4629      	mov	r1, r5
 8006eb4:	220a      	movs	r2, #10
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	f000 fc4a 	bl	8007750 <__multadd>
 8006ebc:	9b07      	ldr	r3, [sp, #28]
 8006ebe:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006ec2:	4605      	mov	r5, r0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	f000 8191 	beq.w	80071ec <_dtoa_r+0xa94>
 8006eca:	4639      	mov	r1, r7
 8006ecc:	2300      	movs	r3, #0
 8006ece:	220a      	movs	r2, #10
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	f000 fc3d 	bl	8007750 <__multadd>
 8006ed6:	f1ba 0f00 	cmp.w	sl, #0
 8006eda:	4607      	mov	r7, r0
 8006edc:	f300 808d 	bgt.w	8006ffa <_dtoa_r+0x8a2>
 8006ee0:	9b06      	ldr	r3, [sp, #24]
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	dc50      	bgt.n	8006f88 <_dtoa_r+0x830>
 8006ee6:	e088      	b.n	8006ffa <_dtoa_r+0x8a2>
 8006ee8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006eea:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006eee:	e751      	b.n	8006d94 <_dtoa_r+0x63c>
 8006ef0:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8006ef4:	42a3      	cmp	r3, r4
 8006ef6:	bfbf      	itttt	lt
 8006ef8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8006efa:	1ae3      	sublt	r3, r4, r3
 8006efc:	18d2      	addlt	r2, r2, r3
 8006efe:	9209      	strlt	r2, [sp, #36]	; 0x24
 8006f00:	bfb6      	itet	lt
 8006f02:	4623      	movlt	r3, r4
 8006f04:	1b1c      	subge	r4, r3, r4
 8006f06:	2400      	movlt	r4, #0
 8006f08:	f1b9 0f00 	cmp.w	r9, #0
 8006f0c:	bfb5      	itete	lt
 8006f0e:	9a04      	ldrlt	r2, [sp, #16]
 8006f10:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8006f14:	eba2 0809 	sublt.w	r8, r2, r9
 8006f18:	464a      	movge	r2, r9
 8006f1a:	bfb8      	it	lt
 8006f1c:	2200      	movlt	r2, #0
 8006f1e:	e73c      	b.n	8006d9a <_dtoa_r+0x642>
 8006f20:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006f24:	9f07      	ldr	r7, [sp, #28]
 8006f26:	461c      	mov	r4, r3
 8006f28:	e744      	b.n	8006db4 <_dtoa_r+0x65c>
 8006f2a:	461a      	mov	r2, r3
 8006f2c:	e770      	b.n	8006e10 <_dtoa_r+0x6b8>
 8006f2e:	9b06      	ldr	r3, [sp, #24]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	dc18      	bgt.n	8006f66 <_dtoa_r+0x80e>
 8006f34:	9b02      	ldr	r3, [sp, #8]
 8006f36:	b9b3      	cbnz	r3, 8006f66 <_dtoa_r+0x80e>
 8006f38:	9b03      	ldr	r3, [sp, #12]
 8006f3a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006f3e:	b9a2      	cbnz	r2, 8006f6a <_dtoa_r+0x812>
 8006f40:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f44:	0d12      	lsrs	r2, r2, #20
 8006f46:	0512      	lsls	r2, r2, #20
 8006f48:	b18a      	cbz	r2, 8006f6e <_dtoa_r+0x816>
 8006f4a:	9b04      	ldr	r3, [sp, #16]
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	9304      	str	r3, [sp, #16]
 8006f50:	9b05      	ldr	r3, [sp, #20]
 8006f52:	3301      	adds	r3, #1
 8006f54:	9305      	str	r3, [sp, #20]
 8006f56:	2301      	movs	r3, #1
 8006f58:	930a      	str	r3, [sp, #40]	; 0x28
 8006f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f47f af70 	bne.w	8006e42 <_dtoa_r+0x6ea>
 8006f62:	2001      	movs	r0, #1
 8006f64:	e775      	b.n	8006e52 <_dtoa_r+0x6fa>
 8006f66:	2300      	movs	r3, #0
 8006f68:	e7f6      	b.n	8006f58 <_dtoa_r+0x800>
 8006f6a:	9b02      	ldr	r3, [sp, #8]
 8006f6c:	e7f4      	b.n	8006f58 <_dtoa_r+0x800>
 8006f6e:	920a      	str	r2, [sp, #40]	; 0x28
 8006f70:	e7f3      	b.n	8006f5a <_dtoa_r+0x802>
 8006f72:	d082      	beq.n	8006e7a <_dtoa_r+0x722>
 8006f74:	4610      	mov	r0, r2
 8006f76:	301c      	adds	r0, #28
 8006f78:	e778      	b.n	8006e6c <_dtoa_r+0x714>
 8006f7a:	f1b9 0f00 	cmp.w	r9, #0
 8006f7e:	dc37      	bgt.n	8006ff0 <_dtoa_r+0x898>
 8006f80:	9b06      	ldr	r3, [sp, #24]
 8006f82:	2b02      	cmp	r3, #2
 8006f84:	dd34      	ble.n	8006ff0 <_dtoa_r+0x898>
 8006f86:	46ca      	mov	sl, r9
 8006f88:	f1ba 0f00 	cmp.w	sl, #0
 8006f8c:	d10d      	bne.n	8006faa <_dtoa_r+0x852>
 8006f8e:	4621      	mov	r1, r4
 8006f90:	4653      	mov	r3, sl
 8006f92:	2205      	movs	r2, #5
 8006f94:	4630      	mov	r0, r6
 8006f96:	f000 fbdb 	bl	8007750 <__multadd>
 8006f9a:	4601      	mov	r1, r0
 8006f9c:	4604      	mov	r4, r0
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	f000 fdf6 	bl	8007b90 <__mcmp>
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	f73f adeb 	bgt.w	8006b80 <_dtoa_r+0x428>
 8006faa:	9b08      	ldr	r3, [sp, #32]
 8006fac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006fb0:	ea6f 0b03 	mvn.w	fp, r3
 8006fb4:	f04f 0900 	mov.w	r9, #0
 8006fb8:	4621      	mov	r1, r4
 8006fba:	4630      	mov	r0, r6
 8006fbc:	f000 fba6 	bl	800770c <_Bfree>
 8006fc0:	2f00      	cmp	r7, #0
 8006fc2:	f43f aea8 	beq.w	8006d16 <_dtoa_r+0x5be>
 8006fc6:	f1b9 0f00 	cmp.w	r9, #0
 8006fca:	d005      	beq.n	8006fd8 <_dtoa_r+0x880>
 8006fcc:	45b9      	cmp	r9, r7
 8006fce:	d003      	beq.n	8006fd8 <_dtoa_r+0x880>
 8006fd0:	4649      	mov	r1, r9
 8006fd2:	4630      	mov	r0, r6
 8006fd4:	f000 fb9a 	bl	800770c <_Bfree>
 8006fd8:	4639      	mov	r1, r7
 8006fda:	4630      	mov	r0, r6
 8006fdc:	f000 fb96 	bl	800770c <_Bfree>
 8006fe0:	e699      	b.n	8006d16 <_dtoa_r+0x5be>
 8006fe2:	2400      	movs	r4, #0
 8006fe4:	4627      	mov	r7, r4
 8006fe6:	e7e0      	b.n	8006faa <_dtoa_r+0x852>
 8006fe8:	46bb      	mov	fp, r7
 8006fea:	4604      	mov	r4, r0
 8006fec:	4607      	mov	r7, r0
 8006fee:	e5c7      	b.n	8006b80 <_dtoa_r+0x428>
 8006ff0:	9b07      	ldr	r3, [sp, #28]
 8006ff2:	46ca      	mov	sl, r9
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f000 8100 	beq.w	80071fa <_dtoa_r+0xaa2>
 8006ffa:	f1b8 0f00 	cmp.w	r8, #0
 8006ffe:	dd05      	ble.n	800700c <_dtoa_r+0x8b4>
 8007000:	4639      	mov	r1, r7
 8007002:	4642      	mov	r2, r8
 8007004:	4630      	mov	r0, r6
 8007006:	f000 fd53 	bl	8007ab0 <__lshift>
 800700a:	4607      	mov	r7, r0
 800700c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800700e:	2b00      	cmp	r3, #0
 8007010:	d05d      	beq.n	80070ce <_dtoa_r+0x976>
 8007012:	6879      	ldr	r1, [r7, #4]
 8007014:	4630      	mov	r0, r6
 8007016:	f000 fb39 	bl	800768c <_Balloc>
 800701a:	4680      	mov	r8, r0
 800701c:	b928      	cbnz	r0, 800702a <_dtoa_r+0x8d2>
 800701e:	4b82      	ldr	r3, [pc, #520]	; (8007228 <_dtoa_r+0xad0>)
 8007020:	4602      	mov	r2, r0
 8007022:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007026:	f7ff bbaf 	b.w	8006788 <_dtoa_r+0x30>
 800702a:	693a      	ldr	r2, [r7, #16]
 800702c:	3202      	adds	r2, #2
 800702e:	0092      	lsls	r2, r2, #2
 8007030:	f107 010c 	add.w	r1, r7, #12
 8007034:	300c      	adds	r0, #12
 8007036:	f7fe fd2d 	bl	8005a94 <memcpy>
 800703a:	2201      	movs	r2, #1
 800703c:	4641      	mov	r1, r8
 800703e:	4630      	mov	r0, r6
 8007040:	f000 fd36 	bl	8007ab0 <__lshift>
 8007044:	9b01      	ldr	r3, [sp, #4]
 8007046:	3301      	adds	r3, #1
 8007048:	9304      	str	r3, [sp, #16]
 800704a:	9b01      	ldr	r3, [sp, #4]
 800704c:	4453      	add	r3, sl
 800704e:	9308      	str	r3, [sp, #32]
 8007050:	9b02      	ldr	r3, [sp, #8]
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	46b9      	mov	r9, r7
 8007058:	9307      	str	r3, [sp, #28]
 800705a:	4607      	mov	r7, r0
 800705c:	9b04      	ldr	r3, [sp, #16]
 800705e:	4621      	mov	r1, r4
 8007060:	3b01      	subs	r3, #1
 8007062:	4628      	mov	r0, r5
 8007064:	9302      	str	r3, [sp, #8]
 8007066:	f7ff faeb 	bl	8006640 <quorem>
 800706a:	4603      	mov	r3, r0
 800706c:	3330      	adds	r3, #48	; 0x30
 800706e:	9005      	str	r0, [sp, #20]
 8007070:	4649      	mov	r1, r9
 8007072:	4628      	mov	r0, r5
 8007074:	9309      	str	r3, [sp, #36]	; 0x24
 8007076:	f000 fd8b 	bl	8007b90 <__mcmp>
 800707a:	463a      	mov	r2, r7
 800707c:	4682      	mov	sl, r0
 800707e:	4621      	mov	r1, r4
 8007080:	4630      	mov	r0, r6
 8007082:	f000 fda1 	bl	8007bc8 <__mdiff>
 8007086:	68c2      	ldr	r2, [r0, #12]
 8007088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800708a:	4680      	mov	r8, r0
 800708c:	bb0a      	cbnz	r2, 80070d2 <_dtoa_r+0x97a>
 800708e:	4601      	mov	r1, r0
 8007090:	4628      	mov	r0, r5
 8007092:	f000 fd7d 	bl	8007b90 <__mcmp>
 8007096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007098:	4602      	mov	r2, r0
 800709a:	4641      	mov	r1, r8
 800709c:	4630      	mov	r0, r6
 800709e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80070a2:	f000 fb33 	bl	800770c <_Bfree>
 80070a6:	9b06      	ldr	r3, [sp, #24]
 80070a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070aa:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80070ae:	ea43 0102 	orr.w	r1, r3, r2
 80070b2:	9b07      	ldr	r3, [sp, #28]
 80070b4:	430b      	orrs	r3, r1
 80070b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070b8:	d10d      	bne.n	80070d6 <_dtoa_r+0x97e>
 80070ba:	2b39      	cmp	r3, #57	; 0x39
 80070bc:	d029      	beq.n	8007112 <_dtoa_r+0x9ba>
 80070be:	f1ba 0f00 	cmp.w	sl, #0
 80070c2:	dd01      	ble.n	80070c8 <_dtoa_r+0x970>
 80070c4:	9b05      	ldr	r3, [sp, #20]
 80070c6:	3331      	adds	r3, #49	; 0x31
 80070c8:	9a02      	ldr	r2, [sp, #8]
 80070ca:	7013      	strb	r3, [r2, #0]
 80070cc:	e774      	b.n	8006fb8 <_dtoa_r+0x860>
 80070ce:	4638      	mov	r0, r7
 80070d0:	e7b8      	b.n	8007044 <_dtoa_r+0x8ec>
 80070d2:	2201      	movs	r2, #1
 80070d4:	e7e1      	b.n	800709a <_dtoa_r+0x942>
 80070d6:	f1ba 0f00 	cmp.w	sl, #0
 80070da:	db06      	blt.n	80070ea <_dtoa_r+0x992>
 80070dc:	9906      	ldr	r1, [sp, #24]
 80070de:	ea41 0a0a 	orr.w	sl, r1, sl
 80070e2:	9907      	ldr	r1, [sp, #28]
 80070e4:	ea5a 0101 	orrs.w	r1, sl, r1
 80070e8:	d120      	bne.n	800712c <_dtoa_r+0x9d4>
 80070ea:	2a00      	cmp	r2, #0
 80070ec:	ddec      	ble.n	80070c8 <_dtoa_r+0x970>
 80070ee:	4629      	mov	r1, r5
 80070f0:	2201      	movs	r2, #1
 80070f2:	4630      	mov	r0, r6
 80070f4:	9304      	str	r3, [sp, #16]
 80070f6:	f000 fcdb 	bl	8007ab0 <__lshift>
 80070fa:	4621      	mov	r1, r4
 80070fc:	4605      	mov	r5, r0
 80070fe:	f000 fd47 	bl	8007b90 <__mcmp>
 8007102:	2800      	cmp	r0, #0
 8007104:	9b04      	ldr	r3, [sp, #16]
 8007106:	dc02      	bgt.n	800710e <_dtoa_r+0x9b6>
 8007108:	d1de      	bne.n	80070c8 <_dtoa_r+0x970>
 800710a:	07da      	lsls	r2, r3, #31
 800710c:	d5dc      	bpl.n	80070c8 <_dtoa_r+0x970>
 800710e:	2b39      	cmp	r3, #57	; 0x39
 8007110:	d1d8      	bne.n	80070c4 <_dtoa_r+0x96c>
 8007112:	9a02      	ldr	r2, [sp, #8]
 8007114:	2339      	movs	r3, #57	; 0x39
 8007116:	7013      	strb	r3, [r2, #0]
 8007118:	4643      	mov	r3, r8
 800711a:	4698      	mov	r8, r3
 800711c:	3b01      	subs	r3, #1
 800711e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8007122:	2a39      	cmp	r2, #57	; 0x39
 8007124:	d051      	beq.n	80071ca <_dtoa_r+0xa72>
 8007126:	3201      	adds	r2, #1
 8007128:	701a      	strb	r2, [r3, #0]
 800712a:	e745      	b.n	8006fb8 <_dtoa_r+0x860>
 800712c:	2a00      	cmp	r2, #0
 800712e:	dd03      	ble.n	8007138 <_dtoa_r+0x9e0>
 8007130:	2b39      	cmp	r3, #57	; 0x39
 8007132:	d0ee      	beq.n	8007112 <_dtoa_r+0x9ba>
 8007134:	3301      	adds	r3, #1
 8007136:	e7c7      	b.n	80070c8 <_dtoa_r+0x970>
 8007138:	9a04      	ldr	r2, [sp, #16]
 800713a:	9908      	ldr	r1, [sp, #32]
 800713c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007140:	428a      	cmp	r2, r1
 8007142:	d02b      	beq.n	800719c <_dtoa_r+0xa44>
 8007144:	4629      	mov	r1, r5
 8007146:	2300      	movs	r3, #0
 8007148:	220a      	movs	r2, #10
 800714a:	4630      	mov	r0, r6
 800714c:	f000 fb00 	bl	8007750 <__multadd>
 8007150:	45b9      	cmp	r9, r7
 8007152:	4605      	mov	r5, r0
 8007154:	f04f 0300 	mov.w	r3, #0
 8007158:	f04f 020a 	mov.w	r2, #10
 800715c:	4649      	mov	r1, r9
 800715e:	4630      	mov	r0, r6
 8007160:	d107      	bne.n	8007172 <_dtoa_r+0xa1a>
 8007162:	f000 faf5 	bl	8007750 <__multadd>
 8007166:	4681      	mov	r9, r0
 8007168:	4607      	mov	r7, r0
 800716a:	9b04      	ldr	r3, [sp, #16]
 800716c:	3301      	adds	r3, #1
 800716e:	9304      	str	r3, [sp, #16]
 8007170:	e774      	b.n	800705c <_dtoa_r+0x904>
 8007172:	f000 faed 	bl	8007750 <__multadd>
 8007176:	4639      	mov	r1, r7
 8007178:	4681      	mov	r9, r0
 800717a:	2300      	movs	r3, #0
 800717c:	220a      	movs	r2, #10
 800717e:	4630      	mov	r0, r6
 8007180:	f000 fae6 	bl	8007750 <__multadd>
 8007184:	4607      	mov	r7, r0
 8007186:	e7f0      	b.n	800716a <_dtoa_r+0xa12>
 8007188:	f1ba 0f00 	cmp.w	sl, #0
 800718c:	9a01      	ldr	r2, [sp, #4]
 800718e:	bfcc      	ite	gt
 8007190:	46d0      	movgt	r8, sl
 8007192:	f04f 0801 	movle.w	r8, #1
 8007196:	4490      	add	r8, r2
 8007198:	f04f 0900 	mov.w	r9, #0
 800719c:	4629      	mov	r1, r5
 800719e:	2201      	movs	r2, #1
 80071a0:	4630      	mov	r0, r6
 80071a2:	9302      	str	r3, [sp, #8]
 80071a4:	f000 fc84 	bl	8007ab0 <__lshift>
 80071a8:	4621      	mov	r1, r4
 80071aa:	4605      	mov	r5, r0
 80071ac:	f000 fcf0 	bl	8007b90 <__mcmp>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	dcb1      	bgt.n	8007118 <_dtoa_r+0x9c0>
 80071b4:	d102      	bne.n	80071bc <_dtoa_r+0xa64>
 80071b6:	9b02      	ldr	r3, [sp, #8]
 80071b8:	07db      	lsls	r3, r3, #31
 80071ba:	d4ad      	bmi.n	8007118 <_dtoa_r+0x9c0>
 80071bc:	4643      	mov	r3, r8
 80071be:	4698      	mov	r8, r3
 80071c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071c4:	2a30      	cmp	r2, #48	; 0x30
 80071c6:	d0fa      	beq.n	80071be <_dtoa_r+0xa66>
 80071c8:	e6f6      	b.n	8006fb8 <_dtoa_r+0x860>
 80071ca:	9a01      	ldr	r2, [sp, #4]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d1a4      	bne.n	800711a <_dtoa_r+0x9c2>
 80071d0:	f10b 0b01 	add.w	fp, fp, #1
 80071d4:	2331      	movs	r3, #49	; 0x31
 80071d6:	e778      	b.n	80070ca <_dtoa_r+0x972>
 80071d8:	4b14      	ldr	r3, [pc, #80]	; (800722c <_dtoa_r+0xad4>)
 80071da:	f7ff bb27 	b.w	800682c <_dtoa_r+0xd4>
 80071de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	f47f ab03 	bne.w	80067ec <_dtoa_r+0x94>
 80071e6:	4b12      	ldr	r3, [pc, #72]	; (8007230 <_dtoa_r+0xad8>)
 80071e8:	f7ff bb20 	b.w	800682c <_dtoa_r+0xd4>
 80071ec:	f1ba 0f00 	cmp.w	sl, #0
 80071f0:	dc03      	bgt.n	80071fa <_dtoa_r+0xaa2>
 80071f2:	9b06      	ldr	r3, [sp, #24]
 80071f4:	2b02      	cmp	r3, #2
 80071f6:	f73f aec7 	bgt.w	8006f88 <_dtoa_r+0x830>
 80071fa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80071fe:	4621      	mov	r1, r4
 8007200:	4628      	mov	r0, r5
 8007202:	f7ff fa1d 	bl	8006640 <quorem>
 8007206:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800720a:	f808 3b01 	strb.w	r3, [r8], #1
 800720e:	9a01      	ldr	r2, [sp, #4]
 8007210:	eba8 0202 	sub.w	r2, r8, r2
 8007214:	4592      	cmp	sl, r2
 8007216:	ddb7      	ble.n	8007188 <_dtoa_r+0xa30>
 8007218:	4629      	mov	r1, r5
 800721a:	2300      	movs	r3, #0
 800721c:	220a      	movs	r2, #10
 800721e:	4630      	mov	r0, r6
 8007220:	f000 fa96 	bl	8007750 <__multadd>
 8007224:	4605      	mov	r5, r0
 8007226:	e7ea      	b.n	80071fe <_dtoa_r+0xaa6>
 8007228:	080096fb 	.word	0x080096fb
 800722c:	08009658 	.word	0x08009658
 8007230:	0800967c 	.word	0x0800967c

08007234 <__sflush_r>:
 8007234:	898a      	ldrh	r2, [r1, #12]
 8007236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800723a:	4605      	mov	r5, r0
 800723c:	0710      	lsls	r0, r2, #28
 800723e:	460c      	mov	r4, r1
 8007240:	d458      	bmi.n	80072f4 <__sflush_r+0xc0>
 8007242:	684b      	ldr	r3, [r1, #4]
 8007244:	2b00      	cmp	r3, #0
 8007246:	dc05      	bgt.n	8007254 <__sflush_r+0x20>
 8007248:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800724a:	2b00      	cmp	r3, #0
 800724c:	dc02      	bgt.n	8007254 <__sflush_r+0x20>
 800724e:	2000      	movs	r0, #0
 8007250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007254:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007256:	2e00      	cmp	r6, #0
 8007258:	d0f9      	beq.n	800724e <__sflush_r+0x1a>
 800725a:	2300      	movs	r3, #0
 800725c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007260:	682f      	ldr	r7, [r5, #0]
 8007262:	602b      	str	r3, [r5, #0]
 8007264:	d032      	beq.n	80072cc <__sflush_r+0x98>
 8007266:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007268:	89a3      	ldrh	r3, [r4, #12]
 800726a:	075a      	lsls	r2, r3, #29
 800726c:	d505      	bpl.n	800727a <__sflush_r+0x46>
 800726e:	6863      	ldr	r3, [r4, #4]
 8007270:	1ac0      	subs	r0, r0, r3
 8007272:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007274:	b10b      	cbz	r3, 800727a <__sflush_r+0x46>
 8007276:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007278:	1ac0      	subs	r0, r0, r3
 800727a:	2300      	movs	r3, #0
 800727c:	4602      	mov	r2, r0
 800727e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007280:	6a21      	ldr	r1, [r4, #32]
 8007282:	4628      	mov	r0, r5
 8007284:	47b0      	blx	r6
 8007286:	1c43      	adds	r3, r0, #1
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	d106      	bne.n	800729a <__sflush_r+0x66>
 800728c:	6829      	ldr	r1, [r5, #0]
 800728e:	291d      	cmp	r1, #29
 8007290:	d82c      	bhi.n	80072ec <__sflush_r+0xb8>
 8007292:	4a2a      	ldr	r2, [pc, #168]	; (800733c <__sflush_r+0x108>)
 8007294:	40ca      	lsrs	r2, r1
 8007296:	07d6      	lsls	r6, r2, #31
 8007298:	d528      	bpl.n	80072ec <__sflush_r+0xb8>
 800729a:	2200      	movs	r2, #0
 800729c:	6062      	str	r2, [r4, #4]
 800729e:	04d9      	lsls	r1, r3, #19
 80072a0:	6922      	ldr	r2, [r4, #16]
 80072a2:	6022      	str	r2, [r4, #0]
 80072a4:	d504      	bpl.n	80072b0 <__sflush_r+0x7c>
 80072a6:	1c42      	adds	r2, r0, #1
 80072a8:	d101      	bne.n	80072ae <__sflush_r+0x7a>
 80072aa:	682b      	ldr	r3, [r5, #0]
 80072ac:	b903      	cbnz	r3, 80072b0 <__sflush_r+0x7c>
 80072ae:	6560      	str	r0, [r4, #84]	; 0x54
 80072b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80072b2:	602f      	str	r7, [r5, #0]
 80072b4:	2900      	cmp	r1, #0
 80072b6:	d0ca      	beq.n	800724e <__sflush_r+0x1a>
 80072b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80072bc:	4299      	cmp	r1, r3
 80072be:	d002      	beq.n	80072c6 <__sflush_r+0x92>
 80072c0:	4628      	mov	r0, r5
 80072c2:	f000 fd7d 	bl	8007dc0 <_free_r>
 80072c6:	2000      	movs	r0, #0
 80072c8:	6360      	str	r0, [r4, #52]	; 0x34
 80072ca:	e7c1      	b.n	8007250 <__sflush_r+0x1c>
 80072cc:	6a21      	ldr	r1, [r4, #32]
 80072ce:	2301      	movs	r3, #1
 80072d0:	4628      	mov	r0, r5
 80072d2:	47b0      	blx	r6
 80072d4:	1c41      	adds	r1, r0, #1
 80072d6:	d1c7      	bne.n	8007268 <__sflush_r+0x34>
 80072d8:	682b      	ldr	r3, [r5, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d0c4      	beq.n	8007268 <__sflush_r+0x34>
 80072de:	2b1d      	cmp	r3, #29
 80072e0:	d001      	beq.n	80072e6 <__sflush_r+0xb2>
 80072e2:	2b16      	cmp	r3, #22
 80072e4:	d101      	bne.n	80072ea <__sflush_r+0xb6>
 80072e6:	602f      	str	r7, [r5, #0]
 80072e8:	e7b1      	b.n	800724e <__sflush_r+0x1a>
 80072ea:	89a3      	ldrh	r3, [r4, #12]
 80072ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072f0:	81a3      	strh	r3, [r4, #12]
 80072f2:	e7ad      	b.n	8007250 <__sflush_r+0x1c>
 80072f4:	690f      	ldr	r7, [r1, #16]
 80072f6:	2f00      	cmp	r7, #0
 80072f8:	d0a9      	beq.n	800724e <__sflush_r+0x1a>
 80072fa:	0793      	lsls	r3, r2, #30
 80072fc:	680e      	ldr	r6, [r1, #0]
 80072fe:	bf08      	it	eq
 8007300:	694b      	ldreq	r3, [r1, #20]
 8007302:	600f      	str	r7, [r1, #0]
 8007304:	bf18      	it	ne
 8007306:	2300      	movne	r3, #0
 8007308:	eba6 0807 	sub.w	r8, r6, r7
 800730c:	608b      	str	r3, [r1, #8]
 800730e:	f1b8 0f00 	cmp.w	r8, #0
 8007312:	dd9c      	ble.n	800724e <__sflush_r+0x1a>
 8007314:	6a21      	ldr	r1, [r4, #32]
 8007316:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007318:	4643      	mov	r3, r8
 800731a:	463a      	mov	r2, r7
 800731c:	4628      	mov	r0, r5
 800731e:	47b0      	blx	r6
 8007320:	2800      	cmp	r0, #0
 8007322:	dc06      	bgt.n	8007332 <__sflush_r+0xfe>
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800732a:	81a3      	strh	r3, [r4, #12]
 800732c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007330:	e78e      	b.n	8007250 <__sflush_r+0x1c>
 8007332:	4407      	add	r7, r0
 8007334:	eba8 0800 	sub.w	r8, r8, r0
 8007338:	e7e9      	b.n	800730e <__sflush_r+0xda>
 800733a:	bf00      	nop
 800733c:	20400001 	.word	0x20400001

08007340 <_fflush_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	690b      	ldr	r3, [r1, #16]
 8007344:	4605      	mov	r5, r0
 8007346:	460c      	mov	r4, r1
 8007348:	b913      	cbnz	r3, 8007350 <_fflush_r+0x10>
 800734a:	2500      	movs	r5, #0
 800734c:	4628      	mov	r0, r5
 800734e:	bd38      	pop	{r3, r4, r5, pc}
 8007350:	b118      	cbz	r0, 800735a <_fflush_r+0x1a>
 8007352:	6983      	ldr	r3, [r0, #24]
 8007354:	b90b      	cbnz	r3, 800735a <_fflush_r+0x1a>
 8007356:	f000 f887 	bl	8007468 <__sinit>
 800735a:	4b14      	ldr	r3, [pc, #80]	; (80073ac <_fflush_r+0x6c>)
 800735c:	429c      	cmp	r4, r3
 800735e:	d11b      	bne.n	8007398 <_fflush_r+0x58>
 8007360:	686c      	ldr	r4, [r5, #4]
 8007362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d0ef      	beq.n	800734a <_fflush_r+0xa>
 800736a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800736c:	07d0      	lsls	r0, r2, #31
 800736e:	d404      	bmi.n	800737a <_fflush_r+0x3a>
 8007370:	0599      	lsls	r1, r3, #22
 8007372:	d402      	bmi.n	800737a <_fflush_r+0x3a>
 8007374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007376:	f000 f91a 	bl	80075ae <__retarget_lock_acquire_recursive>
 800737a:	4628      	mov	r0, r5
 800737c:	4621      	mov	r1, r4
 800737e:	f7ff ff59 	bl	8007234 <__sflush_r>
 8007382:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007384:	07da      	lsls	r2, r3, #31
 8007386:	4605      	mov	r5, r0
 8007388:	d4e0      	bmi.n	800734c <_fflush_r+0xc>
 800738a:	89a3      	ldrh	r3, [r4, #12]
 800738c:	059b      	lsls	r3, r3, #22
 800738e:	d4dd      	bmi.n	800734c <_fflush_r+0xc>
 8007390:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007392:	f000 f90d 	bl	80075b0 <__retarget_lock_release_recursive>
 8007396:	e7d9      	b.n	800734c <_fflush_r+0xc>
 8007398:	4b05      	ldr	r3, [pc, #20]	; (80073b0 <_fflush_r+0x70>)
 800739a:	429c      	cmp	r4, r3
 800739c:	d101      	bne.n	80073a2 <_fflush_r+0x62>
 800739e:	68ac      	ldr	r4, [r5, #8]
 80073a0:	e7df      	b.n	8007362 <_fflush_r+0x22>
 80073a2:	4b04      	ldr	r3, [pc, #16]	; (80073b4 <_fflush_r+0x74>)
 80073a4:	429c      	cmp	r4, r3
 80073a6:	bf08      	it	eq
 80073a8:	68ec      	ldreq	r4, [r5, #12]
 80073aa:	e7da      	b.n	8007362 <_fflush_r+0x22>
 80073ac:	0800972c 	.word	0x0800972c
 80073b0:	0800974c 	.word	0x0800974c
 80073b4:	0800970c 	.word	0x0800970c

080073b8 <std>:
 80073b8:	2300      	movs	r3, #0
 80073ba:	b510      	push	{r4, lr}
 80073bc:	4604      	mov	r4, r0
 80073be:	e9c0 3300 	strd	r3, r3, [r0]
 80073c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80073c6:	6083      	str	r3, [r0, #8]
 80073c8:	8181      	strh	r1, [r0, #12]
 80073ca:	6643      	str	r3, [r0, #100]	; 0x64
 80073cc:	81c2      	strh	r2, [r0, #14]
 80073ce:	6183      	str	r3, [r0, #24]
 80073d0:	4619      	mov	r1, r3
 80073d2:	2208      	movs	r2, #8
 80073d4:	305c      	adds	r0, #92	; 0x5c
 80073d6:	f7fe fb6b 	bl	8005ab0 <memset>
 80073da:	4b05      	ldr	r3, [pc, #20]	; (80073f0 <std+0x38>)
 80073dc:	6263      	str	r3, [r4, #36]	; 0x24
 80073de:	4b05      	ldr	r3, [pc, #20]	; (80073f4 <std+0x3c>)
 80073e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80073e2:	4b05      	ldr	r3, [pc, #20]	; (80073f8 <std+0x40>)
 80073e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80073e6:	4b05      	ldr	r3, [pc, #20]	; (80073fc <std+0x44>)
 80073e8:	6224      	str	r4, [r4, #32]
 80073ea:	6323      	str	r3, [r4, #48]	; 0x30
 80073ec:	bd10      	pop	{r4, pc}
 80073ee:	bf00      	nop
 80073f0:	0800850d 	.word	0x0800850d
 80073f4:	0800852f 	.word	0x0800852f
 80073f8:	08008567 	.word	0x08008567
 80073fc:	0800858b 	.word	0x0800858b

08007400 <_cleanup_r>:
 8007400:	4901      	ldr	r1, [pc, #4]	; (8007408 <_cleanup_r+0x8>)
 8007402:	f000 b8af 	b.w	8007564 <_fwalk_reent>
 8007406:	bf00      	nop
 8007408:	08007341 	.word	0x08007341

0800740c <__sfmoreglue>:
 800740c:	b570      	push	{r4, r5, r6, lr}
 800740e:	2268      	movs	r2, #104	; 0x68
 8007410:	1e4d      	subs	r5, r1, #1
 8007412:	4355      	muls	r5, r2
 8007414:	460e      	mov	r6, r1
 8007416:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800741a:	f000 fd3d 	bl	8007e98 <_malloc_r>
 800741e:	4604      	mov	r4, r0
 8007420:	b140      	cbz	r0, 8007434 <__sfmoreglue+0x28>
 8007422:	2100      	movs	r1, #0
 8007424:	e9c0 1600 	strd	r1, r6, [r0]
 8007428:	300c      	adds	r0, #12
 800742a:	60a0      	str	r0, [r4, #8]
 800742c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007430:	f7fe fb3e 	bl	8005ab0 <memset>
 8007434:	4620      	mov	r0, r4
 8007436:	bd70      	pop	{r4, r5, r6, pc}

08007438 <__sfp_lock_acquire>:
 8007438:	4801      	ldr	r0, [pc, #4]	; (8007440 <__sfp_lock_acquire+0x8>)
 800743a:	f000 b8b8 	b.w	80075ae <__retarget_lock_acquire_recursive>
 800743e:	bf00      	nop
 8007440:	240fb051 	.word	0x240fb051

08007444 <__sfp_lock_release>:
 8007444:	4801      	ldr	r0, [pc, #4]	; (800744c <__sfp_lock_release+0x8>)
 8007446:	f000 b8b3 	b.w	80075b0 <__retarget_lock_release_recursive>
 800744a:	bf00      	nop
 800744c:	240fb051 	.word	0x240fb051

08007450 <__sinit_lock_acquire>:
 8007450:	4801      	ldr	r0, [pc, #4]	; (8007458 <__sinit_lock_acquire+0x8>)
 8007452:	f000 b8ac 	b.w	80075ae <__retarget_lock_acquire_recursive>
 8007456:	bf00      	nop
 8007458:	240fb052 	.word	0x240fb052

0800745c <__sinit_lock_release>:
 800745c:	4801      	ldr	r0, [pc, #4]	; (8007464 <__sinit_lock_release+0x8>)
 800745e:	f000 b8a7 	b.w	80075b0 <__retarget_lock_release_recursive>
 8007462:	bf00      	nop
 8007464:	240fb052 	.word	0x240fb052

08007468 <__sinit>:
 8007468:	b510      	push	{r4, lr}
 800746a:	4604      	mov	r4, r0
 800746c:	f7ff fff0 	bl	8007450 <__sinit_lock_acquire>
 8007470:	69a3      	ldr	r3, [r4, #24]
 8007472:	b11b      	cbz	r3, 800747c <__sinit+0x14>
 8007474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007478:	f7ff bff0 	b.w	800745c <__sinit_lock_release>
 800747c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007480:	6523      	str	r3, [r4, #80]	; 0x50
 8007482:	4b13      	ldr	r3, [pc, #76]	; (80074d0 <__sinit+0x68>)
 8007484:	4a13      	ldr	r2, [pc, #76]	; (80074d4 <__sinit+0x6c>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	62a2      	str	r2, [r4, #40]	; 0x28
 800748a:	42a3      	cmp	r3, r4
 800748c:	bf04      	itt	eq
 800748e:	2301      	moveq	r3, #1
 8007490:	61a3      	streq	r3, [r4, #24]
 8007492:	4620      	mov	r0, r4
 8007494:	f000 f820 	bl	80074d8 <__sfp>
 8007498:	6060      	str	r0, [r4, #4]
 800749a:	4620      	mov	r0, r4
 800749c:	f000 f81c 	bl	80074d8 <__sfp>
 80074a0:	60a0      	str	r0, [r4, #8]
 80074a2:	4620      	mov	r0, r4
 80074a4:	f000 f818 	bl	80074d8 <__sfp>
 80074a8:	2200      	movs	r2, #0
 80074aa:	60e0      	str	r0, [r4, #12]
 80074ac:	2104      	movs	r1, #4
 80074ae:	6860      	ldr	r0, [r4, #4]
 80074b0:	f7ff ff82 	bl	80073b8 <std>
 80074b4:	68a0      	ldr	r0, [r4, #8]
 80074b6:	2201      	movs	r2, #1
 80074b8:	2109      	movs	r1, #9
 80074ba:	f7ff ff7d 	bl	80073b8 <std>
 80074be:	68e0      	ldr	r0, [r4, #12]
 80074c0:	2202      	movs	r2, #2
 80074c2:	2112      	movs	r1, #18
 80074c4:	f7ff ff78 	bl	80073b8 <std>
 80074c8:	2301      	movs	r3, #1
 80074ca:	61a3      	str	r3, [r4, #24]
 80074cc:	e7d2      	b.n	8007474 <__sinit+0xc>
 80074ce:	bf00      	nop
 80074d0:	08009644 	.word	0x08009644
 80074d4:	08007401 	.word	0x08007401

080074d8 <__sfp>:
 80074d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074da:	4607      	mov	r7, r0
 80074dc:	f7ff ffac 	bl	8007438 <__sfp_lock_acquire>
 80074e0:	4b1e      	ldr	r3, [pc, #120]	; (800755c <__sfp+0x84>)
 80074e2:	681e      	ldr	r6, [r3, #0]
 80074e4:	69b3      	ldr	r3, [r6, #24]
 80074e6:	b913      	cbnz	r3, 80074ee <__sfp+0x16>
 80074e8:	4630      	mov	r0, r6
 80074ea:	f7ff ffbd 	bl	8007468 <__sinit>
 80074ee:	3648      	adds	r6, #72	; 0x48
 80074f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80074f4:	3b01      	subs	r3, #1
 80074f6:	d503      	bpl.n	8007500 <__sfp+0x28>
 80074f8:	6833      	ldr	r3, [r6, #0]
 80074fa:	b30b      	cbz	r3, 8007540 <__sfp+0x68>
 80074fc:	6836      	ldr	r6, [r6, #0]
 80074fe:	e7f7      	b.n	80074f0 <__sfp+0x18>
 8007500:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007504:	b9d5      	cbnz	r5, 800753c <__sfp+0x64>
 8007506:	4b16      	ldr	r3, [pc, #88]	; (8007560 <__sfp+0x88>)
 8007508:	60e3      	str	r3, [r4, #12]
 800750a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800750e:	6665      	str	r5, [r4, #100]	; 0x64
 8007510:	f000 f84c 	bl	80075ac <__retarget_lock_init_recursive>
 8007514:	f7ff ff96 	bl	8007444 <__sfp_lock_release>
 8007518:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800751c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007520:	6025      	str	r5, [r4, #0]
 8007522:	61a5      	str	r5, [r4, #24]
 8007524:	2208      	movs	r2, #8
 8007526:	4629      	mov	r1, r5
 8007528:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800752c:	f7fe fac0 	bl	8005ab0 <memset>
 8007530:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007534:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007538:	4620      	mov	r0, r4
 800753a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800753c:	3468      	adds	r4, #104	; 0x68
 800753e:	e7d9      	b.n	80074f4 <__sfp+0x1c>
 8007540:	2104      	movs	r1, #4
 8007542:	4638      	mov	r0, r7
 8007544:	f7ff ff62 	bl	800740c <__sfmoreglue>
 8007548:	4604      	mov	r4, r0
 800754a:	6030      	str	r0, [r6, #0]
 800754c:	2800      	cmp	r0, #0
 800754e:	d1d5      	bne.n	80074fc <__sfp+0x24>
 8007550:	f7ff ff78 	bl	8007444 <__sfp_lock_release>
 8007554:	230c      	movs	r3, #12
 8007556:	603b      	str	r3, [r7, #0]
 8007558:	e7ee      	b.n	8007538 <__sfp+0x60>
 800755a:	bf00      	nop
 800755c:	08009644 	.word	0x08009644
 8007560:	ffff0001 	.word	0xffff0001

08007564 <_fwalk_reent>:
 8007564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007568:	4606      	mov	r6, r0
 800756a:	4688      	mov	r8, r1
 800756c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007570:	2700      	movs	r7, #0
 8007572:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007576:	f1b9 0901 	subs.w	r9, r9, #1
 800757a:	d505      	bpl.n	8007588 <_fwalk_reent+0x24>
 800757c:	6824      	ldr	r4, [r4, #0]
 800757e:	2c00      	cmp	r4, #0
 8007580:	d1f7      	bne.n	8007572 <_fwalk_reent+0xe>
 8007582:	4638      	mov	r0, r7
 8007584:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007588:	89ab      	ldrh	r3, [r5, #12]
 800758a:	2b01      	cmp	r3, #1
 800758c:	d907      	bls.n	800759e <_fwalk_reent+0x3a>
 800758e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007592:	3301      	adds	r3, #1
 8007594:	d003      	beq.n	800759e <_fwalk_reent+0x3a>
 8007596:	4629      	mov	r1, r5
 8007598:	4630      	mov	r0, r6
 800759a:	47c0      	blx	r8
 800759c:	4307      	orrs	r7, r0
 800759e:	3568      	adds	r5, #104	; 0x68
 80075a0:	e7e9      	b.n	8007576 <_fwalk_reent+0x12>
	...

080075a4 <_localeconv_r>:
 80075a4:	4800      	ldr	r0, [pc, #0]	; (80075a8 <_localeconv_r+0x4>)
 80075a6:	4770      	bx	lr
 80075a8:	240001c8 	.word	0x240001c8

080075ac <__retarget_lock_init_recursive>:
 80075ac:	4770      	bx	lr

080075ae <__retarget_lock_acquire_recursive>:
 80075ae:	4770      	bx	lr

080075b0 <__retarget_lock_release_recursive>:
 80075b0:	4770      	bx	lr

080075b2 <__swhatbuf_r>:
 80075b2:	b570      	push	{r4, r5, r6, lr}
 80075b4:	460e      	mov	r6, r1
 80075b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ba:	2900      	cmp	r1, #0
 80075bc:	b096      	sub	sp, #88	; 0x58
 80075be:	4614      	mov	r4, r2
 80075c0:	461d      	mov	r5, r3
 80075c2:	da08      	bge.n	80075d6 <__swhatbuf_r+0x24>
 80075c4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	602a      	str	r2, [r5, #0]
 80075cc:	061a      	lsls	r2, r3, #24
 80075ce:	d410      	bmi.n	80075f2 <__swhatbuf_r+0x40>
 80075d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075d4:	e00e      	b.n	80075f4 <__swhatbuf_r+0x42>
 80075d6:	466a      	mov	r2, sp
 80075d8:	f001 f82e 	bl	8008638 <_fstat_r>
 80075dc:	2800      	cmp	r0, #0
 80075de:	dbf1      	blt.n	80075c4 <__swhatbuf_r+0x12>
 80075e0:	9a01      	ldr	r2, [sp, #4]
 80075e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80075e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80075ea:	425a      	negs	r2, r3
 80075ec:	415a      	adcs	r2, r3
 80075ee:	602a      	str	r2, [r5, #0]
 80075f0:	e7ee      	b.n	80075d0 <__swhatbuf_r+0x1e>
 80075f2:	2340      	movs	r3, #64	; 0x40
 80075f4:	2000      	movs	r0, #0
 80075f6:	6023      	str	r3, [r4, #0]
 80075f8:	b016      	add	sp, #88	; 0x58
 80075fa:	bd70      	pop	{r4, r5, r6, pc}

080075fc <__smakebuf_r>:
 80075fc:	898b      	ldrh	r3, [r1, #12]
 80075fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007600:	079d      	lsls	r5, r3, #30
 8007602:	4606      	mov	r6, r0
 8007604:	460c      	mov	r4, r1
 8007606:	d507      	bpl.n	8007618 <__smakebuf_r+0x1c>
 8007608:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800760c:	6023      	str	r3, [r4, #0]
 800760e:	6123      	str	r3, [r4, #16]
 8007610:	2301      	movs	r3, #1
 8007612:	6163      	str	r3, [r4, #20]
 8007614:	b002      	add	sp, #8
 8007616:	bd70      	pop	{r4, r5, r6, pc}
 8007618:	ab01      	add	r3, sp, #4
 800761a:	466a      	mov	r2, sp
 800761c:	f7ff ffc9 	bl	80075b2 <__swhatbuf_r>
 8007620:	9900      	ldr	r1, [sp, #0]
 8007622:	4605      	mov	r5, r0
 8007624:	4630      	mov	r0, r6
 8007626:	f000 fc37 	bl	8007e98 <_malloc_r>
 800762a:	b948      	cbnz	r0, 8007640 <__smakebuf_r+0x44>
 800762c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007630:	059a      	lsls	r2, r3, #22
 8007632:	d4ef      	bmi.n	8007614 <__smakebuf_r+0x18>
 8007634:	f023 0303 	bic.w	r3, r3, #3
 8007638:	f043 0302 	orr.w	r3, r3, #2
 800763c:	81a3      	strh	r3, [r4, #12]
 800763e:	e7e3      	b.n	8007608 <__smakebuf_r+0xc>
 8007640:	4b0d      	ldr	r3, [pc, #52]	; (8007678 <__smakebuf_r+0x7c>)
 8007642:	62b3      	str	r3, [r6, #40]	; 0x28
 8007644:	89a3      	ldrh	r3, [r4, #12]
 8007646:	6020      	str	r0, [r4, #0]
 8007648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800764c:	81a3      	strh	r3, [r4, #12]
 800764e:	9b00      	ldr	r3, [sp, #0]
 8007650:	6163      	str	r3, [r4, #20]
 8007652:	9b01      	ldr	r3, [sp, #4]
 8007654:	6120      	str	r0, [r4, #16]
 8007656:	b15b      	cbz	r3, 8007670 <__smakebuf_r+0x74>
 8007658:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800765c:	4630      	mov	r0, r6
 800765e:	f000 fffd 	bl	800865c <_isatty_r>
 8007662:	b128      	cbz	r0, 8007670 <__smakebuf_r+0x74>
 8007664:	89a3      	ldrh	r3, [r4, #12]
 8007666:	f023 0303 	bic.w	r3, r3, #3
 800766a:	f043 0301 	orr.w	r3, r3, #1
 800766e:	81a3      	strh	r3, [r4, #12]
 8007670:	89a0      	ldrh	r0, [r4, #12]
 8007672:	4305      	orrs	r5, r0
 8007674:	81a5      	strh	r5, [r4, #12]
 8007676:	e7cd      	b.n	8007614 <__smakebuf_r+0x18>
 8007678:	08007401 	.word	0x08007401

0800767c <malloc>:
 800767c:	4b02      	ldr	r3, [pc, #8]	; (8007688 <malloc+0xc>)
 800767e:	4601      	mov	r1, r0
 8007680:	6818      	ldr	r0, [r3, #0]
 8007682:	f000 bc09 	b.w	8007e98 <_malloc_r>
 8007686:	bf00      	nop
 8007688:	24000074 	.word	0x24000074

0800768c <_Balloc>:
 800768c:	b570      	push	{r4, r5, r6, lr}
 800768e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007690:	4604      	mov	r4, r0
 8007692:	460d      	mov	r5, r1
 8007694:	b976      	cbnz	r6, 80076b4 <_Balloc+0x28>
 8007696:	2010      	movs	r0, #16
 8007698:	f7ff fff0 	bl	800767c <malloc>
 800769c:	4602      	mov	r2, r0
 800769e:	6260      	str	r0, [r4, #36]	; 0x24
 80076a0:	b920      	cbnz	r0, 80076ac <_Balloc+0x20>
 80076a2:	4b18      	ldr	r3, [pc, #96]	; (8007704 <_Balloc+0x78>)
 80076a4:	4818      	ldr	r0, [pc, #96]	; (8007708 <_Balloc+0x7c>)
 80076a6:	2166      	movs	r1, #102	; 0x66
 80076a8:	f000 ff86 	bl	80085b8 <__assert_func>
 80076ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076b0:	6006      	str	r6, [r0, #0]
 80076b2:	60c6      	str	r6, [r0, #12]
 80076b4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80076b6:	68f3      	ldr	r3, [r6, #12]
 80076b8:	b183      	cbz	r3, 80076dc <_Balloc+0x50>
 80076ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076bc:	68db      	ldr	r3, [r3, #12]
 80076be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80076c2:	b9b8      	cbnz	r0, 80076f4 <_Balloc+0x68>
 80076c4:	2101      	movs	r1, #1
 80076c6:	fa01 f605 	lsl.w	r6, r1, r5
 80076ca:	1d72      	adds	r2, r6, #5
 80076cc:	0092      	lsls	r2, r2, #2
 80076ce:	4620      	mov	r0, r4
 80076d0:	f000 fb60 	bl	8007d94 <_calloc_r>
 80076d4:	b160      	cbz	r0, 80076f0 <_Balloc+0x64>
 80076d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80076da:	e00e      	b.n	80076fa <_Balloc+0x6e>
 80076dc:	2221      	movs	r2, #33	; 0x21
 80076de:	2104      	movs	r1, #4
 80076e0:	4620      	mov	r0, r4
 80076e2:	f000 fb57 	bl	8007d94 <_calloc_r>
 80076e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076e8:	60f0      	str	r0, [r6, #12]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d1e4      	bne.n	80076ba <_Balloc+0x2e>
 80076f0:	2000      	movs	r0, #0
 80076f2:	bd70      	pop	{r4, r5, r6, pc}
 80076f4:	6802      	ldr	r2, [r0, #0]
 80076f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80076fa:	2300      	movs	r3, #0
 80076fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007700:	e7f7      	b.n	80076f2 <_Balloc+0x66>
 8007702:	bf00      	nop
 8007704:	08009689 	.word	0x08009689
 8007708:	0800976c 	.word	0x0800976c

0800770c <_Bfree>:
 800770c:	b570      	push	{r4, r5, r6, lr}
 800770e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007710:	4605      	mov	r5, r0
 8007712:	460c      	mov	r4, r1
 8007714:	b976      	cbnz	r6, 8007734 <_Bfree+0x28>
 8007716:	2010      	movs	r0, #16
 8007718:	f7ff ffb0 	bl	800767c <malloc>
 800771c:	4602      	mov	r2, r0
 800771e:	6268      	str	r0, [r5, #36]	; 0x24
 8007720:	b920      	cbnz	r0, 800772c <_Bfree+0x20>
 8007722:	4b09      	ldr	r3, [pc, #36]	; (8007748 <_Bfree+0x3c>)
 8007724:	4809      	ldr	r0, [pc, #36]	; (800774c <_Bfree+0x40>)
 8007726:	218a      	movs	r1, #138	; 0x8a
 8007728:	f000 ff46 	bl	80085b8 <__assert_func>
 800772c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007730:	6006      	str	r6, [r0, #0]
 8007732:	60c6      	str	r6, [r0, #12]
 8007734:	b13c      	cbz	r4, 8007746 <_Bfree+0x3a>
 8007736:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007738:	6862      	ldr	r2, [r4, #4]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007740:	6021      	str	r1, [r4, #0]
 8007742:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007746:	bd70      	pop	{r4, r5, r6, pc}
 8007748:	08009689 	.word	0x08009689
 800774c:	0800976c 	.word	0x0800976c

08007750 <__multadd>:
 8007750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007754:	690d      	ldr	r5, [r1, #16]
 8007756:	4607      	mov	r7, r0
 8007758:	460c      	mov	r4, r1
 800775a:	461e      	mov	r6, r3
 800775c:	f101 0c14 	add.w	ip, r1, #20
 8007760:	2000      	movs	r0, #0
 8007762:	f8dc 3000 	ldr.w	r3, [ip]
 8007766:	b299      	uxth	r1, r3
 8007768:	fb02 6101 	mla	r1, r2, r1, r6
 800776c:	0c1e      	lsrs	r6, r3, #16
 800776e:	0c0b      	lsrs	r3, r1, #16
 8007770:	fb02 3306 	mla	r3, r2, r6, r3
 8007774:	b289      	uxth	r1, r1
 8007776:	3001      	adds	r0, #1
 8007778:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800777c:	4285      	cmp	r5, r0
 800777e:	f84c 1b04 	str.w	r1, [ip], #4
 8007782:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007786:	dcec      	bgt.n	8007762 <__multadd+0x12>
 8007788:	b30e      	cbz	r6, 80077ce <__multadd+0x7e>
 800778a:	68a3      	ldr	r3, [r4, #8]
 800778c:	42ab      	cmp	r3, r5
 800778e:	dc19      	bgt.n	80077c4 <__multadd+0x74>
 8007790:	6861      	ldr	r1, [r4, #4]
 8007792:	4638      	mov	r0, r7
 8007794:	3101      	adds	r1, #1
 8007796:	f7ff ff79 	bl	800768c <_Balloc>
 800779a:	4680      	mov	r8, r0
 800779c:	b928      	cbnz	r0, 80077aa <__multadd+0x5a>
 800779e:	4602      	mov	r2, r0
 80077a0:	4b0c      	ldr	r3, [pc, #48]	; (80077d4 <__multadd+0x84>)
 80077a2:	480d      	ldr	r0, [pc, #52]	; (80077d8 <__multadd+0x88>)
 80077a4:	21b5      	movs	r1, #181	; 0xb5
 80077a6:	f000 ff07 	bl	80085b8 <__assert_func>
 80077aa:	6922      	ldr	r2, [r4, #16]
 80077ac:	3202      	adds	r2, #2
 80077ae:	f104 010c 	add.w	r1, r4, #12
 80077b2:	0092      	lsls	r2, r2, #2
 80077b4:	300c      	adds	r0, #12
 80077b6:	f7fe f96d 	bl	8005a94 <memcpy>
 80077ba:	4621      	mov	r1, r4
 80077bc:	4638      	mov	r0, r7
 80077be:	f7ff ffa5 	bl	800770c <_Bfree>
 80077c2:	4644      	mov	r4, r8
 80077c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80077c8:	3501      	adds	r5, #1
 80077ca:	615e      	str	r6, [r3, #20]
 80077cc:	6125      	str	r5, [r4, #16]
 80077ce:	4620      	mov	r0, r4
 80077d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077d4:	080096fb 	.word	0x080096fb
 80077d8:	0800976c 	.word	0x0800976c

080077dc <__hi0bits>:
 80077dc:	0c03      	lsrs	r3, r0, #16
 80077de:	041b      	lsls	r3, r3, #16
 80077e0:	b9d3      	cbnz	r3, 8007818 <__hi0bits+0x3c>
 80077e2:	0400      	lsls	r0, r0, #16
 80077e4:	2310      	movs	r3, #16
 80077e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80077ea:	bf04      	itt	eq
 80077ec:	0200      	lsleq	r0, r0, #8
 80077ee:	3308      	addeq	r3, #8
 80077f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80077f4:	bf04      	itt	eq
 80077f6:	0100      	lsleq	r0, r0, #4
 80077f8:	3304      	addeq	r3, #4
 80077fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80077fe:	bf04      	itt	eq
 8007800:	0080      	lsleq	r0, r0, #2
 8007802:	3302      	addeq	r3, #2
 8007804:	2800      	cmp	r0, #0
 8007806:	db05      	blt.n	8007814 <__hi0bits+0x38>
 8007808:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800780c:	f103 0301 	add.w	r3, r3, #1
 8007810:	bf08      	it	eq
 8007812:	2320      	moveq	r3, #32
 8007814:	4618      	mov	r0, r3
 8007816:	4770      	bx	lr
 8007818:	2300      	movs	r3, #0
 800781a:	e7e4      	b.n	80077e6 <__hi0bits+0xa>

0800781c <__lo0bits>:
 800781c:	6803      	ldr	r3, [r0, #0]
 800781e:	f013 0207 	ands.w	r2, r3, #7
 8007822:	4601      	mov	r1, r0
 8007824:	d00b      	beq.n	800783e <__lo0bits+0x22>
 8007826:	07da      	lsls	r2, r3, #31
 8007828:	d423      	bmi.n	8007872 <__lo0bits+0x56>
 800782a:	0798      	lsls	r0, r3, #30
 800782c:	bf49      	itett	mi
 800782e:	085b      	lsrmi	r3, r3, #1
 8007830:	089b      	lsrpl	r3, r3, #2
 8007832:	2001      	movmi	r0, #1
 8007834:	600b      	strmi	r3, [r1, #0]
 8007836:	bf5c      	itt	pl
 8007838:	600b      	strpl	r3, [r1, #0]
 800783a:	2002      	movpl	r0, #2
 800783c:	4770      	bx	lr
 800783e:	b298      	uxth	r0, r3
 8007840:	b9a8      	cbnz	r0, 800786e <__lo0bits+0x52>
 8007842:	0c1b      	lsrs	r3, r3, #16
 8007844:	2010      	movs	r0, #16
 8007846:	b2da      	uxtb	r2, r3
 8007848:	b90a      	cbnz	r2, 800784e <__lo0bits+0x32>
 800784a:	3008      	adds	r0, #8
 800784c:	0a1b      	lsrs	r3, r3, #8
 800784e:	071a      	lsls	r2, r3, #28
 8007850:	bf04      	itt	eq
 8007852:	091b      	lsreq	r3, r3, #4
 8007854:	3004      	addeq	r0, #4
 8007856:	079a      	lsls	r2, r3, #30
 8007858:	bf04      	itt	eq
 800785a:	089b      	lsreq	r3, r3, #2
 800785c:	3002      	addeq	r0, #2
 800785e:	07da      	lsls	r2, r3, #31
 8007860:	d403      	bmi.n	800786a <__lo0bits+0x4e>
 8007862:	085b      	lsrs	r3, r3, #1
 8007864:	f100 0001 	add.w	r0, r0, #1
 8007868:	d005      	beq.n	8007876 <__lo0bits+0x5a>
 800786a:	600b      	str	r3, [r1, #0]
 800786c:	4770      	bx	lr
 800786e:	4610      	mov	r0, r2
 8007870:	e7e9      	b.n	8007846 <__lo0bits+0x2a>
 8007872:	2000      	movs	r0, #0
 8007874:	4770      	bx	lr
 8007876:	2020      	movs	r0, #32
 8007878:	4770      	bx	lr
	...

0800787c <__i2b>:
 800787c:	b510      	push	{r4, lr}
 800787e:	460c      	mov	r4, r1
 8007880:	2101      	movs	r1, #1
 8007882:	f7ff ff03 	bl	800768c <_Balloc>
 8007886:	4602      	mov	r2, r0
 8007888:	b928      	cbnz	r0, 8007896 <__i2b+0x1a>
 800788a:	4b05      	ldr	r3, [pc, #20]	; (80078a0 <__i2b+0x24>)
 800788c:	4805      	ldr	r0, [pc, #20]	; (80078a4 <__i2b+0x28>)
 800788e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007892:	f000 fe91 	bl	80085b8 <__assert_func>
 8007896:	2301      	movs	r3, #1
 8007898:	6144      	str	r4, [r0, #20]
 800789a:	6103      	str	r3, [r0, #16]
 800789c:	bd10      	pop	{r4, pc}
 800789e:	bf00      	nop
 80078a0:	080096fb 	.word	0x080096fb
 80078a4:	0800976c 	.word	0x0800976c

080078a8 <__multiply>:
 80078a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ac:	4691      	mov	r9, r2
 80078ae:	690a      	ldr	r2, [r1, #16]
 80078b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	bfb8      	it	lt
 80078b8:	460b      	movlt	r3, r1
 80078ba:	460c      	mov	r4, r1
 80078bc:	bfbc      	itt	lt
 80078be:	464c      	movlt	r4, r9
 80078c0:	4699      	movlt	r9, r3
 80078c2:	6927      	ldr	r7, [r4, #16]
 80078c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80078c8:	68a3      	ldr	r3, [r4, #8]
 80078ca:	6861      	ldr	r1, [r4, #4]
 80078cc:	eb07 060a 	add.w	r6, r7, sl
 80078d0:	42b3      	cmp	r3, r6
 80078d2:	b085      	sub	sp, #20
 80078d4:	bfb8      	it	lt
 80078d6:	3101      	addlt	r1, #1
 80078d8:	f7ff fed8 	bl	800768c <_Balloc>
 80078dc:	b930      	cbnz	r0, 80078ec <__multiply+0x44>
 80078de:	4602      	mov	r2, r0
 80078e0:	4b44      	ldr	r3, [pc, #272]	; (80079f4 <__multiply+0x14c>)
 80078e2:	4845      	ldr	r0, [pc, #276]	; (80079f8 <__multiply+0x150>)
 80078e4:	f240 115d 	movw	r1, #349	; 0x15d
 80078e8:	f000 fe66 	bl	80085b8 <__assert_func>
 80078ec:	f100 0514 	add.w	r5, r0, #20
 80078f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80078f4:	462b      	mov	r3, r5
 80078f6:	2200      	movs	r2, #0
 80078f8:	4543      	cmp	r3, r8
 80078fa:	d321      	bcc.n	8007940 <__multiply+0x98>
 80078fc:	f104 0314 	add.w	r3, r4, #20
 8007900:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007904:	f109 0314 	add.w	r3, r9, #20
 8007908:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800790c:	9202      	str	r2, [sp, #8]
 800790e:	1b3a      	subs	r2, r7, r4
 8007910:	3a15      	subs	r2, #21
 8007912:	f022 0203 	bic.w	r2, r2, #3
 8007916:	3204      	adds	r2, #4
 8007918:	f104 0115 	add.w	r1, r4, #21
 800791c:	428f      	cmp	r7, r1
 800791e:	bf38      	it	cc
 8007920:	2204      	movcc	r2, #4
 8007922:	9201      	str	r2, [sp, #4]
 8007924:	9a02      	ldr	r2, [sp, #8]
 8007926:	9303      	str	r3, [sp, #12]
 8007928:	429a      	cmp	r2, r3
 800792a:	d80c      	bhi.n	8007946 <__multiply+0x9e>
 800792c:	2e00      	cmp	r6, #0
 800792e:	dd03      	ble.n	8007938 <__multiply+0x90>
 8007930:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007934:	2b00      	cmp	r3, #0
 8007936:	d05a      	beq.n	80079ee <__multiply+0x146>
 8007938:	6106      	str	r6, [r0, #16]
 800793a:	b005      	add	sp, #20
 800793c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007940:	f843 2b04 	str.w	r2, [r3], #4
 8007944:	e7d8      	b.n	80078f8 <__multiply+0x50>
 8007946:	f8b3 a000 	ldrh.w	sl, [r3]
 800794a:	f1ba 0f00 	cmp.w	sl, #0
 800794e:	d024      	beq.n	800799a <__multiply+0xf2>
 8007950:	f104 0e14 	add.w	lr, r4, #20
 8007954:	46a9      	mov	r9, r5
 8007956:	f04f 0c00 	mov.w	ip, #0
 800795a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800795e:	f8d9 1000 	ldr.w	r1, [r9]
 8007962:	fa1f fb82 	uxth.w	fp, r2
 8007966:	b289      	uxth	r1, r1
 8007968:	fb0a 110b 	mla	r1, sl, fp, r1
 800796c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007970:	f8d9 2000 	ldr.w	r2, [r9]
 8007974:	4461      	add	r1, ip
 8007976:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800797a:	fb0a c20b 	mla	r2, sl, fp, ip
 800797e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007982:	b289      	uxth	r1, r1
 8007984:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007988:	4577      	cmp	r7, lr
 800798a:	f849 1b04 	str.w	r1, [r9], #4
 800798e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007992:	d8e2      	bhi.n	800795a <__multiply+0xb2>
 8007994:	9a01      	ldr	r2, [sp, #4]
 8007996:	f845 c002 	str.w	ip, [r5, r2]
 800799a:	9a03      	ldr	r2, [sp, #12]
 800799c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80079a0:	3304      	adds	r3, #4
 80079a2:	f1b9 0f00 	cmp.w	r9, #0
 80079a6:	d020      	beq.n	80079ea <__multiply+0x142>
 80079a8:	6829      	ldr	r1, [r5, #0]
 80079aa:	f104 0c14 	add.w	ip, r4, #20
 80079ae:	46ae      	mov	lr, r5
 80079b0:	f04f 0a00 	mov.w	sl, #0
 80079b4:	f8bc b000 	ldrh.w	fp, [ip]
 80079b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80079bc:	fb09 220b 	mla	r2, r9, fp, r2
 80079c0:	4492      	add	sl, r2
 80079c2:	b289      	uxth	r1, r1
 80079c4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80079c8:	f84e 1b04 	str.w	r1, [lr], #4
 80079cc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80079d0:	f8be 1000 	ldrh.w	r1, [lr]
 80079d4:	0c12      	lsrs	r2, r2, #16
 80079d6:	fb09 1102 	mla	r1, r9, r2, r1
 80079da:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80079de:	4567      	cmp	r7, ip
 80079e0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80079e4:	d8e6      	bhi.n	80079b4 <__multiply+0x10c>
 80079e6:	9a01      	ldr	r2, [sp, #4]
 80079e8:	50a9      	str	r1, [r5, r2]
 80079ea:	3504      	adds	r5, #4
 80079ec:	e79a      	b.n	8007924 <__multiply+0x7c>
 80079ee:	3e01      	subs	r6, #1
 80079f0:	e79c      	b.n	800792c <__multiply+0x84>
 80079f2:	bf00      	nop
 80079f4:	080096fb 	.word	0x080096fb
 80079f8:	0800976c 	.word	0x0800976c

080079fc <__pow5mult>:
 80079fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a00:	4615      	mov	r5, r2
 8007a02:	f012 0203 	ands.w	r2, r2, #3
 8007a06:	4606      	mov	r6, r0
 8007a08:	460f      	mov	r7, r1
 8007a0a:	d007      	beq.n	8007a1c <__pow5mult+0x20>
 8007a0c:	4c25      	ldr	r4, [pc, #148]	; (8007aa4 <__pow5mult+0xa8>)
 8007a0e:	3a01      	subs	r2, #1
 8007a10:	2300      	movs	r3, #0
 8007a12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a16:	f7ff fe9b 	bl	8007750 <__multadd>
 8007a1a:	4607      	mov	r7, r0
 8007a1c:	10ad      	asrs	r5, r5, #2
 8007a1e:	d03d      	beq.n	8007a9c <__pow5mult+0xa0>
 8007a20:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007a22:	b97c      	cbnz	r4, 8007a44 <__pow5mult+0x48>
 8007a24:	2010      	movs	r0, #16
 8007a26:	f7ff fe29 	bl	800767c <malloc>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	6270      	str	r0, [r6, #36]	; 0x24
 8007a2e:	b928      	cbnz	r0, 8007a3c <__pow5mult+0x40>
 8007a30:	4b1d      	ldr	r3, [pc, #116]	; (8007aa8 <__pow5mult+0xac>)
 8007a32:	481e      	ldr	r0, [pc, #120]	; (8007aac <__pow5mult+0xb0>)
 8007a34:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007a38:	f000 fdbe 	bl	80085b8 <__assert_func>
 8007a3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a40:	6004      	str	r4, [r0, #0]
 8007a42:	60c4      	str	r4, [r0, #12]
 8007a44:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007a48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a4c:	b94c      	cbnz	r4, 8007a62 <__pow5mult+0x66>
 8007a4e:	f240 2171 	movw	r1, #625	; 0x271
 8007a52:	4630      	mov	r0, r6
 8007a54:	f7ff ff12 	bl	800787c <__i2b>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a5e:	4604      	mov	r4, r0
 8007a60:	6003      	str	r3, [r0, #0]
 8007a62:	f04f 0900 	mov.w	r9, #0
 8007a66:	07eb      	lsls	r3, r5, #31
 8007a68:	d50a      	bpl.n	8007a80 <__pow5mult+0x84>
 8007a6a:	4639      	mov	r1, r7
 8007a6c:	4622      	mov	r2, r4
 8007a6e:	4630      	mov	r0, r6
 8007a70:	f7ff ff1a 	bl	80078a8 <__multiply>
 8007a74:	4639      	mov	r1, r7
 8007a76:	4680      	mov	r8, r0
 8007a78:	4630      	mov	r0, r6
 8007a7a:	f7ff fe47 	bl	800770c <_Bfree>
 8007a7e:	4647      	mov	r7, r8
 8007a80:	106d      	asrs	r5, r5, #1
 8007a82:	d00b      	beq.n	8007a9c <__pow5mult+0xa0>
 8007a84:	6820      	ldr	r0, [r4, #0]
 8007a86:	b938      	cbnz	r0, 8007a98 <__pow5mult+0x9c>
 8007a88:	4622      	mov	r2, r4
 8007a8a:	4621      	mov	r1, r4
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	f7ff ff0b 	bl	80078a8 <__multiply>
 8007a92:	6020      	str	r0, [r4, #0]
 8007a94:	f8c0 9000 	str.w	r9, [r0]
 8007a98:	4604      	mov	r4, r0
 8007a9a:	e7e4      	b.n	8007a66 <__pow5mult+0x6a>
 8007a9c:	4638      	mov	r0, r7
 8007a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007aa2:	bf00      	nop
 8007aa4:	080098b8 	.word	0x080098b8
 8007aa8:	08009689 	.word	0x08009689
 8007aac:	0800976c 	.word	0x0800976c

08007ab0 <__lshift>:
 8007ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ab4:	460c      	mov	r4, r1
 8007ab6:	6849      	ldr	r1, [r1, #4]
 8007ab8:	6923      	ldr	r3, [r4, #16]
 8007aba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007abe:	68a3      	ldr	r3, [r4, #8]
 8007ac0:	4607      	mov	r7, r0
 8007ac2:	4691      	mov	r9, r2
 8007ac4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ac8:	f108 0601 	add.w	r6, r8, #1
 8007acc:	42b3      	cmp	r3, r6
 8007ace:	db0b      	blt.n	8007ae8 <__lshift+0x38>
 8007ad0:	4638      	mov	r0, r7
 8007ad2:	f7ff fddb 	bl	800768c <_Balloc>
 8007ad6:	4605      	mov	r5, r0
 8007ad8:	b948      	cbnz	r0, 8007aee <__lshift+0x3e>
 8007ada:	4602      	mov	r2, r0
 8007adc:	4b2a      	ldr	r3, [pc, #168]	; (8007b88 <__lshift+0xd8>)
 8007ade:	482b      	ldr	r0, [pc, #172]	; (8007b8c <__lshift+0xdc>)
 8007ae0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007ae4:	f000 fd68 	bl	80085b8 <__assert_func>
 8007ae8:	3101      	adds	r1, #1
 8007aea:	005b      	lsls	r3, r3, #1
 8007aec:	e7ee      	b.n	8007acc <__lshift+0x1c>
 8007aee:	2300      	movs	r3, #0
 8007af0:	f100 0114 	add.w	r1, r0, #20
 8007af4:	f100 0210 	add.w	r2, r0, #16
 8007af8:	4618      	mov	r0, r3
 8007afa:	4553      	cmp	r3, sl
 8007afc:	db37      	blt.n	8007b6e <__lshift+0xbe>
 8007afe:	6920      	ldr	r0, [r4, #16]
 8007b00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b04:	f104 0314 	add.w	r3, r4, #20
 8007b08:	f019 091f 	ands.w	r9, r9, #31
 8007b0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b10:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007b14:	d02f      	beq.n	8007b76 <__lshift+0xc6>
 8007b16:	f1c9 0e20 	rsb	lr, r9, #32
 8007b1a:	468a      	mov	sl, r1
 8007b1c:	f04f 0c00 	mov.w	ip, #0
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	fa02 f209 	lsl.w	r2, r2, r9
 8007b26:	ea42 020c 	orr.w	r2, r2, ip
 8007b2a:	f84a 2b04 	str.w	r2, [sl], #4
 8007b2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b32:	4298      	cmp	r0, r3
 8007b34:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007b38:	d8f2      	bhi.n	8007b20 <__lshift+0x70>
 8007b3a:	1b03      	subs	r3, r0, r4
 8007b3c:	3b15      	subs	r3, #21
 8007b3e:	f023 0303 	bic.w	r3, r3, #3
 8007b42:	3304      	adds	r3, #4
 8007b44:	f104 0215 	add.w	r2, r4, #21
 8007b48:	4290      	cmp	r0, r2
 8007b4a:	bf38      	it	cc
 8007b4c:	2304      	movcc	r3, #4
 8007b4e:	f841 c003 	str.w	ip, [r1, r3]
 8007b52:	f1bc 0f00 	cmp.w	ip, #0
 8007b56:	d001      	beq.n	8007b5c <__lshift+0xac>
 8007b58:	f108 0602 	add.w	r6, r8, #2
 8007b5c:	3e01      	subs	r6, #1
 8007b5e:	4638      	mov	r0, r7
 8007b60:	612e      	str	r6, [r5, #16]
 8007b62:	4621      	mov	r1, r4
 8007b64:	f7ff fdd2 	bl	800770c <_Bfree>
 8007b68:	4628      	mov	r0, r5
 8007b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b6e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007b72:	3301      	adds	r3, #1
 8007b74:	e7c1      	b.n	8007afa <__lshift+0x4a>
 8007b76:	3904      	subs	r1, #4
 8007b78:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b7c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b80:	4298      	cmp	r0, r3
 8007b82:	d8f9      	bhi.n	8007b78 <__lshift+0xc8>
 8007b84:	e7ea      	b.n	8007b5c <__lshift+0xac>
 8007b86:	bf00      	nop
 8007b88:	080096fb 	.word	0x080096fb
 8007b8c:	0800976c 	.word	0x0800976c

08007b90 <__mcmp>:
 8007b90:	b530      	push	{r4, r5, lr}
 8007b92:	6902      	ldr	r2, [r0, #16]
 8007b94:	690c      	ldr	r4, [r1, #16]
 8007b96:	1b12      	subs	r2, r2, r4
 8007b98:	d10e      	bne.n	8007bb8 <__mcmp+0x28>
 8007b9a:	f100 0314 	add.w	r3, r0, #20
 8007b9e:	3114      	adds	r1, #20
 8007ba0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ba4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007ba8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007bac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007bb0:	42a5      	cmp	r5, r4
 8007bb2:	d003      	beq.n	8007bbc <__mcmp+0x2c>
 8007bb4:	d305      	bcc.n	8007bc2 <__mcmp+0x32>
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	4610      	mov	r0, r2
 8007bba:	bd30      	pop	{r4, r5, pc}
 8007bbc:	4283      	cmp	r3, r0
 8007bbe:	d3f3      	bcc.n	8007ba8 <__mcmp+0x18>
 8007bc0:	e7fa      	b.n	8007bb8 <__mcmp+0x28>
 8007bc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007bc6:	e7f7      	b.n	8007bb8 <__mcmp+0x28>

08007bc8 <__mdiff>:
 8007bc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bcc:	460c      	mov	r4, r1
 8007bce:	4606      	mov	r6, r0
 8007bd0:	4611      	mov	r1, r2
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	4690      	mov	r8, r2
 8007bd6:	f7ff ffdb 	bl	8007b90 <__mcmp>
 8007bda:	1e05      	subs	r5, r0, #0
 8007bdc:	d110      	bne.n	8007c00 <__mdiff+0x38>
 8007bde:	4629      	mov	r1, r5
 8007be0:	4630      	mov	r0, r6
 8007be2:	f7ff fd53 	bl	800768c <_Balloc>
 8007be6:	b930      	cbnz	r0, 8007bf6 <__mdiff+0x2e>
 8007be8:	4b3a      	ldr	r3, [pc, #232]	; (8007cd4 <__mdiff+0x10c>)
 8007bea:	4602      	mov	r2, r0
 8007bec:	f240 2132 	movw	r1, #562	; 0x232
 8007bf0:	4839      	ldr	r0, [pc, #228]	; (8007cd8 <__mdiff+0x110>)
 8007bf2:	f000 fce1 	bl	80085b8 <__assert_func>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007bfc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c00:	bfa4      	itt	ge
 8007c02:	4643      	movge	r3, r8
 8007c04:	46a0      	movge	r8, r4
 8007c06:	4630      	mov	r0, r6
 8007c08:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007c0c:	bfa6      	itte	ge
 8007c0e:	461c      	movge	r4, r3
 8007c10:	2500      	movge	r5, #0
 8007c12:	2501      	movlt	r5, #1
 8007c14:	f7ff fd3a 	bl	800768c <_Balloc>
 8007c18:	b920      	cbnz	r0, 8007c24 <__mdiff+0x5c>
 8007c1a:	4b2e      	ldr	r3, [pc, #184]	; (8007cd4 <__mdiff+0x10c>)
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007c22:	e7e5      	b.n	8007bf0 <__mdiff+0x28>
 8007c24:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007c28:	6926      	ldr	r6, [r4, #16]
 8007c2a:	60c5      	str	r5, [r0, #12]
 8007c2c:	f104 0914 	add.w	r9, r4, #20
 8007c30:	f108 0514 	add.w	r5, r8, #20
 8007c34:	f100 0e14 	add.w	lr, r0, #20
 8007c38:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007c3c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007c40:	f108 0210 	add.w	r2, r8, #16
 8007c44:	46f2      	mov	sl, lr
 8007c46:	2100      	movs	r1, #0
 8007c48:	f859 3b04 	ldr.w	r3, [r9], #4
 8007c4c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007c50:	fa1f f883 	uxth.w	r8, r3
 8007c54:	fa11 f18b 	uxtah	r1, r1, fp
 8007c58:	0c1b      	lsrs	r3, r3, #16
 8007c5a:	eba1 0808 	sub.w	r8, r1, r8
 8007c5e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007c62:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007c66:	fa1f f888 	uxth.w	r8, r8
 8007c6a:	1419      	asrs	r1, r3, #16
 8007c6c:	454e      	cmp	r6, r9
 8007c6e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007c72:	f84a 3b04 	str.w	r3, [sl], #4
 8007c76:	d8e7      	bhi.n	8007c48 <__mdiff+0x80>
 8007c78:	1b33      	subs	r3, r6, r4
 8007c7a:	3b15      	subs	r3, #21
 8007c7c:	f023 0303 	bic.w	r3, r3, #3
 8007c80:	3304      	adds	r3, #4
 8007c82:	3415      	adds	r4, #21
 8007c84:	42a6      	cmp	r6, r4
 8007c86:	bf38      	it	cc
 8007c88:	2304      	movcc	r3, #4
 8007c8a:	441d      	add	r5, r3
 8007c8c:	4473      	add	r3, lr
 8007c8e:	469e      	mov	lr, r3
 8007c90:	462e      	mov	r6, r5
 8007c92:	4566      	cmp	r6, ip
 8007c94:	d30e      	bcc.n	8007cb4 <__mdiff+0xec>
 8007c96:	f10c 0203 	add.w	r2, ip, #3
 8007c9a:	1b52      	subs	r2, r2, r5
 8007c9c:	f022 0203 	bic.w	r2, r2, #3
 8007ca0:	3d03      	subs	r5, #3
 8007ca2:	45ac      	cmp	ip, r5
 8007ca4:	bf38      	it	cc
 8007ca6:	2200      	movcc	r2, #0
 8007ca8:	441a      	add	r2, r3
 8007caa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007cae:	b17b      	cbz	r3, 8007cd0 <__mdiff+0x108>
 8007cb0:	6107      	str	r7, [r0, #16]
 8007cb2:	e7a3      	b.n	8007bfc <__mdiff+0x34>
 8007cb4:	f856 8b04 	ldr.w	r8, [r6], #4
 8007cb8:	fa11 f288 	uxtah	r2, r1, r8
 8007cbc:	1414      	asrs	r4, r2, #16
 8007cbe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007cc2:	b292      	uxth	r2, r2
 8007cc4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007cc8:	f84e 2b04 	str.w	r2, [lr], #4
 8007ccc:	1421      	asrs	r1, r4, #16
 8007cce:	e7e0      	b.n	8007c92 <__mdiff+0xca>
 8007cd0:	3f01      	subs	r7, #1
 8007cd2:	e7ea      	b.n	8007caa <__mdiff+0xe2>
 8007cd4:	080096fb 	.word	0x080096fb
 8007cd8:	0800976c 	.word	0x0800976c

08007cdc <__d2b>:
 8007cdc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ce0:	4689      	mov	r9, r1
 8007ce2:	2101      	movs	r1, #1
 8007ce4:	ec57 6b10 	vmov	r6, r7, d0
 8007ce8:	4690      	mov	r8, r2
 8007cea:	f7ff fccf 	bl	800768c <_Balloc>
 8007cee:	4604      	mov	r4, r0
 8007cf0:	b930      	cbnz	r0, 8007d00 <__d2b+0x24>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	4b25      	ldr	r3, [pc, #148]	; (8007d8c <__d2b+0xb0>)
 8007cf6:	4826      	ldr	r0, [pc, #152]	; (8007d90 <__d2b+0xb4>)
 8007cf8:	f240 310a 	movw	r1, #778	; 0x30a
 8007cfc:	f000 fc5c 	bl	80085b8 <__assert_func>
 8007d00:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007d04:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d08:	bb35      	cbnz	r5, 8007d58 <__d2b+0x7c>
 8007d0a:	2e00      	cmp	r6, #0
 8007d0c:	9301      	str	r3, [sp, #4]
 8007d0e:	d028      	beq.n	8007d62 <__d2b+0x86>
 8007d10:	4668      	mov	r0, sp
 8007d12:	9600      	str	r6, [sp, #0]
 8007d14:	f7ff fd82 	bl	800781c <__lo0bits>
 8007d18:	9900      	ldr	r1, [sp, #0]
 8007d1a:	b300      	cbz	r0, 8007d5e <__d2b+0x82>
 8007d1c:	9a01      	ldr	r2, [sp, #4]
 8007d1e:	f1c0 0320 	rsb	r3, r0, #32
 8007d22:	fa02 f303 	lsl.w	r3, r2, r3
 8007d26:	430b      	orrs	r3, r1
 8007d28:	40c2      	lsrs	r2, r0
 8007d2a:	6163      	str	r3, [r4, #20]
 8007d2c:	9201      	str	r2, [sp, #4]
 8007d2e:	9b01      	ldr	r3, [sp, #4]
 8007d30:	61a3      	str	r3, [r4, #24]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	bf14      	ite	ne
 8007d36:	2202      	movne	r2, #2
 8007d38:	2201      	moveq	r2, #1
 8007d3a:	6122      	str	r2, [r4, #16]
 8007d3c:	b1d5      	cbz	r5, 8007d74 <__d2b+0x98>
 8007d3e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007d42:	4405      	add	r5, r0
 8007d44:	f8c9 5000 	str.w	r5, [r9]
 8007d48:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007d4c:	f8c8 0000 	str.w	r0, [r8]
 8007d50:	4620      	mov	r0, r4
 8007d52:	b003      	add	sp, #12
 8007d54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d5c:	e7d5      	b.n	8007d0a <__d2b+0x2e>
 8007d5e:	6161      	str	r1, [r4, #20]
 8007d60:	e7e5      	b.n	8007d2e <__d2b+0x52>
 8007d62:	a801      	add	r0, sp, #4
 8007d64:	f7ff fd5a 	bl	800781c <__lo0bits>
 8007d68:	9b01      	ldr	r3, [sp, #4]
 8007d6a:	6163      	str	r3, [r4, #20]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	6122      	str	r2, [r4, #16]
 8007d70:	3020      	adds	r0, #32
 8007d72:	e7e3      	b.n	8007d3c <__d2b+0x60>
 8007d74:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007d78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007d7c:	f8c9 0000 	str.w	r0, [r9]
 8007d80:	6918      	ldr	r0, [r3, #16]
 8007d82:	f7ff fd2b 	bl	80077dc <__hi0bits>
 8007d86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d8a:	e7df      	b.n	8007d4c <__d2b+0x70>
 8007d8c:	080096fb 	.word	0x080096fb
 8007d90:	0800976c 	.word	0x0800976c

08007d94 <_calloc_r>:
 8007d94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d96:	fba1 2402 	umull	r2, r4, r1, r2
 8007d9a:	b94c      	cbnz	r4, 8007db0 <_calloc_r+0x1c>
 8007d9c:	4611      	mov	r1, r2
 8007d9e:	9201      	str	r2, [sp, #4]
 8007da0:	f000 f87a 	bl	8007e98 <_malloc_r>
 8007da4:	9a01      	ldr	r2, [sp, #4]
 8007da6:	4605      	mov	r5, r0
 8007da8:	b930      	cbnz	r0, 8007db8 <_calloc_r+0x24>
 8007daa:	4628      	mov	r0, r5
 8007dac:	b003      	add	sp, #12
 8007dae:	bd30      	pop	{r4, r5, pc}
 8007db0:	220c      	movs	r2, #12
 8007db2:	6002      	str	r2, [r0, #0]
 8007db4:	2500      	movs	r5, #0
 8007db6:	e7f8      	b.n	8007daa <_calloc_r+0x16>
 8007db8:	4621      	mov	r1, r4
 8007dba:	f7fd fe79 	bl	8005ab0 <memset>
 8007dbe:	e7f4      	b.n	8007daa <_calloc_r+0x16>

08007dc0 <_free_r>:
 8007dc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007dc2:	2900      	cmp	r1, #0
 8007dc4:	d044      	beq.n	8007e50 <_free_r+0x90>
 8007dc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dca:	9001      	str	r0, [sp, #4]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f1a1 0404 	sub.w	r4, r1, #4
 8007dd2:	bfb8      	it	lt
 8007dd4:	18e4      	addlt	r4, r4, r3
 8007dd6:	f000 fc8f 	bl	80086f8 <__malloc_lock>
 8007dda:	4a1e      	ldr	r2, [pc, #120]	; (8007e54 <_free_r+0x94>)
 8007ddc:	9801      	ldr	r0, [sp, #4]
 8007dde:	6813      	ldr	r3, [r2, #0]
 8007de0:	b933      	cbnz	r3, 8007df0 <_free_r+0x30>
 8007de2:	6063      	str	r3, [r4, #4]
 8007de4:	6014      	str	r4, [r2, #0]
 8007de6:	b003      	add	sp, #12
 8007de8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007dec:	f000 bc8a 	b.w	8008704 <__malloc_unlock>
 8007df0:	42a3      	cmp	r3, r4
 8007df2:	d908      	bls.n	8007e06 <_free_r+0x46>
 8007df4:	6825      	ldr	r5, [r4, #0]
 8007df6:	1961      	adds	r1, r4, r5
 8007df8:	428b      	cmp	r3, r1
 8007dfa:	bf01      	itttt	eq
 8007dfc:	6819      	ldreq	r1, [r3, #0]
 8007dfe:	685b      	ldreq	r3, [r3, #4]
 8007e00:	1949      	addeq	r1, r1, r5
 8007e02:	6021      	streq	r1, [r4, #0]
 8007e04:	e7ed      	b.n	8007de2 <_free_r+0x22>
 8007e06:	461a      	mov	r2, r3
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	b10b      	cbz	r3, 8007e10 <_free_r+0x50>
 8007e0c:	42a3      	cmp	r3, r4
 8007e0e:	d9fa      	bls.n	8007e06 <_free_r+0x46>
 8007e10:	6811      	ldr	r1, [r2, #0]
 8007e12:	1855      	adds	r5, r2, r1
 8007e14:	42a5      	cmp	r5, r4
 8007e16:	d10b      	bne.n	8007e30 <_free_r+0x70>
 8007e18:	6824      	ldr	r4, [r4, #0]
 8007e1a:	4421      	add	r1, r4
 8007e1c:	1854      	adds	r4, r2, r1
 8007e1e:	42a3      	cmp	r3, r4
 8007e20:	6011      	str	r1, [r2, #0]
 8007e22:	d1e0      	bne.n	8007de6 <_free_r+0x26>
 8007e24:	681c      	ldr	r4, [r3, #0]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	6053      	str	r3, [r2, #4]
 8007e2a:	4421      	add	r1, r4
 8007e2c:	6011      	str	r1, [r2, #0]
 8007e2e:	e7da      	b.n	8007de6 <_free_r+0x26>
 8007e30:	d902      	bls.n	8007e38 <_free_r+0x78>
 8007e32:	230c      	movs	r3, #12
 8007e34:	6003      	str	r3, [r0, #0]
 8007e36:	e7d6      	b.n	8007de6 <_free_r+0x26>
 8007e38:	6825      	ldr	r5, [r4, #0]
 8007e3a:	1961      	adds	r1, r4, r5
 8007e3c:	428b      	cmp	r3, r1
 8007e3e:	bf04      	itt	eq
 8007e40:	6819      	ldreq	r1, [r3, #0]
 8007e42:	685b      	ldreq	r3, [r3, #4]
 8007e44:	6063      	str	r3, [r4, #4]
 8007e46:	bf04      	itt	eq
 8007e48:	1949      	addeq	r1, r1, r5
 8007e4a:	6021      	streq	r1, [r4, #0]
 8007e4c:	6054      	str	r4, [r2, #4]
 8007e4e:	e7ca      	b.n	8007de6 <_free_r+0x26>
 8007e50:	b003      	add	sp, #12
 8007e52:	bd30      	pop	{r4, r5, pc}
 8007e54:	240fb054 	.word	0x240fb054

08007e58 <sbrk_aligned>:
 8007e58:	b570      	push	{r4, r5, r6, lr}
 8007e5a:	4e0e      	ldr	r6, [pc, #56]	; (8007e94 <sbrk_aligned+0x3c>)
 8007e5c:	460c      	mov	r4, r1
 8007e5e:	6831      	ldr	r1, [r6, #0]
 8007e60:	4605      	mov	r5, r0
 8007e62:	b911      	cbnz	r1, 8007e6a <sbrk_aligned+0x12>
 8007e64:	f000 fb42 	bl	80084ec <_sbrk_r>
 8007e68:	6030      	str	r0, [r6, #0]
 8007e6a:	4621      	mov	r1, r4
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	f000 fb3d 	bl	80084ec <_sbrk_r>
 8007e72:	1c43      	adds	r3, r0, #1
 8007e74:	d00a      	beq.n	8007e8c <sbrk_aligned+0x34>
 8007e76:	1cc4      	adds	r4, r0, #3
 8007e78:	f024 0403 	bic.w	r4, r4, #3
 8007e7c:	42a0      	cmp	r0, r4
 8007e7e:	d007      	beq.n	8007e90 <sbrk_aligned+0x38>
 8007e80:	1a21      	subs	r1, r4, r0
 8007e82:	4628      	mov	r0, r5
 8007e84:	f000 fb32 	bl	80084ec <_sbrk_r>
 8007e88:	3001      	adds	r0, #1
 8007e8a:	d101      	bne.n	8007e90 <sbrk_aligned+0x38>
 8007e8c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007e90:	4620      	mov	r0, r4
 8007e92:	bd70      	pop	{r4, r5, r6, pc}
 8007e94:	240fb058 	.word	0x240fb058

08007e98 <_malloc_r>:
 8007e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e9c:	1ccd      	adds	r5, r1, #3
 8007e9e:	f025 0503 	bic.w	r5, r5, #3
 8007ea2:	3508      	adds	r5, #8
 8007ea4:	2d0c      	cmp	r5, #12
 8007ea6:	bf38      	it	cc
 8007ea8:	250c      	movcc	r5, #12
 8007eaa:	2d00      	cmp	r5, #0
 8007eac:	4607      	mov	r7, r0
 8007eae:	db01      	blt.n	8007eb4 <_malloc_r+0x1c>
 8007eb0:	42a9      	cmp	r1, r5
 8007eb2:	d905      	bls.n	8007ec0 <_malloc_r+0x28>
 8007eb4:	230c      	movs	r3, #12
 8007eb6:	603b      	str	r3, [r7, #0]
 8007eb8:	2600      	movs	r6, #0
 8007eba:	4630      	mov	r0, r6
 8007ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ec0:	4e2e      	ldr	r6, [pc, #184]	; (8007f7c <_malloc_r+0xe4>)
 8007ec2:	f000 fc19 	bl	80086f8 <__malloc_lock>
 8007ec6:	6833      	ldr	r3, [r6, #0]
 8007ec8:	461c      	mov	r4, r3
 8007eca:	bb34      	cbnz	r4, 8007f1a <_malloc_r+0x82>
 8007ecc:	4629      	mov	r1, r5
 8007ece:	4638      	mov	r0, r7
 8007ed0:	f7ff ffc2 	bl	8007e58 <sbrk_aligned>
 8007ed4:	1c43      	adds	r3, r0, #1
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	d14d      	bne.n	8007f76 <_malloc_r+0xde>
 8007eda:	6834      	ldr	r4, [r6, #0]
 8007edc:	4626      	mov	r6, r4
 8007ede:	2e00      	cmp	r6, #0
 8007ee0:	d140      	bne.n	8007f64 <_malloc_r+0xcc>
 8007ee2:	6823      	ldr	r3, [r4, #0]
 8007ee4:	4631      	mov	r1, r6
 8007ee6:	4638      	mov	r0, r7
 8007ee8:	eb04 0803 	add.w	r8, r4, r3
 8007eec:	f000 fafe 	bl	80084ec <_sbrk_r>
 8007ef0:	4580      	cmp	r8, r0
 8007ef2:	d13a      	bne.n	8007f6a <_malloc_r+0xd2>
 8007ef4:	6821      	ldr	r1, [r4, #0]
 8007ef6:	3503      	adds	r5, #3
 8007ef8:	1a6d      	subs	r5, r5, r1
 8007efa:	f025 0503 	bic.w	r5, r5, #3
 8007efe:	3508      	adds	r5, #8
 8007f00:	2d0c      	cmp	r5, #12
 8007f02:	bf38      	it	cc
 8007f04:	250c      	movcc	r5, #12
 8007f06:	4629      	mov	r1, r5
 8007f08:	4638      	mov	r0, r7
 8007f0a:	f7ff ffa5 	bl	8007e58 <sbrk_aligned>
 8007f0e:	3001      	adds	r0, #1
 8007f10:	d02b      	beq.n	8007f6a <_malloc_r+0xd2>
 8007f12:	6823      	ldr	r3, [r4, #0]
 8007f14:	442b      	add	r3, r5
 8007f16:	6023      	str	r3, [r4, #0]
 8007f18:	e00e      	b.n	8007f38 <_malloc_r+0xa0>
 8007f1a:	6822      	ldr	r2, [r4, #0]
 8007f1c:	1b52      	subs	r2, r2, r5
 8007f1e:	d41e      	bmi.n	8007f5e <_malloc_r+0xc6>
 8007f20:	2a0b      	cmp	r2, #11
 8007f22:	d916      	bls.n	8007f52 <_malloc_r+0xba>
 8007f24:	1961      	adds	r1, r4, r5
 8007f26:	42a3      	cmp	r3, r4
 8007f28:	6025      	str	r5, [r4, #0]
 8007f2a:	bf18      	it	ne
 8007f2c:	6059      	strne	r1, [r3, #4]
 8007f2e:	6863      	ldr	r3, [r4, #4]
 8007f30:	bf08      	it	eq
 8007f32:	6031      	streq	r1, [r6, #0]
 8007f34:	5162      	str	r2, [r4, r5]
 8007f36:	604b      	str	r3, [r1, #4]
 8007f38:	4638      	mov	r0, r7
 8007f3a:	f104 060b 	add.w	r6, r4, #11
 8007f3e:	f000 fbe1 	bl	8008704 <__malloc_unlock>
 8007f42:	f026 0607 	bic.w	r6, r6, #7
 8007f46:	1d23      	adds	r3, r4, #4
 8007f48:	1af2      	subs	r2, r6, r3
 8007f4a:	d0b6      	beq.n	8007eba <_malloc_r+0x22>
 8007f4c:	1b9b      	subs	r3, r3, r6
 8007f4e:	50a3      	str	r3, [r4, r2]
 8007f50:	e7b3      	b.n	8007eba <_malloc_r+0x22>
 8007f52:	6862      	ldr	r2, [r4, #4]
 8007f54:	42a3      	cmp	r3, r4
 8007f56:	bf0c      	ite	eq
 8007f58:	6032      	streq	r2, [r6, #0]
 8007f5a:	605a      	strne	r2, [r3, #4]
 8007f5c:	e7ec      	b.n	8007f38 <_malloc_r+0xa0>
 8007f5e:	4623      	mov	r3, r4
 8007f60:	6864      	ldr	r4, [r4, #4]
 8007f62:	e7b2      	b.n	8007eca <_malloc_r+0x32>
 8007f64:	4634      	mov	r4, r6
 8007f66:	6876      	ldr	r6, [r6, #4]
 8007f68:	e7b9      	b.n	8007ede <_malloc_r+0x46>
 8007f6a:	230c      	movs	r3, #12
 8007f6c:	603b      	str	r3, [r7, #0]
 8007f6e:	4638      	mov	r0, r7
 8007f70:	f000 fbc8 	bl	8008704 <__malloc_unlock>
 8007f74:	e7a1      	b.n	8007eba <_malloc_r+0x22>
 8007f76:	6025      	str	r5, [r4, #0]
 8007f78:	e7de      	b.n	8007f38 <_malloc_r+0xa0>
 8007f7a:	bf00      	nop
 8007f7c:	240fb054 	.word	0x240fb054

08007f80 <__ssputs_r>:
 8007f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f84:	688e      	ldr	r6, [r1, #8]
 8007f86:	429e      	cmp	r6, r3
 8007f88:	4682      	mov	sl, r0
 8007f8a:	460c      	mov	r4, r1
 8007f8c:	4690      	mov	r8, r2
 8007f8e:	461f      	mov	r7, r3
 8007f90:	d838      	bhi.n	8008004 <__ssputs_r+0x84>
 8007f92:	898a      	ldrh	r2, [r1, #12]
 8007f94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007f98:	d032      	beq.n	8008000 <__ssputs_r+0x80>
 8007f9a:	6825      	ldr	r5, [r4, #0]
 8007f9c:	6909      	ldr	r1, [r1, #16]
 8007f9e:	eba5 0901 	sub.w	r9, r5, r1
 8007fa2:	6965      	ldr	r5, [r4, #20]
 8007fa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007fa8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007fac:	3301      	adds	r3, #1
 8007fae:	444b      	add	r3, r9
 8007fb0:	106d      	asrs	r5, r5, #1
 8007fb2:	429d      	cmp	r5, r3
 8007fb4:	bf38      	it	cc
 8007fb6:	461d      	movcc	r5, r3
 8007fb8:	0553      	lsls	r3, r2, #21
 8007fba:	d531      	bpl.n	8008020 <__ssputs_r+0xa0>
 8007fbc:	4629      	mov	r1, r5
 8007fbe:	f7ff ff6b 	bl	8007e98 <_malloc_r>
 8007fc2:	4606      	mov	r6, r0
 8007fc4:	b950      	cbnz	r0, 8007fdc <__ssputs_r+0x5c>
 8007fc6:	230c      	movs	r3, #12
 8007fc8:	f8ca 3000 	str.w	r3, [sl]
 8007fcc:	89a3      	ldrh	r3, [r4, #12]
 8007fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fd2:	81a3      	strh	r3, [r4, #12]
 8007fd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fdc:	6921      	ldr	r1, [r4, #16]
 8007fde:	464a      	mov	r2, r9
 8007fe0:	f7fd fd58 	bl	8005a94 <memcpy>
 8007fe4:	89a3      	ldrh	r3, [r4, #12]
 8007fe6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007fea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fee:	81a3      	strh	r3, [r4, #12]
 8007ff0:	6126      	str	r6, [r4, #16]
 8007ff2:	6165      	str	r5, [r4, #20]
 8007ff4:	444e      	add	r6, r9
 8007ff6:	eba5 0509 	sub.w	r5, r5, r9
 8007ffa:	6026      	str	r6, [r4, #0]
 8007ffc:	60a5      	str	r5, [r4, #8]
 8007ffe:	463e      	mov	r6, r7
 8008000:	42be      	cmp	r6, r7
 8008002:	d900      	bls.n	8008006 <__ssputs_r+0x86>
 8008004:	463e      	mov	r6, r7
 8008006:	6820      	ldr	r0, [r4, #0]
 8008008:	4632      	mov	r2, r6
 800800a:	4641      	mov	r1, r8
 800800c:	f000 fb5a 	bl	80086c4 <memmove>
 8008010:	68a3      	ldr	r3, [r4, #8]
 8008012:	1b9b      	subs	r3, r3, r6
 8008014:	60a3      	str	r3, [r4, #8]
 8008016:	6823      	ldr	r3, [r4, #0]
 8008018:	4433      	add	r3, r6
 800801a:	6023      	str	r3, [r4, #0]
 800801c:	2000      	movs	r0, #0
 800801e:	e7db      	b.n	8007fd8 <__ssputs_r+0x58>
 8008020:	462a      	mov	r2, r5
 8008022:	f000 fb75 	bl	8008710 <_realloc_r>
 8008026:	4606      	mov	r6, r0
 8008028:	2800      	cmp	r0, #0
 800802a:	d1e1      	bne.n	8007ff0 <__ssputs_r+0x70>
 800802c:	6921      	ldr	r1, [r4, #16]
 800802e:	4650      	mov	r0, sl
 8008030:	f7ff fec6 	bl	8007dc0 <_free_r>
 8008034:	e7c7      	b.n	8007fc6 <__ssputs_r+0x46>
	...

08008038 <_svfiprintf_r>:
 8008038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800803c:	4698      	mov	r8, r3
 800803e:	898b      	ldrh	r3, [r1, #12]
 8008040:	061b      	lsls	r3, r3, #24
 8008042:	b09d      	sub	sp, #116	; 0x74
 8008044:	4607      	mov	r7, r0
 8008046:	460d      	mov	r5, r1
 8008048:	4614      	mov	r4, r2
 800804a:	d50e      	bpl.n	800806a <_svfiprintf_r+0x32>
 800804c:	690b      	ldr	r3, [r1, #16]
 800804e:	b963      	cbnz	r3, 800806a <_svfiprintf_r+0x32>
 8008050:	2140      	movs	r1, #64	; 0x40
 8008052:	f7ff ff21 	bl	8007e98 <_malloc_r>
 8008056:	6028      	str	r0, [r5, #0]
 8008058:	6128      	str	r0, [r5, #16]
 800805a:	b920      	cbnz	r0, 8008066 <_svfiprintf_r+0x2e>
 800805c:	230c      	movs	r3, #12
 800805e:	603b      	str	r3, [r7, #0]
 8008060:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008064:	e0d1      	b.n	800820a <_svfiprintf_r+0x1d2>
 8008066:	2340      	movs	r3, #64	; 0x40
 8008068:	616b      	str	r3, [r5, #20]
 800806a:	2300      	movs	r3, #0
 800806c:	9309      	str	r3, [sp, #36]	; 0x24
 800806e:	2320      	movs	r3, #32
 8008070:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008074:	f8cd 800c 	str.w	r8, [sp, #12]
 8008078:	2330      	movs	r3, #48	; 0x30
 800807a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008224 <_svfiprintf_r+0x1ec>
 800807e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008082:	f04f 0901 	mov.w	r9, #1
 8008086:	4623      	mov	r3, r4
 8008088:	469a      	mov	sl, r3
 800808a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800808e:	b10a      	cbz	r2, 8008094 <_svfiprintf_r+0x5c>
 8008090:	2a25      	cmp	r2, #37	; 0x25
 8008092:	d1f9      	bne.n	8008088 <_svfiprintf_r+0x50>
 8008094:	ebba 0b04 	subs.w	fp, sl, r4
 8008098:	d00b      	beq.n	80080b2 <_svfiprintf_r+0x7a>
 800809a:	465b      	mov	r3, fp
 800809c:	4622      	mov	r2, r4
 800809e:	4629      	mov	r1, r5
 80080a0:	4638      	mov	r0, r7
 80080a2:	f7ff ff6d 	bl	8007f80 <__ssputs_r>
 80080a6:	3001      	adds	r0, #1
 80080a8:	f000 80aa 	beq.w	8008200 <_svfiprintf_r+0x1c8>
 80080ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080ae:	445a      	add	r2, fp
 80080b0:	9209      	str	r2, [sp, #36]	; 0x24
 80080b2:	f89a 3000 	ldrb.w	r3, [sl]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	f000 80a2 	beq.w	8008200 <_svfiprintf_r+0x1c8>
 80080bc:	2300      	movs	r3, #0
 80080be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080c6:	f10a 0a01 	add.w	sl, sl, #1
 80080ca:	9304      	str	r3, [sp, #16]
 80080cc:	9307      	str	r3, [sp, #28]
 80080ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080d2:	931a      	str	r3, [sp, #104]	; 0x68
 80080d4:	4654      	mov	r4, sl
 80080d6:	2205      	movs	r2, #5
 80080d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080dc:	4851      	ldr	r0, [pc, #324]	; (8008224 <_svfiprintf_r+0x1ec>)
 80080de:	f7f8 f91f 	bl	8000320 <memchr>
 80080e2:	9a04      	ldr	r2, [sp, #16]
 80080e4:	b9d8      	cbnz	r0, 800811e <_svfiprintf_r+0xe6>
 80080e6:	06d0      	lsls	r0, r2, #27
 80080e8:	bf44      	itt	mi
 80080ea:	2320      	movmi	r3, #32
 80080ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080f0:	0711      	lsls	r1, r2, #28
 80080f2:	bf44      	itt	mi
 80080f4:	232b      	movmi	r3, #43	; 0x2b
 80080f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080fa:	f89a 3000 	ldrb.w	r3, [sl]
 80080fe:	2b2a      	cmp	r3, #42	; 0x2a
 8008100:	d015      	beq.n	800812e <_svfiprintf_r+0xf6>
 8008102:	9a07      	ldr	r2, [sp, #28]
 8008104:	4654      	mov	r4, sl
 8008106:	2000      	movs	r0, #0
 8008108:	f04f 0c0a 	mov.w	ip, #10
 800810c:	4621      	mov	r1, r4
 800810e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008112:	3b30      	subs	r3, #48	; 0x30
 8008114:	2b09      	cmp	r3, #9
 8008116:	d94e      	bls.n	80081b6 <_svfiprintf_r+0x17e>
 8008118:	b1b0      	cbz	r0, 8008148 <_svfiprintf_r+0x110>
 800811a:	9207      	str	r2, [sp, #28]
 800811c:	e014      	b.n	8008148 <_svfiprintf_r+0x110>
 800811e:	eba0 0308 	sub.w	r3, r0, r8
 8008122:	fa09 f303 	lsl.w	r3, r9, r3
 8008126:	4313      	orrs	r3, r2
 8008128:	9304      	str	r3, [sp, #16]
 800812a:	46a2      	mov	sl, r4
 800812c:	e7d2      	b.n	80080d4 <_svfiprintf_r+0x9c>
 800812e:	9b03      	ldr	r3, [sp, #12]
 8008130:	1d19      	adds	r1, r3, #4
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	9103      	str	r1, [sp, #12]
 8008136:	2b00      	cmp	r3, #0
 8008138:	bfbb      	ittet	lt
 800813a:	425b      	neglt	r3, r3
 800813c:	f042 0202 	orrlt.w	r2, r2, #2
 8008140:	9307      	strge	r3, [sp, #28]
 8008142:	9307      	strlt	r3, [sp, #28]
 8008144:	bfb8      	it	lt
 8008146:	9204      	strlt	r2, [sp, #16]
 8008148:	7823      	ldrb	r3, [r4, #0]
 800814a:	2b2e      	cmp	r3, #46	; 0x2e
 800814c:	d10c      	bne.n	8008168 <_svfiprintf_r+0x130>
 800814e:	7863      	ldrb	r3, [r4, #1]
 8008150:	2b2a      	cmp	r3, #42	; 0x2a
 8008152:	d135      	bne.n	80081c0 <_svfiprintf_r+0x188>
 8008154:	9b03      	ldr	r3, [sp, #12]
 8008156:	1d1a      	adds	r2, r3, #4
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	9203      	str	r2, [sp, #12]
 800815c:	2b00      	cmp	r3, #0
 800815e:	bfb8      	it	lt
 8008160:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008164:	3402      	adds	r4, #2
 8008166:	9305      	str	r3, [sp, #20]
 8008168:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008234 <_svfiprintf_r+0x1fc>
 800816c:	7821      	ldrb	r1, [r4, #0]
 800816e:	2203      	movs	r2, #3
 8008170:	4650      	mov	r0, sl
 8008172:	f7f8 f8d5 	bl	8000320 <memchr>
 8008176:	b140      	cbz	r0, 800818a <_svfiprintf_r+0x152>
 8008178:	2340      	movs	r3, #64	; 0x40
 800817a:	eba0 000a 	sub.w	r0, r0, sl
 800817e:	fa03 f000 	lsl.w	r0, r3, r0
 8008182:	9b04      	ldr	r3, [sp, #16]
 8008184:	4303      	orrs	r3, r0
 8008186:	3401      	adds	r4, #1
 8008188:	9304      	str	r3, [sp, #16]
 800818a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818e:	4826      	ldr	r0, [pc, #152]	; (8008228 <_svfiprintf_r+0x1f0>)
 8008190:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008194:	2206      	movs	r2, #6
 8008196:	f7f8 f8c3 	bl	8000320 <memchr>
 800819a:	2800      	cmp	r0, #0
 800819c:	d038      	beq.n	8008210 <_svfiprintf_r+0x1d8>
 800819e:	4b23      	ldr	r3, [pc, #140]	; (800822c <_svfiprintf_r+0x1f4>)
 80081a0:	bb1b      	cbnz	r3, 80081ea <_svfiprintf_r+0x1b2>
 80081a2:	9b03      	ldr	r3, [sp, #12]
 80081a4:	3307      	adds	r3, #7
 80081a6:	f023 0307 	bic.w	r3, r3, #7
 80081aa:	3308      	adds	r3, #8
 80081ac:	9303      	str	r3, [sp, #12]
 80081ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081b0:	4433      	add	r3, r6
 80081b2:	9309      	str	r3, [sp, #36]	; 0x24
 80081b4:	e767      	b.n	8008086 <_svfiprintf_r+0x4e>
 80081b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80081ba:	460c      	mov	r4, r1
 80081bc:	2001      	movs	r0, #1
 80081be:	e7a5      	b.n	800810c <_svfiprintf_r+0xd4>
 80081c0:	2300      	movs	r3, #0
 80081c2:	3401      	adds	r4, #1
 80081c4:	9305      	str	r3, [sp, #20]
 80081c6:	4619      	mov	r1, r3
 80081c8:	f04f 0c0a 	mov.w	ip, #10
 80081cc:	4620      	mov	r0, r4
 80081ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081d2:	3a30      	subs	r2, #48	; 0x30
 80081d4:	2a09      	cmp	r2, #9
 80081d6:	d903      	bls.n	80081e0 <_svfiprintf_r+0x1a8>
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d0c5      	beq.n	8008168 <_svfiprintf_r+0x130>
 80081dc:	9105      	str	r1, [sp, #20]
 80081de:	e7c3      	b.n	8008168 <_svfiprintf_r+0x130>
 80081e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80081e4:	4604      	mov	r4, r0
 80081e6:	2301      	movs	r3, #1
 80081e8:	e7f0      	b.n	80081cc <_svfiprintf_r+0x194>
 80081ea:	ab03      	add	r3, sp, #12
 80081ec:	9300      	str	r3, [sp, #0]
 80081ee:	462a      	mov	r2, r5
 80081f0:	4b0f      	ldr	r3, [pc, #60]	; (8008230 <_svfiprintf_r+0x1f8>)
 80081f2:	a904      	add	r1, sp, #16
 80081f4:	4638      	mov	r0, r7
 80081f6:	f7fd fcf3 	bl	8005be0 <_printf_float>
 80081fa:	1c42      	adds	r2, r0, #1
 80081fc:	4606      	mov	r6, r0
 80081fe:	d1d6      	bne.n	80081ae <_svfiprintf_r+0x176>
 8008200:	89ab      	ldrh	r3, [r5, #12]
 8008202:	065b      	lsls	r3, r3, #25
 8008204:	f53f af2c 	bmi.w	8008060 <_svfiprintf_r+0x28>
 8008208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800820a:	b01d      	add	sp, #116	; 0x74
 800820c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008210:	ab03      	add	r3, sp, #12
 8008212:	9300      	str	r3, [sp, #0]
 8008214:	462a      	mov	r2, r5
 8008216:	4b06      	ldr	r3, [pc, #24]	; (8008230 <_svfiprintf_r+0x1f8>)
 8008218:	a904      	add	r1, sp, #16
 800821a:	4638      	mov	r0, r7
 800821c:	f7fd ff6c 	bl	80060f8 <_printf_i>
 8008220:	e7eb      	b.n	80081fa <_svfiprintf_r+0x1c2>
 8008222:	bf00      	nop
 8008224:	080098c4 	.word	0x080098c4
 8008228:	080098ce 	.word	0x080098ce
 800822c:	08005be1 	.word	0x08005be1
 8008230:	08007f81 	.word	0x08007f81
 8008234:	080098ca 	.word	0x080098ca

08008238 <__sfputc_r>:
 8008238:	6893      	ldr	r3, [r2, #8]
 800823a:	3b01      	subs	r3, #1
 800823c:	2b00      	cmp	r3, #0
 800823e:	b410      	push	{r4}
 8008240:	6093      	str	r3, [r2, #8]
 8008242:	da08      	bge.n	8008256 <__sfputc_r+0x1e>
 8008244:	6994      	ldr	r4, [r2, #24]
 8008246:	42a3      	cmp	r3, r4
 8008248:	db01      	blt.n	800824e <__sfputc_r+0x16>
 800824a:	290a      	cmp	r1, #10
 800824c:	d103      	bne.n	8008256 <__sfputc_r+0x1e>
 800824e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008252:	f7fe b935 	b.w	80064c0 <__swbuf_r>
 8008256:	6813      	ldr	r3, [r2, #0]
 8008258:	1c58      	adds	r0, r3, #1
 800825a:	6010      	str	r0, [r2, #0]
 800825c:	7019      	strb	r1, [r3, #0]
 800825e:	4608      	mov	r0, r1
 8008260:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008264:	4770      	bx	lr

08008266 <__sfputs_r>:
 8008266:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008268:	4606      	mov	r6, r0
 800826a:	460f      	mov	r7, r1
 800826c:	4614      	mov	r4, r2
 800826e:	18d5      	adds	r5, r2, r3
 8008270:	42ac      	cmp	r4, r5
 8008272:	d101      	bne.n	8008278 <__sfputs_r+0x12>
 8008274:	2000      	movs	r0, #0
 8008276:	e007      	b.n	8008288 <__sfputs_r+0x22>
 8008278:	f814 1b01 	ldrb.w	r1, [r4], #1
 800827c:	463a      	mov	r2, r7
 800827e:	4630      	mov	r0, r6
 8008280:	f7ff ffda 	bl	8008238 <__sfputc_r>
 8008284:	1c43      	adds	r3, r0, #1
 8008286:	d1f3      	bne.n	8008270 <__sfputs_r+0xa>
 8008288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800828c <_vfiprintf_r>:
 800828c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008290:	460d      	mov	r5, r1
 8008292:	b09d      	sub	sp, #116	; 0x74
 8008294:	4614      	mov	r4, r2
 8008296:	4698      	mov	r8, r3
 8008298:	4606      	mov	r6, r0
 800829a:	b118      	cbz	r0, 80082a4 <_vfiprintf_r+0x18>
 800829c:	6983      	ldr	r3, [r0, #24]
 800829e:	b90b      	cbnz	r3, 80082a4 <_vfiprintf_r+0x18>
 80082a0:	f7ff f8e2 	bl	8007468 <__sinit>
 80082a4:	4b89      	ldr	r3, [pc, #548]	; (80084cc <_vfiprintf_r+0x240>)
 80082a6:	429d      	cmp	r5, r3
 80082a8:	d11b      	bne.n	80082e2 <_vfiprintf_r+0x56>
 80082aa:	6875      	ldr	r5, [r6, #4]
 80082ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082ae:	07d9      	lsls	r1, r3, #31
 80082b0:	d405      	bmi.n	80082be <_vfiprintf_r+0x32>
 80082b2:	89ab      	ldrh	r3, [r5, #12]
 80082b4:	059a      	lsls	r2, r3, #22
 80082b6:	d402      	bmi.n	80082be <_vfiprintf_r+0x32>
 80082b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ba:	f7ff f978 	bl	80075ae <__retarget_lock_acquire_recursive>
 80082be:	89ab      	ldrh	r3, [r5, #12]
 80082c0:	071b      	lsls	r3, r3, #28
 80082c2:	d501      	bpl.n	80082c8 <_vfiprintf_r+0x3c>
 80082c4:	692b      	ldr	r3, [r5, #16]
 80082c6:	b9eb      	cbnz	r3, 8008304 <_vfiprintf_r+0x78>
 80082c8:	4629      	mov	r1, r5
 80082ca:	4630      	mov	r0, r6
 80082cc:	f7fe f94a 	bl	8006564 <__swsetup_r>
 80082d0:	b1c0      	cbz	r0, 8008304 <_vfiprintf_r+0x78>
 80082d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082d4:	07dc      	lsls	r4, r3, #31
 80082d6:	d50e      	bpl.n	80082f6 <_vfiprintf_r+0x6a>
 80082d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082dc:	b01d      	add	sp, #116	; 0x74
 80082de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082e2:	4b7b      	ldr	r3, [pc, #492]	; (80084d0 <_vfiprintf_r+0x244>)
 80082e4:	429d      	cmp	r5, r3
 80082e6:	d101      	bne.n	80082ec <_vfiprintf_r+0x60>
 80082e8:	68b5      	ldr	r5, [r6, #8]
 80082ea:	e7df      	b.n	80082ac <_vfiprintf_r+0x20>
 80082ec:	4b79      	ldr	r3, [pc, #484]	; (80084d4 <_vfiprintf_r+0x248>)
 80082ee:	429d      	cmp	r5, r3
 80082f0:	bf08      	it	eq
 80082f2:	68f5      	ldreq	r5, [r6, #12]
 80082f4:	e7da      	b.n	80082ac <_vfiprintf_r+0x20>
 80082f6:	89ab      	ldrh	r3, [r5, #12]
 80082f8:	0598      	lsls	r0, r3, #22
 80082fa:	d4ed      	bmi.n	80082d8 <_vfiprintf_r+0x4c>
 80082fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082fe:	f7ff f957 	bl	80075b0 <__retarget_lock_release_recursive>
 8008302:	e7e9      	b.n	80082d8 <_vfiprintf_r+0x4c>
 8008304:	2300      	movs	r3, #0
 8008306:	9309      	str	r3, [sp, #36]	; 0x24
 8008308:	2320      	movs	r3, #32
 800830a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800830e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008312:	2330      	movs	r3, #48	; 0x30
 8008314:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80084d8 <_vfiprintf_r+0x24c>
 8008318:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800831c:	f04f 0901 	mov.w	r9, #1
 8008320:	4623      	mov	r3, r4
 8008322:	469a      	mov	sl, r3
 8008324:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008328:	b10a      	cbz	r2, 800832e <_vfiprintf_r+0xa2>
 800832a:	2a25      	cmp	r2, #37	; 0x25
 800832c:	d1f9      	bne.n	8008322 <_vfiprintf_r+0x96>
 800832e:	ebba 0b04 	subs.w	fp, sl, r4
 8008332:	d00b      	beq.n	800834c <_vfiprintf_r+0xc0>
 8008334:	465b      	mov	r3, fp
 8008336:	4622      	mov	r2, r4
 8008338:	4629      	mov	r1, r5
 800833a:	4630      	mov	r0, r6
 800833c:	f7ff ff93 	bl	8008266 <__sfputs_r>
 8008340:	3001      	adds	r0, #1
 8008342:	f000 80aa 	beq.w	800849a <_vfiprintf_r+0x20e>
 8008346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008348:	445a      	add	r2, fp
 800834a:	9209      	str	r2, [sp, #36]	; 0x24
 800834c:	f89a 3000 	ldrb.w	r3, [sl]
 8008350:	2b00      	cmp	r3, #0
 8008352:	f000 80a2 	beq.w	800849a <_vfiprintf_r+0x20e>
 8008356:	2300      	movs	r3, #0
 8008358:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800835c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008360:	f10a 0a01 	add.w	sl, sl, #1
 8008364:	9304      	str	r3, [sp, #16]
 8008366:	9307      	str	r3, [sp, #28]
 8008368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800836c:	931a      	str	r3, [sp, #104]	; 0x68
 800836e:	4654      	mov	r4, sl
 8008370:	2205      	movs	r2, #5
 8008372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008376:	4858      	ldr	r0, [pc, #352]	; (80084d8 <_vfiprintf_r+0x24c>)
 8008378:	f7f7 ffd2 	bl	8000320 <memchr>
 800837c:	9a04      	ldr	r2, [sp, #16]
 800837e:	b9d8      	cbnz	r0, 80083b8 <_vfiprintf_r+0x12c>
 8008380:	06d1      	lsls	r1, r2, #27
 8008382:	bf44      	itt	mi
 8008384:	2320      	movmi	r3, #32
 8008386:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800838a:	0713      	lsls	r3, r2, #28
 800838c:	bf44      	itt	mi
 800838e:	232b      	movmi	r3, #43	; 0x2b
 8008390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008394:	f89a 3000 	ldrb.w	r3, [sl]
 8008398:	2b2a      	cmp	r3, #42	; 0x2a
 800839a:	d015      	beq.n	80083c8 <_vfiprintf_r+0x13c>
 800839c:	9a07      	ldr	r2, [sp, #28]
 800839e:	4654      	mov	r4, sl
 80083a0:	2000      	movs	r0, #0
 80083a2:	f04f 0c0a 	mov.w	ip, #10
 80083a6:	4621      	mov	r1, r4
 80083a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083ac:	3b30      	subs	r3, #48	; 0x30
 80083ae:	2b09      	cmp	r3, #9
 80083b0:	d94e      	bls.n	8008450 <_vfiprintf_r+0x1c4>
 80083b2:	b1b0      	cbz	r0, 80083e2 <_vfiprintf_r+0x156>
 80083b4:	9207      	str	r2, [sp, #28]
 80083b6:	e014      	b.n	80083e2 <_vfiprintf_r+0x156>
 80083b8:	eba0 0308 	sub.w	r3, r0, r8
 80083bc:	fa09 f303 	lsl.w	r3, r9, r3
 80083c0:	4313      	orrs	r3, r2
 80083c2:	9304      	str	r3, [sp, #16]
 80083c4:	46a2      	mov	sl, r4
 80083c6:	e7d2      	b.n	800836e <_vfiprintf_r+0xe2>
 80083c8:	9b03      	ldr	r3, [sp, #12]
 80083ca:	1d19      	adds	r1, r3, #4
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	9103      	str	r1, [sp, #12]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	bfbb      	ittet	lt
 80083d4:	425b      	neglt	r3, r3
 80083d6:	f042 0202 	orrlt.w	r2, r2, #2
 80083da:	9307      	strge	r3, [sp, #28]
 80083dc:	9307      	strlt	r3, [sp, #28]
 80083de:	bfb8      	it	lt
 80083e0:	9204      	strlt	r2, [sp, #16]
 80083e2:	7823      	ldrb	r3, [r4, #0]
 80083e4:	2b2e      	cmp	r3, #46	; 0x2e
 80083e6:	d10c      	bne.n	8008402 <_vfiprintf_r+0x176>
 80083e8:	7863      	ldrb	r3, [r4, #1]
 80083ea:	2b2a      	cmp	r3, #42	; 0x2a
 80083ec:	d135      	bne.n	800845a <_vfiprintf_r+0x1ce>
 80083ee:	9b03      	ldr	r3, [sp, #12]
 80083f0:	1d1a      	adds	r2, r3, #4
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	9203      	str	r2, [sp, #12]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	bfb8      	it	lt
 80083fa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80083fe:	3402      	adds	r4, #2
 8008400:	9305      	str	r3, [sp, #20]
 8008402:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80084e8 <_vfiprintf_r+0x25c>
 8008406:	7821      	ldrb	r1, [r4, #0]
 8008408:	2203      	movs	r2, #3
 800840a:	4650      	mov	r0, sl
 800840c:	f7f7 ff88 	bl	8000320 <memchr>
 8008410:	b140      	cbz	r0, 8008424 <_vfiprintf_r+0x198>
 8008412:	2340      	movs	r3, #64	; 0x40
 8008414:	eba0 000a 	sub.w	r0, r0, sl
 8008418:	fa03 f000 	lsl.w	r0, r3, r0
 800841c:	9b04      	ldr	r3, [sp, #16]
 800841e:	4303      	orrs	r3, r0
 8008420:	3401      	adds	r4, #1
 8008422:	9304      	str	r3, [sp, #16]
 8008424:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008428:	482c      	ldr	r0, [pc, #176]	; (80084dc <_vfiprintf_r+0x250>)
 800842a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800842e:	2206      	movs	r2, #6
 8008430:	f7f7 ff76 	bl	8000320 <memchr>
 8008434:	2800      	cmp	r0, #0
 8008436:	d03f      	beq.n	80084b8 <_vfiprintf_r+0x22c>
 8008438:	4b29      	ldr	r3, [pc, #164]	; (80084e0 <_vfiprintf_r+0x254>)
 800843a:	bb1b      	cbnz	r3, 8008484 <_vfiprintf_r+0x1f8>
 800843c:	9b03      	ldr	r3, [sp, #12]
 800843e:	3307      	adds	r3, #7
 8008440:	f023 0307 	bic.w	r3, r3, #7
 8008444:	3308      	adds	r3, #8
 8008446:	9303      	str	r3, [sp, #12]
 8008448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800844a:	443b      	add	r3, r7
 800844c:	9309      	str	r3, [sp, #36]	; 0x24
 800844e:	e767      	b.n	8008320 <_vfiprintf_r+0x94>
 8008450:	fb0c 3202 	mla	r2, ip, r2, r3
 8008454:	460c      	mov	r4, r1
 8008456:	2001      	movs	r0, #1
 8008458:	e7a5      	b.n	80083a6 <_vfiprintf_r+0x11a>
 800845a:	2300      	movs	r3, #0
 800845c:	3401      	adds	r4, #1
 800845e:	9305      	str	r3, [sp, #20]
 8008460:	4619      	mov	r1, r3
 8008462:	f04f 0c0a 	mov.w	ip, #10
 8008466:	4620      	mov	r0, r4
 8008468:	f810 2b01 	ldrb.w	r2, [r0], #1
 800846c:	3a30      	subs	r2, #48	; 0x30
 800846e:	2a09      	cmp	r2, #9
 8008470:	d903      	bls.n	800847a <_vfiprintf_r+0x1ee>
 8008472:	2b00      	cmp	r3, #0
 8008474:	d0c5      	beq.n	8008402 <_vfiprintf_r+0x176>
 8008476:	9105      	str	r1, [sp, #20]
 8008478:	e7c3      	b.n	8008402 <_vfiprintf_r+0x176>
 800847a:	fb0c 2101 	mla	r1, ip, r1, r2
 800847e:	4604      	mov	r4, r0
 8008480:	2301      	movs	r3, #1
 8008482:	e7f0      	b.n	8008466 <_vfiprintf_r+0x1da>
 8008484:	ab03      	add	r3, sp, #12
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	462a      	mov	r2, r5
 800848a:	4b16      	ldr	r3, [pc, #88]	; (80084e4 <_vfiprintf_r+0x258>)
 800848c:	a904      	add	r1, sp, #16
 800848e:	4630      	mov	r0, r6
 8008490:	f7fd fba6 	bl	8005be0 <_printf_float>
 8008494:	4607      	mov	r7, r0
 8008496:	1c78      	adds	r0, r7, #1
 8008498:	d1d6      	bne.n	8008448 <_vfiprintf_r+0x1bc>
 800849a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800849c:	07d9      	lsls	r1, r3, #31
 800849e:	d405      	bmi.n	80084ac <_vfiprintf_r+0x220>
 80084a0:	89ab      	ldrh	r3, [r5, #12]
 80084a2:	059a      	lsls	r2, r3, #22
 80084a4:	d402      	bmi.n	80084ac <_vfiprintf_r+0x220>
 80084a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084a8:	f7ff f882 	bl	80075b0 <__retarget_lock_release_recursive>
 80084ac:	89ab      	ldrh	r3, [r5, #12]
 80084ae:	065b      	lsls	r3, r3, #25
 80084b0:	f53f af12 	bmi.w	80082d8 <_vfiprintf_r+0x4c>
 80084b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084b6:	e711      	b.n	80082dc <_vfiprintf_r+0x50>
 80084b8:	ab03      	add	r3, sp, #12
 80084ba:	9300      	str	r3, [sp, #0]
 80084bc:	462a      	mov	r2, r5
 80084be:	4b09      	ldr	r3, [pc, #36]	; (80084e4 <_vfiprintf_r+0x258>)
 80084c0:	a904      	add	r1, sp, #16
 80084c2:	4630      	mov	r0, r6
 80084c4:	f7fd fe18 	bl	80060f8 <_printf_i>
 80084c8:	e7e4      	b.n	8008494 <_vfiprintf_r+0x208>
 80084ca:	bf00      	nop
 80084cc:	0800972c 	.word	0x0800972c
 80084d0:	0800974c 	.word	0x0800974c
 80084d4:	0800970c 	.word	0x0800970c
 80084d8:	080098c4 	.word	0x080098c4
 80084dc:	080098ce 	.word	0x080098ce
 80084e0:	08005be1 	.word	0x08005be1
 80084e4:	08008267 	.word	0x08008267
 80084e8:	080098ca 	.word	0x080098ca

080084ec <_sbrk_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	4d06      	ldr	r5, [pc, #24]	; (8008508 <_sbrk_r+0x1c>)
 80084f0:	2300      	movs	r3, #0
 80084f2:	4604      	mov	r4, r0
 80084f4:	4608      	mov	r0, r1
 80084f6:	602b      	str	r3, [r5, #0]
 80084f8:	f7f8 fb1a 	bl	8000b30 <_sbrk>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d102      	bne.n	8008506 <_sbrk_r+0x1a>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	b103      	cbz	r3, 8008506 <_sbrk_r+0x1a>
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	240fb05c 	.word	0x240fb05c

0800850c <__sread>:
 800850c:	b510      	push	{r4, lr}
 800850e:	460c      	mov	r4, r1
 8008510:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008514:	f000 f92c 	bl	8008770 <_read_r>
 8008518:	2800      	cmp	r0, #0
 800851a:	bfab      	itete	ge
 800851c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800851e:	89a3      	ldrhlt	r3, [r4, #12]
 8008520:	181b      	addge	r3, r3, r0
 8008522:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008526:	bfac      	ite	ge
 8008528:	6563      	strge	r3, [r4, #84]	; 0x54
 800852a:	81a3      	strhlt	r3, [r4, #12]
 800852c:	bd10      	pop	{r4, pc}

0800852e <__swrite>:
 800852e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008532:	461f      	mov	r7, r3
 8008534:	898b      	ldrh	r3, [r1, #12]
 8008536:	05db      	lsls	r3, r3, #23
 8008538:	4605      	mov	r5, r0
 800853a:	460c      	mov	r4, r1
 800853c:	4616      	mov	r6, r2
 800853e:	d505      	bpl.n	800854c <__swrite+0x1e>
 8008540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008544:	2302      	movs	r3, #2
 8008546:	2200      	movs	r2, #0
 8008548:	f000 f898 	bl	800867c <_lseek_r>
 800854c:	89a3      	ldrh	r3, [r4, #12]
 800854e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008552:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008556:	81a3      	strh	r3, [r4, #12]
 8008558:	4632      	mov	r2, r6
 800855a:	463b      	mov	r3, r7
 800855c:	4628      	mov	r0, r5
 800855e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008562:	f000 b817 	b.w	8008594 <_write_r>

08008566 <__sseek>:
 8008566:	b510      	push	{r4, lr}
 8008568:	460c      	mov	r4, r1
 800856a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800856e:	f000 f885 	bl	800867c <_lseek_r>
 8008572:	1c43      	adds	r3, r0, #1
 8008574:	89a3      	ldrh	r3, [r4, #12]
 8008576:	bf15      	itete	ne
 8008578:	6560      	strne	r0, [r4, #84]	; 0x54
 800857a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800857e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008582:	81a3      	strheq	r3, [r4, #12]
 8008584:	bf18      	it	ne
 8008586:	81a3      	strhne	r3, [r4, #12]
 8008588:	bd10      	pop	{r4, pc}

0800858a <__sclose>:
 800858a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800858e:	f000 b831 	b.w	80085f4 <_close_r>
	...

08008594 <_write_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	4d07      	ldr	r5, [pc, #28]	; (80085b4 <_write_r+0x20>)
 8008598:	4604      	mov	r4, r0
 800859a:	4608      	mov	r0, r1
 800859c:	4611      	mov	r1, r2
 800859e:	2200      	movs	r2, #0
 80085a0:	602a      	str	r2, [r5, #0]
 80085a2:	461a      	mov	r2, r3
 80085a4:	f7f8 f8a2 	bl	80006ec <_write>
 80085a8:	1c43      	adds	r3, r0, #1
 80085aa:	d102      	bne.n	80085b2 <_write_r+0x1e>
 80085ac:	682b      	ldr	r3, [r5, #0]
 80085ae:	b103      	cbz	r3, 80085b2 <_write_r+0x1e>
 80085b0:	6023      	str	r3, [r4, #0]
 80085b2:	bd38      	pop	{r3, r4, r5, pc}
 80085b4:	240fb05c 	.word	0x240fb05c

080085b8 <__assert_func>:
 80085b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085ba:	4614      	mov	r4, r2
 80085bc:	461a      	mov	r2, r3
 80085be:	4b09      	ldr	r3, [pc, #36]	; (80085e4 <__assert_func+0x2c>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4605      	mov	r5, r0
 80085c4:	68d8      	ldr	r0, [r3, #12]
 80085c6:	b14c      	cbz	r4, 80085dc <__assert_func+0x24>
 80085c8:	4b07      	ldr	r3, [pc, #28]	; (80085e8 <__assert_func+0x30>)
 80085ca:	9100      	str	r1, [sp, #0]
 80085cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085d0:	4906      	ldr	r1, [pc, #24]	; (80085ec <__assert_func+0x34>)
 80085d2:	462b      	mov	r3, r5
 80085d4:	f000 f81e 	bl	8008614 <fiprintf>
 80085d8:	f000 f8e9 	bl	80087ae <abort>
 80085dc:	4b04      	ldr	r3, [pc, #16]	; (80085f0 <__assert_func+0x38>)
 80085de:	461c      	mov	r4, r3
 80085e0:	e7f3      	b.n	80085ca <__assert_func+0x12>
 80085e2:	bf00      	nop
 80085e4:	24000074 	.word	0x24000074
 80085e8:	080098d5 	.word	0x080098d5
 80085ec:	080098e2 	.word	0x080098e2
 80085f0:	080091ab 	.word	0x080091ab

080085f4 <_close_r>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	4d06      	ldr	r5, [pc, #24]	; (8008610 <_close_r+0x1c>)
 80085f8:	2300      	movs	r3, #0
 80085fa:	4604      	mov	r4, r0
 80085fc:	4608      	mov	r0, r1
 80085fe:	602b      	str	r3, [r5, #0]
 8008600:	f7f8 fa8a 	bl	8000b18 <_close>
 8008604:	1c43      	adds	r3, r0, #1
 8008606:	d102      	bne.n	800860e <_close_r+0x1a>
 8008608:	682b      	ldr	r3, [r5, #0]
 800860a:	b103      	cbz	r3, 800860e <_close_r+0x1a>
 800860c:	6023      	str	r3, [r4, #0]
 800860e:	bd38      	pop	{r3, r4, r5, pc}
 8008610:	240fb05c 	.word	0x240fb05c

08008614 <fiprintf>:
 8008614:	b40e      	push	{r1, r2, r3}
 8008616:	b503      	push	{r0, r1, lr}
 8008618:	4601      	mov	r1, r0
 800861a:	ab03      	add	r3, sp, #12
 800861c:	4805      	ldr	r0, [pc, #20]	; (8008634 <fiprintf+0x20>)
 800861e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008622:	6800      	ldr	r0, [r0, #0]
 8008624:	9301      	str	r3, [sp, #4]
 8008626:	f7ff fe31 	bl	800828c <_vfiprintf_r>
 800862a:	b002      	add	sp, #8
 800862c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008630:	b003      	add	sp, #12
 8008632:	4770      	bx	lr
 8008634:	24000074 	.word	0x24000074

08008638 <_fstat_r>:
 8008638:	b538      	push	{r3, r4, r5, lr}
 800863a:	4d07      	ldr	r5, [pc, #28]	; (8008658 <_fstat_r+0x20>)
 800863c:	2300      	movs	r3, #0
 800863e:	4604      	mov	r4, r0
 8008640:	4608      	mov	r0, r1
 8008642:	4611      	mov	r1, r2
 8008644:	602b      	str	r3, [r5, #0]
 8008646:	f7f8 fa6a 	bl	8000b1e <_fstat>
 800864a:	1c43      	adds	r3, r0, #1
 800864c:	d102      	bne.n	8008654 <_fstat_r+0x1c>
 800864e:	682b      	ldr	r3, [r5, #0]
 8008650:	b103      	cbz	r3, 8008654 <_fstat_r+0x1c>
 8008652:	6023      	str	r3, [r4, #0]
 8008654:	bd38      	pop	{r3, r4, r5, pc}
 8008656:	bf00      	nop
 8008658:	240fb05c 	.word	0x240fb05c

0800865c <_isatty_r>:
 800865c:	b538      	push	{r3, r4, r5, lr}
 800865e:	4d06      	ldr	r5, [pc, #24]	; (8008678 <_isatty_r+0x1c>)
 8008660:	2300      	movs	r3, #0
 8008662:	4604      	mov	r4, r0
 8008664:	4608      	mov	r0, r1
 8008666:	602b      	str	r3, [r5, #0]
 8008668:	f7f8 fa5e 	bl	8000b28 <_isatty>
 800866c:	1c43      	adds	r3, r0, #1
 800866e:	d102      	bne.n	8008676 <_isatty_r+0x1a>
 8008670:	682b      	ldr	r3, [r5, #0]
 8008672:	b103      	cbz	r3, 8008676 <_isatty_r+0x1a>
 8008674:	6023      	str	r3, [r4, #0]
 8008676:	bd38      	pop	{r3, r4, r5, pc}
 8008678:	240fb05c 	.word	0x240fb05c

0800867c <_lseek_r>:
 800867c:	b538      	push	{r3, r4, r5, lr}
 800867e:	4d07      	ldr	r5, [pc, #28]	; (800869c <_lseek_r+0x20>)
 8008680:	4604      	mov	r4, r0
 8008682:	4608      	mov	r0, r1
 8008684:	4611      	mov	r1, r2
 8008686:	2200      	movs	r2, #0
 8008688:	602a      	str	r2, [r5, #0]
 800868a:	461a      	mov	r2, r3
 800868c:	f7f8 fa4e 	bl	8000b2c <_lseek>
 8008690:	1c43      	adds	r3, r0, #1
 8008692:	d102      	bne.n	800869a <_lseek_r+0x1e>
 8008694:	682b      	ldr	r3, [r5, #0]
 8008696:	b103      	cbz	r3, 800869a <_lseek_r+0x1e>
 8008698:	6023      	str	r3, [r4, #0]
 800869a:	bd38      	pop	{r3, r4, r5, pc}
 800869c:	240fb05c 	.word	0x240fb05c

080086a0 <__ascii_mbtowc>:
 80086a0:	b082      	sub	sp, #8
 80086a2:	b901      	cbnz	r1, 80086a6 <__ascii_mbtowc+0x6>
 80086a4:	a901      	add	r1, sp, #4
 80086a6:	b142      	cbz	r2, 80086ba <__ascii_mbtowc+0x1a>
 80086a8:	b14b      	cbz	r3, 80086be <__ascii_mbtowc+0x1e>
 80086aa:	7813      	ldrb	r3, [r2, #0]
 80086ac:	600b      	str	r3, [r1, #0]
 80086ae:	7812      	ldrb	r2, [r2, #0]
 80086b0:	1e10      	subs	r0, r2, #0
 80086b2:	bf18      	it	ne
 80086b4:	2001      	movne	r0, #1
 80086b6:	b002      	add	sp, #8
 80086b8:	4770      	bx	lr
 80086ba:	4610      	mov	r0, r2
 80086bc:	e7fb      	b.n	80086b6 <__ascii_mbtowc+0x16>
 80086be:	f06f 0001 	mvn.w	r0, #1
 80086c2:	e7f8      	b.n	80086b6 <__ascii_mbtowc+0x16>

080086c4 <memmove>:
 80086c4:	4288      	cmp	r0, r1
 80086c6:	b510      	push	{r4, lr}
 80086c8:	eb01 0402 	add.w	r4, r1, r2
 80086cc:	d902      	bls.n	80086d4 <memmove+0x10>
 80086ce:	4284      	cmp	r4, r0
 80086d0:	4623      	mov	r3, r4
 80086d2:	d807      	bhi.n	80086e4 <memmove+0x20>
 80086d4:	1e43      	subs	r3, r0, #1
 80086d6:	42a1      	cmp	r1, r4
 80086d8:	d008      	beq.n	80086ec <memmove+0x28>
 80086da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80086e2:	e7f8      	b.n	80086d6 <memmove+0x12>
 80086e4:	4402      	add	r2, r0
 80086e6:	4601      	mov	r1, r0
 80086e8:	428a      	cmp	r2, r1
 80086ea:	d100      	bne.n	80086ee <memmove+0x2a>
 80086ec:	bd10      	pop	{r4, pc}
 80086ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086f6:	e7f7      	b.n	80086e8 <memmove+0x24>

080086f8 <__malloc_lock>:
 80086f8:	4801      	ldr	r0, [pc, #4]	; (8008700 <__malloc_lock+0x8>)
 80086fa:	f7fe bf58 	b.w	80075ae <__retarget_lock_acquire_recursive>
 80086fe:	bf00      	nop
 8008700:	240fb050 	.word	0x240fb050

08008704 <__malloc_unlock>:
 8008704:	4801      	ldr	r0, [pc, #4]	; (800870c <__malloc_unlock+0x8>)
 8008706:	f7fe bf53 	b.w	80075b0 <__retarget_lock_release_recursive>
 800870a:	bf00      	nop
 800870c:	240fb050 	.word	0x240fb050

08008710 <_realloc_r>:
 8008710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008714:	4680      	mov	r8, r0
 8008716:	4614      	mov	r4, r2
 8008718:	460e      	mov	r6, r1
 800871a:	b921      	cbnz	r1, 8008726 <_realloc_r+0x16>
 800871c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008720:	4611      	mov	r1, r2
 8008722:	f7ff bbb9 	b.w	8007e98 <_malloc_r>
 8008726:	b92a      	cbnz	r2, 8008734 <_realloc_r+0x24>
 8008728:	f7ff fb4a 	bl	8007dc0 <_free_r>
 800872c:	4625      	mov	r5, r4
 800872e:	4628      	mov	r0, r5
 8008730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008734:	f000 f842 	bl	80087bc <_malloc_usable_size_r>
 8008738:	4284      	cmp	r4, r0
 800873a:	4607      	mov	r7, r0
 800873c:	d802      	bhi.n	8008744 <_realloc_r+0x34>
 800873e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008742:	d812      	bhi.n	800876a <_realloc_r+0x5a>
 8008744:	4621      	mov	r1, r4
 8008746:	4640      	mov	r0, r8
 8008748:	f7ff fba6 	bl	8007e98 <_malloc_r>
 800874c:	4605      	mov	r5, r0
 800874e:	2800      	cmp	r0, #0
 8008750:	d0ed      	beq.n	800872e <_realloc_r+0x1e>
 8008752:	42bc      	cmp	r4, r7
 8008754:	4622      	mov	r2, r4
 8008756:	4631      	mov	r1, r6
 8008758:	bf28      	it	cs
 800875a:	463a      	movcs	r2, r7
 800875c:	f7fd f99a 	bl	8005a94 <memcpy>
 8008760:	4631      	mov	r1, r6
 8008762:	4640      	mov	r0, r8
 8008764:	f7ff fb2c 	bl	8007dc0 <_free_r>
 8008768:	e7e1      	b.n	800872e <_realloc_r+0x1e>
 800876a:	4635      	mov	r5, r6
 800876c:	e7df      	b.n	800872e <_realloc_r+0x1e>
	...

08008770 <_read_r>:
 8008770:	b538      	push	{r3, r4, r5, lr}
 8008772:	4d07      	ldr	r5, [pc, #28]	; (8008790 <_read_r+0x20>)
 8008774:	4604      	mov	r4, r0
 8008776:	4608      	mov	r0, r1
 8008778:	4611      	mov	r1, r2
 800877a:	2200      	movs	r2, #0
 800877c:	602a      	str	r2, [r5, #0]
 800877e:	461a      	mov	r2, r3
 8008780:	f7f8 f9bc 	bl	8000afc <_read>
 8008784:	1c43      	adds	r3, r0, #1
 8008786:	d102      	bne.n	800878e <_read_r+0x1e>
 8008788:	682b      	ldr	r3, [r5, #0]
 800878a:	b103      	cbz	r3, 800878e <_read_r+0x1e>
 800878c:	6023      	str	r3, [r4, #0]
 800878e:	bd38      	pop	{r3, r4, r5, pc}
 8008790:	240fb05c 	.word	0x240fb05c

08008794 <__ascii_wctomb>:
 8008794:	b149      	cbz	r1, 80087aa <__ascii_wctomb+0x16>
 8008796:	2aff      	cmp	r2, #255	; 0xff
 8008798:	bf85      	ittet	hi
 800879a:	238a      	movhi	r3, #138	; 0x8a
 800879c:	6003      	strhi	r3, [r0, #0]
 800879e:	700a      	strbls	r2, [r1, #0]
 80087a0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80087a4:	bf98      	it	ls
 80087a6:	2001      	movls	r0, #1
 80087a8:	4770      	bx	lr
 80087aa:	4608      	mov	r0, r1
 80087ac:	4770      	bx	lr

080087ae <abort>:
 80087ae:	b508      	push	{r3, lr}
 80087b0:	2006      	movs	r0, #6
 80087b2:	f000 f833 	bl	800881c <raise>
 80087b6:	2001      	movs	r0, #1
 80087b8:	f7f8 f99a 	bl	8000af0 <_exit>

080087bc <_malloc_usable_size_r>:
 80087bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087c0:	1f18      	subs	r0, r3, #4
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	bfbc      	itt	lt
 80087c6:	580b      	ldrlt	r3, [r1, r0]
 80087c8:	18c0      	addlt	r0, r0, r3
 80087ca:	4770      	bx	lr

080087cc <_raise_r>:
 80087cc:	291f      	cmp	r1, #31
 80087ce:	b538      	push	{r3, r4, r5, lr}
 80087d0:	4604      	mov	r4, r0
 80087d2:	460d      	mov	r5, r1
 80087d4:	d904      	bls.n	80087e0 <_raise_r+0x14>
 80087d6:	2316      	movs	r3, #22
 80087d8:	6003      	str	r3, [r0, #0]
 80087da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087de:	bd38      	pop	{r3, r4, r5, pc}
 80087e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80087e2:	b112      	cbz	r2, 80087ea <_raise_r+0x1e>
 80087e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087e8:	b94b      	cbnz	r3, 80087fe <_raise_r+0x32>
 80087ea:	4620      	mov	r0, r4
 80087ec:	f000 f830 	bl	8008850 <_getpid_r>
 80087f0:	462a      	mov	r2, r5
 80087f2:	4601      	mov	r1, r0
 80087f4:	4620      	mov	r0, r4
 80087f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087fa:	f000 b817 	b.w	800882c <_kill_r>
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d00a      	beq.n	8008818 <_raise_r+0x4c>
 8008802:	1c59      	adds	r1, r3, #1
 8008804:	d103      	bne.n	800880e <_raise_r+0x42>
 8008806:	2316      	movs	r3, #22
 8008808:	6003      	str	r3, [r0, #0]
 800880a:	2001      	movs	r0, #1
 800880c:	e7e7      	b.n	80087de <_raise_r+0x12>
 800880e:	2400      	movs	r4, #0
 8008810:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008814:	4628      	mov	r0, r5
 8008816:	4798      	blx	r3
 8008818:	2000      	movs	r0, #0
 800881a:	e7e0      	b.n	80087de <_raise_r+0x12>

0800881c <raise>:
 800881c:	4b02      	ldr	r3, [pc, #8]	; (8008828 <raise+0xc>)
 800881e:	4601      	mov	r1, r0
 8008820:	6818      	ldr	r0, [r3, #0]
 8008822:	f7ff bfd3 	b.w	80087cc <_raise_r>
 8008826:	bf00      	nop
 8008828:	24000074 	.word	0x24000074

0800882c <_kill_r>:
 800882c:	b538      	push	{r3, r4, r5, lr}
 800882e:	4d07      	ldr	r5, [pc, #28]	; (800884c <_kill_r+0x20>)
 8008830:	2300      	movs	r3, #0
 8008832:	4604      	mov	r4, r0
 8008834:	4608      	mov	r0, r1
 8008836:	4611      	mov	r1, r2
 8008838:	602b      	str	r3, [r5, #0]
 800883a:	f7f8 f951 	bl	8000ae0 <_kill>
 800883e:	1c43      	adds	r3, r0, #1
 8008840:	d102      	bne.n	8008848 <_kill_r+0x1c>
 8008842:	682b      	ldr	r3, [r5, #0]
 8008844:	b103      	cbz	r3, 8008848 <_kill_r+0x1c>
 8008846:	6023      	str	r3, [r4, #0]
 8008848:	bd38      	pop	{r3, r4, r5, pc}
 800884a:	bf00      	nop
 800884c:	240fb05c 	.word	0x240fb05c

08008850 <_getpid_r>:
 8008850:	f7f8 b944 	b.w	8000adc <_getpid>
 8008854:	0000      	movs	r0, r0
	...

08008858 <exp>:
 8008858:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 800885a:	ee10 3a90 	vmov	r3, s1
 800885e:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 8008862:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8008866:	18a2      	adds	r2, r4, r2
 8008868:	2a3e      	cmp	r2, #62	; 0x3e
 800886a:	ee10 1a10 	vmov	r1, s0
 800886e:	d922      	bls.n	80088b6 <exp+0x5e>
 8008870:	2a00      	cmp	r2, #0
 8008872:	da06      	bge.n	8008882 <exp+0x2a>
 8008874:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8008878:	ee30 0b07 	vadd.f64	d0, d0, d7
 800887c:	b004      	add	sp, #16
 800887e:	bcf0      	pop	{r4, r5, r6, r7}
 8008880:	4770      	bx	lr
 8008882:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 8008886:	f04f 0000 	mov.w	r0, #0
 800888a:	d913      	bls.n	80088b4 <exp+0x5c>
 800888c:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8008890:	bf08      	it	eq
 8008892:	4281      	cmpeq	r1, r0
 8008894:	f000 80a0 	beq.w	80089d8 <exp+0x180>
 8008898:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800889c:	4294      	cmp	r4, r2
 800889e:	d0e9      	beq.n	8008874 <exp+0x1c>
 80088a0:	4283      	cmp	r3, r0
 80088a2:	da03      	bge.n	80088ac <exp+0x54>
 80088a4:	b004      	add	sp, #16
 80088a6:	bcf0      	pop	{r4, r5, r6, r7}
 80088a8:	f000 b8c6 	b.w	8008a38 <__math_uflow>
 80088ac:	b004      	add	sp, #16
 80088ae:	bcf0      	pop	{r4, r5, r6, r7}
 80088b0:	f000 b8ca 	b.w	8008a48 <__math_oflow>
 80088b4:	4604      	mov	r4, r0
 80088b6:	4950      	ldr	r1, [pc, #320]	; (80089f8 <exp+0x1a0>)
 80088b8:	ed91 6b02 	vldr	d6, [r1, #8]
 80088bc:	ed91 5b00 	vldr	d5, [r1]
 80088c0:	eeb0 7b46 	vmov.f64	d7, d6
 80088c4:	eea5 7b00 	vfma.f64	d7, d5, d0
 80088c8:	ee17 5a10 	vmov	r5, s14
 80088cc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80088d0:	ed91 6b04 	vldr	d6, [r1, #16]
 80088d4:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 80088d8:	eea6 0b07 	vfma.f64	d0, d6, d7
 80088dc:	ed91 6b06 	vldr	d6, [r1, #24]
 80088e0:	18d8      	adds	r0, r3, r3
 80088e2:	f100 030f 	add.w	r3, r0, #15
 80088e6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80088ea:	eea6 0b07 	vfma.f64	d0, d6, d7
 80088ee:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 80088f2:	ee20 7b00 	vmul.f64	d7, d0, d0
 80088f6:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 80088fa:	ed91 5b08 	vldr	d5, [r1, #32]
 80088fe:	ee30 6b06 	vadd.f64	d6, d0, d6
 8008902:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8008906:	eea4 5b00 	vfma.f64	d5, d4, d0
 800890a:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 800890e:	eea5 6b07 	vfma.f64	d6, d5, d7
 8008912:	ee27 7b07 	vmul.f64	d7, d7, d7
 8008916:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 800891a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 800891e:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8008922:	eea4 5b00 	vfma.f64	d5, d4, d0
 8008926:	2600      	movs	r6, #0
 8008928:	19f2      	adds	r2, r6, r7
 800892a:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 800892e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008932:	2c00      	cmp	r4, #0
 8008934:	d14b      	bne.n	80089ce <exp+0x176>
 8008936:	42b5      	cmp	r5, r6
 8008938:	db10      	blt.n	800895c <exp+0x104>
 800893a:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800893e:	ed9f 7b28 	vldr	d7, [pc, #160]	; 80089e0 <exp+0x188>
 8008942:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8008946:	4610      	mov	r0, r2
 8008948:	ec41 0b10 	vmov	d0, r0, r1
 800894c:	eea6 0b00 	vfma.f64	d0, d6, d0
 8008950:	ee20 0b07 	vmul.f64	d0, d0, d7
 8008954:	b004      	add	sp, #16
 8008956:	bcf0      	pop	{r4, r5, r6, r7}
 8008958:	f000 b88a 	b.w	8008a70 <__math_check_oflow>
 800895c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8008960:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8008964:	4610      	mov	r0, r2
 8008966:	ec41 0b17 	vmov	d7, r0, r1
 800896a:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800896e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008972:	ee37 5b06 	vadd.f64	d5, d7, d6
 8008976:	eeb4 5bc4 	vcmpe.f64	d5, d4
 800897a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800897e:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80089e8 <exp+0x190>
 8008982:	d51e      	bpl.n	80089c2 <exp+0x16a>
 8008984:	ee35 3b04 	vadd.f64	d3, d5, d4
 8008988:	ee37 7b45 	vsub.f64	d7, d7, d5
 800898c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8008990:	ee34 6b43 	vsub.f64	d6, d4, d3
 8008994:	ee36 5b05 	vadd.f64	d5, d6, d5
 8008998:	ee35 5b07 	vadd.f64	d5, d5, d7
 800899c:	ee35 5b03 	vadd.f64	d5, d5, d3
 80089a0:	ee35 5b44 	vsub.f64	d5, d5, d4
 80089a4:	eeb5 5b40 	vcmp.f64	d5, #0.0
 80089a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089ac:	d101      	bne.n	80089b2 <exp+0x15a>
 80089ae:	ed9f 5b10 	vldr	d5, [pc, #64]	; 80089f0 <exp+0x198>
 80089b2:	ed8d 0b00 	vstr	d0, [sp]
 80089b6:	ed9d 7b00 	vldr	d7, [sp]
 80089ba:	ee27 7b00 	vmul.f64	d7, d7, d0
 80089be:	ed8d 7b02 	vstr	d7, [sp, #8]
 80089c2:	ee25 0b00 	vmul.f64	d0, d5, d0
 80089c6:	b004      	add	sp, #16
 80089c8:	bcf0      	pop	{r4, r5, r6, r7}
 80089ca:	f000 b845 	b.w	8008a58 <__math_check_uflow>
 80089ce:	ec43 2b10 	vmov	d0, r2, r3
 80089d2:	eea6 0b00 	vfma.f64	d0, d6, d0
 80089d6:	e751      	b.n	800887c <exp+0x24>
 80089d8:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80089f0 <exp+0x198>
 80089dc:	e74e      	b.n	800887c <exp+0x24>
 80089de:	bf00      	nop
 80089e0:	00000000 	.word	0x00000000
 80089e4:	7f000000 	.word	0x7f000000
 80089e8:	00000000 	.word	0x00000000
 80089ec:	00100000 	.word	0x00100000
	...
 80089f8:	08009a20 	.word	0x08009a20

080089fc <with_errno>:
 80089fc:	b513      	push	{r0, r1, r4, lr}
 80089fe:	4604      	mov	r4, r0
 8008a00:	ed8d 0b00 	vstr	d0, [sp]
 8008a04:	f7fd f81c 	bl	8005a40 <__errno>
 8008a08:	ed9d 0b00 	vldr	d0, [sp]
 8008a0c:	6004      	str	r4, [r0, #0]
 8008a0e:	b002      	add	sp, #8
 8008a10:	bd10      	pop	{r4, pc}

08008a12 <xflow>:
 8008a12:	b082      	sub	sp, #8
 8008a14:	b158      	cbz	r0, 8008a2e <xflow+0x1c>
 8008a16:	eeb1 7b40 	vneg.f64	d7, d0
 8008a1a:	ed8d 7b00 	vstr	d7, [sp]
 8008a1e:	ed9d 7b00 	vldr	d7, [sp]
 8008a22:	2022      	movs	r0, #34	; 0x22
 8008a24:	ee20 0b07 	vmul.f64	d0, d0, d7
 8008a28:	b002      	add	sp, #8
 8008a2a:	f7ff bfe7 	b.w	80089fc <with_errno>
 8008a2e:	eeb0 7b40 	vmov.f64	d7, d0
 8008a32:	e7f2      	b.n	8008a1a <xflow+0x8>
 8008a34:	0000      	movs	r0, r0
	...

08008a38 <__math_uflow>:
 8008a38:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008a40 <__math_uflow+0x8>
 8008a3c:	f7ff bfe9 	b.w	8008a12 <xflow>
 8008a40:	00000000 	.word	0x00000000
 8008a44:	10000000 	.word	0x10000000

08008a48 <__math_oflow>:
 8008a48:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008a50 <__math_oflow+0x8>
 8008a4c:	f7ff bfe1 	b.w	8008a12 <xflow>
 8008a50:	00000000 	.word	0x00000000
 8008a54:	70000000 	.word	0x70000000

08008a58 <__math_check_uflow>:
 8008a58:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8008a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a60:	d102      	bne.n	8008a68 <__math_check_uflow+0x10>
 8008a62:	2022      	movs	r0, #34	; 0x22
 8008a64:	f7ff bfca 	b.w	80089fc <with_errno>
 8008a68:	4770      	bx	lr
 8008a6a:	0000      	movs	r0, r0
 8008a6c:	0000      	movs	r0, r0
	...

08008a70 <__math_check_oflow>:
 8008a70:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8008a90 <__math_check_oflow+0x20>
 8008a74:	eeb0 7bc0 	vabs.f64	d7, d0
 8008a78:	eeb4 7b46 	vcmp.f64	d7, d6
 8008a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a80:	dd02      	ble.n	8008a88 <__math_check_oflow+0x18>
 8008a82:	2022      	movs	r0, #34	; 0x22
 8008a84:	f7ff bfba 	b.w	80089fc <with_errno>
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	f3af 8000 	nop.w
 8008a90:	ffffffff 	.word	0xffffffff
 8008a94:	7fefffff 	.word	0x7fefffff

08008a98 <_init>:
 8008a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a9a:	bf00      	nop
 8008a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a9e:	bc08      	pop	{r3}
 8008aa0:	469e      	mov	lr, r3
 8008aa2:	4770      	bx	lr

08008aa4 <_fini>:
 8008aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa6:	bf00      	nop
 8008aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aaa:	bc08      	pop	{r3}
 8008aac:	469e      	mov	lr, r3
 8008aae:	4770      	bx	lr
