# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Kuuga.ip_user_files/bd/axi_verifier/ip/axi_verifier_proc_sys_reset_0_0/sim/axi_verifier_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
