

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Fri Oct 31 14:36:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.162 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1348358420|  1348358420|  13.484 sec|  13.484 sec|  1348358420|  1348358420|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_fmax_double_s_fu_381  |generic_fmax_double_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_generic_fmin_double_s_fu_386  |generic_fmin_double_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+------------+------------+----------+-----------+-----------+----------+----------+
        |                                                   |     Latency (cycles)    | Iteration|  Initiation Interval  |   Trip   |          |
        |                     Loop Name                     |     min    |     max    |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------------------------------------+------------+------------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_14_1_VITIS_LOOP_18_3_VITIS_LOOP_31_5  |  1348358418|  1348358418|        55|         36|          1|  37454400|       yes|
        +---------------------------------------------------+------------+------------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   11537|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     487|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     649|    -|
|Register         |        -|     -|    2339|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2339|   12673|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      10|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+----+---+-----+-----+
    |             Instance             |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------------+-----------------------+---------+----+---+-----+-----+
    |grp_generic_fmax_double_s_fu_381  |generic_fmax_double_s  |        0|   0|  0|  169|    0|
    |grp_generic_fmin_double_s_fu_386  |generic_fmin_double_s  |        0|   0|  0|  278|    0|
    |mul_7ns_8ns_13_1_1_U6             |mul_7ns_8ns_13_1_1     |        0|   0|  0|   40|    0|
    +----------------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                             |                       |        0|   0|  0|  487|    0|
    +----------------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1432_10_fu_1230_p2   |         +|   0|  0|   16|           9|           2|
    |add_ln1432_11_fu_1352_p2   |         +|   0|  0|   16|           9|           2|
    |add_ln1432_12_fu_1436_p2   |         +|   0|  0|   16|           9|           3|
    |add_ln1432_13_fu_758_p2    |         +|   0|  0|   16|           9|           4|
    |add_ln1432_5_fu_818_p2     |         +|   0|  0|   16|           9|           4|
    |add_ln1432_6_fu_879_p2     |         +|   0|  0|   16|           9|           3|
    |add_ln1432_7_fu_898_p2     |         +|   0|  0|   16|           9|           3|
    |add_ln1432_8_fu_1006_p2    |         +|   0|  0|   16|           9|           2|
    |add_ln1432_9_fu_1155_p2    |         +|   0|  0|   15|           8|           1|
    |add_ln1432_fu_768_p2       |         +|   0|  0|   17|          10|          10|
    |add_ln14_1_fu_834_p2       |         +|   0|  0|   33|          26|           1|
    |add_ln14_fu_523_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln16_1_fu_681_p2       |         +|   0|  0|   27|          20|           1|
    |add_ln16_fu_726_p2         |         +|   0|  0|   15|           8|           1|
    |add_ln18_1_fu_2678_p2      |         +|   0|  0|   19|          12|           1|
    |add_ln18_fu_621_p2         |         +|   0|  0|   15|           8|           1|
    |add_ln31_fu_2667_p2        |         +|   0|  0|   12|           4|           1|
    |add_ln42_10_fu_735_p2      |         +|   0|  0|   17|          13|          13|
    |add_ln42_11_fu_745_p2      |         +|   0|  0|   17|          13|          13|
    |add_ln42_12_fu_798_p2      |         +|   0|  0|   17|          13|          13|
    |add_ln42_13_fu_808_p2      |         +|   0|  0|   17|          13|          13|
    |add_ln42_14_fu_854_p2      |         +|   0|  0|   17|          13|          13|
    |add_ln42_15_fu_864_p2      |         +|   0|  0|   17|          13|          13|
    |add_ln42_16_fu_874_p2      |         +|   0|  0|   17|          13|          13|
    |add_ln42_17_fu_1220_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln42_18_fu_1426_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln42_19_fu_1608_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln42_1_fu_716_p2       |         +|   0|  0|   17|          13|           5|
    |add_ln42_20_fu_1791_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln42_21_fu_1962_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln42_22_fu_2134_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln42_23_fu_2305_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln42_24_fu_2477_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln42_25_fu_2648_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln42_2_fu_721_p2       |         +|   0|  0|   17|          13|           5|
    |add_ln42_3_fu_779_p2       |         +|   0|  0|   17|          13|           6|
    |add_ln42_4_fu_784_p2       |         +|   0|  0|   17|          13|           6|
    |add_ln42_5_fu_839_p2       |         +|   0|  0|   17|          13|           6|
    |add_ln42_6_fu_844_p2       |         +|   0|  0|   17|          13|           6|
    |add_ln42_7_fu_849_p2       |         +|   0|  0|   17|          13|           7|
    |add_ln42_8_fu_659_p2       |         +|   0|  0|   20|          13|          13|
    |add_ln42_9_fu_670_p2       |         +|   0|  0|   17|          13|          13|
    |add_ln42_fu_553_p2         |         +|   0|  0|   17|          13|           4|
    |add_ln47_1_fu_2762_p2      |         +|   0|  0|   22|          22|          22|
    |add_ln47_fu_2731_p2        |         +|   0|  0|   24|          17|          17|
    |add_ln515_10_fu_1844_p2    |         +|   0|  0|   19|          12|          11|
    |add_ln515_11_fu_2016_p2    |         +|   0|  0|   19|          12|          11|
    |add_ln515_12_fu_2187_p2    |         +|   0|  0|   19|          12|          11|
    |add_ln515_13_fu_2359_p2    |         +|   0|  0|   19|          12|          11|
    |add_ln515_14_fu_2530_p2    |         +|   0|  0|   19|          12|          11|
    |add_ln515_6_fu_1101_p2     |         +|   0|  0|   19|          12|          11|
    |add_ln515_7_fu_1298_p2     |         +|   0|  0|   19|          12|          11|
    |add_ln515_8_fu_1490_p2     |         +|   0|  0|   19|          12|          11|
    |add_ln515_9_fu_1673_p2     |         +|   0|  0|   19|          12|          11|
    |add_ln515_fu_952_p2        |         +|   0|  0|   19|          12|          11|
    |result_10_fu_1044_p2       |         -|   0|  0|   23|           1|          16|
    |sub_ln18_10_fu_1858_p2     |         -|   0|  0|   18|          10|          11|
    |sub_ln18_11_fu_2030_p2     |         -|   0|  0|   18|          10|          11|
    |sub_ln18_12_fu_2201_p2     |         -|   0|  0|   18|          10|          11|
    |sub_ln18_13_fu_2373_p2     |         -|   0|  0|   18|          10|          11|
    |sub_ln18_14_fu_2544_p2     |         -|   0|  0|   18|          10|          11|
    |sub_ln18_6_fu_1115_p2      |         -|   0|  0|   18|          10|          11|
    |sub_ln18_7_fu_1312_p2      |         -|   0|  0|   18|          10|          11|
    |sub_ln18_8_fu_1504_p2      |         -|   0|  0|   18|          10|          11|
    |sub_ln18_9_fu_1687_p2      |         -|   0|  0|   18|          10|          11|
    |sub_ln18_fu_966_p2         |         -|   0|  0|   18|          10|          11|
    |sub_ln42_1_fu_1420_p2      |         -|   0|  0|   16|          16|          16|
    |sub_ln42_2_fu_1602_p2      |         -|   0|  0|   16|          16|          16|
    |sub_ln42_3_fu_1785_p2      |         -|   0|  0|   16|          16|          16|
    |sub_ln42_4_fu_1956_p2      |         -|   0|  0|   16|          16|          16|
    |sub_ln42_5_fu_2128_p2      |         -|   0|  0|   16|          16|          16|
    |sub_ln42_6_fu_2299_p2      |         -|   0|  0|   16|          16|          16|
    |sub_ln42_7_fu_2471_p2      |         -|   0|  0|   16|          16|          16|
    |sub_ln42_8_fu_2642_p2      |         -|   0|  0|   16|          16|          16|
    |sub_ln42_fu_1214_p2        |         -|   0|  0|   16|          16|          16|
    |sub_ln47_1_fu_2753_p2      |         -|   0|  0|   22|          22|          22|
    |sub_ln47_fu_2718_p2        |         -|   0|  0|   23|          16|          16|
    |sub_ln59_10_fu_2274_p2     |         -|   0|  0|   15|           1|           8|
    |sub_ln59_11_fu_2446_p2     |         -|   0|  0|   15|           1|           8|
    |sub_ln59_12_fu_2617_p2     |         -|   0|  0|   15|           1|           8|
    |sub_ln59_5_fu_1395_p2      |         -|   0|  0|   15|           1|           8|
    |sub_ln59_6_fu_1577_p2      |         -|   0|  0|   15|           1|           8|
    |sub_ln59_7_fu_1760_p2      |         -|   0|  0|   15|           1|           8|
    |sub_ln59_8_fu_1931_p2      |         -|   0|  0|   15|           1|           8|
    |sub_ln59_9_fu_2103_p2      |         -|   0|  0|   15|           1|           8|
    |sub_ln59_fu_1189_p2        |         -|   0|  0|   15|           1|           8|
    |and_ln14_1_fu_583_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln14_fu_571_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln16_fu_615_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln18_fu_2850_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln25_fu_2810_p2        |       and|   0|  0|    2|           1|           1|
    |icmp_ln14_fu_508_p2        |      icmp|   0|  0|   33|          26|          26|
    |icmp_ln16_fu_529_p2        |      icmp|   0|  0|   27|          20|          20|
    |icmp_ln18_16_fu_2816_p2    |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln18_fu_577_p2        |      icmp|   0|  0|   19|          12|          12|
    |icmp_ln25_8_fu_2804_p2     |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln25_fu_2798_p2       |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln31_fu_565_p2        |      icmp|   0|  0|   12|           4|           4|
    |ifzero_fu_2672_p2          |      icmp|   0|  0|   12|           4|           4|
    |ymaggreater_fu_2828_p2     |      icmp|   0|  0|   39|          32|           1|
    |lshr_ln18_10_fu_1884_p2    |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln18_11_fu_2056_p2    |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln18_12_fu_2227_p2    |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln18_13_fu_2399_p2    |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln18_14_fu_2570_p2    |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln18_6_fu_1141_p2     |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln18_7_fu_1338_p2     |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln18_8_fu_1530_p2     |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln18_9_fu_1713_p2     |      lshr|   0|  0|  460|         137|         137|
    |lshr_ln18_fu_992_p2        |      lshr|   0|  0|  460|         137|         137|
    |or_ln16_1_fu_609_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln16_fu_589_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln18_15_fu_633_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln18_fu_627_p2          |        or|   0|  0|    2|           1|           1|
    |layer1_output_d0           |    select|   0|  0|   32|           1|           1|
    |res_fu_2834_p3             |    select|   0|  0|   32|           1|          32|
    |result_fu_1050_p3          |    select|   0|  0|   16|           1|          16|
    |select_ln14_1_fu_535_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln14_2_fu_1240_p3   |    select|   0|  0|   64|           1|           1|
    |select_ln14_fu_710_p3      |    select|   0|  0|    8|           1|           1|
    |select_ln16_1_fu_789_p3    |    select|   0|  0|    8|           1|           8|
    |select_ln16_2_fu_1247_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln16_3_fu_687_p3    |    select|   0|  0|   19|           1|           1|
    |select_ln16_fu_595_p3      |    select|   0|  0|    8|           1|           1|
    |select_ln18_12_fu_639_p3   |    select|   0|  0|    4|           1|           1|
    |select_ln18_13_fu_1125_p3  |    select|   0|  0|   11|           1|          12|
    |select_ln18_14_fu_1621_p3  |    select|   0|  0|   32|           1|           1|
    |select_ln18_15_fu_1322_p3  |    select|   0|  0|   11|           1|          12|
    |select_ln18_16_fu_647_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln18_17_fu_1514_p3  |    select|   0|  0|   11|           1|          12|
    |select_ln18_19_fu_1697_p3  |    select|   0|  0|   11|           1|          12|
    |select_ln18_20_fu_1182_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln18_21_fu_1868_p3  |    select|   0|  0|   11|           1|          12|
    |select_ln18_22_fu_1388_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln18_23_fu_2040_p3  |    select|   0|  0|   11|           1|          12|
    |select_ln18_24_fu_1570_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln18_25_fu_2211_p3  |    select|   0|  0|   11|           1|          12|
    |select_ln18_26_fu_1753_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln18_27_fu_2383_p3  |    select|   0|  0|   11|           1|          12|
    |select_ln18_28_fu_1924_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln18_29_fu_2554_p3  |    select|   0|  0|   11|           1|          12|
    |select_ln18_30_fu_2096_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln18_31_fu_2267_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln18_32_fu_2439_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln18_33_fu_2610_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln18_35_fu_2683_p3  |    select|   0|  0|   11|           1|           1|
    |select_ln18_fu_976_p3      |    select|   0|  0|   11|           1|          12|
    |select_ln25_fu_2842_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln59_10_fu_2280_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln59_11_fu_2452_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln59_12_fu_2623_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln59_5_fu_1401_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln59_6_fu_1583_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln59_7_fu_1766_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln59_8_fu_1937_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln59_9_fu_2109_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln59_fu_1195_p3     |    select|   0|  0|    8|           1|           8|
    |val_fu_1037_p3             |    select|   0|  0|   16|           1|          16|
    |shl_ln18_10_fu_1907_p2     |       shl|   0|  0|  460|         137|         137|
    |shl_ln18_11_fu_2079_p2     |       shl|   0|  0|  460|         137|         137|
    |shl_ln18_12_fu_2250_p2     |       shl|   0|  0|  460|         137|         137|
    |shl_ln18_13_fu_2422_p2     |       shl|   0|  0|  460|         137|         137|
    |shl_ln18_14_fu_2593_p2     |       shl|   0|  0|  460|         137|         137|
    |shl_ln18_6_fu_1165_p2      |       shl|   0|  0|  460|         137|         137|
    |shl_ln18_7_fu_1371_p2      |       shl|   0|  0|  460|         137|         137|
    |shl_ln18_8_fu_1553_p2      |       shl|   0|  0|  460|         137|         137|
    |shl_ln18_9_fu_1736_p2      |       shl|   0|  0|  460|         137|         137|
    |shl_ln18_fu_1020_p2        |       shl|   0|  0|  460|         137|         137|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln14_fu_559_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln16_fu_603_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_2822_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|11537|        3925|        4159|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  166|         37|    1|         37|
    |ap_done_int                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |conv1_weights_address0              |   31|          6|   13|         78|
    |conv1_weights_address1              |   26|          5|   13|         65|
    |convolution_fu_166                  |    9|          2|   32|         64|
    |grp_fu_392_p0                       |   20|          4|   32|        128|
    |grp_fu_392_p1                       |   37|          7|   32|        224|
    |grp_fu_396_p0                       |   54|         10|   32|        320|
    |grp_fu_396_p1                       |   54|         10|   32|        320|
    |grp_fu_400_p0                       |   65|         12|   32|        384|
    |grp_generic_fmax_double_s_fu_381_x  |   20|          4|   64|        256|
    |grp_generic_fmin_double_s_fu_386_x  |   14|          3|   64|        192|
    |indvar_flatten15_fu_186             |    9|          2|   20|         40|
    |indvar_flatten48_fu_194             |    9|          2|   26|         52|
    |indvar_flatten_fu_178               |    9|          2|   12|         24|
    |input_ftmap_address0                |   54|         10|   16|        160|
    |kernel_x_fu_170                     |    9|          2|    4|          8|
    |out_feat_fu_190                     |    9|          2|    7|         14|
    |out_feat_x_fu_174                   |    9|          2|    8|         16|
    |out_feat_y_fu_182                   |    9|          2|    8|         16|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  649|        132|  452|       2406|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln16_reg_3023               |   8|   0|    8|          0|
    |add_ln42_16_reg_3105            |  13|   0|   13|          0|
    |add_ln47_1_reg_3622             |  22|   0|   22|          0|
    |and_ln14_1_reg_2969             |   1|   0|    1|          0|
    |ap_CS_fsm                       |  36|   0|   36|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |bitcast_ln14_reg_3632           |  32|   0|   32|          0|
    |conv1_biases_load_reg_3627      |  32|   0|   32|          0|
    |conv1_weights_load_1_reg_3049   |  32|   0|   32|          0|
    |conv1_weights_load_2_reg_3085   |  32|   0|   32|          0|
    |conv1_weights_load_3_reg_3090   |  32|   0|   32|          0|
    |conv1_weights_load_4_reg_3115   |  32|   0|   32|          0|
    |conv1_weights_load_5_reg_3120   |  32|   0|   32|          0|
    |conv1_weights_load_6_reg_3135   |  32|   0|   32|          0|
    |conv1_weights_load_7_reg_3140   |  32|   0|   32|          0|
    |conv1_weights_load_8_reg_3175   |  32|   0|   32|          0|
    |conv1_weights_load_reg_3044     |  32|   0|   32|          0|
    |convolution_fu_166              |  32|   0|   32|          0|
    |icmp_ln14_reg_2941              |   1|   0|    1|          0|
    |icmp_ln16_reg_2945              |   1|   0|    1|          0|
    |ifzero_reg_3613                 |   1|   0|    1|          0|
    |indvar_flatten15_fu_186         |  20|   0|   20|          0|
    |indvar_flatten48_fu_194         |  26|   0|   26|          0|
    |indvar_flatten48_load_reg_2931  |  26|   0|   26|          0|
    |indvar_flatten_fu_178           |  12|   0|   12|          0|
    |indvar_flatten_load_reg_2921    |  12|   0|   12|          0|
    |kernel_x_fu_170                 |   4|   0|    4|          0|
    |layer1_output_addr_reg_3637     |  22|   0|   22|          0|
    |mul_5_reg_3538                  |  32|   0|   32|          0|
    |mul_7_reg_3598                  |  32|   0|   32|          0|
    |mul_ln42_reg_2958               |  13|   0|   13|          0|
    |or_ln16_reg_2975                |   1|   0|    1|          0|
    |or_ln18_15_reg_2980             |   1|   0|    1|          0|
    |out_feat_fu_190                 |   7|   0|    7|          0|
    |out_feat_x_fu_174               |   8|   0|    8|          0|
    |out_feat_y_2_reg_2926           |   8|   0|    8|          0|
    |out_feat_y_fu_182               |   8|   0|    8|          0|
    |reg_404                         |  64|   0|   64|          0|
    |reg_409                         |  64|   0|   64|          0|
    |reg_414                         |  64|   0|   64|          0|
    |reg_418                         |  64|   0|   64|          0|
    |reg_422                         |  32|   0|   32|          0|
    |reg_426                         |  32|   0|   32|          0|
    |reg_431                         |  32|   0|   32|          0|
    |reg_436                         |  32|   0|   32|          0|
    |reg_441                         |  32|   0|   32|          0|
    |reg_446                         |  32|   0|   32|          0|
    |result_reg_3185                 |  16|   0|   16|          0|
    |select_ln14_1_reg_2951          |   7|   0|    7|          0|
    |select_ln14_reg_3018            |   8|   0|    8|          0|
    |select_ln16_1_reg_3054          |   8|   0|    8|          0|
    |select_ln16_2_reg_3238          |  64|   0|   64|          0|
    |select_ln18_12_reg_2985         |   4|   0|    4|          0|
    |select_ln18_16_reg_2991         |   8|   0|    8|          0|
    |tmp_40_reg_3155                 |   1|   0|    1|          0|
    |tmp_41_reg_3165                 |   1|   0|    1|          0|
    |tmp_42_reg_3198                 |   1|   0|    1|          0|
    |tmp_43_reg_3208                 |   1|   0|    1|          0|
    |tmp_44_reg_3218                 |   1|   0|    1|          0|
    |tmp_45_reg_3243                 |   1|   0|    1|          0|
    |tmp_46_reg_3253                 |   1|   0|    1|          0|
    |tmp_47_reg_3263                 |   1|   0|    1|          0|
    |tmp_48_reg_3298                 |   1|   0|    1|          0|
    |tmp_49_reg_3308                 |   1|   0|    1|          0|
    |tmp_50_reg_3318                 |   1|   0|    1|          0|
    |tmp_51_reg_3348                 |   1|   0|    1|          0|
    |tmp_52_reg_3358                 |   1|   0|    1|          0|
    |tmp_53_reg_3368                 |   1|   0|    1|          0|
    |tmp_54_reg_3393                 |   1|   0|    1|          0|
    |tmp_55_reg_3403                 |   1|   0|    1|          0|
    |tmp_56_reg_3413                 |   1|   0|    1|          0|
    |tmp_57_reg_3433                 |   1|   0|    1|          0|
    |tmp_58_reg_3443                 |   1|   0|    1|          0|
    |tmp_59_reg_3453                 |   1|   0|    1|          0|
    |tmp_60_reg_3473                 |   1|   0|    1|          0|
    |tmp_61_reg_3483                 |   1|   0|    1|          0|
    |tmp_62_reg_3493                 |   1|   0|    1|          0|
    |tmp_63_reg_3513                 |   1|   0|    1|          0|
    |tmp_64_reg_3523                 |   1|   0|    1|          0|
    |tmp_65_reg_3533                 |   1|   0|    1|          0|
    |tmp_66_reg_3558                 |   1|   0|    1|          0|
    |tmp_67_reg_3568                 |   1|   0|    1|          0|
    |tmp_68_reg_3578                 |   1|   0|    1|          0|
    |x_assign_19_4_reg_3288          |  64|   0|   64|          0|
    |x_assign_19_6_reg_3338          |  64|   0|   64|          0|
    |x_assign_19_8_reg_3388          |  64|   0|   64|          0|
    |xs_sign_reg_3145                |   1|   0|    1|          0|
    |zext_ln1432_reg_3060            |   8|   0|    9|          1|
    |zext_ln15_reg_3150              |  52|   0|  137|         85|
    |zext_ln18_10_reg_3408           |  32|   0|  137|        105|
    |zext_ln18_11_reg_3448           |  32|   0|  137|        105|
    |zext_ln18_12_reg_3488           |  32|   0|  137|        105|
    |zext_ln18_13_reg_3528           |  32|   0|  137|        105|
    |zext_ln18_14_reg_3573           |  32|   0|  137|        105|
    |zext_ln18_6_reg_3213            |  32|   0|  137|        105|
    |zext_ln18_7_reg_3258            |  32|   0|  137|        105|
    |zext_ln18_8_reg_3313            |  32|   0|  137|        105|
    |zext_ln18_9_reg_3363            |  32|   0|  137|        105|
    |zext_ln18_reg_3160              |  32|   0|  137|        105|
    |zext_ln42_1_reg_2997            |   4|   0|   13|          9|
    |zext_ln515_11_reg_3203          |  52|   0|  137|         85|
    |zext_ln515_13_reg_3248          |  52|   0|  137|         85|
    |zext_ln515_15_reg_3303          |  52|   0|  137|         85|
    |zext_ln515_17_reg_3353          |  52|   0|  137|         85|
    |zext_ln515_19_reg_3398          |  52|   0|  137|         85|
    |zext_ln515_21_reg_3438          |  52|   0|  137|         85|
    |zext_ln515_23_reg_3478          |  52|   0|  137|         85|
    |zext_ln515_25_reg_3518          |  52|   0|  137|         85|
    |zext_ln515_27_reg_3563          |  52|   0|  137|         85|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |2339|   0| 4249|       1910|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_97_p_din0        |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_97_p_din1        |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_97_p_opcode      |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_97_p_dout0       |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_97_p_ce          |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_101_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_101_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_101_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_101_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_105_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_105_p_dout0      |   in|   64|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_105_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_weights_address1  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce1       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q1        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
|layer1_output_address0  |  out|   22|   ap_memory|  layer1_output|         array|
|layer1_output_ce0       |  out|    1|   ap_memory|  layer1_output|         array|
|layer1_output_we0       |  out|    1|   ap_memory|  layer1_output|         array|
|layer1_output_d0        |  out|   32|   ap_memory|  layer1_output|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 36, depth = 56


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 1
  Pipeline-0 : II = 36, D = 56, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 56 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 56 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 
56 --> 51 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%convolution = alloca i32 1"   --->   Operation 57 'alloca' 'convolution' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_x = alloca i32 1"   --->   Operation 58 'alloca' 'kernel_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%out_feat_x = alloca i32 1"   --->   Operation 59 'alloca' 'out_feat_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 60 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%out_feat_y = alloca i32 1"   --->   Operation 61 'alloca' 'out_feat_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 62 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%out_feat = alloca i32 1"   --->   Operation 63 'alloca' 'out_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 64 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln14 = store i26 0, i26 %indvar_flatten48" [src/conv1.cpp:14]   --->   Operation 68 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 0, i7 %out_feat" [src/conv1.cpp:14]   --->   Operation 69 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln14 = store i20 0, i20 %indvar_flatten15" [src/conv1.cpp:14]   --->   Operation 70 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln14 = store i8 0, i8 %out_feat_y" [src/conv1.cpp:14]   --->   Operation 71 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln14 = store i12 0, i12 %indvar_flatten" [src/conv1.cpp:14]   --->   Operation 72 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln14 = store i8 0, i8 %out_feat_x" [src/conv1.cpp:14]   --->   Operation 73 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln14 = store i4 0, i4 %kernel_x" [src/conv1.cpp:14]   --->   Operation 74 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln14 = store i32 0, i32 %convolution" [src/conv1.cpp:14]   --->   Operation 75 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_34_6" [src/conv1.cpp:14]   --->   Operation 76 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.62>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [src/conv1.cpp:18]   --->   Operation 77 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%out_feat_y_2 = load i8 %out_feat_y" [src/conv1.cpp:39]   --->   Operation 78 'load' 'out_feat_y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i20 %indvar_flatten15" [src/conv1.cpp:16]   --->   Operation 79 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i26 %indvar_flatten48" [src/conv1.cpp:14]   --->   Operation 80 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %out_feat_y_2" [src/conv1.cpp:39]   --->   Operation 81 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 82 '%x_assign_15_4 = sitodp i32 %zext_ln39'
ST_2 : Operation 82 [4/4] (4.89ns)   --->   "%x_assign_15_4 = sitodp i32 %zext_ln39" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 82 'sitodp' 'x_assign_15_4' <Predicate = true> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln14 = icmp_eq  i26 %indvar_flatten48_load, i26 37454400" [src/conv1.cpp:14]   --->   Operation 83 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc61, void %for.end63" [src/conv1.cpp:14]   --->   Operation 84 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_x_load = load i4 %kernel_x" [src/conv1.cpp:18]   --->   Operation 85 'load' 'kernel_x_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%out_feat_x_load = load i8 %out_feat_x" [src/conv1.cpp:16]   --->   Operation 86 'load' 'out_feat_x_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%out_feat_load = load i7 %out_feat" [src/conv1.cpp:14]   --->   Operation 87 'load' 'out_feat_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln14 = add i7 %out_feat_load, i7 1" [src/conv1.cpp:14]   --->   Operation 88 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.89ns)   --->   "%icmp_ln16 = icmp_eq  i20 %indvar_flatten15_load, i20 585225" [src/conv1.cpp:16]   --->   Operation 89 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.36ns)   --->   "%select_ln14_1 = select i1 %icmp_ln16, i7 %add_ln14, i7 %out_feat_load" [src/conv1.cpp:14]   --->   Operation 90 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %select_ln14_1" [src/conv1.cpp:42]   --->   Operation 91 'zext' 'zext_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.65ns)   --->   "%mul_ln42 = mul i13 %zext_ln42, i13 81" [src/conv1.cpp:42]   --->   Operation 92 'mul' 'mul_ln42' <Predicate = (!icmp_ln14)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42 = add i13 %mul_ln42, i13 9" [src/conv1.cpp:42]   --->   Operation 93 'add' 'add_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.28ns)   --->   "%xor_ln14 = xor i1 %icmp_ln16, i1 1" [src/conv1.cpp:14]   --->   Operation 94 'xor' 'xor_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %kernel_x_load, i4 9" [src/conv1.cpp:31]   --->   Operation 95 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%and_ln14 = and i1 %icmp_ln31, i1 %xor_ln14" [src/conv1.cpp:14]   --->   Operation 96 'and' 'and_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.80ns)   --->   "%icmp_ln18 = icmp_eq  i12 %indvar_flatten_load, i12 2295" [src/conv1.cpp:18]   --->   Operation 97 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.28ns)   --->   "%and_ln14_1 = and i1 %icmp_ln18, i1 %xor_ln14" [src/conv1.cpp:14]   --->   Operation 98 'and' 'and_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.28ns)   --->   "%or_ln16 = or i1 %and_ln14_1, i1 %icmp_ln16" [src/conv1.cpp:16]   --->   Operation 99 'or' 'or_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.39ns)   --->   "%select_ln16 = select i1 %or_ln16, i8 0, i8 %out_feat_x_load" [src/conv1.cpp:16]   --->   Operation 100 'select' 'select_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%xor_ln16 = xor i1 %icmp_ln18, i1 1" [src/conv1.cpp:16]   --->   Operation 101 'xor' 'xor_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%or_ln16_1 = or i1 %icmp_ln16, i1 %xor_ln16" [src/conv1.cpp:16]   --->   Operation 102 'or' 'or_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln16 = and i1 %and_ln14, i1 %or_ln16_1" [src/conv1.cpp:16]   --->   Operation 103 'and' 'and_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.76ns)   --->   "%add_ln18 = add i8 %select_ln16, i8 1" [src/conv1.cpp:18]   --->   Operation 104 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_15)   --->   "%or_ln18 = or i1 %and_ln16, i1 %and_ln14_1" [src/conv1.cpp:18]   --->   Operation 105 'or' 'or_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln18_15 = or i1 %or_ln18, i1 %icmp_ln16" [src/conv1.cpp:18]   --->   Operation 106 'or' 'or_ln18_15' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.39ns)   --->   "%select_ln18_12 = select i1 %or_ln18_15, i4 0, i4 %kernel_x_load" [src/conv1.cpp:18]   --->   Operation 107 'select' 'select_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.39ns)   --->   "%select_ln18_16 = select i1 %and_ln16, i8 %add_ln18, i8 %select_ln16" [src/conv1.cpp:18]   --->   Operation 108 'select' 'select_ln18_16' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i4 %select_ln18_12" [src/conv1.cpp:42]   --->   Operation 109 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.82ns)   --->   "%add_ln42_8 = add i13 %mul_ln42, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 110 'add' 'add_ln42_8' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i13 %add_ln42_8" [src/conv1.cpp:42]   --->   Operation 111 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_2" [src/conv1.cpp:42]   --->   Operation 112 'getelementptr' 'conv1_weights_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_9 = add i13 %add_ln42, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 113 'add' 'add_ln42_9' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i13 %add_ln42_9" [src/conv1.cpp:42]   --->   Operation 114 'zext' 'zext_ln42_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_3" [src/conv1.cpp:42]   --->   Operation 115 'getelementptr' 'conv1_weights_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:42]   --->   Operation 116 'load' 'conv1_weights_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:42]   --->   Operation 117 'load' 'conv1_weights_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_2 : Operation 118 [1/1] (0.89ns)   --->   "%add_ln16_1 = add i20 %indvar_flatten15_load, i20 1" [src/conv1.cpp:16]   --->   Operation 118 'add' 'add_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.36ns)   --->   "%select_ln16_3 = select i1 %icmp_ln16, i20 1, i20 %add_ln16_1" [src/conv1.cpp:16]   --->   Operation 119 'select' 'select_ln16_3' <Predicate = (!icmp_ln14)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 %select_ln14_1, i7 %out_feat" [src/conv1.cpp:14]   --->   Operation 120 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_2 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln16 = store i20 %select_ln16_3, i20 %indvar_flatten15" [src/conv1.cpp:16]   --->   Operation 121 'store' 'store_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_2 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln18 = store i8 %select_ln18_16, i8 %out_feat_x" [src/conv1.cpp:18]   --->   Operation 122 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 123 [3/4] (5.62ns)   --->   "%x_assign_15_4 = sitodp i32 %zext_ln39" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 123 'sitodp' 'x_assign_15_4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.39ns)   --->   "%select_ln14 = select i1 %icmp_ln16, i8 0, i8 %out_feat_y_2" [src/conv1.cpp:14]   --->   Operation 124 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_1 = add i13 %mul_ln42, i13 18" [src/conv1.cpp:42]   --->   Operation 125 'add' 'add_ln42_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_2 = add i13 %mul_ln42, i13 27" [src/conv1.cpp:42]   --->   Operation 126 'add' 'add_ln42_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (0.76ns)   --->   "%add_ln16 = add i8 %select_ln14, i8 1" [src/conv1.cpp:16]   --->   Operation 127 'add' 'add_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%select_ln18_18_cast = zext i8 %select_ln18_16" [src/conv1.cpp:18]   --->   Operation 128 'zext' 'select_ln18_18_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_10 = add i13 %add_ln42_1, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 129 'add' 'add_ln42_10' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i13 %add_ln42_10" [src/conv1.cpp:42]   --->   Operation 130 'zext' 'zext_ln42_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_4" [src/conv1.cpp:42]   --->   Operation 131 'getelementptr' 'conv1_weights_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_11 = add i13 %add_ln42_2, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 132 'add' 'add_ln42_11' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i13 %add_ln42_11" [src/conv1.cpp:42]   --->   Operation 133 'zext' 'zext_ln42_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%conv1_weights_addr_3 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_5" [src/conv1.cpp:42]   --->   Operation 134 'getelementptr' 'conv1_weights_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1432_2 = zext i4 %select_ln18_12" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 135 'zext' 'zext_ln1432_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.76ns)   --->   "%add_ln1432_13 = add i9 %select_ln18_18_cast, i9 508" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 136 'add' 'add_ln1432_13' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1432 = sext i9 %add_ln1432_13" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 137 'sext' 'sext_ln1432' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.77ns)   --->   "%add_ln1432 = add i10 %sext_ln1432, i10 %zext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 138 'add' 'add_ln1432' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1432_4 = sext i10 %add_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 139 'sext' 'sext_ln1432_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : [1/1] (0.72ns)   --->   Input mux for Operation 140 '%x_assign = sitodp i32 %sext_ln1432_4'
ST_3 : Operation 140 [4/4] (4.90ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 140 'sitodp' 'x_assign' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 141 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:42]   --->   Operation 141 'load' 'conv1_weights_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_3 : Operation 142 [1/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:42]   --->   Operation 142 'load' 'conv1_weights_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_3 : Operation 143 [2/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:42]   --->   Operation 143 'load' 'conv1_weights_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_3 : Operation 144 [2/2] (1.23ns)   --->   "%conv1_weights_load_3 = load i13 %conv1_weights_addr_3" [src/conv1.cpp:42]   --->   Operation 144 'load' 'conv1_weights_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 145 [2/4] (5.62ns)   --->   "%x_assign_15_4 = sitodp i32 %zext_ln39" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 145 'sitodp' 'x_assign_15_4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_3 = add i13 %mul_ln42, i13 36" [src/conv1.cpp:42]   --->   Operation 146 'add' 'add_ln42_3' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_4 = add i13 %mul_ln42, i13 45" [src/conv1.cpp:42]   --->   Operation 147 'add' 'add_ln42_4' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/1] (0.39ns)   --->   "%select_ln16_1 = select i1 %and_ln14_1, i8 %add_ln16, i8 %select_ln14" [src/conv1.cpp:16]   --->   Operation 148 'select' 'select_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1432 = zext i8 %select_ln16_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 149 'zext' 'zext_ln1432' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_12 = add i13 %add_ln42_3, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 150 'add' 'add_ln42_12' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i13 %add_ln42_12" [src/conv1.cpp:42]   --->   Operation 151 'zext' 'zext_ln42_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%conv1_weights_addr_4 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_6" [src/conv1.cpp:42]   --->   Operation 152 'getelementptr' 'conv1_weights_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_13 = add i13 %add_ln42_4, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 153 'add' 'add_ln42_13' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i13 %add_ln42_13" [src/conv1.cpp:42]   --->   Operation 154 'zext' 'zext_ln42_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%conv1_weights_addr_5 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_7" [src/conv1.cpp:42]   --->   Operation 155 'getelementptr' 'conv1_weights_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 156 [3/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 156 'sitodp' 'x_assign' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.76ns)   --->   "%add_ln1432_5 = add i9 %zext_ln1432, i9 508" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 157 'add' 'add_ln1432_5' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1432_5 = sext i9 %add_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 158 'sext' 'sext_ln1432_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : [1/1] (0.72ns)   --->   Input mux for Operation 159 '%x_assign_s = sitodp i32 %sext_ln1432_5'
ST_4 : Operation 159 [4/4] (4.90ns)   --->   "%x_assign_s = sitodp i32 %sext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 159 'sitodp' 'x_assign_s' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 160 [1/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:42]   --->   Operation 160 'load' 'conv1_weights_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_4 : Operation 161 [1/2] (1.23ns)   --->   "%conv1_weights_load_3 = load i13 %conv1_weights_addr_3" [src/conv1.cpp:42]   --->   Operation 161 'load' 'conv1_weights_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_4 : Operation 162 [2/2] (1.23ns)   --->   "%conv1_weights_load_4 = load i13 %conv1_weights_addr_4" [src/conv1.cpp:42]   --->   Operation 162 'load' 'conv1_weights_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_4 : Operation 163 [2/2] (1.23ns)   --->   "%conv1_weights_load_5 = load i13 %conv1_weights_addr_5" [src/conv1.cpp:42]   --->   Operation 163 'load' 'conv1_weights_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_4 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln16 = store i8 %select_ln16_1, i8 %out_feat_y" [src/conv1.cpp:16]   --->   Operation 164 'store' 'store_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 165 [1/4] (5.62ns)   --->   "%x_assign_15_4 = sitodp i32 %zext_ln39" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 165 'sitodp' 'x_assign_15_4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.95ns)   --->   "%add_ln14_1 = add i26 %indvar_flatten48_load, i26 1" [src/conv1.cpp:14]   --->   Operation 167 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_5 = add i13 %mul_ln42, i13 54" [src/conv1.cpp:42]   --->   Operation 168 'add' 'add_ln42_5' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_6 = add i13 %mul_ln42, i13 63" [src/conv1.cpp:42]   --->   Operation 169 'add' 'add_ln42_6' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_7 = add i13 %mul_ln42, i13 72" [src/conv1.cpp:42]   --->   Operation 170 'add' 'add_ln42_7' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_14 = add i13 %add_ln42_5, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 171 'add' 'add_ln42_14' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i13 %add_ln42_14" [src/conv1.cpp:42]   --->   Operation 172 'zext' 'zext_ln42_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%conv1_weights_addr_6 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_8" [src/conv1.cpp:42]   --->   Operation 173 'getelementptr' 'conv1_weights_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_15 = add i13 %add_ln42_6, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 174 'add' 'add_ln42_15' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i13 %add_ln42_15" [src/conv1.cpp:42]   --->   Operation 175 'zext' 'zext_ln42_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%conv1_weights_addr_7 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_9" [src/conv1.cpp:42]   --->   Operation 176 'getelementptr' 'conv1_weights_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_16 = add i13 %add_ln42_7, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 177 'add' 'add_ln42_16' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [2/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 178 'sitodp' 'x_assign' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 179 [3/4] (5.62ns)   --->   "%x_assign_s = sitodp i32 %sext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 179 'sitodp' 'x_assign_s' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.76ns)   --->   "%add_ln1432_6 = add i9 %zext_ln1432, i9 509" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 180 'add' 'add_ln1432_6' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1432_6 = sext i9 %add_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 181 'sext' 'sext_ln1432_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : [1/1] (0.72ns)   --->   Input mux for Operation 182 '%x_assign_15_1 = sitodp i32 %sext_ln1432_6'
ST_5 : Operation 182 [4/4] (4.90ns)   --->   "%x_assign_15_1 = sitodp i32 %sext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 182 'sitodp' 'x_assign_15_1' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 183 [1/2] (1.23ns)   --->   "%conv1_weights_load_4 = load i13 %conv1_weights_addr_4" [src/conv1.cpp:42]   --->   Operation 183 'load' 'conv1_weights_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_5 : Operation 184 [1/2] (1.23ns)   --->   "%conv1_weights_load_5 = load i13 %conv1_weights_addr_5" [src/conv1.cpp:42]   --->   Operation 184 'load' 'conv1_weights_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_5 : Operation 185 [2/2] (1.23ns)   --->   "%conv1_weights_load_6 = load i13 %conv1_weights_addr_6" [src/conv1.cpp:42]   --->   Operation 185 'load' 'conv1_weights_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_5 : Operation 186 [2/2] (1.23ns)   --->   "%conv1_weights_load_7 = load i13 %conv1_weights_addr_7" [src/conv1.cpp:42]   --->   Operation 186 'load' 'conv1_weights_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_5 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln14 = store i26 %add_ln14_1, i26 %indvar_flatten48" [src/conv1.cpp:14]   --->   Operation 187 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i13 %add_ln42_16" [src/conv1.cpp:42]   --->   Operation 188 'zext' 'zext_ln42_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%conv1_weights_addr_8 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_10" [src/conv1.cpp:42]   --->   Operation 189 'getelementptr' 'conv1_weights_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 190 [1/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 190 'sitodp' 'x_assign' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (1.52ns)   --->   "%p_x_assign = call i64 @generic_fmax<double>, i64 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 191 'call' 'p_x_assign' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 192 [2/4] (5.62ns)   --->   "%x_assign_s = sitodp i32 %sext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 192 'sitodp' 'x_assign_s' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 193 [3/4] (5.62ns)   --->   "%x_assign_15_1 = sitodp i32 %sext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 193 'sitodp' 'x_assign_15_1' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.76ns)   --->   "%add_ln1432_7 = add i9 %zext_ln1432, i9 510" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 194 'add' 'add_ln1432_7' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1432_7 = sext i9 %add_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 195 'sext' 'sext_ln1432_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : [1/1] (0.72ns)   --->   Input mux for Operation 196 '%x_assign_15_2 = sitodp i32 %sext_ln1432_7'
ST_6 : Operation 196 [4/4] (4.90ns)   --->   "%x_assign_15_2 = sitodp i32 %sext_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 196 'sitodp' 'x_assign_15_2' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 197 [1/2] (1.23ns)   --->   "%conv1_weights_load_6 = load i13 %conv1_weights_addr_6" [src/conv1.cpp:42]   --->   Operation 197 'load' 'conv1_weights_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_6 : Operation 198 [1/2] (1.23ns)   --->   "%conv1_weights_load_7 = load i13 %conv1_weights_addr_7" [src/conv1.cpp:42]   --->   Operation 198 'load' 'conv1_weights_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_6 : Operation 199 [2/2] (1.23ns)   --->   "%conv1_weights_load_8 = load i13 %conv1_weights_addr_8" [src/conv1.cpp:42]   --->   Operation 199 'load' 'conv1_weights_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 200 [1/1] (1.52ns)   --->   "%dc = call i64 @generic_fmin<double>, i64 %p_x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:40]   --->   Operation 200 'call' 'dc' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 201 'bitcast' 'data' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 202 'bitselect' 'xs_sign' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 203 'partselect' 'xs_exp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 204 'trunc' 'trunc_ln534' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 205 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 206 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 207 'zext' 'zext_ln515' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.79ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 208 'add' 'add_ln515' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 209 'bitselect' 'tmp_40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.79ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 210 'sub' 'sub_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 211 'sext' 'sext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.37ns)   --->   "%select_ln18 = select i1 %tmp_40, i12 %sext_ln18, i12 %add_ln515" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 212 'select' 'select_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln18_12 = sext i12 %select_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 213 'sext' 'sext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 214 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (1.50ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 215 'lshr' 'lshr_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 216 'bitselect' 'tmp_41' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 217 [1/4] (5.62ns)   --->   "%x_assign_s = sitodp i32 %sext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 217 'sitodp' 'x_assign_s' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (1.52ns)   --->   "%p_x_assign_5 = call i64 @generic_fmax<double>, i64 %x_assign_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 218 'call' 'p_x_assign_5' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 219 [2/4] (5.62ns)   --->   "%x_assign_15_1 = sitodp i32 %sext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 219 'sitodp' 'x_assign_15_1' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 220 [3/4] (5.62ns)   --->   "%x_assign_15_2 = sitodp i32 %sext_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 220 'sitodp' 'x_assign_15_2' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.76ns)   --->   "%add_ln1432_8 = add i9 %zext_ln1432, i9 511" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 221 'add' 'add_ln1432_8' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1432_8 = sext i9 %add_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 222 'sext' 'sext_ln1432_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : [1/1] (0.72ns)   --->   Input mux for Operation 223 '%x_assign_15_3 = sitodp i32 %sext_ln1432_8'
ST_7 : Operation 223 [4/4] (4.90ns)   --->   "%x_assign_15_3 = sitodp i32 %sext_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 223 'sitodp' 'x_assign_15_3' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 224 [1/2] (1.23ns)   --->   "%conv1_weights_load_8 = load i13 %conv1_weights_addr_8" [src/conv1.cpp:42]   --->   Operation 224 'load' 'conv1_weights_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %add_ln16" [src/conv1.cpp:39]   --->   Operation 225 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 0.00>
ST_8 : [1/1] (0.72ns)   --->   Input mux for Operation 226 '%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1'
ST_8 : Operation 226 [4/4] (4.89ns)   --->   "%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 226 'sitodp' 'x_assign_15_4_mid1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (1.50ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 227 'shl' 'shl_ln18' <Predicate = (!icmp_ln14 & !tmp_40)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_41" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 228 'zext' 'zext_ln21' <Predicate = (!icmp_ln14 & tmp_40)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i137.i32.i32, i137 %shl_ln18, i32 53, i32 68" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 229 'partselect' 'tmp_s' <Predicate = (!icmp_ln14 & !tmp_40)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.35ns)   --->   "%val = select i1 %tmp_40, i16 %zext_ln21, i16 %tmp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 230 'select' 'val' <Predicate = (!icmp_ln14)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.85ns)   --->   "%result_10 = sub i16 0, i16 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 231 'sub' 'result_10' <Predicate = (!icmp_ln14 & xs_sign)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.35ns)   --->   "%result = select i1 %xs_sign, i16 %result_10, i16 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 232 'select' 'result' <Predicate = (!icmp_ln14)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (1.52ns)   --->   "%x_assign_1 = call i64 @generic_fmin<double>, i64 %p_x_assign_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 233 'call' 'x_assign_1' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 234 [1/4] (5.62ns)   --->   "%x_assign_15_1 = sitodp i32 %sext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 234 'sitodp' 'x_assign_15_1' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (1.52ns)   --->   "%p_x_assign_5_1 = call i64 @generic_fmax<double>, i64 %x_assign_15_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 235 'call' 'p_x_assign_5_1' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 236 [2/4] (5.62ns)   --->   "%x_assign_15_2 = sitodp i32 %sext_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 236 'sitodp' 'x_assign_15_2' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 237 [3/4] (5.62ns)   --->   "%x_assign_15_3 = sitodp i32 %sext_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 237 'sitodp' 'x_assign_15_3' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 238 [3/4] (5.62ns)   --->   "%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 238 'sitodp' 'x_assign_15_4_mid1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln488 = bitcast i64 %x_assign_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 239 'bitcast' 'bitcast_ln488' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 240 'bitselect' 'tmp_42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%xs_exp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 241 'partselect' 'xs_exp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln534_8 = trunc i64 %bitcast_ln488" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 242 'trunc' 'trunc_ln534_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln515_11_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_8, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 243 'bitconcatenate' 'zext_ln515_11_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln515_11 = zext i54 %zext_ln515_11_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 244 'zext' 'zext_ln515_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln515_12 = zext i11 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 245 'zext' 'zext_ln515_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.79ns)   --->   "%add_ln515_6 = add i12 %zext_ln515_12, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 246 'add' 'add_ln515_6' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_6, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 247 'bitselect' 'tmp_43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.79ns)   --->   "%sub_ln18_6 = sub i11 1023, i11 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 248 'sub' 'sub_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln18_13 = sext i11 %sub_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 249 'sext' 'sext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.37ns)   --->   "%select_ln18_13 = select i1 %tmp_43, i12 %sext_ln18_13, i12 %add_ln515_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 250 'select' 'select_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln18_14 = sext i12 %select_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 251 'sext' 'sext_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i32 %sext_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 252 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (1.50ns)   --->   "%lshr_ln18_6 = lshr i137 %zext_ln515_11, i137 %zext_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 253 'lshr' 'lshr_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_6, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 254 'bitselect' 'tmp_44' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (1.52ns)   --->   "%x_assign_19_1 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 255 'call' 'x_assign_19_1' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 256 [1/4] (5.62ns)   --->   "%x_assign_15_2 = sitodp i32 %sext_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 256 'sitodp' 'x_assign_15_2' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (1.52ns)   --->   "%p_x_assign_5_2 = call i64 @generic_fmax<double>, i64 %x_assign_15_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 257 'call' 'p_x_assign_5_2' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 258 [2/4] (5.62ns)   --->   "%x_assign_15_3 = sitodp i32 %sext_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 258 'sitodp' 'x_assign_15_3' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 259 [1/1] (0.76ns)   --->   "%add_ln1432_9 = add i8 %select_ln16_1, i8 1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 259 'add' 'add_ln1432_9' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1432_3 = zext i8 %add_ln1432_9" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 260 'zext' 'zext_ln1432_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : [1/1] (0.72ns)   --->   Input mux for Operation 261 '%x_assign_15_5 = sitodp i32 %zext_ln1432_3'
ST_9 : Operation 261 [4/4] (4.89ns)   --->   "%x_assign_15_5 = sitodp i32 %zext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 261 'sitodp' 'x_assign_15_5' <Predicate = (!icmp_ln14)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 262 [2/4] (5.62ns)   --->   "%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 262 'sitodp' 'x_assign_15_4_mid1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (1.50ns)   --->   "%shl_ln18_6 = shl i137 %zext_ln515_11, i137 %zext_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 263 'shl' 'shl_ln18_6' <Predicate = (!icmp_ln14 & !tmp_43)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i1 %tmp_44" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 264 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln14 & tmp_43)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_6, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 265 'partselect' 'tmp_15' <Predicate = (!icmp_ln14 & !tmp_43)> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.39ns)   --->   "%select_ln18_20 = select i1 %tmp_43, i8 %zext_ln21_6, i8 %tmp_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 266 'select' 'select_ln18_20' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 267 [1/1] (0.76ns)   --->   "%sub_ln59 = sub i8 0, i8 %select_ln18_20" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 267 'sub' 'sub_ln59' <Predicate = (!icmp_ln14 & tmp_42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.39ns)   --->   "%select_ln59 = select i1 %tmp_42, i8 %sub_ln59, i8 %select_ln18_20" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 268 'select' 'select_ln59' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i8 %select_ln59" [src/conv1.cpp:42]   --->   Operation 269 'zext' 'zext_ln42_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59, i8 0" [src/conv1.cpp:42]   --->   Operation 270 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42 = sub i16 %tmp_16, i16 %zext_ln42_11" [src/conv1.cpp:42]   --->   Operation 271 'sub' 'sub_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 272 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_17 = add i16 %sub_ln42, i16 %result" [src/conv1.cpp:42]   --->   Operation 272 'add' 'add_ln42_17' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i16 %add_ln42_17" [src/conv1.cpp:42]   --->   Operation 273 'zext' 'zext_ln42_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_12" [src/conv1.cpp:42]   --->   Operation 274 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 275 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:42]   --->   Operation 275 'load' 'input_ftmap_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_10 : Operation 276 [1/1] (1.52ns)   --->   "%x_assign_19_2 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 276 'call' 'x_assign_19_2' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 277 [1/4] (5.62ns)   --->   "%x_assign_15_3 = sitodp i32 %sext_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 277 'sitodp' 'x_assign_15_3' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (1.52ns)   --->   "%p_x_assign_5_3 = call i64 @generic_fmax<double>, i64 %x_assign_15_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 278 'call' 'p_x_assign_5_3' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 279 [3/4] (5.62ns)   --->   "%x_assign_15_5 = sitodp i32 %zext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 279 'sitodp' 'x_assign_15_5' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.76ns)   --->   "%add_ln1432_10 = add i9 %zext_ln1432, i9 2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 280 'add' 'add_ln1432_10' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1432_4 = zext i9 %add_ln1432_10" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 281 'zext' 'zext_ln1432_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : [1/1] (0.72ns)   --->   Input mux for Operation 282 '%x_assign_15_6 = sitodp i32 %zext_ln1432_4'
ST_10 : Operation 282 [4/4] (4.89ns)   --->   "%x_assign_15_6 = sitodp i32 %zext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 282 'sitodp' 'x_assign_15_6' <Predicate = (!icmp_ln14)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_2)   --->   "%select_ln14_2 = select i1 %icmp_ln16, i64 0, i64 %x_assign_15_4" [src/conv1.cpp:14]   --->   Operation 283 'select' 'select_ln14_2' <Predicate = (!icmp_ln14 & !and_ln14_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 284 [1/4] (5.62ns)   --->   "%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 284 'sitodp' 'x_assign_15_4_mid1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln16_2 = select i1 %and_ln14_1, i64 %x_assign_15_4_mid1, i64 %select_ln14_2" [src/conv1.cpp:16]   --->   Operation 285 'select' 'select_ln16_2' <Predicate = (!icmp_ln14)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 286 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:42]   --->   Operation 286 'load' 'input_ftmap_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln488_3 = bitcast i64 %x_assign_19_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 287 'bitcast' 'bitcast_ln488_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_3, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 288 'bitselect' 'tmp_45' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%xs_exp_3_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_3, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 289 'partselect' 'xs_exp_3_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln534_9 = trunc i64 %bitcast_ln488_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 290 'trunc' 'trunc_ln534_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln515_13_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_9, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 291 'bitconcatenate' 'zext_ln515_13_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln515_13 = zext i54 %zext_ln515_13_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 292 'zext' 'zext_ln515_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln515_14 = zext i11 %xs_exp_3_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 293 'zext' 'zext_ln515_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.79ns)   --->   "%add_ln515_7 = add i12 %zext_ln515_14, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 294 'add' 'add_ln515_7' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_7, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 295 'bitselect' 'tmp_46' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.79ns)   --->   "%sub_ln18_7 = sub i11 1023, i11 %xs_exp_3_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 296 'sub' 'sub_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln18_15 = sext i11 %sub_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 297 'sext' 'sext_ln18_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.37ns)   --->   "%select_ln18_15 = select i1 %tmp_46, i12 %sext_ln18_15, i12 %add_ln515_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 298 'select' 'select_ln18_15' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln18_16 = sext i12 %select_ln18_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 299 'sext' 'sext_ln18_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i32 %sext_ln18_16" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 300 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (1.50ns)   --->   "%lshr_ln18_7 = lshr i137 %zext_ln515_13, i137 %zext_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 301 'lshr' 'lshr_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_7, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 302 'bitselect' 'tmp_47' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (1.52ns)   --->   "%x_assign_19_3 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 303 'call' 'x_assign_19_3' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 304 [2/4] (5.62ns)   --->   "%x_assign_15_5 = sitodp i32 %zext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 304 'sitodp' 'x_assign_15_5' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 305 [3/4] (5.62ns)   --->   "%x_assign_15_6 = sitodp i32 %zext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 305 'sitodp' 'x_assign_15_6' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.76ns)   --->   "%add_ln1432_11 = add i9 %zext_ln1432, i9 3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 306 'add' 'add_ln1432_11' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1432_5 = zext i9 %add_ln1432_11" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 307 'zext' 'zext_ln1432_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : [1/1] (0.72ns)   --->   Input mux for Operation 308 '%x_assign_15_7 = sitodp i32 %zext_ln1432_5'
ST_11 : Operation 308 [4/4] (4.89ns)   --->   "%x_assign_15_7 = sitodp i32 %zext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 308 'sitodp' 'x_assign_15_7' <Predicate = (!icmp_ln14)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:42]   --->   Operation 309 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:42]   --->   Operation 310 'bitcast' 'bitcast_ln42_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : [1/1] (1.27ns)   --->   Input mux for Operation 311 '%mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1'
ST_12 : Operation 311 [3/3] (5.73ns)   --->   "%mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1" [src/conv1.cpp:42]   --->   Operation 311 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (1.50ns)   --->   "%shl_ln18_7 = shl i137 %zext_ln515_13, i137 %zext_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 312 'shl' 'shl_ln18_7' <Predicate = (!icmp_ln14 & !tmp_46)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i1 %tmp_47" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 313 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln14 & tmp_46)> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_7, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 314 'partselect' 'tmp_17' <Predicate = (!icmp_ln14 & !tmp_46)> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.39ns)   --->   "%select_ln18_22 = select i1 %tmp_46, i8 %zext_ln21_7, i8 %tmp_17" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 315 'select' 'select_ln18_22' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.76ns)   --->   "%sub_ln59_5 = sub i8 0, i8 %select_ln18_22" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 316 'sub' 'sub_ln59_5' <Predicate = (!icmp_ln14 & tmp_45)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.39ns)   --->   "%select_ln59_5 = select i1 %tmp_45, i8 %sub_ln59_5, i8 %select_ln18_22" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 317 'select' 'select_ln59_5' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i8 %select_ln59_5" [src/conv1.cpp:42]   --->   Operation 318 'zext' 'zext_ln42_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_5, i8 0" [src/conv1.cpp:42]   --->   Operation 319 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_1 = sub i16 %tmp_18, i16 %zext_ln42_13" [src/conv1.cpp:42]   --->   Operation 320 'sub' 'sub_ln42_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 321 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_18 = add i16 %sub_ln42_1, i16 %result" [src/conv1.cpp:42]   --->   Operation 321 'add' 'add_ln42_18' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i16 %add_ln42_18" [src/conv1.cpp:42]   --->   Operation 322 'zext' 'zext_ln42_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%input_ftmap_addr_1 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_14" [src/conv1.cpp:42]   --->   Operation 323 'getelementptr' 'input_ftmap_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 324 [2/2] (1.23ns)   --->   "%input_ftmap_load_1 = load i16 %input_ftmap_addr_1" [src/conv1.cpp:42]   --->   Operation 324 'load' 'input_ftmap_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_12 : Operation 325 [1/1] (1.52ns)   --->   "%p_x_assign_5_4 = call i64 @generic_fmax<double>, i64 %select_ln16_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 325 'call' 'p_x_assign_5_4' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 326 [1/1] (1.52ns)   --->   "%x_assign_19_4 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 326 'call' 'x_assign_19_4' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 327 [1/4] (5.62ns)   --->   "%x_assign_15_5 = sitodp i32 %zext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 327 'sitodp' 'x_assign_15_5' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 328 [2/4] (5.62ns)   --->   "%x_assign_15_6 = sitodp i32 %zext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 328 'sitodp' 'x_assign_15_6' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 329 [3/4] (5.62ns)   --->   "%x_assign_15_7 = sitodp i32 %zext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 329 'sitodp' 'x_assign_15_7' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.76ns)   --->   "%add_ln1432_12 = add i9 %zext_ln1432, i9 4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 330 'add' 'add_ln1432_12' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1432_6 = zext i9 %add_ln1432_12" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 331 'zext' 'zext_ln1432_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : [1/1] (0.72ns)   --->   Input mux for Operation 332 '%x_assign_15_8 = sitodp i32 %zext_ln1432_6'
ST_12 : Operation 332 [4/4] (4.89ns)   --->   "%x_assign_15_8 = sitodp i32 %zext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 332 'sitodp' 'x_assign_15_8' <Predicate = (!icmp_ln14)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 333 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1" [src/conv1.cpp:42]   --->   Operation 333 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/2] (1.23ns)   --->   "%input_ftmap_load_1 = load i16 %input_ftmap_addr_1" [src/conv1.cpp:42]   --->   Operation 334 'load' 'input_ftmap_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln488_4 = bitcast i64 %x_assign_19_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 335 'bitcast' 'bitcast_ln488_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_4, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 336 'bitselect' 'tmp_48' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%xs_exp_3_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_4, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 337 'partselect' 'xs_exp_3_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln534_10 = trunc i64 %bitcast_ln488_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 338 'trunc' 'trunc_ln534_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln515_15_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_10, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 339 'bitconcatenate' 'zext_ln515_15_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln515_15 = zext i54 %zext_ln515_15_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 340 'zext' 'zext_ln515_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln515_16 = zext i11 %xs_exp_3_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 341 'zext' 'zext_ln515_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.79ns)   --->   "%add_ln515_8 = add i12 %zext_ln515_16, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 342 'add' 'add_ln515_8' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_8, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 343 'bitselect' 'tmp_49' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.79ns)   --->   "%sub_ln18_8 = sub i11 1023, i11 %xs_exp_3_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 344 'sub' 'sub_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln18_17 = sext i11 %sub_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 345 'sext' 'sext_ln18_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.37ns)   --->   "%select_ln18_17 = select i1 %tmp_49, i12 %sext_ln18_17, i12 %add_ln515_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 346 'select' 'select_ln18_17' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln18_18 = sext i12 %select_ln18_17" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 347 'sext' 'sext_ln18_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i32 %sext_ln18_18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 348 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (1.50ns)   --->   "%lshr_ln18_8 = lshr i137 %zext_ln515_15, i137 %zext_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 349 'lshr' 'lshr_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_8, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 350 'bitselect' 'tmp_50' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (1.52ns)   --->   "%p_x_assign_5_5 = call i64 @generic_fmax<double>, i64 %x_assign_15_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 351 'call' 'p_x_assign_5_5' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 352 [1/1] (1.52ns)   --->   "%x_assign_19_5 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 352 'call' 'x_assign_19_5' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 353 [1/4] (5.62ns)   --->   "%x_assign_15_6 = sitodp i32 %zext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 353 'sitodp' 'x_assign_15_6' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 354 [2/4] (5.62ns)   --->   "%x_assign_15_7 = sitodp i32 %zext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 354 'sitodp' 'x_assign_15_7' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 355 [3/4] (5.62ns)   --->   "%x_assign_15_8 = sitodp i32 %zext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 355 'sitodp' 'x_assign_15_8' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 356 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1" [src/conv1.cpp:42]   --->   Operation 356 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%bitcast_ln42_9 = bitcast i32 %conv1_weights_load_1" [src/conv1.cpp:42]   --->   Operation 357 'bitcast' 'bitcast_ln42_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln42_10 = bitcast i32 %input_ftmap_load_1" [src/conv1.cpp:42]   --->   Operation 358 'bitcast' 'bitcast_ln42_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : [1/1] (1.27ns)   --->   Input mux for Operation 359 '%mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10'
ST_14 : Operation 359 [3/3] (5.73ns)   --->   "%mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10" [src/conv1.cpp:42]   --->   Operation 359 'fmul' 'mul_1' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (1.50ns)   --->   "%shl_ln18_8 = shl i137 %zext_ln515_15, i137 %zext_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 360 'shl' 'shl_ln18_8' <Predicate = (!icmp_ln14 & !tmp_49)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i1 %tmp_50" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 361 'zext' 'zext_ln21_8' <Predicate = (!icmp_ln14 & tmp_49)> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_8, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 362 'partselect' 'tmp_19' <Predicate = (!icmp_ln14 & !tmp_49)> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.39ns)   --->   "%select_ln18_24 = select i1 %tmp_49, i8 %zext_ln21_8, i8 %tmp_19" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 363 'select' 'select_ln18_24' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.76ns)   --->   "%sub_ln59_6 = sub i8 0, i8 %select_ln18_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 364 'sub' 'sub_ln59_6' <Predicate = (!icmp_ln14 & tmp_48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.39ns)   --->   "%select_ln59_6 = select i1 %tmp_48, i8 %sub_ln59_6, i8 %select_ln18_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 365 'select' 'select_ln59_6' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i8 %select_ln59_6" [src/conv1.cpp:42]   --->   Operation 366 'zext' 'zext_ln42_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_6, i8 0" [src/conv1.cpp:42]   --->   Operation 367 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_2 = sub i16 %tmp_20, i16 %zext_ln42_15" [src/conv1.cpp:42]   --->   Operation 368 'sub' 'sub_ln42_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 369 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_19 = add i16 %sub_ln42_2, i16 %result" [src/conv1.cpp:42]   --->   Operation 369 'add' 'add_ln42_19' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i16 %add_ln42_19" [src/conv1.cpp:42]   --->   Operation 370 'zext' 'zext_ln42_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%input_ftmap_addr_2 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_16" [src/conv1.cpp:42]   --->   Operation 371 'getelementptr' 'input_ftmap_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 372 [2/2] (1.23ns)   --->   "%input_ftmap_load_2 = load i16 %input_ftmap_addr_2" [src/conv1.cpp:42]   --->   Operation 372 'load' 'input_ftmap_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_14 : Operation 373 [1/1] (1.52ns)   --->   "%p_x_assign_5_6 = call i64 @generic_fmax<double>, i64 %x_assign_15_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 373 'call' 'p_x_assign_5_6' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 374 [1/1] (1.52ns)   --->   "%x_assign_19_6 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 374 'call' 'x_assign_19_6' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 375 [1/4] (5.62ns)   --->   "%x_assign_15_7 = sitodp i32 %zext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 375 'sitodp' 'x_assign_15_7' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 376 [2/4] (5.62ns)   --->   "%x_assign_15_8 = sitodp i32 %zext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 376 'sitodp' 'x_assign_15_8' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%convolution_load = load i32 %convolution" [src/conv1.cpp:18]   --->   Operation 377 'load' 'convolution_load' <Predicate = (!icmp_ln14 & !or_ln18_15)> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.44ns)   --->   "%select_ln18_14 = select i1 %or_ln18_15, i32 0, i32 %convolution_load" [src/conv1.cpp:18]   --->   Operation 378 'select' 'select_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : [1/1] (1.30ns)   --->   Input mux for Operation 379 '%convolution2 = fadd i32 %select_ln18_14, i32 %mul'
ST_15 : Operation 379 [4/4] (5.39ns)   --->   "%convolution2 = fadd i32 %select_ln18_14, i32 %mul" [src/conv1.cpp:42]   --->   Operation 379 'fadd' 'convolution2' <Predicate = (!icmp_ln14)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10" [src/conv1.cpp:42]   --->   Operation 380 'fmul' 'mul_1' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 381 [1/2] (1.23ns)   --->   "%input_ftmap_load_2 = load i16 %input_ftmap_addr_2" [src/conv1.cpp:42]   --->   Operation 381 'load' 'input_ftmap_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%bitcast_ln488_5 = bitcast i64 %x_assign_19_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 382 'bitcast' 'bitcast_ln488_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_5, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 383 'bitselect' 'tmp_51' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%xs_exp_3_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_5, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 384 'partselect' 'xs_exp_3_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln534_11 = trunc i64 %bitcast_ln488_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 385 'trunc' 'trunc_ln534_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln515_17_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_11, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 386 'bitconcatenate' 'zext_ln515_17_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln515_17 = zext i54 %zext_ln515_17_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 387 'zext' 'zext_ln515_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln515_18 = zext i11 %xs_exp_3_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 388 'zext' 'zext_ln515_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.79ns)   --->   "%add_ln515_9 = add i12 %zext_ln515_18, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 389 'add' 'add_ln515_9' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_9, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 390 'bitselect' 'tmp_52' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (0.79ns)   --->   "%sub_ln18_9 = sub i11 1023, i11 %xs_exp_3_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 391 'sub' 'sub_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln18_19 = sext i11 %sub_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 392 'sext' 'sext_ln18_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.37ns)   --->   "%select_ln18_19 = select i1 %tmp_52, i12 %sext_ln18_19, i12 %add_ln515_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 393 'select' 'select_ln18_19' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln18_20 = sext i12 %select_ln18_19" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 394 'sext' 'sext_ln18_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i32 %sext_ln18_20" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 395 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (1.50ns)   --->   "%lshr_ln18_9 = lshr i137 %zext_ln515_17, i137 %zext_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 396 'lshr' 'lshr_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_9, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 397 'bitselect' 'tmp_53' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (1.52ns)   --->   "%p_x_assign_5_7 = call i64 @generic_fmax<double>, i64 %x_assign_15_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 398 'call' 'p_x_assign_5_7' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 399 [1/1] (1.52ns)   --->   "%x_assign_19_7 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 399 'call' 'x_assign_19_7' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 400 [1/4] (5.62ns)   --->   "%x_assign_15_8 = sitodp i32 %zext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 400 'sitodp' 'x_assign_15_8' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 401 [3/4] (6.43ns)   --->   "%convolution2 = fadd i32 %select_ln18_14, i32 %mul" [src/conv1.cpp:42]   --->   Operation 401 'fadd' 'convolution2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10" [src/conv1.cpp:42]   --->   Operation 402 'fmul' 'mul_1' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln42_2 = bitcast i32 %conv1_weights_load_2" [src/conv1.cpp:42]   --->   Operation 403 'bitcast' 'bitcast_ln42_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln42_11 = bitcast i32 %input_ftmap_load_2" [src/conv1.cpp:42]   --->   Operation 404 'bitcast' 'bitcast_ln42_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : [1/1] (1.27ns)   --->   Input mux for Operation 405 '%mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11'
ST_16 : Operation 405 [3/3] (5.73ns)   --->   "%mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11" [src/conv1.cpp:42]   --->   Operation 405 'fmul' 'mul_2' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (1.50ns)   --->   "%shl_ln18_9 = shl i137 %zext_ln515_17, i137 %zext_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 406 'shl' 'shl_ln18_9' <Predicate = (!icmp_ln14 & !tmp_52)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i1 %tmp_53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 407 'zext' 'zext_ln21_9' <Predicate = (!icmp_ln14 & tmp_52)> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_9, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 408 'partselect' 'tmp_21' <Predicate = (!icmp_ln14 & !tmp_52)> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.39ns)   --->   "%select_ln18_26 = select i1 %tmp_52, i8 %zext_ln21_9, i8 %tmp_21" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 409 'select' 'select_ln18_26' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 410 [1/1] (0.76ns)   --->   "%sub_ln59_7 = sub i8 0, i8 %select_ln18_26" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 410 'sub' 'sub_ln59_7' <Predicate = (!icmp_ln14 & tmp_51)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/1] (0.39ns)   --->   "%select_ln59_7 = select i1 %tmp_51, i8 %sub_ln59_7, i8 %select_ln18_26" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 411 'select' 'select_ln59_7' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln42_17 = zext i8 %select_ln59_7" [src/conv1.cpp:42]   --->   Operation 412 'zext' 'zext_ln42_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_7, i8 0" [src/conv1.cpp:42]   --->   Operation 413 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_3 = sub i16 %tmp_22, i16 %zext_ln42_17" [src/conv1.cpp:42]   --->   Operation 414 'sub' 'sub_ln42_3' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 415 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_20 = add i16 %sub_ln42_3, i16 %result" [src/conv1.cpp:42]   --->   Operation 415 'add' 'add_ln42_20' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln42_18 = zext i16 %add_ln42_20" [src/conv1.cpp:42]   --->   Operation 416 'zext' 'zext_ln42_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%input_ftmap_addr_3 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_18" [src/conv1.cpp:42]   --->   Operation 417 'getelementptr' 'input_ftmap_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 418 [2/2] (1.23ns)   --->   "%input_ftmap_load_3 = load i16 %input_ftmap_addr_3" [src/conv1.cpp:42]   --->   Operation 418 'load' 'input_ftmap_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_16 : Operation 419 [1/1] (1.52ns)   --->   "%p_x_assign_5_8 = call i64 @generic_fmax<double>, i64 %x_assign_15_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 419 'call' 'p_x_assign_5_8' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 420 [1/1] (1.52ns)   --->   "%x_assign_19_8 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 420 'call' 'x_assign_19_8' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 421 [2/4] (6.43ns)   --->   "%convolution2 = fadd i32 %select_ln18_14, i32 %mul" [src/conv1.cpp:42]   --->   Operation 421 'fadd' 'convolution2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 422 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11" [src/conv1.cpp:42]   --->   Operation 422 'fmul' 'mul_2' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 423 [1/2] (1.23ns)   --->   "%input_ftmap_load_3 = load i16 %input_ftmap_addr_3" [src/conv1.cpp:42]   --->   Operation 423 'load' 'input_ftmap_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln488_6 = bitcast i64 %x_assign_19_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 424 'bitcast' 'bitcast_ln488_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_6, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 425 'bitselect' 'tmp_54' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%xs_exp_3_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_6, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 426 'partselect' 'xs_exp_3_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln534_12 = trunc i64 %bitcast_ln488_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 427 'trunc' 'trunc_ln534_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln515_19_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_12, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 428 'bitconcatenate' 'zext_ln515_19_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln515_19 = zext i54 %zext_ln515_19_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 429 'zext' 'zext_ln515_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln515_20 = zext i11 %xs_exp_3_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 430 'zext' 'zext_ln515_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 431 [1/1] (0.79ns)   --->   "%add_ln515_10 = add i12 %zext_ln515_20, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 431 'add' 'add_ln515_10' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_10, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 432 'bitselect' 'tmp_55' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 433 [1/1] (0.79ns)   --->   "%sub_ln18_10 = sub i11 1023, i11 %xs_exp_3_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 433 'sub' 'sub_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln18_21 = sext i11 %sub_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 434 'sext' 'sext_ln18_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 435 [1/1] (0.37ns)   --->   "%select_ln18_21 = select i1 %tmp_55, i12 %sext_ln18_21, i12 %add_ln515_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 435 'select' 'select_ln18_21' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln18_22 = sext i12 %select_ln18_21" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 436 'sext' 'sext_ln18_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i32 %sext_ln18_22" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 437 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 438 [1/1] (1.50ns)   --->   "%lshr_ln18_10 = lshr i137 %zext_ln515_19, i137 %zext_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 438 'lshr' 'lshr_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_10, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 439 'bitselect' 'tmp_56' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 440 [1/4] (6.43ns)   --->   "%convolution2 = fadd i32 %select_ln18_14, i32 %mul" [src/conv1.cpp:42]   --->   Operation 440 'fadd' 'convolution2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 441 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11" [src/conv1.cpp:42]   --->   Operation 441 'fmul' 'mul_2' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 442 [1/1] (0.00ns)   --->   "%bitcast_ln42_3 = bitcast i32 %conv1_weights_load_3" [src/conv1.cpp:42]   --->   Operation 442 'bitcast' 'bitcast_ln42_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln42_12 = bitcast i32 %input_ftmap_load_3" [src/conv1.cpp:42]   --->   Operation 443 'bitcast' 'bitcast_ln42_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : [1/1] (1.27ns)   --->   Input mux for Operation 444 '%mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12'
ST_18 : Operation 444 [3/3] (5.73ns)   --->   "%mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12" [src/conv1.cpp:42]   --->   Operation 444 'fmul' 'mul_3' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 445 [1/1] (1.50ns)   --->   "%shl_ln18_10 = shl i137 %zext_ln515_19, i137 %zext_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 445 'shl' 'shl_ln18_10' <Predicate = (!icmp_ln14 & !tmp_55)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i1 %tmp_56" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 446 'zext' 'zext_ln21_10' <Predicate = (!icmp_ln14 & tmp_55)> <Delay = 0.00>
ST_18 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_10, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 447 'partselect' 'tmp_23' <Predicate = (!icmp_ln14 & !tmp_55)> <Delay = 0.00>
ST_18 : Operation 448 [1/1] (0.39ns)   --->   "%select_ln18_28 = select i1 %tmp_55, i8 %zext_ln21_10, i8 %tmp_23" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 448 'select' 'select_ln18_28' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 449 [1/1] (0.76ns)   --->   "%sub_ln59_8 = sub i8 0, i8 %select_ln18_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 449 'sub' 'sub_ln59_8' <Predicate = (!icmp_ln14 & tmp_54)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 450 [1/1] (0.39ns)   --->   "%select_ln59_8 = select i1 %tmp_54, i8 %sub_ln59_8, i8 %select_ln18_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 450 'select' 'select_ln59_8' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i8 %select_ln59_8" [src/conv1.cpp:42]   --->   Operation 451 'zext' 'zext_ln42_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_8, i8 0" [src/conv1.cpp:42]   --->   Operation 452 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_4 = sub i16 %tmp_24, i16 %zext_ln42_19" [src/conv1.cpp:42]   --->   Operation 453 'sub' 'sub_ln42_4' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 454 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_21 = add i16 %sub_ln42_4, i16 %result" [src/conv1.cpp:42]   --->   Operation 454 'add' 'add_ln42_21' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i16 %add_ln42_21" [src/conv1.cpp:42]   --->   Operation 455 'zext' 'zext_ln42_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%input_ftmap_addr_4 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_20" [src/conv1.cpp:42]   --->   Operation 456 'getelementptr' 'input_ftmap_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 457 [2/2] (1.23ns)   --->   "%input_ftmap_load_4 = load i16 %input_ftmap_addr_4" [src/conv1.cpp:42]   --->   Operation 457 'load' 'input_ftmap_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : [1/1] (1.30ns)   --->   Input mux for Operation 458 '%convolution_1 = fadd i32 %convolution2, i32 %mul_1'
ST_19 : Operation 458 [4/4] (5.39ns)   --->   "%convolution_1 = fadd i32 %convolution2, i32 %mul_1" [src/conv1.cpp:42]   --->   Operation 458 'fadd' 'convolution_1' <Predicate = (!icmp_ln14)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 459 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12" [src/conv1.cpp:42]   --->   Operation 459 'fmul' 'mul_3' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 460 [1/2] (1.23ns)   --->   "%input_ftmap_load_4 = load i16 %input_ftmap_addr_4" [src/conv1.cpp:42]   --->   Operation 460 'load' 'input_ftmap_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln488_7 = bitcast i64 %x_assign_19_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 461 'bitcast' 'bitcast_ln488_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_7, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 462 'bitselect' 'tmp_57' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "%xs_exp_3_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_7, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 463 'partselect' 'xs_exp_3_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln534_13 = trunc i64 %bitcast_ln488_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 464 'trunc' 'trunc_ln534_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln515_21_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_13, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 465 'bitconcatenate' 'zext_ln515_21_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln515_21 = zext i54 %zext_ln515_21_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 466 'zext' 'zext_ln515_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln515_22 = zext i11 %xs_exp_3_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 467 'zext' 'zext_ln515_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 468 [1/1] (0.79ns)   --->   "%add_ln515_11 = add i12 %zext_ln515_22, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 468 'add' 'add_ln515_11' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_11, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 469 'bitselect' 'tmp_58' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 470 [1/1] (0.79ns)   --->   "%sub_ln18_11 = sub i11 1023, i11 %xs_exp_3_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 470 'sub' 'sub_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln18_23 = sext i11 %sub_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 471 'sext' 'sext_ln18_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 472 [1/1] (0.37ns)   --->   "%select_ln18_23 = select i1 %tmp_58, i12 %sext_ln18_23, i12 %add_ln515_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 472 'select' 'select_ln18_23' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln18_24 = sext i12 %select_ln18_23" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 473 'sext' 'sext_ln18_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i32 %sext_ln18_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 474 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 475 [1/1] (1.50ns)   --->   "%lshr_ln18_11 = lshr i137 %zext_ln515_21, i137 %zext_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 475 'lshr' 'lshr_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_11, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 476 'bitselect' 'tmp_59' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 477 [3/4] (6.43ns)   --->   "%convolution_1 = fadd i32 %convolution2, i32 %mul_1" [src/conv1.cpp:42]   --->   Operation 477 'fadd' 'convolution_1' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 478 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12" [src/conv1.cpp:42]   --->   Operation 478 'fmul' 'mul_3' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln42_4 = bitcast i32 %conv1_weights_load_4" [src/conv1.cpp:42]   --->   Operation 479 'bitcast' 'bitcast_ln42_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln42_13 = bitcast i32 %input_ftmap_load_4" [src/conv1.cpp:42]   --->   Operation 480 'bitcast' 'bitcast_ln42_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : [1/1] (1.27ns)   --->   Input mux for Operation 481 '%mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13'
ST_20 : Operation 481 [3/3] (5.73ns)   --->   "%mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13" [src/conv1.cpp:42]   --->   Operation 481 'fmul' 'mul_4' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 482 [1/1] (1.50ns)   --->   "%shl_ln18_11 = shl i137 %zext_ln515_21, i137 %zext_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 482 'shl' 'shl_ln18_11' <Predicate = (!icmp_ln14 & !tmp_58)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i1 %tmp_59" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 483 'zext' 'zext_ln21_11' <Predicate = (!icmp_ln14 & tmp_58)> <Delay = 0.00>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_11, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 484 'partselect' 'tmp_25' <Predicate = (!icmp_ln14 & !tmp_58)> <Delay = 0.00>
ST_20 : Operation 485 [1/1] (0.39ns)   --->   "%select_ln18_30 = select i1 %tmp_58, i8 %zext_ln21_11, i8 %tmp_25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 485 'select' 'select_ln18_30' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 486 [1/1] (0.76ns)   --->   "%sub_ln59_9 = sub i8 0, i8 %select_ln18_30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 486 'sub' 'sub_ln59_9' <Predicate = (!icmp_ln14 & tmp_57)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 487 [1/1] (0.39ns)   --->   "%select_ln59_9 = select i1 %tmp_57, i8 %sub_ln59_9, i8 %select_ln18_30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 487 'select' 'select_ln59_9' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i8 %select_ln59_9" [src/conv1.cpp:42]   --->   Operation 488 'zext' 'zext_ln42_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_9, i8 0" [src/conv1.cpp:42]   --->   Operation 489 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_5 = sub i16 %tmp_26, i16 %zext_ln42_21" [src/conv1.cpp:42]   --->   Operation 490 'sub' 'sub_ln42_5' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 491 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_22 = add i16 %sub_ln42_5, i16 %result" [src/conv1.cpp:42]   --->   Operation 491 'add' 'add_ln42_22' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i16 %add_ln42_22" [src/conv1.cpp:42]   --->   Operation 492 'zext' 'zext_ln42_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 493 [1/1] (0.00ns)   --->   "%input_ftmap_addr_5 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_22" [src/conv1.cpp:42]   --->   Operation 493 'getelementptr' 'input_ftmap_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 494 [2/2] (1.23ns)   --->   "%input_ftmap_load_5 = load i16 %input_ftmap_addr_5" [src/conv1.cpp:42]   --->   Operation 494 'load' 'input_ftmap_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_20 : Operation 694 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [src/conv1.cpp:51]   --->   Operation 694 'ret' 'ret_ln51' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 495 [2/4] (6.43ns)   --->   "%convolution_1 = fadd i32 %convolution2, i32 %mul_1" [src/conv1.cpp:42]   --->   Operation 495 'fadd' 'convolution_1' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 496 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13" [src/conv1.cpp:42]   --->   Operation 496 'fmul' 'mul_4' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [1/2] (1.23ns)   --->   "%input_ftmap_load_5 = load i16 %input_ftmap_addr_5" [src/conv1.cpp:42]   --->   Operation 497 'load' 'input_ftmap_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_21 : Operation 498 [1/1] (0.00ns)   --->   "%bitcast_ln488_8 = bitcast i64 %x_assign_19_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 498 'bitcast' 'bitcast_ln488_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_8, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 499 'bitselect' 'tmp_60' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 500 [1/1] (0.00ns)   --->   "%xs_exp_3_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_8, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 500 'partselect' 'xs_exp_3_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln534_14 = trunc i64 %bitcast_ln488_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 501 'trunc' 'trunc_ln534_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln515_23_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_14, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 502 'bitconcatenate' 'zext_ln515_23_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln515_23 = zext i54 %zext_ln515_23_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 503 'zext' 'zext_ln515_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln515_24 = zext i11 %xs_exp_3_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 504 'zext' 'zext_ln515_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 505 [1/1] (0.79ns)   --->   "%add_ln515_12 = add i12 %zext_ln515_24, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 505 'add' 'add_ln515_12' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_12, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 506 'bitselect' 'tmp_61' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 507 [1/1] (0.79ns)   --->   "%sub_ln18_12 = sub i11 1023, i11 %xs_exp_3_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 507 'sub' 'sub_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln18_25 = sext i11 %sub_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 508 'sext' 'sext_ln18_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 509 [1/1] (0.37ns)   --->   "%select_ln18_25 = select i1 %tmp_61, i12 %sext_ln18_25, i12 %add_ln515_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 509 'select' 'select_ln18_25' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln18_26 = sext i12 %select_ln18_25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 510 'sext' 'sext_ln18_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i32 %sext_ln18_26" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 511 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 512 [1/1] (1.50ns)   --->   "%lshr_ln18_12 = lshr i137 %zext_ln515_23, i137 %zext_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 512 'lshr' 'lshr_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_12, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 513 'bitselect' 'tmp_62' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 514 [1/4] (6.43ns)   --->   "%convolution_1 = fadd i32 %convolution2, i32 %mul_1" [src/conv1.cpp:42]   --->   Operation 514 'fadd' 'convolution_1' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 515 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13" [src/conv1.cpp:42]   --->   Operation 515 'fmul' 'mul_4' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 516 [1/1] (0.00ns)   --->   "%bitcast_ln42_5 = bitcast i32 %conv1_weights_load_5" [src/conv1.cpp:42]   --->   Operation 516 'bitcast' 'bitcast_ln42_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 517 [1/1] (0.00ns)   --->   "%bitcast_ln42_14 = bitcast i32 %input_ftmap_load_5" [src/conv1.cpp:42]   --->   Operation 517 'bitcast' 'bitcast_ln42_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : [1/1] (1.27ns)   --->   Input mux for Operation 518 '%mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14'
ST_22 : Operation 518 [3/3] (5.73ns)   --->   "%mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14" [src/conv1.cpp:42]   --->   Operation 518 'fmul' 'mul_5' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 519 [1/1] (1.50ns)   --->   "%shl_ln18_12 = shl i137 %zext_ln515_23, i137 %zext_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 519 'shl' 'shl_ln18_12' <Predicate = (!icmp_ln14 & !tmp_61)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i1 %tmp_62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 520 'zext' 'zext_ln21_12' <Predicate = (!icmp_ln14 & tmp_61)> <Delay = 0.00>
ST_22 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_12, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 521 'partselect' 'tmp_27' <Predicate = (!icmp_ln14 & !tmp_61)> <Delay = 0.00>
ST_22 : Operation 522 [1/1] (0.39ns)   --->   "%select_ln18_31 = select i1 %tmp_61, i8 %zext_ln21_12, i8 %tmp_27" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 522 'select' 'select_ln18_31' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 523 [1/1] (0.76ns)   --->   "%sub_ln59_10 = sub i8 0, i8 %select_ln18_31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 523 'sub' 'sub_ln59_10' <Predicate = (!icmp_ln14 & tmp_60)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 524 [1/1] (0.39ns)   --->   "%select_ln59_10 = select i1 %tmp_60, i8 %sub_ln59_10, i8 %select_ln18_31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 524 'select' 'select_ln59_10' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln42_23 = zext i8 %select_ln59_10" [src/conv1.cpp:42]   --->   Operation 525 'zext' 'zext_ln42_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_10, i8 0" [src/conv1.cpp:42]   --->   Operation 526 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_6 = sub i16 %tmp_28, i16 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 527 'sub' 'sub_ln42_6' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 528 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_23 = add i16 %sub_ln42_6, i16 %result" [src/conv1.cpp:42]   --->   Operation 528 'add' 'add_ln42_23' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln42_24 = zext i16 %add_ln42_23" [src/conv1.cpp:42]   --->   Operation 529 'zext' 'zext_ln42_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 530 [1/1] (0.00ns)   --->   "%input_ftmap_addr_6 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_24" [src/conv1.cpp:42]   --->   Operation 530 'getelementptr' 'input_ftmap_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 531 [2/2] (1.23ns)   --->   "%input_ftmap_load_6 = load i16 %input_ftmap_addr_6" [src/conv1.cpp:42]   --->   Operation 531 'load' 'input_ftmap_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : [1/1] (1.30ns)   --->   Input mux for Operation 532 '%convolution_2 = fadd i32 %convolution_1, i32 %mul_2'
ST_23 : Operation 532 [4/4] (5.39ns)   --->   "%convolution_2 = fadd i32 %convolution_1, i32 %mul_2" [src/conv1.cpp:42]   --->   Operation 532 'fadd' 'convolution_2' <Predicate = (!icmp_ln14)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 533 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14" [src/conv1.cpp:42]   --->   Operation 533 'fmul' 'mul_5' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 534 [1/2] (1.23ns)   --->   "%input_ftmap_load_6 = load i16 %input_ftmap_addr_6" [src/conv1.cpp:42]   --->   Operation 534 'load' 'input_ftmap_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_23 : Operation 535 [1/1] (0.00ns)   --->   "%bitcast_ln488_9 = bitcast i64 %x_assign_19_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 535 'bitcast' 'bitcast_ln488_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_9, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 536 'bitselect' 'tmp_63' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%xs_exp_3_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_9, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 537 'partselect' 'xs_exp_3_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln534_15 = trunc i64 %bitcast_ln488_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 538 'trunc' 'trunc_ln534_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln515_25_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_15, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 539 'bitconcatenate' 'zext_ln515_25_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln515_25 = zext i54 %zext_ln515_25_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 540 'zext' 'zext_ln515_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln515_26 = zext i11 %xs_exp_3_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 541 'zext' 'zext_ln515_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.79ns)   --->   "%add_ln515_13 = add i12 %zext_ln515_26, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 542 'add' 'add_ln515_13' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_13, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 543 'bitselect' 'tmp_64' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 544 [1/1] (0.79ns)   --->   "%sub_ln18_13 = sub i11 1023, i11 %xs_exp_3_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 544 'sub' 'sub_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln18_27 = sext i11 %sub_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 545 'sext' 'sext_ln18_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 546 [1/1] (0.37ns)   --->   "%select_ln18_27 = select i1 %tmp_64, i12 %sext_ln18_27, i12 %add_ln515_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 546 'select' 'select_ln18_27' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln18_28 = sext i12 %select_ln18_27" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 547 'sext' 'sext_ln18_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i32 %sext_ln18_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 548 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 549 [1/1] (1.50ns)   --->   "%lshr_ln18_13 = lshr i137 %zext_ln515_25, i137 %zext_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 549 'lshr' 'lshr_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_13, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 550 'bitselect' 'tmp_65' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 551 [3/4] (6.43ns)   --->   "%convolution_2 = fadd i32 %convolution_1, i32 %mul_2" [src/conv1.cpp:42]   --->   Operation 551 'fadd' 'convolution_2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 552 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14" [src/conv1.cpp:42]   --->   Operation 552 'fmul' 'mul_5' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 553 [1/1] (0.00ns)   --->   "%bitcast_ln42_6 = bitcast i32 %conv1_weights_load_6" [src/conv1.cpp:42]   --->   Operation 553 'bitcast' 'bitcast_ln42_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln42_15 = bitcast i32 %input_ftmap_load_6" [src/conv1.cpp:42]   --->   Operation 554 'bitcast' 'bitcast_ln42_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : [1/1] (1.27ns)   --->   Input mux for Operation 555 '%mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15'
ST_24 : Operation 555 [3/3] (5.73ns)   --->   "%mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15" [src/conv1.cpp:42]   --->   Operation 555 'fmul' 'mul_6' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 556 [1/1] (1.50ns)   --->   "%shl_ln18_13 = shl i137 %zext_ln515_25, i137 %zext_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 556 'shl' 'shl_ln18_13' <Predicate = (!icmp_ln14 & !tmp_64)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i1 %tmp_65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 557 'zext' 'zext_ln21_13' <Predicate = (!icmp_ln14 & tmp_64)> <Delay = 0.00>
ST_24 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_13, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 558 'partselect' 'tmp_29' <Predicate = (!icmp_ln14 & !tmp_64)> <Delay = 0.00>
ST_24 : Operation 559 [1/1] (0.39ns)   --->   "%select_ln18_32 = select i1 %tmp_64, i8 %zext_ln21_13, i8 %tmp_29" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 559 'select' 'select_ln18_32' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 560 [1/1] (0.76ns)   --->   "%sub_ln59_11 = sub i8 0, i8 %select_ln18_32" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 560 'sub' 'sub_ln59_11' <Predicate = (!icmp_ln14 & tmp_63)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 561 [1/1] (0.39ns)   --->   "%select_ln59_11 = select i1 %tmp_63, i8 %sub_ln59_11, i8 %select_ln18_32" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 561 'select' 'select_ln59_11' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln42_25 = zext i8 %select_ln59_11" [src/conv1.cpp:42]   --->   Operation 562 'zext' 'zext_ln42_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_11, i8 0" [src/conv1.cpp:42]   --->   Operation 563 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_7 = sub i16 %tmp_30, i16 %zext_ln42_25" [src/conv1.cpp:42]   --->   Operation 564 'sub' 'sub_ln42_7' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 565 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_24 = add i16 %sub_ln42_7, i16 %result" [src/conv1.cpp:42]   --->   Operation 565 'add' 'add_ln42_24' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln42_26 = zext i16 %add_ln42_24" [src/conv1.cpp:42]   --->   Operation 566 'zext' 'zext_ln42_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 567 [1/1] (0.00ns)   --->   "%input_ftmap_addr_7 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_26" [src/conv1.cpp:42]   --->   Operation 567 'getelementptr' 'input_ftmap_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 568 [2/2] (1.23ns)   --->   "%input_ftmap_load_7 = load i16 %input_ftmap_addr_7" [src/conv1.cpp:42]   --->   Operation 568 'load' 'input_ftmap_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 569 [2/4] (6.43ns)   --->   "%convolution_2 = fadd i32 %convolution_1, i32 %mul_2" [src/conv1.cpp:42]   --->   Operation 569 'fadd' 'convolution_2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 570 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15" [src/conv1.cpp:42]   --->   Operation 570 'fmul' 'mul_6' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 571 [1/2] (1.23ns)   --->   "%input_ftmap_load_7 = load i16 %input_ftmap_addr_7" [src/conv1.cpp:42]   --->   Operation 571 'load' 'input_ftmap_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_25 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln488_10 = bitcast i64 %x_assign_19_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 572 'bitcast' 'bitcast_ln488_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_10, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 573 'bitselect' 'tmp_66' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 574 [1/1] (0.00ns)   --->   "%xs_exp_3_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_10, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 574 'partselect' 'xs_exp_3_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln534_16 = trunc i64 %bitcast_ln488_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 575 'trunc' 'trunc_ln534_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln515_27_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_16, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 576 'bitconcatenate' 'zext_ln515_27_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln515_27 = zext i54 %zext_ln515_27_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 577 'zext' 'zext_ln515_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln515_28 = zext i11 %xs_exp_3_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 578 'zext' 'zext_ln515_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 579 [1/1] (0.79ns)   --->   "%add_ln515_14 = add i12 %zext_ln515_28, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 579 'add' 'add_ln515_14' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_14, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 580 'bitselect' 'tmp_67' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 581 [1/1] (0.79ns)   --->   "%sub_ln18_14 = sub i11 1023, i11 %xs_exp_3_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 581 'sub' 'sub_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln18_29 = sext i11 %sub_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 582 'sext' 'sext_ln18_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 583 [1/1] (0.37ns)   --->   "%select_ln18_29 = select i1 %tmp_67, i12 %sext_ln18_29, i12 %add_ln515_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 583 'select' 'select_ln18_29' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln18_30 = sext i12 %select_ln18_29" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 584 'sext' 'sext_ln18_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i32 %sext_ln18_30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 585 'zext' 'zext_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 586 [1/1] (1.50ns)   --->   "%lshr_ln18_14 = lshr i137 %zext_ln515_27, i137 %zext_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 586 'lshr' 'lshr_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_14, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 587 'bitselect' 'tmp_68' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 588 [1/4] (6.43ns)   --->   "%convolution_2 = fadd i32 %convolution_1, i32 %mul_2" [src/conv1.cpp:42]   --->   Operation 588 'fadd' 'convolution_2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 589 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15" [src/conv1.cpp:42]   --->   Operation 589 'fmul' 'mul_6' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 590 [1/1] (0.00ns)   --->   "%bitcast_ln42_7 = bitcast i32 %conv1_weights_load_7" [src/conv1.cpp:42]   --->   Operation 590 'bitcast' 'bitcast_ln42_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 591 [1/1] (0.00ns)   --->   "%bitcast_ln42_16 = bitcast i32 %input_ftmap_load_7" [src/conv1.cpp:42]   --->   Operation 591 'bitcast' 'bitcast_ln42_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : [1/1] (1.27ns)   --->   Input mux for Operation 592 '%mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16'
ST_26 : Operation 592 [3/3] (5.73ns)   --->   "%mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16" [src/conv1.cpp:42]   --->   Operation 592 'fmul' 'mul_7' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 593 [1/1] (1.50ns)   --->   "%shl_ln18_14 = shl i137 %zext_ln515_27, i137 %zext_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 593 'shl' 'shl_ln18_14' <Predicate = (!icmp_ln14 & !tmp_67)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i1 %tmp_68" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 594 'zext' 'zext_ln21_14' <Predicate = (!icmp_ln14 & tmp_67)> <Delay = 0.00>
ST_26 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_14, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 595 'partselect' 'tmp_31' <Predicate = (!icmp_ln14 & !tmp_67)> <Delay = 0.00>
ST_26 : Operation 596 [1/1] (0.39ns)   --->   "%select_ln18_33 = select i1 %tmp_67, i8 %zext_ln21_14, i8 %tmp_31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 596 'select' 'select_ln18_33' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 597 [1/1] (0.76ns)   --->   "%sub_ln59_12 = sub i8 0, i8 %select_ln18_33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 597 'sub' 'sub_ln59_12' <Predicate = (!icmp_ln14 & tmp_66)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 598 [1/1] (0.39ns)   --->   "%select_ln59_12 = select i1 %tmp_66, i8 %sub_ln59_12, i8 %select_ln18_33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 598 'select' 'select_ln59_12' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln42_27 = zext i8 %select_ln59_12" [src/conv1.cpp:42]   --->   Operation 599 'zext' 'zext_ln42_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_12, i8 0" [src/conv1.cpp:42]   --->   Operation 600 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_8 = sub i16 %tmp_32, i16 %zext_ln42_27" [src/conv1.cpp:42]   --->   Operation 601 'sub' 'sub_ln42_8' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 602 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_25 = add i16 %sub_ln42_8, i16 %result" [src/conv1.cpp:42]   --->   Operation 602 'add' 'add_ln42_25' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln42_28 = zext i16 %add_ln42_25" [src/conv1.cpp:42]   --->   Operation 603 'zext' 'zext_ln42_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 604 [1/1] (0.00ns)   --->   "%input_ftmap_addr_8 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_28" [src/conv1.cpp:42]   --->   Operation 604 'getelementptr' 'input_ftmap_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 605 [2/2] (1.23ns)   --->   "%input_ftmap_load_8 = load i16 %input_ftmap_addr_8" [src/conv1.cpp:42]   --->   Operation 605 'load' 'input_ftmap_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : [1/1] (1.30ns)   --->   Input mux for Operation 606 '%convolution_3 = fadd i32 %convolution_2, i32 %mul_3'
ST_27 : Operation 606 [4/4] (5.39ns)   --->   "%convolution_3 = fadd i32 %convolution_2, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 606 'fadd' 'convolution_3' <Predicate = (!icmp_ln14)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 607 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16" [src/conv1.cpp:42]   --->   Operation 607 'fmul' 'mul_7' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 608 [1/2] (1.23ns)   --->   "%input_ftmap_load_8 = load i16 %input_ftmap_addr_8" [src/conv1.cpp:42]   --->   Operation 608 'load' 'input_ftmap_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 609 [3/4] (6.43ns)   --->   "%convolution_3 = fadd i32 %convolution_2, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 609 'fadd' 'convolution_3' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 610 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16" [src/conv1.cpp:42]   --->   Operation 610 'fmul' 'mul_7' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln42_8 = bitcast i32 %conv1_weights_load_8" [src/conv1.cpp:42]   --->   Operation 611 'bitcast' 'bitcast_ln42_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 612 [1/1] (0.00ns)   --->   "%bitcast_ln42_17 = bitcast i32 %input_ftmap_load_8" [src/conv1.cpp:42]   --->   Operation 612 'bitcast' 'bitcast_ln42_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : [1/1] (1.27ns)   --->   Input mux for Operation 613 '%mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17'
ST_28 : Operation 613 [3/3] (5.73ns)   --->   "%mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17" [src/conv1.cpp:42]   --->   Operation 613 'fmul' 'mul_8' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 614 [2/4] (6.43ns)   --->   "%convolution_3 = fadd i32 %convolution_2, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 614 'fadd' 'convolution_3' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17" [src/conv1.cpp:42]   --->   Operation 615 'fmul' 'mul_8' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 616 [1/4] (6.43ns)   --->   "%convolution_3 = fadd i32 %convolution_2, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 616 'fadd' 'convolution_3' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 617 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17" [src/conv1.cpp:42]   --->   Operation 617 'fmul' 'mul_8' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.69>
ST_31 : [1/1] (1.30ns)   --->   Input mux for Operation 618 '%convolution_4 = fadd i32 %convolution_3, i32 %mul_4'
ST_31 : Operation 618 [4/4] (5.39ns)   --->   "%convolution_4 = fadd i32 %convolution_3, i32 %mul_4" [src/conv1.cpp:42]   --->   Operation 618 'fadd' 'convolution_4' <Predicate = (!icmp_ln14)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 619 [3/4] (6.43ns)   --->   "%convolution_4 = fadd i32 %convolution_3, i32 %mul_4" [src/conv1.cpp:42]   --->   Operation 619 'fadd' 'convolution_4' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 620 [2/4] (6.43ns)   --->   "%convolution_4 = fadd i32 %convolution_3, i32 %mul_4" [src/conv1.cpp:42]   --->   Operation 620 'fadd' 'convolution_4' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 621 [1/4] (6.43ns)   --->   "%convolution_4 = fadd i32 %convolution_3, i32 %mul_4" [src/conv1.cpp:42]   --->   Operation 621 'fadd' 'convolution_4' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.69>
ST_35 : [1/1] (1.30ns)   --->   Input mux for Operation 622 '%convolution_s = fadd i32 %convolution_4, i32 %mul_5'
ST_35 : Operation 622 [4/4] (5.39ns)   --->   "%convolution_s = fadd i32 %convolution_4, i32 %mul_5" [src/conv1.cpp:42]   --->   Operation 622 'fadd' 'convolution_s' <Predicate = (!icmp_ln14)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 623 [3/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_4, i32 %mul_5" [src/conv1.cpp:42]   --->   Operation 623 'fadd' 'convolution_s' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 624 [2/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_4, i32 %mul_5" [src/conv1.cpp:42]   --->   Operation 624 'fadd' 'convolution_s' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 625 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln18_12, i4 1" [src/conv1.cpp:31]   --->   Operation 625 'add' 'add_ln31' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 626 [1/1] (0.79ns)   --->   "%ifzero = icmp_eq  i4 %add_ln31, i4 9" [src/conv1.cpp:31]   --->   Operation 626 'icmp' 'ifzero' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %ifzero, void %ifFalse, void %ifTrue" [src/conv1.cpp:31]   --->   Operation 627 'br' 'br_ln31' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_37 : Operation 628 [1/1] (0.80ns)   --->   "%add_ln18_1 = add i12 %indvar_flatten_load, i12 1" [src/conv1.cpp:18]   --->   Operation 628 'add' 'add_ln18_1' <Predicate = (!icmp_ln14 & !or_ln16)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 629 [1/1] (0.37ns)   --->   "%select_ln18_35 = select i1 %or_ln16, i12 1, i12 %add_ln18_1" [src/conv1.cpp:18]   --->   Operation 629 'select' 'select_ln18_35' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 630 [1/1] (0.42ns)   --->   "%store_ln18 = store i12 %select_ln18_35, i12 %indvar_flatten" [src/conv1.cpp:18]   --->   Operation 630 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_37 : Operation 631 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %kernel_x" [src/conv1.cpp:31]   --->   Operation 631 'store' 'store_ln31' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %select_ln14_1" [src/conv1.cpp:14]   --->   Operation 632 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %select_ln14_1" [src/conv1.cpp:47]   --->   Operation 633 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 634 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %select_ln14_1, i8 0" [src/conv1.cpp:47]   --->   Operation 634 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i15 %tmp" [src/conv1.cpp:47]   --->   Operation 635 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 636 [1/1] (0.84ns)   --->   "%sub_ln47 = sub i16 %zext_ln47_1, i16 %zext_ln47" [src/conv1.cpp:47]   --->   Operation 636 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %sub_ln47" [src/conv1.cpp:42]   --->   Operation 637 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 638 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln14" [src/conv1.cpp:14]   --->   Operation 638 'getelementptr' 'conv1_biases_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 639 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:14]   --->   Operation 639 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i8 %select_ln16_1" [src/conv1.cpp:47]   --->   Operation 640 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 641 [1/1] (0.85ns)   --->   "%add_ln47 = add i17 %sext_ln42, i17 %zext_ln47_2" [src/conv1.cpp:47]   --->   Operation 641 'add' 'add_ln47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i17 %add_ln47" [src/conv1.cpp:47]   --->   Operation 642 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i17 %add_ln47" [src/conv1.cpp:47]   --->   Operation 643 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 644 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln47, i8 0" [src/conv1.cpp:47]   --->   Operation 644 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47_1 = sub i22 %p_shl1, i22 %sext_ln47" [src/conv1.cpp:47]   --->   Operation 645 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i8 %select_ln18_16" [src/conv1.cpp:47]   --->   Operation 646 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 647 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i22 %sub_ln47_1, i22 %zext_ln47_3" [src/conv1.cpp:47]   --->   Operation 647 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 648 [1/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_4, i32 %mul_5" [src/conv1.cpp:42]   --->   Operation 648 'fadd' 'convolution_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.69>
ST_39 : Operation 649 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:14]   --->   Operation 649 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : [1/1] (1.30ns)   --->   Input mux for Operation 650 '%convolution_5 = fadd i32 %convolution_s, i32 %mul_6'
ST_39 : Operation 650 [4/4] (5.39ns)   --->   "%convolution_5 = fadd i32 %convolution_s, i32 %mul_6" [src/conv1.cpp:42]   --->   Operation 650 'fadd' 'convolution_5' <Predicate = true> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 651 [3/4] (6.43ns)   --->   "%convolution_5 = fadd i32 %convolution_s, i32 %mul_6" [src/conv1.cpp:42]   --->   Operation 651 'fadd' 'convolution_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 652 [2/4] (6.43ns)   --->   "%convolution_5 = fadd i32 %convolution_s, i32 %mul_6" [src/conv1.cpp:42]   --->   Operation 652 'fadd' 'convolution_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 653 [1/4] (6.43ns)   --->   "%convolution_5 = fadd i32 %convolution_s, i32 %mul_6" [src/conv1.cpp:42]   --->   Operation 653 'fadd' 'convolution_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.69>
ST_43 : [1/1] (1.30ns)   --->   Input mux for Operation 654 '%convolution_7 = fadd i32 %convolution_5, i32 %mul_7'
ST_43 : Operation 654 [4/4] (5.39ns)   --->   "%convolution_7 = fadd i32 %convolution_5, i32 %mul_7" [src/conv1.cpp:42]   --->   Operation 654 'fadd' 'convolution_7' <Predicate = true> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 655 [3/4] (6.43ns)   --->   "%convolution_7 = fadd i32 %convolution_5, i32 %mul_7" [src/conv1.cpp:42]   --->   Operation 655 'fadd' 'convolution_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 656 [2/4] (6.43ns)   --->   "%convolution_7 = fadd i32 %convolution_5, i32 %mul_7" [src/conv1.cpp:42]   --->   Operation 656 'fadd' 'convolution_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 657 [1/4] (6.43ns)   --->   "%convolution_7 = fadd i32 %convolution_5, i32 %mul_7" [src/conv1.cpp:42]   --->   Operation 657 'fadd' 'convolution_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.69>
ST_47 : [1/1] (1.30ns)   --->   Input mux for Operation 658 '%convolution_8 = fadd i32 %convolution_7, i32 %mul_8'
ST_47 : Operation 658 [4/4] (5.39ns)   --->   "%convolution_8 = fadd i32 %convolution_7, i32 %mul_8" [src/conv1.cpp:42]   --->   Operation 658 'fadd' 'convolution_8' <Predicate = true> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 659 [3/4] (6.43ns)   --->   "%convolution_8 = fadd i32 %convolution_7, i32 %mul_8" [src/conv1.cpp:42]   --->   Operation 659 'fadd' 'convolution_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 660 [2/4] (6.43ns)   --->   "%convolution_8 = fadd i32 %convolution_7, i32 %mul_8" [src/conv1.cpp:42]   --->   Operation 660 'fadd' 'convolution_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.86>
ST_50 : Operation 661 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_1_VITIS_LOOP_18_3_VITIS_LOOP_31_5_str"   --->   Operation 661 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 662 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 37454400, i64 37454400, i64 37454400"   --->   Operation 662 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 663 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:14]   --->   Operation 663 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 664 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 664 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 665 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_16_2_VITIS_LOOP_18_3_VITIS_LOOP_31_5_str"   --->   Operation 665 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 666 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 666 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 667 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_3_VITIS_LOOP_31_5_str"   --->   Operation 667 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i22 %add_ln47_1" [src/conv1.cpp:47]   --->   Operation 668 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 669 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln47_4" [src/conv1.cpp:47]   --->   Operation 669 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 670 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 670 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 671 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv1.cpp:31]   --->   Operation 671 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 672 [1/4] (6.43ns)   --->   "%convolution_8 = fadd i32 %convolution_7, i32 %mul_8" [src/conv1.cpp:42]   --->   Operation 672 'fadd' 'convolution_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 673 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %convolution_8, i32 %convolution" [src/conv1.cpp:42]   --->   Operation 673 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_50 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_34_6"   --->   Operation 674 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 51 <SV = 51> <Delay = 6.69>
ST_51 : [1/1] (1.30ns)   --->   Input mux for Operation 675 '%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14'
ST_51 : Operation 675 [4/4] (5.39ns)   --->   "%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14" [src/conv1.cpp:47]   --->   Operation 675 'fadd' 'y_assign' <Predicate = (ifzero)> <Delay = 5.39> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 52> <Delay = 6.43>
ST_52 : Operation 676 [3/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14" [src/conv1.cpp:47]   --->   Operation 676 'fadd' 'y_assign' <Predicate = (ifzero)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 53> <Delay = 6.43>
ST_53 : Operation 677 [2/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14" [src/conv1.cpp:47]   --->   Operation 677 'fadd' 'y_assign' <Predicate = (ifzero)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 54> <Delay = 6.43>
ST_54 : Operation 678 [1/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14" [src/conv1.cpp:47]   --->   Operation 678 'fadd' 'y_assign' <Predicate = (ifzero)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 55> <Delay = 3.15>
ST_55 : Operation 679 [1/1] (0.00ns)   --->   "%data_28 = bitcast i32 %y_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 679 'bitcast' 'data_28' <Predicate = (ifzero)> <Delay = 0.00>
ST_55 : Operation 680 [1/1] (0.00ns)   --->   "%y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_28, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 680 'partselect' 'y_fp_exp' <Predicate = (ifzero)> <Delay = 0.00>
ST_55 : Operation 681 [1/1] (0.00ns)   --->   "%y_fp_sig = trunc i32 %data_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 681 'trunc' 'y_fp_sig' <Predicate = (ifzero)> <Delay = 0.00>
ST_55 : Operation 682 [1/1] (0.76ns)   --->   "%icmp_ln25 = icmp_eq  i8 %y_fp_exp, i8 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 682 'icmp' 'icmp_ln25' <Predicate = (ifzero)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 683 [1/1] (0.92ns)   --->   "%icmp_ln25_8 = icmp_eq  i23 %y_fp_sig, i23 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 683 'icmp' 'icmp_ln25_8' <Predicate = (ifzero)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 684 'and' 'and_ln25' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 685 [1/1] (0.76ns)   --->   "%icmp_ln18_16 = icmp_eq  i8 %y_fp_exp, i8 255" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:28->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 685 'icmp' 'icmp_ln18_16' <Predicate = (ifzero)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%xor_ln18 = xor i1 %icmp_ln25_8, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 686 'xor' 'xor_ln18' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 687 [1/1] (1.01ns)   --->   "%ymaggreater = icmp_sgt  i32 %data_28, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 687 'icmp' 'ymaggreater' <Predicate = (ifzero)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%res = select i1 %ymaggreater, i32 %y_assign, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 688 'select' 'res' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 689 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %and_ln25, i32 %y_assign, i32 %res" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 689 'select' 'select_ln25' <Predicate = (ifzero)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%and_ln18 = and i1 %icmp_ln18_16, i1 %xor_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 690 'and' 'and_ln18' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 691 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_3 = select i1 %and_ln18, i32 0, i32 %select_ln25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 691 'select' 'res_3' <Predicate = (ifzero)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 692 [1/1] (1.23ns)   --->   "%store_ln47 = store i32 %res_3, i22 %layer1_output_addr" [src/conv1.cpp:47]   --->   Operation 692 'store' 'store_ln47' <Predicate = (ifzero)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_55 : Operation 693 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 693 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 56 <SV = 50> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
convolution           (alloca           ) [ 011111111111111111111111111111111111111111111111111000000]
kernel_x              (alloca           ) [ 011111111111111111111111111111111111110000000000000000000]
out_feat_x            (alloca           ) [ 011000000000000000000000000000000000000000000000000000000]
indvar_flatten        (alloca           ) [ 011111111111111111111111111111111111110000000000000000000]
out_feat_y            (alloca           ) [ 011110000000000000000000000000000000000000000000000000000]
indvar_flatten15      (alloca           ) [ 011000000000000000000000000000000000000000000000000000000]
out_feat              (alloca           ) [ 011000000000000000000000000000000000000000000000000000000]
indvar_flatten48      (alloca           ) [ 011111000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
br_ln14               (br               ) [ 000000000000000000000000000000000000000000000000000000000]
indvar_flatten_load   (load             ) [ 010111111111111111111111111111111111110000000000000000000]
out_feat_y_2          (load             ) [ 000100000000000000000000000000000000000000000000000000000]
indvar_flatten15_load (load             ) [ 000000000000000000000000000000000000000000000000000000000]
indvar_flatten48_load (load             ) [ 000111000000000000000000000000000000000000000000000000000]
zext_ln39             (zext             ) [ 000111000000000000000000000000000000000000000000000000000]
icmp_ln14             (icmp             ) [ 011111111111111111111111111111111111110000000000000000000]
br_ln14               (br               ) [ 000000000000000000000000000000000000000000000000000000000]
kernel_x_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000]
out_feat_x_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000]
out_feat_load         (load             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln14              (add              ) [ 000000000000000000000000000000000000000000000000000000000]
icmp_ln16             (icmp             ) [ 000111111111000000000000000000000000000000000000000000000]
select_ln14_1         (select           ) [ 011111111111111111111111111111111111111000000000000000000]
zext_ln42             (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
mul_ln42              (mul              ) [ 000111000000000000000000000000000000000000000000000000000]
add_ln42              (add              ) [ 000000000000000000000000000000000000000000000000000000000]
xor_ln14              (xor              ) [ 000000000000000000000000000000000000000000000000000000000]
icmp_ln31             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
and_ln14              (and              ) [ 000000000000000000000000000000000000000000000000000000000]
icmp_ln18             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
and_ln14_1            (and              ) [ 000111111111000000000000000000000000000000000000000000000]
or_ln16               (or               ) [ 010111111111111111111111111111111111110000000000000000000]
select_ln16           (select           ) [ 000000000000000000000000000000000000000000000000000000000]
xor_ln16              (xor              ) [ 000000000000000000000000000000000000000000000000000000000]
or_ln16_1             (or               ) [ 000000000000000000000000000000000000000000000000000000000]
and_ln16              (and              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln18              (add              ) [ 000000000000000000000000000000000000000000000000000000000]
or_ln18               (or               ) [ 000000000000000000000000000000000000000000000000000000000]
or_ln18_15            (or               ) [ 000111111111111100000000000000000000000000000000000000000]
select_ln18_12        (select           ) [ 010111111111111111111111111111111111110000000000000000000]
select_ln18_16        (select           ) [ 011111111111111111111111111111111111111000000000000000000]
zext_ln42_1           (zext             ) [ 000111000000000000000000000000000000000000000000000000000]
add_ln42_8            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_2           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr    (getelementptr    ) [ 000100000000000000000000000000000000000000000000000000000]
add_ln42_9            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_3           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr_1  (getelementptr    ) [ 000100000000000000000000000000000000000000000000000000000]
add_ln16_1            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln16_3         (select           ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln16            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln18            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln14           (select           ) [ 000010000000000000000000000000000000000000000000000000000]
add_ln42_1            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_2            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln16              (add              ) [ 000011111000000000000000000000000000000000000000000000000]
select_ln18_18_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_10           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_4           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr_2  (getelementptr    ) [ 000010000000000000000000000000000000000000000000000000000]
add_ln42_11           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_5           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr_3  (getelementptr    ) [ 000010000000000000000000000000000000000000000000000000000]
zext_ln1432_2         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln1432_13         (add              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln1432           (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln1432            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln1432_4         (sext             ) [ 000011100000000000000000000000000000000000000000000000000]
conv1_weights_load    (load             ) [ 000011111111100000000000000000000000000000000000000000000]
conv1_weights_load_1  (load             ) [ 000011111111111000000000000000000000000000000000000000000]
add_ln42_3            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_4            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln16_1         (select           ) [ 011001111111111111111111111111111111111000000000000000000]
zext_ln1432           (zext             ) [ 000001111111100000000000000000000000000000000000000000000]
add_ln42_12           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_6           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr_4  (getelementptr    ) [ 000001000000000000000000000000000000000000000000000000000]
add_ln42_13           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_7           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr_5  (getelementptr    ) [ 000001000000000000000000000000000000000000000000000000000]
add_ln1432_5          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln1432_5         (sext             ) [ 000001110000000000000000000000000000000000000000000000000]
conv1_weights_load_2  (load             ) [ 000001111111111110000000000000000000000000000000000000000]
conv1_weights_load_3  (load             ) [ 000001111111111111100000000000000000000000000000000000000]
store_ln16            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
x_assign_15_4         (sitodp           ) [ 000000111111000000000000000000000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln14_1            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_5            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_6            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_7            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_14           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_8           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr_6  (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000]
add_ln42_15           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_9           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr_7  (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000]
add_ln42_16           (add              ) [ 000000100000000000000000000000000000000000000000000000000]
add_ln1432_6          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln1432_6         (sext             ) [ 000000111000000000000000000000000000000000000000000000000]
conv1_weights_load_4  (load             ) [ 000000111111111111111000000000000000000000000000000000000]
conv1_weights_load_5  (load             ) [ 000000111111111111111110000000000000000000000000000000000]
store_ln14            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_10          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_weights_addr_8  (getelementptr    ) [ 000000010000000000000000000000000000000000000000000000000]
x_assign              (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000]
p_x_assign            (call             ) [ 000000010000000000000000000000000000000000000000000000000]
add_ln1432_7          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln1432_7         (sext             ) [ 000000011100000000000000000000000000000000000000000000000]
conv1_weights_load_6  (load             ) [ 000000011111111111111111100000000000000000000000000000000]
conv1_weights_load_7  (load             ) [ 000000011111111111111111111000000000000000000000000000000]
dc                    (call             ) [ 000000000000000000000000000000000000000000000000000000000]
data                  (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
xs_sign               (bitselect        ) [ 000000001000000000000000000000000000000000000000000000000]
xs_exp                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
mantissa              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln15             (zext             ) [ 000000001000000000000000000000000000000000000000000000000]
zext_ln515            (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515             (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_40                (bitselect        ) [ 000000001000000000000000000000000000000000000000000000000]
sub_ln18              (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18             (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18           (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_12          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18             (zext             ) [ 000000001000000000000000000000000000000000000000000000000]
lshr_ln18             (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_41                (bitselect        ) [ 000000001000000000000000000000000000000000000000000000000]
x_assign_s            (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000]
p_x_assign_5          (call             ) [ 000000001000000000000000000000000000000000000000000000000]
add_ln1432_8          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln1432_8         (sext             ) [ 000000001110000000000000000000000000000000000000000000000]
conv1_weights_load_8  (load             ) [ 000000001111111111111111111110000000000000000000000000000]
zext_ln39_1           (zext             ) [ 000000000111000000000000000000000000000000000000000000000]
shl_ln18              (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21             (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_s                 (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
val                   (select           ) [ 000000000000000000000000000000000000000000000000000000000]
result_10             (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
result                (select           ) [ 000000000111111111111111111000000000000000000000000000000]
x_assign_1            (call             ) [ 000000000100000000000000000000000000000000000000000000000]
x_assign_15_1         (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000]
p_x_assign_5_1        (call             ) [ 000000000100000000000000000000000000000000000000000000000]
bitcast_ln488         (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_42                (bitselect        ) [ 000000000010000000000000000000000000000000000000000000000]
xs_exp_s              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534_8         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_11_cast    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_11         (zext             ) [ 000000000010000000000000000000000000000000000000000000000]
zext_ln515_12         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515_6           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_43                (bitselect        ) [ 000000000010000000000000000000000000000000000000000000000]
sub_ln18_6            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_13          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_13        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_14          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18_6           (zext             ) [ 000000000010000000000000000000000000000000000000000000000]
lshr_ln18_6           (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_44                (bitselect        ) [ 000000000010000000000000000000000000000000000000000000000]
x_assign_19_1         (call             ) [ 000000000011000000000000000000000000000000000000000000000]
x_assign_15_2         (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000]
p_x_assign_5_2        (call             ) [ 000000000010000000000000000000000000000000000000000000000]
add_ln1432_9          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln1432_3         (zext             ) [ 000000000011100000000000000000000000000000000000000000000]
shl_ln18_6            (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21_6           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_15                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_20        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln59              (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln59           (select           ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_11          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_16                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln42              (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_17           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_12          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr      (getelementptr    ) [ 000000000001000000000000000000000000000000000000000000000]
x_assign_19_2         (call             ) [ 000000000001110000000000000000000000000000000000000000000]
x_assign_15_3         (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000]
p_x_assign_5_3        (call             ) [ 000000000001000000000000000000000000000000000000000000000]
add_ln1432_10         (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln1432_4         (zext             ) [ 000000000001110000000000000000000000000000000000000000000]
select_ln14_2         (select           ) [ 000000000000000000000000000000000000000000000000000000000]
x_assign_15_4_mid1    (sitodp           ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln16_2         (select           ) [ 000000000000100000000000000000000000000000000000000000000]
input_ftmap_load      (load             ) [ 000000000000100000000000000000000000000000000000000000000]
bitcast_ln488_3       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_45                (bitselect        ) [ 000000000000100000000000000000000000000000000000000000000]
xs_exp_3_s            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534_9         (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_13_cast    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_13         (zext             ) [ 000000000000100000000000000000000000000000000000000000000]
zext_ln515_14         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515_7           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_46                (bitselect        ) [ 000000000000100000000000000000000000000000000000000000000]
sub_ln18_7            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_15          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_15        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_16          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18_7           (zext             ) [ 000000000000100000000000000000000000000000000000000000000]
lshr_ln18_7           (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_47                (bitselect        ) [ 000000000000100000000000000000000000000000000000000000000]
x_assign_19_3         (call             ) [ 000000000000111100000000000000000000000000000000000000000]
add_ln1432_11         (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln1432_5         (zext             ) [ 000000000000111000000000000000000000000000000000000000000]
bitcast_ln42          (bitcast          ) [ 000000000000011000000000000000000000000000000000000000000]
bitcast_ln42_1        (bitcast          ) [ 000000000000011000000000000000000000000000000000000000000]
shl_ln18_7            (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21_7           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_17                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_22        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln59_5            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln59_5         (select           ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_13          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_18                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln42_1            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_18           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_14          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr_1    (getelementptr    ) [ 000000000000010000000000000000000000000000000000000000000]
p_x_assign_5_4        (call             ) [ 000000000000000000000000000000000000000000000000000000000]
x_assign_19_4         (call             ) [ 000000000000011111000000000000000000000000000000000000000]
x_assign_15_5         (sitodp           ) [ 000000000000010000000000000000000000000000000000000000000]
add_ln1432_12         (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln1432_6         (zext             ) [ 000000000000011100000000000000000000000000000000000000000]
input_ftmap_load_1    (load             ) [ 000000000000001000000000000000000000000000000000000000000]
bitcast_ln488_4       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_48                (bitselect        ) [ 000000000000001000000000000000000000000000000000000000000]
xs_exp_3_1            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534_10        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_15_cast    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_15         (zext             ) [ 000000000000001000000000000000000000000000000000000000000]
zext_ln515_16         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515_8           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_49                (bitselect        ) [ 000000000000001000000000000000000000000000000000000000000]
sub_ln18_8            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_17          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_17        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_18          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18_8           (zext             ) [ 000000000000001000000000000000000000000000000000000000000]
lshr_ln18_8           (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_50                (bitselect        ) [ 000000000000001000000000000000000000000000000000000000000]
p_x_assign_5_5        (call             ) [ 000000000000000000000000000000000000000000000000000000000]
x_assign_19_5         (call             ) [ 000000000000001111110000000000000000000000000000000000000]
x_assign_15_6         (sitodp           ) [ 000000000000001000000000000000000000000000000000000000000]
mul                   (fmul             ) [ 000000000000000111100000000000000000000000000000000000000]
bitcast_ln42_9        (bitcast          ) [ 000000000000000110000000000000000000000000000000000000000]
bitcast_ln42_10       (bitcast          ) [ 000000000000000110000000000000000000000000000000000000000]
shl_ln18_8            (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21_8           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_19                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_24        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln59_6            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln59_6         (select           ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_15          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_20                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln42_2            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_19           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_16          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr_2    (getelementptr    ) [ 000000000000000100000000000000000000000000000000000000000]
p_x_assign_5_6        (call             ) [ 000000000000000000000000000000000000000000000000000000000]
x_assign_19_6         (call             ) [ 000000000000000111111100000000000000000000000000000000000]
x_assign_15_7         (sitodp           ) [ 000000000000000100000000000000000000000000000000000000000]
convolution_load      (load             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_14        (select           ) [ 000000000000000011100000000000000000000000000000000000000]
input_ftmap_load_2    (load             ) [ 000000000000000010000000000000000000000000000000000000000]
bitcast_ln488_5       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_51                (bitselect        ) [ 000000000000000010000000000000000000000000000000000000000]
xs_exp_3_2            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534_11        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_17_cast    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_17         (zext             ) [ 000000000000000010000000000000000000000000000000000000000]
zext_ln515_18         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515_9           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_52                (bitselect        ) [ 000000000000000010000000000000000000000000000000000000000]
sub_ln18_9            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_19          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_19        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_20          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18_9           (zext             ) [ 000000000000000010000000000000000000000000000000000000000]
lshr_ln18_9           (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_53                (bitselect        ) [ 000000000000000010000000000000000000000000000000000000000]
p_x_assign_5_7        (call             ) [ 000000000000000000000000000000000000000000000000000000000]
x_assign_19_7         (call             ) [ 000000000000000011111111000000000000000000000000000000000]
x_assign_15_8         (sitodp           ) [ 000000000000000010000000000000000000000000000000000000000]
mul_1                 (fmul             ) [ 000000000000000001111110000000000000000000000000000000000]
bitcast_ln42_2        (bitcast          ) [ 000000000000000001100000000000000000000000000000000000000]
bitcast_ln42_11       (bitcast          ) [ 000000000000000001100000000000000000000000000000000000000]
shl_ln18_9            (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21_9           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_21                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_26        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln59_7            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln59_7         (select           ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_17          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_22                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln42_3            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_20           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_18          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr_3    (getelementptr    ) [ 000000000000000001000000000000000000000000000000000000000]
p_x_assign_5_8        (call             ) [ 000000000000000000000000000000000000000000000000000000000]
x_assign_19_8         (call             ) [ 000000000000000001111111110000000000000000000000000000000]
input_ftmap_load_3    (load             ) [ 000000000000000000100000000000000000000000000000000000000]
bitcast_ln488_6       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_54                (bitselect        ) [ 000000000000000000100000000000000000000000000000000000000]
xs_exp_3_3            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534_12        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_19_cast    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_19         (zext             ) [ 000000000000000000100000000000000000000000000000000000000]
zext_ln515_20         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515_10          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_55                (bitselect        ) [ 000000000000000000100000000000000000000000000000000000000]
sub_ln18_10           (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_21          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_21        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_22          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18_10          (zext             ) [ 000000000000000000100000000000000000000000000000000000000]
lshr_ln18_10          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_56                (bitselect        ) [ 000000000000000000100000000000000000000000000000000000000]
convolution2          (fadd             ) [ 000000000000000000011110000000000000000000000000000000000]
mul_2                 (fmul             ) [ 000000000000000000011111111000000000000000000000000000000]
bitcast_ln42_3        (bitcast          ) [ 000000000000000000011000000000000000000000000000000000000]
bitcast_ln42_12       (bitcast          ) [ 000000000000000000011000000000000000000000000000000000000]
shl_ln18_10           (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21_10          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_23                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_28        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln59_8            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln59_8         (select           ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_19          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_24                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln42_4            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_21           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_20          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr_4    (getelementptr    ) [ 000000000000000000010000000000000000000000000000000000000]
input_ftmap_load_4    (load             ) [ 000000000000000000001000000000000000000000000000000000000]
bitcast_ln488_7       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_57                (bitselect        ) [ 000000000000000000001000000000000000000000000000000000000]
xs_exp_3_4            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534_13        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_21_cast    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_21         (zext             ) [ 000000000000000000001000000000000000000000000000000000000]
zext_ln515_22         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515_11          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_58                (bitselect        ) [ 000000000000000000001000000000000000000000000000000000000]
sub_ln18_11           (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_23          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_23        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_24          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18_11          (zext             ) [ 000000000000000000001000000000000000000000000000000000000]
lshr_ln18_11          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_59                (bitselect        ) [ 000000000000000000001000000000000000000000000000000000000]
mul_3                 (fmul             ) [ 000000000000000000000111111111100000000000000000000000000]
bitcast_ln42_4        (bitcast          ) [ 000000000000000000000110000000000000000000000000000000000]
bitcast_ln42_13       (bitcast          ) [ 000000000000000000000110000000000000000000000000000000000]
shl_ln18_11           (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21_11          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_25                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_30        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln59_9            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln59_9         (select           ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_21          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_26                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln42_5            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_22           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_22          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr_5    (getelementptr    ) [ 000000000000000000000100000000000000000000000000000000000]
input_ftmap_load_5    (load             ) [ 000000000000000000000010000000000000000000000000000000000]
bitcast_ln488_8       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_60                (bitselect        ) [ 000000000000000000000010000000000000000000000000000000000]
xs_exp_3_5            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534_14        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_23_cast    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_23         (zext             ) [ 000000000000000000000010000000000000000000000000000000000]
zext_ln515_24         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515_12          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_61                (bitselect        ) [ 000000000000000000000010000000000000000000000000000000000]
sub_ln18_12           (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_25          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_25        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_26          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18_12          (zext             ) [ 000000000000000000000010000000000000000000000000000000000]
lshr_ln18_12          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_62                (bitselect        ) [ 000000000000000000000010000000000000000000000000000000000]
convolution_1         (fadd             ) [ 000000000000000000000001111000000000000000000000000000000]
mul_4                 (fmul             ) [ 000000000000000000000001111111111110000000000000000000000]
bitcast_ln42_5        (bitcast          ) [ 000000000000000000000001100000000000000000000000000000000]
bitcast_ln42_14       (bitcast          ) [ 000000000000000000000001100000000000000000000000000000000]
shl_ln18_12           (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21_12          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_27                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_31        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln59_10           (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln59_10        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_23          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_28                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln42_6            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_23           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_24          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr_6    (getelementptr    ) [ 000000000000000000000001000000000000000000000000000000000]
input_ftmap_load_6    (load             ) [ 000000000000000000000000100000000000000000000000000000000]
bitcast_ln488_9       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_63                (bitselect        ) [ 000000000000000000000000100000000000000000000000000000000]
xs_exp_3_6            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534_15        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_25_cast    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_25         (zext             ) [ 000000000000000000000000100000000000000000000000000000000]
zext_ln515_26         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515_13          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_64                (bitselect        ) [ 000000000000000000000000100000000000000000000000000000000]
sub_ln18_13           (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_27          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_27        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_28          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18_13          (zext             ) [ 000000000000000000000000100000000000000000000000000000000]
lshr_ln18_13          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_65                (bitselect        ) [ 000000000000000000000000100000000000000000000000000000000]
mul_5                 (fmul             ) [ 011000000000000000000000011111111111111000000000000000000]
bitcast_ln42_6        (bitcast          ) [ 000000000000000000000000011000000000000000000000000000000]
bitcast_ln42_15       (bitcast          ) [ 000000000000000000000000011000000000000000000000000000000]
shl_ln18_13           (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21_13          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_29                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_32        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln59_11           (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln59_11        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_25          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_30                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln42_7            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_24           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_26          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr_7    (getelementptr    ) [ 000000000000000000000000010000000000000000000000000000000]
input_ftmap_load_7    (load             ) [ 000000000000000000000000001000000000000000000000000000000]
bitcast_ln488_10      (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_66                (bitselect        ) [ 000000000000000000000000001000000000000000000000000000000]
xs_exp_3_7            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln534_16        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_27_cast    (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln515_27         (zext             ) [ 000000000000000000000000001000000000000000000000000000000]
zext_ln515_28         (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln515_14          (add              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_67                (bitselect        ) [ 000000000000000000000000001000000000000000000000000000000]
sub_ln18_14           (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_29          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_29        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln18_30          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln18_14          (zext             ) [ 000000000000000000000000001000000000000000000000000000000]
lshr_ln18_14          (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_68                (bitselect        ) [ 000000000000000000000000001000000000000000000000000000000]
convolution_2         (fadd             ) [ 000000000000000000000000000111100000000000000000000000000]
mul_6                 (fmul             ) [ 011111100000000000000000000111111111111111100000000000000]
bitcast_ln42_7        (bitcast          ) [ 000000000000000000000000000110000000000000000000000000000]
bitcast_ln42_16       (bitcast          ) [ 000000000000000000000000000110000000000000000000000000000]
shl_ln18_14           (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln21_14          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_31                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_33        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln59_12           (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln59_12        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_27          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_32                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln42_8            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln42_25           (add              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln42_28          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
input_ftmap_addr_8    (getelementptr    ) [ 000000000000000000000000000100000000000000000000000000000]
input_ftmap_load_8    (load             ) [ 000000000000000000000000000010000000000000000000000000000]
mul_7                 (fmul             ) [ 011111111110000000000000000001111111111111111110000000000]
bitcast_ln42_8        (bitcast          ) [ 000000000000000000000000000001100000000000000000000000000]
bitcast_ln42_17       (bitcast          ) [ 000000000000000000000000000001100000000000000000000000000]
convolution_3         (fadd             ) [ 000000000000000000000000000000011110000000000000000000000]
mul_8                 (fmul             ) [ 011111111111111000000000000000011111111111111111111000000]
convolution_4         (fadd             ) [ 011000000000000000000000000000000001111000000000000000000]
add_ln31              (add              ) [ 000000000000000000000000000000000000000000000000000000000]
ifzero                (icmp             ) [ 001111111111111111111000000000000000001111111111111111111]
br_ln31               (br               ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln18_1            (add              ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln18_35        (select           ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln18            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln31            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln14             (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln47             (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln47_1           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln47              (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln42             (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
conv1_biases_addr     (getelementptr    ) [ 000100000000000000000000000000000000000100000000000000000]
zext_ln47_2           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln47              (add              ) [ 000000000000000000000000000000000000000000000000000000000]
sext_ln47             (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
trunc_ln47            (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
sub_ln47_1            (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln47_3           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
add_ln47_1            (add              ) [ 000111111111111000000000000000000000000111111111111000000]
convolution_s         (fadd             ) [ 000111100000000000000000000000000000000111100000000000000]
conv1_biases_load     (load             ) [ 000011111111111000000000000000000000000011111111111000000]
convolution_5         (fadd             ) [ 000000011110000000000000000000000000000000011110000000000]
convolution_7         (fadd             ) [ 000000000001111000000000000000000000000000000001111000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
bitcast_ln14          (bitcast          ) [ 000000000000000111110000000000000000000000000000000111101]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
zext_ln47_4           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
layer1_output_addr    (getelementptr    ) [ 000000000000000111111000000000000000000000000000000111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000]
specloopname_ln31     (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
convolution_8         (fadd             ) [ 000000000000000111110000000000000000000000000000000111101]
store_ln42            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000]
y_assign              (fadd             ) [ 000000000000000000001000000000000000000000000000000000010]
data_28               (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000]
y_fp_exp              (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
y_fp_sig              (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
icmp_ln25             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
icmp_ln25_8           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
and_ln25              (and              ) [ 000000000000000000000000000000000000000000000000000000000]
icmp_ln18_16          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
xor_ln18              (xor              ) [ 000000000000000000000000000000000000000000000000000000000]
ymaggreater           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
res                   (select           ) [ 000000000000000000000000000000000000000000000000000000000]
select_ln25           (select           ) [ 000000000000000000000000000000000000000000000000000000000]
and_ln18              (and              ) [ 000000000000000000000000000000000000000000000000000000000]
res_3                 (select           ) [ 000000000000000000000000000000000000000000000000000000000]
store_ln47            (store            ) [ 000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000000000000000000000000000000000]
ret_ln51              (ret              ) [ 000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_fmax<double>"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_fmin<double>"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_14_1_VITIS_LOOP_18_3_VITIS_LOOP_31_5_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_16_2_VITIS_LOOP_18_3_VITIS_LOOP_31_5_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_18_3_VITIS_LOOP_31_5_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="convolution_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="convolution/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="kernel_x_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_x/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="out_feat_x_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_feat_x/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="out_feat_y_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_feat_y/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten15_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten15/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="out_feat_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_feat/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten48_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten48/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv1_weights_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="13" slack="0"/>
<pin id="202" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="conv1_weights_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="13" slack="0"/>
<pin id="209" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="0"/>
<pin id="217" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="11"/>
<pin id="220" dir="1" index="7" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_weights_load/2 conv1_weights_load_1/2 conv1_weights_load_2/3 conv1_weights_load_3/3 conv1_weights_load_4/4 conv1_weights_load_5/4 conv1_weights_load_6/5 conv1_weights_load_7/5 conv1_weights_load_8/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="conv1_weights_addr_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="13" slack="0"/>
<pin id="227" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr_2/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv1_weights_addr_3_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="13" slack="0"/>
<pin id="234" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr_3/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="conv1_weights_addr_4_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="13" slack="0"/>
<pin id="243" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr_4/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv1_weights_addr_5_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="13" slack="0"/>
<pin id="250" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr_5/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="conv1_weights_addr_6_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="13" slack="0"/>
<pin id="259" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr_6/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv1_weights_addr_7_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="13" slack="0"/>
<pin id="266" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr_7/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="conv1_weights_addr_8_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="13" slack="0"/>
<pin id="275" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr_8/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="input_ftmap_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="16" slack="0"/>
<pin id="283" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr/10 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_ftmap_load/10 input_ftmap_load_1/12 input_ftmap_load_2/14 input_ftmap_load_3/16 input_ftmap_load_4/18 input_ftmap_load_5/20 input_ftmap_load_6/22 input_ftmap_load_7/24 input_ftmap_load_8/26 "/>
</bind>
</comp>

<comp id="292" class="1004" name="input_ftmap_addr_1_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="16" slack="0"/>
<pin id="296" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr_1/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_ftmap_addr_2_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="16" slack="0"/>
<pin id="304" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr_2/14 "/>
</bind>
</comp>

<comp id="308" class="1004" name="input_ftmap_addr_3_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="16" slack="0"/>
<pin id="312" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr_3/16 "/>
</bind>
</comp>

<comp id="316" class="1004" name="input_ftmap_addr_4_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="16" slack="0"/>
<pin id="320" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr_4/18 "/>
</bind>
</comp>

<comp id="324" class="1004" name="input_ftmap_addr_5_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr_5/20 "/>
</bind>
</comp>

<comp id="332" class="1004" name="input_ftmap_addr_6_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr_6/22 "/>
</bind>
</comp>

<comp id="340" class="1004" name="input_ftmap_addr_7_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="16" slack="0"/>
<pin id="344" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr_7/24 "/>
</bind>
</comp>

<comp id="348" class="1004" name="input_ftmap_addr_8_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="16" slack="0"/>
<pin id="352" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr_8/26 "/>
</bind>
</comp>

<comp id="356" class="1004" name="conv1_biases_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/38 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/38 "/>
</bind>
</comp>

<comp id="369" class="1004" name="layer1_output_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="22" slack="0"/>
<pin id="373" dir="1" index="3" bw="22" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/50 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln47_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="22" slack="6"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/55 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_generic_fmax_double_s_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="0" index="1" bw="64" slack="0"/>
<pin id="384" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_x_assign/6 p_x_assign_5/7 p_x_assign_5_1/8 p_x_assign_5_2/9 p_x_assign_5_3/10 p_x_assign_5_4/12 p_x_assign_5_5/13 p_x_assign_5_6/14 p_x_assign_5_7/15 p_x_assign_5_8/16 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_generic_fmin_double_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="dc/7 x_assign_1/8 x_assign_19_1/9 x_assign_19_2/10 x_assign_19_3/11 x_assign_19_4/12 x_assign_19_5/13 x_assign_19_6/14 x_assign_19_7/15 x_assign_19_8/16 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="convolution2/15 convolution_1/19 convolution_2/23 convolution_3/27 convolution_4/31 convolution_s/35 convolution_5/39 convolution_7/43 convolution_8/47 y_assign/51 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/12 mul_1/14 mul_2/16 mul_3/18 mul_4/20 mul_5/22 mul_6/24 mul_7/26 mul_8/28 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="x_assign_15_4/2 x_assign/3 x_assign_s/4 x_assign_15_1/5 x_assign_15_2/6 x_assign_15_3/7 x_assign_15_4_mid1/8 x_assign_15_5/9 x_assign_15_6/10 x_assign_15_7/11 x_assign_15_8/12 "/>
</bind>
</comp>

<comp id="404" class="1005" name="reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_15_4 x_assign_15_5 x_assign_15_6 x_assign_15_7 x_assign_15_8 "/>
</bind>
</comp>

<comp id="409" class="1005" name="reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign p_x_assign_5 p_x_assign_5_1 p_x_assign_5_2 p_x_assign_5_3 "/>
</bind>
</comp>

<comp id="414" class="1005" name="reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 x_assign_19_1 x_assign_19_3 x_assign_19_7 "/>
</bind>
</comp>

<comp id="418" class="1005" name="reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="3"/>
<pin id="420" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_19_2 x_assign_19_5 "/>
</bind>
</comp>

<comp id="422" class="1005" name="reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_load input_ftmap_load_1 input_ftmap_load_2 input_ftmap_load_3 input_ftmap_load_4 input_ftmap_load_5 input_ftmap_load_6 input_ftmap_load_7 input_ftmap_load_8 "/>
</bind>
</comp>

<comp id="426" class="1005" name="reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul_2 mul_6 "/>
</bind>
</comp>

<comp id="431" class="1005" name="reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="3"/>
<pin id="433" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_1 mul_4 "/>
</bind>
</comp>

<comp id="436" class="1005" name="reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convolution2 convolution_1 convolution_2 convolution_3 convolution_4 convolution_s convolution_5 convolution_7 "/>
</bind>
</comp>

<comp id="441" class="1005" name="reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="7"/>
<pin id="443" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_3 mul_8 "/>
</bind>
</comp>

<comp id="446" class="1005" name="reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convolution_8 y_assign "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln14_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="26" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln14_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="7" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln14_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="20" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln14_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln14_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="12" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln14_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln14_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln14_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="indvar_flatten_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="1"/>
<pin id="493" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="out_feat_y_2_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_feat_y_2/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="indvar_flatten15_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="20" slack="1"/>
<pin id="499" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten15_load/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="indvar_flatten48_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="26" slack="1"/>
<pin id="502" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten48_load/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln39_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln14_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="26" slack="0"/>
<pin id="510" dir="0" index="1" bw="26" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="kernel_x_load_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_x_load/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="out_feat_x_load_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_feat_x_load/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="out_feat_load_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="1"/>
<pin id="522" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_feat_load/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln14_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln16_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="20" slack="0"/>
<pin id="531" dir="0" index="1" bw="20" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln14_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="7" slack="0"/>
<pin id="538" dir="0" index="2" bw="7" slack="0"/>
<pin id="539" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln42_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="mul_ln42_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln42_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="0"/>
<pin id="555" dir="0" index="1" bw="5" slack="0"/>
<pin id="556" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="xor_ln14_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln31_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="0" index="1" bw="4" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln14_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln18_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="12" slack="0"/>
<pin id="579" dir="0" index="1" bw="12" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln14_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_1/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln16_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln16_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="0" index="2" bw="8" slack="0"/>
<pin id="599" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="xor_ln16_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln16_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_1/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="and_ln16_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln18_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln18_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln18_15_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_15/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln18_12_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="4" slack="0"/>
<pin id="642" dir="0" index="2" bw="4" slack="0"/>
<pin id="643" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_12/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln18_16_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="0" index="2" bw="8" slack="0"/>
<pin id="651" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_16/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln42_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln42_8_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="13" slack="0"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_8/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln42_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="13" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln42_9_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="13" slack="0"/>
<pin id="672" dir="0" index="1" bw="4" slack="0"/>
<pin id="673" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_9/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln42_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="13" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln16_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="20" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln16_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="20" slack="0"/>
<pin id="690" dir="0" index="2" bw="20" slack="0"/>
<pin id="691" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_3/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln14_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="7" slack="0"/>
<pin id="697" dir="0" index="1" bw="7" slack="1"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln16_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="20" slack="0"/>
<pin id="702" dir="0" index="1" bw="20" slack="1"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln18_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="0" index="1" bw="8" slack="1"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="select_ln14_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="0" index="2" bw="8" slack="1"/>
<pin id="714" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln42_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="13" slack="1"/>
<pin id="718" dir="0" index="1" bw="6" slack="0"/>
<pin id="719" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln42_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="13" slack="1"/>
<pin id="723" dir="0" index="1" bw="6" slack="0"/>
<pin id="724" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln16_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="select_ln18_18_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="1"/>
<pin id="734" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln18_18_cast/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln42_10_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="13" slack="0"/>
<pin id="737" dir="0" index="1" bw="4" slack="1"/>
<pin id="738" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_10/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln42_4_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="13" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_4/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln42_11_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="13" slack="0"/>
<pin id="747" dir="0" index="1" bw="4" slack="1"/>
<pin id="748" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_11/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln42_5_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="13" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_5/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln1432_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="1"/>
<pin id="757" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1432_2/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln1432_13_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="3" slack="0"/>
<pin id="761" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_13/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="sext_ln1432_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="0"/>
<pin id="766" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln1432_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="9" slack="0"/>
<pin id="770" dir="0" index="1" bw="4" slack="0"/>
<pin id="771" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sext_ln1432_4_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="10" slack="0"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432_4/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln42_3_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="13" slack="2"/>
<pin id="781" dir="0" index="1" bw="7" slack="0"/>
<pin id="782" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_3/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln42_4_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="13" slack="2"/>
<pin id="786" dir="0" index="1" bw="7" slack="0"/>
<pin id="787" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_4/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln16_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="2"/>
<pin id="791" dir="0" index="1" bw="8" slack="1"/>
<pin id="792" dir="0" index="2" bw="8" slack="1"/>
<pin id="793" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln1432_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1432/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln42_12_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="13" slack="0"/>
<pin id="800" dir="0" index="1" bw="4" slack="2"/>
<pin id="801" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_12/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln42_6_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="13" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_6/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln42_13_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="13" slack="0"/>
<pin id="810" dir="0" index="1" bw="4" slack="2"/>
<pin id="811" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_13/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln42_7_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="13" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_7/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln1432_5_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="3" slack="0"/>
<pin id="821" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_5/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_ln1432_5_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432_5/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="store_ln16_store_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="8" slack="3"/>
<pin id="832" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="add_ln14_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="26" slack="3"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln42_5_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="13" slack="3"/>
<pin id="841" dir="0" index="1" bw="7" slack="0"/>
<pin id="842" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_5/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln42_6_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="13" slack="3"/>
<pin id="846" dir="0" index="1" bw="7" slack="0"/>
<pin id="847" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_6/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln42_7_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="13" slack="3"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_7/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln42_14_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="13" slack="0"/>
<pin id="856" dir="0" index="1" bw="4" slack="3"/>
<pin id="857" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_14/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln42_8_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="13" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_8/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="add_ln42_15_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="13" slack="0"/>
<pin id="866" dir="0" index="1" bw="4" slack="3"/>
<pin id="867" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_15/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln42_9_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="13" slack="0"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_9/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln42_16_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="13" slack="0"/>
<pin id="876" dir="0" index="1" bw="4" slack="3"/>
<pin id="877" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_16/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln1432_6_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="1"/>
<pin id="881" dir="0" index="1" bw="3" slack="0"/>
<pin id="882" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_6/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="sext_ln1432_6_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="0"/>
<pin id="886" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432_6/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="store_ln14_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="26" slack="0"/>
<pin id="891" dir="0" index="1" bw="26" slack="4"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln42_10_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="13" slack="1"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_10/6 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln1432_7_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="2"/>
<pin id="900" dir="0" index="1" bw="2" slack="0"/>
<pin id="901" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_7/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln1432_7_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="9" slack="0"/>
<pin id="905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432_7/6 "/>
</bind>
</comp>

<comp id="908" class="1004" name="data_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="0"/>
<pin id="910" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/7 "/>
</bind>
</comp>

<comp id="912" class="1004" name="xs_sign_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="64" slack="0"/>
<pin id="915" dir="0" index="2" bw="7" slack="0"/>
<pin id="916" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/7 "/>
</bind>
</comp>

<comp id="920" class="1004" name="xs_exp_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="11" slack="0"/>
<pin id="922" dir="0" index="1" bw="64" slack="0"/>
<pin id="923" dir="0" index="2" bw="7" slack="0"/>
<pin id="924" dir="0" index="3" bw="7" slack="0"/>
<pin id="925" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/7 "/>
</bind>
</comp>

<comp id="930" class="1004" name="trunc_ln534_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="0"/>
<pin id="932" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="mantissa_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="54" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="0" index="2" bw="52" slack="0"/>
<pin id="938" dir="0" index="3" bw="1" slack="0"/>
<pin id="939" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/7 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln15_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="54" slack="0"/>
<pin id="946" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/7 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln515_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="11" slack="0"/>
<pin id="950" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/7 "/>
</bind>
</comp>

<comp id="952" class="1004" name="add_ln515_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="11" slack="0"/>
<pin id="954" dir="0" index="1" bw="11" slack="0"/>
<pin id="955" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/7 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_40_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="0"/>
<pin id="960" dir="0" index="1" bw="12" slack="0"/>
<pin id="961" dir="0" index="2" bw="5" slack="0"/>
<pin id="962" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/7 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sub_ln18_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="11" slack="0"/>
<pin id="968" dir="0" index="1" bw="11" slack="0"/>
<pin id="969" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sext_ln18_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="11" slack="0"/>
<pin id="974" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="select_ln18_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="12" slack="0"/>
<pin id="979" dir="0" index="2" bw="12" slack="0"/>
<pin id="980" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sext_ln18_12_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="12" slack="0"/>
<pin id="986" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_12/7 "/>
</bind>
</comp>

<comp id="988" class="1004" name="zext_ln18_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="12" slack="0"/>
<pin id="990" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="lshr_ln18_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="54" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_41_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="137" slack="0"/>
<pin id="1001" dir="0" index="2" bw="7" slack="0"/>
<pin id="1002" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/7 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="add_ln1432_8_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="3"/>
<pin id="1008" dir="0" index="1" bw="1" slack="0"/>
<pin id="1009" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_8/7 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sext_ln1432_8_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="9" slack="0"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1432_8/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln39_1_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="5"/>
<pin id="1018" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/8 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="shl_ln18_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="54" slack="1"/>
<pin id="1022" dir="0" index="1" bw="32" slack="1"/>
<pin id="1023" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/8 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln21_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/8 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_s_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="0"/>
<pin id="1029" dir="0" index="1" bw="137" slack="0"/>
<pin id="1030" dir="0" index="2" bw="7" slack="0"/>
<pin id="1031" dir="0" index="3" bw="8" slack="0"/>
<pin id="1032" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="val_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="1"/>
<pin id="1039" dir="0" index="1" bw="16" slack="0"/>
<pin id="1040" dir="0" index="2" bw="16" slack="0"/>
<pin id="1041" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/8 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="result_10_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="16" slack="0"/>
<pin id="1047" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_10/8 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="result_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="0" index="1" bw="16" slack="0"/>
<pin id="1053" dir="0" index="2" bw="16" slack="0"/>
<pin id="1054" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/8 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="bitcast_ln488_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="64" slack="1"/>
<pin id="1059" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln488/9 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_42_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="64" slack="0"/>
<pin id="1064" dir="0" index="2" bw="7" slack="0"/>
<pin id="1065" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="xs_exp_s_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="11" slack="0"/>
<pin id="1071" dir="0" index="1" bw="64" slack="0"/>
<pin id="1072" dir="0" index="2" bw="7" slack="0"/>
<pin id="1073" dir="0" index="3" bw="7" slack="0"/>
<pin id="1074" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_s/9 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="trunc_ln534_8_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="64" slack="0"/>
<pin id="1081" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_8/9 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="zext_ln515_11_cast_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="54" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="0" index="2" bw="52" slack="0"/>
<pin id="1087" dir="0" index="3" bw="1" slack="0"/>
<pin id="1088" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_11_cast/9 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln515_11_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="54" slack="0"/>
<pin id="1095" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_11/9 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="zext_ln515_12_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="11" slack="0"/>
<pin id="1099" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_12/9 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="add_ln515_6_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="11" slack="0"/>
<pin id="1103" dir="0" index="1" bw="11" slack="0"/>
<pin id="1104" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_6/9 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_43_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="12" slack="0"/>
<pin id="1110" dir="0" index="2" bw="5" slack="0"/>
<pin id="1111" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/9 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="sub_ln18_6_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="11" slack="0"/>
<pin id="1117" dir="0" index="1" bw="11" slack="0"/>
<pin id="1118" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_6/9 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln18_13_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="11" slack="0"/>
<pin id="1123" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_13/9 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="select_ln18_13_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="12" slack="0"/>
<pin id="1128" dir="0" index="2" bw="12" slack="0"/>
<pin id="1129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_13/9 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sext_ln18_14_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="12" slack="0"/>
<pin id="1135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_14/9 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="zext_ln18_6_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="12" slack="0"/>
<pin id="1139" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/9 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="lshr_ln18_6_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="54" slack="0"/>
<pin id="1143" dir="0" index="1" bw="32" slack="0"/>
<pin id="1144" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_6/9 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_44_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="137" slack="0"/>
<pin id="1150" dir="0" index="2" bw="7" slack="0"/>
<pin id="1151" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/9 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="add_ln1432_9_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="5"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_9/9 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="zext_ln1432_3_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="0"/>
<pin id="1162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1432_3/9 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="shl_ln18_6_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="54" slack="1"/>
<pin id="1167" dir="0" index="1" bw="32" slack="1"/>
<pin id="1168" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_6/10 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="zext_ln21_6_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_6/10 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp_15_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="0"/>
<pin id="1174" dir="0" index="1" bw="137" slack="0"/>
<pin id="1175" dir="0" index="2" bw="7" slack="0"/>
<pin id="1176" dir="0" index="3" bw="7" slack="0"/>
<pin id="1177" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="select_ln18_20_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="1"/>
<pin id="1184" dir="0" index="1" bw="8" slack="0"/>
<pin id="1185" dir="0" index="2" bw="8" slack="0"/>
<pin id="1186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_20/10 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sub_ln59_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="8" slack="0"/>
<pin id="1192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/10 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="select_ln59_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="1"/>
<pin id="1197" dir="0" index="1" bw="8" slack="0"/>
<pin id="1198" dir="0" index="2" bw="8" slack="0"/>
<pin id="1199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/10 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="zext_ln42_11_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="0"/>
<pin id="1204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_11/10 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_16_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="16" slack="0"/>
<pin id="1208" dir="0" index="1" bw="8" slack="0"/>
<pin id="1209" dir="0" index="2" bw="1" slack="0"/>
<pin id="1210" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="sub_ln42_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="16" slack="0"/>
<pin id="1216" dir="0" index="1" bw="8" slack="0"/>
<pin id="1217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/10 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="add_ln42_17_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="16" slack="0"/>
<pin id="1222" dir="0" index="1" bw="16" slack="2"/>
<pin id="1223" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_17/10 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="zext_ln42_12_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="0"/>
<pin id="1227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_12/10 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="add_ln1432_10_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="6"/>
<pin id="1232" dir="0" index="1" bw="3" slack="0"/>
<pin id="1233" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_10/10 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="zext_ln1432_4_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="9" slack="0"/>
<pin id="1237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1432_4/10 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="select_ln14_2_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="9"/>
<pin id="1242" dir="0" index="1" bw="64" slack="0"/>
<pin id="1243" dir="0" index="2" bw="64" slack="6"/>
<pin id="1244" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/11 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="select_ln16_2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="9"/>
<pin id="1249" dir="0" index="1" bw="64" slack="0"/>
<pin id="1250" dir="0" index="2" bw="64" slack="0"/>
<pin id="1251" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_2/11 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="bitcast_ln488_3_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="64" slack="2"/>
<pin id="1256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln488_3/11 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_45_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="0"/>
<pin id="1260" dir="0" index="1" bw="64" slack="0"/>
<pin id="1261" dir="0" index="2" bw="7" slack="0"/>
<pin id="1262" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/11 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="xs_exp_3_s_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="11" slack="0"/>
<pin id="1268" dir="0" index="1" bw="64" slack="0"/>
<pin id="1269" dir="0" index="2" bw="7" slack="0"/>
<pin id="1270" dir="0" index="3" bw="7" slack="0"/>
<pin id="1271" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3_s/11 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="trunc_ln534_9_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="64" slack="0"/>
<pin id="1278" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_9/11 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="zext_ln515_13_cast_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="54" slack="0"/>
<pin id="1282" dir="0" index="1" bw="1" slack="0"/>
<pin id="1283" dir="0" index="2" bw="52" slack="0"/>
<pin id="1284" dir="0" index="3" bw="1" slack="0"/>
<pin id="1285" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_13_cast/11 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="zext_ln515_13_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="54" slack="0"/>
<pin id="1292" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_13/11 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="zext_ln515_14_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="11" slack="0"/>
<pin id="1296" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_14/11 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="add_ln515_7_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="11" slack="0"/>
<pin id="1300" dir="0" index="1" bw="11" slack="0"/>
<pin id="1301" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_7/11 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="tmp_46_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="0"/>
<pin id="1306" dir="0" index="1" bw="12" slack="0"/>
<pin id="1307" dir="0" index="2" bw="5" slack="0"/>
<pin id="1308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/11 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="sub_ln18_7_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="11" slack="0"/>
<pin id="1314" dir="0" index="1" bw="11" slack="0"/>
<pin id="1315" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_7/11 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="sext_ln18_15_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="11" slack="0"/>
<pin id="1320" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_15/11 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="select_ln18_15_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="0"/>
<pin id="1324" dir="0" index="1" bw="12" slack="0"/>
<pin id="1325" dir="0" index="2" bw="12" slack="0"/>
<pin id="1326" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_15/11 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="sext_ln18_16_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="12" slack="0"/>
<pin id="1332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_16/11 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="zext_ln18_7_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="12" slack="0"/>
<pin id="1336" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/11 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="lshr_ln18_7_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="54" slack="0"/>
<pin id="1340" dir="0" index="1" bw="32" slack="0"/>
<pin id="1341" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_7/11 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="tmp_47_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="0"/>
<pin id="1346" dir="0" index="1" bw="137" slack="0"/>
<pin id="1347" dir="0" index="2" bw="7" slack="0"/>
<pin id="1348" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/11 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="add_ln1432_11_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="8" slack="7"/>
<pin id="1354" dir="0" index="1" bw="3" slack="0"/>
<pin id="1355" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_11/11 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="zext_ln1432_5_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="9" slack="0"/>
<pin id="1359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1432_5/11 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="bitcast_ln42_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="9"/>
<pin id="1364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42/12 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="bitcast_ln42_1_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="1"/>
<pin id="1368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_1/12 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="shl_ln18_7_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="54" slack="1"/>
<pin id="1373" dir="0" index="1" bw="32" slack="1"/>
<pin id="1374" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_7/12 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="zext_ln21_7_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_7/12 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="tmp_17_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="0"/>
<pin id="1380" dir="0" index="1" bw="137" slack="0"/>
<pin id="1381" dir="0" index="2" bw="7" slack="0"/>
<pin id="1382" dir="0" index="3" bw="7" slack="0"/>
<pin id="1383" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="select_ln18_22_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="1"/>
<pin id="1390" dir="0" index="1" bw="8" slack="0"/>
<pin id="1391" dir="0" index="2" bw="8" slack="0"/>
<pin id="1392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_22/12 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="sub_ln59_5_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="0"/>
<pin id="1397" dir="0" index="1" bw="8" slack="0"/>
<pin id="1398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_5/12 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="select_ln59_5_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="0" index="1" bw="8" slack="0"/>
<pin id="1404" dir="0" index="2" bw="8" slack="0"/>
<pin id="1405" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_5/12 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="zext_ln42_13_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="8" slack="0"/>
<pin id="1410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_13/12 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="tmp_18_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="16" slack="0"/>
<pin id="1414" dir="0" index="1" bw="8" slack="0"/>
<pin id="1415" dir="0" index="2" bw="1" slack="0"/>
<pin id="1416" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/12 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="sub_ln42_1_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="16" slack="0"/>
<pin id="1422" dir="0" index="1" bw="8" slack="0"/>
<pin id="1423" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_1/12 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="add_ln42_18_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="16" slack="0"/>
<pin id="1428" dir="0" index="1" bw="16" slack="4"/>
<pin id="1429" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_18/12 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="zext_ln42_14_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="16" slack="0"/>
<pin id="1433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_14/12 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="add_ln1432_12_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="8" slack="8"/>
<pin id="1438" dir="0" index="1" bw="4" slack="0"/>
<pin id="1439" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1432_12/12 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="zext_ln1432_6_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="9" slack="0"/>
<pin id="1443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1432_6/12 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="bitcast_ln488_4_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="64" slack="3"/>
<pin id="1448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln488_4/13 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="tmp_48_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="0"/>
<pin id="1452" dir="0" index="1" bw="64" slack="0"/>
<pin id="1453" dir="0" index="2" bw="7" slack="0"/>
<pin id="1454" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/13 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="xs_exp_3_1_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="11" slack="0"/>
<pin id="1460" dir="0" index="1" bw="64" slack="0"/>
<pin id="1461" dir="0" index="2" bw="7" slack="0"/>
<pin id="1462" dir="0" index="3" bw="7" slack="0"/>
<pin id="1463" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3_1/13 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="trunc_ln534_10_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="64" slack="0"/>
<pin id="1470" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_10/13 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="zext_ln515_15_cast_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="54" slack="0"/>
<pin id="1474" dir="0" index="1" bw="1" slack="0"/>
<pin id="1475" dir="0" index="2" bw="52" slack="0"/>
<pin id="1476" dir="0" index="3" bw="1" slack="0"/>
<pin id="1477" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_15_cast/13 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="zext_ln515_15_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="54" slack="0"/>
<pin id="1484" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_15/13 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="zext_ln515_16_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="11" slack="0"/>
<pin id="1488" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_16/13 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="add_ln515_8_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="11" slack="0"/>
<pin id="1492" dir="0" index="1" bw="11" slack="0"/>
<pin id="1493" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_8/13 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="tmp_49_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="0"/>
<pin id="1498" dir="0" index="1" bw="12" slack="0"/>
<pin id="1499" dir="0" index="2" bw="5" slack="0"/>
<pin id="1500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/13 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="sub_ln18_8_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="11" slack="0"/>
<pin id="1506" dir="0" index="1" bw="11" slack="0"/>
<pin id="1507" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_8/13 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="sext_ln18_17_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="11" slack="0"/>
<pin id="1512" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_17/13 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="select_ln18_17_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="0"/>
<pin id="1516" dir="0" index="1" bw="12" slack="0"/>
<pin id="1517" dir="0" index="2" bw="12" slack="0"/>
<pin id="1518" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_17/13 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="sext_ln18_18_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="12" slack="0"/>
<pin id="1524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_18/13 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="zext_ln18_8_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="12" slack="0"/>
<pin id="1528" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_8/13 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="lshr_ln18_8_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="54" slack="0"/>
<pin id="1532" dir="0" index="1" bw="32" slack="0"/>
<pin id="1533" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_8/13 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="tmp_50_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="0"/>
<pin id="1538" dir="0" index="1" bw="137" slack="0"/>
<pin id="1539" dir="0" index="2" bw="7" slack="0"/>
<pin id="1540" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/13 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="bitcast_ln42_9_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="11"/>
<pin id="1546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_9/14 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="bitcast_ln42_10_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="1"/>
<pin id="1550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_10/14 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="shl_ln18_8_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="54" slack="1"/>
<pin id="1555" dir="0" index="1" bw="32" slack="1"/>
<pin id="1556" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_8/14 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="zext_ln21_8_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="1"/>
<pin id="1559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_8/14 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="tmp_19_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="8" slack="0"/>
<pin id="1562" dir="0" index="1" bw="137" slack="0"/>
<pin id="1563" dir="0" index="2" bw="7" slack="0"/>
<pin id="1564" dir="0" index="3" bw="7" slack="0"/>
<pin id="1565" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="select_ln18_24_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="1"/>
<pin id="1572" dir="0" index="1" bw="8" slack="0"/>
<pin id="1573" dir="0" index="2" bw="8" slack="0"/>
<pin id="1574" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_24/14 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="sub_ln59_6_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="0"/>
<pin id="1579" dir="0" index="1" bw="8" slack="0"/>
<pin id="1580" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_6/14 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="select_ln59_6_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="1"/>
<pin id="1585" dir="0" index="1" bw="8" slack="0"/>
<pin id="1586" dir="0" index="2" bw="8" slack="0"/>
<pin id="1587" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_6/14 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="zext_ln42_15_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="8" slack="0"/>
<pin id="1592" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_15/14 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="tmp_20_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="16" slack="0"/>
<pin id="1596" dir="0" index="1" bw="8" slack="0"/>
<pin id="1597" dir="0" index="2" bw="1" slack="0"/>
<pin id="1598" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="sub_ln42_2_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="16" slack="0"/>
<pin id="1604" dir="0" index="1" bw="8" slack="0"/>
<pin id="1605" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_2/14 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="add_ln42_19_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="16" slack="0"/>
<pin id="1610" dir="0" index="1" bw="16" slack="6"/>
<pin id="1611" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_19/14 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="zext_ln42_16_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="16" slack="0"/>
<pin id="1615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_16/14 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="convolution_load_load_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="14"/>
<pin id="1620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_load/15 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="select_ln18_14_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="1" slack="13"/>
<pin id="1623" dir="0" index="1" bw="32" slack="0"/>
<pin id="1624" dir="0" index="2" bw="32" slack="0"/>
<pin id="1625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_14/15 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="bitcast_ln488_5_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="64" slack="4"/>
<pin id="1631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln488_5/15 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="tmp_51_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="1" slack="0"/>
<pin id="1635" dir="0" index="1" bw="64" slack="0"/>
<pin id="1636" dir="0" index="2" bw="7" slack="0"/>
<pin id="1637" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/15 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="xs_exp_3_2_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="11" slack="0"/>
<pin id="1643" dir="0" index="1" bw="64" slack="0"/>
<pin id="1644" dir="0" index="2" bw="7" slack="0"/>
<pin id="1645" dir="0" index="3" bw="7" slack="0"/>
<pin id="1646" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3_2/15 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="trunc_ln534_11_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="64" slack="0"/>
<pin id="1653" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_11/15 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="zext_ln515_17_cast_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="54" slack="0"/>
<pin id="1657" dir="0" index="1" bw="1" slack="0"/>
<pin id="1658" dir="0" index="2" bw="52" slack="0"/>
<pin id="1659" dir="0" index="3" bw="1" slack="0"/>
<pin id="1660" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_17_cast/15 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="zext_ln515_17_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="54" slack="0"/>
<pin id="1667" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_17/15 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="zext_ln515_18_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="11" slack="0"/>
<pin id="1671" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_18/15 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="add_ln515_9_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="11" slack="0"/>
<pin id="1675" dir="0" index="1" bw="11" slack="0"/>
<pin id="1676" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_9/15 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="tmp_52_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="0"/>
<pin id="1681" dir="0" index="1" bw="12" slack="0"/>
<pin id="1682" dir="0" index="2" bw="5" slack="0"/>
<pin id="1683" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/15 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="sub_ln18_9_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="11" slack="0"/>
<pin id="1689" dir="0" index="1" bw="11" slack="0"/>
<pin id="1690" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_9/15 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="sext_ln18_19_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="11" slack="0"/>
<pin id="1695" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_19/15 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="select_ln18_19_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="1" slack="0"/>
<pin id="1699" dir="0" index="1" bw="12" slack="0"/>
<pin id="1700" dir="0" index="2" bw="12" slack="0"/>
<pin id="1701" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_19/15 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="sext_ln18_20_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="12" slack="0"/>
<pin id="1707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_20/15 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="zext_ln18_9_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="12" slack="0"/>
<pin id="1711" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_9/15 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="lshr_ln18_9_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="54" slack="0"/>
<pin id="1715" dir="0" index="1" bw="32" slack="0"/>
<pin id="1716" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_9/15 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="tmp_53_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="1" slack="0"/>
<pin id="1721" dir="0" index="1" bw="137" slack="0"/>
<pin id="1722" dir="0" index="2" bw="7" slack="0"/>
<pin id="1723" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/15 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="bitcast_ln42_2_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="32" slack="12"/>
<pin id="1729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_2/16 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="bitcast_ln42_11_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="32" slack="1"/>
<pin id="1733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_11/16 "/>
</bind>
</comp>

<comp id="1736" class="1004" name="shl_ln18_9_fu_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="54" slack="1"/>
<pin id="1738" dir="0" index="1" bw="32" slack="1"/>
<pin id="1739" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_9/16 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="zext_ln21_9_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="1" slack="1"/>
<pin id="1742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_9/16 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="tmp_21_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="8" slack="0"/>
<pin id="1745" dir="0" index="1" bw="137" slack="0"/>
<pin id="1746" dir="0" index="2" bw="7" slack="0"/>
<pin id="1747" dir="0" index="3" bw="7" slack="0"/>
<pin id="1748" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/16 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="select_ln18_26_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="1"/>
<pin id="1755" dir="0" index="1" bw="8" slack="0"/>
<pin id="1756" dir="0" index="2" bw="8" slack="0"/>
<pin id="1757" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_26/16 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="sub_ln59_7_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="0"/>
<pin id="1762" dir="0" index="1" bw="8" slack="0"/>
<pin id="1763" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_7/16 "/>
</bind>
</comp>

<comp id="1766" class="1004" name="select_ln59_7_fu_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="1" slack="1"/>
<pin id="1768" dir="0" index="1" bw="8" slack="0"/>
<pin id="1769" dir="0" index="2" bw="8" slack="0"/>
<pin id="1770" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_7/16 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="zext_ln42_17_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="8" slack="0"/>
<pin id="1775" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_17/16 "/>
</bind>
</comp>

<comp id="1777" class="1004" name="tmp_22_fu_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="16" slack="0"/>
<pin id="1779" dir="0" index="1" bw="8" slack="0"/>
<pin id="1780" dir="0" index="2" bw="1" slack="0"/>
<pin id="1781" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/16 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="sub_ln42_3_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="16" slack="0"/>
<pin id="1787" dir="0" index="1" bw="8" slack="0"/>
<pin id="1788" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_3/16 "/>
</bind>
</comp>

<comp id="1791" class="1004" name="add_ln42_20_fu_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="16" slack="0"/>
<pin id="1793" dir="0" index="1" bw="16" slack="8"/>
<pin id="1794" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_20/16 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="zext_ln42_18_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="16" slack="0"/>
<pin id="1798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_18/16 "/>
</bind>
</comp>

<comp id="1801" class="1004" name="bitcast_ln488_6_fu_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="64" slack="5"/>
<pin id="1803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln488_6/17 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="tmp_54_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="1" slack="0"/>
<pin id="1806" dir="0" index="1" bw="64" slack="0"/>
<pin id="1807" dir="0" index="2" bw="7" slack="0"/>
<pin id="1808" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/17 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="xs_exp_3_3_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="11" slack="0"/>
<pin id="1814" dir="0" index="1" bw="64" slack="0"/>
<pin id="1815" dir="0" index="2" bw="7" slack="0"/>
<pin id="1816" dir="0" index="3" bw="7" slack="0"/>
<pin id="1817" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3_3/17 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="trunc_ln534_12_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="64" slack="0"/>
<pin id="1824" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_12/17 "/>
</bind>
</comp>

<comp id="1826" class="1004" name="zext_ln515_19_cast_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="54" slack="0"/>
<pin id="1828" dir="0" index="1" bw="1" slack="0"/>
<pin id="1829" dir="0" index="2" bw="52" slack="0"/>
<pin id="1830" dir="0" index="3" bw="1" slack="0"/>
<pin id="1831" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_19_cast/17 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="zext_ln515_19_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="54" slack="0"/>
<pin id="1838" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_19/17 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="zext_ln515_20_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="11" slack="0"/>
<pin id="1842" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_20/17 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="add_ln515_10_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="11" slack="0"/>
<pin id="1846" dir="0" index="1" bw="11" slack="0"/>
<pin id="1847" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_10/17 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="tmp_55_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="1" slack="0"/>
<pin id="1852" dir="0" index="1" bw="12" slack="0"/>
<pin id="1853" dir="0" index="2" bw="5" slack="0"/>
<pin id="1854" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/17 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="sub_ln18_10_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="11" slack="0"/>
<pin id="1860" dir="0" index="1" bw="11" slack="0"/>
<pin id="1861" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_10/17 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="sext_ln18_21_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="11" slack="0"/>
<pin id="1866" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_21/17 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="select_ln18_21_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="1" slack="0"/>
<pin id="1870" dir="0" index="1" bw="12" slack="0"/>
<pin id="1871" dir="0" index="2" bw="12" slack="0"/>
<pin id="1872" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_21/17 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="sext_ln18_22_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="12" slack="0"/>
<pin id="1878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_22/17 "/>
</bind>
</comp>

<comp id="1880" class="1004" name="zext_ln18_10_fu_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="12" slack="0"/>
<pin id="1882" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_10/17 "/>
</bind>
</comp>

<comp id="1884" class="1004" name="lshr_ln18_10_fu_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="54" slack="0"/>
<pin id="1886" dir="0" index="1" bw="32" slack="0"/>
<pin id="1887" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_10/17 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="tmp_56_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="1" slack="0"/>
<pin id="1892" dir="0" index="1" bw="137" slack="0"/>
<pin id="1893" dir="0" index="2" bw="7" slack="0"/>
<pin id="1894" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/17 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="bitcast_ln42_3_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="32" slack="14"/>
<pin id="1900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_3/18 "/>
</bind>
</comp>

<comp id="1902" class="1004" name="bitcast_ln42_12_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="32" slack="1"/>
<pin id="1904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_12/18 "/>
</bind>
</comp>

<comp id="1907" class="1004" name="shl_ln18_10_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="54" slack="1"/>
<pin id="1909" dir="0" index="1" bw="32" slack="1"/>
<pin id="1910" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_10/18 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="zext_ln21_10_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="1" slack="1"/>
<pin id="1913" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_10/18 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="tmp_23_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="8" slack="0"/>
<pin id="1916" dir="0" index="1" bw="137" slack="0"/>
<pin id="1917" dir="0" index="2" bw="7" slack="0"/>
<pin id="1918" dir="0" index="3" bw="7" slack="0"/>
<pin id="1919" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/18 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="select_ln18_28_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="1" slack="1"/>
<pin id="1926" dir="0" index="1" bw="8" slack="0"/>
<pin id="1927" dir="0" index="2" bw="8" slack="0"/>
<pin id="1928" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_28/18 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="sub_ln59_8_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="1" slack="0"/>
<pin id="1933" dir="0" index="1" bw="8" slack="0"/>
<pin id="1934" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_8/18 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="select_ln59_8_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="1" slack="1"/>
<pin id="1939" dir="0" index="1" bw="8" slack="0"/>
<pin id="1940" dir="0" index="2" bw="8" slack="0"/>
<pin id="1941" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_8/18 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="zext_ln42_19_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="8" slack="0"/>
<pin id="1946" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_19/18 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="tmp_24_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="16" slack="0"/>
<pin id="1950" dir="0" index="1" bw="8" slack="0"/>
<pin id="1951" dir="0" index="2" bw="1" slack="0"/>
<pin id="1952" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/18 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="sub_ln42_4_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="16" slack="0"/>
<pin id="1958" dir="0" index="1" bw="8" slack="0"/>
<pin id="1959" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_4/18 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="add_ln42_21_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="16" slack="0"/>
<pin id="1964" dir="0" index="1" bw="16" slack="10"/>
<pin id="1965" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_21/18 "/>
</bind>
</comp>

<comp id="1967" class="1004" name="zext_ln42_20_fu_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="16" slack="0"/>
<pin id="1969" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_20/18 "/>
</bind>
</comp>

<comp id="1972" class="1004" name="bitcast_ln488_7_fu_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="64" slack="6"/>
<pin id="1974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln488_7/19 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="tmp_57_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="1" slack="0"/>
<pin id="1978" dir="0" index="1" bw="64" slack="0"/>
<pin id="1979" dir="0" index="2" bw="7" slack="0"/>
<pin id="1980" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/19 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="xs_exp_3_4_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="11" slack="0"/>
<pin id="1986" dir="0" index="1" bw="64" slack="0"/>
<pin id="1987" dir="0" index="2" bw="7" slack="0"/>
<pin id="1988" dir="0" index="3" bw="7" slack="0"/>
<pin id="1989" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3_4/19 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="trunc_ln534_13_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="64" slack="0"/>
<pin id="1996" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_13/19 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="zext_ln515_21_cast_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="54" slack="0"/>
<pin id="2000" dir="0" index="1" bw="1" slack="0"/>
<pin id="2001" dir="0" index="2" bw="52" slack="0"/>
<pin id="2002" dir="0" index="3" bw="1" slack="0"/>
<pin id="2003" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_21_cast/19 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="zext_ln515_21_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="54" slack="0"/>
<pin id="2010" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_21/19 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="zext_ln515_22_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="11" slack="0"/>
<pin id="2014" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_22/19 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="add_ln515_11_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="11" slack="0"/>
<pin id="2018" dir="0" index="1" bw="11" slack="0"/>
<pin id="2019" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_11/19 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="tmp_58_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="1" slack="0"/>
<pin id="2024" dir="0" index="1" bw="12" slack="0"/>
<pin id="2025" dir="0" index="2" bw="5" slack="0"/>
<pin id="2026" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/19 "/>
</bind>
</comp>

<comp id="2030" class="1004" name="sub_ln18_11_fu_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="11" slack="0"/>
<pin id="2032" dir="0" index="1" bw="11" slack="0"/>
<pin id="2033" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_11/19 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="sext_ln18_23_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="11" slack="0"/>
<pin id="2038" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_23/19 "/>
</bind>
</comp>

<comp id="2040" class="1004" name="select_ln18_23_fu_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="1" slack="0"/>
<pin id="2042" dir="0" index="1" bw="12" slack="0"/>
<pin id="2043" dir="0" index="2" bw="12" slack="0"/>
<pin id="2044" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_23/19 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="sext_ln18_24_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="12" slack="0"/>
<pin id="2050" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_24/19 "/>
</bind>
</comp>

<comp id="2052" class="1004" name="zext_ln18_11_fu_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="12" slack="0"/>
<pin id="2054" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_11/19 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="lshr_ln18_11_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="54" slack="0"/>
<pin id="2058" dir="0" index="1" bw="32" slack="0"/>
<pin id="2059" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_11/19 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="tmp_59_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="0"/>
<pin id="2064" dir="0" index="1" bw="137" slack="0"/>
<pin id="2065" dir="0" index="2" bw="7" slack="0"/>
<pin id="2066" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/19 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="bitcast_ln42_4_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="32" slack="15"/>
<pin id="2072" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_4/20 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="bitcast_ln42_13_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="32" slack="1"/>
<pin id="2076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_13/20 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="shl_ln18_11_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="54" slack="1"/>
<pin id="2081" dir="0" index="1" bw="32" slack="1"/>
<pin id="2082" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_11/20 "/>
</bind>
</comp>

<comp id="2083" class="1004" name="zext_ln21_11_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="1" slack="1"/>
<pin id="2085" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_11/20 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="tmp_25_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="8" slack="0"/>
<pin id="2088" dir="0" index="1" bw="137" slack="0"/>
<pin id="2089" dir="0" index="2" bw="7" slack="0"/>
<pin id="2090" dir="0" index="3" bw="7" slack="0"/>
<pin id="2091" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/20 "/>
</bind>
</comp>

<comp id="2096" class="1004" name="select_ln18_30_fu_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="1" slack="1"/>
<pin id="2098" dir="0" index="1" bw="8" slack="0"/>
<pin id="2099" dir="0" index="2" bw="8" slack="0"/>
<pin id="2100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_30/20 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="sub_ln59_9_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="1" slack="0"/>
<pin id="2105" dir="0" index="1" bw="8" slack="0"/>
<pin id="2106" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_9/20 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="select_ln59_9_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="1" slack="1"/>
<pin id="2111" dir="0" index="1" bw="8" slack="0"/>
<pin id="2112" dir="0" index="2" bw="8" slack="0"/>
<pin id="2113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_9/20 "/>
</bind>
</comp>

<comp id="2116" class="1004" name="zext_ln42_21_fu_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="8" slack="0"/>
<pin id="2118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_21/20 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="tmp_26_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="16" slack="0"/>
<pin id="2122" dir="0" index="1" bw="8" slack="0"/>
<pin id="2123" dir="0" index="2" bw="1" slack="0"/>
<pin id="2124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/20 "/>
</bind>
</comp>

<comp id="2128" class="1004" name="sub_ln42_5_fu_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="16" slack="0"/>
<pin id="2130" dir="0" index="1" bw="8" slack="0"/>
<pin id="2131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_5/20 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="add_ln42_22_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="16" slack="0"/>
<pin id="2136" dir="0" index="1" bw="16" slack="12"/>
<pin id="2137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_22/20 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="zext_ln42_22_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="16" slack="0"/>
<pin id="2141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_22/20 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="bitcast_ln488_8_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="64" slack="7"/>
<pin id="2146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln488_8/21 "/>
</bind>
</comp>

<comp id="2147" class="1004" name="tmp_60_fu_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="1" slack="0"/>
<pin id="2149" dir="0" index="1" bw="64" slack="0"/>
<pin id="2150" dir="0" index="2" bw="7" slack="0"/>
<pin id="2151" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/21 "/>
</bind>
</comp>

<comp id="2155" class="1004" name="xs_exp_3_5_fu_2155">
<pin_list>
<pin id="2156" dir="0" index="0" bw="11" slack="0"/>
<pin id="2157" dir="0" index="1" bw="64" slack="0"/>
<pin id="2158" dir="0" index="2" bw="7" slack="0"/>
<pin id="2159" dir="0" index="3" bw="7" slack="0"/>
<pin id="2160" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3_5/21 "/>
</bind>
</comp>

<comp id="2165" class="1004" name="trunc_ln534_14_fu_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="64" slack="0"/>
<pin id="2167" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_14/21 "/>
</bind>
</comp>

<comp id="2169" class="1004" name="zext_ln515_23_cast_fu_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="54" slack="0"/>
<pin id="2171" dir="0" index="1" bw="1" slack="0"/>
<pin id="2172" dir="0" index="2" bw="52" slack="0"/>
<pin id="2173" dir="0" index="3" bw="1" slack="0"/>
<pin id="2174" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_23_cast/21 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="zext_ln515_23_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="54" slack="0"/>
<pin id="2181" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_23/21 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="zext_ln515_24_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="11" slack="0"/>
<pin id="2185" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_24/21 "/>
</bind>
</comp>

<comp id="2187" class="1004" name="add_ln515_12_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="11" slack="0"/>
<pin id="2189" dir="0" index="1" bw="11" slack="0"/>
<pin id="2190" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_12/21 "/>
</bind>
</comp>

<comp id="2193" class="1004" name="tmp_61_fu_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="1" slack="0"/>
<pin id="2195" dir="0" index="1" bw="12" slack="0"/>
<pin id="2196" dir="0" index="2" bw="5" slack="0"/>
<pin id="2197" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/21 "/>
</bind>
</comp>

<comp id="2201" class="1004" name="sub_ln18_12_fu_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="11" slack="0"/>
<pin id="2203" dir="0" index="1" bw="11" slack="0"/>
<pin id="2204" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_12/21 "/>
</bind>
</comp>

<comp id="2207" class="1004" name="sext_ln18_25_fu_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="11" slack="0"/>
<pin id="2209" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_25/21 "/>
</bind>
</comp>

<comp id="2211" class="1004" name="select_ln18_25_fu_2211">
<pin_list>
<pin id="2212" dir="0" index="0" bw="1" slack="0"/>
<pin id="2213" dir="0" index="1" bw="12" slack="0"/>
<pin id="2214" dir="0" index="2" bw="12" slack="0"/>
<pin id="2215" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_25/21 "/>
</bind>
</comp>

<comp id="2219" class="1004" name="sext_ln18_26_fu_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="12" slack="0"/>
<pin id="2221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_26/21 "/>
</bind>
</comp>

<comp id="2223" class="1004" name="zext_ln18_12_fu_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="12" slack="0"/>
<pin id="2225" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_12/21 "/>
</bind>
</comp>

<comp id="2227" class="1004" name="lshr_ln18_12_fu_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="54" slack="0"/>
<pin id="2229" dir="0" index="1" bw="32" slack="0"/>
<pin id="2230" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_12/21 "/>
</bind>
</comp>

<comp id="2233" class="1004" name="tmp_62_fu_2233">
<pin_list>
<pin id="2234" dir="0" index="0" bw="1" slack="0"/>
<pin id="2235" dir="0" index="1" bw="137" slack="0"/>
<pin id="2236" dir="0" index="2" bw="7" slack="0"/>
<pin id="2237" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/21 "/>
</bind>
</comp>

<comp id="2241" class="1004" name="bitcast_ln42_5_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="32" slack="17"/>
<pin id="2243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_5/22 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="bitcast_ln42_14_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="32" slack="1"/>
<pin id="2247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_14/22 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="shl_ln18_12_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="54" slack="1"/>
<pin id="2252" dir="0" index="1" bw="32" slack="1"/>
<pin id="2253" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_12/22 "/>
</bind>
</comp>

<comp id="2254" class="1004" name="zext_ln21_12_fu_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="1" slack="1"/>
<pin id="2256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_12/22 "/>
</bind>
</comp>

<comp id="2257" class="1004" name="tmp_27_fu_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="8" slack="0"/>
<pin id="2259" dir="0" index="1" bw="137" slack="0"/>
<pin id="2260" dir="0" index="2" bw="7" slack="0"/>
<pin id="2261" dir="0" index="3" bw="7" slack="0"/>
<pin id="2262" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/22 "/>
</bind>
</comp>

<comp id="2267" class="1004" name="select_ln18_31_fu_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="1" slack="1"/>
<pin id="2269" dir="0" index="1" bw="8" slack="0"/>
<pin id="2270" dir="0" index="2" bw="8" slack="0"/>
<pin id="2271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_31/22 "/>
</bind>
</comp>

<comp id="2274" class="1004" name="sub_ln59_10_fu_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="1" slack="0"/>
<pin id="2276" dir="0" index="1" bw="8" slack="0"/>
<pin id="2277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_10/22 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="select_ln59_10_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="1" slack="1"/>
<pin id="2282" dir="0" index="1" bw="8" slack="0"/>
<pin id="2283" dir="0" index="2" bw="8" slack="0"/>
<pin id="2284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_10/22 "/>
</bind>
</comp>

<comp id="2287" class="1004" name="zext_ln42_23_fu_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="8" slack="0"/>
<pin id="2289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_23/22 "/>
</bind>
</comp>

<comp id="2291" class="1004" name="tmp_28_fu_2291">
<pin_list>
<pin id="2292" dir="0" index="0" bw="16" slack="0"/>
<pin id="2293" dir="0" index="1" bw="8" slack="0"/>
<pin id="2294" dir="0" index="2" bw="1" slack="0"/>
<pin id="2295" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/22 "/>
</bind>
</comp>

<comp id="2299" class="1004" name="sub_ln42_6_fu_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="16" slack="0"/>
<pin id="2301" dir="0" index="1" bw="8" slack="0"/>
<pin id="2302" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_6/22 "/>
</bind>
</comp>

<comp id="2305" class="1004" name="add_ln42_23_fu_2305">
<pin_list>
<pin id="2306" dir="0" index="0" bw="16" slack="0"/>
<pin id="2307" dir="0" index="1" bw="16" slack="14"/>
<pin id="2308" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_23/22 "/>
</bind>
</comp>

<comp id="2310" class="1004" name="zext_ln42_24_fu_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="16" slack="0"/>
<pin id="2312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_24/22 "/>
</bind>
</comp>

<comp id="2315" class="1004" name="bitcast_ln488_9_fu_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="64" slack="8"/>
<pin id="2317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln488_9/23 "/>
</bind>
</comp>

<comp id="2319" class="1004" name="tmp_63_fu_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="1" slack="0"/>
<pin id="2321" dir="0" index="1" bw="64" slack="0"/>
<pin id="2322" dir="0" index="2" bw="7" slack="0"/>
<pin id="2323" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/23 "/>
</bind>
</comp>

<comp id="2327" class="1004" name="xs_exp_3_6_fu_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="11" slack="0"/>
<pin id="2329" dir="0" index="1" bw="64" slack="0"/>
<pin id="2330" dir="0" index="2" bw="7" slack="0"/>
<pin id="2331" dir="0" index="3" bw="7" slack="0"/>
<pin id="2332" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3_6/23 "/>
</bind>
</comp>

<comp id="2337" class="1004" name="trunc_ln534_15_fu_2337">
<pin_list>
<pin id="2338" dir="0" index="0" bw="64" slack="0"/>
<pin id="2339" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_15/23 "/>
</bind>
</comp>

<comp id="2341" class="1004" name="zext_ln515_25_cast_fu_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="54" slack="0"/>
<pin id="2343" dir="0" index="1" bw="1" slack="0"/>
<pin id="2344" dir="0" index="2" bw="52" slack="0"/>
<pin id="2345" dir="0" index="3" bw="1" slack="0"/>
<pin id="2346" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_25_cast/23 "/>
</bind>
</comp>

<comp id="2351" class="1004" name="zext_ln515_25_fu_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="54" slack="0"/>
<pin id="2353" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_25/23 "/>
</bind>
</comp>

<comp id="2355" class="1004" name="zext_ln515_26_fu_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="11" slack="0"/>
<pin id="2357" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_26/23 "/>
</bind>
</comp>

<comp id="2359" class="1004" name="add_ln515_13_fu_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="11" slack="0"/>
<pin id="2361" dir="0" index="1" bw="11" slack="0"/>
<pin id="2362" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_13/23 "/>
</bind>
</comp>

<comp id="2365" class="1004" name="tmp_64_fu_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="1" slack="0"/>
<pin id="2367" dir="0" index="1" bw="12" slack="0"/>
<pin id="2368" dir="0" index="2" bw="5" slack="0"/>
<pin id="2369" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/23 "/>
</bind>
</comp>

<comp id="2373" class="1004" name="sub_ln18_13_fu_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="11" slack="0"/>
<pin id="2375" dir="0" index="1" bw="11" slack="0"/>
<pin id="2376" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_13/23 "/>
</bind>
</comp>

<comp id="2379" class="1004" name="sext_ln18_27_fu_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="11" slack="0"/>
<pin id="2381" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_27/23 "/>
</bind>
</comp>

<comp id="2383" class="1004" name="select_ln18_27_fu_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="1" slack="0"/>
<pin id="2385" dir="0" index="1" bw="12" slack="0"/>
<pin id="2386" dir="0" index="2" bw="12" slack="0"/>
<pin id="2387" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_27/23 "/>
</bind>
</comp>

<comp id="2391" class="1004" name="sext_ln18_28_fu_2391">
<pin_list>
<pin id="2392" dir="0" index="0" bw="12" slack="0"/>
<pin id="2393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_28/23 "/>
</bind>
</comp>

<comp id="2395" class="1004" name="zext_ln18_13_fu_2395">
<pin_list>
<pin id="2396" dir="0" index="0" bw="12" slack="0"/>
<pin id="2397" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_13/23 "/>
</bind>
</comp>

<comp id="2399" class="1004" name="lshr_ln18_13_fu_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="54" slack="0"/>
<pin id="2401" dir="0" index="1" bw="32" slack="0"/>
<pin id="2402" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_13/23 "/>
</bind>
</comp>

<comp id="2405" class="1004" name="tmp_65_fu_2405">
<pin_list>
<pin id="2406" dir="0" index="0" bw="1" slack="0"/>
<pin id="2407" dir="0" index="1" bw="137" slack="0"/>
<pin id="2408" dir="0" index="2" bw="7" slack="0"/>
<pin id="2409" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/23 "/>
</bind>
</comp>

<comp id="2413" class="1004" name="bitcast_ln42_6_fu_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="32" slack="18"/>
<pin id="2415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_6/24 "/>
</bind>
</comp>

<comp id="2417" class="1004" name="bitcast_ln42_15_fu_2417">
<pin_list>
<pin id="2418" dir="0" index="0" bw="32" slack="1"/>
<pin id="2419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_15/24 "/>
</bind>
</comp>

<comp id="2422" class="1004" name="shl_ln18_13_fu_2422">
<pin_list>
<pin id="2423" dir="0" index="0" bw="54" slack="1"/>
<pin id="2424" dir="0" index="1" bw="32" slack="1"/>
<pin id="2425" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_13/24 "/>
</bind>
</comp>

<comp id="2426" class="1004" name="zext_ln21_13_fu_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="1" slack="1"/>
<pin id="2428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_13/24 "/>
</bind>
</comp>

<comp id="2429" class="1004" name="tmp_29_fu_2429">
<pin_list>
<pin id="2430" dir="0" index="0" bw="8" slack="0"/>
<pin id="2431" dir="0" index="1" bw="137" slack="0"/>
<pin id="2432" dir="0" index="2" bw="7" slack="0"/>
<pin id="2433" dir="0" index="3" bw="7" slack="0"/>
<pin id="2434" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/24 "/>
</bind>
</comp>

<comp id="2439" class="1004" name="select_ln18_32_fu_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="1" slack="1"/>
<pin id="2441" dir="0" index="1" bw="8" slack="0"/>
<pin id="2442" dir="0" index="2" bw="8" slack="0"/>
<pin id="2443" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_32/24 "/>
</bind>
</comp>

<comp id="2446" class="1004" name="sub_ln59_11_fu_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="1" slack="0"/>
<pin id="2448" dir="0" index="1" bw="8" slack="0"/>
<pin id="2449" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_11/24 "/>
</bind>
</comp>

<comp id="2452" class="1004" name="select_ln59_11_fu_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="1" slack="1"/>
<pin id="2454" dir="0" index="1" bw="8" slack="0"/>
<pin id="2455" dir="0" index="2" bw="8" slack="0"/>
<pin id="2456" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_11/24 "/>
</bind>
</comp>

<comp id="2459" class="1004" name="zext_ln42_25_fu_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="8" slack="0"/>
<pin id="2461" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_25/24 "/>
</bind>
</comp>

<comp id="2463" class="1004" name="tmp_30_fu_2463">
<pin_list>
<pin id="2464" dir="0" index="0" bw="16" slack="0"/>
<pin id="2465" dir="0" index="1" bw="8" slack="0"/>
<pin id="2466" dir="0" index="2" bw="1" slack="0"/>
<pin id="2467" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/24 "/>
</bind>
</comp>

<comp id="2471" class="1004" name="sub_ln42_7_fu_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="16" slack="0"/>
<pin id="2473" dir="0" index="1" bw="8" slack="0"/>
<pin id="2474" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_7/24 "/>
</bind>
</comp>

<comp id="2477" class="1004" name="add_ln42_24_fu_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="16" slack="0"/>
<pin id="2479" dir="0" index="1" bw="16" slack="16"/>
<pin id="2480" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_24/24 "/>
</bind>
</comp>

<comp id="2482" class="1004" name="zext_ln42_26_fu_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="16" slack="0"/>
<pin id="2484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_26/24 "/>
</bind>
</comp>

<comp id="2487" class="1004" name="bitcast_ln488_10_fu_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="64" slack="9"/>
<pin id="2489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln488_10/25 "/>
</bind>
</comp>

<comp id="2490" class="1004" name="tmp_66_fu_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="1" slack="0"/>
<pin id="2492" dir="0" index="1" bw="64" slack="0"/>
<pin id="2493" dir="0" index="2" bw="7" slack="0"/>
<pin id="2494" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/25 "/>
</bind>
</comp>

<comp id="2498" class="1004" name="xs_exp_3_7_fu_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="11" slack="0"/>
<pin id="2500" dir="0" index="1" bw="64" slack="0"/>
<pin id="2501" dir="0" index="2" bw="7" slack="0"/>
<pin id="2502" dir="0" index="3" bw="7" slack="0"/>
<pin id="2503" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_3_7/25 "/>
</bind>
</comp>

<comp id="2508" class="1004" name="trunc_ln534_16_fu_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="64" slack="0"/>
<pin id="2510" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln534_16/25 "/>
</bind>
</comp>

<comp id="2512" class="1004" name="zext_ln515_27_cast_fu_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="54" slack="0"/>
<pin id="2514" dir="0" index="1" bw="1" slack="0"/>
<pin id="2515" dir="0" index="2" bw="52" slack="0"/>
<pin id="2516" dir="0" index="3" bw="1" slack="0"/>
<pin id="2517" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln515_27_cast/25 "/>
</bind>
</comp>

<comp id="2522" class="1004" name="zext_ln515_27_fu_2522">
<pin_list>
<pin id="2523" dir="0" index="0" bw="54" slack="0"/>
<pin id="2524" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_27/25 "/>
</bind>
</comp>

<comp id="2526" class="1004" name="zext_ln515_28_fu_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="11" slack="0"/>
<pin id="2528" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_28/25 "/>
</bind>
</comp>

<comp id="2530" class="1004" name="add_ln515_14_fu_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="11" slack="0"/>
<pin id="2532" dir="0" index="1" bw="11" slack="0"/>
<pin id="2533" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_14/25 "/>
</bind>
</comp>

<comp id="2536" class="1004" name="tmp_67_fu_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="1" slack="0"/>
<pin id="2538" dir="0" index="1" bw="12" slack="0"/>
<pin id="2539" dir="0" index="2" bw="5" slack="0"/>
<pin id="2540" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/25 "/>
</bind>
</comp>

<comp id="2544" class="1004" name="sub_ln18_14_fu_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="11" slack="0"/>
<pin id="2546" dir="0" index="1" bw="11" slack="0"/>
<pin id="2547" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_14/25 "/>
</bind>
</comp>

<comp id="2550" class="1004" name="sext_ln18_29_fu_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="11" slack="0"/>
<pin id="2552" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_29/25 "/>
</bind>
</comp>

<comp id="2554" class="1004" name="select_ln18_29_fu_2554">
<pin_list>
<pin id="2555" dir="0" index="0" bw="1" slack="0"/>
<pin id="2556" dir="0" index="1" bw="12" slack="0"/>
<pin id="2557" dir="0" index="2" bw="12" slack="0"/>
<pin id="2558" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_29/25 "/>
</bind>
</comp>

<comp id="2562" class="1004" name="sext_ln18_30_fu_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="12" slack="0"/>
<pin id="2564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_30/25 "/>
</bind>
</comp>

<comp id="2566" class="1004" name="zext_ln18_14_fu_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="12" slack="0"/>
<pin id="2568" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_14/25 "/>
</bind>
</comp>

<comp id="2570" class="1004" name="lshr_ln18_14_fu_2570">
<pin_list>
<pin id="2571" dir="0" index="0" bw="54" slack="0"/>
<pin id="2572" dir="0" index="1" bw="32" slack="0"/>
<pin id="2573" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_14/25 "/>
</bind>
</comp>

<comp id="2576" class="1004" name="tmp_68_fu_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="1" slack="0"/>
<pin id="2578" dir="0" index="1" bw="137" slack="0"/>
<pin id="2579" dir="0" index="2" bw="7" slack="0"/>
<pin id="2580" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/25 "/>
</bind>
</comp>

<comp id="2584" class="1004" name="bitcast_ln42_7_fu_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="32" slack="20"/>
<pin id="2586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_7/26 "/>
</bind>
</comp>

<comp id="2588" class="1004" name="bitcast_ln42_16_fu_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="32" slack="1"/>
<pin id="2590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_16/26 "/>
</bind>
</comp>

<comp id="2593" class="1004" name="shl_ln18_14_fu_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="54" slack="1"/>
<pin id="2595" dir="0" index="1" bw="32" slack="1"/>
<pin id="2596" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_14/26 "/>
</bind>
</comp>

<comp id="2597" class="1004" name="zext_ln21_14_fu_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="1" slack="1"/>
<pin id="2599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_14/26 "/>
</bind>
</comp>

<comp id="2600" class="1004" name="tmp_31_fu_2600">
<pin_list>
<pin id="2601" dir="0" index="0" bw="8" slack="0"/>
<pin id="2602" dir="0" index="1" bw="137" slack="0"/>
<pin id="2603" dir="0" index="2" bw="7" slack="0"/>
<pin id="2604" dir="0" index="3" bw="7" slack="0"/>
<pin id="2605" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/26 "/>
</bind>
</comp>

<comp id="2610" class="1004" name="select_ln18_33_fu_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="1" slack="1"/>
<pin id="2612" dir="0" index="1" bw="8" slack="0"/>
<pin id="2613" dir="0" index="2" bw="8" slack="0"/>
<pin id="2614" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_33/26 "/>
</bind>
</comp>

<comp id="2617" class="1004" name="sub_ln59_12_fu_2617">
<pin_list>
<pin id="2618" dir="0" index="0" bw="1" slack="0"/>
<pin id="2619" dir="0" index="1" bw="8" slack="0"/>
<pin id="2620" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59_12/26 "/>
</bind>
</comp>

<comp id="2623" class="1004" name="select_ln59_12_fu_2623">
<pin_list>
<pin id="2624" dir="0" index="0" bw="1" slack="1"/>
<pin id="2625" dir="0" index="1" bw="8" slack="0"/>
<pin id="2626" dir="0" index="2" bw="8" slack="0"/>
<pin id="2627" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_12/26 "/>
</bind>
</comp>

<comp id="2630" class="1004" name="zext_ln42_27_fu_2630">
<pin_list>
<pin id="2631" dir="0" index="0" bw="8" slack="0"/>
<pin id="2632" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_27/26 "/>
</bind>
</comp>

<comp id="2634" class="1004" name="tmp_32_fu_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="16" slack="0"/>
<pin id="2636" dir="0" index="1" bw="8" slack="0"/>
<pin id="2637" dir="0" index="2" bw="1" slack="0"/>
<pin id="2638" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/26 "/>
</bind>
</comp>

<comp id="2642" class="1004" name="sub_ln42_8_fu_2642">
<pin_list>
<pin id="2643" dir="0" index="0" bw="16" slack="0"/>
<pin id="2644" dir="0" index="1" bw="8" slack="0"/>
<pin id="2645" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42_8/26 "/>
</bind>
</comp>

<comp id="2648" class="1004" name="add_ln42_25_fu_2648">
<pin_list>
<pin id="2649" dir="0" index="0" bw="16" slack="0"/>
<pin id="2650" dir="0" index="1" bw="16" slack="18"/>
<pin id="2651" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_25/26 "/>
</bind>
</comp>

<comp id="2653" class="1004" name="zext_ln42_28_fu_2653">
<pin_list>
<pin id="2654" dir="0" index="0" bw="16" slack="0"/>
<pin id="2655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_28/26 "/>
</bind>
</comp>

<comp id="2658" class="1004" name="bitcast_ln42_8_fu_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="32" slack="21"/>
<pin id="2660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_8/28 "/>
</bind>
</comp>

<comp id="2662" class="1004" name="bitcast_ln42_17_fu_2662">
<pin_list>
<pin id="2663" dir="0" index="0" bw="32" slack="1"/>
<pin id="2664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln42_17/28 "/>
</bind>
</comp>

<comp id="2667" class="1004" name="add_ln31_fu_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="4" slack="35"/>
<pin id="2669" dir="0" index="1" bw="1" slack="0"/>
<pin id="2670" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/37 "/>
</bind>
</comp>

<comp id="2672" class="1004" name="ifzero_fu_2672">
<pin_list>
<pin id="2673" dir="0" index="0" bw="4" slack="0"/>
<pin id="2674" dir="0" index="1" bw="4" slack="0"/>
<pin id="2675" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/37 "/>
</bind>
</comp>

<comp id="2678" class="1004" name="add_ln18_1_fu_2678">
<pin_list>
<pin id="2679" dir="0" index="0" bw="12" slack="35"/>
<pin id="2680" dir="0" index="1" bw="1" slack="0"/>
<pin id="2681" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/37 "/>
</bind>
</comp>

<comp id="2683" class="1004" name="select_ln18_35_fu_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="1" slack="35"/>
<pin id="2685" dir="0" index="1" bw="12" slack="0"/>
<pin id="2686" dir="0" index="2" bw="12" slack="0"/>
<pin id="2687" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_35/37 "/>
</bind>
</comp>

<comp id="2690" class="1004" name="store_ln18_store_fu_2690">
<pin_list>
<pin id="2691" dir="0" index="0" bw="12" slack="0"/>
<pin id="2692" dir="0" index="1" bw="12" slack="36"/>
<pin id="2693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/37 "/>
</bind>
</comp>

<comp id="2695" class="1004" name="store_ln31_store_fu_2695">
<pin_list>
<pin id="2696" dir="0" index="0" bw="4" slack="0"/>
<pin id="2697" dir="0" index="1" bw="4" slack="36"/>
<pin id="2698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/37 "/>
</bind>
</comp>

<comp id="2700" class="1004" name="zext_ln14_fu_2700">
<pin_list>
<pin id="2701" dir="0" index="0" bw="7" slack="36"/>
<pin id="2702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/38 "/>
</bind>
</comp>

<comp id="2704" class="1004" name="zext_ln47_fu_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="7" slack="36"/>
<pin id="2706" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/38 "/>
</bind>
</comp>

<comp id="2707" class="1004" name="tmp_fu_2707">
<pin_list>
<pin id="2708" dir="0" index="0" bw="15" slack="0"/>
<pin id="2709" dir="0" index="1" bw="7" slack="36"/>
<pin id="2710" dir="0" index="2" bw="1" slack="0"/>
<pin id="2711" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/38 "/>
</bind>
</comp>

<comp id="2714" class="1004" name="zext_ln47_1_fu_2714">
<pin_list>
<pin id="2715" dir="0" index="0" bw="15" slack="0"/>
<pin id="2716" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/38 "/>
</bind>
</comp>

<comp id="2718" class="1004" name="sub_ln47_fu_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="15" slack="0"/>
<pin id="2720" dir="0" index="1" bw="7" slack="0"/>
<pin id="2721" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/38 "/>
</bind>
</comp>

<comp id="2724" class="1004" name="sext_ln42_fu_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="16" slack="0"/>
<pin id="2726" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/38 "/>
</bind>
</comp>

<comp id="2728" class="1004" name="zext_ln47_2_fu_2728">
<pin_list>
<pin id="2729" dir="0" index="0" bw="8" slack="34"/>
<pin id="2730" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/38 "/>
</bind>
</comp>

<comp id="2731" class="1004" name="add_ln47_fu_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="16" slack="0"/>
<pin id="2733" dir="0" index="1" bw="8" slack="0"/>
<pin id="2734" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/38 "/>
</bind>
</comp>

<comp id="2737" class="1004" name="sext_ln47_fu_2737">
<pin_list>
<pin id="2738" dir="0" index="0" bw="17" slack="0"/>
<pin id="2739" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/38 "/>
</bind>
</comp>

<comp id="2741" class="1004" name="trunc_ln47_fu_2741">
<pin_list>
<pin id="2742" dir="0" index="0" bw="17" slack="0"/>
<pin id="2743" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/38 "/>
</bind>
</comp>

<comp id="2745" class="1004" name="p_shl1_fu_2745">
<pin_list>
<pin id="2746" dir="0" index="0" bw="22" slack="0"/>
<pin id="2747" dir="0" index="1" bw="14" slack="0"/>
<pin id="2748" dir="0" index="2" bw="1" slack="0"/>
<pin id="2749" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/38 "/>
</bind>
</comp>

<comp id="2753" class="1004" name="sub_ln47_1_fu_2753">
<pin_list>
<pin id="2754" dir="0" index="0" bw="22" slack="0"/>
<pin id="2755" dir="0" index="1" bw="17" slack="0"/>
<pin id="2756" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47_1/38 "/>
</bind>
</comp>

<comp id="2759" class="1004" name="zext_ln47_3_fu_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="8" slack="36"/>
<pin id="2761" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/38 "/>
</bind>
</comp>

<comp id="2762" class="1004" name="add_ln47_1_fu_2762">
<pin_list>
<pin id="2763" dir="0" index="0" bw="22" slack="0"/>
<pin id="2764" dir="0" index="1" bw="8" slack="0"/>
<pin id="2765" dir="1" index="2" bw="22" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/38 "/>
</bind>
</comp>

<comp id="2768" class="1004" name="bitcast_ln14_fu_2768">
<pin_list>
<pin id="2769" dir="0" index="0" bw="32" slack="11"/>
<pin id="2770" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/50 "/>
</bind>
</comp>

<comp id="2771" class="1004" name="zext_ln47_4_fu_2771">
<pin_list>
<pin id="2772" dir="0" index="0" bw="22" slack="12"/>
<pin id="2773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_4/50 "/>
</bind>
</comp>

<comp id="2775" class="1004" name="store_ln42_store_fu_2775">
<pin_list>
<pin id="2776" dir="0" index="0" bw="32" slack="0"/>
<pin id="2777" dir="0" index="1" bw="32" slack="49"/>
<pin id="2778" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/50 "/>
</bind>
</comp>

<comp id="2780" class="1004" name="data_28_fu_2780">
<pin_list>
<pin id="2781" dir="0" index="0" bw="32" slack="1"/>
<pin id="2782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_28/55 "/>
</bind>
</comp>

<comp id="2784" class="1004" name="y_fp_exp_fu_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="8" slack="0"/>
<pin id="2786" dir="0" index="1" bw="32" slack="0"/>
<pin id="2787" dir="0" index="2" bw="6" slack="0"/>
<pin id="2788" dir="0" index="3" bw="6" slack="0"/>
<pin id="2789" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_fp_exp/55 "/>
</bind>
</comp>

<comp id="2794" class="1004" name="y_fp_sig_fu_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="32" slack="0"/>
<pin id="2796" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="y_fp_sig/55 "/>
</bind>
</comp>

<comp id="2798" class="1004" name="icmp_ln25_fu_2798">
<pin_list>
<pin id="2799" dir="0" index="0" bw="8" slack="0"/>
<pin id="2800" dir="0" index="1" bw="8" slack="0"/>
<pin id="2801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/55 "/>
</bind>
</comp>

<comp id="2804" class="1004" name="icmp_ln25_8_fu_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="23" slack="0"/>
<pin id="2806" dir="0" index="1" bw="23" slack="0"/>
<pin id="2807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_8/55 "/>
</bind>
</comp>

<comp id="2810" class="1004" name="and_ln25_fu_2810">
<pin_list>
<pin id="2811" dir="0" index="0" bw="1" slack="0"/>
<pin id="2812" dir="0" index="1" bw="1" slack="0"/>
<pin id="2813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/55 "/>
</bind>
</comp>

<comp id="2816" class="1004" name="icmp_ln18_16_fu_2816">
<pin_list>
<pin id="2817" dir="0" index="0" bw="8" slack="0"/>
<pin id="2818" dir="0" index="1" bw="8" slack="0"/>
<pin id="2819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_16/55 "/>
</bind>
</comp>

<comp id="2822" class="1004" name="xor_ln18_fu_2822">
<pin_list>
<pin id="2823" dir="0" index="0" bw="1" slack="0"/>
<pin id="2824" dir="0" index="1" bw="1" slack="0"/>
<pin id="2825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/55 "/>
</bind>
</comp>

<comp id="2828" class="1004" name="ymaggreater_fu_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="32" slack="0"/>
<pin id="2830" dir="0" index="1" bw="32" slack="0"/>
<pin id="2831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater/55 "/>
</bind>
</comp>

<comp id="2834" class="1004" name="res_fu_2834">
<pin_list>
<pin id="2835" dir="0" index="0" bw="1" slack="0"/>
<pin id="2836" dir="0" index="1" bw="32" slack="1"/>
<pin id="2837" dir="0" index="2" bw="32" slack="0"/>
<pin id="2838" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res/55 "/>
</bind>
</comp>

<comp id="2842" class="1004" name="select_ln25_fu_2842">
<pin_list>
<pin id="2843" dir="0" index="0" bw="1" slack="0"/>
<pin id="2844" dir="0" index="1" bw="32" slack="1"/>
<pin id="2845" dir="0" index="2" bw="32" slack="0"/>
<pin id="2846" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/55 "/>
</bind>
</comp>

<comp id="2850" class="1004" name="and_ln18_fu_2850">
<pin_list>
<pin id="2851" dir="0" index="0" bw="1" slack="0"/>
<pin id="2852" dir="0" index="1" bw="1" slack="0"/>
<pin id="2853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/55 "/>
</bind>
</comp>

<comp id="2856" class="1004" name="res_3_fu_2856">
<pin_list>
<pin id="2857" dir="0" index="0" bw="1" slack="0"/>
<pin id="2858" dir="0" index="1" bw="32" slack="0"/>
<pin id="2859" dir="0" index="2" bw="32" slack="0"/>
<pin id="2860" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3/55 "/>
</bind>
</comp>

<comp id="2865" class="1005" name="convolution_reg_2865">
<pin_list>
<pin id="2866" dir="0" index="0" bw="32" slack="0"/>
<pin id="2867" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="convolution "/>
</bind>
</comp>

<comp id="2872" class="1005" name="kernel_x_reg_2872">
<pin_list>
<pin id="2873" dir="0" index="0" bw="4" slack="0"/>
<pin id="2874" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kernel_x "/>
</bind>
</comp>

<comp id="2879" class="1005" name="out_feat_x_reg_2879">
<pin_list>
<pin id="2880" dir="0" index="0" bw="8" slack="0"/>
<pin id="2881" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="out_feat_x "/>
</bind>
</comp>

<comp id="2886" class="1005" name="indvar_flatten_reg_2886">
<pin_list>
<pin id="2887" dir="0" index="0" bw="12" slack="0"/>
<pin id="2888" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="2893" class="1005" name="out_feat_y_reg_2893">
<pin_list>
<pin id="2894" dir="0" index="0" bw="8" slack="0"/>
<pin id="2895" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="out_feat_y "/>
</bind>
</comp>

<comp id="2900" class="1005" name="indvar_flatten15_reg_2900">
<pin_list>
<pin id="2901" dir="0" index="0" bw="20" slack="0"/>
<pin id="2902" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten15 "/>
</bind>
</comp>

<comp id="2907" class="1005" name="out_feat_reg_2907">
<pin_list>
<pin id="2908" dir="0" index="0" bw="7" slack="0"/>
<pin id="2909" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="out_feat "/>
</bind>
</comp>

<comp id="2914" class="1005" name="indvar_flatten48_reg_2914">
<pin_list>
<pin id="2915" dir="0" index="0" bw="26" slack="0"/>
<pin id="2916" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten48 "/>
</bind>
</comp>

<comp id="2921" class="1005" name="indvar_flatten_load_reg_2921">
<pin_list>
<pin id="2922" dir="0" index="0" bw="12" slack="35"/>
<pin id="2923" dir="1" index="1" bw="12" slack="35"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="2926" class="1005" name="out_feat_y_2_reg_2926">
<pin_list>
<pin id="2927" dir="0" index="0" bw="8" slack="1"/>
<pin id="2928" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_feat_y_2 "/>
</bind>
</comp>

<comp id="2931" class="1005" name="indvar_flatten48_load_reg_2931">
<pin_list>
<pin id="2932" dir="0" index="0" bw="26" slack="3"/>
<pin id="2933" dir="1" index="1" bw="26" slack="3"/>
</pin_list>
<bind>
<opset="indvar_flatten48_load "/>
</bind>
</comp>

<comp id="2936" class="1005" name="zext_ln39_reg_2936">
<pin_list>
<pin id="2937" dir="0" index="0" bw="32" slack="1"/>
<pin id="2938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

<comp id="2941" class="1005" name="icmp_ln14_reg_2941">
<pin_list>
<pin id="2942" dir="0" index="0" bw="1" slack="1"/>
<pin id="2943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="2945" class="1005" name="icmp_ln16_reg_2945">
<pin_list>
<pin id="2946" dir="0" index="0" bw="1" slack="1"/>
<pin id="2947" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="2951" class="1005" name="select_ln14_1_reg_2951">
<pin_list>
<pin id="2952" dir="0" index="0" bw="7" slack="36"/>
<pin id="2953" dir="1" index="1" bw="7" slack="36"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="2958" class="1005" name="mul_ln42_reg_2958">
<pin_list>
<pin id="2959" dir="0" index="0" bw="13" slack="1"/>
<pin id="2960" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42 "/>
</bind>
</comp>

<comp id="2969" class="1005" name="and_ln14_1_reg_2969">
<pin_list>
<pin id="2970" dir="0" index="0" bw="1" slack="2"/>
<pin id="2971" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln14_1 "/>
</bind>
</comp>

<comp id="2975" class="1005" name="or_ln16_reg_2975">
<pin_list>
<pin id="2976" dir="0" index="0" bw="1" slack="35"/>
<pin id="2977" dir="1" index="1" bw="1" slack="35"/>
</pin_list>
<bind>
<opset="or_ln16 "/>
</bind>
</comp>

<comp id="2980" class="1005" name="or_ln18_15_reg_2980">
<pin_list>
<pin id="2981" dir="0" index="0" bw="1" slack="13"/>
<pin id="2982" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="or_ln18_15 "/>
</bind>
</comp>

<comp id="2985" class="1005" name="select_ln18_12_reg_2985">
<pin_list>
<pin id="2986" dir="0" index="0" bw="4" slack="1"/>
<pin id="2987" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_12 "/>
</bind>
</comp>

<comp id="2991" class="1005" name="select_ln18_16_reg_2991">
<pin_list>
<pin id="2992" dir="0" index="0" bw="8" slack="1"/>
<pin id="2993" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_16 "/>
</bind>
</comp>

<comp id="2997" class="1005" name="zext_ln42_1_reg_2997">
<pin_list>
<pin id="2998" dir="0" index="0" bw="13" slack="1"/>
<pin id="2999" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_1 "/>
</bind>
</comp>

<comp id="3008" class="1005" name="conv1_weights_addr_reg_3008">
<pin_list>
<pin id="3009" dir="0" index="0" bw="13" slack="1"/>
<pin id="3010" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr "/>
</bind>
</comp>

<comp id="3013" class="1005" name="conv1_weights_addr_1_reg_3013">
<pin_list>
<pin id="3014" dir="0" index="0" bw="13" slack="1"/>
<pin id="3015" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr_1 "/>
</bind>
</comp>

<comp id="3018" class="1005" name="select_ln14_reg_3018">
<pin_list>
<pin id="3019" dir="0" index="0" bw="8" slack="1"/>
<pin id="3020" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="3023" class="1005" name="add_ln16_reg_3023">
<pin_list>
<pin id="3024" dir="0" index="0" bw="8" slack="1"/>
<pin id="3025" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="3029" class="1005" name="conv1_weights_addr_2_reg_3029">
<pin_list>
<pin id="3030" dir="0" index="0" bw="13" slack="1"/>
<pin id="3031" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr_2 "/>
</bind>
</comp>

<comp id="3034" class="1005" name="conv1_weights_addr_3_reg_3034">
<pin_list>
<pin id="3035" dir="0" index="0" bw="13" slack="1"/>
<pin id="3036" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr_3 "/>
</bind>
</comp>

<comp id="3039" class="1005" name="sext_ln1432_4_reg_3039">
<pin_list>
<pin id="3040" dir="0" index="0" bw="32" slack="1"/>
<pin id="3041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1432_4 "/>
</bind>
</comp>

<comp id="3044" class="1005" name="conv1_weights_load_reg_3044">
<pin_list>
<pin id="3045" dir="0" index="0" bw="32" slack="9"/>
<pin id="3046" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="conv1_weights_load "/>
</bind>
</comp>

<comp id="3049" class="1005" name="conv1_weights_load_1_reg_3049">
<pin_list>
<pin id="3050" dir="0" index="0" bw="32" slack="11"/>
<pin id="3051" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="conv1_weights_load_1 "/>
</bind>
</comp>

<comp id="3054" class="1005" name="select_ln16_1_reg_3054">
<pin_list>
<pin id="3055" dir="0" index="0" bw="8" slack="5"/>
<pin id="3056" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="select_ln16_1 "/>
</bind>
</comp>

<comp id="3060" class="1005" name="zext_ln1432_reg_3060">
<pin_list>
<pin id="3061" dir="0" index="0" bw="9" slack="1"/>
<pin id="3062" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1432 "/>
</bind>
</comp>

<comp id="3070" class="1005" name="conv1_weights_addr_4_reg_3070">
<pin_list>
<pin id="3071" dir="0" index="0" bw="13" slack="1"/>
<pin id="3072" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr_4 "/>
</bind>
</comp>

<comp id="3075" class="1005" name="conv1_weights_addr_5_reg_3075">
<pin_list>
<pin id="3076" dir="0" index="0" bw="13" slack="1"/>
<pin id="3077" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr_5 "/>
</bind>
</comp>

<comp id="3080" class="1005" name="sext_ln1432_5_reg_3080">
<pin_list>
<pin id="3081" dir="0" index="0" bw="32" slack="1"/>
<pin id="3082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1432_5 "/>
</bind>
</comp>

<comp id="3085" class="1005" name="conv1_weights_load_2_reg_3085">
<pin_list>
<pin id="3086" dir="0" index="0" bw="32" slack="12"/>
<pin id="3087" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="conv1_weights_load_2 "/>
</bind>
</comp>

<comp id="3090" class="1005" name="conv1_weights_load_3_reg_3090">
<pin_list>
<pin id="3091" dir="0" index="0" bw="32" slack="14"/>
<pin id="3092" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="conv1_weights_load_3 "/>
</bind>
</comp>

<comp id="3095" class="1005" name="conv1_weights_addr_6_reg_3095">
<pin_list>
<pin id="3096" dir="0" index="0" bw="13" slack="1"/>
<pin id="3097" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr_6 "/>
</bind>
</comp>

<comp id="3100" class="1005" name="conv1_weights_addr_7_reg_3100">
<pin_list>
<pin id="3101" dir="0" index="0" bw="13" slack="1"/>
<pin id="3102" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr_7 "/>
</bind>
</comp>

<comp id="3105" class="1005" name="add_ln42_16_reg_3105">
<pin_list>
<pin id="3106" dir="0" index="0" bw="13" slack="1"/>
<pin id="3107" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_16 "/>
</bind>
</comp>

<comp id="3110" class="1005" name="sext_ln1432_6_reg_3110">
<pin_list>
<pin id="3111" dir="0" index="0" bw="32" slack="1"/>
<pin id="3112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1432_6 "/>
</bind>
</comp>

<comp id="3115" class="1005" name="conv1_weights_load_4_reg_3115">
<pin_list>
<pin id="3116" dir="0" index="0" bw="32" slack="15"/>
<pin id="3117" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="conv1_weights_load_4 "/>
</bind>
</comp>

<comp id="3120" class="1005" name="conv1_weights_load_5_reg_3120">
<pin_list>
<pin id="3121" dir="0" index="0" bw="32" slack="17"/>
<pin id="3122" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="conv1_weights_load_5 "/>
</bind>
</comp>

<comp id="3125" class="1005" name="conv1_weights_addr_8_reg_3125">
<pin_list>
<pin id="3126" dir="0" index="0" bw="13" slack="1"/>
<pin id="3127" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr_8 "/>
</bind>
</comp>

<comp id="3130" class="1005" name="sext_ln1432_7_reg_3130">
<pin_list>
<pin id="3131" dir="0" index="0" bw="32" slack="1"/>
<pin id="3132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1432_7 "/>
</bind>
</comp>

<comp id="3135" class="1005" name="conv1_weights_load_6_reg_3135">
<pin_list>
<pin id="3136" dir="0" index="0" bw="32" slack="18"/>
<pin id="3137" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="conv1_weights_load_6 "/>
</bind>
</comp>

<comp id="3140" class="1005" name="conv1_weights_load_7_reg_3140">
<pin_list>
<pin id="3141" dir="0" index="0" bw="32" slack="20"/>
<pin id="3142" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="conv1_weights_load_7 "/>
</bind>
</comp>

<comp id="3145" class="1005" name="xs_sign_reg_3145">
<pin_list>
<pin id="3146" dir="0" index="0" bw="1" slack="1"/>
<pin id="3147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="3150" class="1005" name="zext_ln15_reg_3150">
<pin_list>
<pin id="3151" dir="0" index="0" bw="137" slack="1"/>
<pin id="3152" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="3155" class="1005" name="tmp_40_reg_3155">
<pin_list>
<pin id="3156" dir="0" index="0" bw="1" slack="1"/>
<pin id="3157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="3160" class="1005" name="zext_ln18_reg_3160">
<pin_list>
<pin id="3161" dir="0" index="0" bw="137" slack="1"/>
<pin id="3162" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="3165" class="1005" name="tmp_41_reg_3165">
<pin_list>
<pin id="3166" dir="0" index="0" bw="1" slack="1"/>
<pin id="3167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="3170" class="1005" name="sext_ln1432_8_reg_3170">
<pin_list>
<pin id="3171" dir="0" index="0" bw="32" slack="1"/>
<pin id="3172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1432_8 "/>
</bind>
</comp>

<comp id="3175" class="1005" name="conv1_weights_load_8_reg_3175">
<pin_list>
<pin id="3176" dir="0" index="0" bw="32" slack="21"/>
<pin id="3177" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="conv1_weights_load_8 "/>
</bind>
</comp>

<comp id="3180" class="1005" name="zext_ln39_1_reg_3180">
<pin_list>
<pin id="3181" dir="0" index="0" bw="32" slack="1"/>
<pin id="3182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln39_1 "/>
</bind>
</comp>

<comp id="3185" class="1005" name="result_reg_3185">
<pin_list>
<pin id="3186" dir="0" index="0" bw="16" slack="2"/>
<pin id="3187" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="3198" class="1005" name="tmp_42_reg_3198">
<pin_list>
<pin id="3199" dir="0" index="0" bw="1" slack="1"/>
<pin id="3200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="3203" class="1005" name="zext_ln515_11_reg_3203">
<pin_list>
<pin id="3204" dir="0" index="0" bw="137" slack="1"/>
<pin id="3205" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_11 "/>
</bind>
</comp>

<comp id="3208" class="1005" name="tmp_43_reg_3208">
<pin_list>
<pin id="3209" dir="0" index="0" bw="1" slack="1"/>
<pin id="3210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="3213" class="1005" name="zext_ln18_6_reg_3213">
<pin_list>
<pin id="3214" dir="0" index="0" bw="137" slack="1"/>
<pin id="3215" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_6 "/>
</bind>
</comp>

<comp id="3218" class="1005" name="tmp_44_reg_3218">
<pin_list>
<pin id="3219" dir="0" index="0" bw="1" slack="1"/>
<pin id="3220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="3223" class="1005" name="zext_ln1432_3_reg_3223">
<pin_list>
<pin id="3224" dir="0" index="0" bw="32" slack="1"/>
<pin id="3225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1432_3 "/>
</bind>
</comp>

<comp id="3228" class="1005" name="input_ftmap_addr_reg_3228">
<pin_list>
<pin id="3229" dir="0" index="0" bw="16" slack="1"/>
<pin id="3230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr "/>
</bind>
</comp>

<comp id="3233" class="1005" name="zext_ln1432_4_reg_3233">
<pin_list>
<pin id="3234" dir="0" index="0" bw="32" slack="1"/>
<pin id="3235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1432_4 "/>
</bind>
</comp>

<comp id="3238" class="1005" name="select_ln16_2_reg_3238">
<pin_list>
<pin id="3239" dir="0" index="0" bw="64" slack="1"/>
<pin id="3240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16_2 "/>
</bind>
</comp>

<comp id="3243" class="1005" name="tmp_45_reg_3243">
<pin_list>
<pin id="3244" dir="0" index="0" bw="1" slack="1"/>
<pin id="3245" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="3248" class="1005" name="zext_ln515_13_reg_3248">
<pin_list>
<pin id="3249" dir="0" index="0" bw="137" slack="1"/>
<pin id="3250" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_13 "/>
</bind>
</comp>

<comp id="3253" class="1005" name="tmp_46_reg_3253">
<pin_list>
<pin id="3254" dir="0" index="0" bw="1" slack="1"/>
<pin id="3255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="3258" class="1005" name="zext_ln18_7_reg_3258">
<pin_list>
<pin id="3259" dir="0" index="0" bw="137" slack="1"/>
<pin id="3260" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_7 "/>
</bind>
</comp>

<comp id="3263" class="1005" name="tmp_47_reg_3263">
<pin_list>
<pin id="3264" dir="0" index="0" bw="1" slack="1"/>
<pin id="3265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="3268" class="1005" name="zext_ln1432_5_reg_3268">
<pin_list>
<pin id="3269" dir="0" index="0" bw="32" slack="1"/>
<pin id="3270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1432_5 "/>
</bind>
</comp>

<comp id="3273" class="1005" name="bitcast_ln42_reg_3273">
<pin_list>
<pin id="3274" dir="0" index="0" bw="32" slack="1"/>
<pin id="3275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42 "/>
</bind>
</comp>

<comp id="3278" class="1005" name="bitcast_ln42_1_reg_3278">
<pin_list>
<pin id="3279" dir="0" index="0" bw="32" slack="1"/>
<pin id="3280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_1 "/>
</bind>
</comp>

<comp id="3283" class="1005" name="input_ftmap_addr_1_reg_3283">
<pin_list>
<pin id="3284" dir="0" index="0" bw="16" slack="1"/>
<pin id="3285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr_1 "/>
</bind>
</comp>

<comp id="3288" class="1005" name="x_assign_19_4_reg_3288">
<pin_list>
<pin id="3289" dir="0" index="0" bw="64" slack="5"/>
<pin id="3290" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="x_assign_19_4 "/>
</bind>
</comp>

<comp id="3293" class="1005" name="zext_ln1432_6_reg_3293">
<pin_list>
<pin id="3294" dir="0" index="0" bw="32" slack="1"/>
<pin id="3295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1432_6 "/>
</bind>
</comp>

<comp id="3298" class="1005" name="tmp_48_reg_3298">
<pin_list>
<pin id="3299" dir="0" index="0" bw="1" slack="1"/>
<pin id="3300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="3303" class="1005" name="zext_ln515_15_reg_3303">
<pin_list>
<pin id="3304" dir="0" index="0" bw="137" slack="1"/>
<pin id="3305" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_15 "/>
</bind>
</comp>

<comp id="3308" class="1005" name="tmp_49_reg_3308">
<pin_list>
<pin id="3309" dir="0" index="0" bw="1" slack="1"/>
<pin id="3310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="3313" class="1005" name="zext_ln18_8_reg_3313">
<pin_list>
<pin id="3314" dir="0" index="0" bw="137" slack="1"/>
<pin id="3315" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_8 "/>
</bind>
</comp>

<comp id="3318" class="1005" name="tmp_50_reg_3318">
<pin_list>
<pin id="3319" dir="0" index="0" bw="1" slack="1"/>
<pin id="3320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="3323" class="1005" name="bitcast_ln42_9_reg_3323">
<pin_list>
<pin id="3324" dir="0" index="0" bw="32" slack="1"/>
<pin id="3325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_9 "/>
</bind>
</comp>

<comp id="3328" class="1005" name="bitcast_ln42_10_reg_3328">
<pin_list>
<pin id="3329" dir="0" index="0" bw="32" slack="1"/>
<pin id="3330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_10 "/>
</bind>
</comp>

<comp id="3333" class="1005" name="input_ftmap_addr_2_reg_3333">
<pin_list>
<pin id="3334" dir="0" index="0" bw="16" slack="1"/>
<pin id="3335" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr_2 "/>
</bind>
</comp>

<comp id="3338" class="1005" name="x_assign_19_6_reg_3338">
<pin_list>
<pin id="3339" dir="0" index="0" bw="64" slack="7"/>
<pin id="3340" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="x_assign_19_6 "/>
</bind>
</comp>

<comp id="3343" class="1005" name="select_ln18_14_reg_3343">
<pin_list>
<pin id="3344" dir="0" index="0" bw="32" slack="1"/>
<pin id="3345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_14 "/>
</bind>
</comp>

<comp id="3348" class="1005" name="tmp_51_reg_3348">
<pin_list>
<pin id="3349" dir="0" index="0" bw="1" slack="1"/>
<pin id="3350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="3353" class="1005" name="zext_ln515_17_reg_3353">
<pin_list>
<pin id="3354" dir="0" index="0" bw="137" slack="1"/>
<pin id="3355" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_17 "/>
</bind>
</comp>

<comp id="3358" class="1005" name="tmp_52_reg_3358">
<pin_list>
<pin id="3359" dir="0" index="0" bw="1" slack="1"/>
<pin id="3360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="3363" class="1005" name="zext_ln18_9_reg_3363">
<pin_list>
<pin id="3364" dir="0" index="0" bw="137" slack="1"/>
<pin id="3365" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_9 "/>
</bind>
</comp>

<comp id="3368" class="1005" name="tmp_53_reg_3368">
<pin_list>
<pin id="3369" dir="0" index="0" bw="1" slack="1"/>
<pin id="3370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="3373" class="1005" name="bitcast_ln42_2_reg_3373">
<pin_list>
<pin id="3374" dir="0" index="0" bw="32" slack="1"/>
<pin id="3375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_2 "/>
</bind>
</comp>

<comp id="3378" class="1005" name="bitcast_ln42_11_reg_3378">
<pin_list>
<pin id="3379" dir="0" index="0" bw="32" slack="1"/>
<pin id="3380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_11 "/>
</bind>
</comp>

<comp id="3383" class="1005" name="input_ftmap_addr_3_reg_3383">
<pin_list>
<pin id="3384" dir="0" index="0" bw="16" slack="1"/>
<pin id="3385" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr_3 "/>
</bind>
</comp>

<comp id="3388" class="1005" name="x_assign_19_8_reg_3388">
<pin_list>
<pin id="3389" dir="0" index="0" bw="64" slack="9"/>
<pin id="3390" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="x_assign_19_8 "/>
</bind>
</comp>

<comp id="3393" class="1005" name="tmp_54_reg_3393">
<pin_list>
<pin id="3394" dir="0" index="0" bw="1" slack="1"/>
<pin id="3395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="3398" class="1005" name="zext_ln515_19_reg_3398">
<pin_list>
<pin id="3399" dir="0" index="0" bw="137" slack="1"/>
<pin id="3400" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_19 "/>
</bind>
</comp>

<comp id="3403" class="1005" name="tmp_55_reg_3403">
<pin_list>
<pin id="3404" dir="0" index="0" bw="1" slack="1"/>
<pin id="3405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="3408" class="1005" name="zext_ln18_10_reg_3408">
<pin_list>
<pin id="3409" dir="0" index="0" bw="137" slack="1"/>
<pin id="3410" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_10 "/>
</bind>
</comp>

<comp id="3413" class="1005" name="tmp_56_reg_3413">
<pin_list>
<pin id="3414" dir="0" index="0" bw="1" slack="1"/>
<pin id="3415" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="3418" class="1005" name="bitcast_ln42_3_reg_3418">
<pin_list>
<pin id="3419" dir="0" index="0" bw="32" slack="1"/>
<pin id="3420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_3 "/>
</bind>
</comp>

<comp id="3423" class="1005" name="bitcast_ln42_12_reg_3423">
<pin_list>
<pin id="3424" dir="0" index="0" bw="32" slack="1"/>
<pin id="3425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_12 "/>
</bind>
</comp>

<comp id="3428" class="1005" name="input_ftmap_addr_4_reg_3428">
<pin_list>
<pin id="3429" dir="0" index="0" bw="16" slack="1"/>
<pin id="3430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr_4 "/>
</bind>
</comp>

<comp id="3433" class="1005" name="tmp_57_reg_3433">
<pin_list>
<pin id="3434" dir="0" index="0" bw="1" slack="1"/>
<pin id="3435" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="3438" class="1005" name="zext_ln515_21_reg_3438">
<pin_list>
<pin id="3439" dir="0" index="0" bw="137" slack="1"/>
<pin id="3440" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_21 "/>
</bind>
</comp>

<comp id="3443" class="1005" name="tmp_58_reg_3443">
<pin_list>
<pin id="3444" dir="0" index="0" bw="1" slack="1"/>
<pin id="3445" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="3448" class="1005" name="zext_ln18_11_reg_3448">
<pin_list>
<pin id="3449" dir="0" index="0" bw="137" slack="1"/>
<pin id="3450" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_11 "/>
</bind>
</comp>

<comp id="3453" class="1005" name="tmp_59_reg_3453">
<pin_list>
<pin id="3454" dir="0" index="0" bw="1" slack="1"/>
<pin id="3455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="3458" class="1005" name="bitcast_ln42_4_reg_3458">
<pin_list>
<pin id="3459" dir="0" index="0" bw="32" slack="1"/>
<pin id="3460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_4 "/>
</bind>
</comp>

<comp id="3463" class="1005" name="bitcast_ln42_13_reg_3463">
<pin_list>
<pin id="3464" dir="0" index="0" bw="32" slack="1"/>
<pin id="3465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_13 "/>
</bind>
</comp>

<comp id="3468" class="1005" name="input_ftmap_addr_5_reg_3468">
<pin_list>
<pin id="3469" dir="0" index="0" bw="16" slack="1"/>
<pin id="3470" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr_5 "/>
</bind>
</comp>

<comp id="3473" class="1005" name="tmp_60_reg_3473">
<pin_list>
<pin id="3474" dir="0" index="0" bw="1" slack="1"/>
<pin id="3475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="3478" class="1005" name="zext_ln515_23_reg_3478">
<pin_list>
<pin id="3479" dir="0" index="0" bw="137" slack="1"/>
<pin id="3480" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_23 "/>
</bind>
</comp>

<comp id="3483" class="1005" name="tmp_61_reg_3483">
<pin_list>
<pin id="3484" dir="0" index="0" bw="1" slack="1"/>
<pin id="3485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="3488" class="1005" name="zext_ln18_12_reg_3488">
<pin_list>
<pin id="3489" dir="0" index="0" bw="137" slack="1"/>
<pin id="3490" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_12 "/>
</bind>
</comp>

<comp id="3493" class="1005" name="tmp_62_reg_3493">
<pin_list>
<pin id="3494" dir="0" index="0" bw="1" slack="1"/>
<pin id="3495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="3498" class="1005" name="bitcast_ln42_5_reg_3498">
<pin_list>
<pin id="3499" dir="0" index="0" bw="32" slack="1"/>
<pin id="3500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_5 "/>
</bind>
</comp>

<comp id="3503" class="1005" name="bitcast_ln42_14_reg_3503">
<pin_list>
<pin id="3504" dir="0" index="0" bw="32" slack="1"/>
<pin id="3505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_14 "/>
</bind>
</comp>

<comp id="3508" class="1005" name="input_ftmap_addr_6_reg_3508">
<pin_list>
<pin id="3509" dir="0" index="0" bw="16" slack="1"/>
<pin id="3510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr_6 "/>
</bind>
</comp>

<comp id="3513" class="1005" name="tmp_63_reg_3513">
<pin_list>
<pin id="3514" dir="0" index="0" bw="1" slack="1"/>
<pin id="3515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="3518" class="1005" name="zext_ln515_25_reg_3518">
<pin_list>
<pin id="3519" dir="0" index="0" bw="137" slack="1"/>
<pin id="3520" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_25 "/>
</bind>
</comp>

<comp id="3523" class="1005" name="tmp_64_reg_3523">
<pin_list>
<pin id="3524" dir="0" index="0" bw="1" slack="1"/>
<pin id="3525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="3528" class="1005" name="zext_ln18_13_reg_3528">
<pin_list>
<pin id="3529" dir="0" index="0" bw="137" slack="1"/>
<pin id="3530" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_13 "/>
</bind>
</comp>

<comp id="3533" class="1005" name="tmp_65_reg_3533">
<pin_list>
<pin id="3534" dir="0" index="0" bw="1" slack="1"/>
<pin id="3535" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="3538" class="1005" name="mul_5_reg_3538">
<pin_list>
<pin id="3539" dir="0" index="0" bw="32" slack="11"/>
<pin id="3540" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="3543" class="1005" name="bitcast_ln42_6_reg_3543">
<pin_list>
<pin id="3544" dir="0" index="0" bw="32" slack="1"/>
<pin id="3545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_6 "/>
</bind>
</comp>

<comp id="3548" class="1005" name="bitcast_ln42_15_reg_3548">
<pin_list>
<pin id="3549" dir="0" index="0" bw="32" slack="1"/>
<pin id="3550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_15 "/>
</bind>
</comp>

<comp id="3553" class="1005" name="input_ftmap_addr_7_reg_3553">
<pin_list>
<pin id="3554" dir="0" index="0" bw="16" slack="1"/>
<pin id="3555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr_7 "/>
</bind>
</comp>

<comp id="3558" class="1005" name="tmp_66_reg_3558">
<pin_list>
<pin id="3559" dir="0" index="0" bw="1" slack="1"/>
<pin id="3560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="3563" class="1005" name="zext_ln515_27_reg_3563">
<pin_list>
<pin id="3564" dir="0" index="0" bw="137" slack="1"/>
<pin id="3565" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln515_27 "/>
</bind>
</comp>

<comp id="3568" class="1005" name="tmp_67_reg_3568">
<pin_list>
<pin id="3569" dir="0" index="0" bw="1" slack="1"/>
<pin id="3570" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="3573" class="1005" name="zext_ln18_14_reg_3573">
<pin_list>
<pin id="3574" dir="0" index="0" bw="137" slack="1"/>
<pin id="3575" dir="1" index="1" bw="137" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_14 "/>
</bind>
</comp>

<comp id="3578" class="1005" name="tmp_68_reg_3578">
<pin_list>
<pin id="3579" dir="0" index="0" bw="1" slack="1"/>
<pin id="3580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="3583" class="1005" name="bitcast_ln42_7_reg_3583">
<pin_list>
<pin id="3584" dir="0" index="0" bw="32" slack="1"/>
<pin id="3585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_7 "/>
</bind>
</comp>

<comp id="3588" class="1005" name="bitcast_ln42_16_reg_3588">
<pin_list>
<pin id="3589" dir="0" index="0" bw="32" slack="1"/>
<pin id="3590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_16 "/>
</bind>
</comp>

<comp id="3593" class="1005" name="input_ftmap_addr_8_reg_3593">
<pin_list>
<pin id="3594" dir="0" index="0" bw="16" slack="1"/>
<pin id="3595" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr_8 "/>
</bind>
</comp>

<comp id="3598" class="1005" name="mul_7_reg_3598">
<pin_list>
<pin id="3599" dir="0" index="0" bw="32" slack="15"/>
<pin id="3600" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

<comp id="3603" class="1005" name="bitcast_ln42_8_reg_3603">
<pin_list>
<pin id="3604" dir="0" index="0" bw="32" slack="1"/>
<pin id="3605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_8 "/>
</bind>
</comp>

<comp id="3608" class="1005" name="bitcast_ln42_17_reg_3608">
<pin_list>
<pin id="3609" dir="0" index="0" bw="32" slack="1"/>
<pin id="3610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln42_17 "/>
</bind>
</comp>

<comp id="3613" class="1005" name="ifzero_reg_3613">
<pin_list>
<pin id="3614" dir="0" index="0" bw="1" slack="15"/>
<pin id="3615" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="3617" class="1005" name="conv1_biases_addr_reg_3617">
<pin_list>
<pin id="3618" dir="0" index="0" bw="6" slack="1"/>
<pin id="3619" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="3622" class="1005" name="add_ln47_1_reg_3622">
<pin_list>
<pin id="3623" dir="0" index="0" bw="22" slack="12"/>
<pin id="3624" dir="1" index="1" bw="22" slack="12"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="3627" class="1005" name="conv1_biases_load_reg_3627">
<pin_list>
<pin id="3628" dir="0" index="0" bw="32" slack="11"/>
<pin id="3629" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="conv1_biases_load "/>
</bind>
</comp>

<comp id="3632" class="1005" name="bitcast_ln14_reg_3632">
<pin_list>
<pin id="3633" dir="0" index="0" bw="32" slack="2"/>
<pin id="3634" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln14 "/>
</bind>
</comp>

<comp id="3637" class="1005" name="layer1_output_addr_reg_3637">
<pin_list>
<pin id="3638" dir="0" index="0" bw="22" slack="6"/>
<pin id="3639" dir="1" index="1" bw="22" slack="6"/>
</pin_list>
<bind>
<opset="layer1_output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="198" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="223" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="239" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="2" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="255" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="313"><net_src comp="0" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="316" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="329"><net_src comp="0" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="337"><net_src comp="0" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="332" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="345"><net_src comp="0" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="353"><net_src comp="0" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="348" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="361"><net_src comp="4" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="356" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="6" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="385"><net_src comp="80" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="84" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="412"><net_src comp="381" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="417"><net_src comp="386" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="386" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="286" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="396" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="434"><net_src comp="396" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="439"><net_src comp="392" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="444"><net_src comp="396" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="449"><net_src comp="392" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="455"><net_src comp="20" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="22" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="24" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="28" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="26" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="30" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="32" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="506"><net_src comp="494" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="512"><net_src comp="500" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="34" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="36" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="497" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="38" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="523" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="520" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="40" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="42" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="529" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="44" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="514" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="46" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="559" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="491" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="48" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="559" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="529" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="26" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="517" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="577" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="44" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="529" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="571" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="595" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="50" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="615" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="583" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="529" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="30" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="514" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="652"><net_src comp="615" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="621" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="595" pin="3"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="639" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="547" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="674"><net_src comp="553" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="655" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="685"><net_src comp="497" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="54" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="529" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="54" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="681" pin="2"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="535" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="687" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="647" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="715"><net_src comp="26" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="56" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="58" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="710" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="50" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="739"><net_src comp="716" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="749"><net_src comp="721" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="762"><net_src comp="732" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="60" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="764" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="755" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="768" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="783"><net_src comp="62" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="64" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="797"><net_src comp="789" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="779" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="812"><net_src comp="784" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="822"><net_src comp="794" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="60" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="833"><net_src comp="789" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="70" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="72" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="74" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="76" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="839" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="868"><net_src comp="844" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="864" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="878"><net_src comp="849" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="78" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="887"><net_src comp="879" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="893"><net_src comp="834" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="894" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="902"><net_src comp="82" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="906"><net_src comp="898" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="911"><net_src comp="386" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="917"><net_src comp="86" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="908" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="88" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="926"><net_src comp="90" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="908" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="928"><net_src comp="92" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="929"><net_src comp="94" pin="0"/><net_sink comp="920" pin=3"/></net>

<net id="933"><net_src comp="908" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="940"><net_src comp="96" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="44" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="930" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="943"><net_src comp="98" pin="0"/><net_sink comp="934" pin=3"/></net>

<net id="947"><net_src comp="934" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="920" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="948" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="100" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="963"><net_src comp="102" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="952" pin="2"/><net_sink comp="958" pin=1"/></net>

<net id="965"><net_src comp="104" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="970"><net_src comp="106" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="920" pin="4"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="966" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="958" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="972" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="952" pin="2"/><net_sink comp="976" pin=2"/></net>

<net id="987"><net_src comp="976" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="984" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="996"><net_src comp="944" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="988" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="108" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="992" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="110" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1010"><net_src comp="112" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1014"><net_src comp="1006" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1019"><net_src comp="1016" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1033"><net_src comp="114" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="1020" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1035"><net_src comp="110" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1036"><net_src comp="116" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1042"><net_src comp="1024" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1043"><net_src comp="1027" pin="4"/><net_sink comp="1037" pin=2"/></net>

<net id="1048"><net_src comp="118" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="1037" pin="3"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1056"><net_src comp="1037" pin="3"/><net_sink comp="1050" pin=2"/></net>

<net id="1060"><net_src comp="414" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1066"><net_src comp="86" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="1057" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="88" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1075"><net_src comp="90" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="1057" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1077"><net_src comp="92" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1078"><net_src comp="94" pin="0"/><net_sink comp="1069" pin=3"/></net>

<net id="1082"><net_src comp="1057" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1089"><net_src comp="96" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="44" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1091"><net_src comp="1079" pin="1"/><net_sink comp="1083" pin=2"/></net>

<net id="1092"><net_src comp="98" pin="0"/><net_sink comp="1083" pin=3"/></net>

<net id="1096"><net_src comp="1083" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="1069" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="1097" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="100" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1112"><net_src comp="102" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="104" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1119"><net_src comp="106" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1069" pin="4"/><net_sink comp="1115" pin=1"/></net>

<net id="1124"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="1107" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1121" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="1101" pin="2"/><net_sink comp="1125" pin=2"/></net>

<net id="1136"><net_src comp="1125" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="1133" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1145"><net_src comp="1093" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1137" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1152"><net_src comp="108" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1141" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="110" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1159"><net_src comp="50" pin="0"/><net_sink comp="1155" pin=1"/></net>

<net id="1163"><net_src comp="1155" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1178"><net_src comp="120" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="1165" pin="2"/><net_sink comp="1172" pin=1"/></net>

<net id="1180"><net_src comp="110" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1181"><net_src comp="122" pin="0"/><net_sink comp="1172" pin=3"/></net>

<net id="1187"><net_src comp="1169" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1188"><net_src comp="1172" pin="4"/><net_sink comp="1182" pin=2"/></net>

<net id="1193"><net_src comp="26" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="1182" pin="3"/><net_sink comp="1189" pin=1"/></net>

<net id="1200"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1201"><net_src comp="1182" pin="3"/><net_sink comp="1195" pin=2"/></net>

<net id="1205"><net_src comp="1195" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1211"><net_src comp="124" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="1195" pin="3"/><net_sink comp="1206" pin=1"/></net>

<net id="1213"><net_src comp="26" pin="0"/><net_sink comp="1206" pin=2"/></net>

<net id="1218"><net_src comp="1206" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1202" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1224"><net_src comp="1214" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1228"><net_src comp="1220" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1234"><net_src comp="126" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1238"><net_src comp="1230" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1245"><net_src comp="128" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1246"><net_src comp="404" pin="1"/><net_sink comp="1240" pin=2"/></net>

<net id="1252"><net_src comp="400" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1253"><net_src comp="1240" pin="3"/><net_sink comp="1247" pin=2"/></net>

<net id="1257"><net_src comp="414" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1263"><net_src comp="86" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1264"><net_src comp="1254" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1265"><net_src comp="88" pin="0"/><net_sink comp="1258" pin=2"/></net>

<net id="1272"><net_src comp="90" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="1254" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1274"><net_src comp="92" pin="0"/><net_sink comp="1266" pin=2"/></net>

<net id="1275"><net_src comp="94" pin="0"/><net_sink comp="1266" pin=3"/></net>

<net id="1279"><net_src comp="1254" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1286"><net_src comp="96" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1287"><net_src comp="44" pin="0"/><net_sink comp="1280" pin=1"/></net>

<net id="1288"><net_src comp="1276" pin="1"/><net_sink comp="1280" pin=2"/></net>

<net id="1289"><net_src comp="98" pin="0"/><net_sink comp="1280" pin=3"/></net>

<net id="1293"><net_src comp="1280" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1266" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1302"><net_src comp="1294" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="100" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1309"><net_src comp="102" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="1298" pin="2"/><net_sink comp="1304" pin=1"/></net>

<net id="1311"><net_src comp="104" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1316"><net_src comp="106" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1266" pin="4"/><net_sink comp="1312" pin=1"/></net>

<net id="1321"><net_src comp="1312" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1327"><net_src comp="1304" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="1318" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1329"><net_src comp="1298" pin="2"/><net_sink comp="1322" pin=2"/></net>

<net id="1333"><net_src comp="1322" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1337"><net_src comp="1330" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1342"><net_src comp="1290" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1343"><net_src comp="1334" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1349"><net_src comp="108" pin="0"/><net_sink comp="1344" pin=0"/></net>

<net id="1350"><net_src comp="1338" pin="2"/><net_sink comp="1344" pin=1"/></net>

<net id="1351"><net_src comp="110" pin="0"/><net_sink comp="1344" pin=2"/></net>

<net id="1356"><net_src comp="130" pin="0"/><net_sink comp="1352" pin=1"/></net>

<net id="1360"><net_src comp="1352" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1365"><net_src comp="1362" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1369"><net_src comp="422" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1384"><net_src comp="120" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1385"><net_src comp="1371" pin="2"/><net_sink comp="1378" pin=1"/></net>

<net id="1386"><net_src comp="110" pin="0"/><net_sink comp="1378" pin=2"/></net>

<net id="1387"><net_src comp="122" pin="0"/><net_sink comp="1378" pin=3"/></net>

<net id="1393"><net_src comp="1375" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1394"><net_src comp="1378" pin="4"/><net_sink comp="1388" pin=2"/></net>

<net id="1399"><net_src comp="26" pin="0"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="1388" pin="3"/><net_sink comp="1395" pin=1"/></net>

<net id="1406"><net_src comp="1395" pin="2"/><net_sink comp="1401" pin=1"/></net>

<net id="1407"><net_src comp="1388" pin="3"/><net_sink comp="1401" pin=2"/></net>

<net id="1411"><net_src comp="1401" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1417"><net_src comp="124" pin="0"/><net_sink comp="1412" pin=0"/></net>

<net id="1418"><net_src comp="1401" pin="3"/><net_sink comp="1412" pin=1"/></net>

<net id="1419"><net_src comp="26" pin="0"/><net_sink comp="1412" pin=2"/></net>

<net id="1424"><net_src comp="1412" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1425"><net_src comp="1408" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1430"><net_src comp="1420" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1434"><net_src comp="1426" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1440"><net_src comp="132" pin="0"/><net_sink comp="1436" pin=1"/></net>

<net id="1444"><net_src comp="1436" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1449"><net_src comp="418" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1455"><net_src comp="86" pin="0"/><net_sink comp="1450" pin=0"/></net>

<net id="1456"><net_src comp="1446" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1457"><net_src comp="88" pin="0"/><net_sink comp="1450" pin=2"/></net>

<net id="1464"><net_src comp="90" pin="0"/><net_sink comp="1458" pin=0"/></net>

<net id="1465"><net_src comp="1446" pin="1"/><net_sink comp="1458" pin=1"/></net>

<net id="1466"><net_src comp="92" pin="0"/><net_sink comp="1458" pin=2"/></net>

<net id="1467"><net_src comp="94" pin="0"/><net_sink comp="1458" pin=3"/></net>

<net id="1471"><net_src comp="1446" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1478"><net_src comp="96" pin="0"/><net_sink comp="1472" pin=0"/></net>

<net id="1479"><net_src comp="44" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1480"><net_src comp="1468" pin="1"/><net_sink comp="1472" pin=2"/></net>

<net id="1481"><net_src comp="98" pin="0"/><net_sink comp="1472" pin=3"/></net>

<net id="1485"><net_src comp="1472" pin="4"/><net_sink comp="1482" pin=0"/></net>

<net id="1489"><net_src comp="1458" pin="4"/><net_sink comp="1486" pin=0"/></net>

<net id="1494"><net_src comp="1486" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1495"><net_src comp="100" pin="0"/><net_sink comp="1490" pin=1"/></net>

<net id="1501"><net_src comp="102" pin="0"/><net_sink comp="1496" pin=0"/></net>

<net id="1502"><net_src comp="1490" pin="2"/><net_sink comp="1496" pin=1"/></net>

<net id="1503"><net_src comp="104" pin="0"/><net_sink comp="1496" pin=2"/></net>

<net id="1508"><net_src comp="106" pin="0"/><net_sink comp="1504" pin=0"/></net>

<net id="1509"><net_src comp="1458" pin="4"/><net_sink comp="1504" pin=1"/></net>

<net id="1513"><net_src comp="1504" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1519"><net_src comp="1496" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1520"><net_src comp="1510" pin="1"/><net_sink comp="1514" pin=1"/></net>

<net id="1521"><net_src comp="1490" pin="2"/><net_sink comp="1514" pin=2"/></net>

<net id="1525"><net_src comp="1514" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1529"><net_src comp="1522" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1534"><net_src comp="1482" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="1526" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="1541"><net_src comp="108" pin="0"/><net_sink comp="1536" pin=0"/></net>

<net id="1542"><net_src comp="1530" pin="2"/><net_sink comp="1536" pin=1"/></net>

<net id="1543"><net_src comp="110" pin="0"/><net_sink comp="1536" pin=2"/></net>

<net id="1547"><net_src comp="1544" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1551"><net_src comp="422" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1566"><net_src comp="120" pin="0"/><net_sink comp="1560" pin=0"/></net>

<net id="1567"><net_src comp="1553" pin="2"/><net_sink comp="1560" pin=1"/></net>

<net id="1568"><net_src comp="110" pin="0"/><net_sink comp="1560" pin=2"/></net>

<net id="1569"><net_src comp="122" pin="0"/><net_sink comp="1560" pin=3"/></net>

<net id="1575"><net_src comp="1557" pin="1"/><net_sink comp="1570" pin=1"/></net>

<net id="1576"><net_src comp="1560" pin="4"/><net_sink comp="1570" pin=2"/></net>

<net id="1581"><net_src comp="26" pin="0"/><net_sink comp="1577" pin=0"/></net>

<net id="1582"><net_src comp="1570" pin="3"/><net_sink comp="1577" pin=1"/></net>

<net id="1588"><net_src comp="1577" pin="2"/><net_sink comp="1583" pin=1"/></net>

<net id="1589"><net_src comp="1570" pin="3"/><net_sink comp="1583" pin=2"/></net>

<net id="1593"><net_src comp="1583" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1599"><net_src comp="124" pin="0"/><net_sink comp="1594" pin=0"/></net>

<net id="1600"><net_src comp="1583" pin="3"/><net_sink comp="1594" pin=1"/></net>

<net id="1601"><net_src comp="26" pin="0"/><net_sink comp="1594" pin=2"/></net>

<net id="1606"><net_src comp="1594" pin="3"/><net_sink comp="1602" pin=0"/></net>

<net id="1607"><net_src comp="1590" pin="1"/><net_sink comp="1602" pin=1"/></net>

<net id="1612"><net_src comp="1602" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1616"><net_src comp="1608" pin="2"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1626"><net_src comp="32" pin="0"/><net_sink comp="1621" pin=1"/></net>

<net id="1627"><net_src comp="1618" pin="1"/><net_sink comp="1621" pin=2"/></net>

<net id="1628"><net_src comp="1621" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="1632"><net_src comp="414" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1638"><net_src comp="86" pin="0"/><net_sink comp="1633" pin=0"/></net>

<net id="1639"><net_src comp="1629" pin="1"/><net_sink comp="1633" pin=1"/></net>

<net id="1640"><net_src comp="88" pin="0"/><net_sink comp="1633" pin=2"/></net>

<net id="1647"><net_src comp="90" pin="0"/><net_sink comp="1641" pin=0"/></net>

<net id="1648"><net_src comp="1629" pin="1"/><net_sink comp="1641" pin=1"/></net>

<net id="1649"><net_src comp="92" pin="0"/><net_sink comp="1641" pin=2"/></net>

<net id="1650"><net_src comp="94" pin="0"/><net_sink comp="1641" pin=3"/></net>

<net id="1654"><net_src comp="1629" pin="1"/><net_sink comp="1651" pin=0"/></net>

<net id="1661"><net_src comp="96" pin="0"/><net_sink comp="1655" pin=0"/></net>

<net id="1662"><net_src comp="44" pin="0"/><net_sink comp="1655" pin=1"/></net>

<net id="1663"><net_src comp="1651" pin="1"/><net_sink comp="1655" pin=2"/></net>

<net id="1664"><net_src comp="98" pin="0"/><net_sink comp="1655" pin=3"/></net>

<net id="1668"><net_src comp="1655" pin="4"/><net_sink comp="1665" pin=0"/></net>

<net id="1672"><net_src comp="1641" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1677"><net_src comp="1669" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="1678"><net_src comp="100" pin="0"/><net_sink comp="1673" pin=1"/></net>

<net id="1684"><net_src comp="102" pin="0"/><net_sink comp="1679" pin=0"/></net>

<net id="1685"><net_src comp="1673" pin="2"/><net_sink comp="1679" pin=1"/></net>

<net id="1686"><net_src comp="104" pin="0"/><net_sink comp="1679" pin=2"/></net>

<net id="1691"><net_src comp="106" pin="0"/><net_sink comp="1687" pin=0"/></net>

<net id="1692"><net_src comp="1641" pin="4"/><net_sink comp="1687" pin=1"/></net>

<net id="1696"><net_src comp="1687" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1702"><net_src comp="1679" pin="3"/><net_sink comp="1697" pin=0"/></net>

<net id="1703"><net_src comp="1693" pin="1"/><net_sink comp="1697" pin=1"/></net>

<net id="1704"><net_src comp="1673" pin="2"/><net_sink comp="1697" pin=2"/></net>

<net id="1708"><net_src comp="1697" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1712"><net_src comp="1705" pin="1"/><net_sink comp="1709" pin=0"/></net>

<net id="1717"><net_src comp="1665" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="1718"><net_src comp="1709" pin="1"/><net_sink comp="1713" pin=1"/></net>

<net id="1724"><net_src comp="108" pin="0"/><net_sink comp="1719" pin=0"/></net>

<net id="1725"><net_src comp="1713" pin="2"/><net_sink comp="1719" pin=1"/></net>

<net id="1726"><net_src comp="110" pin="0"/><net_sink comp="1719" pin=2"/></net>

<net id="1730"><net_src comp="1727" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1734"><net_src comp="422" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1749"><net_src comp="120" pin="0"/><net_sink comp="1743" pin=0"/></net>

<net id="1750"><net_src comp="1736" pin="2"/><net_sink comp="1743" pin=1"/></net>

<net id="1751"><net_src comp="110" pin="0"/><net_sink comp="1743" pin=2"/></net>

<net id="1752"><net_src comp="122" pin="0"/><net_sink comp="1743" pin=3"/></net>

<net id="1758"><net_src comp="1740" pin="1"/><net_sink comp="1753" pin=1"/></net>

<net id="1759"><net_src comp="1743" pin="4"/><net_sink comp="1753" pin=2"/></net>

<net id="1764"><net_src comp="26" pin="0"/><net_sink comp="1760" pin=0"/></net>

<net id="1765"><net_src comp="1753" pin="3"/><net_sink comp="1760" pin=1"/></net>

<net id="1771"><net_src comp="1760" pin="2"/><net_sink comp="1766" pin=1"/></net>

<net id="1772"><net_src comp="1753" pin="3"/><net_sink comp="1766" pin=2"/></net>

<net id="1776"><net_src comp="1766" pin="3"/><net_sink comp="1773" pin=0"/></net>

<net id="1782"><net_src comp="124" pin="0"/><net_sink comp="1777" pin=0"/></net>

<net id="1783"><net_src comp="1766" pin="3"/><net_sink comp="1777" pin=1"/></net>

<net id="1784"><net_src comp="26" pin="0"/><net_sink comp="1777" pin=2"/></net>

<net id="1789"><net_src comp="1777" pin="3"/><net_sink comp="1785" pin=0"/></net>

<net id="1790"><net_src comp="1773" pin="1"/><net_sink comp="1785" pin=1"/></net>

<net id="1795"><net_src comp="1785" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1799"><net_src comp="1791" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1809"><net_src comp="86" pin="0"/><net_sink comp="1804" pin=0"/></net>

<net id="1810"><net_src comp="1801" pin="1"/><net_sink comp="1804" pin=1"/></net>

<net id="1811"><net_src comp="88" pin="0"/><net_sink comp="1804" pin=2"/></net>

<net id="1818"><net_src comp="90" pin="0"/><net_sink comp="1812" pin=0"/></net>

<net id="1819"><net_src comp="1801" pin="1"/><net_sink comp="1812" pin=1"/></net>

<net id="1820"><net_src comp="92" pin="0"/><net_sink comp="1812" pin=2"/></net>

<net id="1821"><net_src comp="94" pin="0"/><net_sink comp="1812" pin=3"/></net>

<net id="1825"><net_src comp="1801" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1832"><net_src comp="96" pin="0"/><net_sink comp="1826" pin=0"/></net>

<net id="1833"><net_src comp="44" pin="0"/><net_sink comp="1826" pin=1"/></net>

<net id="1834"><net_src comp="1822" pin="1"/><net_sink comp="1826" pin=2"/></net>

<net id="1835"><net_src comp="98" pin="0"/><net_sink comp="1826" pin=3"/></net>

<net id="1839"><net_src comp="1826" pin="4"/><net_sink comp="1836" pin=0"/></net>

<net id="1843"><net_src comp="1812" pin="4"/><net_sink comp="1840" pin=0"/></net>

<net id="1848"><net_src comp="1840" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1849"><net_src comp="100" pin="0"/><net_sink comp="1844" pin=1"/></net>

<net id="1855"><net_src comp="102" pin="0"/><net_sink comp="1850" pin=0"/></net>

<net id="1856"><net_src comp="1844" pin="2"/><net_sink comp="1850" pin=1"/></net>

<net id="1857"><net_src comp="104" pin="0"/><net_sink comp="1850" pin=2"/></net>

<net id="1862"><net_src comp="106" pin="0"/><net_sink comp="1858" pin=0"/></net>

<net id="1863"><net_src comp="1812" pin="4"/><net_sink comp="1858" pin=1"/></net>

<net id="1867"><net_src comp="1858" pin="2"/><net_sink comp="1864" pin=0"/></net>

<net id="1873"><net_src comp="1850" pin="3"/><net_sink comp="1868" pin=0"/></net>

<net id="1874"><net_src comp="1864" pin="1"/><net_sink comp="1868" pin=1"/></net>

<net id="1875"><net_src comp="1844" pin="2"/><net_sink comp="1868" pin=2"/></net>

<net id="1879"><net_src comp="1868" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1883"><net_src comp="1876" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="1888"><net_src comp="1836" pin="1"/><net_sink comp="1884" pin=0"/></net>

<net id="1889"><net_src comp="1880" pin="1"/><net_sink comp="1884" pin=1"/></net>

<net id="1895"><net_src comp="108" pin="0"/><net_sink comp="1890" pin=0"/></net>

<net id="1896"><net_src comp="1884" pin="2"/><net_sink comp="1890" pin=1"/></net>

<net id="1897"><net_src comp="110" pin="0"/><net_sink comp="1890" pin=2"/></net>

<net id="1901"><net_src comp="1898" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1905"><net_src comp="422" pin="1"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1920"><net_src comp="120" pin="0"/><net_sink comp="1914" pin=0"/></net>

<net id="1921"><net_src comp="1907" pin="2"/><net_sink comp="1914" pin=1"/></net>

<net id="1922"><net_src comp="110" pin="0"/><net_sink comp="1914" pin=2"/></net>

<net id="1923"><net_src comp="122" pin="0"/><net_sink comp="1914" pin=3"/></net>

<net id="1929"><net_src comp="1911" pin="1"/><net_sink comp="1924" pin=1"/></net>

<net id="1930"><net_src comp="1914" pin="4"/><net_sink comp="1924" pin=2"/></net>

<net id="1935"><net_src comp="26" pin="0"/><net_sink comp="1931" pin=0"/></net>

<net id="1936"><net_src comp="1924" pin="3"/><net_sink comp="1931" pin=1"/></net>

<net id="1942"><net_src comp="1931" pin="2"/><net_sink comp="1937" pin=1"/></net>

<net id="1943"><net_src comp="1924" pin="3"/><net_sink comp="1937" pin=2"/></net>

<net id="1947"><net_src comp="1937" pin="3"/><net_sink comp="1944" pin=0"/></net>

<net id="1953"><net_src comp="124" pin="0"/><net_sink comp="1948" pin=0"/></net>

<net id="1954"><net_src comp="1937" pin="3"/><net_sink comp="1948" pin=1"/></net>

<net id="1955"><net_src comp="26" pin="0"/><net_sink comp="1948" pin=2"/></net>

<net id="1960"><net_src comp="1948" pin="3"/><net_sink comp="1956" pin=0"/></net>

<net id="1961"><net_src comp="1944" pin="1"/><net_sink comp="1956" pin=1"/></net>

<net id="1966"><net_src comp="1956" pin="2"/><net_sink comp="1962" pin=0"/></net>

<net id="1970"><net_src comp="1962" pin="2"/><net_sink comp="1967" pin=0"/></net>

<net id="1971"><net_src comp="1967" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1975"><net_src comp="418" pin="1"/><net_sink comp="1972" pin=0"/></net>

<net id="1981"><net_src comp="86" pin="0"/><net_sink comp="1976" pin=0"/></net>

<net id="1982"><net_src comp="1972" pin="1"/><net_sink comp="1976" pin=1"/></net>

<net id="1983"><net_src comp="88" pin="0"/><net_sink comp="1976" pin=2"/></net>

<net id="1990"><net_src comp="90" pin="0"/><net_sink comp="1984" pin=0"/></net>

<net id="1991"><net_src comp="1972" pin="1"/><net_sink comp="1984" pin=1"/></net>

<net id="1992"><net_src comp="92" pin="0"/><net_sink comp="1984" pin=2"/></net>

<net id="1993"><net_src comp="94" pin="0"/><net_sink comp="1984" pin=3"/></net>

<net id="1997"><net_src comp="1972" pin="1"/><net_sink comp="1994" pin=0"/></net>

<net id="2004"><net_src comp="96" pin="0"/><net_sink comp="1998" pin=0"/></net>

<net id="2005"><net_src comp="44" pin="0"/><net_sink comp="1998" pin=1"/></net>

<net id="2006"><net_src comp="1994" pin="1"/><net_sink comp="1998" pin=2"/></net>

<net id="2007"><net_src comp="98" pin="0"/><net_sink comp="1998" pin=3"/></net>

<net id="2011"><net_src comp="1998" pin="4"/><net_sink comp="2008" pin=0"/></net>

<net id="2015"><net_src comp="1984" pin="4"/><net_sink comp="2012" pin=0"/></net>

<net id="2020"><net_src comp="2012" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2021"><net_src comp="100" pin="0"/><net_sink comp="2016" pin=1"/></net>

<net id="2027"><net_src comp="102" pin="0"/><net_sink comp="2022" pin=0"/></net>

<net id="2028"><net_src comp="2016" pin="2"/><net_sink comp="2022" pin=1"/></net>

<net id="2029"><net_src comp="104" pin="0"/><net_sink comp="2022" pin=2"/></net>

<net id="2034"><net_src comp="106" pin="0"/><net_sink comp="2030" pin=0"/></net>

<net id="2035"><net_src comp="1984" pin="4"/><net_sink comp="2030" pin=1"/></net>

<net id="2039"><net_src comp="2030" pin="2"/><net_sink comp="2036" pin=0"/></net>

<net id="2045"><net_src comp="2022" pin="3"/><net_sink comp="2040" pin=0"/></net>

<net id="2046"><net_src comp="2036" pin="1"/><net_sink comp="2040" pin=1"/></net>

<net id="2047"><net_src comp="2016" pin="2"/><net_sink comp="2040" pin=2"/></net>

<net id="2051"><net_src comp="2040" pin="3"/><net_sink comp="2048" pin=0"/></net>

<net id="2055"><net_src comp="2048" pin="1"/><net_sink comp="2052" pin=0"/></net>

<net id="2060"><net_src comp="2008" pin="1"/><net_sink comp="2056" pin=0"/></net>

<net id="2061"><net_src comp="2052" pin="1"/><net_sink comp="2056" pin=1"/></net>

<net id="2067"><net_src comp="108" pin="0"/><net_sink comp="2062" pin=0"/></net>

<net id="2068"><net_src comp="2056" pin="2"/><net_sink comp="2062" pin=1"/></net>

<net id="2069"><net_src comp="110" pin="0"/><net_sink comp="2062" pin=2"/></net>

<net id="2073"><net_src comp="2070" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="2077"><net_src comp="422" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="2092"><net_src comp="120" pin="0"/><net_sink comp="2086" pin=0"/></net>

<net id="2093"><net_src comp="2079" pin="2"/><net_sink comp="2086" pin=1"/></net>

<net id="2094"><net_src comp="110" pin="0"/><net_sink comp="2086" pin=2"/></net>

<net id="2095"><net_src comp="122" pin="0"/><net_sink comp="2086" pin=3"/></net>

<net id="2101"><net_src comp="2083" pin="1"/><net_sink comp="2096" pin=1"/></net>

<net id="2102"><net_src comp="2086" pin="4"/><net_sink comp="2096" pin=2"/></net>

<net id="2107"><net_src comp="26" pin="0"/><net_sink comp="2103" pin=0"/></net>

<net id="2108"><net_src comp="2096" pin="3"/><net_sink comp="2103" pin=1"/></net>

<net id="2114"><net_src comp="2103" pin="2"/><net_sink comp="2109" pin=1"/></net>

<net id="2115"><net_src comp="2096" pin="3"/><net_sink comp="2109" pin=2"/></net>

<net id="2119"><net_src comp="2109" pin="3"/><net_sink comp="2116" pin=0"/></net>

<net id="2125"><net_src comp="124" pin="0"/><net_sink comp="2120" pin=0"/></net>

<net id="2126"><net_src comp="2109" pin="3"/><net_sink comp="2120" pin=1"/></net>

<net id="2127"><net_src comp="26" pin="0"/><net_sink comp="2120" pin=2"/></net>

<net id="2132"><net_src comp="2120" pin="3"/><net_sink comp="2128" pin=0"/></net>

<net id="2133"><net_src comp="2116" pin="1"/><net_sink comp="2128" pin=1"/></net>

<net id="2138"><net_src comp="2128" pin="2"/><net_sink comp="2134" pin=0"/></net>

<net id="2142"><net_src comp="2134" pin="2"/><net_sink comp="2139" pin=0"/></net>

<net id="2143"><net_src comp="2139" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="2152"><net_src comp="86" pin="0"/><net_sink comp="2147" pin=0"/></net>

<net id="2153"><net_src comp="2144" pin="1"/><net_sink comp="2147" pin=1"/></net>

<net id="2154"><net_src comp="88" pin="0"/><net_sink comp="2147" pin=2"/></net>

<net id="2161"><net_src comp="90" pin="0"/><net_sink comp="2155" pin=0"/></net>

<net id="2162"><net_src comp="2144" pin="1"/><net_sink comp="2155" pin=1"/></net>

<net id="2163"><net_src comp="92" pin="0"/><net_sink comp="2155" pin=2"/></net>

<net id="2164"><net_src comp="94" pin="0"/><net_sink comp="2155" pin=3"/></net>

<net id="2168"><net_src comp="2144" pin="1"/><net_sink comp="2165" pin=0"/></net>

<net id="2175"><net_src comp="96" pin="0"/><net_sink comp="2169" pin=0"/></net>

<net id="2176"><net_src comp="44" pin="0"/><net_sink comp="2169" pin=1"/></net>

<net id="2177"><net_src comp="2165" pin="1"/><net_sink comp="2169" pin=2"/></net>

<net id="2178"><net_src comp="98" pin="0"/><net_sink comp="2169" pin=3"/></net>

<net id="2182"><net_src comp="2169" pin="4"/><net_sink comp="2179" pin=0"/></net>

<net id="2186"><net_src comp="2155" pin="4"/><net_sink comp="2183" pin=0"/></net>

<net id="2191"><net_src comp="2183" pin="1"/><net_sink comp="2187" pin=0"/></net>

<net id="2192"><net_src comp="100" pin="0"/><net_sink comp="2187" pin=1"/></net>

<net id="2198"><net_src comp="102" pin="0"/><net_sink comp="2193" pin=0"/></net>

<net id="2199"><net_src comp="2187" pin="2"/><net_sink comp="2193" pin=1"/></net>

<net id="2200"><net_src comp="104" pin="0"/><net_sink comp="2193" pin=2"/></net>

<net id="2205"><net_src comp="106" pin="0"/><net_sink comp="2201" pin=0"/></net>

<net id="2206"><net_src comp="2155" pin="4"/><net_sink comp="2201" pin=1"/></net>

<net id="2210"><net_src comp="2201" pin="2"/><net_sink comp="2207" pin=0"/></net>

<net id="2216"><net_src comp="2193" pin="3"/><net_sink comp="2211" pin=0"/></net>

<net id="2217"><net_src comp="2207" pin="1"/><net_sink comp="2211" pin=1"/></net>

<net id="2218"><net_src comp="2187" pin="2"/><net_sink comp="2211" pin=2"/></net>

<net id="2222"><net_src comp="2211" pin="3"/><net_sink comp="2219" pin=0"/></net>

<net id="2226"><net_src comp="2219" pin="1"/><net_sink comp="2223" pin=0"/></net>

<net id="2231"><net_src comp="2179" pin="1"/><net_sink comp="2227" pin=0"/></net>

<net id="2232"><net_src comp="2223" pin="1"/><net_sink comp="2227" pin=1"/></net>

<net id="2238"><net_src comp="108" pin="0"/><net_sink comp="2233" pin=0"/></net>

<net id="2239"><net_src comp="2227" pin="2"/><net_sink comp="2233" pin=1"/></net>

<net id="2240"><net_src comp="110" pin="0"/><net_sink comp="2233" pin=2"/></net>

<net id="2244"><net_src comp="2241" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="2248"><net_src comp="422" pin="1"/><net_sink comp="2245" pin=0"/></net>

<net id="2249"><net_src comp="2245" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="2263"><net_src comp="120" pin="0"/><net_sink comp="2257" pin=0"/></net>

<net id="2264"><net_src comp="2250" pin="2"/><net_sink comp="2257" pin=1"/></net>

<net id="2265"><net_src comp="110" pin="0"/><net_sink comp="2257" pin=2"/></net>

<net id="2266"><net_src comp="122" pin="0"/><net_sink comp="2257" pin=3"/></net>

<net id="2272"><net_src comp="2254" pin="1"/><net_sink comp="2267" pin=1"/></net>

<net id="2273"><net_src comp="2257" pin="4"/><net_sink comp="2267" pin=2"/></net>

<net id="2278"><net_src comp="26" pin="0"/><net_sink comp="2274" pin=0"/></net>

<net id="2279"><net_src comp="2267" pin="3"/><net_sink comp="2274" pin=1"/></net>

<net id="2285"><net_src comp="2274" pin="2"/><net_sink comp="2280" pin=1"/></net>

<net id="2286"><net_src comp="2267" pin="3"/><net_sink comp="2280" pin=2"/></net>

<net id="2290"><net_src comp="2280" pin="3"/><net_sink comp="2287" pin=0"/></net>

<net id="2296"><net_src comp="124" pin="0"/><net_sink comp="2291" pin=0"/></net>

<net id="2297"><net_src comp="2280" pin="3"/><net_sink comp="2291" pin=1"/></net>

<net id="2298"><net_src comp="26" pin="0"/><net_sink comp="2291" pin=2"/></net>

<net id="2303"><net_src comp="2291" pin="3"/><net_sink comp="2299" pin=0"/></net>

<net id="2304"><net_src comp="2287" pin="1"/><net_sink comp="2299" pin=1"/></net>

<net id="2309"><net_src comp="2299" pin="2"/><net_sink comp="2305" pin=0"/></net>

<net id="2313"><net_src comp="2305" pin="2"/><net_sink comp="2310" pin=0"/></net>

<net id="2314"><net_src comp="2310" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="2318"><net_src comp="414" pin="1"/><net_sink comp="2315" pin=0"/></net>

<net id="2324"><net_src comp="86" pin="0"/><net_sink comp="2319" pin=0"/></net>

<net id="2325"><net_src comp="2315" pin="1"/><net_sink comp="2319" pin=1"/></net>

<net id="2326"><net_src comp="88" pin="0"/><net_sink comp="2319" pin=2"/></net>

<net id="2333"><net_src comp="90" pin="0"/><net_sink comp="2327" pin=0"/></net>

<net id="2334"><net_src comp="2315" pin="1"/><net_sink comp="2327" pin=1"/></net>

<net id="2335"><net_src comp="92" pin="0"/><net_sink comp="2327" pin=2"/></net>

<net id="2336"><net_src comp="94" pin="0"/><net_sink comp="2327" pin=3"/></net>

<net id="2340"><net_src comp="2315" pin="1"/><net_sink comp="2337" pin=0"/></net>

<net id="2347"><net_src comp="96" pin="0"/><net_sink comp="2341" pin=0"/></net>

<net id="2348"><net_src comp="44" pin="0"/><net_sink comp="2341" pin=1"/></net>

<net id="2349"><net_src comp="2337" pin="1"/><net_sink comp="2341" pin=2"/></net>

<net id="2350"><net_src comp="98" pin="0"/><net_sink comp="2341" pin=3"/></net>

<net id="2354"><net_src comp="2341" pin="4"/><net_sink comp="2351" pin=0"/></net>

<net id="2358"><net_src comp="2327" pin="4"/><net_sink comp="2355" pin=0"/></net>

<net id="2363"><net_src comp="2355" pin="1"/><net_sink comp="2359" pin=0"/></net>

<net id="2364"><net_src comp="100" pin="0"/><net_sink comp="2359" pin=1"/></net>

<net id="2370"><net_src comp="102" pin="0"/><net_sink comp="2365" pin=0"/></net>

<net id="2371"><net_src comp="2359" pin="2"/><net_sink comp="2365" pin=1"/></net>

<net id="2372"><net_src comp="104" pin="0"/><net_sink comp="2365" pin=2"/></net>

<net id="2377"><net_src comp="106" pin="0"/><net_sink comp="2373" pin=0"/></net>

<net id="2378"><net_src comp="2327" pin="4"/><net_sink comp="2373" pin=1"/></net>

<net id="2382"><net_src comp="2373" pin="2"/><net_sink comp="2379" pin=0"/></net>

<net id="2388"><net_src comp="2365" pin="3"/><net_sink comp="2383" pin=0"/></net>

<net id="2389"><net_src comp="2379" pin="1"/><net_sink comp="2383" pin=1"/></net>

<net id="2390"><net_src comp="2359" pin="2"/><net_sink comp="2383" pin=2"/></net>

<net id="2394"><net_src comp="2383" pin="3"/><net_sink comp="2391" pin=0"/></net>

<net id="2398"><net_src comp="2391" pin="1"/><net_sink comp="2395" pin=0"/></net>

<net id="2403"><net_src comp="2351" pin="1"/><net_sink comp="2399" pin=0"/></net>

<net id="2404"><net_src comp="2395" pin="1"/><net_sink comp="2399" pin=1"/></net>

<net id="2410"><net_src comp="108" pin="0"/><net_sink comp="2405" pin=0"/></net>

<net id="2411"><net_src comp="2399" pin="2"/><net_sink comp="2405" pin=1"/></net>

<net id="2412"><net_src comp="110" pin="0"/><net_sink comp="2405" pin=2"/></net>

<net id="2416"><net_src comp="2413" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="2420"><net_src comp="422" pin="1"/><net_sink comp="2417" pin=0"/></net>

<net id="2421"><net_src comp="2417" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="2435"><net_src comp="120" pin="0"/><net_sink comp="2429" pin=0"/></net>

<net id="2436"><net_src comp="2422" pin="2"/><net_sink comp="2429" pin=1"/></net>

<net id="2437"><net_src comp="110" pin="0"/><net_sink comp="2429" pin=2"/></net>

<net id="2438"><net_src comp="122" pin="0"/><net_sink comp="2429" pin=3"/></net>

<net id="2444"><net_src comp="2426" pin="1"/><net_sink comp="2439" pin=1"/></net>

<net id="2445"><net_src comp="2429" pin="4"/><net_sink comp="2439" pin=2"/></net>

<net id="2450"><net_src comp="26" pin="0"/><net_sink comp="2446" pin=0"/></net>

<net id="2451"><net_src comp="2439" pin="3"/><net_sink comp="2446" pin=1"/></net>

<net id="2457"><net_src comp="2446" pin="2"/><net_sink comp="2452" pin=1"/></net>

<net id="2458"><net_src comp="2439" pin="3"/><net_sink comp="2452" pin=2"/></net>

<net id="2462"><net_src comp="2452" pin="3"/><net_sink comp="2459" pin=0"/></net>

<net id="2468"><net_src comp="124" pin="0"/><net_sink comp="2463" pin=0"/></net>

<net id="2469"><net_src comp="2452" pin="3"/><net_sink comp="2463" pin=1"/></net>

<net id="2470"><net_src comp="26" pin="0"/><net_sink comp="2463" pin=2"/></net>

<net id="2475"><net_src comp="2463" pin="3"/><net_sink comp="2471" pin=0"/></net>

<net id="2476"><net_src comp="2459" pin="1"/><net_sink comp="2471" pin=1"/></net>

<net id="2481"><net_src comp="2471" pin="2"/><net_sink comp="2477" pin=0"/></net>

<net id="2485"><net_src comp="2477" pin="2"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="2495"><net_src comp="86" pin="0"/><net_sink comp="2490" pin=0"/></net>

<net id="2496"><net_src comp="2487" pin="1"/><net_sink comp="2490" pin=1"/></net>

<net id="2497"><net_src comp="88" pin="0"/><net_sink comp="2490" pin=2"/></net>

<net id="2504"><net_src comp="90" pin="0"/><net_sink comp="2498" pin=0"/></net>

<net id="2505"><net_src comp="2487" pin="1"/><net_sink comp="2498" pin=1"/></net>

<net id="2506"><net_src comp="92" pin="0"/><net_sink comp="2498" pin=2"/></net>

<net id="2507"><net_src comp="94" pin="0"/><net_sink comp="2498" pin=3"/></net>

<net id="2511"><net_src comp="2487" pin="1"/><net_sink comp="2508" pin=0"/></net>

<net id="2518"><net_src comp="96" pin="0"/><net_sink comp="2512" pin=0"/></net>

<net id="2519"><net_src comp="44" pin="0"/><net_sink comp="2512" pin=1"/></net>

<net id="2520"><net_src comp="2508" pin="1"/><net_sink comp="2512" pin=2"/></net>

<net id="2521"><net_src comp="98" pin="0"/><net_sink comp="2512" pin=3"/></net>

<net id="2525"><net_src comp="2512" pin="4"/><net_sink comp="2522" pin=0"/></net>

<net id="2529"><net_src comp="2498" pin="4"/><net_sink comp="2526" pin=0"/></net>

<net id="2534"><net_src comp="2526" pin="1"/><net_sink comp="2530" pin=0"/></net>

<net id="2535"><net_src comp="100" pin="0"/><net_sink comp="2530" pin=1"/></net>

<net id="2541"><net_src comp="102" pin="0"/><net_sink comp="2536" pin=0"/></net>

<net id="2542"><net_src comp="2530" pin="2"/><net_sink comp="2536" pin=1"/></net>

<net id="2543"><net_src comp="104" pin="0"/><net_sink comp="2536" pin=2"/></net>

<net id="2548"><net_src comp="106" pin="0"/><net_sink comp="2544" pin=0"/></net>

<net id="2549"><net_src comp="2498" pin="4"/><net_sink comp="2544" pin=1"/></net>

<net id="2553"><net_src comp="2544" pin="2"/><net_sink comp="2550" pin=0"/></net>

<net id="2559"><net_src comp="2536" pin="3"/><net_sink comp="2554" pin=0"/></net>

<net id="2560"><net_src comp="2550" pin="1"/><net_sink comp="2554" pin=1"/></net>

<net id="2561"><net_src comp="2530" pin="2"/><net_sink comp="2554" pin=2"/></net>

<net id="2565"><net_src comp="2554" pin="3"/><net_sink comp="2562" pin=0"/></net>

<net id="2569"><net_src comp="2562" pin="1"/><net_sink comp="2566" pin=0"/></net>

<net id="2574"><net_src comp="2522" pin="1"/><net_sink comp="2570" pin=0"/></net>

<net id="2575"><net_src comp="2566" pin="1"/><net_sink comp="2570" pin=1"/></net>

<net id="2581"><net_src comp="108" pin="0"/><net_sink comp="2576" pin=0"/></net>

<net id="2582"><net_src comp="2570" pin="2"/><net_sink comp="2576" pin=1"/></net>

<net id="2583"><net_src comp="110" pin="0"/><net_sink comp="2576" pin=2"/></net>

<net id="2587"><net_src comp="2584" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="2591"><net_src comp="422" pin="1"/><net_sink comp="2588" pin=0"/></net>

<net id="2592"><net_src comp="2588" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="2606"><net_src comp="120" pin="0"/><net_sink comp="2600" pin=0"/></net>

<net id="2607"><net_src comp="2593" pin="2"/><net_sink comp="2600" pin=1"/></net>

<net id="2608"><net_src comp="110" pin="0"/><net_sink comp="2600" pin=2"/></net>

<net id="2609"><net_src comp="122" pin="0"/><net_sink comp="2600" pin=3"/></net>

<net id="2615"><net_src comp="2597" pin="1"/><net_sink comp="2610" pin=1"/></net>

<net id="2616"><net_src comp="2600" pin="4"/><net_sink comp="2610" pin=2"/></net>

<net id="2621"><net_src comp="26" pin="0"/><net_sink comp="2617" pin=0"/></net>

<net id="2622"><net_src comp="2610" pin="3"/><net_sink comp="2617" pin=1"/></net>

<net id="2628"><net_src comp="2617" pin="2"/><net_sink comp="2623" pin=1"/></net>

<net id="2629"><net_src comp="2610" pin="3"/><net_sink comp="2623" pin=2"/></net>

<net id="2633"><net_src comp="2623" pin="3"/><net_sink comp="2630" pin=0"/></net>

<net id="2639"><net_src comp="124" pin="0"/><net_sink comp="2634" pin=0"/></net>

<net id="2640"><net_src comp="2623" pin="3"/><net_sink comp="2634" pin=1"/></net>

<net id="2641"><net_src comp="26" pin="0"/><net_sink comp="2634" pin=2"/></net>

<net id="2646"><net_src comp="2634" pin="3"/><net_sink comp="2642" pin=0"/></net>

<net id="2647"><net_src comp="2630" pin="1"/><net_sink comp="2642" pin=1"/></net>

<net id="2652"><net_src comp="2642" pin="2"/><net_sink comp="2648" pin=0"/></net>

<net id="2656"><net_src comp="2648" pin="2"/><net_sink comp="2653" pin=0"/></net>

<net id="2657"><net_src comp="2653" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="2661"><net_src comp="2658" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="2665"><net_src comp="422" pin="1"/><net_sink comp="2662" pin=0"/></net>

<net id="2666"><net_src comp="2662" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="2671"><net_src comp="134" pin="0"/><net_sink comp="2667" pin=1"/></net>

<net id="2676"><net_src comp="2667" pin="2"/><net_sink comp="2672" pin=0"/></net>

<net id="2677"><net_src comp="46" pin="0"/><net_sink comp="2672" pin=1"/></net>

<net id="2682"><net_src comp="136" pin="0"/><net_sink comp="2678" pin=1"/></net>

<net id="2688"><net_src comp="136" pin="0"/><net_sink comp="2683" pin=1"/></net>

<net id="2689"><net_src comp="2678" pin="2"/><net_sink comp="2683" pin=2"/></net>

<net id="2694"><net_src comp="2683" pin="3"/><net_sink comp="2690" pin=0"/></net>

<net id="2699"><net_src comp="2667" pin="2"/><net_sink comp="2695" pin=0"/></net>

<net id="2703"><net_src comp="2700" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="2712"><net_src comp="138" pin="0"/><net_sink comp="2707" pin=0"/></net>

<net id="2713"><net_src comp="26" pin="0"/><net_sink comp="2707" pin=2"/></net>

<net id="2717"><net_src comp="2707" pin="3"/><net_sink comp="2714" pin=0"/></net>

<net id="2722"><net_src comp="2714" pin="1"/><net_sink comp="2718" pin=0"/></net>

<net id="2723"><net_src comp="2704" pin="1"/><net_sink comp="2718" pin=1"/></net>

<net id="2727"><net_src comp="2718" pin="2"/><net_sink comp="2724" pin=0"/></net>

<net id="2735"><net_src comp="2724" pin="1"/><net_sink comp="2731" pin=0"/></net>

<net id="2736"><net_src comp="2728" pin="1"/><net_sink comp="2731" pin=1"/></net>

<net id="2740"><net_src comp="2731" pin="2"/><net_sink comp="2737" pin=0"/></net>

<net id="2744"><net_src comp="2731" pin="2"/><net_sink comp="2741" pin=0"/></net>

<net id="2750"><net_src comp="140" pin="0"/><net_sink comp="2745" pin=0"/></net>

<net id="2751"><net_src comp="2741" pin="1"/><net_sink comp="2745" pin=1"/></net>

<net id="2752"><net_src comp="26" pin="0"/><net_sink comp="2745" pin=2"/></net>

<net id="2757"><net_src comp="2745" pin="3"/><net_sink comp="2753" pin=0"/></net>

<net id="2758"><net_src comp="2737" pin="1"/><net_sink comp="2753" pin=1"/></net>

<net id="2766"><net_src comp="2753" pin="2"/><net_sink comp="2762" pin=0"/></net>

<net id="2767"><net_src comp="2759" pin="1"/><net_sink comp="2762" pin=1"/></net>

<net id="2774"><net_src comp="2771" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="2779"><net_src comp="392" pin="2"/><net_sink comp="2775" pin=0"/></net>

<net id="2783"><net_src comp="446" pin="1"/><net_sink comp="2780" pin=0"/></net>

<net id="2790"><net_src comp="156" pin="0"/><net_sink comp="2784" pin=0"/></net>

<net id="2791"><net_src comp="2780" pin="1"/><net_sink comp="2784" pin=1"/></net>

<net id="2792"><net_src comp="158" pin="0"/><net_sink comp="2784" pin=2"/></net>

<net id="2793"><net_src comp="160" pin="0"/><net_sink comp="2784" pin=3"/></net>

<net id="2797"><net_src comp="2780" pin="1"/><net_sink comp="2794" pin=0"/></net>

<net id="2802"><net_src comp="2784" pin="4"/><net_sink comp="2798" pin=0"/></net>

<net id="2803"><net_src comp="26" pin="0"/><net_sink comp="2798" pin=1"/></net>

<net id="2808"><net_src comp="2794" pin="1"/><net_sink comp="2804" pin=0"/></net>

<net id="2809"><net_src comp="162" pin="0"/><net_sink comp="2804" pin=1"/></net>

<net id="2814"><net_src comp="2798" pin="2"/><net_sink comp="2810" pin=0"/></net>

<net id="2815"><net_src comp="2804" pin="2"/><net_sink comp="2810" pin=1"/></net>

<net id="2820"><net_src comp="2784" pin="4"/><net_sink comp="2816" pin=0"/></net>

<net id="2821"><net_src comp="164" pin="0"/><net_sink comp="2816" pin=1"/></net>

<net id="2826"><net_src comp="2804" pin="2"/><net_sink comp="2822" pin=0"/></net>

<net id="2827"><net_src comp="44" pin="0"/><net_sink comp="2822" pin=1"/></net>

<net id="2832"><net_src comp="2780" pin="1"/><net_sink comp="2828" pin=0"/></net>

<net id="2833"><net_src comp="14" pin="0"/><net_sink comp="2828" pin=1"/></net>

<net id="2839"><net_src comp="2828" pin="2"/><net_sink comp="2834" pin=0"/></net>

<net id="2840"><net_src comp="446" pin="1"/><net_sink comp="2834" pin=1"/></net>

<net id="2841"><net_src comp="32" pin="0"/><net_sink comp="2834" pin=2"/></net>

<net id="2847"><net_src comp="2810" pin="2"/><net_sink comp="2842" pin=0"/></net>

<net id="2848"><net_src comp="446" pin="1"/><net_sink comp="2842" pin=1"/></net>

<net id="2849"><net_src comp="2834" pin="3"/><net_sink comp="2842" pin=2"/></net>

<net id="2854"><net_src comp="2816" pin="2"/><net_sink comp="2850" pin=0"/></net>

<net id="2855"><net_src comp="2822" pin="2"/><net_sink comp="2850" pin=1"/></net>

<net id="2861"><net_src comp="2850" pin="2"/><net_sink comp="2856" pin=0"/></net>

<net id="2862"><net_src comp="32" pin="0"/><net_sink comp="2856" pin=1"/></net>

<net id="2863"><net_src comp="2842" pin="3"/><net_sink comp="2856" pin=2"/></net>

<net id="2864"><net_src comp="2856" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="2868"><net_src comp="166" pin="1"/><net_sink comp="2865" pin=0"/></net>

<net id="2869"><net_src comp="2865" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="2870"><net_src comp="2865" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="2871"><net_src comp="2865" pin="1"/><net_sink comp="2775" pin=1"/></net>

<net id="2875"><net_src comp="170" pin="1"/><net_sink comp="2872" pin=0"/></net>

<net id="2876"><net_src comp="2872" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="2877"><net_src comp="2872" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="2878"><net_src comp="2872" pin="1"/><net_sink comp="2695" pin=1"/></net>

<net id="2882"><net_src comp="174" pin="1"/><net_sink comp="2879" pin=0"/></net>

<net id="2883"><net_src comp="2879" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="2884"><net_src comp="2879" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="2885"><net_src comp="2879" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="2889"><net_src comp="178" pin="1"/><net_sink comp="2886" pin=0"/></net>

<net id="2890"><net_src comp="2886" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="2891"><net_src comp="2886" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="2892"><net_src comp="2886" pin="1"/><net_sink comp="2690" pin=1"/></net>

<net id="2896"><net_src comp="182" pin="1"/><net_sink comp="2893" pin=0"/></net>

<net id="2897"><net_src comp="2893" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="2898"><net_src comp="2893" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="2899"><net_src comp="2893" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="2903"><net_src comp="186" pin="1"/><net_sink comp="2900" pin=0"/></net>

<net id="2904"><net_src comp="2900" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="2905"><net_src comp="2900" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="2906"><net_src comp="2900" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="2910"><net_src comp="190" pin="1"/><net_sink comp="2907" pin=0"/></net>

<net id="2911"><net_src comp="2907" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="2912"><net_src comp="2907" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="2913"><net_src comp="2907" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="2917"><net_src comp="194" pin="1"/><net_sink comp="2914" pin=0"/></net>

<net id="2918"><net_src comp="2914" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="2919"><net_src comp="2914" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="2920"><net_src comp="2914" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="2924"><net_src comp="491" pin="1"/><net_sink comp="2921" pin=0"/></net>

<net id="2925"><net_src comp="2921" pin="1"/><net_sink comp="2678" pin=0"/></net>

<net id="2929"><net_src comp="494" pin="1"/><net_sink comp="2926" pin=0"/></net>

<net id="2930"><net_src comp="2926" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="2934"><net_src comp="500" pin="1"/><net_sink comp="2931" pin=0"/></net>

<net id="2935"><net_src comp="2931" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="2939"><net_src comp="503" pin="1"/><net_sink comp="2936" pin=0"/></net>

<net id="2940"><net_src comp="2936" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="2944"><net_src comp="508" pin="2"/><net_sink comp="2941" pin=0"/></net>

<net id="2948"><net_src comp="529" pin="2"/><net_sink comp="2945" pin=0"/></net>

<net id="2949"><net_src comp="2945" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="2950"><net_src comp="2945" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="2954"><net_src comp="535" pin="3"/><net_sink comp="2951" pin=0"/></net>

<net id="2955"><net_src comp="2951" pin="1"/><net_sink comp="2700" pin=0"/></net>

<net id="2956"><net_src comp="2951" pin="1"/><net_sink comp="2704" pin=0"/></net>

<net id="2957"><net_src comp="2951" pin="1"/><net_sink comp="2707" pin=1"/></net>

<net id="2961"><net_src comp="547" pin="2"/><net_sink comp="2958" pin=0"/></net>

<net id="2962"><net_src comp="2958" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="2963"><net_src comp="2958" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="2964"><net_src comp="2958" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="2965"><net_src comp="2958" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2966"><net_src comp="2958" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="2967"><net_src comp="2958" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="2968"><net_src comp="2958" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="2972"><net_src comp="583" pin="2"/><net_sink comp="2969" pin=0"/></net>

<net id="2973"><net_src comp="2969" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="2974"><net_src comp="2969" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="2978"><net_src comp="589" pin="2"/><net_sink comp="2975" pin=0"/></net>

<net id="2979"><net_src comp="2975" pin="1"/><net_sink comp="2683" pin=0"/></net>

<net id="2983"><net_src comp="633" pin="2"/><net_sink comp="2980" pin=0"/></net>

<net id="2984"><net_src comp="2980" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="2988"><net_src comp="639" pin="3"/><net_sink comp="2985" pin=0"/></net>

<net id="2989"><net_src comp="2985" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="2990"><net_src comp="2985" pin="1"/><net_sink comp="2667" pin=0"/></net>

<net id="2994"><net_src comp="647" pin="3"/><net_sink comp="2991" pin=0"/></net>

<net id="2995"><net_src comp="2991" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="2996"><net_src comp="2991" pin="1"/><net_sink comp="2759" pin=0"/></net>

<net id="3000"><net_src comp="655" pin="1"/><net_sink comp="2997" pin=0"/></net>

<net id="3001"><net_src comp="2997" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="3002"><net_src comp="2997" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="3003"><net_src comp="2997" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="3004"><net_src comp="2997" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="3005"><net_src comp="2997" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="3006"><net_src comp="2997" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="3007"><net_src comp="2997" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="3011"><net_src comp="198" pin="3"/><net_sink comp="3008" pin=0"/></net>

<net id="3012"><net_src comp="3008" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="3016"><net_src comp="205" pin="3"/><net_sink comp="3013" pin=0"/></net>

<net id="3017"><net_src comp="3013" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="3021"><net_src comp="710" pin="3"/><net_sink comp="3018" pin=0"/></net>

<net id="3022"><net_src comp="3018" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="3026"><net_src comp="726" pin="2"/><net_sink comp="3023" pin=0"/></net>

<net id="3027"><net_src comp="3023" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="3028"><net_src comp="3023" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="3032"><net_src comp="223" pin="3"/><net_sink comp="3029" pin=0"/></net>

<net id="3033"><net_src comp="3029" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="3037"><net_src comp="230" pin="3"/><net_sink comp="3034" pin=0"/></net>

<net id="3038"><net_src comp="3034" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="3042"><net_src comp="774" pin="1"/><net_sink comp="3039" pin=0"/></net>

<net id="3043"><net_src comp="3039" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3047"><net_src comp="212" pin="7"/><net_sink comp="3044" pin=0"/></net>

<net id="3048"><net_src comp="3044" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="3052"><net_src comp="212" pin="3"/><net_sink comp="3049" pin=0"/></net>

<net id="3053"><net_src comp="3049" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="3057"><net_src comp="789" pin="3"/><net_sink comp="3054" pin=0"/></net>

<net id="3058"><net_src comp="3054" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="3059"><net_src comp="3054" pin="1"/><net_sink comp="2728" pin=0"/></net>

<net id="3063"><net_src comp="794" pin="1"/><net_sink comp="3060" pin=0"/></net>

<net id="3064"><net_src comp="3060" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="3065"><net_src comp="3060" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="3066"><net_src comp="3060" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="3067"><net_src comp="3060" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="3068"><net_src comp="3060" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="3069"><net_src comp="3060" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="3073"><net_src comp="239" pin="3"/><net_sink comp="3070" pin=0"/></net>

<net id="3074"><net_src comp="3070" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="3078"><net_src comp="246" pin="3"/><net_sink comp="3075" pin=0"/></net>

<net id="3079"><net_src comp="3075" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="3083"><net_src comp="824" pin="1"/><net_sink comp="3080" pin=0"/></net>

<net id="3084"><net_src comp="3080" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3088"><net_src comp="212" pin="7"/><net_sink comp="3085" pin=0"/></net>

<net id="3089"><net_src comp="3085" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="3093"><net_src comp="212" pin="3"/><net_sink comp="3090" pin=0"/></net>

<net id="3094"><net_src comp="3090" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="3098"><net_src comp="255" pin="3"/><net_sink comp="3095" pin=0"/></net>

<net id="3099"><net_src comp="3095" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="3103"><net_src comp="262" pin="3"/><net_sink comp="3100" pin=0"/></net>

<net id="3104"><net_src comp="3100" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="3108"><net_src comp="874" pin="2"/><net_sink comp="3105" pin=0"/></net>

<net id="3109"><net_src comp="3105" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="3113"><net_src comp="884" pin="1"/><net_sink comp="3110" pin=0"/></net>

<net id="3114"><net_src comp="3110" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3118"><net_src comp="212" pin="7"/><net_sink comp="3115" pin=0"/></net>

<net id="3119"><net_src comp="3115" pin="1"/><net_sink comp="2070" pin=0"/></net>

<net id="3123"><net_src comp="212" pin="3"/><net_sink comp="3120" pin=0"/></net>

<net id="3124"><net_src comp="3120" pin="1"/><net_sink comp="2241" pin=0"/></net>

<net id="3128"><net_src comp="271" pin="3"/><net_sink comp="3125" pin=0"/></net>

<net id="3129"><net_src comp="3125" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="3133"><net_src comp="903" pin="1"/><net_sink comp="3130" pin=0"/></net>

<net id="3134"><net_src comp="3130" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3138"><net_src comp="212" pin="7"/><net_sink comp="3135" pin=0"/></net>

<net id="3139"><net_src comp="3135" pin="1"/><net_sink comp="2413" pin=0"/></net>

<net id="3143"><net_src comp="212" pin="3"/><net_sink comp="3140" pin=0"/></net>

<net id="3144"><net_src comp="3140" pin="1"/><net_sink comp="2584" pin=0"/></net>

<net id="3148"><net_src comp="912" pin="3"/><net_sink comp="3145" pin=0"/></net>

<net id="3149"><net_src comp="3145" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="3153"><net_src comp="944" pin="1"/><net_sink comp="3150" pin=0"/></net>

<net id="3154"><net_src comp="3150" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="3158"><net_src comp="958" pin="3"/><net_sink comp="3155" pin=0"/></net>

<net id="3159"><net_src comp="3155" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="3163"><net_src comp="988" pin="1"/><net_sink comp="3160" pin=0"/></net>

<net id="3164"><net_src comp="3160" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="3168"><net_src comp="998" pin="3"/><net_sink comp="3165" pin=0"/></net>

<net id="3169"><net_src comp="3165" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="3173"><net_src comp="1011" pin="1"/><net_sink comp="3170" pin=0"/></net>

<net id="3174"><net_src comp="3170" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3178"><net_src comp="212" pin="3"/><net_sink comp="3175" pin=0"/></net>

<net id="3179"><net_src comp="3175" pin="1"/><net_sink comp="2658" pin=0"/></net>

<net id="3183"><net_src comp="1016" pin="1"/><net_sink comp="3180" pin=0"/></net>

<net id="3184"><net_src comp="3180" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3188"><net_src comp="1050" pin="3"/><net_sink comp="3185" pin=0"/></net>

<net id="3189"><net_src comp="3185" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="3190"><net_src comp="3185" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="3191"><net_src comp="3185" pin="1"/><net_sink comp="1608" pin=1"/></net>

<net id="3192"><net_src comp="3185" pin="1"/><net_sink comp="1791" pin=1"/></net>

<net id="3193"><net_src comp="3185" pin="1"/><net_sink comp="1962" pin=1"/></net>

<net id="3194"><net_src comp="3185" pin="1"/><net_sink comp="2134" pin=1"/></net>

<net id="3195"><net_src comp="3185" pin="1"/><net_sink comp="2305" pin=1"/></net>

<net id="3196"><net_src comp="3185" pin="1"/><net_sink comp="2477" pin=1"/></net>

<net id="3197"><net_src comp="3185" pin="1"/><net_sink comp="2648" pin=1"/></net>

<net id="3201"><net_src comp="1061" pin="3"/><net_sink comp="3198" pin=0"/></net>

<net id="3202"><net_src comp="3198" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="3206"><net_src comp="1093" pin="1"/><net_sink comp="3203" pin=0"/></net>

<net id="3207"><net_src comp="3203" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="3211"><net_src comp="1107" pin="3"/><net_sink comp="3208" pin=0"/></net>

<net id="3212"><net_src comp="3208" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="3216"><net_src comp="1137" pin="1"/><net_sink comp="3213" pin=0"/></net>

<net id="3217"><net_src comp="3213" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="3221"><net_src comp="1147" pin="3"/><net_sink comp="3218" pin=0"/></net>

<net id="3222"><net_src comp="3218" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="3226"><net_src comp="1160" pin="1"/><net_sink comp="3223" pin=0"/></net>

<net id="3227"><net_src comp="3223" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3231"><net_src comp="279" pin="3"/><net_sink comp="3228" pin=0"/></net>

<net id="3232"><net_src comp="3228" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="3236"><net_src comp="1235" pin="1"/><net_sink comp="3233" pin=0"/></net>

<net id="3237"><net_src comp="3233" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3241"><net_src comp="1247" pin="3"/><net_sink comp="3238" pin=0"/></net>

<net id="3242"><net_src comp="3238" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="3246"><net_src comp="1258" pin="3"/><net_sink comp="3243" pin=0"/></net>

<net id="3247"><net_src comp="3243" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="3251"><net_src comp="1290" pin="1"/><net_sink comp="3248" pin=0"/></net>

<net id="3252"><net_src comp="3248" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="3256"><net_src comp="1304" pin="3"/><net_sink comp="3253" pin=0"/></net>

<net id="3257"><net_src comp="3253" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="3261"><net_src comp="1334" pin="1"/><net_sink comp="3258" pin=0"/></net>

<net id="3262"><net_src comp="3258" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="3266"><net_src comp="1344" pin="3"/><net_sink comp="3263" pin=0"/></net>

<net id="3267"><net_src comp="3263" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="3271"><net_src comp="1357" pin="1"/><net_sink comp="3268" pin=0"/></net>

<net id="3272"><net_src comp="3268" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3276"><net_src comp="1362" pin="1"/><net_sink comp="3273" pin=0"/></net>

<net id="3277"><net_src comp="3273" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="3281"><net_src comp="1366" pin="1"/><net_sink comp="3278" pin=0"/></net>

<net id="3282"><net_src comp="3278" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="3286"><net_src comp="292" pin="3"/><net_sink comp="3283" pin=0"/></net>

<net id="3287"><net_src comp="3283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="3291"><net_src comp="386" pin="2"/><net_sink comp="3288" pin=0"/></net>

<net id="3292"><net_src comp="3288" pin="1"/><net_sink comp="1801" pin=0"/></net>

<net id="3296"><net_src comp="1441" pin="1"/><net_sink comp="3293" pin=0"/></net>

<net id="3297"><net_src comp="3293" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="3301"><net_src comp="1450" pin="3"/><net_sink comp="3298" pin=0"/></net>

<net id="3302"><net_src comp="3298" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="3306"><net_src comp="1482" pin="1"/><net_sink comp="3303" pin=0"/></net>

<net id="3307"><net_src comp="3303" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="3311"><net_src comp="1496" pin="3"/><net_sink comp="3308" pin=0"/></net>

<net id="3312"><net_src comp="3308" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="3316"><net_src comp="1526" pin="1"/><net_sink comp="3313" pin=0"/></net>

<net id="3317"><net_src comp="3313" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="3321"><net_src comp="1536" pin="3"/><net_sink comp="3318" pin=0"/></net>

<net id="3322"><net_src comp="3318" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="3326"><net_src comp="1544" pin="1"/><net_sink comp="3323" pin=0"/></net>

<net id="3327"><net_src comp="3323" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="3331"><net_src comp="1548" pin="1"/><net_sink comp="3328" pin=0"/></net>

<net id="3332"><net_src comp="3328" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="3336"><net_src comp="300" pin="3"/><net_sink comp="3333" pin=0"/></net>

<net id="3337"><net_src comp="3333" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="3341"><net_src comp="386" pin="2"/><net_sink comp="3338" pin=0"/></net>

<net id="3342"><net_src comp="3338" pin="1"/><net_sink comp="2144" pin=0"/></net>

<net id="3346"><net_src comp="1621" pin="3"/><net_sink comp="3343" pin=0"/></net>

<net id="3347"><net_src comp="3343" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="3351"><net_src comp="1633" pin="3"/><net_sink comp="3348" pin=0"/></net>

<net id="3352"><net_src comp="3348" pin="1"/><net_sink comp="1766" pin=0"/></net>

<net id="3356"><net_src comp="1665" pin="1"/><net_sink comp="3353" pin=0"/></net>

<net id="3357"><net_src comp="3353" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="3361"><net_src comp="1679" pin="3"/><net_sink comp="3358" pin=0"/></net>

<net id="3362"><net_src comp="3358" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="3366"><net_src comp="1709" pin="1"/><net_sink comp="3363" pin=0"/></net>

<net id="3367"><net_src comp="3363" pin="1"/><net_sink comp="1736" pin=1"/></net>

<net id="3371"><net_src comp="1719" pin="3"/><net_sink comp="3368" pin=0"/></net>

<net id="3372"><net_src comp="3368" pin="1"/><net_sink comp="1740" pin=0"/></net>

<net id="3376"><net_src comp="1727" pin="1"/><net_sink comp="3373" pin=0"/></net>

<net id="3377"><net_src comp="3373" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="3381"><net_src comp="1731" pin="1"/><net_sink comp="3378" pin=0"/></net>

<net id="3382"><net_src comp="3378" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="3386"><net_src comp="308" pin="3"/><net_sink comp="3383" pin=0"/></net>

<net id="3387"><net_src comp="3383" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="3391"><net_src comp="386" pin="2"/><net_sink comp="3388" pin=0"/></net>

<net id="3392"><net_src comp="3388" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="3396"><net_src comp="1804" pin="3"/><net_sink comp="3393" pin=0"/></net>

<net id="3397"><net_src comp="3393" pin="1"/><net_sink comp="1937" pin=0"/></net>

<net id="3401"><net_src comp="1836" pin="1"/><net_sink comp="3398" pin=0"/></net>

<net id="3402"><net_src comp="3398" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="3406"><net_src comp="1850" pin="3"/><net_sink comp="3403" pin=0"/></net>

<net id="3407"><net_src comp="3403" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="3411"><net_src comp="1880" pin="1"/><net_sink comp="3408" pin=0"/></net>

<net id="3412"><net_src comp="3408" pin="1"/><net_sink comp="1907" pin=1"/></net>

<net id="3416"><net_src comp="1890" pin="3"/><net_sink comp="3413" pin=0"/></net>

<net id="3417"><net_src comp="3413" pin="1"/><net_sink comp="1911" pin=0"/></net>

<net id="3421"><net_src comp="1898" pin="1"/><net_sink comp="3418" pin=0"/></net>

<net id="3422"><net_src comp="3418" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="3426"><net_src comp="1902" pin="1"/><net_sink comp="3423" pin=0"/></net>

<net id="3427"><net_src comp="3423" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="3431"><net_src comp="316" pin="3"/><net_sink comp="3428" pin=0"/></net>

<net id="3432"><net_src comp="3428" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="3436"><net_src comp="1976" pin="3"/><net_sink comp="3433" pin=0"/></net>

<net id="3437"><net_src comp="3433" pin="1"/><net_sink comp="2109" pin=0"/></net>

<net id="3441"><net_src comp="2008" pin="1"/><net_sink comp="3438" pin=0"/></net>

<net id="3442"><net_src comp="3438" pin="1"/><net_sink comp="2079" pin=0"/></net>

<net id="3446"><net_src comp="2022" pin="3"/><net_sink comp="3443" pin=0"/></net>

<net id="3447"><net_src comp="3443" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="3451"><net_src comp="2052" pin="1"/><net_sink comp="3448" pin=0"/></net>

<net id="3452"><net_src comp="3448" pin="1"/><net_sink comp="2079" pin=1"/></net>

<net id="3456"><net_src comp="2062" pin="3"/><net_sink comp="3453" pin=0"/></net>

<net id="3457"><net_src comp="3453" pin="1"/><net_sink comp="2083" pin=0"/></net>

<net id="3461"><net_src comp="2070" pin="1"/><net_sink comp="3458" pin=0"/></net>

<net id="3462"><net_src comp="3458" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="3466"><net_src comp="2074" pin="1"/><net_sink comp="3463" pin=0"/></net>

<net id="3467"><net_src comp="3463" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="3471"><net_src comp="324" pin="3"/><net_sink comp="3468" pin=0"/></net>

<net id="3472"><net_src comp="3468" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="3476"><net_src comp="2147" pin="3"/><net_sink comp="3473" pin=0"/></net>

<net id="3477"><net_src comp="3473" pin="1"/><net_sink comp="2280" pin=0"/></net>

<net id="3481"><net_src comp="2179" pin="1"/><net_sink comp="3478" pin=0"/></net>

<net id="3482"><net_src comp="3478" pin="1"/><net_sink comp="2250" pin=0"/></net>

<net id="3486"><net_src comp="2193" pin="3"/><net_sink comp="3483" pin=0"/></net>

<net id="3487"><net_src comp="3483" pin="1"/><net_sink comp="2267" pin=0"/></net>

<net id="3491"><net_src comp="2223" pin="1"/><net_sink comp="3488" pin=0"/></net>

<net id="3492"><net_src comp="3488" pin="1"/><net_sink comp="2250" pin=1"/></net>

<net id="3496"><net_src comp="2233" pin="3"/><net_sink comp="3493" pin=0"/></net>

<net id="3497"><net_src comp="3493" pin="1"/><net_sink comp="2254" pin=0"/></net>

<net id="3501"><net_src comp="2241" pin="1"/><net_sink comp="3498" pin=0"/></net>

<net id="3502"><net_src comp="3498" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="3506"><net_src comp="2245" pin="1"/><net_sink comp="3503" pin=0"/></net>

<net id="3507"><net_src comp="3503" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="3511"><net_src comp="332" pin="3"/><net_sink comp="3508" pin=0"/></net>

<net id="3512"><net_src comp="3508" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="3516"><net_src comp="2319" pin="3"/><net_sink comp="3513" pin=0"/></net>

<net id="3517"><net_src comp="3513" pin="1"/><net_sink comp="2452" pin=0"/></net>

<net id="3521"><net_src comp="2351" pin="1"/><net_sink comp="3518" pin=0"/></net>

<net id="3522"><net_src comp="3518" pin="1"/><net_sink comp="2422" pin=0"/></net>

<net id="3526"><net_src comp="2365" pin="3"/><net_sink comp="3523" pin=0"/></net>

<net id="3527"><net_src comp="3523" pin="1"/><net_sink comp="2439" pin=0"/></net>

<net id="3531"><net_src comp="2395" pin="1"/><net_sink comp="3528" pin=0"/></net>

<net id="3532"><net_src comp="3528" pin="1"/><net_sink comp="2422" pin=1"/></net>

<net id="3536"><net_src comp="2405" pin="3"/><net_sink comp="3533" pin=0"/></net>

<net id="3537"><net_src comp="3533" pin="1"/><net_sink comp="2426" pin=0"/></net>

<net id="3541"><net_src comp="396" pin="2"/><net_sink comp="3538" pin=0"/></net>

<net id="3542"><net_src comp="3538" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="3546"><net_src comp="2413" pin="1"/><net_sink comp="3543" pin=0"/></net>

<net id="3547"><net_src comp="3543" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="3551"><net_src comp="2417" pin="1"/><net_sink comp="3548" pin=0"/></net>

<net id="3552"><net_src comp="3548" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="3556"><net_src comp="340" pin="3"/><net_sink comp="3553" pin=0"/></net>

<net id="3557"><net_src comp="3553" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="3561"><net_src comp="2490" pin="3"/><net_sink comp="3558" pin=0"/></net>

<net id="3562"><net_src comp="3558" pin="1"/><net_sink comp="2623" pin=0"/></net>

<net id="3566"><net_src comp="2522" pin="1"/><net_sink comp="3563" pin=0"/></net>

<net id="3567"><net_src comp="3563" pin="1"/><net_sink comp="2593" pin=0"/></net>

<net id="3571"><net_src comp="2536" pin="3"/><net_sink comp="3568" pin=0"/></net>

<net id="3572"><net_src comp="3568" pin="1"/><net_sink comp="2610" pin=0"/></net>

<net id="3576"><net_src comp="2566" pin="1"/><net_sink comp="3573" pin=0"/></net>

<net id="3577"><net_src comp="3573" pin="1"/><net_sink comp="2593" pin=1"/></net>

<net id="3581"><net_src comp="2576" pin="3"/><net_sink comp="3578" pin=0"/></net>

<net id="3582"><net_src comp="3578" pin="1"/><net_sink comp="2597" pin=0"/></net>

<net id="3586"><net_src comp="2584" pin="1"/><net_sink comp="3583" pin=0"/></net>

<net id="3587"><net_src comp="3583" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="3591"><net_src comp="2588" pin="1"/><net_sink comp="3588" pin=0"/></net>

<net id="3592"><net_src comp="3588" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="3596"><net_src comp="348" pin="3"/><net_sink comp="3593" pin=0"/></net>

<net id="3597"><net_src comp="3593" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="3601"><net_src comp="396" pin="2"/><net_sink comp="3598" pin=0"/></net>

<net id="3602"><net_src comp="3598" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="3606"><net_src comp="2658" pin="1"/><net_sink comp="3603" pin=0"/></net>

<net id="3607"><net_src comp="3603" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="3611"><net_src comp="2662" pin="1"/><net_sink comp="3608" pin=0"/></net>

<net id="3612"><net_src comp="3608" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="3616"><net_src comp="2672" pin="2"/><net_sink comp="3613" pin=0"/></net>

<net id="3620"><net_src comp="356" pin="3"/><net_sink comp="3617" pin=0"/></net>

<net id="3621"><net_src comp="3617" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="3625"><net_src comp="2762" pin="2"/><net_sink comp="3622" pin=0"/></net>

<net id="3626"><net_src comp="3622" pin="1"/><net_sink comp="2771" pin=0"/></net>

<net id="3630"><net_src comp="363" pin="3"/><net_sink comp="3627" pin=0"/></net>

<net id="3631"><net_src comp="3627" pin="1"/><net_sink comp="2768" pin=0"/></net>

<net id="3635"><net_src comp="2768" pin="1"/><net_sink comp="3632" pin=0"/></net>

<net id="3636"><net_src comp="3632" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="3640"><net_src comp="369" pin="3"/><net_sink comp="3637" pin=0"/></net>

<net id="3641"><net_src comp="3637" pin="1"/><net_sink comp="376" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_ftmap | {}
	Port: conv1_weights | {}
	Port: conv1_biases | {}
	Port: layer1_output | {55 }
 - Input state : 
	Port: conv1 : input_ftmap | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: conv1 : conv1_weights | {2 3 4 5 6 7 }
	Port: conv1 : conv1_biases | {38 39 }
	Port: conv1 : layer1_output | {}
  - Chain level:
	State 1
		store_ln14 : 1
		store_ln14 : 1
		store_ln14 : 1
		store_ln14 : 1
		store_ln14 : 1
		store_ln14 : 1
		store_ln14 : 1
		store_ln14 : 1
	State 2
		zext_ln39 : 1
		x_assign_15_4 : 2
		icmp_ln14 : 1
		br_ln14 : 2
		add_ln14 : 1
		icmp_ln16 : 1
		select_ln14_1 : 2
		zext_ln42 : 3
		mul_ln42 : 4
		add_ln42 : 5
		xor_ln14 : 2
		icmp_ln31 : 1
		and_ln14 : 2
		icmp_ln18 : 1
		and_ln14_1 : 2
		or_ln16 : 2
		select_ln16 : 2
		xor_ln16 : 2
		or_ln16_1 : 2
		and_ln16 : 2
		add_ln18 : 3
		or_ln18 : 2
		or_ln18_15 : 2
		select_ln18_12 : 2
		select_ln18_16 : 4
		zext_ln42_1 : 3
		add_ln42_8 : 4
		zext_ln42_2 : 5
		conv1_weights_addr : 6
		add_ln42_9 : 4
		zext_ln42_3 : 5
		conv1_weights_addr_1 : 6
		conv1_weights_load : 7
		conv1_weights_load_1 : 7
		add_ln16_1 : 1
		select_ln16_3 : 2
		store_ln14 : 3
		store_ln16 : 3
		store_ln18 : 5
	State 3
		add_ln16 : 1
		add_ln42_10 : 1
		zext_ln42_4 : 2
		conv1_weights_addr_2 : 3
		add_ln42_11 : 1
		zext_ln42_5 : 2
		conv1_weights_addr_3 : 3
		add_ln1432_13 : 1
		sext_ln1432 : 2
		add_ln1432 : 3
		sext_ln1432_4 : 4
		x_assign : 5
		conv1_weights_load_2 : 4
		conv1_weights_load_3 : 4
	State 4
		zext_ln1432 : 1
		add_ln42_12 : 1
		zext_ln42_6 : 2
		conv1_weights_addr_4 : 3
		add_ln42_13 : 1
		zext_ln42_7 : 2
		conv1_weights_addr_5 : 3
		add_ln1432_5 : 2
		sext_ln1432_5 : 3
		x_assign_s : 4
		conv1_weights_load_4 : 4
		conv1_weights_load_5 : 4
		store_ln16 : 1
	State 5
		add_ln42_14 : 1
		zext_ln42_8 : 2
		conv1_weights_addr_6 : 3
		add_ln42_15 : 1
		zext_ln42_9 : 2
		conv1_weights_addr_7 : 3
		add_ln42_16 : 1
		sext_ln1432_6 : 1
		x_assign_15_1 : 2
		conv1_weights_load_6 : 4
		conv1_weights_load_7 : 4
		store_ln14 : 1
	State 6
		conv1_weights_addr_8 : 1
		p_x_assign : 1
		sext_ln1432_7 : 1
		x_assign_15_2 : 2
		conv1_weights_load_8 : 2
	State 7
		data : 1
		xs_sign : 2
		xs_exp : 2
		trunc_ln534 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln515 : 3
		add_ln515 : 4
		tmp_40 : 5
		sub_ln18 : 3
		sext_ln18 : 4
		select_ln18 : 6
		sext_ln18_12 : 7
		zext_ln18 : 8
		lshr_ln18 : 9
		tmp_41 : 10
		p_x_assign_5 : 1
		sext_ln1432_8 : 1
		x_assign_15_3 : 2
	State 8
		x_assign_15_4_mid1 : 1
		tmp_s : 1
		val : 2
		result_10 : 3
		result : 4
		p_x_assign_5_1 : 1
	State 9
		tmp_42 : 1
		xs_exp_s : 1
		trunc_ln534_8 : 1
		zext_ln515_11_cast : 2
		zext_ln515_11 : 3
		zext_ln515_12 : 2
		add_ln515_6 : 3
		tmp_43 : 4
		sub_ln18_6 : 2
		sext_ln18_13 : 3
		select_ln18_13 : 5
		sext_ln18_14 : 6
		zext_ln18_6 : 7
		lshr_ln18_6 : 8
		tmp_44 : 9
		p_x_assign_5_2 : 1
		zext_ln1432_3 : 1
		x_assign_15_5 : 2
	State 10
		tmp_15 : 1
		select_ln18_20 : 2
		sub_ln59 : 3
		select_ln59 : 4
		zext_ln42_11 : 5
		tmp_16 : 5
		sub_ln42 : 6
		add_ln42_17 : 7
		zext_ln42_12 : 8
		input_ftmap_addr : 9
		input_ftmap_load : 10
		p_x_assign_5_3 : 1
		zext_ln1432_4 : 1
		x_assign_15_6 : 2
	State 11
		select_ln16_2 : 1
		tmp_45 : 1
		xs_exp_3_s : 1
		trunc_ln534_9 : 1
		zext_ln515_13_cast : 2
		zext_ln515_13 : 3
		zext_ln515_14 : 2
		add_ln515_7 : 3
		tmp_46 : 4
		sub_ln18_7 : 2
		sext_ln18_15 : 3
		select_ln18_15 : 5
		sext_ln18_16 : 6
		zext_ln18_7 : 7
		lshr_ln18_7 : 8
		tmp_47 : 9
		zext_ln1432_5 : 1
		x_assign_15_7 : 2
	State 12
		mul : 1
		tmp_17 : 1
		select_ln18_22 : 2
		sub_ln59_5 : 3
		select_ln59_5 : 4
		zext_ln42_13 : 5
		tmp_18 : 5
		sub_ln42_1 : 6
		add_ln42_18 : 7
		zext_ln42_14 : 8
		input_ftmap_addr_1 : 9
		input_ftmap_load_1 : 10
		x_assign_19_4 : 1
		zext_ln1432_6 : 1
		x_assign_15_8 : 2
	State 13
		tmp_48 : 1
		xs_exp_3_1 : 1
		trunc_ln534_10 : 1
		zext_ln515_15_cast : 2
		zext_ln515_15 : 3
		zext_ln515_16 : 2
		add_ln515_8 : 3
		tmp_49 : 4
		sub_ln18_8 : 2
		sext_ln18_17 : 3
		select_ln18_17 : 5
		sext_ln18_18 : 6
		zext_ln18_8 : 7
		lshr_ln18_8 : 8
		tmp_50 : 9
		x_assign_19_5 : 1
	State 14
		mul_1 : 1
		tmp_19 : 1
		select_ln18_24 : 2
		sub_ln59_6 : 3
		select_ln59_6 : 4
		zext_ln42_15 : 5
		tmp_20 : 5
		sub_ln42_2 : 6
		add_ln42_19 : 7
		zext_ln42_16 : 8
		input_ftmap_addr_2 : 9
		input_ftmap_load_2 : 10
		x_assign_19_6 : 1
	State 15
		select_ln18_14 : 1
		convolution2 : 2
		tmp_51 : 1
		xs_exp_3_2 : 1
		trunc_ln534_11 : 1
		zext_ln515_17_cast : 2
		zext_ln515_17 : 3
		zext_ln515_18 : 2
		add_ln515_9 : 3
		tmp_52 : 4
		sub_ln18_9 : 2
		sext_ln18_19 : 3
		select_ln18_19 : 5
		sext_ln18_20 : 6
		zext_ln18_9 : 7
		lshr_ln18_9 : 8
		tmp_53 : 9
		x_assign_19_7 : 1
	State 16
		mul_2 : 1
		tmp_21 : 1
		select_ln18_26 : 2
		sub_ln59_7 : 3
		select_ln59_7 : 4
		zext_ln42_17 : 5
		tmp_22 : 5
		sub_ln42_3 : 6
		add_ln42_20 : 7
		zext_ln42_18 : 8
		input_ftmap_addr_3 : 9
		input_ftmap_load_3 : 10
		x_assign_19_8 : 1
	State 17
		tmp_54 : 1
		xs_exp_3_3 : 1
		trunc_ln534_12 : 1
		zext_ln515_19_cast : 2
		zext_ln515_19 : 3
		zext_ln515_20 : 2
		add_ln515_10 : 3
		tmp_55 : 4
		sub_ln18_10 : 2
		sext_ln18_21 : 3
		select_ln18_21 : 5
		sext_ln18_22 : 6
		zext_ln18_10 : 7
		lshr_ln18_10 : 8
		tmp_56 : 9
	State 18
		mul_3 : 1
		tmp_23 : 1
		select_ln18_28 : 2
		sub_ln59_8 : 3
		select_ln59_8 : 4
		zext_ln42_19 : 5
		tmp_24 : 5
		sub_ln42_4 : 6
		add_ln42_21 : 7
		zext_ln42_20 : 8
		input_ftmap_addr_4 : 9
		input_ftmap_load_4 : 10
	State 19
		tmp_57 : 1
		xs_exp_3_4 : 1
		trunc_ln534_13 : 1
		zext_ln515_21_cast : 2
		zext_ln515_21 : 3
		zext_ln515_22 : 2
		add_ln515_11 : 3
		tmp_58 : 4
		sub_ln18_11 : 2
		sext_ln18_23 : 3
		select_ln18_23 : 5
		sext_ln18_24 : 6
		zext_ln18_11 : 7
		lshr_ln18_11 : 8
		tmp_59 : 9
	State 20
		mul_4 : 1
		tmp_25 : 1
		select_ln18_30 : 2
		sub_ln59_9 : 3
		select_ln59_9 : 4
		zext_ln42_21 : 5
		tmp_26 : 5
		sub_ln42_5 : 6
		add_ln42_22 : 7
		zext_ln42_22 : 8
		input_ftmap_addr_5 : 9
		input_ftmap_load_5 : 10
	State 21
		tmp_60 : 1
		xs_exp_3_5 : 1
		trunc_ln534_14 : 1
		zext_ln515_23_cast : 2
		zext_ln515_23 : 3
		zext_ln515_24 : 2
		add_ln515_12 : 3
		tmp_61 : 4
		sub_ln18_12 : 2
		sext_ln18_25 : 3
		select_ln18_25 : 5
		sext_ln18_26 : 6
		zext_ln18_12 : 7
		lshr_ln18_12 : 8
		tmp_62 : 9
	State 22
		mul_5 : 1
		tmp_27 : 1
		select_ln18_31 : 2
		sub_ln59_10 : 3
		select_ln59_10 : 4
		zext_ln42_23 : 5
		tmp_28 : 5
		sub_ln42_6 : 6
		add_ln42_23 : 7
		zext_ln42_24 : 8
		input_ftmap_addr_6 : 9
		input_ftmap_load_6 : 10
	State 23
		tmp_63 : 1
		xs_exp_3_6 : 1
		trunc_ln534_15 : 1
		zext_ln515_25_cast : 2
		zext_ln515_25 : 3
		zext_ln515_26 : 2
		add_ln515_13 : 3
		tmp_64 : 4
		sub_ln18_13 : 2
		sext_ln18_27 : 3
		select_ln18_27 : 5
		sext_ln18_28 : 6
		zext_ln18_13 : 7
		lshr_ln18_13 : 8
		tmp_65 : 9
	State 24
		mul_6 : 1
		tmp_29 : 1
		select_ln18_32 : 2
		sub_ln59_11 : 3
		select_ln59_11 : 4
		zext_ln42_25 : 5
		tmp_30 : 5
		sub_ln42_7 : 6
		add_ln42_24 : 7
		zext_ln42_26 : 8
		input_ftmap_addr_7 : 9
		input_ftmap_load_7 : 10
	State 25
		tmp_66 : 1
		xs_exp_3_7 : 1
		trunc_ln534_16 : 1
		zext_ln515_27_cast : 2
		zext_ln515_27 : 3
		zext_ln515_28 : 2
		add_ln515_14 : 3
		tmp_67 : 4
		sub_ln18_14 : 2
		sext_ln18_29 : 3
		select_ln18_29 : 5
		sext_ln18_30 : 6
		zext_ln18_14 : 7
		lshr_ln18_14 : 8
		tmp_68 : 9
	State 26
		mul_7 : 1
		tmp_31 : 1
		select_ln18_33 : 2
		sub_ln59_12 : 3
		select_ln59_12 : 4
		zext_ln42_27 : 5
		tmp_32 : 5
		sub_ln42_8 : 6
		add_ln42_25 : 7
		zext_ln42_28 : 8
		input_ftmap_addr_8 : 9
		input_ftmap_load_8 : 10
	State 27
	State 28
		mul_8 : 1
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		ifzero : 1
		br_ln31 : 2
		select_ln18_35 : 1
		store_ln18 : 2
		store_ln31 : 1
	State 38
		zext_ln47_1 : 1
		sub_ln47 : 2
		sext_ln42 : 3
		conv1_biases_addr : 1
		conv1_biases_load : 2
		add_ln47 : 4
		sext_ln47 : 5
		trunc_ln47 : 5
		p_shl1 : 6
		sub_ln47_1 : 7
		add_ln47_1 : 8
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		layer1_output_addr : 1
		store_ln42 : 1
	State 51
	State 52
	State 53
	State 54
	State 55
		y_fp_exp : 1
		y_fp_sig : 1
		icmp_ln25 : 2
		icmp_ln25_8 : 2
		and_ln25 : 3
		icmp_ln18_16 : 2
		xor_ln18 : 3
		ymaggreater : 1
		res : 2
		select_ln25 : 3
		and_ln18 : 3
		res_3 : 3
		store_ln47 : 4
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         lshr_ln18_fu_992         |    0    |    0    |   159   |
|          |        lshr_ln18_6_fu_1141       |    0    |    0    |   159   |
|          |        lshr_ln18_7_fu_1338       |    0    |    0    |   159   |
|          |        lshr_ln18_8_fu_1530       |    0    |    0    |   159   |
|   lshr   |        lshr_ln18_9_fu_1713       |    0    |    0    |   159   |
|          |       lshr_ln18_10_fu_1884       |    0    |    0    |   159   |
|          |       lshr_ln18_11_fu_2056       |    0    |    0    |   159   |
|          |       lshr_ln18_12_fu_2227       |    0    |    0    |   159   |
|          |       lshr_ln18_13_fu_2399       |    0    |    0    |   159   |
|          |       lshr_ln18_14_fu_2570       |    0    |    0    |   159   |
|----------|----------------------------------|---------|---------|---------|
|          |         shl_ln18_fu_1020         |    0    |    0    |   159   |
|          |        shl_ln18_6_fu_1165        |    0    |    0    |   159   |
|          |        shl_ln18_7_fu_1371        |    0    |    0    |   159   |
|          |        shl_ln18_8_fu_1553        |    0    |    0    |   159   |
|    shl   |        shl_ln18_9_fu_1736        |    0    |    0    |   159   |
|          |        shl_ln18_10_fu_1907       |    0    |    0    |   159   |
|          |        shl_ln18_11_fu_2079       |    0    |    0    |   159   |
|          |        shl_ln18_12_fu_2250       |    0    |    0    |   159   |
|          |        shl_ln18_13_fu_2422       |    0    |    0    |   159   |
|          |        shl_ln18_14_fu_2593       |    0    |    0    |   159   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln14_fu_523         |    0    |    0    |    14   |
|          |          add_ln42_fu_553         |    0    |    0    |    17   |
|          |          add_ln18_fu_621         |    0    |    0    |    15   |
|          |         add_ln42_8_fu_659        |    0    |    0    |    20   |
|          |         add_ln42_9_fu_670        |    0    |    0    |    17   |
|          |         add_ln16_1_fu_681        |    0    |    0    |    27   |
|          |         add_ln42_1_fu_716        |    0    |    0    |    17   |
|          |         add_ln42_2_fu_721        |    0    |    0    |    17   |
|          |          add_ln16_fu_726         |    0    |    0    |    15   |
|          |        add_ln42_10_fu_735        |    0    |    0    |    17   |
|          |        add_ln42_11_fu_745        |    0    |    0    |    17   |
|          |       add_ln1432_13_fu_758       |    0    |    0    |    15   |
|          |         add_ln1432_fu_768        |    0    |    0    |    16   |
|          |         add_ln42_3_fu_779        |    0    |    0    |    17   |
|          |         add_ln42_4_fu_784        |    0    |    0    |    17   |
|          |        add_ln42_12_fu_798        |    0    |    0    |    17   |
|          |        add_ln42_13_fu_808        |    0    |    0    |    17   |
|          |        add_ln1432_5_fu_818       |    0    |    0    |    15   |
|          |         add_ln14_1_fu_834        |    0    |    0    |    33   |
|          |         add_ln42_5_fu_839        |    0    |    0    |    17   |
|          |         add_ln42_6_fu_844        |    0    |    0    |    17   |
|          |         add_ln42_7_fu_849        |    0    |    0    |    17   |
|          |        add_ln42_14_fu_854        |    0    |    0    |    17   |
|          |        add_ln42_15_fu_864        |    0    |    0    |    17   |
|          |        add_ln42_16_fu_874        |    0    |    0    |    17   |
|          |        add_ln1432_6_fu_879       |    0    |    0    |    15   |
|          |        add_ln1432_7_fu_898       |    0    |    0    |    15   |
|    add   |         add_ln515_fu_952         |    0    |    0    |    18   |
|          |       add_ln1432_8_fu_1006       |    0    |    0    |    15   |
|          |        add_ln515_6_fu_1101       |    0    |    0    |    18   |
|          |       add_ln1432_9_fu_1155       |    0    |    0    |    15   |
|          |        add_ln42_17_fu_1220       |    0    |    0    |    16   |
|          |       add_ln1432_10_fu_1230      |    0    |    0    |    15   |
|          |        add_ln515_7_fu_1298       |    0    |    0    |    18   |
|          |       add_ln1432_11_fu_1352      |    0    |    0    |    15   |
|          |        add_ln42_18_fu_1426       |    0    |    0    |    16   |
|          |       add_ln1432_12_fu_1436      |    0    |    0    |    15   |
|          |        add_ln515_8_fu_1490       |    0    |    0    |    18   |
|          |        add_ln42_19_fu_1608       |    0    |    0    |    16   |
|          |        add_ln515_9_fu_1673       |    0    |    0    |    18   |
|          |        add_ln42_20_fu_1791       |    0    |    0    |    16   |
|          |       add_ln515_10_fu_1844       |    0    |    0    |    18   |
|          |        add_ln42_21_fu_1962       |    0    |    0    |    16   |
|          |       add_ln515_11_fu_2016       |    0    |    0    |    18   |
|          |        add_ln42_22_fu_2134       |    0    |    0    |    16   |
|          |       add_ln515_12_fu_2187       |    0    |    0    |    18   |
|          |        add_ln42_23_fu_2305       |    0    |    0    |    16   |
|          |       add_ln515_13_fu_2359       |    0    |    0    |    18   |
|          |        add_ln42_24_fu_2477       |    0    |    0    |    16   |
|          |       add_ln515_14_fu_2530       |    0    |    0    |    18   |
|          |        add_ln42_25_fu_2648       |    0    |    0    |    16   |
|          |         add_ln31_fu_2667         |    0    |    0    |    12   |
|          |        add_ln18_1_fu_2678        |    0    |    0    |    19   |
|          |         add_ln47_fu_2731         |    0    |    0    |    23   |
|          |        add_ln47_1_fu_2762        |    0    |    0    |    22   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln14_1_fu_535       |    0    |    0    |    7    |
|          |        select_ln16_fu_595        |    0    |    0    |    8    |
|          |       select_ln18_12_fu_639      |    0    |    0    |    4    |
|          |       select_ln18_16_fu_647      |    0    |    0    |    8    |
|          |       select_ln16_3_fu_687       |    0    |    0    |    19   |
|          |        select_ln14_fu_710        |    0    |    0    |    8    |
|          |       select_ln16_1_fu_789       |    0    |    0    |    8    |
|          |        select_ln18_fu_976        |    0    |    0    |    11   |
|          |            val_fu_1037           |    0    |    0    |    16   |
|          |          result_fu_1050          |    0    |    0    |    16   |
|          |      select_ln18_13_fu_1125      |    0    |    0    |    11   |
|          |      select_ln18_20_fu_1182      |    0    |    0    |    8    |
|          |        select_ln59_fu_1195       |    0    |    0    |    8    |
|          |       select_ln14_2_fu_1240      |    0    |    0    |    64   |
|          |       select_ln16_2_fu_1247      |    0    |    0    |    64   |
|          |      select_ln18_15_fu_1322      |    0    |    0    |    11   |
|          |      select_ln18_22_fu_1388      |    0    |    0    |    8    |
|          |       select_ln59_5_fu_1401      |    0    |    0    |    8    |
|          |      select_ln18_17_fu_1514      |    0    |    0    |    11   |
|          |      select_ln18_24_fu_1570      |    0    |    0    |    8    |
|          |       select_ln59_6_fu_1583      |    0    |    0    |    8    |
|  select  |      select_ln18_14_fu_1621      |    0    |    0    |    32   |
|          |      select_ln18_19_fu_1697      |    0    |    0    |    11   |
|          |      select_ln18_26_fu_1753      |    0    |    0    |    8    |
|          |       select_ln59_7_fu_1766      |    0    |    0    |    8    |
|          |      select_ln18_21_fu_1868      |    0    |    0    |    11   |
|          |      select_ln18_28_fu_1924      |    0    |    0    |    8    |
|          |       select_ln59_8_fu_1937      |    0    |    0    |    8    |
|          |      select_ln18_23_fu_2040      |    0    |    0    |    11   |
|          |      select_ln18_30_fu_2096      |    0    |    0    |    8    |
|          |       select_ln59_9_fu_2109      |    0    |    0    |    8    |
|          |      select_ln18_25_fu_2211      |    0    |    0    |    11   |
|          |      select_ln18_31_fu_2267      |    0    |    0    |    8    |
|          |      select_ln59_10_fu_2280      |    0    |    0    |    8    |
|          |      select_ln18_27_fu_2383      |    0    |    0    |    11   |
|          |      select_ln18_32_fu_2439      |    0    |    0    |    8    |
|          |      select_ln59_11_fu_2452      |    0    |    0    |    8    |
|          |      select_ln18_29_fu_2554      |    0    |    0    |    11   |
|          |      select_ln18_33_fu_2610      |    0    |    0    |    8    |
|          |      select_ln59_12_fu_2623      |    0    |    0    |    8    |
|          |      select_ln18_35_fu_2683      |    0    |    0    |    11   |
|          |            res_fu_2834           |    0    |    0    |    32   |
|          |        select_ln25_fu_2842       |    0    |    0    |    32   |
|          |           res_3_fu_2856          |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln18_fu_966         |    0    |    0    |    18   |
|          |         result_10_fu_1044        |    0    |    0    |    23   |
|          |        sub_ln18_6_fu_1115        |    0    |    0    |    18   |
|          |         sub_ln59_fu_1189         |    0    |    0    |    15   |
|          |         sub_ln42_fu_1214         |    0    |    0    |    16   |
|          |        sub_ln18_7_fu_1312        |    0    |    0    |    18   |
|          |        sub_ln59_5_fu_1395        |    0    |    0    |    15   |
|          |        sub_ln42_1_fu_1420        |    0    |    0    |    16   |
|          |        sub_ln18_8_fu_1504        |    0    |    0    |    18   |
|          |        sub_ln59_6_fu_1577        |    0    |    0    |    15   |
|          |        sub_ln42_2_fu_1602        |    0    |    0    |    16   |
|          |        sub_ln18_9_fu_1687        |    0    |    0    |    18   |
|          |        sub_ln59_7_fu_1760        |    0    |    0    |    15   |
|          |        sub_ln42_3_fu_1785        |    0    |    0    |    16   |
|          |        sub_ln18_10_fu_1858       |    0    |    0    |    18   |
|    sub   |        sub_ln59_8_fu_1931        |    0    |    0    |    15   |
|          |        sub_ln42_4_fu_1956        |    0    |    0    |    16   |
|          |        sub_ln18_11_fu_2030       |    0    |    0    |    18   |
|          |        sub_ln59_9_fu_2103        |    0    |    0    |    15   |
|          |        sub_ln42_5_fu_2128        |    0    |    0    |    16   |
|          |        sub_ln18_12_fu_2201       |    0    |    0    |    18   |
|          |        sub_ln59_10_fu_2274       |    0    |    0    |    15   |
|          |        sub_ln42_6_fu_2299        |    0    |    0    |    16   |
|          |        sub_ln18_13_fu_2373       |    0    |    0    |    18   |
|          |        sub_ln59_11_fu_2446       |    0    |    0    |    15   |
|          |        sub_ln42_7_fu_2471        |    0    |    0    |    16   |
|          |        sub_ln18_14_fu_2544       |    0    |    0    |    18   |
|          |        sub_ln59_12_fu_2617       |    0    |    0    |    15   |
|          |        sub_ln42_8_fu_2642        |    0    |    0    |    16   |
|          |         sub_ln47_fu_2718         |    0    |    0    |    22   |
|          |        sub_ln47_1_fu_2753        |    0    |    0    |    22   |
|----------|----------------------------------|---------|---------|---------|
|   call   | grp_generic_fmax_double_s_fu_381 |    0    |    0    |   169   |
|          | grp_generic_fmin_double_s_fu_386 |    0    |    0    |   278   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_392            |    2    |   227   |   214   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_396            |    3    |   128   |   135   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln14_fu_508         |    0    |    0    |    33   |
|          |         icmp_ln16_fu_529         |    0    |    0    |    27   |
|          |         icmp_ln31_fu_565         |    0    |    0    |    12   |
|          |         icmp_ln18_fu_577         |    0    |    0    |    19   |
|   icmp   |          ifzero_fu_2672          |    0    |    0    |    12   |
|          |         icmp_ln25_fu_2798        |    0    |    0    |    15   |
|          |        icmp_ln25_8_fu_2804       |    0    |    0    |    30   |
|          |       icmp_ln18_16_fu_2816       |    0    |    0    |    15   |
|          |        ymaggreater_fu_2828       |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln42_fu_547         |    0    |    0    |    40   |
|----------|----------------------------------|---------|---------|---------|
|          |          and_ln14_fu_571         |    0    |    0    |    2    |
|          |         and_ln14_1_fu_583        |    0    |    0    |    2    |
|    and   |          and_ln16_fu_615         |    0    |    0    |    2    |
|          |         and_ln25_fu_2810         |    0    |    0    |    2    |
|          |         and_ln18_fu_2850         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln16_fu_589          |    0    |    0    |    2    |
|    or    |         or_ln16_1_fu_609         |    0    |    0    |    2    |
|          |          or_ln18_fu_627          |    0    |    0    |    2    |
|          |         or_ln18_15_fu_633        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          xor_ln14_fu_559         |    0    |    0    |    2    |
|    xor   |          xor_ln16_fu_603         |    0    |    0    |    2    |
|          |         xor_ln18_fu_2822         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  sitodp  |            grp_fu_400            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln39_fu_503         |    0    |    0    |    0    |
|          |         zext_ln42_fu_543         |    0    |    0    |    0    |
|          |        zext_ln42_1_fu_655        |    0    |    0    |    0    |
|          |        zext_ln42_2_fu_665        |    0    |    0    |    0    |
|          |        zext_ln42_3_fu_676        |    0    |    0    |    0    |
|          |    select_ln18_18_cast_fu_732    |    0    |    0    |    0    |
|          |        zext_ln42_4_fu_740        |    0    |    0    |    0    |
|          |        zext_ln42_5_fu_750        |    0    |    0    |    0    |
|          |       zext_ln1432_2_fu_755       |    0    |    0    |    0    |
|          |        zext_ln1432_fu_794        |    0    |    0    |    0    |
|          |        zext_ln42_6_fu_803        |    0    |    0    |    0    |
|          |        zext_ln42_7_fu_813        |    0    |    0    |    0    |
|          |        zext_ln42_8_fu_859        |    0    |    0    |    0    |
|          |        zext_ln42_9_fu_869        |    0    |    0    |    0    |
|          |        zext_ln42_10_fu_894       |    0    |    0    |    0    |
|          |         zext_ln15_fu_944         |    0    |    0    |    0    |
|          |         zext_ln515_fu_948        |    0    |    0    |    0    |
|          |         zext_ln18_fu_988         |    0    |    0    |    0    |
|          |        zext_ln39_1_fu_1016       |    0    |    0    |    0    |
|          |         zext_ln21_fu_1024        |    0    |    0    |    0    |
|          |       zext_ln515_11_fu_1093      |    0    |    0    |    0    |
|          |       zext_ln515_12_fu_1097      |    0    |    0    |    0    |
|          |        zext_ln18_6_fu_1137       |    0    |    0    |    0    |
|          |       zext_ln1432_3_fu_1160      |    0    |    0    |    0    |
|          |        zext_ln21_6_fu_1169       |    0    |    0    |    0    |
|          |       zext_ln42_11_fu_1202       |    0    |    0    |    0    |
|          |       zext_ln42_12_fu_1225       |    0    |    0    |    0    |
|          |       zext_ln1432_4_fu_1235      |    0    |    0    |    0    |
|          |       zext_ln515_13_fu_1290      |    0    |    0    |    0    |
|          |       zext_ln515_14_fu_1294      |    0    |    0    |    0    |
|          |        zext_ln18_7_fu_1334       |    0    |    0    |    0    |
|          |       zext_ln1432_5_fu_1357      |    0    |    0    |    0    |
|          |        zext_ln21_7_fu_1375       |    0    |    0    |    0    |
|          |       zext_ln42_13_fu_1408       |    0    |    0    |    0    |
|          |       zext_ln42_14_fu_1431       |    0    |    0    |    0    |
|          |       zext_ln1432_6_fu_1441      |    0    |    0    |    0    |
|          |       zext_ln515_15_fu_1482      |    0    |    0    |    0    |
|          |       zext_ln515_16_fu_1486      |    0    |    0    |    0    |
|          |        zext_ln18_8_fu_1526       |    0    |    0    |    0    |
|          |        zext_ln21_8_fu_1557       |    0    |    0    |    0    |
|          |       zext_ln42_15_fu_1590       |    0    |    0    |    0    |
|   zext   |       zext_ln42_16_fu_1613       |    0    |    0    |    0    |
|          |       zext_ln515_17_fu_1665      |    0    |    0    |    0    |
|          |       zext_ln515_18_fu_1669      |    0    |    0    |    0    |
|          |        zext_ln18_9_fu_1709       |    0    |    0    |    0    |
|          |        zext_ln21_9_fu_1740       |    0    |    0    |    0    |
|          |       zext_ln42_17_fu_1773       |    0    |    0    |    0    |
|          |       zext_ln42_18_fu_1796       |    0    |    0    |    0    |
|          |       zext_ln515_19_fu_1836      |    0    |    0    |    0    |
|          |       zext_ln515_20_fu_1840      |    0    |    0    |    0    |
|          |       zext_ln18_10_fu_1880       |    0    |    0    |    0    |
|          |       zext_ln21_10_fu_1911       |    0    |    0    |    0    |
|          |       zext_ln42_19_fu_1944       |    0    |    0    |    0    |
|          |       zext_ln42_20_fu_1967       |    0    |    0    |    0    |
|          |       zext_ln515_21_fu_2008      |    0    |    0    |    0    |
|          |       zext_ln515_22_fu_2012      |    0    |    0    |    0    |
|          |       zext_ln18_11_fu_2052       |    0    |    0    |    0    |
|          |       zext_ln21_11_fu_2083       |    0    |    0    |    0    |
|          |       zext_ln42_21_fu_2116       |    0    |    0    |    0    |
|          |       zext_ln42_22_fu_2139       |    0    |    0    |    0    |
|          |       zext_ln515_23_fu_2179      |    0    |    0    |    0    |
|          |       zext_ln515_24_fu_2183      |    0    |    0    |    0    |
|          |       zext_ln18_12_fu_2223       |    0    |    0    |    0    |
|          |       zext_ln21_12_fu_2254       |    0    |    0    |    0    |
|          |       zext_ln42_23_fu_2287       |    0    |    0    |    0    |
|          |       zext_ln42_24_fu_2310       |    0    |    0    |    0    |
|          |       zext_ln515_25_fu_2351      |    0    |    0    |    0    |
|          |       zext_ln515_26_fu_2355      |    0    |    0    |    0    |
|          |       zext_ln18_13_fu_2395       |    0    |    0    |    0    |
|          |       zext_ln21_13_fu_2426       |    0    |    0    |    0    |
|          |       zext_ln42_25_fu_2459       |    0    |    0    |    0    |
|          |       zext_ln42_26_fu_2482       |    0    |    0    |    0    |
|          |       zext_ln515_27_fu_2522      |    0    |    0    |    0    |
|          |       zext_ln515_28_fu_2526      |    0    |    0    |    0    |
|          |       zext_ln18_14_fu_2566       |    0    |    0    |    0    |
|          |       zext_ln21_14_fu_2597       |    0    |    0    |    0    |
|          |       zext_ln42_27_fu_2630       |    0    |    0    |    0    |
|          |       zext_ln42_28_fu_2653       |    0    |    0    |    0    |
|          |         zext_ln14_fu_2700        |    0    |    0    |    0    |
|          |         zext_ln47_fu_2704        |    0    |    0    |    0    |
|          |        zext_ln47_1_fu_2714       |    0    |    0    |    0    |
|          |        zext_ln47_2_fu_2728       |    0    |    0    |    0    |
|          |        zext_ln47_3_fu_2759       |    0    |    0    |    0    |
|          |        zext_ln47_4_fu_2771       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln1432_fu_764        |    0    |    0    |    0    |
|          |       sext_ln1432_4_fu_774       |    0    |    0    |    0    |
|          |       sext_ln1432_5_fu_824       |    0    |    0    |    0    |
|          |       sext_ln1432_6_fu_884       |    0    |    0    |    0    |
|          |       sext_ln1432_7_fu_903       |    0    |    0    |    0    |
|          |         sext_ln18_fu_972         |    0    |    0    |    0    |
|          |        sext_ln18_12_fu_984       |    0    |    0    |    0    |
|          |       sext_ln1432_8_fu_1011      |    0    |    0    |    0    |
|          |       sext_ln18_13_fu_1121       |    0    |    0    |    0    |
|          |       sext_ln18_14_fu_1133       |    0    |    0    |    0    |
|          |       sext_ln18_15_fu_1318       |    0    |    0    |    0    |
|          |       sext_ln18_16_fu_1330       |    0    |    0    |    0    |
|          |       sext_ln18_17_fu_1510       |    0    |    0    |    0    |
|   sext   |       sext_ln18_18_fu_1522       |    0    |    0    |    0    |
|          |       sext_ln18_19_fu_1693       |    0    |    0    |    0    |
|          |       sext_ln18_20_fu_1705       |    0    |    0    |    0    |
|          |       sext_ln18_21_fu_1864       |    0    |    0    |    0    |
|          |       sext_ln18_22_fu_1876       |    0    |    0    |    0    |
|          |       sext_ln18_23_fu_2036       |    0    |    0    |    0    |
|          |       sext_ln18_24_fu_2048       |    0    |    0    |    0    |
|          |       sext_ln18_25_fu_2207       |    0    |    0    |    0    |
|          |       sext_ln18_26_fu_2219       |    0    |    0    |    0    |
|          |       sext_ln18_27_fu_2379       |    0    |    0    |    0    |
|          |       sext_ln18_28_fu_2391       |    0    |    0    |    0    |
|          |       sext_ln18_29_fu_2550       |    0    |    0    |    0    |
|          |       sext_ln18_30_fu_2562       |    0    |    0    |    0    |
|          |         sext_ln42_fu_2724        |    0    |    0    |    0    |
|          |         sext_ln47_fu_2737        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          xs_sign_fu_912          |    0    |    0    |    0    |
|          |           tmp_40_fu_958          |    0    |    0    |    0    |
|          |           tmp_41_fu_998          |    0    |    0    |    0    |
|          |          tmp_42_fu_1061          |    0    |    0    |    0    |
|          |          tmp_43_fu_1107          |    0    |    0    |    0    |
|          |          tmp_44_fu_1147          |    0    |    0    |    0    |
|          |          tmp_45_fu_1258          |    0    |    0    |    0    |
|          |          tmp_46_fu_1304          |    0    |    0    |    0    |
|          |          tmp_47_fu_1344          |    0    |    0    |    0    |
|          |          tmp_48_fu_1450          |    0    |    0    |    0    |
|          |          tmp_49_fu_1496          |    0    |    0    |    0    |
|          |          tmp_50_fu_1536          |    0    |    0    |    0    |
|          |          tmp_51_fu_1633          |    0    |    0    |    0    |
|          |          tmp_52_fu_1679          |    0    |    0    |    0    |
| bitselect|          tmp_53_fu_1719          |    0    |    0    |    0    |
|          |          tmp_54_fu_1804          |    0    |    0    |    0    |
|          |          tmp_55_fu_1850          |    0    |    0    |    0    |
|          |          tmp_56_fu_1890          |    0    |    0    |    0    |
|          |          tmp_57_fu_1976          |    0    |    0    |    0    |
|          |          tmp_58_fu_2022          |    0    |    0    |    0    |
|          |          tmp_59_fu_2062          |    0    |    0    |    0    |
|          |          tmp_60_fu_2147          |    0    |    0    |    0    |
|          |          tmp_61_fu_2193          |    0    |    0    |    0    |
|          |          tmp_62_fu_2233          |    0    |    0    |    0    |
|          |          tmp_63_fu_2319          |    0    |    0    |    0    |
|          |          tmp_64_fu_2365          |    0    |    0    |    0    |
|          |          tmp_65_fu_2405          |    0    |    0    |    0    |
|          |          tmp_66_fu_2490          |    0    |    0    |    0    |
|          |          tmp_67_fu_2536          |    0    |    0    |    0    |
|          |          tmp_68_fu_2576          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           xs_exp_fu_920          |    0    |    0    |    0    |
|          |           tmp_s_fu_1027          |    0    |    0    |    0    |
|          |         xs_exp_s_fu_1069         |    0    |    0    |    0    |
|          |          tmp_15_fu_1172          |    0    |    0    |    0    |
|          |        xs_exp_3_s_fu_1266        |    0    |    0    |    0    |
|          |          tmp_17_fu_1378          |    0    |    0    |    0    |
|          |        xs_exp_3_1_fu_1458        |    0    |    0    |    0    |
|          |          tmp_19_fu_1560          |    0    |    0    |    0    |
|          |        xs_exp_3_2_fu_1641        |    0    |    0    |    0    |
|          |          tmp_21_fu_1743          |    0    |    0    |    0    |
|partselect|        xs_exp_3_3_fu_1812        |    0    |    0    |    0    |
|          |          tmp_23_fu_1914          |    0    |    0    |    0    |
|          |        xs_exp_3_4_fu_1984        |    0    |    0    |    0    |
|          |          tmp_25_fu_2086          |    0    |    0    |    0    |
|          |        xs_exp_3_5_fu_2155        |    0    |    0    |    0    |
|          |          tmp_27_fu_2257          |    0    |    0    |    0    |
|          |        xs_exp_3_6_fu_2327        |    0    |    0    |    0    |
|          |          tmp_29_fu_2429          |    0    |    0    |    0    |
|          |        xs_exp_3_7_fu_2498        |    0    |    0    |    0    |
|          |          tmp_31_fu_2600          |    0    |    0    |    0    |
|          |         y_fp_exp_fu_2784         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln534_fu_930        |    0    |    0    |    0    |
|          |       trunc_ln534_8_fu_1079      |    0    |    0    |    0    |
|          |       trunc_ln534_9_fu_1276      |    0    |    0    |    0    |
|          |      trunc_ln534_10_fu_1468      |    0    |    0    |    0    |
|          |      trunc_ln534_11_fu_1651      |    0    |    0    |    0    |
|   trunc  |      trunc_ln534_12_fu_1822      |    0    |    0    |    0    |
|          |      trunc_ln534_13_fu_1994      |    0    |    0    |    0    |
|          |      trunc_ln534_14_fu_2165      |    0    |    0    |    0    |
|          |      trunc_ln534_15_fu_2337      |    0    |    0    |    0    |
|          |      trunc_ln534_16_fu_2508      |    0    |    0    |    0    |
|          |        trunc_ln47_fu_2741        |    0    |    0    |    0    |
|          |         y_fp_sig_fu_2794         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          mantissa_fu_934         |    0    |    0    |    0    |
|          |    zext_ln515_11_cast_fu_1083    |    0    |    0    |    0    |
|          |          tmp_16_fu_1206          |    0    |    0    |    0    |
|          |    zext_ln515_13_cast_fu_1280    |    0    |    0    |    0    |
|          |          tmp_18_fu_1412          |    0    |    0    |    0    |
|          |    zext_ln515_15_cast_fu_1472    |    0    |    0    |    0    |
|          |          tmp_20_fu_1594          |    0    |    0    |    0    |
|          |    zext_ln515_17_cast_fu_1655    |    0    |    0    |    0    |
|          |          tmp_22_fu_1777          |    0    |    0    |    0    |
|          |    zext_ln515_19_cast_fu_1826    |    0    |    0    |    0    |
|bitconcatenate|          tmp_24_fu_1948          |    0    |    0    |    0    |
|          |    zext_ln515_21_cast_fu_1998    |    0    |    0    |    0    |
|          |          tmp_26_fu_2120          |    0    |    0    |    0    |
|          |    zext_ln515_23_cast_fu_2169    |    0    |    0    |    0    |
|          |          tmp_28_fu_2291          |    0    |    0    |    0    |
|          |    zext_ln515_25_cast_fu_2341    |    0    |    0    |    0    |
|          |          tmp_30_fu_2463          |    0    |    0    |    0    |
|          |    zext_ln515_27_cast_fu_2512    |    0    |    0    |    0    |
|          |          tmp_32_fu_2634          |    0    |    0    |    0    |
|          |            tmp_fu_2707           |    0    |    0    |    0    |
|          |          p_shl1_fu_2745          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |   355   |   6330  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln16_reg_3023      |    8   |
|     add_ln42_16_reg_3105     |   13   |
|      add_ln47_1_reg_3622     |   22   |
|      and_ln14_1_reg_2969     |    1   |
|     bitcast_ln14_reg_3632    |   32   |
|   bitcast_ln42_10_reg_3328   |   32   |
|   bitcast_ln42_11_reg_3378   |   32   |
|   bitcast_ln42_12_reg_3423   |   32   |
|   bitcast_ln42_13_reg_3463   |   32   |
|   bitcast_ln42_14_reg_3503   |   32   |
|   bitcast_ln42_15_reg_3548   |   32   |
|   bitcast_ln42_16_reg_3588   |   32   |
|   bitcast_ln42_17_reg_3608   |   32   |
|    bitcast_ln42_1_reg_3278   |   32   |
|    bitcast_ln42_2_reg_3373   |   32   |
|    bitcast_ln42_3_reg_3418   |   32   |
|    bitcast_ln42_4_reg_3458   |   32   |
|    bitcast_ln42_5_reg_3498   |   32   |
|    bitcast_ln42_6_reg_3543   |   32   |
|    bitcast_ln42_7_reg_3583   |   32   |
|    bitcast_ln42_8_reg_3603   |   32   |
|    bitcast_ln42_9_reg_3323   |   32   |
|     bitcast_ln42_reg_3273    |   32   |
|  conv1_biases_addr_reg_3617  |    6   |
|  conv1_biases_load_reg_3627  |   32   |
| conv1_weights_addr_1_reg_3013|   13   |
| conv1_weights_addr_2_reg_3029|   13   |
| conv1_weights_addr_3_reg_3034|   13   |
| conv1_weights_addr_4_reg_3070|   13   |
| conv1_weights_addr_5_reg_3075|   13   |
| conv1_weights_addr_6_reg_3095|   13   |
| conv1_weights_addr_7_reg_3100|   13   |
| conv1_weights_addr_8_reg_3125|   13   |
|  conv1_weights_addr_reg_3008 |   13   |
| conv1_weights_load_1_reg_3049|   32   |
| conv1_weights_load_2_reg_3085|   32   |
| conv1_weights_load_3_reg_3090|   32   |
| conv1_weights_load_4_reg_3115|   32   |
| conv1_weights_load_5_reg_3120|   32   |
| conv1_weights_load_6_reg_3135|   32   |
| conv1_weights_load_7_reg_3140|   32   |
| conv1_weights_load_8_reg_3175|   32   |
|  conv1_weights_load_reg_3044 |   32   |
|     convolution_reg_2865     |   32   |
|      icmp_ln14_reg_2941      |    1   |
|      icmp_ln16_reg_2945      |    1   |
|        ifzero_reg_3613       |    1   |
|   indvar_flatten15_reg_2900  |   20   |
|indvar_flatten48_load_reg_2931|   26   |
|   indvar_flatten48_reg_2914  |   26   |
| indvar_flatten_load_reg_2921 |   12   |
|    indvar_flatten_reg_2886   |   12   |
|  input_ftmap_addr_1_reg_3283 |   16   |
|  input_ftmap_addr_2_reg_3333 |   16   |
|  input_ftmap_addr_3_reg_3383 |   16   |
|  input_ftmap_addr_4_reg_3428 |   16   |
|  input_ftmap_addr_5_reg_3468 |   16   |
|  input_ftmap_addr_6_reg_3508 |   16   |
|  input_ftmap_addr_7_reg_3553 |   16   |
|  input_ftmap_addr_8_reg_3593 |   16   |
|   input_ftmap_addr_reg_3228  |   16   |
|       kernel_x_reg_2872      |    4   |
|  layer1_output_addr_reg_3637 |   22   |
|        mul_5_reg_3538        |   32   |
|        mul_7_reg_3598        |   32   |
|       mul_ln42_reg_2958      |   13   |
|       or_ln16_reg_2975       |    1   |
|      or_ln18_15_reg_2980     |    1   |
|       out_feat_reg_2907      |    7   |
|      out_feat_x_reg_2879     |    8   |
|     out_feat_y_2_reg_2926    |    8   |
|      out_feat_y_reg_2893     |    8   |
|            reg_404           |   64   |
|            reg_409           |   64   |
|            reg_414           |   64   |
|            reg_418           |   64   |
|            reg_422           |   32   |
|            reg_426           |   32   |
|            reg_431           |   32   |
|            reg_436           |   32   |
|            reg_441           |   32   |
|            reg_446           |   32   |
|        result_reg_3185       |   16   |
|    select_ln14_1_reg_2951    |    7   |
|     select_ln14_reg_3018     |    8   |
|    select_ln16_1_reg_3054    |    8   |
|    select_ln16_2_reg_3238    |   64   |
|    select_ln18_12_reg_2985   |    4   |
|    select_ln18_14_reg_3343   |   32   |
|    select_ln18_16_reg_2991   |    8   |
|    sext_ln1432_4_reg_3039    |   32   |
|    sext_ln1432_5_reg_3080    |   32   |
|    sext_ln1432_6_reg_3110    |   32   |
|    sext_ln1432_7_reg_3130    |   32   |
|    sext_ln1432_8_reg_3170    |   32   |
|        tmp_40_reg_3155       |    1   |
|        tmp_41_reg_3165       |    1   |
|        tmp_42_reg_3198       |    1   |
|        tmp_43_reg_3208       |    1   |
|        tmp_44_reg_3218       |    1   |
|        tmp_45_reg_3243       |    1   |
|        tmp_46_reg_3253       |    1   |
|        tmp_47_reg_3263       |    1   |
|        tmp_48_reg_3298       |    1   |
|        tmp_49_reg_3308       |    1   |
|        tmp_50_reg_3318       |    1   |
|        tmp_51_reg_3348       |    1   |
|        tmp_52_reg_3358       |    1   |
|        tmp_53_reg_3368       |    1   |
|        tmp_54_reg_3393       |    1   |
|        tmp_55_reg_3403       |    1   |
|        tmp_56_reg_3413       |    1   |
|        tmp_57_reg_3433       |    1   |
|        tmp_58_reg_3443       |    1   |
|        tmp_59_reg_3453       |    1   |
|        tmp_60_reg_3473       |    1   |
|        tmp_61_reg_3483       |    1   |
|        tmp_62_reg_3493       |    1   |
|        tmp_63_reg_3513       |    1   |
|        tmp_64_reg_3523       |    1   |
|        tmp_65_reg_3533       |    1   |
|        tmp_66_reg_3558       |    1   |
|        tmp_67_reg_3568       |    1   |
|        tmp_68_reg_3578       |    1   |
|    x_assign_19_4_reg_3288    |   64   |
|    x_assign_19_6_reg_3338    |   64   |
|    x_assign_19_8_reg_3388    |   64   |
|       xs_sign_reg_3145       |    1   |
|    zext_ln1432_3_reg_3223    |   32   |
|    zext_ln1432_4_reg_3233    |   32   |
|    zext_ln1432_5_reg_3268    |   32   |
|    zext_ln1432_6_reg_3293    |   32   |
|     zext_ln1432_reg_3060     |    9   |
|      zext_ln15_reg_3150      |   137  |
|     zext_ln18_10_reg_3408    |   137  |
|     zext_ln18_11_reg_3448    |   137  |
|     zext_ln18_12_reg_3488    |   137  |
|     zext_ln18_13_reg_3528    |   137  |
|     zext_ln18_14_reg_3573    |   137  |
|     zext_ln18_6_reg_3213     |   137  |
|     zext_ln18_7_reg_3258     |   137  |
|     zext_ln18_8_reg_3313     |   137  |
|     zext_ln18_9_reg_3363     |   137  |
|      zext_ln18_reg_3160      |   137  |
|     zext_ln39_1_reg_3180     |   32   |
|      zext_ln39_reg_2936      |   32   |
|     zext_ln42_1_reg_2997     |   13   |
|    zext_ln515_11_reg_3203    |   137  |
|    zext_ln515_13_reg_3248    |   137  |
|    zext_ln515_15_reg_3303    |   137  |
|    zext_ln515_17_reg_3353    |   137  |
|    zext_ln515_19_reg_3398    |   137  |
|    zext_ln515_21_reg_3438    |   137  |
|    zext_ln515_23_reg_3478    |   137  |
|    zext_ln515_25_reg_3518    |   137  |
|    zext_ln515_27_reg_3563    |   137  |
+------------------------------+--------+
|             Total            |  5437  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_212        |  p0  |  10  |  13  |   130  ||    54   |
|         grp_access_fu_212        |  p2  |   8  |   0  |    0   ||    43   |
|         grp_access_fu_286        |  p0  |  18  |  16  |   288  ||    89   |
|         grp_access_fu_363        |  p0  |   2  |   6  |   12   ||    9    |
| grp_generic_fmax_double_s_fu_381 |  p1  |   3  |  64  |   192  ||    14   |
| grp_generic_fmin_double_s_fu_386 |  p1  |   2  |  64  |   128  ||    9    |
|            grp_fu_392            |  p0  |   4  |  32  |   128  ||    20   |
|            grp_fu_392            |  p1  |   6  |  32  |   192  ||    31   |
|            grp_fu_396            |  p0  |  18  |  32  |   576  ||    89   |
|            grp_fu_396            |  p1  |  18  |  32  |   576  ||    89   |
|            grp_fu_400            |  p0  |  22  |  10  |   220  ||   111   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |  2442  || 6.96103 ||   558   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |  6330  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   558  |
|  Register |    -   |    -   |  5437  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  5792  |  6888  |
+-----------+--------+--------+--------+--------+
