0.7
2020.1
May 27 2020
20:09:33
F:/ENTIRE_CA_Project/CA_Project/CA_Project.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sim_1/imports/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sim_1/new/RISC_V_Processor_tb.v,1764701952,verilog,,,,RISC_V_Processor_tb,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sim_1/new/Pipelined_Processor_tb.v,1764677208,verilog,,,,Pipelined_Processor_tb,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_10/CA_LAB_10.srcs/sources_1/new/task_1.v,1761733229,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_10/CA_LAB_10.srcs/sources_1/new/task_2.v,,Control_Unit,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_10/CA_LAB_10.srcs/sources_1/new/task_2.v,1763539225,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sim_1/new/Pipelined_Processor_tb.v,,ALU_Control,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/ALU_64_bit.v,1764500927,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/Adder.v,,ALU_64_bit_behavioral,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/Adder.v,1762334846,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/DLD Material/DLD_project/DLD_project/CA_LAB_8/CA_LAB_8.srcs/sources_1/new/Data_Memory.v,,Adder,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/Immediate_gen.v,1764622586,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/InstructionParser.v,,imm_gen,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/InstructionParser.v,1762336717,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/Instruction_Memory.v,,instruction_parser,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/Mux.v,1762865895,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/Program_Counter.v,,Mux,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/Program_Counter.v,1764500949,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/RISC_V_Processor.v,,Program_Counter,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/RISC_V_Processor.v,1764697068,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/RegisterFile.v,,RISC_V_Processor,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/RegisterFile.v,1763224893,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/WB_stage.v,,RegisterFile,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/DLD Material/DLD_project/DLD_project/CA_LAB_8/CA_LAB_8.srcs/sources_1/new/Data_Memory.v,1763225351,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/EX_MEM_Pipeline.v,,Data_Memory,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/EX_MEM_Pipeline.v,1764618291,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/EX_stage.v,,EX_MEM_Register,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/EX_stage.v,1764671473,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/ID_EX_Pipeline.v,,EX_Stage,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/ID_EX_Pipeline.v,1764618301,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/ID_stage.v,,ID_EX_Register,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/ID_stage.v,1764625052,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/IF_ID_Pipeline.v,,ID_Stage,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/IF_ID_Pipeline.v,1764677025,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/IF_stage.v,,IF_ID_Register,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/IF_stage.v,1764618985,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/MEM_WEB_Pipeline.v,,IF_Stage,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/Instruction_Memory.v,1764702708,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/Mux.v,,Instruction_Memory,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/MEM_WEB_Pipeline.v,1764618335,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/MEM_stage.v,,MEM_WB_Register,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/MEM_stage.v,1764672006,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/RISC_V_Pipelined_Processor.v,,MEM_Stage,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/RISC_V_Pipelined_Processor.v,1764672006,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_11/CA_LAB_11.srcs/sources_1/new/RegisterFile.v,,Pipelined_Processor,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/WB_stage.v,1764615004,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/pipelined_PC.v,,WB_Stage,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/pipelined_PC.v,1764615474,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/pipelined_imm_gen.v,,Pipelined_Program_Counter,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/pipelined_imm_gen.v,1764666026,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/pipelined_inst_memory.v,,pipelined_imm_gen,,,,,,,,
F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/new/pipelined_inst_memory.v,1764692561,verilog,,F:/ENTIRE_CA_Project/CA_Project/CA_Project.srcs/sources_1/imports/University Work/CA LAB/CA_LAB_10/CA_LAB_10.srcs/sources_1/new/task_1.v,,Pipelined_Instruction_Memory,,,,,,,,
