# TCL File Generated by Component Editor 10.1sp1
# Thu Mar 17 20:31:06 EST 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | flave_interface "flave_interface" v1.1
# | Chris Nott 2011.03.17.20:31:06
# | Faster Slave Interface
# | 
# | C:/work/vl/s5a_trunk/sw/S5A-sw-FPL/src/slave_interface/flave_interface.vhd
# | 
# |    ./flave_interface.vhd syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 10.1
# | 
package require -exact sopc 10.1
# | 
# +-----------------------------------

# +-----------------------------------
# | module flave_interface
# | 
set_module_property DESCRIPTION "Faster Slave Interface"
set_module_property NAME flave_interface
set_module_property VERSION 1.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP S5A
set_module_property AUTHOR "Chris Nott"
set_module_property DISPLAY_NAME flave_interface
set_module_property TOP_LEVEL_HDL_FILE flave_interface.vhd
set_module_property TOP_LEVEL_HDL_MODULE flave_interface
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file flave_interface.vhd {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter ADDRESS_LENGTH INTEGER 29
set_parameter_property ADDRESS_LENGTH DEFAULT_VALUE 29
set_parameter_property ADDRESS_LENGTH DISPLAY_NAME ADDRESS_LENGTH
set_parameter_property ADDRESS_LENGTH TYPE INTEGER
set_parameter_property ADDRESS_LENGTH UNITS None
set_parameter_property ADDRESS_LENGTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDRESS_LENGTH AFFECTS_GENERATION false
set_parameter_property ADDRESS_LENGTH HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_reset
# | 
add_interface clock_reset clock end
set_interface_property clock_reset clockRate 0

set_interface_property clock_reset ENABLED true

add_interface_port clock_reset clock clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_reset_reset
# | 
add_interface clock_reset_reset reset end
set_interface_property clock_reset_reset associatedClock clock_reset
set_interface_property clock_reset_reset synchronousEdges DEASSERT

set_interface_property clock_reset_reset ENABLED true

add_interface_port clock_reset_reset reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point conduit_end
# | 
add_interface conduit_end conduit end

set_interface_property conduit_end ENABLED true

add_interface_port conduit_end address export Input 11
add_interface_port conduit_end data export Bidir 16
add_interface_port conduit_end read_n export Input 1
add_interface_port conduit_end access_n export Input 1
add_interface_port conduit_end waitrequest_n export Output 1
add_interface_port conduit_end irq_n export Output 1
add_interface_port conduit_end reset_n export Input 1
add_interface_port conduit_end interrupts export Output 16
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_master
# | 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock_reset
set_interface_property avalon_master associatedReset clock_reset_reset
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master readLatency 0

set_interface_property avalon_master ENABLED true

add_interface_port avalon_master m_address address Output address_length
add_interface_port avalon_master m_writedata writedata Output 32
add_interface_port avalon_master m_readdata readdata Input 32
add_interface_port avalon_master m_read read Output 1
add_interface_port avalon_master m_write write Output 1
add_interface_port avalon_master m_byteenable byteenable Output 4
add_interface_port avalon_master m_waitrequest waitrequest Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point interrupt_receiver
# | 
add_interface interrupt_receiver interrupt start
set_interface_property interrupt_receiver associatedAddressablePoint avalon_master
set_interface_property interrupt_receiver associatedClock clock_reset
set_interface_property interrupt_receiver associatedReset clock_reset_reset
set_interface_property interrupt_receiver irqScheme INDIVIDUAL_REQUESTS

set_interface_property interrupt_receiver ENABLED true

add_interface_port interrupt_receiver m_irq irq Input 16
# | 
# +-----------------------------------
