<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: RTC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RTC_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9ac5616b9a1a1c19c6d1d55f0a8bc4b8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a9ac5616b9a1a1c19c6d1d55f0a8bc4b8">INIT</a></td></tr>
<tr class="separator:a9ac5616b9a1a1c19c6d1d55f0a8bc4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7a6d4158d3a8e69d4ce15f06bb87cf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a3c7a6d4158d3a8e69d4ce15f06bb87cf">RWEN</a></td></tr>
<tr class="separator:a3c7a6d4158d3a8e69d4ce15f06bb87cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8e3b8ff938ef0d9ba784dca5888120"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a3c8e3b8ff938ef0d9ba784dca5888120">FREQADJ</a></td></tr>
<tr class="separator:a3c8e3b8ff938ef0d9ba784dca5888120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ffd2cef1a3f0c22249631a99342b90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#ac0ffd2cef1a3f0c22249631a99342b90">TIME</a></td></tr>
<tr class="separator:ac0ffd2cef1a3f0c22249631a99342b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbba0bdf88960e57e9e8dc54b85f1ac9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#acbba0bdf88960e57e9e8dc54b85f1ac9">CAL</a></td></tr>
<tr class="separator:acbba0bdf88960e57e9e8dc54b85f1ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b98d82e1fdaea74089b5116e076d97d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a0b98d82e1fdaea74089b5116e076d97d">CLKFMT</a></td></tr>
<tr class="separator:a0b98d82e1fdaea74089b5116e076d97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada72cda64631d0c05899316cc792cc3e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#ada72cda64631d0c05899316cc792cc3e">WEEKDAY</a></td></tr>
<tr class="separator:ada72cda64631d0c05899316cc792cc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4e39c8725333bf17cbece744b465c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#aae4e39c8725333bf17cbece744b465c6">TALM</a></td></tr>
<tr class="separator:aae4e39c8725333bf17cbece744b465c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07cf89c2565dbebc0764fa684639388"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#ab07cf89c2565dbebc0764fa684639388">CALM</a></td></tr>
<tr class="separator:ab07cf89c2565dbebc0764fa684639388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c9f364107138b9ec8a4734656dc82b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#aa8c9f364107138b9ec8a4734656dc82b">LEAPYEAR</a></td></tr>
<tr class="separator:aa8c9f364107138b9ec8a4734656dc82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8386f05c974ad78ad2f116447dc111a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#ab8386f05c974ad78ad2f116447dc111a">INTEN</a></td></tr>
<tr class="separator:ab8386f05c974ad78ad2f116447dc111a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5272ebbbabfb3fa227985f2eee2f5a83"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a5272ebbbabfb3fa227985f2eee2f5a83">INTSTS</a></td></tr>
<tr class="separator:a5272ebbbabfb3fa227985f2eee2f5a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bfcd5030302d72cdd282c1ab945362"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#ad4bfcd5030302d72cdd282c1ab945362">TICK</a></td></tr>
<tr class="separator:ad4bfcd5030302d72cdd282c1ab945362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753fc35db3871717bb3c97536b2294ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a753fc35db3871717bb3c97536b2294ca">TAMSK</a></td></tr>
<tr class="separator:a753fc35db3871717bb3c97536b2294ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427af492e813f70670fd5e430190e049"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a427af492e813f70670fd5e430190e049">CAMSK</a></td></tr>
<tr class="separator:a427af492e813f70670fd5e430190e049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad89d6e1ec7ba24ebe377b42acb88bda"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#aad89d6e1ec7ba24ebe377b42acb88bda">SPRCTL</a></td></tr>
<tr class="separator:aad89d6e1ec7ba24ebe377b42acb88bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacba09001041672207c600f917c0cbdc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#aacba09001041672207c600f917c0cbdc">SPR</a> [20]</td></tr>
<tr class="separator:aacba09001041672207c600f917c0cbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2777cbf948e62a67a7ce9d80d2b5e37d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a2777cbf948e62a67a7ce9d80d2b5e37d">LXTCTL</a></td></tr>
<tr class="separator:a2777cbf948e62a67a7ce9d80d2b5e37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27668cadb65433cf379c97678394f8d7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a27668cadb65433cf379c97678394f8d7">GPIOCTL0</a></td></tr>
<tr class="separator:a27668cadb65433cf379c97678394f8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5820af9e50905f6f9607cad16a15023"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#af5820af9e50905f6f9607cad16a15023">GPIOCTL1</a></td></tr>
<tr class="separator:af5820af9e50905f6f9607cad16a15023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e15df9a557531fffeda79b9a8f808ec"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a5e15df9a557531fffeda79b9a8f808ec">DSTCTL</a></td></tr>
<tr class="separator:a5e15df9a557531fffeda79b9a8f808ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc6443280049adc1f9247700ead5d0a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a2fc6443280049adc1f9247700ead5d0a">TAMPCTL</a></td></tr>
<tr class="separator:a2fc6443280049adc1f9247700ead5d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f17be6b15edb11952afa774474a4c2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a28f17be6b15edb11952afa774474a4c2">TAMPSEED</a></td></tr>
<tr class="separator:a28f17be6b15edb11952afa774474a4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bbb54f714d4cde3e33627ed9c089cc"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#a81bbb54f714d4cde3e33627ed9c089cc">TAMPTIME</a></td></tr>
<tr class="separator:a81bbb54f714d4cde3e33627ed9c089cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fe5a3685d1b3b2c5bfab8321a166d5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___t.html#af3fe5a3685d1b3b2c5bfab8321a166d5">TAMPCAL</a></td></tr>
<tr class="separator:af3fe5a3685d1b3b2c5bfab8321a166d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup RTC Real Time Clock Controller(RTC)
Memory Mapped Structure for RTC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l00026">26</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="acbba0bdf88960e57e9e8dc54b85f1ac9" name="acbba0bdf88960e57e9e8dc54b85f1ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbba0bdf88960e57e9e8dc54b85f1ac9">&#9670;&nbsp;</a></span>CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] RTC Calendar Loading Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAL
</font><br><p> <font size="2">
Offset: 0x10  RTC Calendar Loading Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>DAY</td><td><div style="word-wrap: break-word;"><b>1-Day Calendar Digit (0~9)
</b><br>
</div></td></tr><tr><td>
[5:4]</td><td>TENDAY</td><td><div style="word-wrap: break-word;"><b>10-Day Calendar Digit (0~3)
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>MON</td><td><div style="word-wrap: break-word;"><b>1-Month Calendar Digit (0~9)
</b><br>
</div></td></tr><tr><td>
[12]</td><td>TENMON</td><td><div style="word-wrap: break-word;"><b>10-Month Calendar Digit (0~1)
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>YEAR</td><td><div style="word-wrap: break-word;"><b>1-Year Calendar Digit (0~9)
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>TENYEAR</td><td><div style="word-wrap: break-word;"><b>10-Year Calendar Digit (0~9)
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01658">1658</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="ab07cf89c2565dbebc0764fa684639388" name="ab07cf89c2565dbebc0764fa684639388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07cf89c2565dbebc0764fa684639388">&#9670;&nbsp;</a></span>CALM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CALM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] RTC Calendar Alarm Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CALM
</font><br><p> <font size="2">
Offset: 0x20  RTC Calendar Alarm Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>DAY</td><td><div style="word-wrap: break-word;"><b>1-Day Calendar Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[5:4]</td><td>TENDAY</td><td><div style="word-wrap: break-word;"><b>10-Day Calendar Digit of Alarm Setting (0~3)
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>MON</td><td><div style="word-wrap: break-word;"><b>1-Month Calendar Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[12]</td><td>TENMON</td><td><div style="word-wrap: break-word;"><b>10-Month Calendar Digit of Alarm Setting (0~1)
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>YEAR</td><td><div style="word-wrap: break-word;"><b>1-Year Calendar Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>TENYEAR</td><td><div style="word-wrap: break-word;"><b>10-Year Calendar Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01662">1662</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a427af492e813f70670fd5e430190e049" name="a427af492e813f70670fd5e430190e049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a427af492e813f70670fd5e430190e049">&#9670;&nbsp;</a></span>CAMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CAMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] RTC Calendar Alarm Mask Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAMSK
</font><br><p> <font size="2">
Offset: 0x38  RTC Calendar Alarm Mask Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MDAY</td><td><div style="word-wrap: break-word;"><b>Mask 1-Day Calendar Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[1]</td><td>MTENDAY</td><td><div style="word-wrap: break-word;"><b>Mask 10-Day Calendar Digit of Alarm Setting (0~3)
</b><br>
</div></td></tr><tr><td>
[2]</td><td>MMON</td><td><div style="word-wrap: break-word;"><b>Mask 1-Month Calendar Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[3]</td><td>MTENMON</td><td><div style="word-wrap: break-word;"><b>Mask 10-Month Calendar Digit of Alarm Setting (0~1)
</b><br>
</div></td></tr><tr><td>
[4]</td><td>MYEAR</td><td><div style="word-wrap: break-word;"><b>Mask 1-Year Calendar Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[5]</td><td>MTENYEAR</td><td><div style="word-wrap: break-word;"><b>Mask 10-Year Calendar Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01668">1668</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a0b98d82e1fdaea74089b5116e076d97d" name="a0b98d82e1fdaea74089b5116e076d97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b98d82e1fdaea74089b5116e076d97d">&#9670;&nbsp;</a></span>CLKFMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CLKFMT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] RTC Time Scale Selection Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKFMT
</font><br><p> <font size="2">
Offset: 0x14  RTC Time Scale Selection Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>24HEN</td><td><div style="word-wrap: break-word;"><b>24-hour / 12-hour Time Scale Selection
</b><br>
Indicates that RTC_TIME and RTC_TALM are in 24-hour time scale or 12-hour time scale
<br>
0 = 12-hour time scale with AM and PM indication selected.
<br>
1 = 24-hour time scale selected.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01659">1659</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a5e15df9a557531fffeda79b9a8f808ec" name="a5e15df9a557531fffeda79b9a8f808ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e15df9a557531fffeda79b9a8f808ec">&#9670;&nbsp;</a></span>DSTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::DSTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0110] RTC Daylight Saving Time Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DSTCTL
</font><br><p> <font size="2">
Offset: 0x110  RTC Daylight Saving Time Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ADDHR</td><td><div style="word-wrap: break-word;"><b>Add 1 Hour
</b><br>
0 = No effect.
<br>
1 = Indicates RTC hour digit has been added one hour for summer time change.
<br>
</div></td></tr><tr><td>
[1]</td><td>SUBHR</td><td><div style="word-wrap: break-word;"><b>Subtract 1 Hour
</b><br>
0 = No effect.
<br>
1 = Indicates RTC hour digit has been subtracted one hour for winter time change.
<br>
</div></td></tr><tr><td>
[2]</td><td>DSBAK</td><td><div style="word-wrap: break-word;"><b>Daylight Saving Back
</b><br>
0= Normal mode.
<br>
1= Daylight saving mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01680">1680</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a3c8e3b8ff938ef0d9ba784dca5888120" name="a3c8e3b8ff938ef0d9ba784dca5888120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8e3b8ff938ef0d9ba784dca5888120">&#9670;&nbsp;</a></span>FREQADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::FREQADJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] RTC Frequency Compensation Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FREQADJ
</font><br><p> <font size="2">
Offset: 0x08  RTC Frequency Compensation Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[21:0]</td><td>FREQADJ</td><td><div style="word-wrap: break-word;"><b>Frequency Compensation Register (M480)
</b><br>
User must to get actual LXT frequency for RTC application.
<br>
FCR = 0x200000 * (32768 / LXT frequency).
<br>
Note: This formula is suitable only when RTC clock source is from LXT, RTCSEL (CLK_CLKSEL3[8]) is 0.
<br>
</div></td></tr><tr><td>
[5:0]</td><td>FRACTION</td><td><div style="word-wrap: break-word;"><b>Fraction Part (M480LD)
</b><br>
Formula: FRACTION = (fraction part of detected value) X 64.
<br>
Note: Digit in FCR must be expressed as hexadecimal number.
<br>
</div></td></tr><tr><td>
[12:8]</td><td>INTEGER</td><td><div style="word-wrap: break-word;"><b>Integer Part (M480LD)
</b><br>
00000 = Integer part of detected value is 32752.
<br>
00001 = Integer part of detected value is 32753.
<br>
00010 = Integer part of detected value is 32754.
<br>
00011 = Integer part of detected value is 32755.
<br>
00100 = Integer part of detected value is 32756.
<br>
00101 = Integer part of detected value is 32757.
<br>
00110 = Integer part of detected value is 32758.
<br>
00111 = Integer part of detected value is 32759.
<br>
01000 = Integer part of detected value is 32760.
<br>
01001 = Integer part of detected value is 32761.
<br>
01010 = Integer part of detected value is 32762.
<br>
01011 = Integer part of detected value is 32763.
<br>
01100 = Integer part of detected value is 32764.
<br>
01101 = Integer part of detected value is 32765.
<br>
01110 = Integer part of detected value is 32766.
<br>
01111 = Integer part of detected value is 32767.
<br>
10000 = Integer part of detected value is 32768.
<br>
10001 = Integer part of detected value is 32769.
<br>
10010 = Integer part of detected value is 32770.
<br>
10011 = Integer part of detected value is 32771.
<br>
10100 = Integer part of detected value is 32772.
<br>
10101 = Integer part of detected value is 32773.
<br>
10110 = Integer part of detected value is 32774.
<br>
10111 = Integer part of detected value is 32775.
<br>
11000 = Integer part of detected value is 32776.
<br>
11001 = Integer part of detected value is 32777.
<br>
11010 = Integer part of detected value is 32778.
<br>
11011 = Integer part of detected value is 32779.
<br>
11100 = Integer part of detected value is 32780.
<br>
11101 = Integer part of detected value is 32781.
<br>
11110 = Integer part of detected value is 32782.
<br>
11111 = Integer part of detected value is 32783.
<br>
</div></td></tr><tr><td>
[31]</td><td>FCR_BUSY</td><td><div style="word-wrap: break-word;"><b>Frequency Compensation Register Write Operation Busy (Read Only) (M480LD)
</b><br>
0 = The new register write operation is acceptable.
<br>
1 = The last write operation is in progress and new register write operation prohibited.
<br>
Note: This bit is only used when DYN_COMP_EN(RTC_CLKFMT[16]) enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01656">1656</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a27668cadb65433cf379c97678394f8d7" name="a27668cadb65433cf379c97678394f8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27668cadb65433cf379c97678394f8d7">&#9670;&nbsp;</a></span>GPIOCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::GPIOCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0104] RTC GPIO Control 0 Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPIOCTL0
</font><br><p> <font size="2">
Offset: 0x104  RTC GPIO Control 0 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>OPMODE0</td><td><div style="word-wrap: break-word;"><b>IO Operation Mode
</b><br>
00 = PF.4 is input only mode, without pull-up resistor.
<br>
01 = PF.4 is output push pull mode.
<br>
10 = PF.4 is open drain mode.
<br>
11 = PF.4 is quasi-bidirectional mode with internal pull up.
<br>
</div></td></tr><tr><td>
[2]</td><td>DOUT0</td><td><div style="word-wrap: break-word;"><b>IO Output Data
</b><br>
0 = PF.4 output low.
<br>
1 = PF.4 output high.
<br>
</div></td></tr><tr><td>
[3]</td><td>CTLSEL0</td><td><div style="word-wrap: break-word;"><b>IO Pin State Backup Selection
</b><br>
When low speed 32 kHz oscillator is disabled, PF.4 pin (X32KO pin) can be used as GPIO function
<br>
User can program CTLSEL0 to decide PF.4 I/O function is controlled by system power domain GPIO module or
<br>
VBAT power domain RTC_GPIOCTL0 control register.
<br>
0 = PF.4 pin I/O function is controlled by GPIO module.
<br>
Hardware auto becomes CTLSEL0 = 1 when system power is turned off.
<br>
1 = PF.4 pin I/O function is controlled by VBAT power domain.
<br>
PF.4 pin function and I/O status are controlled by OPMODE0[1:0] and DOUT0 after CTLSEL0 is set to 1.
<br>
Note: CTLSEL0 will automatically be set by hardware to 1 when system power is off and INIT[0] (RTC_INIT[0]) is 1.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>PUSEL0</td><td><div style="word-wrap: break-word;"><b>IO Pull-up and Pull-down Enable
</b><br>
Determine PF.4 I/O pull-up or pull-down.
<br>
00 = PF.4 pull-up and pull-up disable.
<br>
01 = PF.4 pull-down enable.
<br>
10 = PF.4 pull-up enable.
<br>
11 = PF.4 pull-up and pull-up disable.
<br>
Note:
<br>
Basically, the pull-up control and pull-down control has following behavior limitation.
<br>
The independent pull-up control register only valid when OPMODE0 set as input tri-state and open-drain mode.
<br>
The independent pull-down control register only valid when OPMODE0 set as input tri-state mode.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>OPMODE1</td><td><div style="word-wrap: break-word;"><b>IO Operation Mode
</b><br>
00 = PF.5 is input only mode, without pull-up resistor.
<br>
01 = PF.5 is output push pull mode.
<br>
10 = PF.5 is open drain mode.
<br>
11 = PF.5 is quasi-bidirectional mode with internal pull up.
<br>
</div></td></tr><tr><td>
[10]</td><td>DOUT1</td><td><div style="word-wrap: break-word;"><b>IO Output Data
</b><br>
0 = PF.5 output low.
<br>
1 = PF.5 output high.
<br>
</div></td></tr><tr><td>
[11]</td><td>CTLSEL1</td><td><div style="word-wrap: break-word;"><b>IO Pin State Backup Selection
</b><br>
When low speed 32 kHz oscillator is disabled, PF.5 pin (X32KI pin) can be used as GPIO function
<br>
User can program CTLSEL1 to decide PF.5 I/O function is controlled by system power domain GPIO module or
<br>
VBAT power domain RTC_GPIOCTL0 control register.
<br>
0 = PF.5 pin I/O function is controlled by GPIO module.
<br>
Hardware auto becomes CTLSEL1 = 1 when system power is turned off.
<br>
1 = PF.5 pin I/O function is controlled by VBAT power domain.
<br>
PF.5 pin function and I/O status are controlled by OPMODE1[1:0] and DOUT1 after CTLSEL1 is set to 1.
<br>
Note: CTLSEL1 will automatically be set by hardware to 1 when system power is off and INIT[0] (RTC_INIT[0]) is 1.
<br>
</div></td></tr><tr><td>
[13:12]</td><td>PUSEL1</td><td><div style="word-wrap: break-word;"><b>IO Pull-up and Pull-down Enable
</b><br>
Determine PF.5 I/O pull-up or pull-down.
<br>
00 = PF.5 pull-up and pull-up disable.
<br>
01 = PF.5 pull-down enable.
<br>
10 = PF.5 pull-up enable.
<br>
11 = PF.5 pull-up and pull-up disable.
<br>
Note:
<br>
Basically, the pull-up control and pull-down control has following behavior limitation.
<br>
The independent pull-up control register only valid when OPMODE1 set as input tri-state and open-drain mode.
<br>
The independent pull-down control register only valid when OPMODE1 set as input tri-state mode.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>OPMODE2</td><td><div style="word-wrap: break-word;"><b>IO Operation Mode
</b><br>
00 = PF.6 is input only mode, without pull-up resistor.
<br>
01 = PF.6 is output push pull mode.
<br>
10 = PF.6 is open drain mode.
<br>
11 = PF.6 is quasi-bidirectional mode with internal pull up.
<br>
</div></td></tr><tr><td>
[18]</td><td>DOUT2</td><td><div style="word-wrap: break-word;"><b>IO Output Data
</b><br>
0 = PF.6 output low.
<br>
1 = PF.6 output high.
<br>
</div></td></tr><tr><td>
[19]</td><td>CTLSEL2</td><td><div style="word-wrap: break-word;"><b>IO Pin State Backup Selection
</b><br>
When TAMP0EN is disabled, PF.6 pin (TAMPER0 pin) can be used as GPIO function
<br>
User can program CTLSEL2 to decide PF.6 I/O function is controlled by system power domain GPIO module or
<br>
VBAT power domain RTC_GPIOCTL0 control register.
<br>
0 = PF.6 pin I/O function is controlled by GPIO module.
<br>
Hardware auto becomes CTLSEL2 = 1 when system power is turned off.
<br>
1 = PF.6 pin I/O function is controlled by VBAT power domain.
<br>
PF.6 pin function and I/O status are controlled by OPMODE2[1:0] and DOUT2 after CTLSEL2 is set to 1.
<br>
Note: CTLSEL2 will automatically be set by hardware to 1 when system power is off and INIT[0] (RTC_INIT[0]) is 1.
<br>
</div></td></tr><tr><td>
[21:20]</td><td>PUSEL2</td><td><div style="word-wrap: break-word;"><b>IO Pull-up and Pull-down Enable
</b><br>
Determine PF.6 I/O pull-up or pull-down.
<br>
00 = PF.6 pull-up and pull-up disable.
<br>
01 = PF.6 pull-down enable.
<br>
10 = PF.6 pull-up enable.
<br>
11 = PF.6 pull-up and pull-up disable.
<br>
Note1:
<br>
Basically, the pull-up control and pull-down control has following behavior limitation.
<br>
The independent pull-up control register only valid when OPMODE2 set as input tri-state and open-drain mode.
<br>
The independent pull-down control register only valid when OPMODE2 set as input tri-state mode.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>OPMODE3</td><td><div style="word-wrap: break-word;"><b>IO Operation Mode
</b><br>
00 = PF.7 is input only mode, without pull-up resistor.
<br>
01 = PF.7 is output push pull mode.
<br>
10 = PF.7 is open drain mode.
<br>
11 = PF.7 is quasi-bidirectional mode.
<br>
</div></td></tr><tr><td>
[26]</td><td>DOUT3</td><td><div style="word-wrap: break-word;"><b>IO Output Data
</b><br>
0 = PF.7 output low.
<br>
1 = PF.7 output high.
<br>
</div></td></tr><tr><td>
[27]</td><td>CTLSEL3</td><td><div style="word-wrap: break-word;"><b>IO Pin State Backup Selection
</b><br>
When TAMP1EN is disabled, PF.7 pin (TAMPER1 pin) can be used as GPIO function
<br>
User can program CTLSEL3 to decide PF.7 I/O function is controlled by system power domain GPIO module or
<br>
VBAT power domain RTC_GPIOCTL0 control register.
<br>
0 = PF.7 pin I/O function is controlled by GPIO module.
<br>
Hardware auto becomes CTLSEL3 = 1 when system power is turned off.
<br>
1 = PF.7 pin I/O function is controlled by VBAT power domain.
<br>
PF.7 pin function and I/O status are controlled by OPMODE3[1:0] and DOUT3 after CTLSEL3 is set to 1.
<br>
Note: CTLSEL3 will automatically be set by hardware to 1 when system power is off and RTC_INIT[0] (RTC Active Status) is 1.
<br>
</div></td></tr><tr><td>
[29:28]</td><td>PUSEL3</td><td><div style="word-wrap: break-word;"><b>IO Pull-up and Pull-down Enable
</b><br>
Determine PF.7 I/O pull-up or pull-down.
<br>
00 = PF.7 pull-up and pull-down disable.
<br>
01 = PF.7 pull-down enable.
<br>
10 = PF.7 pull-up enable.
<br>
11 = PF.7 pull-up and pull-down disable.
<br>
Note:
<br>
Basically, the pull-up control and pull-down control has following behavior limitation.
<br>
The independent pull-up control register only valid when OPMODE3 set as input tri-state and open-drain mode.
<br>
The independent pull-down control register only valid when OPMODE3 set as input tri-state mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01675">1675</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="af5820af9e50905f6f9607cad16a15023" name="af5820af9e50905f6f9607cad16a15023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5820af9e50905f6f9607cad16a15023">&#9670;&nbsp;</a></span>GPIOCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::GPIOCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0108] RTC GPIO Control 1 Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPIOCTL1
</font><br><p> <font size="2">
Offset: 0x108  RTC GPIO Control 1 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>OPMODE4</td><td><div style="word-wrap: break-word;"><b>IO Operation Mode
</b><br>
00 = PF.8 is input only mode, without pull-up resistor.
<br>
01 = PF.8 is output push pull mode.
<br>
10 = PF.8 is open drain mode.
<br>
11 = PF.8 is quasi-bidirectional mode.
<br>
</div></td></tr><tr><td>
[2]</td><td>DOUT4</td><td><div style="word-wrap: break-word;"><b>IO Output Data
</b><br>
0 = PF.8 output low.
<br>
1 = PF.8 output high.
<br>
</div></td></tr><tr><td>
[3]</td><td>CTLSEL4</td><td><div style="word-wrap: break-word;"><b>IO Pin State Backup Selection
</b><br>
When TAMP2EN is disabled, PF.8 pin (TAMPER2 pin) can be used as GPIO function
<br>
User can program CTLSEL4 to decide PF.8 I/O function is controlled by system power domain GPIO module or
<br>
VBAT power domain RTC_GPIOCTL1 control register.
<br>
0 = PF.8 pin I/O function is controlled by GPIO module.
<br>
Hardware auto becomes CTLSEL4 = 1 when system power is turned off.
<br>
1 = PF.8 pin I/O function is controlled by VBAT power domain.
<br>
PF.8 pin function and I/O status are controlled by OPMODE4[1:0] and DOUT4 after CTLSEL4 is set to 1.
<br>
Note: CTLSEL4 will automatically be set by hardware to 1 when system power is off and RTC_INIT[0] (RTC Active Status) is 1.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>PUSEL4</td><td><div style="word-wrap: break-word;"><b>IO Pull-up and Pull-down Enable
</b><br>
Determine PF.8 I/O pull-up or pull-down.
<br>
00 = PF.8 pull-up and pull-down disable.
<br>
01 = PF.8 pull-down enable.
<br>
10 = PF.8 pull-up enable.
<br>
11 = PF.8 pull-up and pull-down disable.
<br>
Note:
<br>
Basically, the pull-up control and pull-down control has following behavior limitation.
<br>
The independent pull-up control register only valid when OPMODE4 set as input tri-state and open-drain mode.
<br>
The independent pull-down control register only valid when OPMODE4 set as input tri-state mode.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>OPMODE5</td><td><div style="word-wrap: break-word;"><b>IO Operation Mode
</b><br>
00 = PF.9 is input only mode, without pull-up resistor.
<br>
01 = PF.9 is output push pull mode.
<br>
10 = PF.9 is open drain mode.
<br>
11 = PF.9 is quasi-bidirectional mode.
<br>
</div></td></tr><tr><td>
[10]</td><td>DOUT5</td><td><div style="word-wrap: break-word;"><b>IO Output Data
</b><br>
0 = PF.9 output low.
<br>
1 = PF.9 output high.
<br>
</div></td></tr><tr><td>
[11]</td><td>CTLSEL5</td><td><div style="word-wrap: break-word;"><b>IO Pin State Backup Selection
</b><br>
When TAMP3EN is disabled, PF.9 pin (TAMPER3 pin) can be used as GPIO function
<br>
User can program CTLSEL5 to decide PF.9 I/O function is controlled by system power domain GPIO module or
<br>
VBAT power domain RTC_GPIOCTL1 control register.
<br>
0 = PF.9 pin I/O function is controlled by GPIO module.
<br>
Hardware auto becomes CTLSEL5 = 1 when system power is turned off.
<br>
1 = PF.9 pin I/O function is controlled by VBAT power domain.
<br>
PF.9 pin function and I/O status are controlled by OPMODE5[1:0] and DOUT5 after CTLSEL5 is set to 1.
<br>
Note: CTLSEL5 will automatically be set by hardware to 1 when system power is off and INIT[0] (RTC_INIT[0]) is 1.
<br>
</div></td></tr><tr><td>
[13:12]</td><td>PUSEL5</td><td><div style="word-wrap: break-word;"><b>IO Pull-up and Pull-down Enable
</b><br>
Determine PF.9 I/O pull-up or pull-down.
<br>
00 = PF.9 pull-up and pull-down disable.
<br>
01 = PF.9 pull-down enable.
<br>
10 = PF.9 pull-up enable.
<br>
11 = PF.9 pull-up and pull-down disable.
<br>
Note:
<br>
Basically, the pull-up control and pull-down control has following behavior limitation.
<br>
The independent pull-up control register only valid when OPMODE5 set as input tri-state and open-drain mode.
<br>
The independent pull-down control register only valid when OPMODE5 set as input tri-state mode.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>OPMODE6</td><td><div style="word-wrap: break-word;"><b>IO Operation Mode
</b><br>
00 = PF.10 is input only mode, without pull-up resistor.
<br>
01 = PF.10 is output push pull mode.
<br>
10 = PF.10 is open drain mode.
<br>
11 = PF.10 is quasi-bidirectional mode.
<br>
</div></td></tr><tr><td>
[18]</td><td>DOUT6</td><td><div style="word-wrap: break-word;"><b>IO Output Data
</b><br>
0 = PF.10 output low.
<br>
1 = PF.10 output high.
<br>
</div></td></tr><tr><td>
[19]</td><td>CTLSEL6</td><td><div style="word-wrap: break-word;"><b>IO Pin State Backup Selection
</b><br>
When TAMP4EN is disabled, PF.10 pin (TAMPER4 pin) can be used as GPIO function
<br>
User can program CTLSEL6 to decide PF.10 I/O function is controlled by system power domain GPIO module or
<br>
VBAT power domain RTC_GPIOCTL1 control register.
<br>
0 = PF.10 pin I/O function is controlled by GPIO module.
<br>
Hardware auto becomes CTLSEL6 = 1 when system power is turned off.
<br>
1 = PF.10 pin I/O function is controlled by VBAT power domain.
<br>
PF.10 pin function and I/O status are controlled by OPMODE6[1:0] and DOUT6 after CTLSEL6 is set to 1.
<br>
Note: CTLSEL6 will automatically be set by hardware to 1 when system power is off and INIT[0] (RTC_INIT[0]) is 1.
<br>
</div></td></tr><tr><td>
[21:20]</td><td>PUSEL6</td><td><div style="word-wrap: break-word;"><b>IO Pull-up and Pull-down Enable
</b><br>
Determine PF.10 I/O pull-up or pull-down.
<br>
00 = PF.10 pull-up and pull-down disable.
<br>
01 = PF.10 pull-down enable.
<br>
10 = PF.10 pull-up enable.
<br>
11 = PF.10 pull-up and pull-down disable.
<br>
Note:
<br>
Basically, the pull-up control and pull-down control has following behavior limitation.
<br>
The independent pull-up control register only valid when OPMODE6 set as input tri-state and open-drain mode.
<br>
The independent pull-down control register only valid when OPMODE6 set as input tri-state mode.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>OPMODE7</td><td><div style="word-wrap: break-word;"><b>IO Operation Mode
</b><br>
00 = PF.11 is input only mode, without pull-up resistor.
<br>
01 = PF.11 is output push pull mode.
<br>
10 = PF.11 is open drain mode.
<br>
11 = PF.11 is quasi-bidirectional mode.
<br>
</div></td></tr><tr><td>
[26]</td><td>DOUT7</td><td><div style="word-wrap: break-word;"><b>IO Output Data
</b><br>
0 = PF.11 output low.
<br>
1 = PF.11 output high.
<br>
</div></td></tr><tr><td>
[27]</td><td>CTLSEL7</td><td><div style="word-wrap: break-word;"><b>IO Pin State Backup Selection
</b><br>
When TAMP5EN is disabled, PF.11 pin (TAMPER5 pin) can be used as GPIO function
<br>
User can program CTLSEL7 to decide PF.11 I/O function is controlled by system power domain GPIO module or
<br>
VBAT power domain RTC_GPIOCTL1 control register.
<br>
0 = PF.11 pin I/O function is controlled by GPIO module.
<br>
Hardware auto becomes CTLSEL7 = 1 when system power is turned off.
<br>
1 = PF.11 pin I/O function is controlled by VBAT power domain.
<br>
PF.11 pin function and I/O status are controlled by OPMODE7[1:0] and DOUT7 after CTLSEL7 is set to 1.
<br>
Note: CTLSEL7 will automatically be set by hardware to 1 when system power is off and INIT[0] (RTC_INIT[0]) is 1.
<br>
</div></td></tr><tr><td>
[29:28]</td><td>PUSEL7</td><td><div style="word-wrap: break-word;"><b>IO Pull-up and Pull-down Enable
</b><br>
Determine PF.11 I/O pull-up or pull-down.
<br>
00 = PF.11 pull-up and pull-down disable.
<br>
01 = PF.11 pull-down enable.
<br>
10 = PF.11 pull-up enable.
<br>
11 = PF.11 pull-up and pull-down disable.
<br>
Note:
<br>
Basically, the pull-up control and pull-down control has following behavior limitation.
<br>
The independent pull-up control register only valid when OPMODE7 set as input tri-state and open-drain mode.
<br>
The independent pull-down control register only valid when OPMODE7 set as input tri-state mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01676">1676</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a9ac5616b9a1a1c19c6d1d55f0a8bc4b8" name="a9ac5616b9a1a1c19c6d1d55f0a8bc4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac5616b9a1a1c19c6d1d55f0a8bc4b8">&#9670;&nbsp;</a></span>INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] RTC Initiation Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INIT
</font><br><p> <font size="2">
Offset: 0x00  RTC Initiation Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>INIT_ACTIVE</td><td><div style="word-wrap: break-word;"><b>RTC Active Status (Read Only)
</b><br>
0 = RTC is at reset state.
<br>
1 = RTC is at normal active state.
<br>
</div></td></tr><tr><td>
[31:1]</td><td>INIT</td><td><div style="word-wrap: break-word;"><b>RTC Initiation (Write Only)
</b><br>
When RTC block is powered on, RTC is at reset state
<br>
User has to write a number (0xa5eb1357) to INIT to make RTC leaving reset state
<br>
Once the INIT is written as 0xa5eb1357, the RTC will be in un-reset state permanently.
<br>
The INIT is a write-only field and read value will be always 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01654">1654</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="ab8386f05c974ad78ad2f116447dc111a" name="ab8386f05c974ad78ad2f116447dc111a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8386f05c974ad78ad2f116447dc111a">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] RTC Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x28  RTC Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ALMIEN</td><td><div style="word-wrap: break-word;"><b>Alarm Interrupt Enable Bit
</b><br>
Set ALMIEN to 1 can also enable chip wake-up function when RTC alarm interrupt event is generated.
<br>
0 = RTC Alarm interrupt Disabled.
<br>
1 = RTC Alarm interrupt Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>TICKIEN</td><td><div style="word-wrap: break-word;"><b>Time Tick Interrupt Enable Bit
</b><br>
Set TICKIEN to 1 can also enable chip wake-up function when RTC tick interrupt event is generated.
<br>
0 = RTC Time Tick interrupt Disabled.
<br>
1 = RTC Time Tick interrupt Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>TAMP0IEN</td><td><div style="word-wrap: break-word;"><b>Tamper 0 Interrupt Enable Bit
</b><br>
Set TAMP0IEN to 1 can also enable chip wake-up function when tamper 0 interrupt event is generated.
<br>
0 = Tamper 0 interrupt Disabled.
<br>
1 = Tamper 0 interrupt Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>TAMP1IEN</td><td><div style="word-wrap: break-word;"><b>Tamper 1 or Pair 0 Interrupt Enable Bit
</b><br>
Set TAMP1IEN to 1 can also enable chip wake-up function when tamper 1 interrupt event is generated.
<br>
0 = Tamper 1 or Pair 0 interrupt Disabled.
<br>
1 = Tamper 1 or Pair 0 interrupt Enabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>TAMP2IEN</td><td><div style="word-wrap: break-word;"><b>Tamper 2 Interrupt Enable Bit
</b><br>
Set TAMP2IEN to 1 can also enable chip wake-up function when tamper 2 interrupt event is generated.
<br>
0 = Tamper 2 interrupt Disabled.
<br>
1 = Tamper 2 interrupt Enabled.
<br>
</div></td></tr><tr><td>
[11]</td><td>TAMP3IEN</td><td><div style="word-wrap: break-word;"><b>Tamper 3 or Pair 1 Interrupt Enable Bit
</b><br>
Set TAMP3IEN to 1 can also enable chip wake-up function when tamper 3 interrupt event is generated.
<br>
0 = Tamper 3 or Pair 1 interrupt Disabled.
<br>
1 = Tamper 3 or Pair 1 interrupt Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>TAMP4IEN</td><td><div style="word-wrap: break-word;"><b>Tamper 4 Interrupt Enable Bit
</b><br>
Set TAMP4IEN to 1 can also enable chip wake-up function when tamper 4 interrupt event is generated.
<br>
0 = Tamper 4 interrupt Disabled.
<br>
1 = Tamper 4 interrupt Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>TAMP5IEN</td><td><div style="word-wrap: break-word;"><b>Tamper 5 or Pair 2 Interrupt Enable Bit
</b><br>
Set TAMP5IEN to 1 can also enable chip wake-up function when tamper 5 interrupt event is generated.
<br>
0 = Tamper 5 or Pair 2 interrupt Disabled.
<br>
1 = Tamper 5 or Pair 2 interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01664">1664</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a5272ebbbabfb3fa227985f2eee2f5a83" name="a5272ebbbabfb3fa227985f2eee2f5a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5272ebbbabfb3fa227985f2eee2f5a83">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] RTC Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0x2C  RTC Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ALMIF</td><td><div style="word-wrap: break-word;"><b>RTC Alarm Interrupt Flag
</b><br>
0 = Alarm condition is not matched.
<br>
1 = Alarm condition is matched.
<br>
Note: Write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[1]</td><td>TICKIF</td><td><div style="word-wrap: break-word;"><b>RTC Time Tick Interrupt Flag
</b><br>
0 = Tick condition does not occur.
<br>
1 = Tick condition occur.
<br>
Note: Write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[8]</td><td>TAMP0IF</td><td><div style="word-wrap: break-word;"><b>Tamper 0 Interrupt Flag
</b><br>
This bit is set when TAMP0_PIN detected level non-equal TAMP0LV (RTC_TAMPCTL[9]).
<br>
0 = No Tamper 0 interrupt flag is generated.
<br>
1 = Tamper 0 interrupt flag is generated.
<br>
Note1: Write 1 to clear this bit.
<br>
Note2: Clear all TAPMxIF will clear RTC_TAMPTIME and RTC_TAMPCAL automatically.
<br>
</div></td></tr><tr><td>
[9]</td><td>TAMP1IF</td><td><div style="word-wrap: break-word;"><b>Tamper 1 or Pair 0 Interrupt Flag
</b><br>
This bit is set when TAMP1_PIN detected level non-equal TAMP1LV (RTC_TAMPCTL[13])
<br>
or TAMP0_PIN and TAMP1_PIN disconnected during DYNPR0EN (RTC_TAMPCTL[15]) is activated.
<br>
0 = No Tamper 1 or Pair 0 interrupt flag is generated.
<br>
1 = Tamper 1 or Pair 0 interrupt flag is generated.
<br>
Note1: Write 1 to clear this bit.
<br>
Note2: Clear all TAPMxIF will clear RTC_TAMPTIME and RTC_TAMPCAL automatically.
<br>
</div></td></tr><tr><td>
[10]</td><td>TAMP2IF</td><td><div style="word-wrap: break-word;"><b>Tamper 2 Interrupt Flag
</b><br>
This bit is set when TAMP2_PIN detected level non-equal TAMP2LV (RTC_TAMPCTL[17]).
<br>
0 = No Tamper 2 interrupt flag is generated.
<br>
1 = Tamper 2 interrupt flag is generated.
<br>
Note1: Write 1 to clear this bit.
<br>
Note2: Clear all TAPMxIF will clear RTC_TAMPTIME and RTC_TAMPCAL automatically.
<br>
</div></td></tr><tr><td>
[11]</td><td>TAMP3IF</td><td><div style="word-wrap: break-word;"><b>Tamper 3 or Pair 1 Interrupt Flag
</b><br>
This bit is set when TAMP3_PIN detected level non-equal TAMP3LV (RTC_TAMPCTL[21])
<br>
or TAMP2_PIN and TAMP3_PIN disconnected during DYNPR1EN (RTC_TAMPCTL[23]) is activated
<br>
or TAMP0_PIN and TAMP3_PIN disconnected during DYNPR1EN (RTC_TAMPCTL[23]) and DYN1ISS (RTC_TAMPCTL[0]) are activated.
<br>
0 = No Tamper 3 or Pair 1 interrupt flag is generated.
<br>
1 = Tamper 3 or Pair 1 interrupt flag is generated.
<br>
Note1: Write 1 to clear this bit.
<br>
Note2: Clear all TAPMxIF will clear RTC_TAMPTIME and RTC_TAMPCAL automatically.
<br>
</div></td></tr><tr><td>
[12]</td><td>TAMP4IF</td><td><div style="word-wrap: break-word;"><b>Tamper 4 Interrupt Flag
</b><br>
This bit is set when TAMP4_PIN detected level non-equal TAMP4LV (RTC_TAMPCTL[25]).
<br>
0 = No Tamper 4 interrupt flag is generated.
<br>
1 = Tamper 4 interrupt flag is generated.
<br>
Note1: Write 1 to clear this bit.
<br>
Note2: Clear all TAPMxIF will clear RTC_TAMPTIME and RTC_TAMPCAL automatically.
<br>
</div></td></tr><tr><td>
[13]</td><td>TAMP5IF</td><td><div style="word-wrap: break-word;"><b>Tamper 5 or Pair 2 Interrupt Flag
</b><br>
This bit is set when TAMP5_PIN detected level non-equal TAMP5LV (RTC_TAMPCTL[29])
<br>
or TAMP4_PIN and TAMP5_PIN disconnected during DYNPR2EN (RTC_TAMPCTL[31]) is activated
<br>
or TAMP0_PIN and TAMP5_PIN disconnected during DYNPR2EN (RTC_TAMPCTL[31]) and DYN2ISS (RTC_TAMPCTL[1]) are activated.
<br>
0 = No Tamper 5 or Pair 2 interrupt flag is generated.
<br>
1 = Tamper 5 or Pair 2 interrupt flag is generated.
<br>
Note1: Write 1 to clear this bit.
<br>
Note2: Clear all TAPMxIF will clear RTC_TAMPTIME and RTC_TAMPCAL automatically.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01665">1665</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="aa8c9f364107138b9ec8a4734656dc82b" name="aa8c9f364107138b9ec8a4734656dc82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c9f364107138b9ec8a4734656dc82b">&#9670;&nbsp;</a></span>LEAPYEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LEAPYEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] RTC Leap Year Indicator Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">LEAPYEAR
</font><br><p> <font size="2">
Offset: 0x24  RTC Leap Year Indicator Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>LEAPYEAR</td><td><div style="word-wrap: break-word;"><b>Leap Year Indication Register (Read Only)
</b><br>
0 = This year is not a leap year.
<br>
1 = This year is leap year.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01663">1663</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a2777cbf948e62a67a7ce9d80d2b5e37d" name="a2777cbf948e62a67a7ce9d80d2b5e37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2777cbf948e62a67a7ce9d80d2b5e37d">&#9670;&nbsp;</a></span>LXTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LXTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0100] RTC 32.768 kHz Oscillator Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">LXTCTL
</font><br><p> <font size="2">
Offset: 0x100  RTC 32.768 kHz Oscillator Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:1]</td><td>GAIN</td><td><div style="word-wrap: break-word;"><b>Oscillator Gain Option
</b><br>
User can select oscillator gain according to crystal external loading and operating temperature range
<br>
The larger gain value corresponding to stronger driving capability and higher power consumption.
<br>
00 = L0 mode.
<br>
01 = L1 mode.
<br>
10 = L2 mode.
<br>
11 = L3 mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01674">1674</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a3c7a6d4158d3a8e69d4ce15f06bb87cf" name="a3c7a6d4158d3a8e69d4ce15f06bb87cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c7a6d4158d3a8e69d4ce15f06bb87cf">&#9670;&nbsp;</a></span>RWEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::RWEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] RTC Access Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RWEN
</font><br><p> <font size="2">
Offset: 0x04  RTC Access Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[16]</td><td>RWENF</td><td><div style="word-wrap: break-word;"><b>RTC Register Access Enable Flag (Read Only)
</b><br>
0 = RTC register read/write Disabled.
<br>
1 = RTC register read/write Enabled.
<br>
Note: RWENF will be mask to 0 during RTCBUSY is 1, and first turn on RTCCKEN (CLK_APBCLK[1]) also.
<br>
</div></td></tr><tr><td>
[24]</td><td>RTCBUSY</td><td><div style="word-wrap: break-word;"><b>RTC Write Busy Flag
</b><br>
This bit indicates RTC registers are writable or not.
<br>
0: RTC registers are writable.
<br>
1: RTC registers can't write, RTC under Busy Status.
<br>
Note: RTCBUSY flag will be set when execute write RTC register command exceed 6 times within 1120 PCLK cycles.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01655">1655</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="aacba09001041672207c600f917c0cbdc" name="aacba09001041672207c600f917c0cbdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacba09001041672207c600f917c0cbdc">&#9670;&nbsp;</a></span>SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::SPR[20]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] ~ [0x008c] RTC Spare Register 0 ~ 19 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SPR[20]
</font><br><p> <font size="2">
Offset: 0x40 ~ 0x8C  RTC Spare Register 0 ~ 19
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SPARE</td><td><div style="word-wrap: break-word;"><b>Spare Register
</b><br>
This field is used to store back-up information defined by user.
<br>
This field will be cleared by hardware automatically once a tamper pin event is detected.
<br>
Before storing back-up information in to RTC_SPRx register,
<br>
user should check REWNF (RTC_RWEN[16]) is enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01670">1670</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="aad89d6e1ec7ba24ebe377b42acb88bda" name="aad89d6e1ec7ba24ebe377b42acb88bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad89d6e1ec7ba24ebe377b42acb88bda">&#9670;&nbsp;</a></span>SPRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::SPRCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] RTC Spare Functional Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SPRCTL
</font><br><p> <font size="2">
Offset: 0x3C  RTC Spare Functional Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2]</td><td>SPRRWEN</td><td><div style="word-wrap: break-word;"><b>Spare Register Enable Bit
</b><br>
0 = Spare register is Disabled.
<br>
1 = Spare register is Enabled.
<br>
Note: When spare register is disabled, RTC_SPR0 ~ RTC_SPR19 cannot be accessed.
<br>
</div></td></tr><tr><td>
[5]</td><td>SPRCSTS</td><td><div style="word-wrap: break-word;"><b>SPR Clear Flag
</b><br>
This bit indicates if the RTC_SPR0 ~RTC_SPR19 content is cleared when specify tamper event is detected.
<br>
0 = Spare register content is not cleared.
<br>
1 = Spare register content is cleared.
<br>
Writes 1 to clear this bit.
<br>
Note: This bit keep 1 when RTC_INTSTS[13:8] not equal zero.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01669">1669</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="aae4e39c8725333bf17cbece744b465c6" name="aae4e39c8725333bf17cbece744b465c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4e39c8725333bf17cbece744b465c6">&#9670;&nbsp;</a></span>TALM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TALM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] RTC Time Alarm Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TALM
</font><br><p> <font size="2">
Offset: 0x1C  RTC Time Alarm Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>SEC</td><td><div style="word-wrap: break-word;"><b>1-Sec Time Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[6:4]</td><td>TENSEC</td><td><div style="word-wrap: break-word;"><b>10-Sec Time Digit of Alarm Setting (0~5)
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>MIN</td><td><div style="word-wrap: break-word;"><b>1-Min Time Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[14:12]</td><td>TENMIN</td><td><div style="word-wrap: break-word;"><b>10-Min Time Digit of Alarm Setting (0~5)
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>HR</td><td><div style="word-wrap: break-word;"><b>1-Hour Time Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[21:20]</td><td>TENHR</td><td><div style="word-wrap: break-word;"><b>10-Hour Time Digit of Alarm Setting (0~2)
</b><br>
When RTC runs as 12-hour time scale mode, RTC_TIME[21] (the high bit of TENHR[1:0]) means AM/PM indication
<br>
(If RTC_TIME[21] is 1, it indicates PM time message).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01661">1661</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="af3fe5a3685d1b3b2c5bfab8321a166d5" name="af3fe5a3685d1b3b2c5bfab8321a166d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3fe5a3685d1b3b2c5bfab8321a166d5">&#9670;&nbsp;</a></span>TAMPCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TAMPCAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0134] RTC Tamper Calendar Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TAMPCAL
</font><br><p> <font size="2">
Offset: 0x134  RTC Tamper Calendar Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>DAY</td><td><div style="word-wrap: break-word;"><b>1-Day Calendar Digit of TAMPER Calendar (0~9)
</b><br>
</div></td></tr><tr><td>
[5:4]</td><td>TENDAY</td><td><div style="word-wrap: break-word;"><b>10-Day Calendar Digit of TAMPER Calendar (0~3)
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>MON</td><td><div style="word-wrap: break-word;"><b>1-Month Calendar Digit of TAMPER Calendar (0~9)
</b><br>
</div></td></tr><tr><td>
[12]</td><td>TENMON</td><td><div style="word-wrap: break-word;"><b>10-Month Calendar Digit of TAMPER Calendar (0~1)
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>YEAR</td><td><div style="word-wrap: break-word;"><b>1-Year Calendar Digit of TAMPER Calendar (0~9)
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>TENYEAR</td><td><div style="word-wrap: break-word;"><b>10-Year Calendar Digit of TAMPER Calendar (0~9)
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01693">1693</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a2fc6443280049adc1f9247700ead5d0a" name="a2fc6443280049adc1f9247700ead5d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc6443280049adc1f9247700ead5d0a">&#9670;&nbsp;</a></span>TAMPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TAMPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0120] RTC Tamper Pin Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TAMPCTL
</font><br><p> <font size="2">
Offset: 0x120  RTC Tamper Pin Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>DYN1ISS</td><td><div style="word-wrap: break-word;"><b>Dynamic Pair 1 Input Source Select
</b><br>
This bit determine Tamper 3 input is from Tamper 2 or Tamper 0 in dynamic mode.
<br>
0 = Tamper input is from Tamper 2.
<br>
1 = Tamper input is from Tamper 0.
<br>
Note: This bit has effect only when DYNPR1EN (RTC_TAMPCTL[16]) and DYNPR0EN (RTC_TAMPCTL[15]) are set
<br>
</div></td></tr><tr><td>
[1]</td><td>DYN2ISS</td><td><div style="word-wrap: break-word;"><b>Dynamic Pair 2 Input Source Select
</b><br>
This bit determine Tamper 5 input is from Tamper 4 or Tamper 0 in dynamic mode.
<br>
0 = Tamper input is from Tamper 4.
<br>
1 = Tamper input is from Tamper 0.
<br>
Note: This bit has effect only when DYNPR2EN (RTC_TAMPCTL[24]) and DYNPR0EN (RTC_TAMPCTL[15]) are set
<br>
</div></td></tr><tr><td>
[3:2]</td><td>DYNSRC</td><td><div style="word-wrap: break-word;"><b>Dynamic Reference Pattern
</b><br>
This fields determine the new reference pattern when current pattern run out in dynamic pair mode.
<br>
00 or 10 = The new reference pattern is generated by random number generator when the reference pattern run out.
<br>
01 = The new reference pattern is repeated previous random value when the reference pattern run out.
<br>
11 = The new reference pattern is repeated from SEED (RTC_TAMPSEED[31:0]) when the reference pattern run out.
<br>
Note: After revise this bit, the SEEDRLD (RTC_TAMPCTL[4]) should be set.
<br>
</div></td></tr><tr><td>
[4]</td><td>SEEDRLD</td><td><div style="word-wrap: break-word;"><b>Reload New Seed for PRNG Engine
</b><br>
Setting this bit, the tamper configuration will be reload.
<br>
0 = Generating key based on the current seed.
<br>
1 = Reload new seed.
<br>
Note: Before set this bit, the tamper configuration should be set to complete.
<br>
</div></td></tr><tr><td>
[7:5]</td><td>DYNRATE</td><td><div style="word-wrap: break-word;"><b>Dynamic Change Rate
</b><br>
This item is choice the dynamic tamper output change rate.
<br>
000 = 210 * RTC_CLK.
<br>
001 = 211 * RTC_CLK.
<br>
010 = 212 * RTC_CLK.
<br>
011 = 213 * RTC_CLK.
<br>
100 = 214 * RTC_CLK.
<br>
101 = 215 * RTC_CLK.
<br>
110 = 216 * RTC_CLK.
<br>
111 = 217 * RTC_CLK.
<br>
Note: After revise this field, set SEEDRLD (RTC_TAMPCTL[4]) can reload change rate immediately.
<br>
</div></td></tr><tr><td>
[8]</td><td>TAMP0EN</td><td><div style="word-wrap: break-word;"><b>Tamper0 Detect Enable Bit
</b><br>
0 = Tamper 0 detect Disabled.
<br>
1 = Tamper 0 detect Enabled.
<br>
Note1: The reference is RTC-clock . Tamper detector need sync 2 ~ 3 RTC-clock.
<br>
</div></td></tr><tr><td>
[9]</td><td>TAMP0LV</td><td><div style="word-wrap: break-word;"><b>Tamper 0 Level
</b><br>
This bit depend on level attribute of tamper pin for static tamper detection.
<br>
0 = Detect voltage level is low.
<br>
1 = Detect voltage level is high.
<br>
</div></td></tr><tr><td>
[10]</td><td>TAMP0DBEN</td><td><div style="word-wrap: break-word;"><b>Tamper 0 De-bounce Enable Bit
</b><br>
0 = Tamper 0 de-bounce Disabled.
<br>
1 = Tamper 0 de-bounce Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>TAMP1EN</td><td><div style="word-wrap: break-word;"><b>Tamper 1 Detect Enable Bit
</b><br>
0 = Tamper 1 detect Disabled.
<br>
1 = Tamper 1 detect Enabled.
<br>
Note1: The reference is RTC-clock . Tamper detector need sync 2 ~ 3 RTC-clock.
<br>
</div></td></tr><tr><td>
[13]</td><td>TAMP1LV</td><td><div style="word-wrap: break-word;"><b>Tamper 1 Level
</b><br>
This bit depend on level attribute of tamper pin for static tamper detection.
<br>
0 = Detect voltage level is low.
<br>
1 = Detect voltage level is high.
<br>
</div></td></tr><tr><td>
[14]</td><td>TAMP1DBEN</td><td><div style="word-wrap: break-word;"><b>Tamper 1 De-bounce Enable Bit
</b><br>
0 = Tamper 1 de-bounce Disabled.
<br>
1 = Tamper 1 de-bounce Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>DYNPR0EN</td><td><div style="word-wrap: break-word;"><b>Dynamic Pair 0 Enable Bit
</b><br>
0 = Static detect.
<br>
1 = Dynamic detect.
<br>
</div></td></tr><tr><td>
[16]</td><td>TAMP2EN</td><td><div style="word-wrap: break-word;"><b>Tamper 2 Detect Enable Bit
</b><br>
0 = Tamper 2 detect Disabled.
<br>
1 = Tamper 2 detect Enabled.
<br>
Note1: The reference is RTC-clock . Tamper detector need sync 2 ~ 3 RTC-clock.
<br>
</div></td></tr><tr><td>
[17]</td><td>TAMP2LV</td><td><div style="word-wrap: break-word;"><b>Tamper 2 Level
</b><br>
This bit depend on level attribute of tamper pin for static tamper detection.
<br>
0 = Detect voltage level is low.
<br>
1 = Detect voltage level is high.
<br>
</div></td></tr><tr><td>
[18]</td><td>TAMP2DBEN</td><td><div style="word-wrap: break-word;"><b>Tamper 2 De-bounce Enable Bit
</b><br>
0 = Tamper 2 de-bounce Disabled.
<br>
1 = Tamper 2 de-bounce Enabled.
<br>
</div></td></tr><tr><td>
[20]</td><td>TAMP3EN</td><td><div style="word-wrap: break-word;"><b>Tamper 3 Detect Enable Bit
</b><br>
0 = Tamper 3 detect Disabled.
<br>
1 = Tamper 3 detect Enabled.
<br>
Note1: The reference is RTC-clock . Tamper detector need sync 2 ~ 3 RTC-clock.
<br>
</div></td></tr><tr><td>
[21]</td><td>TAMP3LV</td><td><div style="word-wrap: break-word;"><b>Tamper 3 Level
</b><br>
This bit depend on level attribute of tamper pin for static tamper detection.
<br>
0 = Detect voltage level is low.
<br>
1 = Detect voltage level is high.
<br>
</div></td></tr><tr><td>
[22]</td><td>TAMP3DBEN</td><td><div style="word-wrap: break-word;"><b>Tamper 3 De-bounce Enable Bit
</b><br>
0 = Tamper 3 de-bounce Disabled.
<br>
1 = Tamper 3 de-bounce Enabled.
<br>
</div></td></tr><tr><td>
[23]</td><td>DYNPR1EN</td><td><div style="word-wrap: break-word;"><b>Dynamic Pair 1 Enable Bit
</b><br>
0 = Static detect.
<br>
1 = Dynamic detect.
<br>
</div></td></tr><tr><td>
[24]</td><td>TAMP4EN</td><td><div style="word-wrap: break-word;"><b>Tamper4 Detect Enable Bit
</b><br>
0 = Tamper 4 detect Disabled.
<br>
1 = Tamper 4 detect Enabled.
<br>
Note1: The reference is RTC-clock . Tamper detector need sync 2 ~ 3 RTC-clock.
<br>
</div></td></tr><tr><td>
[25]</td><td>TAMP4LV</td><td><div style="word-wrap: break-word;"><b>Tamper 4 Level
</b><br>
This bit depends on level attribute of tamper pin for static tamper detection.
<br>
0 = Detect voltage level is low.
<br>
1 = Detect voltage level is high.
<br>
</div></td></tr><tr><td>
[26]</td><td>TAMP4DBEN</td><td><div style="word-wrap: break-word;"><b>Tamper 4 De-bounce Enable Bit
</b><br>
0 = Tamper 4 de-bounce Disabled.
<br>
1 = Tamper 4 de-bounce Enabled.
<br>
</div></td></tr><tr><td>
[28]</td><td>TAMP5EN</td><td><div style="word-wrap: break-word;"><b>Tamper 5 Detect Enable Bit
</b><br>
0 = Tamper 5 detect Disabled.
<br>
1 = Tamper 5 detect Enabled.
<br>
Note1: The reference is RTC-clock . Tamper detector need sync 2 ~ 3 RTC-clock.
<br>
</div></td></tr><tr><td>
[29]</td><td>TAMP5LV</td><td><div style="word-wrap: break-word;"><b>Tamper 5 Level
</b><br>
This bit depend on level attribute of tamper pin for static tamper detection.
<br>
0 = Detect voltage level is low.
<br>
1 = Detect voltage level is high.
<br>
</div></td></tr><tr><td>
[30]</td><td>TAMP5DBEN</td><td><div style="word-wrap: break-word;"><b>Tamper 5 De-bounce Enable Bit
</b><br>
0 = Tamper 5 de-bounce Disabled.
<br>
1 = Tamper 5 de-bounce Enabled.
<br>
</div></td></tr><tr><td>
[31]</td><td>DYNPR2EN</td><td><div style="word-wrap: break-word;"><b>Dynamic Pair 2 Enable Bit
</b><br>
0 = Static detect.
<br>
1 = Dynamic detect.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01684">1684</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a28f17be6b15edb11952afa774474a4c2" name="a28f17be6b15edb11952afa774474a4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f17be6b15edb11952afa774474a4c2">&#9670;&nbsp;</a></span>TAMPSEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TAMPSEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0128] RTC Tamper Dynamic Seed Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TAMPSEED
</font><br><p> <font size="2">
Offset: 0x128  RTC Tamper Dynamic Seed Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SEED</td><td><div style="word-wrap: break-word;"><b>Seed Value
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01688">1688</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a81bbb54f714d4cde3e33627ed9c089cc" name="a81bbb54f714d4cde3e33627ed9c089cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81bbb54f714d4cde3e33627ed9c089cc">&#9670;&nbsp;</a></span>TAMPTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TAMPTIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0130] RTC Tamper Time Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TAMPTIME
</font><br><p> <font size="2">
Offset: 0x130  RTC Tamper Time Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>SEC</td><td><div style="word-wrap: break-word;"><b>1-Sec Time Digit of TAMPER Time (0~9)
</b><br>
</div></td></tr><tr><td>
[6:4]</td><td>TENSEC</td><td><div style="word-wrap: break-word;"><b>10-Sec Time Digit of TAMPER Time (0~5)
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>MIN</td><td><div style="word-wrap: break-word;"><b>1-Min Time Digit of TAMPER Time (0~9)
</b><br>
</div></td></tr><tr><td>
[14:12]</td><td>TENMIN</td><td><div style="word-wrap: break-word;"><b>10-Min Time Digit of TAMPER Time (0~5)
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>HR</td><td><div style="word-wrap: break-word;"><b>1-Hour Time Digit of TAMPER Time (0~9)
</b><br>
</div></td></tr><tr><td>
[21:20]</td><td>TENHR</td><td><div style="word-wrap: break-word;"><b>10-Hour Time Digit of TAMPER Time (0~2)
</b><br>
Note: 24-hour time scale only.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01692">1692</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="a753fc35db3871717bb3c97536b2294ca" name="a753fc35db3871717bb3c97536b2294ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753fc35db3871717bb3c97536b2294ca">&#9670;&nbsp;</a></span>TAMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TAMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] RTC Time Alarm Mask Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TAMSK
</font><br><p> <font size="2">
Offset: 0x34  RTC Time Alarm Mask Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MSEC</td><td><div style="word-wrap: break-word;"><b>Mask 1-Sec Time Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[1]</td><td>MTENSEC</td><td><div style="word-wrap: break-word;"><b>Mask 10-Sec Time Digit of Alarm Setting (0~5)
</b><br>
</div></td></tr><tr><td>
[2]</td><td>MMIN</td><td><div style="word-wrap: break-word;"><b>Mask 1-Min Time Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[3]</td><td>MTENMIN</td><td><div style="word-wrap: break-word;"><b>Mask 10-Min Time Digit of Alarm Setting (0~5)
</b><br>
</div></td></tr><tr><td>
[4]</td><td>MHR</td><td><div style="word-wrap: break-word;"><b>Mask 1-Hour Time Digit of Alarm Setting (0~9)
</b><br>
</div></td></tr><tr><td>
[5]</td><td>MTENHR</td><td><div style="word-wrap: break-word;"><b>Mask 10-Hour Time Digit of Alarm Setting (0~2)
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01667">1667</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="ad4bfcd5030302d72cdd282c1ab945362" name="ad4bfcd5030302d72cdd282c1ab945362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4bfcd5030302d72cdd282c1ab945362">&#9670;&nbsp;</a></span>TICK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TICK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] RTC Time Tick Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TICK
</font><br><p> <font size="2">
Offset: 0x30  RTC Time Tick Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>TICK</td><td><div style="word-wrap: break-word;"><b>Time Tick Register
</b><br>
These bits are used to select RTC time tick period for Periodic Time Tick Interrupt request.
<br>
000 = Time tick is 1 second.
<br>
001 = Time tick is 1/2 second.
<br>
010 = Time tick is 1/4 second.
<br>
011 = Time tick is 1/8 second.
<br>
100 = Time tick is 1/16 second.
<br>
101 = Time tick is 1/32 second.
<br>
110 = Time tick is 1/64 second.
<br>
111 = Time tick is 1/128 second.
<br>
Note: This register can be read back after the RTC register access enable bit RWENF (RTC_RWEN[16]) is active.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01666">1666</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="ac0ffd2cef1a3f0c22249631a99342b90" name="ac0ffd2cef1a3f0c22249631a99342b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ffd2cef1a3f0c22249631a99342b90">&#9670;&nbsp;</a></span>TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] RTC Time Loading Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TIME
</font><br><p> <font size="2">
Offset: 0x0C  RTC Time Loading Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>SEC</td><td><div style="word-wrap: break-word;"><b>1-Sec Time Digit (0~9)
</b><br>
</div></td></tr><tr><td>
[6:4]</td><td>TENSEC</td><td><div style="word-wrap: break-word;"><b>10-Sec Time Digit (0~5)
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>MIN</td><td><div style="word-wrap: break-word;"><b>1-Min Time Digit (0~9)
</b><br>
</div></td></tr><tr><td>
[14:12]</td><td>TENMIN</td><td><div style="word-wrap: break-word;"><b>10-Min Time Digit (0~5)
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>HR</td><td><div style="word-wrap: break-word;"><b>1-Hour Time Digit (0~9)
</b><br>
</div></td></tr><tr><td>
[21:20]</td><td>TENHR</td><td><div style="word-wrap: break-word;"><b>10-Hour Time Digit (0~2)
</b><br>
When RTC runs as 12-hour time scale mode, RTC_TIME[21] (the high bit of TENHR[1:0]) means AM/PM indication
<br>
(If RTC_TIME[21] is 1, it indicates PM time message).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01657">1657</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<a id="ada72cda64631d0c05899316cc792cc3e" name="ada72cda64631d0c05899316cc792cc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada72cda64631d0c05899316cc792cc3e">&#9670;&nbsp;</a></span>WEEKDAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::WEEKDAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] RTC Day of the Week Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WEEKDAY
</font><br><p> <font size="2">
Offset: 0x18  RTC Day of the Week Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>WEEKDAY</td><td><div style="word-wrap: break-word;"><b>Day of the Week Register
</b><br>
000 = Sunday.
<br>
001 = Monday.
<br>
010 = Tuesday.
<br>
011 = Wednesday.
<br>
100 = Thursday.
<br>
101 = Friday.
<br>
110 = Saturday.
<br>
111 = Reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="rtc__reg_8h_source.html#l01660">1660</a> of file <a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="rtc__reg_8h_source.html">rtc_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
