Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  2 00:48:51 2020
| Host         : DESKTOP-39FN3EH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.947        0.000                      0                 1777        0.148        0.000                      0                 1777        4.500        0.000                       0                   751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.947        0.000                      0                 1777        0.148        0.000                      0                 1777        4.500        0.000                       0                   751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 fibo_idx_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 1.887ns (24.654%)  route 5.767ns (75.346%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.606     5.157    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  fibo_idx_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  fibo_idx_reg[0]_rep/Q
                         net (fo=104, routed)         1.495     7.109    fibo_idx_reg[0]_rep_n_0
    SLICE_X10Y71         LUT3 (Prop_lut3_I1_O)        0.153     7.262 f  fibo[85]_i_11/O
                         net (fo=6, routed)           1.231     8.492    fibo[85]_i_11_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.331     8.823 r  fibo[85]_i_3/O
                         net (fo=2, routed)           1.007     9.831    fibo[85]_i_3_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.227 r  fibo_reg[85]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.236    fibo_reg[85]_i_2_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.492 r  fibo_reg[144]_i_2/O[2]
                         net (fo=18, routed)          0.852    11.343    fibo1[14]
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.295    11.638 r  fibo[16]_i_3/O
                         net (fo=2, routed)           1.173    12.811    fibo[16]_i_3_n_0
    SLICE_X8Y77          FDRE                                         r  fibo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.423    14.794    clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  fibo_reg[16]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)       -0.260    14.758    fibo_reg[16]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[105]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.975ns (40.895%)  route 4.300ns (59.105%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.561 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.148    delay_count_reg_n_0_[1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.805 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.805    delay_count_reg[3]_i_7_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.922 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.922    delay_count_reg[7]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.039    delay_count_reg[11]_i_6_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.156    delay_count_reg[15]_i_6_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.273    delay_count_reg[19]_i_6_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.390    delay_count_reg[23]_i_6_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.713 f  delay_count_reg[27]_i_6/O[1]
                         net (fo=2, routed)           0.779     8.492    delay_count[25]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.306     8.798 f  cursor[5]_i_18/O
                         net (fo=1, routed)           0.428     9.226    cursor[5]_i_18_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.350 r  cursor[5]_i_9/O
                         net (fo=5, routed)           0.609     9.959    cursor[5]_i_9_n_0
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.150    10.109 r  row_B[116]_i_2/O
                         net (fo=164, routed)         1.180    11.289    row_B
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.374    11.663 r  row_A[125]_i_1/O
                         net (fo=33, routed)          0.717    12.380    row_A[125]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  row_A_reg[105]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  row_A_reg[105]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.726    14.368    row_A_reg[105]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[107]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.975ns (40.895%)  route 4.300ns (59.105%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.561 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.148    delay_count_reg_n_0_[1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.805 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.805    delay_count_reg[3]_i_7_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.922 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.922    delay_count_reg[7]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.039    delay_count_reg[11]_i_6_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.156    delay_count_reg[15]_i_6_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.273    delay_count_reg[19]_i_6_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.390    delay_count_reg[23]_i_6_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.713 f  delay_count_reg[27]_i_6/O[1]
                         net (fo=2, routed)           0.779     8.492    delay_count[25]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.306     8.798 f  cursor[5]_i_18/O
                         net (fo=1, routed)           0.428     9.226    cursor[5]_i_18_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.350 r  cursor[5]_i_9/O
                         net (fo=5, routed)           0.609     9.959    cursor[5]_i_9_n_0
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.150    10.109 r  row_B[116]_i_2/O
                         net (fo=164, routed)         1.180    11.289    row_B
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.374    11.663 r  row_A[125]_i_1/O
                         net (fo=33, routed)          0.717    12.380    row_A[125]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  row_A_reg[107]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  row_A_reg[107]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.726    14.368    row_A_reg[107]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[73]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.975ns (40.895%)  route 4.300ns (59.105%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.561 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.148    delay_count_reg_n_0_[1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.805 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.805    delay_count_reg[3]_i_7_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.922 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.922    delay_count_reg[7]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.039    delay_count_reg[11]_i_6_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.156    delay_count_reg[15]_i_6_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.273    delay_count_reg[19]_i_6_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.390    delay_count_reg[23]_i_6_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.713 f  delay_count_reg[27]_i_6/O[1]
                         net (fo=2, routed)           0.779     8.492    delay_count[25]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.306     8.798 f  cursor[5]_i_18/O
                         net (fo=1, routed)           0.428     9.226    cursor[5]_i_18_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.350 r  cursor[5]_i_9/O
                         net (fo=5, routed)           0.609     9.959    cursor[5]_i_9_n_0
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.150    10.109 r  row_B[116]_i_2/O
                         net (fo=164, routed)         1.180    11.289    row_B
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.374    11.663 r  row_A[125]_i_1/O
                         net (fo=33, routed)          0.717    12.380    row_A[125]_i_1_n_0
    SLICE_X6Y63          FDSE                                         r  row_A_reg[73]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X6Y63          FDSE                                         r  row_A_reg[73]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y63          FDSE (Setup_fdse_C_S)       -0.726    14.368    row_A_reg[73]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[78]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.975ns (40.895%)  route 4.300ns (59.105%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.561 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.148    delay_count_reg_n_0_[1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.805 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.805    delay_count_reg[3]_i_7_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.922 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.922    delay_count_reg[7]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.039    delay_count_reg[11]_i_6_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.156    delay_count_reg[15]_i_6_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.273    delay_count_reg[19]_i_6_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.390    delay_count_reg[23]_i_6_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.713 f  delay_count_reg[27]_i_6/O[1]
                         net (fo=2, routed)           0.779     8.492    delay_count[25]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.306     8.798 f  cursor[5]_i_18/O
                         net (fo=1, routed)           0.428     9.226    cursor[5]_i_18_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.350 r  cursor[5]_i_9/O
                         net (fo=5, routed)           0.609     9.959    cursor[5]_i_9_n_0
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.150    10.109 r  row_B[116]_i_2/O
                         net (fo=164, routed)         1.180    11.289    row_B
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.374    11.663 r  row_A[125]_i_1/O
                         net (fo=33, routed)          0.717    12.380    row_A[125]_i_1_n_0
    SLICE_X6Y63          FDSE                                         r  row_A_reg[78]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X6Y63          FDSE                                         r  row_A_reg[78]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y63          FDSE (Setup_fdse_C_S)       -0.726    14.368    row_A_reg[78]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[93]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.975ns (40.895%)  route 4.300ns (59.105%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.561 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.148    delay_count_reg_n_0_[1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.805 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.805    delay_count_reg[3]_i_7_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.922 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.922    delay_count_reg[7]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.039    delay_count_reg[11]_i_6_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.156    delay_count_reg[15]_i_6_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.273    delay_count_reg[19]_i_6_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.390    delay_count_reg[23]_i_6_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.713 f  delay_count_reg[27]_i_6/O[1]
                         net (fo=2, routed)           0.779     8.492    delay_count[25]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.306     8.798 f  cursor[5]_i_18/O
                         net (fo=1, routed)           0.428     9.226    cursor[5]_i_18_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.350 r  cursor[5]_i_9/O
                         net (fo=5, routed)           0.609     9.959    cursor[5]_i_9_n_0
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.150    10.109 r  row_B[116]_i_2/O
                         net (fo=164, routed)         1.180    11.289    row_B
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.374    11.663 r  row_A[125]_i_1/O
                         net (fo=33, routed)          0.717    12.380    row_A[125]_i_1_n_0
    SLICE_X6Y63          FDSE                                         r  row_A_reg[93]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X6Y63          FDSE                                         r  row_A_reg[93]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y63          FDSE (Setup_fdse_C_S)       -0.726    14.368    row_A_reg[93]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[94]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 2.975ns (40.895%)  route 4.300ns (59.105%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.561 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.148    delay_count_reg_n_0_[1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.805 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.805    delay_count_reg[3]_i_7_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.922 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.922    delay_count_reg[7]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.039    delay_count_reg[11]_i_6_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.156    delay_count_reg[15]_i_6_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.273    delay_count_reg[19]_i_6_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.390    delay_count_reg[23]_i_6_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.713 f  delay_count_reg[27]_i_6/O[1]
                         net (fo=2, routed)           0.779     8.492    delay_count[25]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.306     8.798 f  cursor[5]_i_18/O
                         net (fo=1, routed)           0.428     9.226    cursor[5]_i_18_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.350 r  cursor[5]_i_9/O
                         net (fo=5, routed)           0.609     9.959    cursor[5]_i_9_n_0
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.150    10.109 r  row_B[116]_i_2/O
                         net (fo=164, routed)         1.180    11.289    row_B
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.374    11.663 r  row_A[125]_i_1/O
                         net (fo=33, routed)          0.717    12.380    row_A[125]_i_1_n_0
    SLICE_X6Y63          FDSE                                         r  row_A_reg[94]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X6Y63          FDSE                                         r  row_A_reg[94]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y63          FDSE (Setup_fdse_C_S)       -0.726    14.368    row_A_reg[94]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 fibo_idx_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 2.001ns (26.146%)  route 5.652ns (73.854%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.606     5.157    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  fibo_idx_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  fibo_idx_reg[0]_rep/Q
                         net (fo=104, routed)         1.495     7.109    fibo_idx_reg[0]_rep_n_0
    SLICE_X10Y71         LUT3 (Prop_lut3_I1_O)        0.153     7.262 f  fibo[85]_i_11/O
                         net (fo=6, routed)           1.231     8.492    fibo[85]_i_11_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.331     8.823 r  fibo[85]_i_3/O
                         net (fo=2, routed)           1.007     9.831    fibo[85]_i_3_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.227 r  fibo_reg[85]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.236    fibo_reg[85]_i_2_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.573 r  fibo_reg[144]_i_2/O[1]
                         net (fo=19, routed)          1.275    11.848    fibo1[13]
    SLICE_X6Y78          LUT5 (Prop_lut5_I0_O)        0.328    12.176 r  fibo[97]_i_1/O
                         net (fo=2, routed)           0.635    12.811    fibo[97]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  fibo_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.493    14.864    clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  fibo_reg[97]/C
                         clock pessimism              0.259    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.262    14.826    fibo_reg[97]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.811    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 fibo_idx_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo_reg[353]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 2.001ns (26.149%)  route 5.651ns (73.851%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.606     5.157    clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  fibo_idx_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  fibo_idx_reg[0]_rep/Q
                         net (fo=104, routed)         1.495     7.109    fibo_idx_reg[0]_rep_n_0
    SLICE_X10Y71         LUT3 (Prop_lut3_I1_O)        0.153     7.262 f  fibo[85]_i_11/O
                         net (fo=6, routed)           1.231     8.492    fibo[85]_i_11_n_0
    SLICE_X13Y79         LUT6 (Prop_lut6_I0_O)        0.331     8.823 r  fibo[85]_i_3/O
                         net (fo=2, routed)           1.007     9.831    fibo[85]_i_3_n_0
    SLICE_X10Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.227 r  fibo_reg[85]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.236    fibo_reg[85]_i_2_n_0
    SLICE_X10Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.573 r  fibo_reg[144]_i_2/O[1]
                         net (fo=19, routed)          1.275    11.848    fibo1[13]
    SLICE_X6Y78          LUT5 (Prop_lut5_I0_O)        0.328    12.176 r  fibo[97]_i_1/O
                         net (fo=2, routed)           0.634    12.810    fibo[97]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  fibo_reg[353]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.492    14.863    clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  fibo_reg[353]/C
                         clock pessimism              0.259    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)       -0.249    14.838    fibo_reg[353]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 delay_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[115]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 2.975ns (40.908%)  route 4.297ns (59.092%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.554     5.105    clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     5.561 r  delay_count_reg[1]/Q
                         net (fo=2, routed)           0.586     6.148    delay_count_reg_n_0_[1]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.805 r  delay_count_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.805    delay_count_reg[3]_i_7_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.922 r  delay_count_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.922    delay_count_reg[7]_i_6_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  delay_count_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.039    delay_count_reg[11]_i_6_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  delay_count_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.156    delay_count_reg[15]_i_6_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  delay_count_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.273    delay_count_reg[19]_i_6_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  delay_count_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.390    delay_count_reg[23]_i_6_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.713 f  delay_count_reg[27]_i_6/O[1]
                         net (fo=2, routed)           0.779     8.492    delay_count[25]
    SLICE_X10Y59         LUT4 (Prop_lut4_I1_O)        0.306     8.798 f  cursor[5]_i_18/O
                         net (fo=1, routed)           0.428     9.226    cursor[5]_i_18_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.350 r  cursor[5]_i_9/O
                         net (fo=5, routed)           0.609     9.959    cursor[5]_i_9_n_0
    SLICE_X10Y61         LUT4 (Prop_lut4_I0_O)        0.150    10.109 r  row_B[116]_i_2/O
                         net (fo=164, routed)         1.180    11.289    row_B
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.374    11.663 r  row_A[125]_i_1/O
                         net (fo=33, routed)          0.715    12.378    row_A[125]_i_1_n_0
    SLICE_X4Y65          FDRE                                         r  row_A_reg[115]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.498    14.869    clk_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  row_A_reg[115]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y65          FDRE (Setup_fdre_C_R)       -0.631    14.462    row_A_reg[115]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 row_A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  row_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  row_A_reg[2]/Q
                         net (fo=2, routed)           0.103     1.713    row_A_reg_n_0_[2]
    SLICE_X8Y68          LUT3 (Prop_lut3_I0_O)        0.048     1.761 r  row_B[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    row_B[2]_i_1_n_0
    SLICE_X8Y68          FDSE                                         r  row_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.822     1.981    clk_IBUF_BUFG
    SLICE_X8Y68          FDSE                                         r  row_B_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X8Y68          FDSE (Hold_fdse_C_D)         0.131     1.612    row_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.584     1.497    lcd0/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  lcd0/tcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  lcd0/tcode_reg[3]/Q
                         net (fo=1, routed)           0.118     1.757    lcd0/tcode_reg_n_0_[3]
    SLICE_X3Y66          FDRE                                         r  lcd0/text_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.855     2.013    lcd0/clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  lcd0/text_d_reg[3]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.071     1.605    lcd0/text_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 row_A_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.581     1.494    clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  row_A_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  row_A_reg[16]/Q
                         net (fo=2, routed)           0.099     1.735    row_A_reg_n_0_[16]
    SLICE_X6Y69          LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  row_B[16]_i_1/O
                         net (fo=1, routed)           0.000     1.780    row_B[16]_i_1_n_0
    SLICE_X6Y69          FDSE                                         r  row_B_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.850     2.008    clk_IBUF_BUFG
    SLICE_X6Y69          FDSE                                         r  row_B_reg[16]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X6Y69          FDSE (Hold_fdse_C_D)         0.120     1.627    row_B_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.582     1.495    lcd0/clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.099     1.736    lcd0/icode_reg_n_0_[0]
    SLICE_X2Y69          FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.851     2.010    lcd0/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.059     1.569    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 row_A_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.190%)  route 0.129ns (47.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X4Y65          FDSE                                         r  row_A_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDSE (Prop_fdse_C_Q)         0.141     1.639 r  row_A_reg[21]/Q
                         net (fo=2, routed)           0.129     1.769    row_A_reg_n_0_[21]
    SLICE_X3Y65          FDSE                                         r  row_B_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.855     2.014    clk_IBUF_BUFG
    SLICE_X3Y65          FDSE                                         r  row_B_reg[21]/C
                         clock pessimism             -0.478     1.535    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.066     1.601    row_B_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 row_A_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.181%)  route 0.063ns (27.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.585     1.498    clk_IBUF_BUFG
    SLICE_X2Y67          FDSE                                         r  row_A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDSE (Prop_fdse_C_Q)         0.164     1.662 r  row_A_reg[29]/Q
                         net (fo=2, routed)           0.063     1.726    row_A_reg_n_0_[29]
    SLICE_X3Y67          FDSE                                         r  row_B_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.854     2.012    clk_IBUF_BUFG
    SLICE_X3Y67          FDSE                                         r  row_B_reg[29]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y67          FDSE (Hold_fdse_C_D)         0.047     1.558    row_B_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.584     1.497    lcd0/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.120     1.758    lcd0/tcode_reg_n_0_[2]
    SLICE_X2Y66          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.855     2.013    lcd0/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.052     1.586    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.586     1.499    lcd0/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  lcd0/text_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  lcd0/text_count_reg[17]/Q
                         net (fo=2, routed)           0.114     1.755    lcd0/p_0_in
    SLICE_X2Y66          FDRE                                         r  lcd0/text_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.855     2.013    lcd0/clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  lcd0/text_e_reg/C
                         clock pessimism             -0.499     1.513    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.063     1.576    lcd0/text_e_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 row_A_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[69]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.584     1.497    clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  row_A_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.128     1.625 r  row_A_reg[69]/Q
                         net (fo=2, routed)           0.075     1.701    row_A_reg_n_0_[69]
    SLICE_X6Y66          FDSE                                         r  row_B_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.853     2.011    clk_IBUF_BUFG
    SLICE_X6Y66          FDSE                                         r  row_B_reg[69]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X6Y66          FDSE (Hold_fdse_C_D)         0.010     1.520    row_B_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 row_B_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[68]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.192ns (63.398%)  route 0.111ns (36.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.581     1.494    clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  row_B_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  row_B_reg[68]/Q
                         net (fo=2, routed)           0.111     1.746    row_B_reg_n_0_[68]
    SLICE_X4Y69          LUT2 (Prop_lut2_I0_O)        0.051     1.797 r  row_A[68]_i_1/O
                         net (fo=1, routed)           0.000     1.797    row_A[68]_i_1_n_0
    SLICE_X4Y69          FDSE                                         r  row_A_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.850     2.008    clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  row_A_reg[68]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X4Y69          FDSE (Hold_fdse_C_D)         0.107     1.614    row_A_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y56     btn_db0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y58     btn_db0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y58     btn_db0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59     btn_db0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59     btn_db0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59     btn_db0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59     btn_db0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60     btn_db0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y58     delay_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60     btn_db0/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     fibo_idx_reg[2]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     fibo_idx_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y74     fibo_idx_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     fibo_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     fibo_reg[192]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     fibo_reg[193]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     fibo_reg[194]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     fibo_reg[197]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y77     fibo_reg[198]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     delay_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     delay_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     delay_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     delay_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y59     delay_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y59     delay_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y59     delay_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y59     delay_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y74    fibo_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y74    fibo_reg[115]/C



