Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Reading design: UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART"
Output Format                      : NGC
Target Device                      : Automotive CoolRunner2

---- Source Options
Top Module Name                    : UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/My Documents/College Assignments/Semester 4/Digital System/Project/UART_Transmitter/uart_tx.vhd" in Library work.
Entity <UART> compiled.
Entity <UART> (Architecture <Behavior>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART> in library <work> (architecture <Behavior>) with generics.
	divisor = 2604


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <UART> in library <work> (Architecture <Behavior>).
	divisor = 2604
WARNING:Xst:819 - "D:/My Documents/College Assignments/Semester 4/Digital System/Project/UART_Transmitter/uart_tx.vhd" line 71: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ibusy>
WARNING:Xst:819 - "D:/My Documents/College Assignments/Semester 4/Digital System/Project/UART_Transmitter/uart_tx.vhd" line 83: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <count>
INFO:Xst:2679 - Register <output<0>> in unit <UART> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <output<1>> in unit <UART> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <output<10>> in unit <UART> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <UART> analyzed. Unit <UART> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UART>.
    Related source file is "D:/My Documents/College Assignments/Semester 4/Digital System/Project/UART_Transmitter/uart_tx.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <ibusy>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit 11-to-1 multiplexer for signal <TXD>.
    Found 1-bit register for signal <clk>.
    Found 25-bit comparator less for signal <clk$cmp_lt0000> created at line 115.
    Found 4-bit up counter for signal <count>.
    Found 25-bit up counter for signal <divider>.
    Found 8-bit register for signal <output<9:2>>.
    Found 1-bit register for signal <start>.
    Summary:
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <UART> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 10
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 25-bit comparator less                                : 1
# Multiplexers                                         : 1
 1-bit 11-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 25-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 1
 1-bit 11-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART> ...
  implementation constraint: INIT=r	 : divider_24
  implementation constraint: INIT=r	 : divider_0
  implementation constraint: INIT=r	 : divider_1
  implementation constraint: INIT=r	 : divider_2
  implementation constraint: INIT=r	 : divider_3
  implementation constraint: INIT=r	 : divider_4
  implementation constraint: INIT=r	 : divider_5
  implementation constraint: INIT=r	 : divider_6
  implementation constraint: INIT=r	 : divider_7
  implementation constraint: INIT=r	 : divider_8
  implementation constraint: INIT=r	 : divider_9
  implementation constraint: INIT=r	 : divider_10
  implementation constraint: INIT=r	 : divider_11
  implementation constraint: INIT=r	 : divider_12
  implementation constraint: INIT=r	 : divider_13
  implementation constraint: INIT=r	 : divider_14
  implementation constraint: INIT=r	 : divider_15
  implementation constraint: INIT=r	 : divider_16
  implementation constraint: INIT=r	 : divider_17
  implementation constraint: INIT=r	 : divider_18
  implementation constraint: INIT=r	 : divider_19
  implementation constraint: INIT=r	 : divider_20
  implementation constraint: INIT=r	 : divider_21
  implementation constraint: INIT=r	 : divider_22
  implementation constraint: INIT=r	 : divider_23
  implementation constraint: INIT=r	 : count_3
  implementation constraint: INIT=r	 : count_2
  implementation constraint: INIT=r	 : count_1
  implementation constraint: INIT=r	 : count_0

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART.ngr
Top Level Output File Name         : UART
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : Automotive CoolRunner2
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 162
#      AND2                        : 73
#      AND3                        : 4
#      AND4                        : 1
#      AND6                        : 1
#      GND                         : 1
#      INV                         : 41
#      OR2                         : 13
#      VCC                         : 1
#      XOR2                        : 27
# FlipFlops/Latches                : 40
#      FD                          : 33
#      FDC                         : 1
#      FDCE                        : 5
#      LDP                         : 1
# IO Buffers                       : 12
#      IBUF                        : 10
#      OBUF                        : 2
=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.76 secs
 
--> 

Total memory usage is 4537532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

