HDL language for the peripheral (top level) design unit perf_counter is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   /home/mohamed/workspace/codeplex/perf_counter_xps/pcores/perf_counter.prj
Compiling vhdl file
"/home/mohamed/workspace/codeplex/perf_counter_xps/pcores/perf_counter_v1_00_a/h
dl/vhdl/perf_counter.vhd" in Library perf_counter_v1_00_a.
Entity <perf_counter> compiled.
Entity <perf_counter> (Architecture <rtl>) compiled.


Analyzing HDL attributes ...
Entity name = perf_counter
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_Clk
INFO:EDK:1953 - No SIGIS=RST specified for probable Reset signal FSL_Rst
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_S_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_M_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_S_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_M_Clk
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER FSL parameter is not defined in
   the HDL source
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface MFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface MFSL ...
ERROR:EDK:1987 - No port was associated to bus connector FSL_Rst!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface SFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface SFSL ...
ERROR:EDK:1987 - No port was associated to bus connector FSL_Rst!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
Copying file perf_counter.vhd to
/home/mohamed/workspace/codeplex/perf_counter_xps/pcores/perf_counter_v1_00_a/hd
l/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
/home/mohamed/workspace/codeplex/perf_counter_xps/pcores/perf_counter_v1_00_a.

Summary:

  Logical library     : perf_counter_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : SFSL MFSL 

The following sub-directories will be created:

  - perf_counter_v1_00_a/data
  - perf_counter_v1_00_a/hdl
  - perf_counter_v1_00_a/hdl/vhdl


The following HDL source files will be copied into the
perf_counter_v1_00_a/hdl/vhdl directory:

  - perf_counter.vhd

The following files will be created under the perf_counter_v1_00_a/data
directory:

  - perf_counter_v2_1_0.mpd
  - perf_counter_v2_1_0.pao


