{{noteTA
|G1=USState
|G2=Unit
}}
{{半導體製程}}

在[[半导体产业|半导体产业]]中，'''2納米制程'''是在[[3纳米制程|3纳米制程]]水准之后的下一个微缩制程。到2020年，[[台灣積體電路製造|台积电]]和[[英特尔|英特尔]]都已经在他们的路线图上有2nm的产品，最早的生产计划将不会早于2023年。

==背景==
2018年底，台积电董事长[[劉德音|劉德音]]预测芯片规模将继续扩大到3nm和2nm水准；<ref name=tsmcsep2018/>然而，到2019年，其他半导体专家还没有决定台积电的技术水平是否可以在3nm以外的水准上使用。<ref name=eeasiamar2018/>

台积电于2019年开始了2nm技术的研究。<ref>{{Citation|url=https://wccftech.com/tsmc-2nm-research-taiwan/|title=TSMC To Commence 2nm Research In Hsinchu, Taiwan Claims Report|first=Ramish|last=Zafar|date=12 June 2019|accessdate=2020-11-30|archive-date=2020-11-07|archive-url=https://web.archive.org/web/20201107234628/https://wccftech.com/tsmc-2nm-research-taiwan/|dead-url=no}}</ref>台积电希望在从3nm到2nm时，能实现从[[FinFET|FinFET]]到[[多閘極電晶體|闸极全环晶体管]]（GAAFET）类型的转变。<ref>{{citation | url = https://www.digitimes.com/news/a20200921VL201.html | title = Highlights of the day: TSMC reportedly adopts GAA transistors for 2nm chips | date = 21 Sep 2020 | work = www.digitimes.com | accessdate = 2020-11-30 | archive-date = 2020-10-23 | archive-url = https://web.archive.org/web/20201023051432/https://www.digitimes.com/news/a20200921VL201.html | dead-url = no }}</ref>据报道，台积电预计将在2023年或2024年左右进入2nm风险生产。<ref>{{Citation|url=https://finance.technews.tw/2020/07/13/tsmc-2nm-gaa/|title=TSMC has achieved a breakthrough in 2nm, will adopt GAA technology and put it into production in 2023-2024|date=13 July 2020|work=finance.technews.tw|accessdate=2020-11-30|archive-date=2020-11-27|archive-url=https://web.archive.org/web/20201127033232/https://finance.technews.tw/2020/07/13/tsmc-2nm-gaa/|dead-url=no}}</ref>2020年8月，台积电开始在[[新竹科學工業園區|新竹科學工業園區]]建立一个2nm技术的研发实验室，预计到2021年部分投入使用。<ref>{{citation | url = https://taipeitimes.com/News/front/archives/2020/08/26/2003742295 | title = TSMC developing 2nm tech at new R&D center | first = Lisa | last = Wang | date = 26 Aug 2020 | work = taipeitimes.com | accessdate = 2020-11-30 | archive-date = 2021-01-24 | archive-url = https://web.archive.org/web/20210124141651/https://www.taipeitimes.com/News/front/archives/2020/08/26/2003742295 | dead-url = no }}</ref>据报道，在2020年9月，台积电董事长劉德音曾表示，公司将在台湾新竹建立一个2nm水准的工厂，也可以根据需求在[[台中市|台中市]]的[[中部科學工業園區|中部科學工業園區]]安装生产。<ref>{{citation | url = https://focustaiwan.tw/sci-tech/202009230017 | title = TSMC to build 2nm wafer plant in Hsinchu | first1 = Chang | last1 = Chien-Chung | first2 = Frances | last2 = Huang | date = 23 Sep 2020 | work = focustaiwan.tw | accessdate = 2020-11-30 | archive-date = 2020-10-25 | archive-url = https://web.archive.org/web/20201025160716/https://focustaiwan.tw/sci-tech/202009230017 | dead-url = no }}</ref> 

英特尔於2019年计划在2027年实现2nm制程水准<ref>{{Citation| url = https://www.anandtech.com/show/15217/intels-manufacturing-roadmap-from-2019-to-2029| title = Intel's Manufacturing Roadmap from 2019 to 2029: Back Porting, 7nm, 5nm, 3nm, 2nm, and 1.4 nm| first = Ian| last = Cutress| work = www.anandtech.com| accessdate = 2020-11-30| archive-date = 2021-01-12| archive-url = https://web.archive.org/web/20210112092150/https://www.anandtech.com/show/15217/intels-manufacturing-roadmap-from-2019-to-2029| dead-url = no}}</ref>。該公司於2021年7月宣布新的節點命名方式，其中2nm製程命名為「Intel 20A」，「A」為長度單位[[埃格斯特朗|埃格斯特朗]]（[[Å|Å]]），即0.1奈米<ref name="intelroadmap">{{Cite web|last=Cutress|first=Dr Ian|title=Intel's Process Roadmap to 2025: with 4nm, 3nm, 20A and 18A?!|url=https://www.anandtech.com/show/16823/intel-accelerated-offensive-process-roadmap-updates-to-10nm-7nm-4nm-3nm-20a-18a-packaging-foundry-emib-foveros|access-date=2021-07-27|website=www.anandtech.com|archive-date=2021-11-03|archive-url=https://web.archive.org/web/20211103110548/https://www.anandtech.com/show/16823/intel-accelerated-offensive-process-roadmap-updates-to-10nm-7nm-4nm-3nm-20a-18a-packaging-foundry-emib-foveros}}</ref>

2021年5月，[[IBM|IBM]]宣佈在美國[[紐約州|紐約州]][[奧爾巴尼|奧爾巴尼]]的晶片生產研究中心成功製造出全球首顆2nm製程GAAFET晶片<ref>{{Cite news|last=Nellis|first=Stephen|date=2021-05-06|title=IBM unveils 2-nanometer chip technology for faster computing|language=en|work=Reuters|url=https://www.reuters.com/article/us-ibm-semiconductors-idUSKBN2CN12S|access-date=2021-05-06|archive-date=2021-05-07|archive-url=https://web.archive.org/web/20210507065900/https://www.reuters.com/article/us-ibm-semiconductors-idUSKBN2CN12S}}</ref><ref>{{cite news |author1=cnbeta |title=超越台積電，IBM宣佈已經製造出全球首顆2奈米EUV晶片 |url=https://www.techbang.com/posts/86532-ibm-has-announced-that-it-has-built-the-worlds-first-2nm-euv |accessdate=2021-05-07 |publisher=T客邦 |date=2021-05-07 |archive-date=2021-05-13 |archive-url=https://web.archive.org/web/20210513071906/https://www.techbang.com/posts/86532-ibm-has-announced-that-it-has-built-the-worlds-first-2nm-euv }}</ref>。

==参考文献==
{{reflist|refs = 

<ref name=tsmcsep2018>{{citation | title = TSMC: Chip Scaling Could Accelerate | first = Alan | last = Patterson | date = 12 Sep 2018 | url = https://www.eetimes.com/document.asp?doc_id=1333692 | work = www.eetimes.com | accessdate = 2020-11-30 | archive-date = 2018-09-24 | archive-url = https://web.archive.org/web/20180924141514/https://www.eetimes.com/document.asp?doc_id=1333692 | dead-url = no }}</ref>

<ref name=eeasiamar2018>{{citation | url = https://www.eetasia.com/news/article/SPIE-Conference-Predicts-Bumpy-Chip-Roadmap | title = SPIE Conference Predicts Bumpy Chip Roadmap | date = 4 March 2019 | first = Rick | last = Merritt | work = www.eetasia.com | accessdate = 2020-11-30 | archive-date = 2019-06-27 | archive-url = https://web.archive.org/web/20190627031404/https://www.eetasia.com/news/article/SPIE-Conference-Predicts-Bumpy-Chip-Roadmap | dead-url = no }}</ref>

}}

[[Category:半導體器件製造|Category:半導體器件製造]]
[[Category:轻工业|Category:轻工业]]