

================================================================
== Vivado HLS Report for 'relu_R2'
================================================================
* Date:           Sun Mar  8 14:26:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution2_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  805|  805|  805|  805|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- OFM_ROW  |  803|  803|         9|          5|          1|   160|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    862|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    311|    -|
|Register         |        -|      -|     577|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     709|   1651|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_fcmp_32ns_3mb6_U62  |lenet_fcmp_32ns_3mb6  |        0|      0|  66|  239|    0|
    |lenet_fcmp_32ns_3mb6_U63  |lenet_fcmp_32ns_3mb6  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0| 132|  478|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln34_fu_327_p2        |     +    |      0|  0|  15|           8|           1|
    |add_ln39_10_fu_605_p2     |     +    |      0|  0|  12|           4|          12|
    |add_ln39_1_fu_392_p2      |     +    |      0|  0|   8|           9|           9|
    |add_ln39_2_fu_418_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln39_3_fu_440_p2      |     +    |      0|  0|  12|           2|          12|
    |add_ln39_4_fu_450_p2      |     +    |      0|  0|  12|           2|          12|
    |add_ln39_5_fu_460_p2      |     +    |      0|  0|  12|           3|          12|
    |add_ln39_6_fu_470_p2      |     +    |      0|  0|  12|           3|          12|
    |add_ln39_7_fu_580_p2      |     +    |      0|  0|  12|           3|          12|
    |add_ln39_8_fu_590_p2      |     +    |      0|  0|  12|           3|          12|
    |add_ln39_9_fu_600_p2      |     +    |      0|  0|  12|           4|          12|
    |add_ln39_fu_383_p2        |     +    |      0|  0|   8|           9|           9|
    |ofm_fu_333_p2             |     +    |      0|  0|  15|           1|           5|
    |r_fu_710_p2               |     +    |      0|  0|  13|           1|           4|
    |and_ln40_1_fu_566_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln40_2_fu_646_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln40_3_fu_696_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln40_4_fu_759_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln40_5_fu_809_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln40_6_fu_859_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln40_7_fu_909_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln40_8_fu_959_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln40_9_fu_1009_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln40_fu_516_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln34_fu_321_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln35_fu_339_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln40_10_fu_791_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_11_fu_797_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_12_fu_841_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_13_fu_847_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_14_fu_891_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_15_fu_897_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_16_fu_941_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_17_fu_947_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_18_fu_991_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_19_fu_997_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_1_fu_504_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_2_fu_548_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_3_fu_554_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_4_fu_628_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_5_fu_634_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_6_fu_678_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_7_fu_684_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_8_fu_741_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_9_fu_747_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_fu_498_p2       |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |or_ln39_fu_429_p2         |    or    |      0|  0|  12|           1|          12|
    |or_ln40_1_fu_560_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln40_2_fu_640_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln40_3_fu_690_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln40_4_fu_753_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln40_5_fu_803_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln40_6_fu_853_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln40_7_fu_903_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln40_8_fu_953_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln40_9_fu_1003_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln40_fu_510_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln39_1_fu_353_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln39_fu_345_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln40_1_fu_572_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln40_2_fu_652_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln40_3_fu_702_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln40_4_fu_765_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln40_5_fu_815_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln40_6_fu_865_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln40_7_fu_915_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln40_8_fu_965_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln40_9_fu_1015_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln40_fu_522_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 862|         421|         539|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_270_p4  |   9|          2|    8|         16|
    |ap_phi_mux_ofm_0_phi_fu_281_p4           |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_292_p4             |   9|          2|    4|          8|
    |in_r_address0                            |  33|          6|   11|         66|
    |in_r_address1                            |  33|          6|   11|         66|
    |indvar_flatten_reg_266                   |   9|          2|    8|         16|
    |ofm_0_reg_277                            |   9|          2|    5|         10|
    |out_r_address0                           |  33|          6|   11|         66|
    |out_r_address1                           |  33|          6|   11|         66|
    |out_r_d0                                 |  33|          6|   32|        192|
    |out_r_d1                                 |  33|          6|   32|        192|
    |r_0_reg_288                              |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 311|         60|  145|        728|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln34_reg_1027                 |   8|   0|    8|          0|
    |add_ln39_10_reg_1152              |  11|   0|   12|          1|
    |add_ln39_2_reg_1045               |  11|   0|   12|          1|
    |add_ln39_9_reg_1147               |  11|   0|   12|          1|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln34_reg_1023                |   1|   0|    1|          0|
    |icmp_ln34_reg_1023_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_266            |   8|   0|    8|          0|
    |ofm_0_reg_277                     |   5|   0|    5|          0|
    |r_0_reg_288                       |   4|   0|    4|          0|
    |r_reg_1167                        |   4|   0|    4|          0|
    |reg_311                           |  32|   0|   32|          0|
    |reg_316                           |  32|   0|   32|          0|
    |select_ln39_1_reg_1038            |   5|   0|    5|          0|
    |select_ln39_reg_1032              |   4|   0|    4|          0|
    |select_ln40_1_reg_1122            |  32|   0|   32|          0|
    |select_ln40_2_reg_1157            |  32|   0|   32|          0|
    |select_ln40_3_reg_1162            |  32|   0|   32|          0|
    |select_ln40_4_reg_1192            |  32|   0|   32|          0|
    |select_ln40_5_reg_1197            |  32|   0|   32|          0|
    |select_ln40_6_reg_1202            |  32|   0|   32|          0|
    |select_ln40_7_reg_1207            |  32|   0|   32|          0|
    |select_ln40_8_reg_1212            |  32|   0|   32|          0|
    |select_ln40_9_reg_1217            |  32|   0|   32|          0|
    |select_ln40_reg_1117              |  32|   0|   32|          0|
    |zext_ln39_10_reg_1127             |  11|   0|   64|         53|
    |zext_ln39_11_reg_1137             |  11|   0|   64|         53|
    |zext_ln39_12_reg_1172             |  11|   0|   64|         53|
    |zext_ln39_13_reg_1182             |  11|   0|   64|         53|
    |zext_ln39_4_reg_1057              |  11|   0|   64|         53|
    |zext_ln39_5_reg_1067              |  11|   0|   64|         53|
    |zext_ln39_6_reg_1077              |  11|   0|   64|         53|
    |zext_ln39_7_reg_1087              |  11|   0|   64|         53|
    |zext_ln39_8_reg_1097              |  11|   0|   64|         53|
    |zext_ln39_9_reg_1107              |  11|   0|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 577|   0| 1110|        533|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    relu_R2   | return value |
|in_r_address0   | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_address1   | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce1        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q1         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |   11|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
|out_r_address1  | out |   11|  ap_memory |     out_r    |     array    |
|out_r_ce1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d1        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

