# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/CLA_4bits.v" \
"../../../../lab5.srcs/sources_1/new/register_logic.v" \
"../../../../lab5.srcs/sim_1/new/tb_CLA_4bits.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
