$date
	Sat Aug 22 14:27:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module fadd $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 4 # cin [3:0] $end
$var wire 4 $ sum [3:0] $end
$var wire 1 % carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b0 $
b0 #
b0 "
b0 !
$end
#10
1%
b1101 $
b1011 "
b10 !
#20
b111 $
0%
b1 "
b110 !
#30
b1111 $
1%
b11 "
b1100 !
#40
