Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 6ad43671c3a54946b01819d4c6c9d55a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 26 differs from formal bit length 32 for port data [/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/processor.v:79]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port y [/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/processor.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port d [/home/kacper/sr/SystemyRekonfigurowalne/procesor/procesor.srcs/sources_1/new/processor.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux_2
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.mux_8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux_4
Compiling module xil_defaultlib.jump_condition
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
