{
    "status": "ok",
    "estimate": {
        "resources": {
            "LUT": 245274.0,
            "DSP": 31.0,
            "BRAM_18K": 1058.0,
            "URAM": 0.0
        },
        "performance": {
            "critical_path_cycles": 684515,
            "max_cycles": 16384,
            "max_cycles_node_name": "MVAU_rtl_0",
            "estimated_throughput_fps": 12207.03125,
            "estimated_latency_ns": 3422575
        }
    },
    "hls_estimate": {
        "resources": {
            "LUT": 345007.0,
            "FF": 78052.0,
            "DSP": 87.0,
            "DSP48E": 0.0,
            "BRAM_18K": 0.0,
            "URAM": 0.0
        }
    },
    "fifosizing": {
        "total_fifo_size_kB": 59
    },
    "synth": {
        "resources": {
            "LUT": 16919,
            "FF": 16578,
            "SRL": 516,
            "DSP": 0,
            "BRAM_18K": 1,
            "BRAM_36K": 1,
            "URAM": 0
        }
    },
    "total_build_time": 3729
}
