.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DC */
.set DC__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set DC__0__MASK, 0x20
.set DC__0__PC, CYREG_PRT2_PC5
.set DC__0__PORT, 2
.set DC__0__SHIFT, 5
.set DC__AG, CYREG_PRT2_AG
.set DC__AMUX, CYREG_PRT2_AMUX
.set DC__BIE, CYREG_PRT2_BIE
.set DC__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DC__BYP, CYREG_PRT2_BYP
.set DC__CTL, CYREG_PRT2_CTL
.set DC__DM0, CYREG_PRT2_DM0
.set DC__DM1, CYREG_PRT2_DM1
.set DC__DM2, CYREG_PRT2_DM2
.set DC__DR, CYREG_PRT2_DR
.set DC__INP_DIS, CYREG_PRT2_INP_DIS
.set DC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DC__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DC__LCD_EN, CYREG_PRT2_LCD_EN
.set DC__MASK, 0x20
.set DC__PORT, 2
.set DC__PRT, CYREG_PRT2_PRT
.set DC__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DC__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DC__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DC__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DC__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DC__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DC__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DC__PS, CYREG_PRT2_PS
.set DC__SHIFT, 5
.set DC__SLW, CYREG_PRT2_SLW

/* CLK */
.set CLK__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set CLK__0__MASK, 0x80
.set CLK__0__PC, CYREG_PRT0_PC7
.set CLK__0__PORT, 0
.set CLK__0__SHIFT, 7
.set CLK__AG, CYREG_PRT0_AG
.set CLK__AMUX, CYREG_PRT0_AMUX
.set CLK__BIE, CYREG_PRT0_BIE
.set CLK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CLK__BYP, CYREG_PRT0_BYP
.set CLK__CTL, CYREG_PRT0_CTL
.set CLK__DM0, CYREG_PRT0_DM0
.set CLK__DM1, CYREG_PRT0_DM1
.set CLK__DM2, CYREG_PRT0_DM2
.set CLK__DR, CYREG_PRT0_DR
.set CLK__INP_DIS, CYREG_PRT0_INP_DIS
.set CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CLK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CLK__LCD_EN, CYREG_PRT0_LCD_EN
.set CLK__MASK, 0x80
.set CLK__PORT, 0
.set CLK__PRT, CYREG_PRT0_PRT
.set CLK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CLK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CLK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CLK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CLK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CLK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CLK__PS, CYREG_PRT0_PS
.set CLK__SHIFT, 7
.set CLK__SLW, CYREG_PRT0_SLW

/* DIN */
.set DIN__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set DIN__0__MASK, 0x20
.set DIN__0__PC, CYREG_PRT0_PC5
.set DIN__0__PORT, 0
.set DIN__0__SHIFT, 5
.set DIN__AG, CYREG_PRT0_AG
.set DIN__AMUX, CYREG_PRT0_AMUX
.set DIN__BIE, CYREG_PRT0_BIE
.set DIN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DIN__BYP, CYREG_PRT0_BYP
.set DIN__CTL, CYREG_PRT0_CTL
.set DIN__DM0, CYREG_PRT0_DM0
.set DIN__DM1, CYREG_PRT0_DM1
.set DIN__DM2, CYREG_PRT0_DM2
.set DIN__DR, CYREG_PRT0_DR
.set DIN__INP_DIS, CYREG_PRT0_INP_DIS
.set DIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DIN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DIN__LCD_EN, CYREG_PRT0_LCD_EN
.set DIN__MASK, 0x20
.set DIN__PORT, 0
.set DIN__PRT, CYREG_PRT0_PRT
.set DIN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DIN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DIN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DIN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DIN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DIN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DIN__PS, CYREG_PRT0_PS
.set DIN__SHIFT, 5
.set DIN__SLW, CYREG_PRT0_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set LED__0__MASK, 0x04
.set LED__0__PC, CYREG_PRT2_PC2
.set LED__0__PORT, 2
.set LED__0__SHIFT, 2
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x04
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 2
.set LED__SLW, CYREG_PRT2_SLW

/* CSLD */
.set CSLD__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set CSLD__0__MASK, 0x40
.set CSLD__0__PC, CYREG_PRT0_PC6
.set CSLD__0__PORT, 0
.set CSLD__0__SHIFT, 6
.set CSLD__AG, CYREG_PRT0_AG
.set CSLD__AMUX, CYREG_PRT0_AMUX
.set CSLD__BIE, CYREG_PRT0_BIE
.set CSLD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CSLD__BYP, CYREG_PRT0_BYP
.set CSLD__CTL, CYREG_PRT0_CTL
.set CSLD__DM0, CYREG_PRT0_DM0
.set CSLD__DM1, CYREG_PRT0_DM1
.set CSLD__DM2, CYREG_PRT0_DM2
.set CSLD__DR, CYREG_PRT0_DR
.set CSLD__INP_DIS, CYREG_PRT0_INP_DIS
.set CSLD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CSLD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CSLD__LCD_EN, CYREG_PRT0_LCD_EN
.set CSLD__MASK, 0x40
.set CSLD__PORT, 0
.set CSLD__PRT, CYREG_PRT0_PRT
.set CSLD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CSLD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CSLD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CSLD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CSLD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CSLD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CSLD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CSLD__PS, CYREG_PRT0_PS
.set CSLD__SHIFT, 6
.set CSLD__SLW, CYREG_PRT0_SLW

/* RESET */
.set RESET__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set RESET__0__MASK, 0x40
.set RESET__0__PC, CYREG_PRT2_PC6
.set RESET__0__PORT, 2
.set RESET__0__SHIFT, 6
.set RESET__AG, CYREG_PRT2_AG
.set RESET__AMUX, CYREG_PRT2_AMUX
.set RESET__BIE, CYREG_PRT2_BIE
.set RESET__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RESET__BYP, CYREG_PRT2_BYP
.set RESET__CTL, CYREG_PRT2_CTL
.set RESET__DM0, CYREG_PRT2_DM0
.set RESET__DM1, CYREG_PRT2_DM1
.set RESET__DM2, CYREG_PRT2_DM2
.set RESET__DR, CYREG_PRT2_DR
.set RESET__INP_DIS, CYREG_PRT2_INP_DIS
.set RESET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RESET__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RESET__LCD_EN, CYREG_PRT2_LCD_EN
.set RESET__MASK, 0x40
.set RESET__PORT, 2
.set RESET__PRT, CYREG_PRT2_PRT
.set RESET__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RESET__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RESET__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RESET__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RESET__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RESET__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RESET__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RESET__PS, CYREG_PRT2_PS
.set RESET__SHIFT, 6
.set RESET__SLW, CYREG_PRT2_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_1__0__MASK, 0x10
.set SCL_1__0__PC, CYREG_PRT12_PC4
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 4
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x10
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 4
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_1__0__MASK, 0x20
.set SDA_1__0__PC, CYREG_PRT12_PC5
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 5
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x20
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 5
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* MISO_1 */
.set MISO_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set MISO_1__0__MASK, 0x40
.set MISO_1__0__PC, CYREG_PRT1_PC6
.set MISO_1__0__PORT, 1
.set MISO_1__0__SHIFT, 6
.set MISO_1__AG, CYREG_PRT1_AG
.set MISO_1__AMUX, CYREG_PRT1_AMUX
.set MISO_1__BIE, CYREG_PRT1_BIE
.set MISO_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO_1__BYP, CYREG_PRT1_BYP
.set MISO_1__CTL, CYREG_PRT1_CTL
.set MISO_1__DM0, CYREG_PRT1_DM0
.set MISO_1__DM1, CYREG_PRT1_DM1
.set MISO_1__DM2, CYREG_PRT1_DM2
.set MISO_1__DR, CYREG_PRT1_DR
.set MISO_1__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MISO_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO_1__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO_1__MASK, 0x40
.set MISO_1__PORT, 1
.set MISO_1__PRT, CYREG_PRT1_PRT
.set MISO_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO_1__PS, CYREG_PRT1_PS
.set MISO_1__SHIFT, 6
.set MISO_1__SLW, CYREG_PRT1_SLW

/* SS_TFT */
.set SS_TFT__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set SS_TFT__0__MASK, 0x80
.set SS_TFT__0__PC, CYREG_PRT2_PC7
.set SS_TFT__0__PORT, 2
.set SS_TFT__0__SHIFT, 7
.set SS_TFT__AG, CYREG_PRT2_AG
.set SS_TFT__AMUX, CYREG_PRT2_AMUX
.set SS_TFT__BIE, CYREG_PRT2_BIE
.set SS_TFT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SS_TFT__BYP, CYREG_PRT2_BYP
.set SS_TFT__CTL, CYREG_PRT2_CTL
.set SS_TFT__DM0, CYREG_PRT2_DM0
.set SS_TFT__DM1, CYREG_PRT2_DM1
.set SS_TFT__DM2, CYREG_PRT2_DM2
.set SS_TFT__DR, CYREG_PRT2_DR
.set SS_TFT__INP_DIS, CYREG_PRT2_INP_DIS
.set SS_TFT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SS_TFT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SS_TFT__LCD_EN, CYREG_PRT2_LCD_EN
.set SS_TFT__MASK, 0x80
.set SS_TFT__PORT, 2
.set SS_TFT__PRT, CYREG_PRT2_PRT
.set SS_TFT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SS_TFT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SS_TFT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SS_TFT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SS_TFT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SS_TFT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SS_TFT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SS_TFT__PS, CYREG_PRT2_PS
.set SS_TFT__SHIFT, 7
.set SS_TFT__SLW, CYREG_PRT2_SLW

/* emFile_Clock_1 */
.set emFile_Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set emFile_Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set emFile_Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set emFile_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set emFile_Clock_1__INDEX, 0x01
.set emFile_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set emFile_Clock_1__PM_ACT_MSK, 0x02
.set emFile_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set emFile_Clock_1__PM_STBY_MSK, 0x02

/* emFile_miso0 */
.set emFile_miso0__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set emFile_miso0__0__MASK, 0x08
.set emFile_miso0__0__PC, CYREG_IO_PC_PRT15_PC3
.set emFile_miso0__0__PORT, 15
.set emFile_miso0__0__SHIFT, 3
.set emFile_miso0__AG, CYREG_PRT15_AG
.set emFile_miso0__AMUX, CYREG_PRT15_AMUX
.set emFile_miso0__BIE, CYREG_PRT15_BIE
.set emFile_miso0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set emFile_miso0__BYP, CYREG_PRT15_BYP
.set emFile_miso0__CTL, CYREG_PRT15_CTL
.set emFile_miso0__DM0, CYREG_PRT15_DM0
.set emFile_miso0__DM1, CYREG_PRT15_DM1
.set emFile_miso0__DM2, CYREG_PRT15_DM2
.set emFile_miso0__DR, CYREG_PRT15_DR
.set emFile_miso0__INP_DIS, CYREG_PRT15_INP_DIS
.set emFile_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set emFile_miso0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set emFile_miso0__LCD_EN, CYREG_PRT15_LCD_EN
.set emFile_miso0__MASK, 0x08
.set emFile_miso0__PORT, 15
.set emFile_miso0__PRT, CYREG_PRT15_PRT
.set emFile_miso0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set emFile_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set emFile_miso0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set emFile_miso0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set emFile_miso0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set emFile_miso0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set emFile_miso0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set emFile_miso0__PS, CYREG_PRT15_PS
.set emFile_miso0__SHIFT, 3
.set emFile_miso0__SLW, CYREG_PRT15_SLW

/* emFile_mosi0 */
.set emFile_mosi0__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set emFile_mosi0__0__MASK, 0x04
.set emFile_mosi0__0__PC, CYREG_IO_PC_PRT15_PC2
.set emFile_mosi0__0__PORT, 15
.set emFile_mosi0__0__SHIFT, 2
.set emFile_mosi0__AG, CYREG_PRT15_AG
.set emFile_mosi0__AMUX, CYREG_PRT15_AMUX
.set emFile_mosi0__BIE, CYREG_PRT15_BIE
.set emFile_mosi0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set emFile_mosi0__BYP, CYREG_PRT15_BYP
.set emFile_mosi0__CTL, CYREG_PRT15_CTL
.set emFile_mosi0__DM0, CYREG_PRT15_DM0
.set emFile_mosi0__DM1, CYREG_PRT15_DM1
.set emFile_mosi0__DM2, CYREG_PRT15_DM2
.set emFile_mosi0__DR, CYREG_PRT15_DR
.set emFile_mosi0__INP_DIS, CYREG_PRT15_INP_DIS
.set emFile_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set emFile_mosi0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set emFile_mosi0__LCD_EN, CYREG_PRT15_LCD_EN
.set emFile_mosi0__MASK, 0x04
.set emFile_mosi0__PORT, 15
.set emFile_mosi0__PRT, CYREG_PRT15_PRT
.set emFile_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set emFile_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set emFile_mosi0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set emFile_mosi0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set emFile_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set emFile_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set emFile_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set emFile_mosi0__PS, CYREG_PRT15_PS
.set emFile_mosi0__SHIFT, 2
.set emFile_mosi0__SLW, CYREG_PRT15_SLW

/* emFile_sclk0 */
.set emFile_sclk0__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set emFile_sclk0__0__MASK, 0x02
.set emFile_sclk0__0__PC, CYREG_IO_PC_PRT15_PC1
.set emFile_sclk0__0__PORT, 15
.set emFile_sclk0__0__SHIFT, 1
.set emFile_sclk0__AG, CYREG_PRT15_AG
.set emFile_sclk0__AMUX, CYREG_PRT15_AMUX
.set emFile_sclk0__BIE, CYREG_PRT15_BIE
.set emFile_sclk0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set emFile_sclk0__BYP, CYREG_PRT15_BYP
.set emFile_sclk0__CTL, CYREG_PRT15_CTL
.set emFile_sclk0__DM0, CYREG_PRT15_DM0
.set emFile_sclk0__DM1, CYREG_PRT15_DM1
.set emFile_sclk0__DM2, CYREG_PRT15_DM2
.set emFile_sclk0__DR, CYREG_PRT15_DR
.set emFile_sclk0__INP_DIS, CYREG_PRT15_INP_DIS
.set emFile_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set emFile_sclk0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set emFile_sclk0__LCD_EN, CYREG_PRT15_LCD_EN
.set emFile_sclk0__MASK, 0x02
.set emFile_sclk0__PORT, 15
.set emFile_sclk0__PRT, CYREG_PRT15_PRT
.set emFile_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set emFile_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set emFile_sclk0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set emFile_sclk0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set emFile_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set emFile_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set emFile_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set emFile_sclk0__PS, CYREG_PRT15_PS
.set emFile_sclk0__SHIFT, 1
.set emFile_sclk0__SLW, CYREG_PRT15_SLW

/* emFile_SPI0_BSPIM */
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set emFile_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set emFile_SPI0_BSPIM_RxStsReg__4__POS, 4
.set emFile_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set emFile_SPI0_BSPIM_RxStsReg__5__POS, 5
.set emFile_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set emFile_SPI0_BSPIM_RxStsReg__6__POS, 6
.set emFile_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set emFile_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB08_MSK
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set emFile_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB08_ST
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB08_A0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB08_A1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB08_D0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB08_D1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB08_F0
.set emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB08_F1
.set emFile_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set emFile_SPI0_BSPIM_TxStsReg__0__POS, 0
.set emFile_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set emFile_SPI0_BSPIM_TxStsReg__1__POS, 1
.set emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set emFile_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set emFile_SPI0_BSPIM_TxStsReg__2__POS, 2
.set emFile_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set emFile_SPI0_BSPIM_TxStsReg__3__POS, 3
.set emFile_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set emFile_SPI0_BSPIM_TxStsReg__4__POS, 4
.set emFile_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set emFile_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set emFile_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB11_ST

/* emFile_SPI0_CS */
.set emFile_SPI0_CS__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set emFile_SPI0_CS__0__MASK, 0x01
.set emFile_SPI0_CS__0__PC, CYREG_IO_PC_PRT15_PC0
.set emFile_SPI0_CS__0__PORT, 15
.set emFile_SPI0_CS__0__SHIFT, 0
.set emFile_SPI0_CS__AG, CYREG_PRT15_AG
.set emFile_SPI0_CS__AMUX, CYREG_PRT15_AMUX
.set emFile_SPI0_CS__BIE, CYREG_PRT15_BIE
.set emFile_SPI0_CS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set emFile_SPI0_CS__BYP, CYREG_PRT15_BYP
.set emFile_SPI0_CS__CTL, CYREG_PRT15_CTL
.set emFile_SPI0_CS__DM0, CYREG_PRT15_DM0
.set emFile_SPI0_CS__DM1, CYREG_PRT15_DM1
.set emFile_SPI0_CS__DM2, CYREG_PRT15_DM2
.set emFile_SPI0_CS__DR, CYREG_PRT15_DR
.set emFile_SPI0_CS__INP_DIS, CYREG_PRT15_INP_DIS
.set emFile_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set emFile_SPI0_CS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set emFile_SPI0_CS__LCD_EN, CYREG_PRT15_LCD_EN
.set emFile_SPI0_CS__MASK, 0x01
.set emFile_SPI0_CS__PORT, 15
.set emFile_SPI0_CS__PRT, CYREG_PRT15_PRT
.set emFile_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set emFile_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set emFile_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set emFile_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set emFile_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set emFile_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set emFile_SPI0_CS__PS, CYREG_PRT15_PS
.set emFile_SPI0_CS__SHIFT, 0
.set emFile_SPI0_CS__SLW, CYREG_PRT15_SLW

/* MISO_TFT */
.set MISO_TFT__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set MISO_TFT__0__MASK, 0x02
.set MISO_TFT__0__PC, CYREG_PRT2_PC1
.set MISO_TFT__0__PORT, 2
.set MISO_TFT__0__SHIFT, 1
.set MISO_TFT__AG, CYREG_PRT2_AG
.set MISO_TFT__AMUX, CYREG_PRT2_AMUX
.set MISO_TFT__BIE, CYREG_PRT2_BIE
.set MISO_TFT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MISO_TFT__BYP, CYREG_PRT2_BYP
.set MISO_TFT__CTL, CYREG_PRT2_CTL
.set MISO_TFT__DM0, CYREG_PRT2_DM0
.set MISO_TFT__DM1, CYREG_PRT2_DM1
.set MISO_TFT__DM2, CYREG_PRT2_DM2
.set MISO_TFT__DR, CYREG_PRT2_DR
.set MISO_TFT__INP_DIS, CYREG_PRT2_INP_DIS
.set MISO_TFT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MISO_TFT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MISO_TFT__LCD_EN, CYREG_PRT2_LCD_EN
.set MISO_TFT__MASK, 0x02
.set MISO_TFT__PORT, 2
.set MISO_TFT__PRT, CYREG_PRT2_PRT
.set MISO_TFT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MISO_TFT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MISO_TFT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MISO_TFT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MISO_TFT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MISO_TFT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MISO_TFT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MISO_TFT__PS, CYREG_PRT2_PS
.set MISO_TFT__SHIFT, 1
.set MISO_TFT__SLW, CYREG_PRT2_SLW

/* MOSI_TFT */
.set MOSI_TFT__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set MOSI_TFT__0__MASK, 0x10
.set MOSI_TFT__0__PC, CYREG_PRT2_PC4
.set MOSI_TFT__0__PORT, 2
.set MOSI_TFT__0__SHIFT, 4
.set MOSI_TFT__AG, CYREG_PRT2_AG
.set MOSI_TFT__AMUX, CYREG_PRT2_AMUX
.set MOSI_TFT__BIE, CYREG_PRT2_BIE
.set MOSI_TFT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MOSI_TFT__BYP, CYREG_PRT2_BYP
.set MOSI_TFT__CTL, CYREG_PRT2_CTL
.set MOSI_TFT__DM0, CYREG_PRT2_DM0
.set MOSI_TFT__DM1, CYREG_PRT2_DM1
.set MOSI_TFT__DM2, CYREG_PRT2_DM2
.set MOSI_TFT__DR, CYREG_PRT2_DR
.set MOSI_TFT__INP_DIS, CYREG_PRT2_INP_DIS
.set MOSI_TFT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MOSI_TFT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MOSI_TFT__LCD_EN, CYREG_PRT2_LCD_EN
.set MOSI_TFT__MASK, 0x10
.set MOSI_TFT__PORT, 2
.set MOSI_TFT__PRT, CYREG_PRT2_PRT
.set MOSI_TFT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MOSI_TFT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MOSI_TFT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MOSI_TFT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MOSI_TFT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MOSI_TFT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MOSI_TFT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MOSI_TFT__PS, CYREG_PRT2_PS
.set MOSI_TFT__SHIFT, 4
.set MOSI_TFT__SLW, CYREG_PRT2_SLW

/* SCLK_TFT */
.set SCLK_TFT__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set SCLK_TFT__0__MASK, 0x08
.set SCLK_TFT__0__PC, CYREG_PRT2_PC3
.set SCLK_TFT__0__PORT, 2
.set SCLK_TFT__0__SHIFT, 3
.set SCLK_TFT__AG, CYREG_PRT2_AG
.set SCLK_TFT__AMUX, CYREG_PRT2_AMUX
.set SCLK_TFT__BIE, CYREG_PRT2_BIE
.set SCLK_TFT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCLK_TFT__BYP, CYREG_PRT2_BYP
.set SCLK_TFT__CTL, CYREG_PRT2_CTL
.set SCLK_TFT__DM0, CYREG_PRT2_DM0
.set SCLK_TFT__DM1, CYREG_PRT2_DM1
.set SCLK_TFT__DM2, CYREG_PRT2_DM2
.set SCLK_TFT__DR, CYREG_PRT2_DR
.set SCLK_TFT__INP_DIS, CYREG_PRT2_INP_DIS
.set SCLK_TFT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCLK_TFT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCLK_TFT__LCD_EN, CYREG_PRT2_LCD_EN
.set SCLK_TFT__MASK, 0x08
.set SCLK_TFT__PORT, 2
.set SCLK_TFT__PRT, CYREG_PRT2_PRT
.set SCLK_TFT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCLK_TFT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCLK_TFT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCLK_TFT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCLK_TFT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCLK_TFT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCLK_TFT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCLK_TFT__PS, CYREG_PRT2_PS
.set SCLK_TFT__SHIFT, 3
.set SCLK_TFT__SLW, CYREG_PRT2_SLW

/* SPIM_TFT_BSPIM */
.set SPIM_TFT_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_TFT_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_TFT_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_TFT_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_TFT_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set SPIM_TFT_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_TFT_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_TFT_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_TFT_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set SPIM_TFT_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_TFT_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set SPIM_TFT_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_TFT_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set SPIM_TFT_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_TFT_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_TFT_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_TFT_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set SPIM_TFT_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set SPIM_TFT_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set SPIM_TFT_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set SPIM_TFT_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_TFT_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set SPIM_TFT_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set SPIM_TFT_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_TFT_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set SPIM_TFT_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set SPIM_TFT_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIM_TFT_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPIM_TFT_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_TFT_BSPIM_RxStsReg__4__POS, 4
.set SPIM_TFT_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_TFT_BSPIM_RxStsReg__5__POS, 5
.set SPIM_TFT_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_TFT_BSPIM_RxStsReg__6__POS, 6
.set SPIM_TFT_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_TFT_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set SPIM_TFT_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIM_TFT_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set SPIM_TFT_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set SPIM_TFT_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set SPIM_TFT_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB12_A0
.set SPIM_TFT_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB12_A1
.set SPIM_TFT_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set SPIM_TFT_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB12_D0
.set SPIM_TFT_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB12_D1
.set SPIM_TFT_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_TFT_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set SPIM_TFT_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB12_F0
.set SPIM_TFT_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB12_F1
.set SPIM_TFT_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_TFT_BSPIM_TxStsReg__0__POS, 0
.set SPIM_TFT_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_TFT_BSPIM_TxStsReg__1__POS, 1
.set SPIM_TFT_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPIM_TFT_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set SPIM_TFT_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_TFT_BSPIM_TxStsReg__2__POS, 2
.set SPIM_TFT_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_TFT_BSPIM_TxStsReg__3__POS, 3
.set SPIM_TFT_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_TFT_BSPIM_TxStsReg__4__POS, 4
.set SPIM_TFT_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_TFT_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB12_MSK
.set SPIM_TFT_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPIM_TFT_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB12_ST

/* SPIM_TFT_IntClock */
.set SPIM_TFT_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIM_TFT_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIM_TFT_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIM_TFT_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_TFT_IntClock__INDEX, 0x03
.set SPIM_TFT_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_TFT_IntClock__PM_ACT_MSK, 0x08
.set SPIM_TFT_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_TFT_IntClock__PM_STBY_MSK, 0x08

/* SPIM_Audio_BSPIM */
.set SPIM_Audio_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_Audio_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_Audio_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_Audio_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_Audio_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_Audio_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_Audio_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_Audio_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_Audio_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_Audio_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_Audio_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set SPIM_Audio_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_Audio_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set SPIM_Audio_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_Audio_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_Audio_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_Audio_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set SPIM_Audio_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_Audio_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIM_Audio_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIM_Audio_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_Audio_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_Audio_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_Audio_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_Audio_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_Audio_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIM_Audio_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIM_Audio_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIM_Audio_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_Audio_BSPIM_RxStsReg__4__POS, 4
.set SPIM_Audio_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_Audio_BSPIM_RxStsReg__5__POS, 5
.set SPIM_Audio_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_Audio_BSPIM_RxStsReg__6__POS, 6
.set SPIM_Audio_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_Audio_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIM_Audio_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIM_Audio_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set SPIM_Audio_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set SPIM_Audio_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set SPIM_Audio_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B0_UDB06_A0
.set SPIM_Audio_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B0_UDB06_A1
.set SPIM_Audio_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set SPIM_Audio_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B0_UDB06_D0
.set SPIM_Audio_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B0_UDB06_D1
.set SPIM_Audio_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_Audio_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set SPIM_Audio_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B0_UDB06_F0
.set SPIM_Audio_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B0_UDB06_F1
.set SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set SPIM_Audio_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set SPIM_Audio_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set SPIM_Audio_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B0_UDB07_A0
.set SPIM_Audio_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B0_UDB07_A1
.set SPIM_Audio_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set SPIM_Audio_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B0_UDB07_D0
.set SPIM_Audio_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B0_UDB07_D1
.set SPIM_Audio_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIM_Audio_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set SPIM_Audio_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B0_UDB07_F0
.set SPIM_Audio_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B0_UDB07_F1
.set SPIM_Audio_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_Audio_BSPIM_TxStsReg__0__POS, 0
.set SPIM_Audio_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_Audio_BSPIM_TxStsReg__1__POS, 1
.set SPIM_Audio_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_Audio_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPIM_Audio_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_Audio_BSPIM_TxStsReg__2__POS, 2
.set SPIM_Audio_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_Audio_BSPIM_TxStsReg__3__POS, 3
.set SPIM_Audio_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_Audio_BSPIM_TxStsReg__4__POS, 4
.set SPIM_Audio_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_Audio_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set SPIM_Audio_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_Audio_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB05_ST

/* SPIM_Audio_IntClock */
.set SPIM_Audio_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set SPIM_Audio_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set SPIM_Audio_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set SPIM_Audio_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_Audio_IntClock__INDEX, 0x04
.set SPIM_Audio_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_Audio_IntClock__PM_ACT_MSK, 0x10
.set SPIM_Audio_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_Audio_IntClock__PM_STBY_MSK, 0x10

/* FlexSensor_1 */
.set FlexSensor_1__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set FlexSensor_1__0__MASK, 0x10
.set FlexSensor_1__0__PC, CYREG_PRT0_PC4
.set FlexSensor_1__0__PORT, 0
.set FlexSensor_1__0__SHIFT, 4
.set FlexSensor_1__AG, CYREG_PRT0_AG
.set FlexSensor_1__AMUX, CYREG_PRT0_AMUX
.set FlexSensor_1__BIE, CYREG_PRT0_BIE
.set FlexSensor_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set FlexSensor_1__BYP, CYREG_PRT0_BYP
.set FlexSensor_1__CTL, CYREG_PRT0_CTL
.set FlexSensor_1__DM0, CYREG_PRT0_DM0
.set FlexSensor_1__DM1, CYREG_PRT0_DM1
.set FlexSensor_1__DM2, CYREG_PRT0_DM2
.set FlexSensor_1__DR, CYREG_PRT0_DR
.set FlexSensor_1__INP_DIS, CYREG_PRT0_INP_DIS
.set FlexSensor_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set FlexSensor_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set FlexSensor_1__LCD_EN, CYREG_PRT0_LCD_EN
.set FlexSensor_1__MASK, 0x10
.set FlexSensor_1__PORT, 0
.set FlexSensor_1__PRT, CYREG_PRT0_PRT
.set FlexSensor_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set FlexSensor_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set FlexSensor_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set FlexSensor_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set FlexSensor_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set FlexSensor_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set FlexSensor_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set FlexSensor_1__PS, CYREG_PRT0_PS
.set FlexSensor_1__SHIFT, 4
.set FlexSensor_1__SLW, CYREG_PRT0_SLW

/* FlexSensor_2 */
.set FlexSensor_2__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set FlexSensor_2__0__MASK, 0x08
.set FlexSensor_2__0__PC, CYREG_PRT0_PC3
.set FlexSensor_2__0__PORT, 0
.set FlexSensor_2__0__SHIFT, 3
.set FlexSensor_2__AG, CYREG_PRT0_AG
.set FlexSensor_2__AMUX, CYREG_PRT0_AMUX
.set FlexSensor_2__BIE, CYREG_PRT0_BIE
.set FlexSensor_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set FlexSensor_2__BYP, CYREG_PRT0_BYP
.set FlexSensor_2__CTL, CYREG_PRT0_CTL
.set FlexSensor_2__DM0, CYREG_PRT0_DM0
.set FlexSensor_2__DM1, CYREG_PRT0_DM1
.set FlexSensor_2__DM2, CYREG_PRT0_DM2
.set FlexSensor_2__DR, CYREG_PRT0_DR
.set FlexSensor_2__INP_DIS, CYREG_PRT0_INP_DIS
.set FlexSensor_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set FlexSensor_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set FlexSensor_2__LCD_EN, CYREG_PRT0_LCD_EN
.set FlexSensor_2__MASK, 0x08
.set FlexSensor_2__PORT, 0
.set FlexSensor_2__PRT, CYREG_PRT0_PRT
.set FlexSensor_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set FlexSensor_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set FlexSensor_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set FlexSensor_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set FlexSensor_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set FlexSensor_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set FlexSensor_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set FlexSensor_2__PS, CYREG_PRT0_PS
.set FlexSensor_2__SHIFT, 3
.set FlexSensor_2__SLW, CYREG_PRT0_SLW

/* I2C_MASTER_L_I2C_FF */
.set I2C_MASTER_L_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_MASTER_L_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_MASTER_L_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_MASTER_L_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_MASTER_L_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_MASTER_L_I2C_FF__D, CYREG_I2C_D
.set I2C_MASTER_L_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_MASTER_L_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_MASTER_L_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_MASTER_L_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_MASTER_L_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_MASTER_L_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_MASTER_L_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_MASTER_L_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_MASTER_L_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_MASTER_L_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_MASTER_L_I2C_IRQ */
.set I2C_MASTER_L_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_MASTER_L_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_MASTER_L_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_MASTER_L_I2C_IRQ__INTC_NUMBER, 15
.set I2C_MASTER_L_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_MASTER_L_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_MASTER_L_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_MASTER_L_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* get_adcs_isr */
.set get_adcs_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set get_adcs_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set get_adcs_isr__INTC_MASK, 0x02
.set get_adcs_isr__INTC_NUMBER, 1
.set get_adcs_isr__INTC_PRIOR_NUM, 7
.set get_adcs_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set get_adcs_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set get_adcs_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Get_ADCs_Timer_TimerUDB */
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Get_ADCs_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB01_ST
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Get_ADCs_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B0_UDB04_A0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B0_UDB04_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B0_UDB04_D0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B0_UDB04_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B0_UDB04_F0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B0_UDB04_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B0_UDB05_A0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B0_UDB05_A1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B0_UDB05_D0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B0_UDB05_D1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B0_UDB05_F0
.set Get_ADCs_Timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B0_UDB05_F1

/* audiotimer_isr */
.set audiotimer_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set audiotimer_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set audiotimer_isr__INTC_MASK, 0x20000
.set audiotimer_isr__INTC_NUMBER, 17
.set audiotimer_isr__INTC_PRIOR_NUM, 0
.set audiotimer_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set audiotimer_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set audiotimer_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_FlexSensor_L_ADC_SAR */
.set ADC_FlexSensor_L_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_FlexSensor_L_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_FlexSensor_L_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_FlexSensor_L_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_FlexSensor_L_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_FlexSensor_L_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_FlexSensor_L_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_FlexSensor_L_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_FlexSensor_L_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_FlexSensor_L_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_FlexSensor_L_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_FlexSensor_L_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_FlexSensor_L_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_FlexSensor_L_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_FlexSensor_L_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_FlexSensor_L_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_FlexSensor_L_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_FlexSensor_L_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_FlexSensor_L_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_FlexSensor_L_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_FlexSensor_L_Bypass */
.set ADC_FlexSensor_L_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_FlexSensor_L_Bypass__0__MASK, 0x04
.set ADC_FlexSensor_L_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_FlexSensor_L_Bypass__0__PORT, 0
.set ADC_FlexSensor_L_Bypass__0__SHIFT, 2
.set ADC_FlexSensor_L_Bypass__AG, CYREG_PRT0_AG
.set ADC_FlexSensor_L_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_FlexSensor_L_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_FlexSensor_L_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_FlexSensor_L_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_FlexSensor_L_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_FlexSensor_L_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_FlexSensor_L_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_FlexSensor_L_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_FlexSensor_L_Bypass__DR, CYREG_PRT0_DR
.set ADC_FlexSensor_L_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_FlexSensor_L_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_FlexSensor_L_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_FlexSensor_L_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_FlexSensor_L_Bypass__MASK, 0x04
.set ADC_FlexSensor_L_Bypass__PORT, 0
.set ADC_FlexSensor_L_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_FlexSensor_L_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_FlexSensor_L_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_FlexSensor_L_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_FlexSensor_L_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_FlexSensor_L_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_FlexSensor_L_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_FlexSensor_L_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_FlexSensor_L_Bypass__PS, CYREG_PRT0_PS
.set ADC_FlexSensor_L_Bypass__SHIFT, 2
.set ADC_FlexSensor_L_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_FlexSensor_L_IRQ */
.set ADC_FlexSensor_L_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_FlexSensor_L_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_FlexSensor_L_IRQ__INTC_MASK, 0x01
.set ADC_FlexSensor_L_IRQ__INTC_NUMBER, 0
.set ADC_FlexSensor_L_IRQ__INTC_PRIOR_NUM, 7
.set ADC_FlexSensor_L_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_FlexSensor_L_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_FlexSensor_L_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_FlexSensor_L_theACLK */
.set ADC_FlexSensor_L_theACLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ADC_FlexSensor_L_theACLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ADC_FlexSensor_L_theACLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ADC_FlexSensor_L_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_FlexSensor_L_theACLK__INDEX, 0x02
.set ADC_FlexSensor_L_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_FlexSensor_L_theACLK__PM_ACT_MSK, 0x04
.set ADC_FlexSensor_L_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_FlexSensor_L_theACLK__PM_STBY_MSK, 0x04

/* ADC_FlexSensor_R_DEC */
.set ADC_FlexSensor_R_DEC__COHER, CYREG_DEC_COHER
.set ADC_FlexSensor_R_DEC__CR, CYREG_DEC_CR
.set ADC_FlexSensor_R_DEC__DR1, CYREG_DEC_DR1
.set ADC_FlexSensor_R_DEC__DR2, CYREG_DEC_DR2
.set ADC_FlexSensor_R_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_FlexSensor_R_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_FlexSensor_R_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_FlexSensor_R_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_FlexSensor_R_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_FlexSensor_R_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_FlexSensor_R_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_FlexSensor_R_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_FlexSensor_R_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_FlexSensor_R_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_FlexSensor_R_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_FlexSensor_R_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_FlexSensor_R_DEC__PM_ACT_MSK, 0x01
.set ADC_FlexSensor_R_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_FlexSensor_R_DEC__PM_STBY_MSK, 0x01
.set ADC_FlexSensor_R_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_FlexSensor_R_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_FlexSensor_R_DEC__SR, CYREG_DEC_SR
.set ADC_FlexSensor_R_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_FlexSensor_R_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_FlexSensor_R_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_FlexSensor_R_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_FlexSensor_R_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_FlexSensor_R_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_FlexSensor_R_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_FlexSensor_R_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_FlexSensor_R_DSM */
.set ADC_FlexSensor_R_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_FlexSensor_R_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_FlexSensor_R_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_FlexSensor_R_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_FlexSensor_R_DSM__CLK, CYREG_DSM0_CLK
.set ADC_FlexSensor_R_DSM__CR0, CYREG_DSM0_CR0
.set ADC_FlexSensor_R_DSM__CR1, CYREG_DSM0_CR1
.set ADC_FlexSensor_R_DSM__CR10, CYREG_DSM0_CR10
.set ADC_FlexSensor_R_DSM__CR11, CYREG_DSM0_CR11
.set ADC_FlexSensor_R_DSM__CR12, CYREG_DSM0_CR12
.set ADC_FlexSensor_R_DSM__CR13, CYREG_DSM0_CR13
.set ADC_FlexSensor_R_DSM__CR14, CYREG_DSM0_CR14
.set ADC_FlexSensor_R_DSM__CR15, CYREG_DSM0_CR15
.set ADC_FlexSensor_R_DSM__CR16, CYREG_DSM0_CR16
.set ADC_FlexSensor_R_DSM__CR17, CYREG_DSM0_CR17
.set ADC_FlexSensor_R_DSM__CR2, CYREG_DSM0_CR2
.set ADC_FlexSensor_R_DSM__CR3, CYREG_DSM0_CR3
.set ADC_FlexSensor_R_DSM__CR4, CYREG_DSM0_CR4
.set ADC_FlexSensor_R_DSM__CR5, CYREG_DSM0_CR5
.set ADC_FlexSensor_R_DSM__CR6, CYREG_DSM0_CR6
.set ADC_FlexSensor_R_DSM__CR7, CYREG_DSM0_CR7
.set ADC_FlexSensor_R_DSM__CR8, CYREG_DSM0_CR8
.set ADC_FlexSensor_R_DSM__CR9, CYREG_DSM0_CR9
.set ADC_FlexSensor_R_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_FlexSensor_R_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_FlexSensor_R_DSM__MISC, CYREG_DSM0_MISC
.set ADC_FlexSensor_R_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_FlexSensor_R_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_FlexSensor_R_DSM__REF0, CYREG_DSM0_REF0
.set ADC_FlexSensor_R_DSM__REF1, CYREG_DSM0_REF1
.set ADC_FlexSensor_R_DSM__REF2, CYREG_DSM0_REF2
.set ADC_FlexSensor_R_DSM__REF3, CYREG_DSM0_REF3
.set ADC_FlexSensor_R_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_FlexSensor_R_DSM__SW0, CYREG_DSM0_SW0
.set ADC_FlexSensor_R_DSM__SW2, CYREG_DSM0_SW2
.set ADC_FlexSensor_R_DSM__SW3, CYREG_DSM0_SW3
.set ADC_FlexSensor_R_DSM__SW4, CYREG_DSM0_SW4
.set ADC_FlexSensor_R_DSM__SW6, CYREG_DSM0_SW6
.set ADC_FlexSensor_R_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_FlexSensor_R_DSM__TST0, CYREG_DSM0_TST0
.set ADC_FlexSensor_R_DSM__TST1, CYREG_DSM0_TST1

/* ADC_FlexSensor_R_Ext_CP_Clk */
.set ADC_FlexSensor_R_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_FlexSensor_R_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_FlexSensor_R_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_FlexSensor_R_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_FlexSensor_R_Ext_CP_Clk__INDEX, 0x00
.set ADC_FlexSensor_R_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_FlexSensor_R_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_FlexSensor_R_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_FlexSensor_R_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_FlexSensor_R_IRQ */
.set ADC_FlexSensor_R_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_FlexSensor_R_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_FlexSensor_R_IRQ__INTC_MASK, 0x20000000
.set ADC_FlexSensor_R_IRQ__INTC_NUMBER, 29
.set ADC_FlexSensor_R_IRQ__INTC_PRIOR_NUM, 7
.set ADC_FlexSensor_R_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_FlexSensor_R_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_FlexSensor_R_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_FlexSensor_R_theACLK */
.set ADC_FlexSensor_R_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_FlexSensor_R_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_FlexSensor_R_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_FlexSensor_R_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_FlexSensor_R_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_FlexSensor_R_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_FlexSensor_R_theACLK__INDEX, 0x00
.set ADC_FlexSensor_R_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_FlexSensor_R_theACLK__PM_ACT_MSK, 0x01
.set ADC_FlexSensor_R_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_FlexSensor_R_theACLK__PM_STBY_MSK, 0x01

/* AudioTimer_TimerHW */
.set AudioTimer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set AudioTimer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set AudioTimer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set AudioTimer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set AudioTimer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set AudioTimer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set AudioTimer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set AudioTimer_TimerHW__PER0, CYREG_TMR0_PER0
.set AudioTimer_TimerHW__PER1, CYREG_TMR0_PER1
.set AudioTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set AudioTimer_TimerHW__PM_ACT_MSK, 0x01
.set AudioTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set AudioTimer_TimerHW__PM_STBY_MSK, 0x01
.set AudioTimer_TimerHW__RT0, CYREG_TMR0_RT0
.set AudioTimer_TimerHW__RT1, CYREG_TMR0_RT1
.set AudioTimer_TimerHW__SR0, CYREG_TMR0_SR0

/* timestamp_timer_isr */
.set timestamp_timer_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set timestamp_timer_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set timestamp_timer_isr__INTC_MASK, 0x04
.set timestamp_timer_isr__INTC_NUMBER, 2
.set timestamp_timer_isr__INTC_PRIOR_NUM, 1
.set timestamp_timer_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set timestamp_timer_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set timestamp_timer_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TimeStamp_Timer_TimerUDB */
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TimeStamp_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TimeStamp_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set TimeStamp_Timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
