read -sv run_verilog_mid/adder_32b_31_32_37191109e12f9beddaaae9733d2c21dc.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_31_32_37191109e12f9beddaaae9733d2c21dc_yosys.v
