#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct 31 04:24:12 2016
# Process ID: 2560
# Current directory: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12464 C:\Users\dilsizk\Desktop\ece491\ece491labs\Lab05\project_1\project_1.xpr
# Log file: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port reset on this module [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:45]
WARNING: [VRFC 10-1037] module mx_rcvr does not have a parameter named N [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:45]
ERROR: [VRFC 10-426] cannot find port reset on this module [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port reset on this module [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:45]
ERROR: [VRFC 10-426] cannot find port reset on this module [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=16000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=1000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=16000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=2000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=16000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=1000,BIT_RATE=50000...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xsim.dir/mx_rcvr_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 31 04:27:00 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mx_rcvr_testbench_behav -key {Behavioral:sim_1:Functional:mx_rcvr_testbench} -tclbatch {mx_rcvr_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mx_rcvr_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mx_rcvr_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 867.297 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
run 10000 us
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
START: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after at time 1040215.
FAIL(cardet, pre-SFD) Failed test 6 at time 1380235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 7 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 8 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 10 at time 1700235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 12 at time 1860235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 14 at time 2020235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 16 at time 2180235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 18 at time 2340235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 20 at time 2500235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 22 at time 2660235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 24 at time 2820235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 26 at time 2980235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 28 at time 3140235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 30 at time 3300235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 32 at time 3460235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 34 at time 3620235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 36 at time 3780235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 38 at time 3940235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 40 at time 4100235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 42 at time 4260235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 44 at time 4420235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 46 at time 4580235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 48 at time 4740235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 50 at time 4900235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 52 at time 5060235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 54 at time 5220235.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after. (26/51 falures)
START: Requirement test 10d - erroneous full low bit within frame at time 5640235.
FAIL(cardet, pre-SFD) Failed test 57 at time 5980255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 58 at time 6140255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 59 at time 6140255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 61 at time 6300255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 63 at time 6460255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 65 at time 6620255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 67 at time 6780255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 69 at time 6940255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 71 at time 7100255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 73 at time 7260255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 75 at time 7420255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 77 at time 7580255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 79 at time 7740255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 81 at time 7900255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 83 at time 8060255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-low) Failed test 86 at time 8100255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 88 at time 8220255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 90 at time 8380255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 92 at time 8380255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 94 at time 8540255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 96 at time 8540255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 98 at time 8700255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 100 at time 8700255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 102 at time 8860255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 104 at time 8860255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 106 at time 9020255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 108 at time 9020255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 110 at time 9180255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 112 at time 9180255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 114 at time 9340255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 116 at time 9340255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 118 at time 9500255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 120 at time 9500255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 122 at time 9660255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 124 at time 9660255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 126 at time 9820255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 128 at time 9820255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 130 at time 9980255.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10d - erroneous full low bit within frame. (38/75 falures)
run 10000 us
START: Requirement test 10e - erroneous byte ends early at time 10240255.
FAIL(cardet, pre-SFD) Failed test 132 at time 10580275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 133 at time 10740275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 134 at time 10740275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 136 at time 10900275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 138 at time 11060275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 140 at time 11220275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 142 at time 11380275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 144 at time 11540275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 146 at time 11700275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 148 at time 11860275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 150 at time 12020275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 152 at time 12180275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 154 at time 12340275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 156 at time 12500275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 158 at time 12660275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 160 at time 12820275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 162 at time 12980275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 164 at time 13140275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 166 at time 13300275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 168 at time 13460275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 170 at time 13620275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 172 at time 13780275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 174 at time 13940275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 176 at time 14100275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 178 at time 14260275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 180 at time 14420275.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-early end) Failed test 183 at time 14560275.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10e - erroneous byte ends early. (27/53 falures)

Tesbench Complete.
ATTENTION: 94 Error(s) in 184 tests
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
START: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after at time 1040215.
FAIL(cardet, pre-SFD) Failed test 6 at time 1380235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 7 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 8 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 10 at time 1700235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 12 at time 1860235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 14 at time 2020235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 16 at time 2180235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 18 at time 2340235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 20 at time 2500235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 22 at time 2660235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 24 at time 2820235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 26 at time 2980235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 28 at time 3140235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 30 at time 3300235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 32 at time 3460235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 34 at time 3620235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 36 at time 3780235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 38 at time 3940235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 40 at time 4100235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 42 at time 4260235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 44 at time 4420235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 46 at time 4580235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 48 at time 4740235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 50 at time 4900235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 52 at time 5060235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 54 at time 5220235.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after. (26/51 falures)
START: Requirement test 10d - erroneous full low bit within frame at time 5640235.
FAIL(cardet, pre-SFD) Failed test 57 at time 5980255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 58 at time 6140255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 59 at time 6140255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 61 at time 6300255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 63 at time 6460255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 65 at time 6620255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 67 at time 6780255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 69 at time 6940255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 71 at time 7100255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 73 at time 7260255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 75 at time 7420255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 77 at time 7580255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 79 at time 7740255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 81 at time 7900255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 83 at time 8060255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-low) Failed test 86 at time 8100255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 88 at time 8220255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 90 at time 8380255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 92 at time 8380255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 94 at time 8540255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 96 at time 8540255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 98 at time 8700255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 100 at time 8700255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 102 at time 8860255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 104 at time 8860255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 106 at time 9020255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 108 at time 9020255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 110 at time 9180255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 112 at time 9180255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 114 at time 9340255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 116 at time 9340255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 118 at time 9500255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 120 at time 9500255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 122 at time 9660255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 124 at time 9660255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 126 at time 9820255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 128 at time 9820255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 130 at time 9980255.
  Expected value 0x1, Inspected Value 0x0
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=4000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=32000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=4000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=32000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=2000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=4000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=32000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=2000,BIT_RATE=50000...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 880.645 ; gain = 0.000
run 10000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
START: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after at time 1040215.
FAIL(cardet, pre-SFD) Failed test 6 at time 1380235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 7 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 8 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 10 at time 1700235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 12 at time 1860235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 14 at time 2020235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 16 at time 2180235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 18 at time 2340235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 20 at time 2500235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 22 at time 2660235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 24 at time 2820235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 26 at time 2980235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 28 at time 3140235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 30 at time 3300235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 32 at time 3460235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 34 at time 3620235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 36 at time 3780235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 38 at time 3940235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 40 at time 4100235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 42 at time 4260235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 44 at time 4420235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 46 at time 4580235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 48 at time 4740235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 50 at time 4900235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 52 at time 5060235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 54 at time 5220235.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after. (26/51 falures)
START: Requirement test 10d - erroneous full low bit within frame at time 5640235.
FAIL(cardet, pre-SFD) Failed test 57 at time 5980255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 58 at time 6140255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 59 at time 6140255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 61 at time 6300255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 63 at time 6460255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 65 at time 6620255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 67 at time 6780255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 69 at time 6940255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 71 at time 7100255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 73 at time 7260255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 75 at time 7420255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 77 at time 7580255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 79 at time 7740255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 81 at time 7900255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 83 at time 8060255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-low) Failed test 86 at time 8100255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 88 at time 8220255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 90 at time 8380255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 92 at time 8380255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 94 at time 8540255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 96 at time 8540255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 98 at time 8700255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 100 at time 8700255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 102 at time 8860255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 104 at time 8860255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 106 at time 9020255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 108 at time 9020255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 110 at time 9180255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 112 at time 9180255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 114 at time 9340255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 116 at time 9340255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 118 at time 9500255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 120 at time 9500255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 122 at time 9660255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 124 at time 9660255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 126 at time 9820255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, pre-byte) Failed test 128 at time 9820255.
  Expected value 0x1, Inspected Value 0x0
FAIL(error, post-byte) Failed test 130 at time 9980255.
  Expected value 0x1, Inspected Value 0x0
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=4000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=8000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=64000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=4000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=8000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=64000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=4000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=8000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=64000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=4000,BIT_RATE=50000...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=8000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=16000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=128000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=8000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=16000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=128000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=8000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=16000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=128000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=8000,BIT_RATE=50000...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=16000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=32000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=256000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=16000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=32000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=256000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=16000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=32000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=256000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=16000,BIT_RATE=5000...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 880.645 ; gain = 0.000
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=32000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=64000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=512000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=32000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=64000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=512000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=32000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=64000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=512000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=32000,BIT_RATE=5000...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=32000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=64000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=512000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=32000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=64000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=512000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=32000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=64000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=512000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=32000,BIT_RATE=5000...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=1562500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=3125000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=1562500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=3125000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=25000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=1562500)
Compiling module xil_defaultlib.clkenb(DIVFREQ=3125000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=25000000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=1562500,BIT_RATE=50...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=156250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=312500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=156250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=312500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=2500000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=156250)
Compiling module xil_defaultlib.clkenb(DIVFREQ=312500)
Compiling module xil_defaultlib.clkenb(DIVFREQ=2500000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=156250,BIT_RATE=500...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
run 1000 us
START: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after at time 1040215.
FAIL(cardet, pre-SFD) Failed test 6 at time 1380235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 7 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 8 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 10 at time 1700235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 12 at time 1860235.
  Expected value 0x1, Inspected Value 0x0
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
ERROR: [VRFC 10-1412] syntax error near DUV [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:46]
ERROR: [VRFC 10-1040] module mx_rcvr_testbench ignored due to previous errors [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=39062) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=78124) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=624992) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=39062) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=78124) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=624992) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=39062)
Compiling module xil_defaultlib.clkenb(DIVFREQ=78124)
Compiling module xil_defaultlib.clkenb(DIVFREQ=624992)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=39062,BIT_RATE=5000...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=49804.6875) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=99609.375) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=796875.0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=49804.6875) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=99609.375) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=796875.0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=49804.6875)
Compiling module xil_defaultlib.clkenb(DIVFREQ=99609.375)
Compiling module xil_defaultlib.clkenb(DIVFREQ=796875.0)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=49804.6875,BIT_RATE...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
run 1000 us
START: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after at time 1040215.
FAIL(cardet, pre-SFD) Failed test 6 at time 1380235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 7 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 8 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 10 at time 1700235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 12 at time 1860235.
  Expected value 0x1, Inspected Value 0x0
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:45]
ERROR: [VRFC 10-1040] module mx_rcvr_testbench ignored due to previous errors [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
ERROR: [VRFC 10-1412] syntax error near ) [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:45]
ERROR: [VRFC 10-1040] module mx_rcvr_testbench ignored due to previous errors [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:60]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:39]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=800000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" Line 20. Module clkenb(DIVFREQ=800000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b10101010,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b01011,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" Line 23. Module correlator(LEN=8,PATTERN=8'b11110000,HTHRESH=7,LTHRESH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b0101...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr(BAUD=50000,BIT_RATE=5000...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
run 1000 us
START: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after at time 1040215.
FAIL(cardet, pre-SFD) Failed test 6 at time 1380235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 7 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 8 at time 1540235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 10 at time 1700235.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 12 at time 1860235.
  Expected value 0x1, Inspected Value 0x0
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-SFD) Failed test 1 at time 480115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-SFD) Failed test 2 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 3 at time 640115.
  Expected value 0x1, Inspected Value 0x0
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (3/5 falures)
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 04:56:59 2016...
