Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Nov  7 20:56:37 2024
| Host         : eecs-digital-26 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 crw/aia/next_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/aia/next_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.021ns (26.308%)  route 2.860ns (73.692%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 2.862 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.535ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=259, estimated)      1.541    -2.535    crw/aia/clk_camera
    SLICE_X10Y78         FDRE                                         r  crw/aia/next_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.478    -2.057 r  crw/aia/next_addr_reg[2]/Q
                         net (fo=6, estimated)        1.021    -1.036    crw/aia/Q[1]
    SLICE_X10Y78         LUT6 (Prop_lut6_I1_O)        0.295    -0.741 f  crw/aia/next_addr[8]_i_4/O
                         net (fo=4, estimated)        0.589    -0.152    crw/aia/next_addr[8]_i_4_n_0
    SLICE_X11Y77         LUT3 (Prop_lut3_I2_O)        0.124    -0.028 r  crw/aia/next_addr[8]_i_3/O
                         net (fo=2, estimated)        0.683     0.655    crw/aia/next_addr[8]_i_3_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I1_O)        0.124     0.779 r  crw/aia/next_addr[8]_i_1/O
                         net (fo=8, estimated)        0.567     1.346    crw/aia/next_addr[7]
    SLICE_X10Y77         FDRE                                         r  crw/aia/next_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=259, estimated)      1.423     2.862    crw/aia/clk_camera
    SLICE_X10Y77         FDRE                                         r  crw/aia/next_addr_reg[5]/C
                         clock pessimism             -0.421     2.440    
                         clock uncertainty           -0.067     2.374    
    SLICE_X10Y77         FDRE (Setup_fdre_C_R)       -0.524     1.850    crw/aia/next_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          1.850    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                  0.503    




