// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _nnet_HH_
#define _nnet_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pool_layer1.h"
#include "conv_layer2.h"
#include "conv_layer1.h"
#include "pool_layer2.h"
#include "flatten.h"
#include "nnet_mul_mul_24s_7jG.h"
#include "nnet_mul_mul_24s_8jQ.h"
#include "nnet_fc_layer1_we4jc.h"
#include "nnet_fc_layer2_we5jm.h"
#include "nnet_fc_layer3_we6jw.h"

namespace ap_rtl {

struct nnet : public sc_module {
    // Port declarations 54
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > conv_layer1_out_V_address0;
    sc_out< sc_logic > conv_layer1_out_V_ce0;
    sc_out< sc_logic > conv_layer1_out_V_we0;
    sc_out< sc_lv<24> > conv_layer1_out_V_d0;
    sc_in< sc_lv<24> > conv_layer1_out_V_q0;
    sc_out< sc_lv<13> > conv_layer1_out_V_address1;
    sc_out< sc_logic > conv_layer1_out_V_ce1;
    sc_in< sc_lv<24> > conv_layer1_out_V_q1;
    sc_out< sc_lv<12> > conv_layer2_out_V_address0;
    sc_out< sc_logic > conv_layer2_out_V_ce0;
    sc_out< sc_logic > conv_layer2_out_V_we0;
    sc_out< sc_lv<24> > conv_layer2_out_V_d0;
    sc_in< sc_lv<24> > conv_layer2_out_V_q0;
    sc_out< sc_lv<12> > conv_layer2_out_V_address1;
    sc_out< sc_logic > conv_layer2_out_V_ce1;
    sc_in< sc_lv<24> > conv_layer2_out_V_q1;
    sc_out< sc_lv<11> > pool_layer1_out_V_address0;
    sc_out< sc_logic > pool_layer1_out_V_ce0;
    sc_out< sc_logic > pool_layer1_out_V_we0;
    sc_out< sc_lv<24> > pool_layer1_out_V_d0;
    sc_in< sc_lv<24> > pool_layer1_out_V_q0;
    sc_out< sc_lv<11> > pool_layer1_out_V_address1;
    sc_out< sc_logic > pool_layer1_out_V_ce1;
    sc_in< sc_lv<24> > pool_layer1_out_V_q1;
    sc_out< sc_lv<10> > pool_layer2_out_V_address0;
    sc_out< sc_logic > pool_layer2_out_V_ce0;
    sc_out< sc_logic > pool_layer2_out_V_we0;
    sc_out< sc_lv<24> > pool_layer2_out_V_d0;
    sc_in< sc_lv<24> > pool_layer2_out_V_q0;
    sc_out< sc_lv<10> > flatten_out_V_address0;
    sc_out< sc_logic > flatten_out_V_ce0;
    sc_out< sc_logic > flatten_out_V_we0;
    sc_out< sc_lv<24> > flatten_out_V_d0;
    sc_in< sc_lv<24> > flatten_out_V_q0;
    sc_out< sc_lv<7> > fc_layer1_out_V_address0;
    sc_out< sc_logic > fc_layer1_out_V_ce0;
    sc_out< sc_logic > fc_layer1_out_V_we0;
    sc_out< sc_lv<24> > fc_layer1_out_V_d0;
    sc_in< sc_lv<24> > fc_layer1_out_V_q0;
    sc_out< sc_lv<7> > fc_layer2_out_V_address0;
    sc_out< sc_logic > fc_layer2_out_V_ce0;
    sc_out< sc_logic > fc_layer2_out_V_we0;
    sc_out< sc_lv<24> > fc_layer2_out_V_d0;
    sc_in< sc_lv<24> > fc_layer2_out_V_q0;
    sc_out< sc_lv<4> > fc_layer3_out_V_address0;
    sc_out< sc_logic > fc_layer3_out_V_ce0;
    sc_out< sc_logic > fc_layer3_out_V_we0;
    sc_out< sc_lv<24> > fc_layer3_out_V_d0;
    sc_signal< sc_lv<24> > ap_var_for_const0;


    // Module declarations
    nnet(sc_module_name name);
    SC_HAS_PROCESS(nnet);

    ~nnet();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    nnet_fc_layer1_we4jc* fc_layer1_weights_V_U;
    nnet_fc_layer2_we5jm* fc_layer2_weights_V_U;
    nnet_fc_layer3_we6jw* fc_layer3_weights_V_U;
    pool_layer1* grp_pool_layer1_fu_423;
    conv_layer2* grp_conv_layer2_fu_431;
    conv_layer1* grp_conv_layer1_fu_505;
    pool_layer2* grp_pool_layer2_fu_547;
    flatten* grp_flatten_fu_555;
    nnet_mul_mul_24s_7jG<1,1,24,18,41>* nnet_mul_mul_24s_7jG_U119;
    nnet_mul_mul_24s_8jQ<1,1,24,19,42>* nnet_mul_mul_24s_8jQ_U120;
    sc_signal< sc_lv<28> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<17> > fc_layer1_weights_V_address0;
    sc_signal< sc_logic > fc_layer1_weights_V_ce0;
    sc_signal< sc_lv<18> > fc_layer1_weights_V_q0;
    sc_signal< sc_lv<14> > fc_layer2_weights_V_address0;
    sc_signal< sc_logic > fc_layer2_weights_V_ce0;
    sc_signal< sc_lv<19> > fc_layer2_weights_V_q0;
    sc_signal< sc_lv<10> > fc_layer3_weights_V_address0;
    sc_signal< sc_logic > fc_layer3_weights_V_ce0;
    sc_signal< sc_lv<20> > fc_layer3_weights_V_q0;
    sc_signal< sc_lv<7> > i_fu_569_p2;
    sc_signal< sc_lv<7> > i_reg_962;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<18> > tmp_i_cast_fu_580_p1;
    sc_signal< sc_lv<18> > tmp_i_cast_reg_967;
    sc_signal< sc_lv<1> > exitcond7_i_fu_563_p2;
    sc_signal< sc_lv<7> > fc_layer1_out_V_addr_reg_972;
    sc_signal< sc_lv<10> > j_fu_590_p2;
    sc_signal< sc_lv<10> > j_reg_980;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > exitcond_i_fu_584_p2;
    sc_signal< sc_lv<18> > fc_layer1_weights_V_1_reg_995;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<24> > flatten_out_V_load_reg_1000;
    sc_signal< sc_lv<41> > p_Val2_1_fu_947_p2;
    sc_signal< sc_lv<41> > p_Val2_1_reg_1005;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<7> > i_3_fu_703_p2;
    sc_signal< sc_lv<7> > i_3_reg_1018;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<14> > tmp_i9_cast_fu_714_p1;
    sc_signal< sc_lv<14> > tmp_i9_cast_reg_1023;
    sc_signal< sc_lv<1> > exitcond6_i_fu_697_p2;
    sc_signal< sc_lv<7> > fc_layer2_out_V_addr_reg_1028;
    sc_signal< sc_lv<7> > j_1_fu_724_p2;
    sc_signal< sc_lv<7> > j_1_reg_1036;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<14> > next_mul_fu_735_p2;
    sc_signal< sc_lv<14> > next_mul_reg_1041;
    sc_signal< sc_lv<1> > exitcond_i1_fu_718_p2;
    sc_signal< sc_lv<19> > fc_layer2_weights_V_1_reg_1056;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<24> > fc_layer1_out_V_load_reg_1061;
    sc_signal< sc_lv<42> > p_Val2_4_fu_953_p2;
    sc_signal< sc_lv<42> > p_Val2_4_reg_1066;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<4> > i_4_fu_813_p2;
    sc_signal< sc_lv<4> > i_4_reg_1079;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<11> > tmp_i1_cast_fu_824_p1;
    sc_signal< sc_lv<11> > tmp_i1_cast_reg_1084;
    sc_signal< sc_lv<1> > exitcond5_i_fu_807_p2;
    sc_signal< sc_lv<4> > fc_layer3_out_V_addr_reg_1089;
    sc_signal< sc_lv<7> > j_2_fu_834_p2;
    sc_signal< sc_lv<7> > j_2_reg_1097;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<1> > exitcond_i2_fu_828_p2;
    sc_signal< sc_lv<20> > fc_layer3_weights_V_1_reg_1112;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<24> > fc_layer2_out_V_load_reg_1117;
    sc_signal< sc_lv<43> > p_Val2_7_fu_891_p2;
    sc_signal< sc_lv<43> > p_Val2_7_reg_1122;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > grp_pool_layer1_fu_423_ap_start;
    sc_signal< sc_logic > grp_pool_layer1_fu_423_ap_done;
    sc_signal< sc_logic > grp_pool_layer1_fu_423_ap_idle;
    sc_signal< sc_logic > grp_pool_layer1_fu_423_ap_ready;
    sc_signal< sc_lv<11> > grp_pool_layer1_fu_423_output_V_address0;
    sc_signal< sc_logic > grp_pool_layer1_fu_423_output_V_ce0;
    sc_signal< sc_logic > grp_pool_layer1_fu_423_output_V_we0;
    sc_signal< sc_lv<24> > grp_pool_layer1_fu_423_output_V_d0;
    sc_signal< sc_lv<13> > grp_pool_layer1_fu_423_image_V_address0;
    sc_signal< sc_logic > grp_pool_layer1_fu_423_image_V_ce0;
    sc_signal< sc_lv<13> > grp_pool_layer1_fu_423_image_V_address1;
    sc_signal< sc_logic > grp_pool_layer1_fu_423_image_V_ce1;
    sc_signal< sc_logic > grp_conv_layer2_fu_431_ap_start;
    sc_signal< sc_logic > grp_conv_layer2_fu_431_ap_done;
    sc_signal< sc_logic > grp_conv_layer2_fu_431_ap_idle;
    sc_signal< sc_logic > grp_conv_layer2_fu_431_ap_ready;
    sc_signal< sc_lv<12> > grp_conv_layer2_fu_431_output_V_address0;
    sc_signal< sc_logic > grp_conv_layer2_fu_431_output_V_ce0;
    sc_signal< sc_logic > grp_conv_layer2_fu_431_output_V_we0;
    sc_signal< sc_lv<24> > grp_conv_layer2_fu_431_output_V_d0;
    sc_signal< sc_lv<11> > grp_conv_layer2_fu_431_image_V_address0;
    sc_signal< sc_logic > grp_conv_layer2_fu_431_image_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_layer2_fu_431_image_V_address1;
    sc_signal< sc_logic > grp_conv_layer2_fu_431_image_V_ce1;
    sc_signal< sc_lv<13> > grp_conv_layer1_fu_505_output_V_address0;
    sc_signal< sc_logic > grp_conv_layer1_fu_505_output_V_ce0;
    sc_signal< sc_lv<24> > grp_conv_layer1_fu_505_output_V_d0;
    sc_signal< sc_logic > grp_conv_layer1_fu_505_output_V_we0;
    sc_signal< sc_lv<13> > grp_conv_layer1_fu_505_output_V_address1;
    sc_signal< sc_logic > grp_conv_layer1_fu_505_output_V_ce1;
    sc_signal< sc_lv<24> > grp_conv_layer1_fu_505_output_V_d1;
    sc_signal< sc_logic > grp_conv_layer1_fu_505_output_V_we1;
    sc_signal< sc_logic > grp_conv_layer1_fu_505_ap_done;
    sc_signal< sc_logic > grp_conv_layer1_fu_505_ap_start;
    sc_signal< sc_logic > grp_conv_layer1_fu_505_ap_ready;
    sc_signal< sc_logic > grp_conv_layer1_fu_505_ap_idle;
    sc_signal< sc_logic > grp_conv_layer1_fu_505_ap_continue;
    sc_signal< sc_logic > grp_pool_layer2_fu_547_ap_start;
    sc_signal< sc_logic > grp_pool_layer2_fu_547_ap_done;
    sc_signal< sc_logic > grp_pool_layer2_fu_547_ap_idle;
    sc_signal< sc_logic > grp_pool_layer2_fu_547_ap_ready;
    sc_signal< sc_lv<10> > grp_pool_layer2_fu_547_output_V_address0;
    sc_signal< sc_logic > grp_pool_layer2_fu_547_output_V_ce0;
    sc_signal< sc_logic > grp_pool_layer2_fu_547_output_V_we0;
    sc_signal< sc_lv<24> > grp_pool_layer2_fu_547_output_V_d0;
    sc_signal< sc_lv<12> > grp_pool_layer2_fu_547_image_V_address0;
    sc_signal< sc_logic > grp_pool_layer2_fu_547_image_V_ce0;
    sc_signal< sc_lv<12> > grp_pool_layer2_fu_547_image_V_address1;
    sc_signal< sc_logic > grp_pool_layer2_fu_547_image_V_ce1;
    sc_signal< sc_logic > grp_flatten_fu_555_ap_start;
    sc_signal< sc_logic > grp_flatten_fu_555_ap_done;
    sc_signal< sc_logic > grp_flatten_fu_555_ap_idle;
    sc_signal< sc_logic > grp_flatten_fu_555_ap_ready;
    sc_signal< sc_lv<10> > grp_flatten_fu_555_output_V_address0;
    sc_signal< sc_logic > grp_flatten_fu_555_output_V_ce0;
    sc_signal< sc_logic > grp_flatten_fu_555_output_V_we0;
    sc_signal< sc_lv<24> > grp_flatten_fu_555_output_V_d0;
    sc_signal< sc_lv<10> > grp_flatten_fu_555_input_V_address0;
    sc_signal< sc_logic > grp_flatten_fu_555_input_V_ce0;
    sc_signal< sc_lv<7> > i_i_reg_307;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<24> > p_Val2_s_reg_318;
    sc_signal< sc_lv<10> > j_i_reg_331;
    sc_signal< sc_lv<7> > i_i8_reg_342;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<24> > p_Val2_3_reg_353;
    sc_signal< sc_lv<7> > j_i1_reg_366;
    sc_signal< sc_lv<14> > phi_mul_reg_377;
    sc_signal< sc_lv<4> > i_i1_reg_388;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<24> > p_Val2_6_reg_399;
    sc_signal< sc_lv<7> > j_i2_reg_412;
    sc_signal< sc_logic > ap_reg_grp_pool_layer1_fu_423_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_reg_grp_conv_layer2_fu_431_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_reg_grp_conv_layer1_fu_505_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_sync_reg_grp_conv_layer1_fu_505_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_conv_layer1_fu_505_ap_ready;
    sc_signal< sc_logic > ap_reg_grp_pool_layer2_fu_547_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_reg_grp_flatten_fu_555_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<64> > tmp_i_fu_575_p1;
    sc_signal< sc_lv<64> > tmp_243_cast_fu_636_p1;
    sc_signal< sc_lv<64> > tmp_i_21_fu_596_p1;
    sc_signal< sc_lv<64> > tmp_i9_fu_709_p1;
    sc_signal< sc_lv<64> > tmp_245_cast_fu_746_p1;
    sc_signal< sc_lv<64> > tmp_i1_fu_730_p1;
    sc_signal< sc_lv<64> > tmp_i1_25_fu_819_p1;
    sc_signal< sc_lv<64> > tmp_249_cast_fu_880_p1;
    sc_signal< sc_lv<64> > tmp_i2_fu_840_p1;
    sc_signal< sc_lv<24> > agg_result_V_i_i_cas_fu_692_p1;
    sc_signal< sc_lv<24> > agg_result_V_i_i20_c_fu_802_p1;
    sc_signal< sc_lv<24> > agg_result_V_i_i33_c_fu_942_p1;
    sc_signal< sc_lv<17> > tmp_fu_601_p3;
    sc_signal< sc_lv<13> > tmp_s_fu_613_p3;
    sc_signal< sc_lv<18> > p_shl_cast_fu_609_p1;
    sc_signal< sc_lv<18> > p_shl1_cast_fu_621_p1;
    sc_signal< sc_lv<18> > tmp_226_fu_625_p2;
    sc_signal< sc_lv<18> > tmp_227_fu_631_p2;
    sc_signal< sc_lv<44> > tmp_22_i_cast_fu_655_p1;
    sc_signal< sc_lv<44> > tmp_21_i_fu_647_p3;
    sc_signal< sc_lv<44> > p_Val2_2_fu_658_p2;
    sc_signal< sc_lv<1> > tmp_i_i_fu_678_p2;
    sc_signal< sc_lv<23> > tmp_70_fu_674_p1;
    sc_signal< sc_lv<23> > agg_result_V_i_i_fu_684_p3;
    sc_signal< sc_lv<14> > tmp_228_fu_741_p2;
    sc_signal< sc_lv<44> > tmp_17_i_cast_fu_765_p1;
    sc_signal< sc_lv<44> > tmp_16_i_fu_757_p3;
    sc_signal< sc_lv<44> > p_Val2_5_fu_768_p2;
    sc_signal< sc_lv<1> > tmp_i_i1_fu_788_p2;
    sc_signal< sc_lv<23> > tmp_71_fu_784_p1;
    sc_signal< sc_lv<23> > agg_result_V_i_i1_fu_794_p3;
    sc_signal< sc_lv<10> > tmp_229_fu_845_p3;
    sc_signal< sc_lv<8> > tmp_230_fu_857_p3;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_865_p1;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_853_p1;
    sc_signal< sc_lv<11> > tmp_231_fu_869_p2;
    sc_signal< sc_lv<11> > tmp_232_fu_875_p2;
    sc_signal< sc_lv<24> > p_Val2_7_fu_891_p0;
    sc_signal< sc_lv<20> > p_Val2_7_fu_891_p1;
    sc_signal< sc_lv<44> > tmp_12_i_cast_fu_905_p1;
    sc_signal< sc_lv<44> > tmp_11_i_fu_897_p3;
    sc_signal< sc_lv<44> > p_Val2_8_fu_908_p2;
    sc_signal< sc_lv<1> > tmp_i_i2_fu_928_p2;
    sc_signal< sc_lv<23> > tmp_72_fu_924_p1;
    sc_signal< sc_lv<23> > agg_result_V_i_i2_fu_934_p3;
    sc_signal< sc_lv<28> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<28> ap_ST_fsm_state1;
    static const sc_lv<28> ap_ST_fsm_state2;
    static const sc_lv<28> ap_ST_fsm_state3;
    static const sc_lv<28> ap_ST_fsm_state4;
    static const sc_lv<28> ap_ST_fsm_state5;
    static const sc_lv<28> ap_ST_fsm_state6;
    static const sc_lv<28> ap_ST_fsm_state7;
    static const sc_lv<28> ap_ST_fsm_state8;
    static const sc_lv<28> ap_ST_fsm_state9;
    static const sc_lv<28> ap_ST_fsm_state10;
    static const sc_lv<28> ap_ST_fsm_state11;
    static const sc_lv<28> ap_ST_fsm_state12;
    static const sc_lv<28> ap_ST_fsm_state13;
    static const sc_lv<28> ap_ST_fsm_state14;
    static const sc_lv<28> ap_ST_fsm_state15;
    static const sc_lv<28> ap_ST_fsm_state16;
    static const sc_lv<28> ap_ST_fsm_state17;
    static const sc_lv<28> ap_ST_fsm_state18;
    static const sc_lv<28> ap_ST_fsm_state19;
    static const sc_lv<28> ap_ST_fsm_state20;
    static const sc_lv<28> ap_ST_fsm_state21;
    static const sc_lv<28> ap_ST_fsm_state22;
    static const sc_lv<28> ap_ST_fsm_state23;
    static const sc_lv<28> ap_ST_fsm_state24;
    static const sc_lv<28> ap_ST_fsm_state25;
    static const sc_lv<28> ap_ST_fsm_state26;
    static const sc_lv<28> ap_ST_fsm_state27;
    static const sc_lv<28> ap_ST_fsm_state28;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<10> ap_const_lv10_240;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<7> ap_const_lv7_54;
    static const sc_lv<14> ap_const_lv14_54;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_agg_result_V_i_i1_fu_794_p3();
    void thread_agg_result_V_i_i20_c_fu_802_p1();
    void thread_agg_result_V_i_i2_fu_934_p3();
    void thread_agg_result_V_i_i33_c_fu_942_p1();
    void thread_agg_result_V_i_i_cas_fu_692_p1();
    void thread_agg_result_V_i_i_fu_684_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_grp_conv_layer1_fu_505_ap_ready();
    void thread_conv_layer1_out_V_address0();
    void thread_conv_layer1_out_V_address1();
    void thread_conv_layer1_out_V_ce0();
    void thread_conv_layer1_out_V_ce1();
    void thread_conv_layer1_out_V_d0();
    void thread_conv_layer1_out_V_we0();
    void thread_conv_layer2_out_V_address0();
    void thread_conv_layer2_out_V_address1();
    void thread_conv_layer2_out_V_ce0();
    void thread_conv_layer2_out_V_ce1();
    void thread_conv_layer2_out_V_d0();
    void thread_conv_layer2_out_V_we0();
    void thread_exitcond5_i_fu_807_p2();
    void thread_exitcond6_i_fu_697_p2();
    void thread_exitcond7_i_fu_563_p2();
    void thread_exitcond_i1_fu_718_p2();
    void thread_exitcond_i2_fu_828_p2();
    void thread_exitcond_i_fu_584_p2();
    void thread_fc_layer1_out_V_address0();
    void thread_fc_layer1_out_V_ce0();
    void thread_fc_layer1_out_V_d0();
    void thread_fc_layer1_out_V_we0();
    void thread_fc_layer1_weights_V_address0();
    void thread_fc_layer1_weights_V_ce0();
    void thread_fc_layer2_out_V_address0();
    void thread_fc_layer2_out_V_ce0();
    void thread_fc_layer2_out_V_d0();
    void thread_fc_layer2_out_V_we0();
    void thread_fc_layer2_weights_V_address0();
    void thread_fc_layer2_weights_V_ce0();
    void thread_fc_layer3_out_V_address0();
    void thread_fc_layer3_out_V_ce0();
    void thread_fc_layer3_out_V_d0();
    void thread_fc_layer3_out_V_we0();
    void thread_fc_layer3_weights_V_address0();
    void thread_fc_layer3_weights_V_ce0();
    void thread_flatten_out_V_address0();
    void thread_flatten_out_V_ce0();
    void thread_flatten_out_V_d0();
    void thread_flatten_out_V_we0();
    void thread_grp_conv_layer1_fu_505_ap_continue();
    void thread_grp_conv_layer1_fu_505_ap_start();
    void thread_grp_conv_layer2_fu_431_ap_start();
    void thread_grp_flatten_fu_555_ap_start();
    void thread_grp_pool_layer1_fu_423_ap_start();
    void thread_grp_pool_layer2_fu_547_ap_start();
    void thread_i_3_fu_703_p2();
    void thread_i_4_fu_813_p2();
    void thread_i_fu_569_p2();
    void thread_j_1_fu_724_p2();
    void thread_j_2_fu_834_p2();
    void thread_j_fu_590_p2();
    void thread_next_mul_fu_735_p2();
    void thread_p_Val2_2_fu_658_p2();
    void thread_p_Val2_5_fu_768_p2();
    void thread_p_Val2_7_fu_891_p0();
    void thread_p_Val2_7_fu_891_p1();
    void thread_p_Val2_7_fu_891_p2();
    void thread_p_Val2_8_fu_908_p2();
    void thread_p_shl1_cast_fu_621_p1();
    void thread_p_shl2_cast_fu_853_p1();
    void thread_p_shl3_cast_fu_865_p1();
    void thread_p_shl_cast_fu_609_p1();
    void thread_pool_layer1_out_V_address0();
    void thread_pool_layer1_out_V_address1();
    void thread_pool_layer1_out_V_ce0();
    void thread_pool_layer1_out_V_ce1();
    void thread_pool_layer1_out_V_d0();
    void thread_pool_layer1_out_V_we0();
    void thread_pool_layer2_out_V_address0();
    void thread_pool_layer2_out_V_ce0();
    void thread_pool_layer2_out_V_d0();
    void thread_pool_layer2_out_V_we0();
    void thread_tmp_11_i_fu_897_p3();
    void thread_tmp_12_i_cast_fu_905_p1();
    void thread_tmp_16_i_fu_757_p3();
    void thread_tmp_17_i_cast_fu_765_p1();
    void thread_tmp_21_i_fu_647_p3();
    void thread_tmp_226_fu_625_p2();
    void thread_tmp_227_fu_631_p2();
    void thread_tmp_228_fu_741_p2();
    void thread_tmp_229_fu_845_p3();
    void thread_tmp_22_i_cast_fu_655_p1();
    void thread_tmp_230_fu_857_p3();
    void thread_tmp_231_fu_869_p2();
    void thread_tmp_232_fu_875_p2();
    void thread_tmp_243_cast_fu_636_p1();
    void thread_tmp_245_cast_fu_746_p1();
    void thread_tmp_249_cast_fu_880_p1();
    void thread_tmp_70_fu_674_p1();
    void thread_tmp_71_fu_784_p1();
    void thread_tmp_72_fu_924_p1();
    void thread_tmp_fu_601_p3();
    void thread_tmp_i1_25_fu_819_p1();
    void thread_tmp_i1_cast_fu_824_p1();
    void thread_tmp_i1_fu_730_p1();
    void thread_tmp_i2_fu_840_p1();
    void thread_tmp_i9_cast_fu_714_p1();
    void thread_tmp_i9_fu_709_p1();
    void thread_tmp_i_21_fu_596_p1();
    void thread_tmp_i_cast_fu_580_p1();
    void thread_tmp_i_fu_575_p1();
    void thread_tmp_i_i1_fu_788_p2();
    void thread_tmp_i_i2_fu_928_p2();
    void thread_tmp_i_i_fu_678_p2();
    void thread_tmp_s_fu_613_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
