# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 67
attribute \src "verilog/bsg_lfsr.v:30.1-95.10"
module \bsg_lfsr
  attribute \src "verilog/bsg_lfsr.v:47.15-48.32"
  wire $ternary$verilog/bsg_lfsr.v:47$2_Y
  attribute \src "verilog/bsg_lfsr.v:42.78-42.81"
  wire \N20
  attribute \src "verilog/bsg_lfsr.v:42.82-42.85"
  wire \N21
  attribute \src "verilog/bsg_lfsr.v:42.17-42.19"
  wire \N3
  attribute \src "verilog/bsg_lfsr.v:39.9-39.12"
  wire input 1 \clk
  attribute \src "verilog/bsg_lfsr.v:38.17-38.18"
  wire width 16 output 4 \o
  attribute \src "verilog/bsg_lfsr.v:40.9-40.16"
  wire input 2 \reset_i
  attribute \src "verilog/bsg_lfsr.v:41.9-41.15"
  wire input 3 \yumi_i
  attribute \src "verilog/bsg_lfsr.v:55.16-55.28"
  cell $and $and$verilog/bsg_lfsr.v:55$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \yumi_i
    connect \B \N20
    connect \Y \N21
  end
  attribute \src "verilog/bsg_lfsr.v:88.3-92.6"
  cell $sdffce $auto$ff.cc:266:slice$47
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN \N3
    connect \Q \o [0]
    connect \SRST \reset_i
  end
  attribute \src "verilog/bsg_lfsr.v:54.16-54.24"
  cell $not $not$verilog/bsg_lfsr.v:54$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset_i
    connect \Y \N20
  end
  attribute \src "verilog/bsg_lfsr.v:46.15-48.32"
  cell $mux $ternary$verilog/bsg_lfsr.v:46$3
    parameter \WIDTH 1
    connect \A $ternary$verilog/bsg_lfsr.v:47$2_Y
    connect \B 1'1
    connect \S \reset_i
    connect \Y \N3
  end
  attribute \src "verilog/bsg_lfsr.v:47.15-48.32"
  cell $mux $ternary$verilog/bsg_lfsr.v:47$2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \N21
    connect \Y $ternary$verilog/bsg_lfsr.v:47$2_Y
  end
  connect \o [15:1] 15'000000000000000
end
attribute \top 1
attribute \src "verilog/bsg_lfsr.v:3.1-26.10"
module \top
  attribute \src "verilog/bsg_lfsr.v:12.9-12.12"
  wire input 1 \clk
  attribute \src "verilog/bsg_lfsr.v:11.17-11.18"
  wire width 16 output 4 \o
  attribute \src "verilog/bsg_lfsr.v:13.9-13.16"
  wire input 2 \reset_i
  attribute \src "verilog/bsg_lfsr.v:14.9-14.15"
  wire input 3 \yumi_i
  attribute \module_not_derived 1
  attribute \src "verilog/bsg_lfsr.v:17.3-23.4"
  cell \bsg_lfsr \wrapper
    connect \clk \clk
    connect \o \o
    connect \reset_i \reset_i
    connect \yumi_i \yumi_i
  end
end

6. Printing statistics.

=== bsg_lfsr ===

   Number of wires:                  8
   Number of wire bits:             23
   Number of public wires:           7
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          1
     $mux_1                          2
     $not_1                          1
     $sdffce_1                       1

=== top ===

   Number of wires:                  4
   Number of wire bits:             19
   Number of public wires:           4
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     bsg_lfsr                        1

=== design hierarchy ===

   top                               1
     bsg_lfsr                        1

   Number of wires:                 12
   Number of wire bits:             42
   Number of public wires:          11
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and_1                          1
     $mux_1                          2
     $not_1                          1
     $sdffce_1                       1

