#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f2a2d0 .scope module, "register_filetb" "register_filetb" 2 2;
 .timescale 0 0;
v0000000000f96530_0 .var "clk", 0 0;
v0000000000f96170_0 .net "r1_data", 31 0, L_0000000000f24e10;  1 drivers
v0000000000f95d10_0 .net "r2_data", 31 0, L_0000000002858090;  1 drivers
v0000000000f96210_0 .var "r_reg1", 4 0;
v0000000000f962b0_0 .var "r_reg2", 4 0;
v0000000000f95bd0_0 .var "r_wr_en", 0 0;
v0000000000f965d0_0 .var "rst", 0 0;
v0000000000f95a90_0 .var "w_data", 31 0;
v0000000000f95e50_0 .var "w_reg", 4 0;
S_0000000000ef2720 .scope module, "uu1" "register_file" 2 13, 3 1 0, S_0000000000f2a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "r_wr_en"
    .port_info 3 /INPUT 5 "r_reg1"
    .port_info 4 /INPUT 5 "r_reg2"
    .port_info 5 /INPUT 5 "w_reg"
    .port_info 6 /INPUT 32 "w_data"
    .port_info 7 /OUTPUT 32 "r1_data"
    .port_info 8 /OUTPUT 32 "r2_data"
L_0000000000f24e10 .functor BUFZ 32, L_0000000000f96670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002858090 .functor BUFZ 32, L_0000000000f963f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000f2a4f0_0 .net *"_s0", 31 0, L_0000000000f96670;  1 drivers
v0000000000f3dc60_0 .net *"_s10", 6 0, L_0000000000f96710;  1 drivers
L_00000000028100d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000f3dd00_0 .net *"_s13", 1 0, L_00000000028100d0;  1 drivers
v0000000000ef28a0_0 .net *"_s2", 6 0, L_0000000000f96350;  1 drivers
L_0000000002810088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ef2940_0 .net *"_s5", 1 0, L_0000000002810088;  1 drivers
v0000000000ef29e0_0 .net *"_s8", 31 0, L_0000000000f963f0;  1 drivers
v0000000000ef2a80_0 .net "clk", 0 0, v0000000000f96530_0;  1 drivers
v0000000000f959a0 .array "memdata", 0 31, 31 0;
v0000000000f967b0_0 .net "r1_data", 31 0, L_0000000000f24e10;  alias, 1 drivers
v0000000000f96850_0 .net "r2_data", 31 0, L_0000000002858090;  alias, 1 drivers
v0000000000f968f0_0 .net "r_reg1", 4 0, v0000000000f96210_0;  1 drivers
v0000000000f96490_0 .net "r_reg2", 4 0, v0000000000f962b0_0;  1 drivers
v0000000000f96030_0 .net "r_wr_en", 0 0, v0000000000f95bd0_0;  1 drivers
v0000000000f96990_0 .net "rst", 0 0, v0000000000f965d0_0;  1 drivers
v0000000000f960d0_0 .net "w_data", 31 0, v0000000000f95a90_0;  1 drivers
v0000000000f95db0_0 .net "w_reg", 4 0, v0000000000f95e50_0;  1 drivers
L_0000000000f96670 .array/port v0000000000f959a0, L_0000000000f96350;
L_0000000000f96350 .concat [ 5 2 0 0], v0000000000f96210_0, L_0000000002810088;
L_0000000000f963f0 .array/port v0000000000f959a0, L_0000000000f96710;
L_0000000000f96710 .concat [ 5 2 0 0], v0000000000f962b0_0, L_00000000028100d0;
    .scope S_0000000000ef2720;
T_0 ;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234403, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234404, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234405, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2149718048, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %pushi/vec4 2234402, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000f959a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000000000f2a2d0;
T_1 ;
    %vpi_call 2 16 "$monitor", "clk =%d rst =%d write enabed =%d register address1 =%d  register address 2=%d  write register address =%d write data =%d read data1 =%d read data2 =%d ", v0000000000f96530_0, v0000000000f965d0_0, v0000000000f95bd0_0, v0000000000f96210_0, v0000000000f962b0_0, v0000000000f95e50_0, v0000000000f95a90_0, v0000000000f96170_0, v0000000000f95d10_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f96530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f965d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f95bd0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000000f96210_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000000f962b0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000000f95e50_0, 0, 5;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000000000f95a90_0, 0, 32;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register_file.v";
