INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_04/Lab_04_adder_subtractor/Lab_04_adder_subtractor.srcs/sources_1/new/bcd_AS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_AS
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_04/Lab_04_adder_subtractor/Lab_04_adder_subtractor.srcs/sim_2/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
