Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov  2 17:43:10 2022
| Host         : DESKTOP-SAB7C30 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_timing_summary_routed.rpt -pb fpga_basicIO_timing_summary_routed.pb -rpx fpga_basicIO_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    23          
SYNTH-12   Warning           DSP input not registered       1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (5)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[16]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: inst_clkdiv/cnt_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.745        0.000                      0                 5884        0.154        0.000                      0                 5884        4.500        0.000                       0                  1247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.745        0.000                      0                 5884        0.154        0.000                      0                 5884        4.500        0.000                       0                  1247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 inst_circuit/inst_control/en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc6/sub_reg_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.518ns (6.742%)  route 7.165ns (93.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.562     5.083    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  inst_circuit/inst_control/en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  inst_circuit/inst_control/en_reg_reg/Q
                         net (fo=1018, routed)        7.165    12.766    inst_circuit/inst_datapath/inst_linecalc6/en_reg
    DSP48_X1Y1           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/sub_reg_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.542    14.883    inst_circuit/inst_datapath/inst_linecalc6/clk_IBUF_BUFG
    DSP48_X1Y1           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/sub_reg_reg/CLK
                         clock pessimism              0.188    15.071    
                         clock uncertainty           -0.035    15.035    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    14.511    inst_circuit/inst_datapath/inst_linecalc6/sub_reg_reg
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 inst_circuit/inst_control/en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.518ns (6.742%)  route 7.165ns (93.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.562     5.083    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  inst_circuit/inst_control/en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  inst_circuit/inst_control/en_reg_reg/Q
                         net (fo=1018, routed)        7.165    12.766    inst_circuit/inst_datapath/inst_linecalc6/en_reg
    DSP48_X1Y0           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.543    14.884    inst_circuit/inst_datapath/inst_linecalc6/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/CLK
                         clock pessimism              0.188    15.072    
                         clock uncertainty           -0.035    15.036    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    14.512    inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 inst_circuit/inst_control/en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 0.518ns (6.580%)  route 7.354ns (93.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.562     5.083    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  inst_circuit/inst_control/en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  inst_circuit/inst_control/en_reg_reg/Q
                         net (fo=1018, routed)        7.354    12.956    inst_circuit/inst_datapath/inst_linecalc6/en_reg
    DSP48_X1Y0           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.543    14.884    inst_circuit/inst_datapath/inst_linecalc6/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/CLK
                         clock pessimism              0.188    15.072    
                         clock uncertainty           -0.035    15.036    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_CEM)
                                                     -0.266    14.770    inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 inst_circuit/inst_MemIN/MEM_mem1/ramb_v5.ramb36_dp.ram36/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 2.454ns (32.352%)  route 5.131ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.607     5.128    inst_circuit/inst_MemIN/MEM_mem1/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  inst_circuit/inst_MemIN/MEM_mem1/ramb_v5.ramb36_dp.ram36/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     7.582 r  inst_circuit/inst_MemIN/MEM_mem1/ramb_v5.ramb36_dp.ram36/DOADO[26]
                         net (fo=16, routed)          5.131    12.713    inst_circuit/inst_datapath/inst_linecalc6/DOA[10]
    DSP48_X1Y0           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.543    14.884    inst_circuit/inst_datapath/inst_linecalc6/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/CLK
                         clock pessimism              0.188    15.072    
                         clock uncertainty           -0.035    15.036    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.586    inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 inst_circuit/inst_MemIN/MEM_mem1/ramb_v5.ramb36_dp.ram36/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 2.454ns (32.513%)  route 5.094ns (67.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.607     5.128    inst_circuit/inst_MemIN/MEM_mem1/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  inst_circuit/inst_MemIN/MEM_mem1/ramb_v5.ramb36_dp.ram36/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     7.582 r  inst_circuit/inst_MemIN/MEM_mem1/ramb_v5.ramb36_dp.ram36/DOADO[23]
                         net (fo=16, routed)          5.094    12.676    inst_circuit/inst_datapath/inst_linecalc6/DOA[7]
    DSP48_X1Y0           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.543    14.884    inst_circuit/inst_datapath/inst_linecalc6/clk_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg/CLK
                         clock pessimism              0.188    15.072    
                         clock uncertainty           -0.035    15.036    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    14.586    inst_circuit/inst_datapath/inst_linecalc6/add_reg_reg
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 inst_circuit/inst_control/en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.642ns (8.745%)  route 6.699ns (91.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.562     5.083    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  inst_circuit/inst_control/en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  inst_circuit/inst_control/en_reg_reg/Q
                         net (fo=1018, routed)        1.436     7.038    inst_circuit/inst_control/en_reg
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.124     7.162 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.263    12.425    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.449    14.790    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[26]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.491    inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 inst_circuit/inst_control/en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.642ns (8.745%)  route 6.699ns (91.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.562     5.083    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  inst_circuit/inst_control/en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  inst_circuit/inst_control/en_reg_reg/Q
                         net (fo=1018, routed)        1.436     7.038    inst_circuit/inst_control/en_reg
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.124     7.162 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.263    12.425    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.449    14.790    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[27]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.491    inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 inst_circuit/inst_control/en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.642ns (8.745%)  route 6.699ns (91.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.562     5.083    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  inst_circuit/inst_control/en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  inst_circuit/inst_control/en_reg_reg/Q
                         net (fo=1018, routed)        1.436     7.038    inst_circuit/inst_control/en_reg
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.124     7.162 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.263    12.425    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.449    14.790    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[28]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.491    inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 inst_circuit/inst_control/en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 0.642ns (8.745%)  route 6.699ns (91.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.562     5.083    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  inst_circuit/inst_control/en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  inst_circuit/inst_control/en_reg_reg/Q
                         net (fo=1018, routed)        1.436     7.038    inst_circuit/inst_control/en_reg
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.124     7.162 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.263    12.425    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.449    14.790    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[29]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.491    inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 inst_circuit/inst_control/en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc5/abs_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 0.642ns (8.845%)  route 6.617ns (91.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.562     5.083    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  inst_circuit/inst_control/en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  inst_circuit/inst_control/en_reg_reg/Q
                         net (fo=1018, routed)        1.436     7.038    inst_circuit/inst_control/en_reg
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.124     7.162 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.180    12.342    inst_circuit/inst_datapath/inst_linecalc5/y_delay_2
    SLICE_X56Y27         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc5/abs_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.439    14.780    inst_circuit/inst_datapath/inst_linecalc5/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc5/abs_reg_reg[10]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X56Y27         FDRE (Setup_fdre_C_R)       -0.524    14.409    inst_circuit/inst_datapath/inst_linecalc5/abs_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/y1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.561     1.444    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  inst_circuit/inst_datapath/y1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_circuit/inst_datapath/y1_reg[2]/Q
                         net (fo=1, routed)           0.119     1.704    inst_circuit/inst_datapath/inst_linecalc4/Q[2]
    SLICE_X40Y11         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.831     1.958    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.070     1.550    inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.561     1.444    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[13]/Q
                         net (fo=1, routed)           0.101     1.686    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1[13]
    SLICE_X37Y10         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.830     1.957    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2_reg[13]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.072     1.532    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/y1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.647%)  route 0.122ns (46.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.561     1.444    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X39Y11         FDRE                                         r  inst_circuit/inst_datapath/y1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_circuit/inst_datapath/y1_reg[4]/Q
                         net (fo=1, routed)           0.122     1.707    inst_circuit/inst_datapath/inst_linecalc4/Q[4]
    SLICE_X40Y11         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.831     1.958    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.072     1.552    inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4/y_delay_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.559     1.442    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[5]/Q
                         net (fo=1, routed)           0.086     1.669    inst_circuit/inst_datapath/inst_linecalc4/y_delay_1[5]
    SLICE_X37Y13         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.827     1.954    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_2_reg[5]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.057     1.512    inst_circuit/inst_datapath/inst_linecalc4/y_delay_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.561     1.444    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[0]/Q
                         net (fo=1, routed)           0.101     1.686    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1[0]
    SLICE_X37Y10         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.830     1.957    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.066     1.526    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 inst_circuit/inst_control/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_control/state_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.561     1.444    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  inst_circuit/inst_control/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  inst_circuit/inst_control/curr_state_reg[1]/Q
                         net (fo=14, routed)          0.112     1.697    inst_circuit/inst_control/curr_state_reg_n_0_[1]
    SLICE_X30Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.742 r  inst_circuit/inst_control/state_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    inst_circuit/inst_control/state_count[0]_i_1_n_0
    SLICE_X30Y10         FDRE                                         r  inst_circuit/inst_control/state_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.830     1.957    inst_circuit/inst_control/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  inst_circuit/inst_control/state_count_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y10         FDRE (Hold_fdre_C_D)         0.121     1.578    inst_circuit/inst_control/state_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/y2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.559     1.442    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  inst_circuit/inst_datapath/y2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_circuit/inst_datapath/y2_reg[4]/Q
                         net (fo=1, routed)           0.113     1.696    inst_circuit/inst_datapath/inst_linecalc4_2/Q[4]
    SLICE_X36Y13         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.827     1.954    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[4]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.070     1.527    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/y2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.559     1.442    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  inst_circuit/inst_datapath/y2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_circuit/inst_datapath/y2_reg[6]/Q
                         net (fo=1, routed)           0.116     1.699    inst_circuit/inst_datapath/inst_linecalc4_2/Q[6]
    SLICE_X36Y13         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.827     1.954    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[6]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.072     1.529    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/y2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.559     1.442    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  inst_circuit/inst_datapath/y2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_circuit/inst_datapath/y2_reg[10]/Q
                         net (fo=1, routed)           0.112     1.695    inst_circuit/inst_datapath/inst_linecalc4_2/Q[10]
    SLICE_X36Y13         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.827     1.954    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[10]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.066     1.523    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuit/inst_datapath/inst_linecalc4/y_delay_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.559     1.442    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X38Y14         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_1_reg[8]/Q
                         net (fo=1, routed)           0.059     1.649    inst_circuit/inst_datapath/inst_linecalc4/y_delay_1[8]
    SLICE_X39Y14         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.827     1.954    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/y_delay_2_reg[8]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.022     1.477    inst_circuit/inst_datapath/inst_linecalc4/y_delay_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    inst_circuit/inst_MemIN/MEM_mem1/ramb_v5.ramb36_dp.ram36/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    inst_circuit/inst_MemIN/MEM_mem1/ramb_v5.ramb36_dp.ram36/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y2     inst_circuit/inst_datapath/inst_linecalc1/add_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y3     inst_circuit/inst_datapath/inst_linecalc1/sub_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y4     inst_circuit/inst_datapath/inst_linecalc1_2/add_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y5     inst_circuit/inst_datapath/inst_linecalc1_2/sub_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y6     inst_circuit/inst_datapath/inst_linecalc2/add_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y7     inst_circuit/inst_datapath/inst_linecalc2/sub_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y8     inst_circuit/inst_datapath/inst_linecalc2_2/add_reg_reg/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y10   inst_circuit/inst_control/cnt_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y10   inst_circuit/inst_control/cnt_en_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y9    inst_circuit/inst_control/cnt_rst_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y9    inst_circuit/inst_control/cnt_rst_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y10   inst_circuit/inst_control/curr_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y10   inst_circuit/inst_control/curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y10   inst_circuit/inst_control/curr_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y10   inst_circuit/inst_control/curr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y11   inst_circuit/inst_control/curr_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y11   inst_circuit/inst_control/curr_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y10   inst_circuit/inst_control/cnt_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y10   inst_circuit/inst_control/cnt_en_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y9    inst_circuit/inst_control/cnt_rst_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y9    inst_circuit/inst_control/cnt_rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y10   inst_circuit/inst_control/curr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y10   inst_circuit/inst_control/curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y10   inst_circuit/inst_control/curr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y10   inst_circuit/inst_control/curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y11   inst_circuit/inst_control/curr_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y11   inst_circuit/inst_control/curr_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.117ns  (logic 4.078ns (36.679%)  route 7.039ns (63.321%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  btnDreg_reg/Q
                         net (fo=687, routed)         4.120     4.576    inst_disp7/btnDreg
    SLICE_X30Y17         LUT6 (Prop_lut6_I1_O)        0.124     4.700 r  inst_disp7/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.919     7.619    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    11.117 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    11.117    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.732ns  (logic 4.855ns (49.893%)  route 4.876ns (50.107%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE                         0.000     0.000 r  res_reg[1]/C
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  res_reg[1]/Q
                         net (fo=7, routed)           1.145     1.601    res_reg_n_0_[1]
    SLICE_X32Y19         LUT4 (Prop_lut4_I3_O)        0.154     1.755 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.788     2.543    inst_disp7/seg_OBUF[6]_inst_i_1_1
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.327     2.870 r  inst_disp7/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.870    inst_disp7/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     3.082 r  inst_disp7/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.943     6.025    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.706     9.732 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.732    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.607ns  (logic 4.898ns (50.982%)  route 4.709ns (49.018%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE                         0.000     0.000 r  res_reg[3]/C
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  res_reg[3]/Q
                         net (fo=7, routed)           0.963     1.481    res_reg_n_0_[3]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.150     1.631 r  seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.807     2.437    inst_disp7/seg_OBUF[0]_inst_i_1_1
    SLICE_X32Y18         LUT6 (Prop_lut6_I5_O)        0.332     2.769 r  inst_disp7/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.769    inst_disp7/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X32Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     2.981 r  inst_disp7/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.940     5.921    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.686     9.607 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.607    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.616ns (49.500%)  route 4.709ns (50.500%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE                         0.000     0.000 r  res_reg[8]/C
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  res_reg[8]/Q
                         net (fo=7, routed)           1.034     1.490    res_reg_n_0_[8]
    SLICE_X33Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.798     2.412    inst_disp7/seg_OBUF[4]_inst_i_1_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.536 r  inst_disp7/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.536    inst_disp7/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X31Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     2.753 r  inst_disp7/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.877     5.630    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695     9.325 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.325    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.320ns  (logic 4.652ns (49.910%)  route 4.668ns (50.090%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE                         0.000     0.000 r  res_reg[1]/C
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  res_reg[1]/Q
                         net (fo=7, routed)           1.145     1.601    res_reg_n_0_[1]
    SLICE_X32Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.725 r  seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.658     2.384    inst_disp7/seg_OBUF[3]_inst_i_1_1
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.508 r  inst_disp7/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.508    inst_disp7/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X33Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     2.746 r  inst_disp7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.865     5.610    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.710     9.320 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.320    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 4.626ns (49.872%)  route 4.650ns (50.128%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE                         0.000     0.000 r  res_reg[1]/C
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  res_reg[1]/Q
                         net (fo=7, routed)           1.147     1.603    res_reg_n_0_[1]
    SLICE_X32Y19         LUT4 (Prop_lut4_I2_O)        0.124     1.727 r  seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.573     2.300    inst_disp7/seg_OBUF[2]_inst_i_1_1
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.424 r  inst_disp7/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.424    inst_disp7/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X33Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     2.636 r  inst_disp7/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.930     5.566    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710     9.276 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.276    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.274ns  (logic 4.858ns (52.385%)  route 4.416ns (47.615%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE                         0.000     0.000 r  res_reg[8]/C
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  res_reg[8]/Q
                         net (fo=7, routed)           1.197     1.653    res_reg_n_0_[8]
    SLICE_X32Y17         LUT4 (Prop_lut4_I2_O)        0.154     1.807 r  seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.279     2.086    inst_disp7/seg_OBUF[1]_inst_i_1_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.327     2.413 r  inst_disp7/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.413    inst_disp7/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X32Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     2.630 r  inst_disp7/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.940     5.570    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.704     9.274 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.274    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.077ns  (logic 4.891ns (53.887%)  route 4.186ns (46.113%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE                         0.000     0.000 r  res_reg[2]/C
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  res_reg[2]/Q
                         net (fo=7, routed)           0.812     1.330    res_reg_n_0_[2]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.150     1.480 r  seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.636     2.115    inst_disp7/seg_OBUF[5]_inst_i_1_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.332     2.447 r  inst_disp7/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.447    inst_disp7/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     2.659 r  inst_disp7/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.739     5.398    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679     9.077 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.077    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/ndisp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 4.083ns (51.793%)  route 3.800ns (48.207%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE                         0.000     0.000 r  inst_disp7/ndisp_reg[1]/C
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_disp7/ndisp_reg[1]/Q
                         net (fo=13, routed)          0.829     1.285    inst_disp7/ndisp[1]
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.124     1.409 r  inst_disp7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.972     4.380    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.883 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.883    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/ndisp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.759ns  (logic 4.339ns (55.919%)  route 3.420ns (44.081%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE                         0.000     0.000 r  inst_disp7/ndisp_reg[1]/C
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_disp7/ndisp_reg[1]/Q
                         net (fo=13, routed)          0.829     1.285    inst_disp7/ndisp[1]
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.152     1.437 r  inst_disp7/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.592     4.028    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     7.759 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.759    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            res_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.496%)  route 0.115ns (35.504%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE                         0.000     0.000 r  sw_reg_reg/C
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw_reg_reg/Q
                         net (fo=16, routed)          0.115     0.279    inst_circuit/inst_datapath/sw_reg
    SLICE_X31Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.324 r  inst_circuit/inst_datapath/res[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    inst_circuit_n_14
    SLICE_X31Y17         FDRE                                         r  res_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            res_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.209ns (47.627%)  route 0.230ns (52.373%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE                         0.000     0.000 r  sw_reg_reg/C
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw_reg_reg/Q
                         net (fo=16, routed)          0.230     0.394    inst_circuit/inst_datapath/sw_reg
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.439 r  inst_circuit/inst_datapath/res[7]_i_1/O
                         net (fo=1, routed)           0.000     0.439    inst_circuit_n_8
    SLICE_X30Y18         FDRE                                         r  res_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            res_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.209ns (47.411%)  route 0.232ns (52.589%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE                         0.000     0.000 r  sw_reg_reg/C
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw_reg_reg/Q
                         net (fo=16, routed)          0.232     0.396    inst_circuit/inst_datapath/sw_reg
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.441 r  inst_circuit/inst_datapath/res[6]_i_1/O
                         net (fo=1, routed)           0.000     0.441    inst_circuit_n_9
    SLICE_X30Y18         FDRE                                         r  res_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/ndisp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_disp7/ndisp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.741%)  route 0.307ns (62.259%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE                         0.000     0.000 r  inst_disp7/ndisp_reg[0]/C
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inst_disp7/ndisp_reg[0]/Q
                         net (fo=21, routed)          0.185     0.326    inst_disp7/ndisp[0]
    SLICE_X36Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  inst_disp7/ndisp[0]_i_1/O
                         net (fo=1, routed)           0.122     0.493    inst_disp7/plusOp[0]
    SLICE_X36Y16         FDRE                                         r  inst_disp7/ndisp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/ndisp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_disp7/ndisp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.183ns (36.724%)  route 0.315ns (63.276%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE                         0.000     0.000 r  inst_disp7/ndisp_reg[0]/C
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_disp7/ndisp_reg[0]/Q
                         net (fo=21, routed)          0.196     0.337    inst_disp7/ndisp[0]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.042     0.379 r  inst_disp7/ndisp[1]_i_1/O
                         net (fo=1, routed)           0.119     0.498    inst_disp7/plusOp[1]
    SLICE_X36Y16         FDRE                                         r  inst_disp7/ndisp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            res_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.209ns (39.747%)  route 0.317ns (60.253%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE                         0.000     0.000 r  sw_reg_reg/C
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw_reg_reg/Q
                         net (fo=16, routed)          0.317     0.481    inst_circuit/inst_datapath/sw_reg
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.526 r  inst_circuit/inst_datapath/res[5]_i_1/O
                         net (fo=1, routed)           0.000     0.526    inst_circuit_n_10
    SLICE_X30Y18         FDRE                                         r  res_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            res_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.209ns (37.727%)  route 0.345ns (62.273%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE                         0.000     0.000 r  sw_reg_reg/C
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw_reg_reg/Q
                         net (fo=16, routed)          0.345     0.509    inst_circuit/inst_datapath/sw_reg
    SLICE_X30Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.554 r  inst_circuit/inst_datapath/res[11]_i_1/O
                         net (fo=1, routed)           0.000     0.554    inst_circuit_n_4
    SLICE_X30Y19         FDRE                                         r  res_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            res_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.209ns (37.457%)  route 0.349ns (62.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE                         0.000     0.000 r  sw_reg_reg/C
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw_reg_reg/Q
                         net (fo=16, routed)          0.349     0.513    inst_circuit/inst_datapath/sw_reg
    SLICE_X30Y19         LUT6 (Prop_lut6_I2_O)        0.045     0.558 r  inst_circuit/inst_datapath/res[14]_i_1/O
                         net (fo=1, routed)           0.000     0.558    inst_circuit_n_1
    SLICE_X30Y19         FDRE                                         r  res_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            btnDreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.221ns (37.983%)  route 0.360ns (62.017%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.581    btnD_IBUF
    SLICE_X4Y14          FDRE                                         r  btnDreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            res_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.209ns (34.272%)  route 0.401ns (65.728%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE                         0.000     0.000 r  sw_reg_reg/C
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sw_reg_reg/Q
                         net (fo=16, routed)          0.401     0.565    inst_circuit/inst_datapath/sw_reg
    SLICE_X30Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.610 r  inst_circuit/inst_datapath/res[4]_i_1/O
                         net (fo=1, routed)           0.000     0.610    inst_circuit_n_11
    SLICE_X30Y18         FDRE                                         r  res_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.236ns  (logic 7.793ns (36.699%)  route 13.443ns (63.301%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 f  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          1.808    19.825    inst_circuit/inst_datapath/p_0_in
    SLICE_X30Y16         LUT3 (Prop_lut3_I2_O)        0.146    19.971 r  inst_circuit/inst_datapath/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.685    22.656    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.718    26.375 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.375    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.169ns  (logic 7.559ns (35.708%)  route 13.610ns (64.292%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 f  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          1.800    19.817    inst_circuit/inst_datapath/p_0_in
    SLICE_X30Y16         LUT3 (Prop_lut3_I2_O)        0.124    19.941 r  inst_circuit/inst_datapath/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.860    22.801    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    26.308 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.308    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.117ns  (logic 7.806ns (36.964%)  route 13.311ns (63.036%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 f  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          1.800    19.817    inst_circuit/inst_datapath/p_0_in
    SLICE_X30Y16         LUT3 (Prop_lut3_I2_O)        0.152    19.969 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.561    22.530    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.725    26.255 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    26.255    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.873ns  (logic 7.562ns (36.227%)  route 13.312ns (63.774%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 f  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          1.808    19.825    inst_circuit/inst_datapath/p_0_in
    SLICE_X30Y16         LUT3 (Prop_lut3_I2_O)        0.124    19.949 r  inst_circuit/inst_datapath/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.553    22.503    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    26.011 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.011    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.862ns  (logic 7.779ns (37.286%)  route 13.084ns (62.714%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          1.784    19.801    inst_circuit/inst_datapath/p_0_in
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.118    19.919 r  inst_circuit/inst_datapath/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.349    22.269    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    26.001 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.001    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.596ns  (logic 7.792ns (37.834%)  route 12.804ns (62.166%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          2.182    20.200    inst_circuit/inst_datapath/p_0_in
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.152    20.352 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671    22.023    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    25.734 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.734    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.588ns  (logic 7.558ns (36.709%)  route 13.030ns (63.291%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          1.784    19.801    inst_circuit/inst_datapath/p_0_in
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.124    19.925 r  inst_circuit/inst_datapath/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.296    22.222    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    25.726 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.726    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.354ns  (logic 7.554ns (37.113%)  route 12.800ns (62.887%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          2.182    20.200    inst_circuit/inst_datapath/p_0_in
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.124    20.324 r  inst_circuit/inst_datapath/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    21.991    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    25.492 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.492    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.690ns  (logic 4.053ns (27.589%)  route 10.637ns (72.411%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          1.687    19.705    inst_circuit/inst_datapath/p_0_in
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.829 r  inst_circuit/inst_datapath/res[1]_i_1/O
                         net (fo=1, routed)           0.000    19.829    inst_circuit_n_14
    SLICE_X31Y17         FDRE                                         r  res_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.504ns  (logic 4.053ns (27.944%)  route 10.451ns (72.056%))
  Logic Levels:           16  (CARRY4=10 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.617     5.138    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  inst_circuit/inst_datapath/do_out4_reg_reg[10]/Q
                         net (fo=5, routed)           1.415     7.009    inst_circuit/inst_datapath/do_out4_reg_reg[10]
    SLICE_X3Y22          LUT4 (Prop_lut4_I0_O)        0.124     7.133 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59/O
                         net (fo=1, routed)           0.000     7.133    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_59_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.683 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.683    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_22_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.797    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_4_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.911 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=66, routed)          2.117    10.028    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.118    10.146 r  inst_circuit/inst_datapath/res[3]_i_8/O
                         net (fo=2, routed)           0.817    10.963    inst_circuit/inst_datapath/semi2[3]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.326    11.289 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92/O
                         net (fo=1, routed)           0.493    11.782    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_92_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.302 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.302    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_61_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.419 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.419    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.536    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_13_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3/CO[3]
                         net (fo=36, routed)          2.296    14.949    inst_circuit/inst_datapath/led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.150    15.099 r  inst_circuit/inst_datapath/res[10]_i_4/O
                         net (fo=3, routed)           1.813    16.912    inst_circuit/inst_datapath/final1[10]
    SLICE_X31Y19         LUT4 (Prop_lut4_I1_O)        0.328    17.240 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108/O
                         net (fo=1, routed)           0.000    17.240    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_108_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.790 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.790    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_62_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.904 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.904    inst_circuit/inst_datapath/led_OBUF[7]_inst_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.018 r  inst_circuit/inst_datapath/led_OBUF[7]_inst_i_4/CO[3]
                         net (fo=24, routed)          1.501    19.519    inst_circuit/inst_datapath/p_0_in
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  inst_circuit/inst_datapath/res[5]_i_1/O
                         net (fo=1, routed)           0.000    19.643    inst_circuit_n_10
    SLICE_X30Y18         FDRE                                         r  res_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.296ns (39.387%)  route 0.456ns (60.613%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.554     1.437    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_circuit/inst_datapath/do_out6_reg_reg[20]/Q
                         net (fo=6, routed)           0.246     1.824    inst_circuit/inst_datapath/do_out6_reg_reg[20]
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.048     1.872 r  inst_circuit/inst_datapath/res[4]_i_3/O
                         net (fo=3, routed)           0.209     2.082    inst_circuit/inst_datapath/final2[20]
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.107     2.189 r  inst_circuit/inst_datapath/res[4]_i_1/O
                         net (fo=1, routed)           0.000     2.189    inst_circuit_n_11
    SLICE_X30Y18         FDRE                                         r  res_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.802ns  (logic 0.298ns (37.168%)  route 0.504ns (62.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.558     1.441    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_circuit/inst_datapath/do_out6_reg_reg[6]/Q
                         net (fo=6, routed)           0.216     1.798    inst_circuit/inst_datapath/do_out6_reg_reg[6]
    SLICE_X40Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  inst_circuit/inst_datapath/res[6]_i_5/O
                         net (fo=3, routed)           0.288     2.131    inst_circuit/inst_datapath/final2[6]
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.112     2.243 r  inst_circuit/inst_datapath/res[6]_i_1/O
                         net (fo=1, routed)           0.000     2.243    inst_circuit_n_9
    SLICE_X30Y18         FDRE                                         r  res_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.298ns (35.646%)  route 0.538ns (64.354%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.553     1.436    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  inst_circuit/inst_datapath/do_out6_reg_reg[29]/Q
                         net (fo=6, routed)           0.202     1.779    inst_circuit/inst_datapath/do_out6_reg_reg[29]
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.824 r  inst_circuit/inst_datapath/res[13]_i_3/O
                         net (fo=3, routed)           0.336     2.160    inst_circuit/inst_datapath/final2[29]
    SLICE_X30Y20         LUT6 (Prop_lut6_I1_O)        0.112     2.272 r  inst_circuit/inst_datapath/res[13]_i_1/O
                         net (fo=1, routed)           0.000     2.272    inst_circuit_n_2
    SLICE_X30Y20         FDRE                                         r  res_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.294ns (34.304%)  route 0.563ns (65.696%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.558     1.441    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_circuit/inst_datapath/do_out6_reg_reg[5]/Q
                         net (fo=6, routed)           0.209     1.791    inst_circuit/inst_datapath/do_out6_reg_reg[5]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.046     1.837 r  inst_circuit/inst_datapath/res[5]_i_5/O
                         net (fo=3, routed)           0.354     2.191    inst_circuit/inst_datapath/final2[5]
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.107     2.298 r  inst_circuit/inst_datapath/res[5]_i_1/O
                         net (fo=1, routed)           0.000     2.298    inst_circuit_n_10
    SLICE_X30Y18         FDRE                                         r  res_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.859ns  (logic 0.296ns (34.451%)  route 0.563ns (65.549%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.559     1.442    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_circuit/inst_datapath/do_out6_reg_reg[3]/Q
                         net (fo=6, routed)           0.177     1.760    inst_circuit/inst_datapath/do_out6_reg_reg[3]
    SLICE_X40Y16         LUT5 (Prop_lut5_I1_O)        0.048     1.808 r  inst_circuit/inst_datapath/res[3]_i_5/O
                         net (fo=3, routed)           0.386     2.194    inst_circuit/inst_datapath/final2[3]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.107     2.301 r  inst_circuit/inst_datapath/res[3]_i_1/O
                         net (fo=1, routed)           0.000     2.301    inst_circuit_n_12
    SLICE_X30Y19         FDRE                                         r  res_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.303ns (34.644%)  route 0.572ns (65.356%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.559     1.442    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  inst_circuit/inst_datapath/do_out6_reg_reg[2]/Q
                         net (fo=6, routed)           0.293     1.876    inst_circuit/inst_datapath/do_out6_reg_reg[2]
    SLICE_X38Y17         LUT5 (Prop_lut5_I1_O)        0.049     1.925 r  inst_circuit/inst_datapath/res[2]_i_5/O
                         net (fo=3, routed)           0.279     2.204    inst_circuit/inst_datapath/final2[2]
    SLICE_X30Y19         LUT6 (Prop_lut6_I4_O)        0.113     2.317 r  inst_circuit/inst_datapath/res[2]_i_1/O
                         net (fo=1, routed)           0.000     2.317    inst_circuit_n_13
    SLICE_X30Y19         FDRE                                         r  res_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.290ns (32.919%)  route 0.591ns (67.081%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.553     1.436    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  inst_circuit/inst_datapath/do_out6_reg_reg[28]/Q
                         net (fo=6, routed)           0.299     1.876    inst_circuit/inst_datapath/do_out6_reg_reg[28]
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.042     1.918 r  inst_circuit/inst_datapath/res[12]_i_3/O
                         net (fo=3, routed)           0.292     2.210    inst_circuit/inst_datapath/final2[28]
    SLICE_X30Y20         LUT6 (Prop_lut6_I1_O)        0.107     2.317 r  inst_circuit/inst_datapath/res[12]_i_1/O
                         net (fo=1, routed)           0.000     2.317    inst_circuit_n_3
    SLICE_X30Y20         FDRE                                         r  res_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.893ns  (logic 0.302ns (33.806%)  route 0.591ns (66.194%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.553     1.436    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  inst_circuit/inst_datapath/do_out6_reg_reg[25]/Q
                         net (fo=6, routed)           0.160     1.737    inst_circuit/inst_datapath/do_out6_reg_reg[25]
    SLICE_X41Y21         LUT5 (Prop_lut5_I1_O)        0.049     1.786 r  inst_circuit/inst_datapath/res[9]_i_3/O
                         net (fo=3, routed)           0.432     2.217    inst_circuit/inst_datapath/final2[25]
    SLICE_X32Y20         LUT6 (Prop_lut6_I1_O)        0.112     2.329 r  inst_circuit/inst_datapath/res[9]_i_1/O
                         net (fo=1, routed)           0.000     2.329    inst_circuit_n_6
    SLICE_X32Y20         FDRE                                         r  res_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.892ns  (logic 0.294ns (32.945%)  route 0.598ns (67.055%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.558     1.441    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_circuit/inst_datapath/do_out6_reg_reg[7]/Q
                         net (fo=6, routed)           0.266     1.848    inst_circuit/inst_datapath/do_out6_reg_reg[7]
    SLICE_X41Y16         LUT5 (Prop_lut5_I1_O)        0.046     1.894 r  inst_circuit/inst_datapath/res[7]_i_5/O
                         net (fo=3, routed)           0.332     2.227    inst_circuit/inst_datapath/final2[7]
    SLICE_X30Y18         LUT6 (Prop_lut6_I4_O)        0.107     2.334 r  inst_circuit/inst_datapath/res[7]_i_1/O
                         net (fo=1, routed)           0.000     2.334    inst_circuit_n_8
    SLICE_X30Y18         FDRE                                         r  res_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuit/inst_datapath/do_out6_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            res_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.295ns (31.827%)  route 0.632ns (68.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.555     1.438    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  inst_circuit/inst_datapath/do_out6_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  inst_circuit/inst_datapath/do_out6_reg_reg[16]/Q
                         net (fo=6, routed)           0.260     1.839    inst_circuit/inst_datapath/do_out6_reg_reg[16]
    SLICE_X38Y19         LUT5 (Prop_lut5_I1_O)        0.043     1.882 r  inst_circuit/inst_datapath/res[0]_i_3/O
                         net (fo=3, routed)           0.372     2.254    inst_circuit/inst_datapath/final2[16]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.111     2.365 r  inst_circuit/inst_datapath/res[0]_i_1/O
                         net (fo=1, routed)           0.000     2.365    inst_circuit_n_15
    SLICE_X32Y18         FDRE                                         r  res_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1307 Endpoints
Min Delay          1307 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc3_2/add_reg_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.178ns  (logic 0.580ns (5.189%)  route 10.598ns (94.811%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.365    11.178    inst_circuit/inst_datapath/inst_linecalc3_2/y_delay_2
    DSP48_X0Y12          DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc3_2/add_reg_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.531     4.872    inst_circuit/inst_datapath/inst_linecalc3_2/clk_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc3_2/add_reg_reg/CLK

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc5_2/add_reg_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.144ns  (logic 0.580ns (5.204%)  route 10.564ns (94.796%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.331    11.144    inst_circuit/inst_datapath/inst_linecalc5_2/y_delay_2
    DSP48_X1Y10          DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc5_2/add_reg_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.527     4.868    inst_circuit/inst_datapath/inst_linecalc5_2/clk_IBUF_BUFG
    DSP48_X1Y10          DSP48E1                                      r  inst_circuit/inst_datapath/inst_linecalc5_2/add_reg_reg/CLK

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.076ns  (logic 0.580ns (5.236%)  route 10.496ns (94.764%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.263    11.076    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.449     4.790    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[26]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.076ns  (logic 0.580ns (5.236%)  route 10.496ns (94.764%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.263    11.076    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.449     4.790    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[27]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.076ns  (logic 0.580ns (5.236%)  route 10.496ns (94.764%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.263    11.076    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.449     4.790    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[28]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.076ns  (logic 0.580ns (5.236%)  route 10.496ns (94.764%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.263    11.076    inst_circuit/inst_datapath/inst_linecalc4_2/y_delay_2
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.449     4.790    inst_circuit/inst_datapath/inst_linecalc4_2/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4_2/abs_reg_reg[29]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.054ns  (logic 0.580ns (5.247%)  route 10.474ns (94.753%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.241    11.054    inst_circuit/inst_datapath/inst_linecalc4/y_delay_2
    SLICE_X12Y33         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.443     4.784    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[11]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.054ns  (logic 0.580ns (5.247%)  route 10.474ns (94.753%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.241    11.054    inst_circuit/inst_datapath/inst_linecalc4/y_delay_2
    SLICE_X12Y33         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.443     4.784    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[12]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.054ns  (logic 0.580ns (5.247%)  route 10.474ns (94.753%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.241    11.054    inst_circuit/inst_datapath/inst_linecalc4/y_delay_2
    SLICE_X12Y33         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.443     4.784    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[4]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.054ns  (logic 0.580ns (5.247%)  route 10.474ns (94.753%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btnDreg_reg/Q
                         net (fo=687, routed)         5.233     5.689    inst_circuit/inst_control/btnDreg
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.813 r  inst_circuit/inst_control/add_reg_reg_i_4/O
                         net (fo=560, routed)         5.241    11.054    inst_circuit/inst_datapath/inst_linecalc4/y_delay_2
    SLICE_X12Y33         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        1.443     4.784    inst_circuit/inst_datapath/inst_linecalc4/clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  inst_circuit/inst_datapath/inst_linecalc4/abs_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.987%)  route 0.187ns (57.013%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.187     0.328    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y13          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.859     1.986    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[4]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.987%)  route 0.187ns (57.013%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.187     0.328    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y13          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.859     1.986    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[5]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.987%)  route 0.187ns (57.013%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.187     0.328    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y13          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.859     1.986    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[6]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.987%)  route 0.187ns (57.013%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.187     0.328    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y13          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.859     1.986    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[7]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.469%)  route 0.191ns (57.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.191     0.332    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y14          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.859     1.986    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[10]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.469%)  route 0.191ns (57.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.191     0.332    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y14          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.859     1.986    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[11]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.469%)  route 0.191ns (57.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.191     0.332    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y14          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.859     1.986    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[8]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.469%)  route 0.191ns (57.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.191     0.332    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y14          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.859     1.986    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[9]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.922%)  route 0.241ns (63.078%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.241     0.382    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y12          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.860     1.987    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[0]/C

Slack:                    inf
  Source:                 btnDreg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_circuit/inst_datapath/do_out1_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.922%)  route 0.241ns (63.078%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE                         0.000     0.000 r  btnDreg_reg/C
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btnDreg_reg/Q
                         net (fo=687, routed)         0.241     0.382    inst_circuit/inst_datapath/btnDreg
    SLICE_X7Y12          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1246, routed)        0.860     1.987    inst_circuit/inst_datapath/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  inst_circuit/inst_datapath/do_out1_reg_reg[1]/C





