Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Jul 31 14:50:07 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkfpu_divider32/syn_timing.txt
| Design       : mkfpu_divider32
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 79 input ports with no input delay specified. (HIGH)

EN__start
EN_flush
RST_N
_start_flags[0]
_start_flags[1]
_start_flags[2]
_start_flags[3]
_start_flags[4]
_start_flags[5]
_start_flags[6]
_start_flags[7]
_start_flags[8]
_start_flags[9]
_start_lv_exponent1[0]
_start_lv_exponent1[1]
_start_lv_exponent1[2]
_start_lv_exponent1[3]
_start_lv_exponent1[4]
_start_lv_exponent1[5]
_start_lv_exponent1[6]
_start_lv_exponent1[7]
_start_lv_exponent2[0]
_start_lv_exponent2[1]
_start_lv_exponent2[2]
_start_lv_exponent2[3]
_start_lv_exponent2[4]
_start_lv_exponent2[5]
_start_lv_exponent2[6]
_start_lv_exponent2[7]
_start_lv_mantissa1[0]
_start_lv_mantissa1[10]
_start_lv_mantissa1[11]
_start_lv_mantissa1[12]
_start_lv_mantissa1[13]
_start_lv_mantissa1[14]
_start_lv_mantissa1[15]
_start_lv_mantissa1[16]
_start_lv_mantissa1[17]
_start_lv_mantissa1[18]
_start_lv_mantissa1[19]
_start_lv_mantissa1[1]
_start_lv_mantissa1[20]
_start_lv_mantissa1[21]
_start_lv_mantissa1[22]
_start_lv_mantissa1[2]
_start_lv_mantissa1[3]
_start_lv_mantissa1[4]
_start_lv_mantissa1[5]
_start_lv_mantissa1[6]
_start_lv_mantissa1[7]
_start_lv_mantissa1[8]
_start_lv_mantissa1[9]
_start_lv_mantissa2[0]
_start_lv_mantissa2[10]
_start_lv_mantissa2[11]
_start_lv_mantissa2[12]
_start_lv_mantissa2[13]
_start_lv_mantissa2[14]
_start_lv_mantissa2[15]
_start_lv_mantissa2[16]
_start_lv_mantissa2[17]
_start_lv_mantissa2[18]
_start_lv_mantissa2[19]
_start_lv_mantissa2[1]
_start_lv_mantissa2[20]
_start_lv_mantissa2[21]
_start_lv_mantissa2[22]
_start_lv_mantissa2[2]
_start_lv_mantissa2[3]
_start_lv_mantissa2[4]
_start_lv_mantissa2[5]
_start_lv_mantissa2[6]
_start_lv_mantissa2[7]
_start_lv_mantissa2[8]
_start_lv_mantissa2[9]
_start_lv_sign
_start_rounding_mode[0]
_start_rounding_mode[1]
_start_rounding_mode[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

RDY_final_result_
final_result_[0]
final_result_[10]
final_result_[11]
final_result_[12]
final_result_[13]
final_result_[14]
final_result_[15]
final_result_[16]
final_result_[17]
final_result_[18]
final_result_[19]
final_result_[1]
final_result_[20]
final_result_[21]
final_result_[22]
final_result_[23]
final_result_[24]
final_result_[25]
final_result_[26]
final_result_[27]
final_result_[28]
final_result_[29]
final_result_[2]
final_result_[30]
final_result_[31]
final_result_[32]
final_result_[33]
final_result_[34]
final_result_[35]
final_result_[36]
final_result_[3]
final_result_[4]
final_result_[5]
final_result_[6]
final_result_[7]
final_result_[8]
final_result_[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.226     -159.335                     73                  398        0.152        0.000                      0                  398        4.500        0.000                       0                   250  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -4.226     -159.335                     73                  398        0.152        0.000                      0                  398        4.500        0.000                       0                   250  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           73  Failing Endpoints,  Worst Slack       -4.226ns,  Total Violation     -159.335ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.226ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.090ns  (logic 6.732ns (47.779%)  route 7.358ns (52.221%))
  Logic Levels:           23  (CARRY4=10 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    14.925 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    14.925    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.458 r  uut_rg_stage3_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    15.458    uut_rg_stage3_reg[16]_i_2_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.789 r  uut_rg_stage3_reg[20]_i_4/O[3]
                         net (fo=1, unplaced)         0.448    16.237    _theResult___snd_fst__h11577[7]
                                                                      r  uut_rg_stage3[20]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.307    16.544 r  uut_rg_stage3[20]_i_2/O
                         net (fo=1, unplaced)         0.000    16.544    uut_rg_stage3$D_IN[20]
                         FDRE                                         r  uut_rg_stage3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[20]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[20]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.544    
  -------------------------------------------------------------------
                         slack                                 -4.226    

Slack (VIOLATED) :        -4.149ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.013ns  (logic 6.651ns (47.463%)  route 7.362ns (52.537%))
  Logic Levels:           23  (CARRY4=10 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    14.925 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    14.925    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.458 r  uut_rg_stage3_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    15.458    uut_rg_stage3_reg[16]_i_2_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.714 r  uut_rg_stage3_reg[20]_i_4/O[2]
                         net (fo=1, unplaced)         0.452    16.166    _theResult___snd_fst__h11577[6]
                                                                      r  uut_rg_stage3[19]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301    16.467 r  uut_rg_stage3[19]_i_1/O
                         net (fo=1, unplaced)         0.000    16.467    uut_rg_stage3$D_IN[19]
                         FDRE                                         r  uut_rg_stage3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[19]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[19]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.467    
  -------------------------------------------------------------------
                         slack                                 -4.149    

Slack (VIOLATED) :        -4.095ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 6.737ns (48.263%)  route 7.222ns (51.737%))
  Logic Levels:           23  (CARRY4=10 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    14.925 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    14.925    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.458 r  uut_rg_stage3_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    15.458    uut_rg_stage3_reg[16]_i_2_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.795 r  uut_rg_stage3_reg[20]_i_4/O[1]
                         net (fo=1, unplaced)         0.312    16.107    _theResult___snd_fst__h11577[5]
                                                                      r  uut_rg_stage3[18]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.306    16.413 r  uut_rg_stage3[18]_i_1/O
                         net (fo=1, unplaced)         0.000    16.413    uut_rg_stage3$D_IN[18]
                         FDRE                                         r  uut_rg_stage3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[18]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[18]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.413    
  -------------------------------------------------------------------
                         slack                                 -4.095    

Slack (VIOLATED) :        -4.005ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.869ns  (logic 6.511ns (46.946%)  route 7.358ns (53.054%))
  Logic Levels:           22  (CARRY4=9 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    14.925 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    14.925    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.568 r  uut_rg_stage3_reg[16]_i_2/O[3]
                         net (fo=1, unplaced)         0.448    16.016    _theResult___snd_fst__h11577[3]
                                                                      r  uut_rg_stage3[16]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.307    16.323 r  uut_rg_stage3[16]_i_1/O
                         net (fo=1, unplaced)         0.000    16.323    uut_rg_stage3$D_IN[16]
                         FDRE                                         r  uut_rg_stage3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[16]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.323    
  -------------------------------------------------------------------
                         slack                                 -4.005    

Slack (VIOLATED) :        -3.978ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.842ns  (logic 6.621ns (47.833%)  route 7.221ns (52.167%))
  Logic Levels:           23  (CARRY4=10 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    14.925 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    14.925    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.458 r  uut_rg_stage3_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    15.458    uut_rg_stage3_reg[16]_i_2_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.690 r  uut_rg_stage3_reg[20]_i_4/O[0]
                         net (fo=1, unplaced)         0.311    16.001    _theResult___snd_fst__h11577[4]
                                                                      r  uut_rg_stage3[17]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295    16.296 r  uut_rg_stage3[17]_i_1/O
                         net (fo=1, unplaced)         0.000    16.296    uut_rg_stage3$D_IN[17]
                         FDRE                                         r  uut_rg_stage3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[17]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[17]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.296    
  -------------------------------------------------------------------
                         slack                                 -3.978    

Slack (VIOLATED) :        -3.938ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.802ns  (logic 6.440ns (46.660%)  route 7.362ns (53.340%))
  Logic Levels:           22  (CARRY4=9 LUT4=2 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    14.925 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    14.925    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.503 r  uut_rg_stage3_reg[16]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    15.955    _theResult___snd_fst__h11577[2]
                                                                      r  uut_rg_stage3[15]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301    16.256 r  uut_rg_stage3[15]_i_1/O
                         net (fo=1, unplaced)         0.000    16.256    uut_rg_stage3$D_IN[15]
                         FDRE                                         r  uut_rg_stage3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_rg_stage3_reg[15]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.256    
  -------------------------------------------------------------------
                         slack                                 -3.938    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 5.561ns (42.392%)  route 7.557ns (57.608%))
  Logic Levels:           20  (CARRY4=8 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[20]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.367    14.925 r  uut_rg_stage3[20]_i_1/O
                         net (fo=8, unplaced)         0.647    15.572    uut_rg_stage3[20]_i_1_n_0
                         FDRE                                         r  uut_rg_stage3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[13]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    uut_rg_stage3_reg[13]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                 -3.855    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 5.561ns (42.392%)  route 7.557ns (57.608%))
  Logic Levels:           20  (CARRY4=8 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[20]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.367    14.925 r  uut_rg_stage3[20]_i_1/O
                         net (fo=8, unplaced)         0.647    15.572    uut_rg_stage3[20]_i_1_n_0
                         FDRE                                         r  uut_rg_stage3_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[14]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    uut_rg_stage3_reg[14]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                 -3.855    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 5.561ns (42.392%)  route 7.557ns (57.608%))
  Logic Levels:           20  (CARRY4=8 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[20]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.367    14.925 r  uut_rg_stage3[20]_i_1/O
                         net (fo=8, unplaced)         0.647    15.572    uut_rg_stage3[20]_i_1_n_0
                         FDRE                                         r  uut_rg_stage3_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[15]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    uut_rg_stage3_reg[15]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                 -3.855    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 uut_int_div_rg_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage3_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.118ns  (logic 5.561ns (42.392%)  route 7.557ns (57.608%))
  Logic Levels:           20  (CARRY4=8 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_int_div_rg_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  uut_int_div_rg_state_reg[1]/Q
                         net (fo=36, unplaced)        0.880     3.812    uut_int_div_rg_state[1]
                                                                      f  uut_int_div_rg_inter_stage[82]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.107 f  uut_int_div_rg_inter_stage[82]_i_3/O
                         net (fo=22, unplaced)        0.511     4.618    uut_int_div_rg_inter_stage[82]_i_3_n_0
                                                                      f  uut_int_div_rg_inter_stage[82]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  uut_int_div_rg_inter_stage[82]_i_1/O
                         net (fo=186, unplaced)       0.564     5.306    uut_int_div_rg_inter_stage[82]_i_1_n_0
                                                                      r  uut_int_div_rg_inter_stage[34]_i_26/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.430 r  uut_int_div_rg_inter_stage[34]_i_26/O
                         net (fo=9, unplaced)         0.490     5.920    uut_int_div_rg_inter_stage[34]_i_26_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_17/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.044 r  uut_int_div_rg_inter_stage[35]_i_17/O
                         net (fo=1, unplaced)         0.334     6.378    uut_int_div_rg_inter_stage[35]_i_17_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.928 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.928    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.045    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     7.162    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.493 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     7.925    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     8.232 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     8.716    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.840 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     9.310    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.830 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     9.830    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.161 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476    10.637    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307    10.944 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430    11.374    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.498 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467    11.965    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.089 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    12.556    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.680 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    13.199    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    13.315 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    13.315    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    13.891 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    13.891    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    14.172 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    14.558    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[20]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.367    14.925 r  uut_rg_stage3[20]_i_1/O
                         net (fo=8, unplaced)         0.647    15.572    uut_rg_stage3[20]_i_1_n_0
                         FDRE                                         r  uut_rg_stage3_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[16]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_R)       -0.557    11.717    uut_rg_stage3_reg[16]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                         -15.572    
  -------------------------------------------------------------------
                         slack                                 -3.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[0]
                         FDRE                                         r  uut_rg_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[58]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[58]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[10]
                         FDRE                                         r  uut_rg_stage2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[59]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[59]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[11]
                         FDRE                                         r  uut_rg_stage2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[60]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[60]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[12]
                         FDRE                                         r  uut_rg_stage2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[61]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[61]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[13]
                         FDRE                                         r  uut_rg_stage2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[62]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[14]
                         FDRE                                         r  uut_rg_stage2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[63]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[15]
                         FDRE                                         r  uut_rg_stage2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[64]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[64]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[16]
                         FDRE                                         r  uut_rg_stage2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[65]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[17]
                         FDRE                                         r  uut_rg_stage2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_rg_stage1_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_rg_stage2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[66]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage1_reg[66]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_rg_stage2$D_IN[18]
                         FDRE                                         r  uut_rg_stage2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage2_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_rg_stage2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[43]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[44]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[45]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[46]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                uut_int_div_rg_inter_stage_reg[51]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[51]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[52]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[33]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[35]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[43]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[44]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[45]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[46]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[51]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                uut_int_div_rg_inter_stage_reg[52]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            RDY_final_result_
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.335ns  (logic 3.729ns (69.900%)  route 1.606ns (30.100%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      f  RDY_final_result__OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.898 r  RDY_final_result__OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    RDY_final_result__OBUF
                                                                      r  RDY_final_result__OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.335 r  RDY_final_result__OBUF_inst/O
                         net (fo=0)                   0.000     5.335    RDY_final_result_
                                                                      r  RDY_final_result_ (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            RDY_final_result_
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.338     0.539    EN_flush_IBUF
                                                                      f  RDY_final_result__OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.584 r  RDY_final_result__OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.338     0.922    RDY_final_result__OBUF
                                                                      r  RDY_final_result__OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  RDY_final_result__OBUF_inst/O
                         net (fo=0)                   0.000     2.073    RDY_final_result_
                                                                      r  RDY_final_result_ (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[10]
                                                                      r  final_result__OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[10]
                                                                      r  final_result_[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[11]
                                                                      r  final_result__OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[11]
                                                                      r  final_result_[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[12]
                                                                      r  final_result__OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[12]
                                                                      r  final_result_[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[13]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[13]
                                                                      r  final_result__OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[13]
                                                                      r  final_result_[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[14]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[14]
                                                                      r  final_result__OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[14]
                                                                      r  final_result_[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[15]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[15]
                                                                      r  final_result__OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[15]
                                                                      r  final_result_[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[16]
                                                                      r  final_result__OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[16]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[16]
                                                                      r  final_result_[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[17]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[17]
                                                                      r  final_result__OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[17]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[17]
                                                                      r  final_result_[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[18]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[18]
                                                                      r  final_result__OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[18]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[18]
                                                                      r  final_result_[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 6.261ns (48.415%)  route 6.671ns (51.585%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_rg_stage3_reg[44]/Q
                         net (fo=1, unplaced)         0.763     3.695    uut_rg_stage3_reg_n_0_[44]
                                                                      r  final_result__OBUF[0]_inst_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.990 r  final_result__OBUF[0]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     4.439    final_result__OBUF[0]_inst_i_7_n_0
                                                                      r  final_result__OBUF[0]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.563 r  final_result__OBUF[0]_inst_i_4/O
                         net (fo=1, unplaced)         0.732     5.295    final_result__OBUF[0]_inst_i_4_n_0
                                                                      r  final_result__OBUF[0]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  final_result__OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460     5.879    final_result__OBUF[0]_inst_i_3_n_0
                                                                      r  final_result__OBUF[0]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.003 r  final_result__OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     6.470    x__h12058
                                                                      r  final_result__OBUF[8]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  final_result__OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.449     7.043    IF_uut_rg_stage3_67_BITS_4_TO_2_95_EQ_0b0_96_T_ETC___d312
                                                                      r  final_result__OBUF[8]_inst_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.167 r  final_result__OBUF[8]_inst_i_6/O
                         net (fo=1, unplaced)         0.000     7.167    final_result__OBUF[8]_inst_i_6_n_0
                                                                      r  final_result__OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.680 r  final_result__OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.680    final_result__OBUF[8]_inst_i_2_n_0
                                                                      r  final_result__OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.797 r  final_result__OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.797    final_result__OBUF[12]_inst_i_2_n_0
                                                                      r  final_result__OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.914 r  final_result__OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.914    final_result__OBUF[16]_inst_i_2_n_0
                                                                      r  final_result__OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  final_result__OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.031    final_result__OBUF[20]_inst_i_2_n_0
                                                                      r  final_result__OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  final_result__OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     8.148    final_result__OBUF[24]_inst_i_2_n_0
                                                                      r  final_result__OBUF[26]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.265 r  final_result__OBUF[26]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.265    final_result__OBUF[26]_inst_i_3_n_0
                                                                      r  final_result__OBUF[32]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     8.546 r  final_result__OBUF[32]_inst_i_4/CO[0]
                         net (fo=9, unplaced)         0.352     8.898    _theResult_____4__h11701[24]
                                                                      r  final_result__OBUF[32]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.367     9.265 r  final_result__OBUF[32]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     9.746    final_result__OBUF[32]_inst_i_3_n_0
                                                                      r  final_result__OBUF[35]_inst_i_5/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.870 r  final_result__OBUF[35]_inst_i_5/O
                         net (fo=1, unplaced)         0.419    10.289    final_result__OBUF[35]_inst_i_5_n_0
                                                                      r  final_result__OBUF[35]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.413 f  final_result__OBUF[35]_inst_i_3/O
                         net (fo=15, unplaced)        0.502    10.915    IF_uut_rg_stage3_67_BIT_7_23_OR_IF_NOT_uut_rg__ETC___d3441
                                                                      f  final_result__OBUF[26]_inst_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    11.031 r  final_result__OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    11.825    final_result__OBUF[26]_inst_i_2_n_0
                                                                      r  final_result__OBUF[19]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.949 r  final_result__OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    12.752    final_result__OBUF[19]
                                                                      r  final_result__OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    15.386 r  final_result__OBUF[19]_inst/O
                         net (fo=0)                   0.000    15.386    final_result_[19]
                                                                      r  final_result_[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_rg_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.828%)  route 0.470ns (25.172%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.957    uut_rg_stage3_reg_n_0_[0]
                                                                      f  final_result__OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.055 r  final_result__OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.393    final_result__OBUF[4]
                                                                      r  final_result__OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.544 r  final_result__OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.544    final_result_[4]
                                                                      r  final_result_[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.399ns (74.034%)  route 0.491ns (25.966%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[10]/Q
                         net (fo=13, unplaced)        0.152     0.978    uut_rg_stage3_reg_n_0_[10]
                                                                      f  final_result__OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.079 r  final_result__OBUF[36]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.417    final_result__OBUF[36]
                                                                      r  final_result__OBUF[36]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.568 r  final_result__OBUF[36]_inst/O
                         net (fo=0)                   0.000     2.568    final_result_[36]
                                                                      r  final_result_[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.399ns (74.034%)  route 0.491ns (25.966%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[10]/Q
                         net (fo=13, unplaced)        0.152     0.978    uut_rg_stage3_reg_n_0_[10]
                                                                      f  final_result__OBUF[3]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.079 r  final_result__OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.417    final_result__OBUF[3]
                                                                      r  final_result__OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.568 r  final_result__OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.568    final_result_[3]
                                                                      r  final_result_[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_handler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_final_result_
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.396ns (71.686%)  route 0.551ns (28.314%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_state_handler_reg[0]/Q
                         net (fo=7, unplaced)         0.213     1.038    uut_rg_state_handler[0]
                                                                      r  RDY_final_result__OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.136 r  RDY_final_result__OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.475    RDY_final_result__OBUF
                                                                      r  RDY_final_result__OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.626 r  RDY_final_result__OBUF_inst/O
                         net (fo=0)                   0.000     2.626    RDY_final_result_
                                                                      r  RDY_final_result_ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.397ns (71.469%)  route 0.558ns (28.531%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[10]/Q
                         net (fo=13, unplaced)        0.219     1.045    uut_rg_stage3_reg_n_0_[10]
                                                                      f  final_result__OBUF[1]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.099     1.144 r  final_result__OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.482    final_result__OBUF[1]
                                                                      r  final_result__OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.633 r  final_result__OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.633    final_result_[1]
                                                                      r  final_result_[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.395ns (69.098%)  route 0.624ns (30.902%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage3_reg[8]/Q
                         net (fo=2, unplaced)         0.285     1.111    uut_rg_stage3_reg_n_0_[8]
                                                                      r  final_result__OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.097     1.208 r  final_result__OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.546    final_result__OBUF[0]
                                                                      r  final_result__OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.697 r  final_result__OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.697    final_result_[0]
                                                                      r  final_result_[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.396ns (68.612%)  route 0.639ns (31.388%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_stage3_reg[9]/Q
                         net (fo=11, unplaced)        0.300     1.126    p_3_in
                                                                      f  final_result__OBUF[2]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.224 r  final_result__OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.562    final_result__OBUF[2]
                                                                      r  final_result__OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.713 r  final_result__OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.713    final_result_[2]
                                                                      r  final_result_[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.541%)  route 0.641ns (31.459%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage3_reg[11]/Q
                         net (fo=14, unplaced)        0.302     1.128    uut_rg_stage3_reg_n_0_[11]
                                                                      r  final_result__OBUF[29]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.226 r  final_result__OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    final_result__OBUF[29]
                                                                      r  final_result__OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  final_result__OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.715    final_result_[29]
                                                                      r  final_result_[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.541%)  route 0.641ns (31.459%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage3_reg[11]/Q
                         net (fo=14, unplaced)        0.302     1.128    uut_rg_stage3_reg_n_0_[11]
                                                                      r  final_result__OBUF[30]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.226 r  final_result__OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    final_result__OBUF[30]
                                                                      r  final_result__OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  final_result__OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.715    final_result_[30]
                                                                      r  final_result_[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.541%)  route 0.641ns (31.459%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_rg_stage3_reg[11]/Q
                         net (fo=14, unplaced)        0.302     1.128    uut_rg_stage3_reg_n_0_[11]
                                                                      r  final_result__OBUF[33]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.226 r  final_result__OBUF[33]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    final_result__OBUF[33]
                                                                      r  final_result__OBUF[33]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  final_result__OBUF[33]_inst/O
                         net (fo=0)                   0.000     2.715    final_result_[33]
                                                                      r  final_result_[33] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           504 Endpoints
Min Delay           504 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.498ns  (logic 7.161ns (49.394%)  route 7.337ns (50.606%))
  Logic Levels:           25  (CARRY4=10 IBUF=1 LUT2=1 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    12.879 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    12.879    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.412 r  uut_rg_stage3_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.412    uut_rg_stage3_reg[16]_i_2_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.743 r  uut_rg_stage3_reg[20]_i_4/O[3]
                         net (fo=1, unplaced)         0.448    14.191    _theResult___snd_fst__h11577[7]
                                                                      r  uut_rg_stage3[20]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.307    14.498 r  uut_rg_stage3[20]_i_2/O
                         net (fo=1, unplaced)         0.000    14.498    uut_rg_stage3$D_IN[20]
                         FDRE                                         r  uut_rg_stage3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[20]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.421ns  (logic 7.080ns (49.096%)  route 7.341ns (50.904%))
  Logic Levels:           25  (CARRY4=10 IBUF=1 LUT2=1 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    12.879 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    12.879    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.412 r  uut_rg_stage3_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.412    uut_rg_stage3_reg[16]_i_2_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.668 r  uut_rg_stage3_reg[20]_i_4/O[2]
                         net (fo=1, unplaced)         0.452    14.120    _theResult___snd_fst__h11577[6]
                                                                      r  uut_rg_stage3[19]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301    14.421 r  uut_rg_stage3[19]_i_1/O
                         net (fo=1, unplaced)         0.000    14.421    uut_rg_stage3$D_IN[19]
                         FDRE                                         r  uut_rg_stage3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[19]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.367ns  (logic 7.166ns (49.879%)  route 7.201ns (50.121%))
  Logic Levels:           25  (CARRY4=10 IBUF=1 LUT2=1 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    12.879 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    12.879    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.412 r  uut_rg_stage3_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.412    uut_rg_stage3_reg[16]_i_2_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.749 r  uut_rg_stage3_reg[20]_i_4/O[1]
                         net (fo=1, unplaced)         0.312    14.061    _theResult___snd_fst__h11577[5]
                                                                      r  uut_rg_stage3[18]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.306    14.367 r  uut_rg_stage3[18]_i_1/O
                         net (fo=1, unplaced)         0.000    14.367    uut_rg_stage3$D_IN[18]
                         FDRE                                         r  uut_rg_stage3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[18]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.277ns  (logic 6.940ns (48.611%)  route 7.337ns (51.389%))
  Logic Levels:           24  (CARRY4=9 IBUF=1 LUT2=1 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    12.879 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    12.879    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.522 r  uut_rg_stage3_reg[16]_i_2/O[3]
                         net (fo=1, unplaced)         0.448    13.970    _theResult___snd_fst__h11577[3]
                                                                      r  uut_rg_stage3[16]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.307    14.277 r  uut_rg_stage3[16]_i_1/O
                         net (fo=1, unplaced)         0.000    14.277    uut_rg_stage3$D_IN[16]
                         FDRE                                         r  uut_rg_stage3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[16]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.250ns  (logic 7.050ns (49.475%)  route 7.200ns (50.525%))
  Logic Levels:           25  (CARRY4=10 IBUF=1 LUT2=1 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    12.879 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    12.879    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.412 r  uut_rg_stage3_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    13.412    uut_rg_stage3_reg[16]_i_2_n_0
                                                                      r  uut_rg_stage3_reg[20]_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.644 r  uut_rg_stage3_reg[20]_i_4/O[0]
                         net (fo=1, unplaced)         0.311    13.955    _theResult___snd_fst__h11577[4]
                                                                      r  uut_rg_stage3[17]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295    14.250 r  uut_rg_stage3[17]_i_1/O
                         net (fo=1, unplaced)         0.000    14.250    uut_rg_stage3$D_IN[17]
                         FDRE                                         r  uut_rg_stage3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[17]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.210ns  (logic 6.869ns (48.340%)  route 7.341ns (51.660%))
  Logic Levels:           24  (CARRY4=9 IBUF=1 LUT2=1 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    12.879 r  uut_rg_stage3[16]_i_6/O
                         net (fo=1, unplaced)         0.000    12.879    uut_rg_stage3[16]_i_6_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.457 r  uut_rg_stage3_reg[16]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.909    _theResult___snd_fst__h11577[2]
                                                                      r  uut_rg_stage3[15]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.301    14.210 r  uut_rg_stage3[15]_i_1/O
                         net (fo=1, unplaced)         0.000    14.210    uut_rg_stage3$D_IN[15]
                         FDRE                                         r  uut_rg_stage3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[15]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.924ns  (logic 6.723ns (48.285%)  route 7.201ns (51.715%))
  Logic Levels:           24  (CARRY4=9 IBUF=1 LUT2=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.367    12.879 r  uut_rg_stage3[16]_i_7/O
                         net (fo=1, unplaced)         0.000    12.879    uut_rg_stage3[16]_i_7_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.306 r  uut_rg_stage3_reg[16]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    13.618    _theResult___snd_fst__h11577[1]
                                                                      r  uut_rg_stage3[14]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.306    13.924 r  uut_rg_stage3[14]_i_1/O
                         net (fo=1, unplaced)         0.000    13.924    uut_rg_stage3$D_IN[14]
                         FDRE                                         r  uut_rg_stage3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[14]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.737ns  (logic 6.537ns (47.588%)  route 7.200ns (52.412%))
  Logic Levels:           24  (CARRY4=9 IBUF=1 LUT2=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[16]_i_7/I1
                         LUT4 (Prop_lut4_I1_O)        0.367    12.879 r  uut_rg_stage3[16]_i_7/O
                         net (fo=1, unplaced)         0.000    12.879    uut_rg_stage3[16]_i_7_n_0
                                                                      r  uut_rg_stage3_reg[16]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.131 r  uut_rg_stage3_reg[16]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    13.442    _theResult___snd_fst__h11577[0]
                                                                      r  uut_rg_stage3[13]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295    13.737 r  uut_rg_stage3[13]_i_1/O
                         net (fo=1, unplaced)         0.000    13.737    uut_rg_stage3$D_IN[13]
                         FDRE                                         r  uut_rg_stage3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[13]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.526ns  (logic 5.990ns (44.286%)  route 7.536ns (55.714%))
  Logic Levels:           22  (CARRY4=8 IBUF=1 LUT2=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[20]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.367    12.879 r  uut_rg_stage3[20]_i_1/O
                         net (fo=8, unplaced)         0.647    13.526    uut_rg_stage3[20]_i_1_n_0
                         FDRE                                         r  uut_rg_stage3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[13]/C

Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            uut_rg_stage3_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.526ns  (logic 5.990ns (44.286%)  route 7.536ns (55.714%))
  Logic Levels:           22  (CARRY4=8 IBUF=1 LUT2=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      r  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  EN_flush_IBUF_inst/O
                         net (fo=40, unplaced)        0.803     1.774    EN_flush_IBUF
                                                                      r  uut_rg_stage2[18]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.898 r  uut_rg_stage2[18]_i_2/O
                         net (fo=1, unplaced)         0.449     2.347    uut_rg_stage2[18]_i_2_n_0
                                                                      r  uut_rg_stage2[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.471 f  uut_rg_stage2[18]_i_1/O
                         net (fo=194, unplaced)       0.565     3.036    WILL_FIRE_RL_uut_rl_stage2
                                                                      f  uut_int_div_rg_inter_stage[34]_i_25/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  uut_int_div_rg_inter_stage[34]_i_25/O
                         net (fo=6, unplaced)         0.481     3.641    uut_int_div_rg_inter_stage[34]_i_25_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.765 r  uut_int_div_rg_inter_stage[35]_i_16/O
                         net (fo=2, unplaced)         0.460     4.225    uut_int_div_rg_inter_stage[35]_i_16_n_0
                                                                      r  uut_int_div_rg_inter_stage[35]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.349 r  uut_int_div_rg_inter_stage[35]_i_20/O
                         net (fo=1, unplaced)         0.000     4.349    uut_int_div_rg_inter_stage[35]_i_20_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[35]_i_5/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.882 r  uut_int_div_rg_inter_stage_reg[35]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.882    uut_int_div_rg_inter_stage_reg[35]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[39]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.999 r  uut_int_div_rg_inter_stage_reg[39]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.999    uut_int_div_rg_inter_stage_reg[39]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[43]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.116 r  uut_int_div_rg_inter_stage_reg[43]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.116    uut_int_div_rg_inter_stage_reg[43]_i_5_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[47]_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.447 r  uut_int_div_rg_inter_stage_reg[47]_i_5/O[3]
                         net (fo=2, unplaced)         0.432     5.879    ab36_BITS_84_TO_2_BITS_54_TO_0_CONCAT_0_MINUS__ETC__q3[47]
                                                                      r  uut_int_div_rg_inter_stage[47]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.307     6.186 r  uut_int_div_rg_inter_stage[47]_i_3/O
                         net (fo=7, unplaced)         0.484     6.670    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q4[20]
                                                                      r  uut_int_div_rg_inter_stage[55]_i_24/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.794 r  uut_int_div_rg_inter_stage[55]_i_24/O
                         net (fo=1, unplaced)         0.470     7.264    uut_int_div_rg_inter_stage[55]_i_24_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.784 r  uut_int_div_rg_inter_stage_reg[55]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     7.784    uut_int_div_rg_inter_stage_reg[55]_i_8_n_0
                                                                      r  uut_int_div_rg_inter_stage_reg[55]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.115 r  uut_int_div_rg_inter_stage_reg[55]_i_3/O[3]
                         net (fo=5, unplaced)         0.476     8.591    IF_IF_uut_int_div_wfn_divide_step_arg_whas__3__ETC__q60_out[55]
                                                                      r  uut_rg_stage3[76]_i_35/I4
                         LUT6 (Prop_lut6_I4_O)        0.307     8.898 f  uut_rg_stage3[76]_i_35/O
                         net (fo=2, unplaced)         0.430     9.328    uut_rg_stage3[76]_i_35_n_0
                                                                      f  uut_rg_stage3[76]_i_22/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     9.452 r  uut_rg_stage3[76]_i_22/O
                         net (fo=3, unplaced)         0.467     9.919    uut_rg_stage3[76]_i_22_n_0
                                                                      r  uut_rg_stage3[76]_i_10/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.043 r  uut_rg_stage3[76]_i_10/O
                         net (fo=3, unplaced)         0.467    10.510    uut_rg_stage3[76]_i_10_n_0
                                                                      r  uut_rg_stage3[77]_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.634 r  uut_rg_stage3[77]_i_14/O
                         net (fo=30, unplaced)        0.519    11.153    uut_rg_stage3[77]_i_14_n_0
                                                                      r  uut_rg_stage3[77]_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.116    11.269 r  uut_rg_stage3[77]_i_30/O
                         net (fo=1, unplaced)         0.000    11.269    uut_rg_stage3[77]_i_30_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_15/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    11.845 r  uut_rg_stage3_reg[77]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    11.845    uut_rg_stage3_reg[77]_i_15_n_0
                                                                      r  uut_rg_stage3_reg[77]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.126 r  uut_rg_stage3_reg[77]_i_8/CO[0]
                         net (fo=37, unplaced)        0.386    12.512    INV_1_MINUS_uut_rg_stage2_24_BITS_18_TO_9_25_2_ETC___d190
                                                                      r  uut_rg_stage3[20]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.367    12.879 r  uut_rg_stage3[20]_i_1/O
                         net (fo=8, unplaced)         0.647    13.526    uut_rg_stage3[20]_i_1_n_0
                         FDRE                                         r  uut_rg_stage3_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage3_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[0]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[10]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[11]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[12]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[13]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[14]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[15]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[16]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[17]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_rg_stage1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=70, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_rg_stage1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=249, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_stage1_reg[18]/C





