verilog work "Seven_segment.v"
