<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="xilinx.com" name="zcu1285" display_name="Xilinx Zynq UltraScale+ RFSoC ZCU1285 Characterization Kit" url="www.xilinx.com/zcu1285" preset_file="preset.xml" supports_ced="false">
<images>
    <image name="zcu1285_board.jpeg" display_name="ZCU1285 Characterization Kit" sub_type="board">
      <description>ZCU1285 Board Image</description>
    </image>
  </images>
  <compatible_board_revisions>
	<revision id="0">2.0</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>Xilinx Zynq UltraScale+ RFSoC ZCU1285 Characterization Kit</description>
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  <jumpers>
  </jumpers>
  <components>   
     
  
  
    <component name="part0" display_name="Zynq UltraScale+ RFSoC ZCU1285" type="fpga" part_name="xczu39dr-ffvf1760-2-i" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com/zcu1285">
      <description>FPGA part on the board</description>
	  
      <interfaces>
      
	    <interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
          </preferred_ips>
        </interface>
		
	   <!--  <interface mode="slave" name="user_si570_sysclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="user_si570_sysclk">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_si570_sysclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_sysclk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_si570_sysclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_sysclk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> -->
	
		
	    <interface mode="master" name="uart2_pl" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart2_pl" preset_proc="uart2_pl_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="uart2_PL_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="uart2_PL_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	
		
	  <!--   <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <parameters>
            <parameter name="rst_polarity" value="1"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CPU_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> -->
		
	    <interface mode="master" name="user_switches" type="xilinx.com:interface:gpio_rtl:1.0" of_component="user_switches" preset_proc="user_switches_preset">
          <description>User Switches(8-position)</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="user_switches_tri_i" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="USER_SW0"/>
                <pin_map port_index="1" component_pin="USER_SW1"/>
                <pin_map port_index="2" component_pin="USER_SW2"/>
                <pin_map port_index="3" component_pin="USER_SW3"/>
				<pin_map port_index="4" component_pin="USER_SW4"/>
                <pin_map port_index="5" component_pin="USER_SW5"/>
                <pin_map port_index="6" component_pin="USER_SW6"/>
                <pin_map port_index="7" component_pin="USER_SW7"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="master" name="app_leds" type="xilinx.com:interface:gpio_rtl:1.0" of_component="app_leds" preset_proc="app_leds_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="app_leds_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="APP_0_LS"/>
                <pin_map port_index="1" component_pin="APP_1_LS"/>
                <pin_map port_index="2" component_pin="APP_2_LS"/>
                <pin_map port_index="3" component_pin="APP_3_LS"/>
                <pin_map port_index="4" component_pin="APP_4_LS"/>
                <pin_map port_index="5" component_pin="APP_5_LS"/>
                <pin_map port_index="6" component_pin="APP_6_LS"/>
                <pin_map port_index="7" component_pin="APP_7_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
<!-- 		<interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri" dir="in" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_SW_C"/>
                <pin_map port_index="1" component_pin="GPIO_SW_W"/>
                <pin_map port_index="2" component_pin="GPIO_SW_S"/>
                <pin_map port_index="3" component_pin="GPIO_SW_E"/>
                <pin_map port_index="4" component_pin="GPIO_SW_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>  -->
      </interfaces>
	  
    </component>
	
    <component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>

<!-- 	<component name="user_si570_sysclk" display_name="User Programmable differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5341B" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>SI570 based User programmable differential 300 MHz Clock. Can be used for DDR4 input system clock</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
    </component> -->


    <component name="uart2_pl" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2108" vendor="SiliconLabs">
      <description>PL UART </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>
	
<!--     <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset" part_name="TL3301EP100QG" vendor="ESwitch">
      <description>CPU Reset Push Button, Active High</description>
    </component> -->
	
    <component name="user_switches" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA08H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>DIP Switches 7 to 0</description>
    </component>

    <component name="app_leds" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 7 downto 0, Active High</description>
    </component>

<!--     <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EF100QG" vendor="ESwitch">
      <description>Push Buttons, C W E S N, Active High</description>
    </component> -->
	
    </components>
	
  <jtag_chains>
  
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  
  <connections>
  
	<connection name="part0_uart2_pl" component1="part0" component2="uart2_pl">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	
    <connection name="part0_dip_switches_8bits" component1="part0" component2="dip_switches_8bits">
      <connection_map name="part0_dip_switches_8bits_1" typical_delay="5" c1_st_index="2" c1_end_index="9" c2_st_index="0" c2_end_index="7"/>
    </connection>
	
    <connection name="part0_app_leds" component1="part0" component2="app_leds">
      <connection_map name="part0_app_leds_1" typical_delay="5" c1_st_index="10" c1_end_index="17" c2_st_index="0" c2_end_index="7"/>
    </connection>
	
	</connections>


</board>

