Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/altera/14.1/quartus/bin64/
Quartus sim root      :  c:/altera/14.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  PROJETO_1.vho
Sim SDF file          :  PROJETO_1__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/14.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File PROJETO_1_run_msim_gate_vhdl.do already exists - backing up current file as PROJETO_1_run_msim_gate_vhdl.do.bak6
Probing transcript
ModelSim-Altera Info: # Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do PROJETO_1_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
ModelSim-Altera Info: # vmap -modelsim_quiet work gate_work 
ModelSim-Altera Info: # Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {PROJETO_1.vho}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
ModelSim-Altera Info: # Start time: 16:41:08 on Oct 20,2018
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work PROJETO_1.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Loading package altera_lnsim_components
ModelSim-Altera Info: # -- Loading package cyclonev_atom_pack
ModelSim-Altera Info: # -- Loading package cyclonev_components
ModelSim-Altera Info: # -- Compiling entity CPU
ModelSim-Altera Info: # -- Compiling architecture structure of CPU
ModelSim-Altera Info: # End time: 16:41:09 on Oct 20,2018, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
Info: NativeLink simulation flow was successful
