Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: VGA7SegDisplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA7SegDisplay.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA7SegDisplay"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : VGA7SegDisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\song\jjsong\ece333\ece333spring2015\lectures2015spring\lecture22SevenSegVGA\VGA7SegDisplay\VGA7SegDisplay.v" into library work
Parsing module <VGA7SegDisplay>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VGA7SegDisplay>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA7SegDisplay>.
    Related source file is "C:\Users\song\jjsong\ece333\ece333spring2015\lectures2015spring\lecture22SevenSegVGA\VGA7SegDisplay\VGA7SegDisplay.v".
        SegmentWidth = 10'b0000010100
        SegmentHeight = 10'b0000011100
        lineWidth = 10'b0000000100
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT> created at line 20.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_8_OUT> created at line 20.
    Found 10-bit subtractor for signal <digitXPosition[9]_GND_1_o_sub_11_OUT> created at line 21.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_14_OUT> created at line 21.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_18_OUT> created at line 21.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_30_OUT> created at line 22.
    Found 10-bit subtractor for signal <digitYPosition[9]_GND_1_o_sub_38_OUT> created at line 23.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_45_OUT> created at line 24.
    Found 11-bit adder for signal <n0135[10:0]> created at line 20.
    Found 11-bit adder for signal <n0137[10:0]> created at line 20.
    Found 11-bit adder for signal <n0139[10:0]> created at line 20.
    Found 11-bit adder for signal <n0141[10:0]> created at line 21.
    Found 12-bit adder for signal <n0122> created at line 22.
    Found 11-bit adder for signal <n0145[10:0]> created at line 22.
    Found 11-bit adder for signal <n0130> created at line 26.
    Found 11-bit adder for signal <n0133> created at line 26.
    Found 1-bit 13-to-1 multiplexer for signal <digitpixel> created at line 29.
    Found 10-bit comparator lessequal for signal <n0001> created at line 20
    Found 32-bit comparator lessequal for signal <n0005> created at line 20
    Found 10-bit comparator lessequal for signal <n0008> created at line 20
    Found 32-bit comparator lessequal for signal <n0013> created at line 20
    Found 10-bit comparator lessequal for signal <n0017> created at line 21
    Found 32-bit comparator lessequal for signal <n0020> created at line 21
    Found 32-bit comparator lessequal for signal <n0026> created at line 21
    Found 12-bit comparator lessequal for signal <n0030> created at line 22
    Found 32-bit comparator lessequal for signal <n0035> created at line 22
    Found 10-bit comparator lessequal for signal <n0039> created at line 23
    Found 10-bit comparator lessequal for signal <n0043> created at line 24
    Found 32-bit comparator lessequal for signal <n0046> created at line 24
    Found 11-bit comparator lessequal for signal <n0055> created at line 26
    Found 11-bit comparator lessequal for signal <n0059> created at line 26
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGA7SegDisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 10-bit subtractor                                     : 2
 11-bit adder                                          : 7
 12-bit adder                                          : 1
 12-bit subtractor                                     : 6
# Comparators                                          : 14
 10-bit comparator lessequal                           : 5
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 6
# Multiplexers                                         : 1
 1-bit 13-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 10-bit subtractor                                     : 2
 11-bit adder                                          : 6
 12-bit adder                                          : 2
 12-bit subtractor                                     : 5
# Comparators                                          : 14
 10-bit comparator lessequal                           : 5
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 6
# Multiplexers                                         : 1
 1-bit 13-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGA7SegDisplay> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA7SegDisplay, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA7SegDisplay.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 311
#      GND                         : 1
#      INV                         : 7
#      LUT2                        : 9
#      LUT3                        : 12
#      LUT4                        : 135
#      LUT5                        : 39
#      LUT6                        : 38
#      MUXCY                       : 68
#      MUXF7                       : 1
#      VCC                         : 1
# IO Buffers                       : 45
#      IBUF                        : 44
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  240  out of   9112     2%  
    Number used as Logic:               240  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    240
   Number with an unused Flip Flop:     240  out of    240   100%  
   Number with an unused LUT:             0  out of    240     0%  
   Number of fully used LUT-FF pairs:     0  out of    240     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  45  out of    232    19%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 14.114ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16311 / 1
-------------------------------------------------------------------------
Delay:               14.114ns (Levels of Logic = 13)
  Source:            digitYPosition<0> (PAD)
  Destination:       digitpixel (PAD)

  Data Path: digitYPosition<0> to digitpixel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.401  digitYPosition_0_IBUF (Msub_GND_1_o_GND_1_o_sub_30_OUT_cy<0>)
     LUT4:I0->O            5   0.203   1.059  Msub_GND_1_o_GND_1_o_sub_8_OUT1_xor<9>121 (Msub_GND_1_o_GND_1_o_sub_8_OUT1_xor<9>12)
     LUT6:I1->O            2   0.203   0.864  Msub_GND_1_o_GND_1_o_sub_8_OUT1_xor<7>11 (GND_1_o_GND_1_o_sub_8_OUT<7>)
     LUT4:I0->O            0   0.203   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_9_o_lutdi3 (Mcompar_GND_1_o_GND_1_o_LessThan_9_o_lutdi3)
     MUXCY:DI->O           1   0.339   0.684  Mcompar_GND_1_o_GND_1_o_LessThan_9_o_cy<3> (Mcompar_GND_1_o_GND_1_o_LessThan_9_o_cy<3>)
     LUT6:I4->O            2   0.203   0.617  Mcompar_GND_1_o_GND_1_o_LessThan_9_o_cy<4> (GND_1_o_GND_1_o_LessThan_9_o)
     LUT4:I3->O            3   0.205   0.755  segmentA_segmentF_OR_33_o11 (segmentA_segmentF_OR_33_o1)
     LUT6:I4->O            4   0.203   0.788  segmentA_segmentG_OR_10_o11 (segmentA_segmentG_OR_10_o1)
     LUT6:I4->O            1   0.203   0.684  segmentA_segmentG_OR_26_o1 (segmentA_segmentG_OR_26_o)
     LUT6:I4->O            1   0.203   0.000  Mmux_digitpixel_6 (Mmux_digitpixel_6)
     MUXF7:I1->O           1   0.140   0.580  Mmux_digitpixel_5_f7 (Mmux_digitpixel_5_f7)
     LUT6:I5->O            1   0.205   0.579  digit<3>3 (digitpixel_OBUF)
     OBUF:I->O                 2.571          digitpixel_OBUF (digitpixel)
    ----------------------------------------
    Total                     14.114ns (6.103ns logic, 8.011ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.19 secs
 
--> 

Total memory usage is 260388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

