#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014128684ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000141286e1580 .scope module, "layer2_discriminator_tb" "layer2_discriminator_tb" 3 3;
 .timescale -9 -12;
v000001412872fd40_0 .var "clk", 0 0;
v000001412872f660_0 .net "done", 0 0, v000001412872fde0_0;  1 drivers
v000001412872f5c0_0 .var/s "flat_input", 2047 0;
v000001412872e9e0_0 .net/s "flat_output", 511 0, v000001412872e800_0;  1 drivers
v000001412872e940_0 .var/i "i_pack", 31 0;
v00000141287301a0 .array/s "inputs", 127 0, 15 0;
v000001412872e580_0 .var/i "k", 31 0;
v000001412872ff20_0 .var/i "m", 31 0;
v000001412872f840_0 .var "rst", 0 0;
v000001412872ee40_0 .var "start", 0 0;
E_0000014128701e80 .event anyedge, v000001412872fde0_0;
E_0000014128701c00 .event posedge, v000001412872fe80_0;
v00000141287301a0_0 .array/port v00000141287301a0, 0;
v00000141287301a0_1 .array/port v00000141287301a0, 1;
v00000141287301a0_2 .array/port v00000141287301a0, 2;
v00000141287301a0_3 .array/port v00000141287301a0, 3;
E_0000014128701c80/0 .event anyedge, v00000141287301a0_0, v00000141287301a0_1, v00000141287301a0_2, v00000141287301a0_3;
v00000141287301a0_4 .array/port v00000141287301a0, 4;
v00000141287301a0_5 .array/port v00000141287301a0, 5;
v00000141287301a0_6 .array/port v00000141287301a0, 6;
v00000141287301a0_7 .array/port v00000141287301a0, 7;
E_0000014128701c80/1 .event anyedge, v00000141287301a0_4, v00000141287301a0_5, v00000141287301a0_6, v00000141287301a0_7;
v00000141287301a0_8 .array/port v00000141287301a0, 8;
v00000141287301a0_9 .array/port v00000141287301a0, 9;
v00000141287301a0_10 .array/port v00000141287301a0, 10;
v00000141287301a0_11 .array/port v00000141287301a0, 11;
E_0000014128701c80/2 .event anyedge, v00000141287301a0_8, v00000141287301a0_9, v00000141287301a0_10, v00000141287301a0_11;
v00000141287301a0_12 .array/port v00000141287301a0, 12;
v00000141287301a0_13 .array/port v00000141287301a0, 13;
v00000141287301a0_14 .array/port v00000141287301a0, 14;
v00000141287301a0_15 .array/port v00000141287301a0, 15;
E_0000014128701c80/3 .event anyedge, v00000141287301a0_12, v00000141287301a0_13, v00000141287301a0_14, v00000141287301a0_15;
v00000141287301a0_16 .array/port v00000141287301a0, 16;
v00000141287301a0_17 .array/port v00000141287301a0, 17;
v00000141287301a0_18 .array/port v00000141287301a0, 18;
v00000141287301a0_19 .array/port v00000141287301a0, 19;
E_0000014128701c80/4 .event anyedge, v00000141287301a0_16, v00000141287301a0_17, v00000141287301a0_18, v00000141287301a0_19;
v00000141287301a0_20 .array/port v00000141287301a0, 20;
v00000141287301a0_21 .array/port v00000141287301a0, 21;
v00000141287301a0_22 .array/port v00000141287301a0, 22;
v00000141287301a0_23 .array/port v00000141287301a0, 23;
E_0000014128701c80/5 .event anyedge, v00000141287301a0_20, v00000141287301a0_21, v00000141287301a0_22, v00000141287301a0_23;
v00000141287301a0_24 .array/port v00000141287301a0, 24;
v00000141287301a0_25 .array/port v00000141287301a0, 25;
v00000141287301a0_26 .array/port v00000141287301a0, 26;
v00000141287301a0_27 .array/port v00000141287301a0, 27;
E_0000014128701c80/6 .event anyedge, v00000141287301a0_24, v00000141287301a0_25, v00000141287301a0_26, v00000141287301a0_27;
v00000141287301a0_28 .array/port v00000141287301a0, 28;
v00000141287301a0_29 .array/port v00000141287301a0, 29;
v00000141287301a0_30 .array/port v00000141287301a0, 30;
v00000141287301a0_31 .array/port v00000141287301a0, 31;
E_0000014128701c80/7 .event anyedge, v00000141287301a0_28, v00000141287301a0_29, v00000141287301a0_30, v00000141287301a0_31;
v00000141287301a0_32 .array/port v00000141287301a0, 32;
v00000141287301a0_33 .array/port v00000141287301a0, 33;
v00000141287301a0_34 .array/port v00000141287301a0, 34;
v00000141287301a0_35 .array/port v00000141287301a0, 35;
E_0000014128701c80/8 .event anyedge, v00000141287301a0_32, v00000141287301a0_33, v00000141287301a0_34, v00000141287301a0_35;
v00000141287301a0_36 .array/port v00000141287301a0, 36;
v00000141287301a0_37 .array/port v00000141287301a0, 37;
v00000141287301a0_38 .array/port v00000141287301a0, 38;
v00000141287301a0_39 .array/port v00000141287301a0, 39;
E_0000014128701c80/9 .event anyedge, v00000141287301a0_36, v00000141287301a0_37, v00000141287301a0_38, v00000141287301a0_39;
v00000141287301a0_40 .array/port v00000141287301a0, 40;
v00000141287301a0_41 .array/port v00000141287301a0, 41;
v00000141287301a0_42 .array/port v00000141287301a0, 42;
v00000141287301a0_43 .array/port v00000141287301a0, 43;
E_0000014128701c80/10 .event anyedge, v00000141287301a0_40, v00000141287301a0_41, v00000141287301a0_42, v00000141287301a0_43;
v00000141287301a0_44 .array/port v00000141287301a0, 44;
v00000141287301a0_45 .array/port v00000141287301a0, 45;
v00000141287301a0_46 .array/port v00000141287301a0, 46;
v00000141287301a0_47 .array/port v00000141287301a0, 47;
E_0000014128701c80/11 .event anyedge, v00000141287301a0_44, v00000141287301a0_45, v00000141287301a0_46, v00000141287301a0_47;
v00000141287301a0_48 .array/port v00000141287301a0, 48;
v00000141287301a0_49 .array/port v00000141287301a0, 49;
v00000141287301a0_50 .array/port v00000141287301a0, 50;
v00000141287301a0_51 .array/port v00000141287301a0, 51;
E_0000014128701c80/12 .event anyedge, v00000141287301a0_48, v00000141287301a0_49, v00000141287301a0_50, v00000141287301a0_51;
v00000141287301a0_52 .array/port v00000141287301a0, 52;
v00000141287301a0_53 .array/port v00000141287301a0, 53;
v00000141287301a0_54 .array/port v00000141287301a0, 54;
v00000141287301a0_55 .array/port v00000141287301a0, 55;
E_0000014128701c80/13 .event anyedge, v00000141287301a0_52, v00000141287301a0_53, v00000141287301a0_54, v00000141287301a0_55;
v00000141287301a0_56 .array/port v00000141287301a0, 56;
v00000141287301a0_57 .array/port v00000141287301a0, 57;
v00000141287301a0_58 .array/port v00000141287301a0, 58;
v00000141287301a0_59 .array/port v00000141287301a0, 59;
E_0000014128701c80/14 .event anyedge, v00000141287301a0_56, v00000141287301a0_57, v00000141287301a0_58, v00000141287301a0_59;
v00000141287301a0_60 .array/port v00000141287301a0, 60;
v00000141287301a0_61 .array/port v00000141287301a0, 61;
v00000141287301a0_62 .array/port v00000141287301a0, 62;
v00000141287301a0_63 .array/port v00000141287301a0, 63;
E_0000014128701c80/15 .event anyedge, v00000141287301a0_60, v00000141287301a0_61, v00000141287301a0_62, v00000141287301a0_63;
v00000141287301a0_64 .array/port v00000141287301a0, 64;
v00000141287301a0_65 .array/port v00000141287301a0, 65;
v00000141287301a0_66 .array/port v00000141287301a0, 66;
v00000141287301a0_67 .array/port v00000141287301a0, 67;
E_0000014128701c80/16 .event anyedge, v00000141287301a0_64, v00000141287301a0_65, v00000141287301a0_66, v00000141287301a0_67;
v00000141287301a0_68 .array/port v00000141287301a0, 68;
v00000141287301a0_69 .array/port v00000141287301a0, 69;
v00000141287301a0_70 .array/port v00000141287301a0, 70;
v00000141287301a0_71 .array/port v00000141287301a0, 71;
E_0000014128701c80/17 .event anyedge, v00000141287301a0_68, v00000141287301a0_69, v00000141287301a0_70, v00000141287301a0_71;
v00000141287301a0_72 .array/port v00000141287301a0, 72;
v00000141287301a0_73 .array/port v00000141287301a0, 73;
v00000141287301a0_74 .array/port v00000141287301a0, 74;
v00000141287301a0_75 .array/port v00000141287301a0, 75;
E_0000014128701c80/18 .event anyedge, v00000141287301a0_72, v00000141287301a0_73, v00000141287301a0_74, v00000141287301a0_75;
v00000141287301a0_76 .array/port v00000141287301a0, 76;
v00000141287301a0_77 .array/port v00000141287301a0, 77;
v00000141287301a0_78 .array/port v00000141287301a0, 78;
v00000141287301a0_79 .array/port v00000141287301a0, 79;
E_0000014128701c80/19 .event anyedge, v00000141287301a0_76, v00000141287301a0_77, v00000141287301a0_78, v00000141287301a0_79;
v00000141287301a0_80 .array/port v00000141287301a0, 80;
v00000141287301a0_81 .array/port v00000141287301a0, 81;
v00000141287301a0_82 .array/port v00000141287301a0, 82;
v00000141287301a0_83 .array/port v00000141287301a0, 83;
E_0000014128701c80/20 .event anyedge, v00000141287301a0_80, v00000141287301a0_81, v00000141287301a0_82, v00000141287301a0_83;
v00000141287301a0_84 .array/port v00000141287301a0, 84;
v00000141287301a0_85 .array/port v00000141287301a0, 85;
v00000141287301a0_86 .array/port v00000141287301a0, 86;
v00000141287301a0_87 .array/port v00000141287301a0, 87;
E_0000014128701c80/21 .event anyedge, v00000141287301a0_84, v00000141287301a0_85, v00000141287301a0_86, v00000141287301a0_87;
v00000141287301a0_88 .array/port v00000141287301a0, 88;
v00000141287301a0_89 .array/port v00000141287301a0, 89;
v00000141287301a0_90 .array/port v00000141287301a0, 90;
v00000141287301a0_91 .array/port v00000141287301a0, 91;
E_0000014128701c80/22 .event anyedge, v00000141287301a0_88, v00000141287301a0_89, v00000141287301a0_90, v00000141287301a0_91;
v00000141287301a0_92 .array/port v00000141287301a0, 92;
v00000141287301a0_93 .array/port v00000141287301a0, 93;
v00000141287301a0_94 .array/port v00000141287301a0, 94;
v00000141287301a0_95 .array/port v00000141287301a0, 95;
E_0000014128701c80/23 .event anyedge, v00000141287301a0_92, v00000141287301a0_93, v00000141287301a0_94, v00000141287301a0_95;
v00000141287301a0_96 .array/port v00000141287301a0, 96;
v00000141287301a0_97 .array/port v00000141287301a0, 97;
v00000141287301a0_98 .array/port v00000141287301a0, 98;
v00000141287301a0_99 .array/port v00000141287301a0, 99;
E_0000014128701c80/24 .event anyedge, v00000141287301a0_96, v00000141287301a0_97, v00000141287301a0_98, v00000141287301a0_99;
v00000141287301a0_100 .array/port v00000141287301a0, 100;
v00000141287301a0_101 .array/port v00000141287301a0, 101;
v00000141287301a0_102 .array/port v00000141287301a0, 102;
v00000141287301a0_103 .array/port v00000141287301a0, 103;
E_0000014128701c80/25 .event anyedge, v00000141287301a0_100, v00000141287301a0_101, v00000141287301a0_102, v00000141287301a0_103;
v00000141287301a0_104 .array/port v00000141287301a0, 104;
v00000141287301a0_105 .array/port v00000141287301a0, 105;
v00000141287301a0_106 .array/port v00000141287301a0, 106;
v00000141287301a0_107 .array/port v00000141287301a0, 107;
E_0000014128701c80/26 .event anyedge, v00000141287301a0_104, v00000141287301a0_105, v00000141287301a0_106, v00000141287301a0_107;
v00000141287301a0_108 .array/port v00000141287301a0, 108;
v00000141287301a0_109 .array/port v00000141287301a0, 109;
v00000141287301a0_110 .array/port v00000141287301a0, 110;
v00000141287301a0_111 .array/port v00000141287301a0, 111;
E_0000014128701c80/27 .event anyedge, v00000141287301a0_108, v00000141287301a0_109, v00000141287301a0_110, v00000141287301a0_111;
v00000141287301a0_112 .array/port v00000141287301a0, 112;
v00000141287301a0_113 .array/port v00000141287301a0, 113;
v00000141287301a0_114 .array/port v00000141287301a0, 114;
v00000141287301a0_115 .array/port v00000141287301a0, 115;
E_0000014128701c80/28 .event anyedge, v00000141287301a0_112, v00000141287301a0_113, v00000141287301a0_114, v00000141287301a0_115;
v00000141287301a0_116 .array/port v00000141287301a0, 116;
v00000141287301a0_117 .array/port v00000141287301a0, 117;
v00000141287301a0_118 .array/port v00000141287301a0, 118;
v00000141287301a0_119 .array/port v00000141287301a0, 119;
E_0000014128701c80/29 .event anyedge, v00000141287301a0_116, v00000141287301a0_117, v00000141287301a0_118, v00000141287301a0_119;
v00000141287301a0_120 .array/port v00000141287301a0, 120;
v00000141287301a0_121 .array/port v00000141287301a0, 121;
v00000141287301a0_122 .array/port v00000141287301a0, 122;
v00000141287301a0_123 .array/port v00000141287301a0, 123;
E_0000014128701c80/30 .event anyedge, v00000141287301a0_120, v00000141287301a0_121, v00000141287301a0_122, v00000141287301a0_123;
v00000141287301a0_124 .array/port v00000141287301a0, 124;
v00000141287301a0_125 .array/port v00000141287301a0, 125;
v00000141287301a0_126 .array/port v00000141287301a0, 126;
v00000141287301a0_127 .array/port v00000141287301a0, 127;
E_0000014128701c80/31 .event anyedge, v00000141287301a0_124, v00000141287301a0_125, v00000141287301a0_126, v00000141287301a0_127;
E_0000014128701c80 .event/or E_0000014128701c80/0, E_0000014128701c80/1, E_0000014128701c80/2, E_0000014128701c80/3, E_0000014128701c80/4, E_0000014128701c80/5, E_0000014128701c80/6, E_0000014128701c80/7, E_0000014128701c80/8, E_0000014128701c80/9, E_0000014128701c80/10, E_0000014128701c80/11, E_0000014128701c80/12, E_0000014128701c80/13, E_0000014128701c80/14, E_0000014128701c80/15, E_0000014128701c80/16, E_0000014128701c80/17, E_0000014128701c80/18, E_0000014128701c80/19, E_0000014128701c80/20, E_0000014128701c80/21, E_0000014128701c80/22, E_0000014128701c80/23, E_0000014128701c80/24, E_0000014128701c80/25, E_0000014128701c80/26, E_0000014128701c80/27, E_0000014128701c80/28, E_0000014128701c80/29, E_0000014128701c80/30, E_0000014128701c80/31;
S_00000141286da8a0 .scope function.real, "q8_8_to_real" "q8_8_to_real" 3 35, 3 35 0, S_00000141286e1580;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_00000141286da8a0
v00000141286dfc40_0 .var/s "val", 15 0;
TD_layer2_discriminator_tb.q8_8_to_real ;
    %load/vec4 v00000141286dfc40_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_00000141286d9b70 .scope module, "uut" "layer2_discriminator" 3 17, 4 5 0, S_00000141286e1580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2048 "flat_input_flat";
    .port_info 4 /OUTPUT 512 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v00000141286df9c0_0 .net *"_ivl_0", 31 0, L_0000014128731fd0;  1 drivers
v00000141286df2e0_0 .net *"_ivl_11", 31 0, L_00000141287312b0;  1 drivers
L_0000014128770d80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000141286dfa60_0 .net/2u *"_ivl_12", 31 0, L_0000014128770d80;  1 drivers
v00000141286dfe20_0 .net *"_ivl_14", 31 0, L_0000014128732070;  1 drivers
v00000141286dfb00_0 .net *"_ivl_16", 33 0, L_0000014128730c70;  1 drivers
L_0000014128770dc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000141286dfec0_0 .net *"_ivl_19", 1 0, L_0000014128770dc8;  1 drivers
L_0000014128770e10 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000141286df1a0_0 .net/2s *"_ivl_20", 33 0, L_0000014128770e10;  1 drivers
v00000141286dfce0_0 .net/s *"_ivl_22", 33 0, L_00000141287317b0;  1 drivers
v00000141286dff60_0 .net/s *"_ivl_26", 31 0, L_00000141287321b0;  1 drivers
v00000141286df880_0 .net *"_ivl_28", 15 0, L_0000014128731ad0;  1 drivers
L_0000014128770ca8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000141286dfba0_0 .net *"_ivl_3", 23 0, L_0000014128770ca8;  1 drivers
v00000141286df7e0_0 .net *"_ivl_30", 31 0, L_0000014128731350;  1 drivers
L_0000014128770e58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000141286dfd80_0 .net *"_ivl_33", 25 0, L_0000014128770e58;  1 drivers
L_0000014128770ea0 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v00000141286e0000_0 .net/2u *"_ivl_34", 31 0, L_0000014128770ea0;  1 drivers
v00000141286df240_0 .net *"_ivl_37", 31 0, L_0000014128731530;  1 drivers
v00000141286df380_0 .net *"_ivl_38", 31 0, L_00000141287309f0;  1 drivers
L_0000014128770cf0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000141286df420_0 .net/2u *"_ivl_4", 31 0, L_0000014128770cf0;  1 drivers
L_0000014128770ee8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000141286df560_0 .net *"_ivl_41", 23 0, L_0000014128770ee8;  1 drivers
v00000141286df600_0 .net *"_ivl_42", 31 0, L_0000014128731f30;  1 drivers
v000001412872ebc0_0 .net/s *"_ivl_44", 31 0, L_0000014128730450;  1 drivers
v000001412872e4e0_0 .net *"_ivl_6", 31 0, L_0000014128730630;  1 drivers
L_0000014128770d38 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001412872f480_0 .net/2u *"_ivl_8", 31 0, L_0000014128770d38;  1 drivers
v000001412872ffc0_0 .var/s "accumulator", 31 0;
v000001412872eda0_0 .var/s "bias_shifted", 31 0;
v000001412872fb60_0 .var "busy", 0 0;
v000001412872fe80_0 .net "clk", 0 0, v000001412872fd40_0;  1 drivers
v000001412872e8a0_0 .net/s "current_input", 15 0, L_0000014128731850;  1 drivers
v000001412872f340_0 .net/s "current_product", 31 0, L_0000014128732110;  1 drivers
v000001412872fde0_0 .var "done", 0 0;
v0000014128730060_0 .net/s "flat_input_flat", 2047 0, v000001412872f5c0_0;  1 drivers
v000001412872e800_0 .var/s "flat_output_flat", 511 0;
v000001412872e440_0 .var "input_idx", 7 0;
v000001412872f700 .array/s "layer2_disc_bias", 31 0, 15 0;
v000001412872ec60 .array/s "layer2_disc_weights", 4095 0, 15 0;
v000001412872f7a0_0 .var "neuron_idx", 5 0;
v000001412872ed00_0 .net/s "next_acc", 31 0, L_0000014128730db0;  1 drivers
v0000014128730100_0 .net "rst", 0 0, v000001412872f840_0;  1 drivers
v000001412872f520_0 .net "start", 0 0, v000001412872ee40_0;  1 drivers
E_0000014128701400 .event posedge, v0000014128730100_0, v000001412872fe80_0;
L_0000014128731fd0 .concat [ 8 24 0 0], v000001412872e440_0, L_0000014128770ca8;
L_0000014128730630 .arith/sum 32, L_0000014128731fd0, L_0000014128770cf0;
L_00000141287312b0 .arith/mult 32, L_0000014128730630, L_0000014128770d38;
L_0000014128732070 .arith/sub 32, L_00000141287312b0, L_0000014128770d80;
L_0000014128730c70 .concat [ 32 2 0 0], L_0000014128732070, L_0000014128770dc8;
L_00000141287317b0 .arith/sub 34, L_0000014128730c70, L_0000014128770e10;
L_0000014128731850 .part/v.s v000001412872f5c0_0, L_00000141287317b0, 16;
L_00000141287321b0 .extend/s 32, L_0000014128731850;
L_0000014128731ad0 .array/port v000001412872ec60, L_0000014128731f30;
L_0000014128731350 .concat [ 6 26 0 0], v000001412872f7a0_0, L_0000014128770e58;
L_0000014128731530 .arith/mult 32, L_0000014128731350, L_0000014128770ea0;
L_00000141287309f0 .concat [ 8 24 0 0], v000001412872e440_0, L_0000014128770ee8;
L_0000014128731f30 .arith/sum 32, L_0000014128731530, L_00000141287309f0;
L_0000014128730450 .extend/s 32, L_0000014128731ad0;
L_0000014128732110 .arith/mult 32, L_00000141287321b0, L_0000014128730450;
L_0000014128730db0 .arith/sum 32, v000001412872ffc0_0, L_0000014128732110;
S_00000141286e7250 .scope module, "pipelined_mac" "pipelined_mac" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 512 "a_flat";
    .port_info 4 /INPUT 512 "b_flat";
    .port_info 5 /INPUT 16 "bias";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
o0000014128742158 .functor BUFZ 512, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001412872ea80_0 .net/s "a_flat", 511 0, o0000014128742158;  0 drivers
o0000014128742188 .functor BUFZ 512, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001412872f020_0 .net/s "b_flat", 511 0, o0000014128742188;  0 drivers
o00000141287421b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001412872e300_0 .net/s "bias", 15 0, o00000141287421b8;  0 drivers
o00000141287421e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001412872e620_0 .net "clk", 0 0, o00000141287421e8;  0 drivers
v000001412872e6c0_0 .var "d0", 0 0;
v000001412872f8e0_0 .var "d1", 0 0;
v000001412872eee0_0 .var "d2", 0 0;
v000001412872f980_0 .var "d3", 0 0;
v000001412872e3a0_0 .var "d4", 0 0;
v000001412872fca0_0 .var "d5", 0 0;
v000001412872e760_0 .var "d6", 0 0;
v000001412872fa20_0 .var "done", 0 0;
v000001412872eb20 .array/s "p", 31 0, 31 0;
v000001412872fc00 .array/s "ra", 31 0, 15 0;
v000001412872ef80 .array/s "rb", 31 0, 15 0;
v000001412872f0c0_0 .var/s "result", 15 0;
o00000141287423c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001412872f160_0 .net "rst", 0 0, o00000141287423c8;  0 drivers
v000001412872f200 .array/s "s1", 15 0, 31 0;
v000001412872fac0 .array/s "s2", 7 0, 31 0;
v000001412872f2a0 .array/s "s3", 3 0, 31 0;
v000001412872f3e0 .array/s "s4", 1 0, 31 0;
o00000141287423f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014128731a30_0 .net "start", 0 0, o00000141287423f8;  0 drivers
v00000141287315d0_0 .var/s "total_sum", 31 0;
E_0000014128701500 .event posedge, v000001412872f160_0, v000001412872e620_0;
    .scope S_00000141286d9b70;
T_1 ;
    %vpi_call/w 4 25 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Weights_All.hex", v000001412872ec60 {0 0 0};
    %vpi_call/w 4 26 "$readmemh", "src/layers/hex_data/Discriminator_Layer2_Biases_All.hex", v000001412872f700 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000141286d9b70;
T_2 ;
    %wait E_0000014128701400;
    %load/vec4 v0000014128730100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001412872f7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001412872e440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001412872ffc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001412872eda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872fde0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001412872f520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001412872fb60_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001412872f7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001412872e440_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f700, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001412872eda0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f700, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001412872ffc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001412872fb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872fde0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001412872fb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001412872ed00_0;
    %assign/vec4 v000001412872ffc0_0, 0;
    %load/vec4 v000001412872e440_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v000001412872ed00_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001412872f7a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001412872e800_0, 4, 5;
    %load/vec4 v000001412872f7a0_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872fb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001412872fde0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001412872f7a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001412872f7a0_0, 0;
    %load/vec4 v000001412872f7a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001412872f700, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001412872eda0_0, 0;
    %load/vec4 v000001412872f7a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001412872f700, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001412872ffc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001412872e440_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001412872e440_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001412872e440_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001412872fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872fde0_0, 0;
T_2.11 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000141286e1580;
T_3 ;
    %wait E_0000014128701c80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001412872e940_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001412872e940_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v000001412872e940_0;
    %load/vec4a v00000141287301a0, 4;
    %load/vec4 v000001412872e940_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001412872f5c0_0, 4, 16;
    %load/vec4 v000001412872e940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001412872e940_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000141286e1580;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001412872fd40_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001412872fd40_0;
    %inv;
    %store/vec4 v000001412872fd40_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_00000141286e1580;
T_5 ;
    %vpi_call/w 3 51 "$dumpfile", "vcd/discriminator_layer2_test.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000141286e1580 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001412872f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001412872ee40_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001412872f840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001412872e580_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001412872e580_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001412872e580_0;
    %store/vec4a v00000141287301a0, 4, 0;
    %load/vec4 v000001412872e580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001412872e580_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call/w 3 65 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 66 "$display", "   TESTING DISCRIMINATOR LAYER 2" {0 0 0};
    %vpi_call/w 3 67 "$display", "   128 inputs -> 32 neurons" {0 0 0};
    %vpi_call/w 3 68 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 71 "$display", "\012Test Case 1: Zero Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001412872e580_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001412872e580_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001412872e580_0;
    %store/vec4a v00000141287301a0, 4, 0;
    %load/vec4 v000001412872e580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001412872e580_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %wait E_0000014128701c00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001412872ee40_0, 0, 1;
    %wait E_0000014128701c00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001412872ee40_0, 0, 1;
T_5.4 ;
    %load/vec4 v000001412872f660_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_0000014128701e80;
    %jmp T_5.4;
T_5.5 ;
    %delay 1000, 0;
    %vpi_call/w 3 84 "$display", "Layer 2 Output (first 20 values with zero input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001412872ff20_0, 0, 32;
T_5.6 ;
    %load/vec4 v000001412872ff20_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v000001412872e9e0_0;
    %load/vec4 v000001412872ff20_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000141286dfc40_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_00000141286da8a0;
    %load/vec4 v000001412872e9e0_0;
    %load/vec4 v000001412872ff20_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call/w 3 86 "$display", "[%2d] = %f (hex: %h)", v000001412872ff20_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v000001412872ff20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001412872ff20_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call/w 3 93 "$display", "\012Test Case 2: Random Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001412872e580_0, 0, 32;
T_5.8 ;
    %load/vec4 v000001412872e580_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.9, 5;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 16;
    %ix/getv/s 4, v000001412872e580_0;
    %store/vec4a v00000141287301a0, 4, 0;
    %load/vec4 v000001412872e580_0;
    %addi 1, 0, 32;
    %store/vec4 v000001412872e580_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %wait E_0000014128701c00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001412872ee40_0, 0, 1;
    %wait E_0000014128701c00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001412872ee40_0, 0, 1;
T_5.10 ;
    %load/vec4 v000001412872f660_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.11, 6;
    %wait E_0000014128701e80;
    %jmp T_5.10;
T_5.11 ;
    %delay 1000, 0;
    %vpi_call/w 3 106 "$display", "Layer 2 Output (first 20 values with random input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001412872ff20_0, 0, 32;
T_5.12 ;
    %load/vec4 v000001412872ff20_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v000001412872e9e0_0;
    %load/vec4 v000001412872ff20_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v00000141286dfc40_0, 0, 16;
    %callf/real TD_layer2_discriminator_tb.q8_8_to_real, S_00000141286da8a0;
    %load/vec4 v000001412872e9e0_0;
    %load/vec4 v000001412872ff20_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call/w 3 108 "$display", "[%2d] = %f (hex: %h)", v000001412872ff20_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v000001412872ff20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001412872ff20_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %vpi_call/w 3 114 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 115 "$display", "Layer 2 Test Complete" {0 0 0};
    %vpi_call/w 3 116 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000141286e7250;
T_6 ;
    %wait E_0000014128701500;
    %load/vec4 v000001412872f160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872e6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872f8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872eee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872fca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872e760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872fa20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001412872f0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000141287315d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000014128731a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 32, 7;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 48, 7;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 64, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 80, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 96, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 112, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 144, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 160, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 176, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 192, 9;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 208, 9;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 224, 9;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 240, 9;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 256, 10;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 272, 10;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 288, 10;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 304, 10;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 320, 10;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 336, 10;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 352, 10;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 368, 10;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 384, 10;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 400, 10;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 416, 10;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 432, 10;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 448, 10;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 464, 10;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 480, 10;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
    %load/vec4 v000001412872ea80_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fc00, 0, 4;
    %load/vec4 v000001412872f020_0;
    %parti/s 16, 496, 10;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872ef80, 0, 4;
T_6.2 ;
    %load/vec4 v0000014128731a30_0;
    %assign/vec4 v000001412872e6c0_0, 0;
    %load/vec4 v000001412872e6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fc00, 4;
    %pad/s 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872ef80, 4;
    %pad/s 32;
    %mul;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872eb20, 0, 4;
T_6.4 ;
    %load/vec4 v000001412872e6c0_0;
    %assign/vec4 v000001412872f8e0_0, 0;
    %load/vec4 v000001412872f8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872eb20, 4;
    %add;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f200, 0, 4;
T_6.6 ;
    %load/vec4 v000001412872f8e0_0;
    %assign/vec4 v000001412872eee0_0, 0;
    %load/vec4 v000001412872eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fac0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fac0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fac0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fac0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %add;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fac0, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %add;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fac0, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %add;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fac0, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f200, 4;
    %add;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872fac0, 0, 4;
T_6.8 ;
    %load/vec4 v000001412872eee0_0;
    %assign/vec4 v000001412872f980_0, 0;
    %load/vec4 v000001412872f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fac0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f2a0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fac0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f2a0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fac0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f2a0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872fac0, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f2a0, 0, 4;
T_6.10 ;
    %load/vec4 v000001412872f980_0;
    %assign/vec4 v000001412872e3a0_0, 0;
    %load/vec4 v000001412872e3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f2a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f2a0, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f3e0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f2a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f2a0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001412872f3e0, 0, 4;
T_6.12 ;
    %load/vec4 v000001412872e3a0_0;
    %assign/vec4 v000001412872fca0_0, 0;
    %load/vec4 v000001412872fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f3e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001412872f3e0, 4;
    %add;
    %load/vec4 v000001412872e300_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v00000141287315d0_0, 0;
T_6.14 ;
    %load/vec4 v000001412872fca0_0;
    %assign/vec4 v000001412872e760_0, 0;
    %load/vec4 v000001412872e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %load/vec4 v00000141287315d0_0;
    %parti/s 16, 8, 5;
    %assign/vec4 v000001412872f0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001412872fa20_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001412872fa20_0, 0;
T_6.17 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "src/layers/layer2_discriminator_tb.v";
    "src/layers/layer2_discriminator.v";
    "src/layers/pipelined_mac.v";
