{
  "module_name": "vcn_2_0_0_offset.h",
  "hash_id": "efbe06d91142bab8278bd9df7f1455a4d6f61377a192c06c7fca25f5afc1b3fb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_offset.h",
  "human_readable_source": " \n#ifndef _vcn_2_0_0_OFFSET_HEADER\n#define _vcn_2_0_0_OFFSET_HEADER\n\n\n\n\n\n#define mmUVD_JPEG_CNTL                                                                                0x0080\n#define mmUVD_JPEG_CNTL_BASE_IDX                                                                       0\n#define mmUVD_JPEG_RB_BASE                                                                             0x0081\n#define mmUVD_JPEG_RB_BASE_BASE_IDX                                                                    0\n#define mmUVD_JPEG_RB_WPTR                                                                             0x0082\n#define mmUVD_JPEG_RB_WPTR_BASE_IDX                                                                    0\n#define mmUVD_JPEG_RB_RPTR                                                                             0x0083\n#define mmUVD_JPEG_RB_RPTR_BASE_IDX                                                                    0\n#define mmUVD_JPEG_RB_SIZE                                                                             0x0084\n#define mmUVD_JPEG_RB_SIZE_BASE_IDX                                                                    0\n#define mmUVD_JPEG_DEC_SCRATCH0                                                                        0x0089\n#define mmUVD_JPEG_DEC_SCRATCH0_BASE_IDX                                                               0\n#define mmUVD_JPEG_INT_EN                                                                              0x008a\n#define mmUVD_JPEG_INT_EN_BASE_IDX                                                                     0\n#define mmUVD_JPEG_INT_STAT                                                                            0x008b\n#define mmUVD_JPEG_INT_STAT_BASE_IDX                                                                   0\n#define mmUVD_JPEG_PITCH                                                                               0x009f\n#define mmUVD_JPEG_PITCH_BASE_IDX                                                                      0\n#define mmUVD_JPEG_UV_PITCH                                                                            0x00a0\n#define mmUVD_JPEG_UV_PITCH_BASE_IDX                                                                   0\n#define mmJPEG_DEC_Y_GFX8_TILING_SURFACE                                                               0x00a1\n#define mmJPEG_DEC_Y_GFX8_TILING_SURFACE_BASE_IDX                                                      0\n#define mmJPEG_DEC_UV_GFX8_TILING_SURFACE                                                              0x00a2\n#define mmJPEG_DEC_UV_GFX8_TILING_SURFACE_BASE_IDX                                                     0\n#define mmJPEG_DEC_GFX8_ADDR_CONFIG                                                                    0x00a3\n#define mmJPEG_DEC_GFX8_ADDR_CONFIG_BASE_IDX                                                           0\n#define mmJPEG_DEC_Y_GFX10_TILING_SURFACE                                                              0x00a4\n#define mmJPEG_DEC_Y_GFX10_TILING_SURFACE_BASE_IDX                                                     0\n#define mmJPEG_DEC_UV_GFX10_TILING_SURFACE                                                             0x00a5\n#define mmJPEG_DEC_UV_GFX10_TILING_SURFACE_BASE_IDX                                                    0\n#define mmJPEG_DEC_GFX10_ADDR_CONFIG                                                                   0x00a6\n#define mmJPEG_DEC_GFX10_ADDR_CONFIG_BASE_IDX                                                          0\n#define mmJPEG_DEC_ADDR_MODE                                                                           0x00a7\n#define mmJPEG_DEC_ADDR_MODE_BASE_IDX                                                                  0\n#define mmUVD_JPEG_GPCOM_CMD                                                                           0x00a9\n#define mmUVD_JPEG_GPCOM_CMD_BASE_IDX                                                                  0\n#define mmUVD_JPEG_GPCOM_DATA0                                                                         0x00aa\n#define mmUVD_JPEG_GPCOM_DATA0_BASE_IDX                                                                0\n#define mmUVD_JPEG_GPCOM_DATA1                                                                         0x00ab\n#define mmUVD_JPEG_GPCOM_DATA1_BASE_IDX                                                                0\n#define mmUVD_JPEG_SCRATCH1                                                                            0x00ae\n#define mmUVD_JPEG_SCRATCH1_BASE_IDX                                                                   0\n#define mmUVD_JPEG_DEC_SOFT_RST                                                                        0x00af\n#define mmUVD_JPEG_DEC_SOFT_RST_BASE_IDX                                                               0\n\n\n\n\n#define mmUVD_JPEG_ENC_INT_EN                                                                          0x00c1\n#define mmUVD_JPEG_ENC_INT_EN_BASE_IDX                                                                 0\n#define mmUVD_JPEG_ENC_INT_STATUS                                                                      0x00c2\n#define mmUVD_JPEG_ENC_INT_STATUS_BASE_IDX                                                             0\n#define mmUVD_JPEG_ENC_ENGINE_CNTL                                                                     0x00c5\n#define mmUVD_JPEG_ENC_ENGINE_CNTL_BASE_IDX                                                            0\n#define mmUVD_JPEG_ENC_SCRATCH1                                                                        0x00ce\n#define mmUVD_JPEG_ENC_SCRATCH1_BASE_IDX                                                               0\n\n\n\n\n#define mmUVD_JPEG_ENC_STATUS                                                                          0x00e5\n#define mmUVD_JPEG_ENC_STATUS_BASE_IDX                                                                 0\n#define mmUVD_JPEG_ENC_PITCH                                                                           0x00e6\n#define mmUVD_JPEG_ENC_PITCH_BASE_IDX                                                                  0\n#define mmUVD_JPEG_ENC_LUMA_BASE                                                                       0x00e7\n#define mmUVD_JPEG_ENC_LUMA_BASE_BASE_IDX                                                              0\n#define mmUVD_JPEG_ENC_CHROMAU_BASE                                                                    0x00e8\n#define mmUVD_JPEG_ENC_CHROMAU_BASE_BASE_IDX                                                           0\n#define mmUVD_JPEG_ENC_CHROMAV_BASE                                                                    0x00e9\n#define mmUVD_JPEG_ENC_CHROMAV_BASE_BASE_IDX                                                           0\n#define mmJPEG_ENC_Y_GFX10_TILING_SURFACE                                                              0x00ea\n#define mmJPEG_ENC_Y_GFX10_TILING_SURFACE_BASE_IDX                                                     0\n#define mmJPEG_ENC_UV_GFX10_TILING_SURFACE                                                             0x00eb\n#define mmJPEG_ENC_UV_GFX10_TILING_SURFACE_BASE_IDX                                                    0\n#define mmJPEG_ENC_GFX10_ADDR_CONFIG                                                                   0x00ec\n#define mmJPEG_ENC_GFX10_ADDR_CONFIG_BASE_IDX                                                          0\n#define mmJPEG_ENC_ADDR_MODE                                                                           0x00ed\n#define mmJPEG_ENC_ADDR_MODE_BASE_IDX                                                                  0\n#define mmUVD_JPEG_ENC_GPCOM_CMD                                                                       0x00ee\n#define mmUVD_JPEG_ENC_GPCOM_CMD_BASE_IDX                                                              0\n#define mmUVD_JPEG_ENC_GPCOM_DATA0                                                                     0x00ef\n#define mmUVD_JPEG_ENC_GPCOM_DATA0_BASE_IDX                                                            0\n#define mmUVD_JPEG_ENC_GPCOM_DATA1                                                                     0x00f0\n#define mmUVD_JPEG_ENC_GPCOM_DATA1_BASE_IDX                                                            0\n#define mmUVD_JPEG_ENC_CGC_CNTL                                                                        0x00f5\n#define mmUVD_JPEG_ENC_CGC_CNTL_BASE_IDX                                                               0\n#define mmUVD_JPEG_ENC_SCRATCH0                                                                        0x00f6\n#define mmUVD_JPEG_ENC_SCRATCH0_BASE_IDX                                                               0\n#define mmUVD_JPEG_ENC_SOFT_RST                                                                        0x00f7\n#define mmUVD_JPEG_ENC_SOFT_RST_BASE_IDX                                                               0\n\n\n\n\n#define mmUVD_JRBC_RB_WPTR                                                                             0x0100\n#define mmUVD_JRBC_RB_WPTR_BASE_IDX                                                                    0\n#define mmUVD_JRBC_RB_CNTL                                                                             0x0101\n#define mmUVD_JRBC_RB_CNTL_BASE_IDX                                                                    0\n#define mmUVD_JRBC_IB_SIZE                                                                             0x0102\n#define mmUVD_JRBC_IB_SIZE_BASE_IDX                                                                    0\n#define mmUVD_JRBC_URGENT_CNTL                                                                         0x0103\n#define mmUVD_JRBC_URGENT_CNTL_BASE_IDX                                                                0\n#define mmUVD_JRBC_RB_REF_DATA                                                                         0x0104\n#define mmUVD_JRBC_RB_REF_DATA_BASE_IDX                                                                0\n#define mmUVD_JRBC_RB_COND_RD_TIMER                                                                    0x0105\n#define mmUVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                           0\n#define mmUVD_JRBC_SOFT_RESET                                                                          0x0108\n#define mmUVD_JRBC_SOFT_RESET_BASE_IDX                                                                 0\n#define mmUVD_JRBC_STATUS                                                                              0x0109\n#define mmUVD_JRBC_STATUS_BASE_IDX                                                                     0\n#define mmUVD_JRBC_RB_RPTR                                                                             0x010a\n#define mmUVD_JRBC_RB_RPTR_BASE_IDX                                                                    0\n#define mmUVD_JRBC_RB_BUF_STATUS                                                                       0x010b\n#define mmUVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                              0\n#define mmUVD_JRBC_IB_BUF_STATUS                                                                       0x010c\n#define mmUVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                              0\n#define mmUVD_JRBC_IB_SIZE_UPDATE                                                                      0x010d\n#define mmUVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                             0\n#define mmUVD_JRBC_IB_COND_RD_TIMER                                                                    0x010e\n#define mmUVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                           0\n#define mmUVD_JRBC_IB_REF_DATA                                                                         0x010f\n#define mmUVD_JRBC_IB_REF_DATA_BASE_IDX                                                                0\n#define mmUVD_JPEG_PREEMPT_CMD                                                                         0x0110\n#define mmUVD_JPEG_PREEMPT_CMD_BASE_IDX                                                                0\n#define mmUVD_JPEG_PREEMPT_FENCE_DATA0                                                                 0x0111\n#define mmUVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                                        0\n#define mmUVD_JPEG_PREEMPT_FENCE_DATA1                                                                 0x0112\n#define mmUVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                                        0\n#define mmUVD_JRBC_RB_SIZE                                                                             0x0113\n#define mmUVD_JRBC_RB_SIZE_BASE_IDX                                                                    0\n#define mmUVD_JRBC_SCRATCH0                                                                            0x0114\n#define mmUVD_JRBC_SCRATCH0_BASE_IDX                                                                   0\n\n\n\n\n#define mmUVD_JRBC_ENC_RB_WPTR                                                                         0x0120\n#define mmUVD_JRBC_ENC_RB_WPTR_BASE_IDX                                                                0\n#define mmUVD_JRBC_ENC_RB_CNTL                                                                         0x0121\n#define mmUVD_JRBC_ENC_RB_CNTL_BASE_IDX                                                                0\n#define mmUVD_JRBC_ENC_IB_SIZE                                                                         0x0122\n#define mmUVD_JRBC_ENC_IB_SIZE_BASE_IDX                                                                0\n#define mmUVD_JRBC_ENC_URGENT_CNTL                                                                     0x0123\n#define mmUVD_JRBC_ENC_URGENT_CNTL_BASE_IDX                                                            0\n#define mmUVD_JRBC_ENC_RB_REF_DATA                                                                     0x0124\n#define mmUVD_JRBC_ENC_RB_REF_DATA_BASE_IDX                                                            0\n#define mmUVD_JRBC_ENC_RB_COND_RD_TIMER                                                                0x0125\n#define mmUVD_JRBC_ENC_RB_COND_RD_TIMER_BASE_IDX                                                       0\n#define mmUVD_JRBC_ENC_SOFT_RESET                                                                      0x0128\n#define mmUVD_JRBC_ENC_SOFT_RESET_BASE_IDX                                                             0\n#define mmUVD_JRBC_ENC_STATUS                                                                          0x0129\n#define mmUVD_JRBC_ENC_STATUS_BASE_IDX                                                                 0\n#define mmUVD_JRBC_ENC_RB_RPTR                                                                         0x012a\n#define mmUVD_JRBC_ENC_RB_RPTR_BASE_IDX                                                                0\n#define mmUVD_JRBC_ENC_RB_BUF_STATUS                                                                   0x012b\n#define mmUVD_JRBC_ENC_RB_BUF_STATUS_BASE_IDX                                                          0\n#define mmUVD_JRBC_ENC_IB_BUF_STATUS                                                                   0x012c\n#define mmUVD_JRBC_ENC_IB_BUF_STATUS_BASE_IDX                                                          0\n#define mmUVD_JRBC_ENC_IB_SIZE_UPDATE                                                                  0x012d\n#define mmUVD_JRBC_ENC_IB_SIZE_UPDATE_BASE_IDX                                                         0\n#define mmUVD_JRBC_ENC_IB_COND_RD_TIMER                                                                0x012e\n#define mmUVD_JRBC_ENC_IB_COND_RD_TIMER_BASE_IDX                                                       0\n#define mmUVD_JRBC_ENC_IB_REF_DATA                                                                     0x012f\n#define mmUVD_JRBC_ENC_IB_REF_DATA_BASE_IDX                                                            0\n#define mmUVD_JPEG_ENC_PREEMPT_CMD                                                                     0x0130\n#define mmUVD_JPEG_ENC_PREEMPT_CMD_BASE_IDX                                                            0\n#define mmUVD_JPEG_ENC_PREEMPT_FENCE_DATA0                                                             0x0131\n#define mmUVD_JPEG_ENC_PREEMPT_FENCE_DATA0_BASE_IDX                                                    0\n#define mmUVD_JPEG_ENC_PREEMPT_FENCE_DATA1                                                             0x0132\n#define mmUVD_JPEG_ENC_PREEMPT_FENCE_DATA1_BASE_IDX                                                    0\n#define mmUVD_JRBC_ENC_RB_SIZE                                                                         0x0133\n#define mmUVD_JRBC_ENC_RB_SIZE_BASE_IDX                                                                0\n#define mmUVD_JRBC_ENC_SCRATCH0                                                                        0x0134\n#define mmUVD_JRBC_ENC_SCRATCH0_BASE_IDX                                                               0\n\n\n\n\n#define mmUVD_JMI_CTRL                                                                                 0x0145\n#define mmUVD_JMI_CTRL_BASE_IDX                                                                        0\n#define mmUVD_LMI_JRBC_CTRL                                                                            0x0146\n#define mmUVD_LMI_JRBC_CTRL_BASE_IDX                                                                   0\n#define mmUVD_LMI_JPEG_CTRL                                                                            0x0147\n#define mmUVD_LMI_JPEG_CTRL_BASE_IDX                                                                   0\n#define mmUVD_JMI_EJRBC_CTRL                                                                           0x0148\n#define mmUVD_JMI_EJRBC_CTRL_BASE_IDX                                                                  0\n#define mmUVD_LMI_EJPEG_CTRL                                                                           0x0149\n#define mmUVD_LMI_EJPEG_CTRL_BASE_IDX                                                                  0\n#define mmUVD_LMI_JRBC_IB_VMID                                                                         0x014f\n#define mmUVD_LMI_JRBC_IB_VMID_BASE_IDX                                                                0\n#define mmUVD_LMI_JRBC_RB_VMID                                                                         0x0150\n#define mmUVD_LMI_JRBC_RB_VMID_BASE_IDX                                                                0\n#define mmUVD_LMI_JPEG_VMID                                                                            0x0151\n#define mmUVD_LMI_JPEG_VMID_BASE_IDX                                                                   0\n#define mmUVD_JMI_ENC_JRBC_IB_VMID                                                                     0x0152\n#define mmUVD_JMI_ENC_JRBC_IB_VMID_BASE_IDX                                                            0\n#define mmUVD_JMI_ENC_JRBC_RB_VMID                                                                     0x0153\n#define mmUVD_JMI_ENC_JRBC_RB_VMID_BASE_IDX                                                            0\n#define mmUVD_JMI_ENC_JPEG_VMID                                                                        0x0154\n#define mmUVD_JMI_ENC_JPEG_VMID_BASE_IDX                                                               0\n#define mmUVD_JMI_PERFMON_CTRL                                                                         0x015c\n#define mmUVD_JMI_PERFMON_CTRL_BASE_IDX                                                                0\n#define mmUVD_JMI_PERFMON_COUNT_LO                                                                     0x015d\n#define mmUVD_JMI_PERFMON_COUNT_LO_BASE_IDX                                                            0\n#define mmUVD_JMI_PERFMON_COUNT_HI                                                                     0x015e\n#define mmUVD_JMI_PERFMON_COUNT_HI_BASE_IDX                                                            0\n#define mmUVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                              0x0160\n#define mmUVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                                     0\n#define mmUVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                             0x0161\n#define mmUVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                                    0\n#define mmUVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                             0x0162\n#define mmUVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                                    0\n#define mmUVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                            0x0163\n#define mmUVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                                   0\n#define mmUVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                                     0x0164\n#define mmUVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                            0\n#define mmUVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                                    0x0165\n#define mmUVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                                0x0166\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                                       0\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                               0x0167\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                      0\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                                0x0168\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                                       0\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                               0x0169\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                      0\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                         0x016a\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                                0\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                                        0x016b\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                               0\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW                                                         0x016c\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW_BASE_IDX                                                0\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH                                                        0x016d\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH_BASE_IDX                                               0\n#define mmUVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                         0x016e\n#define mmUVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                                0\n#define mmUVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                                        0x016f\n#define mmUVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                               0\n#define mmUVD_LMI_JRBC_IB_MEM_RD_64BIT_BAR_LOW                                                         0x0170\n#define mmUVD_LMI_JRBC_IB_MEM_RD_64BIT_BAR_LOW_BASE_IDX                                                0\n#define mmUVD_LMI_JRBC_IB_MEM_RD_64BIT_BAR_HIGH                                                        0x0171\n#define mmUVD_LMI_JRBC_IB_MEM_RD_64BIT_BAR_HIGH_BASE_IDX                                               0\n#define mmUVD_LMI_EJPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                                    0x017a\n#define mmUVD_LMI_EJPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                           0\n#define mmUVD_LMI_EJPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                                   0x017b\n#define mmUVD_LMI_EJPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                          0\n#define mmUVD_LMI_EJRBC_RB_64BIT_BAR_LOW                                                               0x017c\n#define mmUVD_LMI_EJRBC_RB_64BIT_BAR_LOW_BASE_IDX                                                      0\n#define mmUVD_LMI_EJRBC_RB_64BIT_BAR_HIGH                                                              0x017d\n#define mmUVD_LMI_EJRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                     0\n#define mmUVD_LMI_EJRBC_IB_64BIT_BAR_LOW                                                               0x017e\n#define mmUVD_LMI_EJRBC_IB_64BIT_BAR_LOW_BASE_IDX                                                      0\n#define mmUVD_LMI_EJRBC_IB_64BIT_BAR_HIGH                                                              0x017f\n#define mmUVD_LMI_EJRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                     0\n#define mmUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_LOW                                                        0x0180\n#define mmUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                               0\n#define mmUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_HIGH                                                       0x0181\n#define mmUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                              0\n#define mmUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_LOW                                                        0x0182\n#define mmUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_LOW_BASE_IDX                                               0\n#define mmUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_HIGH                                                       0x0183\n#define mmUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_HIGH_BASE_IDX                                              0\n#define mmUVD_LMI_EJRBC_IB_MEM_WR_64BIT_BAR_LOW                                                        0x0184\n#define mmUVD_LMI_EJRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                               0\n#define mmUVD_LMI_EJRBC_IB_MEM_WR_64BIT_BAR_HIGH                                                       0x0185\n#define mmUVD_LMI_EJRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                              0\n#define mmUVD_LMI_EJRBC_IB_MEM_RD_64BIT_BAR_LOW                                                        0x0186\n#define mmUVD_LMI_EJRBC_IB_MEM_RD_64BIT_BAR_LOW_BASE_IDX                                               0\n#define mmUVD_LMI_EJRBC_IB_MEM_RD_64BIT_BAR_HIGH                                                       0x0187\n#define mmUVD_LMI_EJRBC_IB_MEM_RD_64BIT_BAR_HIGH_BASE_IDX                                              0\n#define mmUVD_LMI_JPEG_PREEMPT_VMID                                                                    0x0188\n#define mmUVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                           0\n#define mmUVD_LMI_ENC_JPEG_PREEMPT_VMID                                                                0x0189\n#define mmUVD_LMI_ENC_JPEG_PREEMPT_VMID_BASE_IDX                                                       0\n#define mmUVD_LMI_JPEG2_VMID                                                                           0x018a\n#define mmUVD_LMI_JPEG2_VMID_BASE_IDX                                                                  0\n#define mmUVD_LMI_JPEG2_READ_64BIT_BAR_LOW                                                             0x018b\n#define mmUVD_LMI_JPEG2_READ_64BIT_BAR_LOW_BASE_IDX                                                    0\n#define mmUVD_LMI_JPEG2_READ_64BIT_BAR_HIGH                                                            0x018c\n#define mmUVD_LMI_JPEG2_READ_64BIT_BAR_HIGH_BASE_IDX                                                   0\n#define mmUVD_LMI_JPEG2_WRITE_64BIT_BAR_LOW                                                            0x018d\n#define mmUVD_LMI_JPEG2_WRITE_64BIT_BAR_LOW_BASE_IDX                                                   0\n#define mmUVD_LMI_JPEG2_WRITE_64BIT_BAR_HIGH                                                           0x018e\n#define mmUVD_LMI_JPEG2_WRITE_64BIT_BAR_HIGH_BASE_IDX                                                  0\n#define mmUVD_LMI_JPEG_CTRL2                                                                           0x018f\n#define mmUVD_LMI_JPEG_CTRL2_BASE_IDX                                                                  0\n#define mmUVD_JMI_DEC_SWAP_CNTL                                                                        0x0190\n#define mmUVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                               0\n#define mmUVD_JMI_ENC_SWAP_CNTL                                                                        0x0191\n#define mmUVD_JMI_ENC_SWAP_CNTL_BASE_IDX                                                               0\n#define mmUVD_JMI_CNTL                                                                                 0x0192\n#define mmUVD_JMI_CNTL_BASE_IDX                                                                        0\n#define mmUVD_JMI_HUFF_FENCE_64BIT_BAR_LOW                                                             0x019a\n#define mmUVD_JMI_HUFF_FENCE_64BIT_BAR_LOW_BASE_IDX                                                    0\n#define mmUVD_JMI_HUFF_FENCE_64BIT_BAR_HIGH                                                            0x019b\n#define mmUVD_JMI_HUFF_FENCE_64BIT_BAR_HIGH_BASE_IDX                                                   0\n#define mmUVD_JMI_DEC_SWAP_CNTL2                                                                       0x019c\n#define mmUVD_JMI_DEC_SWAP_CNTL2_BASE_IDX                                                              0\n\n\n\n\n#define mmJPEG_SOFT_RESET_STATUS                                                                       0x01c0\n#define mmJPEG_SOFT_RESET_STATUS_BASE_IDX                                                              0\n#define mmJPEG_SYS_INT_EN                                                                              0x01c1\n#define mmJPEG_SYS_INT_EN_BASE_IDX                                                                     0\n#define mmJPEG_SYS_INT_STATUS                                                                          0x01c2\n#define mmJPEG_SYS_INT_STATUS_BASE_IDX                                                                 0\n#define mmJPEG_SYS_INT_ACK                                                                             0x01c3\n#define mmJPEG_SYS_INT_ACK_BASE_IDX                                                                    0\n#define mmJPEG_MASTINT_EN                                                                              0x01c8\n#define mmJPEG_MASTINT_EN_BASE_IDX                                                                     0\n#define mmJPEG_IH_CTRL                                                                                 0x01c9\n#define mmJPEG_IH_CTRL_BASE_IDX                                                                        0\n#define mmJRBBM_ARB_CTRL                                                                               0x01cb\n#define mmJRBBM_ARB_CTRL_BASE_IDX                                                                      0\n\n\n\n\n#define mmJPEG_CGC_GATE                                                                                0x01e0\n#define mmJPEG_CGC_GATE_BASE_IDX                                                                       0\n#define mmJPEG_CGC_CTRL                                                                                0x01e1\n#define mmJPEG_CGC_CTRL_BASE_IDX                                                                       0\n#define mmJPEG_CGC_STATUS                                                                              0x01e2\n#define mmJPEG_CGC_STATUS_BASE_IDX                                                                     0\n#define mmJPEG_COMN_CGC_MEM_CTRL                                                                       0x01e3\n#define mmJPEG_COMN_CGC_MEM_CTRL_BASE_IDX                                                              0\n#define mmJPEG_DEC_CGC_MEM_CTRL                                                                        0x01e4\n#define mmJPEG_DEC_CGC_MEM_CTRL_BASE_IDX                                                               0\n#define mmJPEG2_DEC_CGC_MEM_CTRL                                                                       0x01e5\n#define mmJPEG2_DEC_CGC_MEM_CTRL_BASE_IDX                                                              0\n#define mmJPEG_ENC_CGC_MEM_CTRL                                                                        0x01e6\n#define mmJPEG_ENC_CGC_MEM_CTRL_BASE_IDX                                                               0\n#define mmJPEG_SOFT_RESET2                                                                             0x01e7\n#define mmJPEG_SOFT_RESET2_BASE_IDX                                                                    0\n#define mmJPEG_PERF_BANK_CONF                                                                          0x01e8\n#define mmJPEG_PERF_BANK_CONF_BASE_IDX                                                                 0\n#define mmJPEG_PERF_BANK_EVENT_SEL                                                                     0x01e9\n#define mmJPEG_PERF_BANK_EVENT_SEL_BASE_IDX                                                            0\n#define mmJPEG_PERF_BANK_COUNT0                                                                        0x01ea\n#define mmJPEG_PERF_BANK_COUNT0_BASE_IDX                                                               0\n#define mmJPEG_PERF_BANK_COUNT1                                                                        0x01eb\n#define mmJPEG_PERF_BANK_COUNT1_BASE_IDX                                                               0\n#define mmJPEG_PERF_BANK_COUNT2                                                                        0x01ec\n#define mmJPEG_PERF_BANK_COUNT2_BASE_IDX                                                               0\n#define mmJPEG_PERF_BANK_COUNT3                                                                        0x01ed\n#define mmJPEG_PERF_BANK_COUNT3_BASE_IDX                                                               0\n\n\n\n\n#define mmUVD_PGFSM_CONFIG                                                                             0x0000\n#define mmUVD_PGFSM_CONFIG_BASE_IDX                                                                    1\n#define mmUVD_PGFSM_STATUS                                                                             0x0001\n#define mmUVD_PGFSM_STATUS_BASE_IDX                                                                    1\n#define mmUVD_POWER_STATUS                                                                             0x0004\n#define mmUVD_POWER_STATUS_BASE_IDX                                                                    1\n#define mmUVD_PG_IND_INDEX                                                                             0x0005\n#define mmUVD_PG_IND_INDEX_BASE_IDX                                                                    1\n#define mmUVD_PG_IND_DATA                                                                              0x0006\n#define mmUVD_PG_IND_DATA_BASE_IDX                                                                     1\n#define mmCC_UVD_HARVESTING                                                                            0x0007\n#define mmCC_UVD_HARVESTING_BASE_IDX                                                                   1\n#define mmUVD_JPEG_POWER_STATUS                                                                        0x000a\n#define mmUVD_JPEG_POWER_STATUS_BASE_IDX                                                               1\n#define mmUVD_DPG_LMA_CTL                                                                              0x0011\n#define mmUVD_DPG_LMA_CTL_BASE_IDX                                                                     1\n#define mmUVD_DPG_LMA_DATA                                                                             0x0012\n#define mmUVD_DPG_LMA_DATA_BASE_IDX                                                                    1\n#define mmUVD_DPG_LMA_MASK                                                                             0x0013\n#define mmUVD_DPG_LMA_MASK_BASE_IDX                                                                    1\n#define mmUVD_DPG_PAUSE                                                                                0x0014\n#define mmUVD_DPG_PAUSE_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH1                                                                                 0x0015\n#define mmUVD_SCRATCH1_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH2                                                                                 0x0016\n#define mmUVD_SCRATCH2_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH3                                                                                 0x0017\n#define mmUVD_SCRATCH3_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH4                                                                                 0x0018\n#define mmUVD_SCRATCH4_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH5                                                                                 0x0019\n#define mmUVD_SCRATCH5_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH6                                                                                 0x001a\n#define mmUVD_SCRATCH6_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH7                                                                                 0x001b\n#define mmUVD_SCRATCH7_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH8                                                                                 0x001c\n#define mmUVD_SCRATCH8_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH9                                                                                 0x001d\n#define mmUVD_SCRATCH9_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH10                                                                                0x001e\n#define mmUVD_SCRATCH10_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH11                                                                                0x001f\n#define mmUVD_SCRATCH11_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH12                                                                                0x0020\n#define mmUVD_SCRATCH12_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH13                                                                                0x0021\n#define mmUVD_SCRATCH13_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH14                                                                                0x0022\n#define mmUVD_SCRATCH14_BASE_IDX                                                                       1\n#define mmUVD_FREE_COUNTER_REG                                                                         0x0024\n#define mmUVD_FREE_COUNTER_REG_BASE_IDX                                                                1\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                         0x0025\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                1\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                        0x0026\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                               1\n#define mmUVD_DPG_VCPU_CACHE_OFFSET0                                                                   0x0027\n#define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX                                                          1\n#define mmUVD_DPG_LMI_VCPU_CACHE_VMID                                                                  0x0028\n#define mmUVD_DPG_LMI_VCPU_CACHE_VMID_BASE_IDX                                                         1\n#define mmUVD_PF_STATUS                                                                                0x0039\n#define mmUVD_PF_STATUS_BASE_IDX                                                                       1\n#define mmUVD_DPG_CLK_EN_VCPU_REPORT                                                                   0x003c\n#define mmUVD_DPG_CLK_EN_VCPU_REPORT_BASE_IDX                                                          1\n#define mmUVD_GFX8_ADDR_CONFIG                                                                         0x0049\n#define mmUVD_GFX8_ADDR_CONFIG_BASE_IDX                                                                1\n#define mmUVD_GFX10_ADDR_CONFIG                                                                        0x004a\n#define mmUVD_GFX10_ADDR_CONFIG_BASE_IDX                                                               1\n#define mmUVD_GPCNT2_CNTL                                                                              0x004b\n#define mmUVD_GPCNT2_CNTL_BASE_IDX                                                                     1\n#define mmUVD_GPCNT2_TARGET_LOWER                                                                      0x004c\n#define mmUVD_GPCNT2_TARGET_LOWER_BASE_IDX                                                             1\n#define mmUVD_GPCNT2_STATUS_LOWER                                                                      0x004d\n#define mmUVD_GPCNT2_STATUS_LOWER_BASE_IDX                                                             1\n#define mmUVD_GPCNT2_TARGET_UPPER                                                                      0x004e\n#define mmUVD_GPCNT2_TARGET_UPPER_BASE_IDX                                                             1\n#define mmUVD_GPCNT2_STATUS_UPPER                                                                      0x004f\n#define mmUVD_GPCNT2_STATUS_UPPER_BASE_IDX                                                             1\n#define mmUVD_GPCNT3_CNTL                                                                              0x0050\n#define mmUVD_GPCNT3_CNTL_BASE_IDX                                                                     1\n#define mmUVD_GPCNT3_TARGET_LOWER                                                                      0x0051\n#define mmUVD_GPCNT3_TARGET_LOWER_BASE_IDX                                                             1\n#define mmUVD_GPCNT3_STATUS_LOWER                                                                      0x0052\n#define mmUVD_GPCNT3_STATUS_LOWER_BASE_IDX                                                             1\n#define mmUVD_GPCNT3_TARGET_UPPER                                                                      0x0053\n#define mmUVD_GPCNT3_TARGET_UPPER_BASE_IDX                                                             1\n#define mmUVD_GPCNT3_STATUS_UPPER                                                                      0x0054\n#define mmUVD_GPCNT3_STATUS_UPPER_BASE_IDX                                                             1\n#define mmUVD_TSC_LOWER                                                                                0x0057\n#define mmUVD_TSC_LOWER_BASE_IDX                                                                       1\n#define mmUVD_TSC_UPPER                                                                                0x0058\n#define mmUVD_TSC_UPPER_BASE_IDX                                                                       1\n\n\n\n\n#define mmUVD_SEMA_CNTL                                                                                0x01c0\n#define mmUVD_SEMA_CNTL_BASE_IDX                                                                       1\n#define mmUVD_RB_RPTR3                                                                                 0x01db\n#define mmUVD_RB_RPTR3_BASE_IDX                                                                        1\n#define mmUVD_RB_WPTR3                                                                                 0x01dc\n#define mmUVD_RB_WPTR3_BASE_IDX                                                                        1\n#define mmUVD_RB_BASE_LO3                                                                              0x01dd\n#define mmUVD_RB_BASE_LO3_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_HI3                                                                              0x01de\n#define mmUVD_RB_BASE_HI3_BASE_IDX                                                                     1\n#define mmUVD_RB_SIZE3                                                                                 0x01df\n#define mmUVD_RB_SIZE3_BASE_IDX                                                                        1\n#define mmUVD_RB_ARB_CTRL                                                                              0x01e0\n#define mmUVD_RB_ARB_CTRL_BASE_IDX                                                                     1\n#define mmUVD_LMI_LAT_CTRL                                                                             0x01e2\n#define mmUVD_LMI_LAT_CTRL_BASE_IDX                                                                    1\n#define mmUVD_LMI_LAT_CNTR                                                                             0x01e3\n#define mmUVD_LMI_LAT_CNTR_BASE_IDX                                                                    1\n#define mmUVD_LMI_AVG_LAT_CNTR                                                                         0x01e4\n#define mmUVD_LMI_AVG_LAT_CNTR_BASE_IDX                                                                1\n#define mmUVD_SOFT_RESET2                                                                              0x01e6\n#define mmUVD_SOFT_RESET2_BASE_IDX                                                                     1\n#define mmUVD_LMI_SPH                                                                                  0x01e7\n#define mmUVD_LMI_SPH_BASE_IDX                                                                         1\n#define mmUVD_CTX_INDEX                                                                                0x01e8\n#define mmUVD_CTX_INDEX_BASE_IDX                                                                       1\n#define mmUVD_CTX_DATA                                                                                 0x01e9\n#define mmUVD_CTX_DATA_BASE_IDX                                                                        1\n#define mmUVD_CGC_GATE                                                                                 0x01ea\n#define mmUVD_CGC_GATE_BASE_IDX                                                                        1\n#define mmUVD_CGC_STATUS                                                                               0x01eb\n#define mmUVD_CGC_STATUS_BASE_IDX                                                                      1\n#define mmUVD_CGC_CTRL                                                                                 0x01ec\n#define mmUVD_CGC_CTRL_BASE_IDX                                                                        1\n#define mmUVD_CGC_UDEC_STATUS                                                                          0x01ed\n#define mmUVD_CGC_UDEC_STATUS_BASE_IDX                                                                 1\n#define mmUVD_CXW_WR_INT_ID                                                                            0x01ee\n#define mmUVD_CXW_WR_INT_ID_BASE_IDX                                                                   1\n#define mmUVD_CXW_WR_INT_CTX_ID                                                                        0x01ef\n#define mmUVD_CXW_WR_INT_CTX_ID_BASE_IDX                                                               1\n#define mmUVD_VCPU_INT_ROUTE                                                                           0x01f3\n#define mmUVD_VCPU_INT_ROUTE_BASE_IDX                                                                  1\n#define mmUVD_GP_SCRATCH0                                                                              0x01f4\n#define mmUVD_GP_SCRATCH0_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH1                                                                              0x01f5\n#define mmUVD_GP_SCRATCH1_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH2                                                                              0x01f6\n#define mmUVD_GP_SCRATCH2_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH3                                                                              0x01f7\n#define mmUVD_GP_SCRATCH3_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH4                                                                              0x01f8\n#define mmUVD_GP_SCRATCH4_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH5                                                                              0x01f9\n#define mmUVD_GP_SCRATCH5_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH6                                                                              0x01fa\n#define mmUVD_GP_SCRATCH6_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH7                                                                              0x01fb\n#define mmUVD_GP_SCRATCH7_BASE_IDX                                                                     1\n#define mmUVD_LMI_VCPU_CACHE_VMID                                                                      0x01fc\n#define mmUVD_LMI_VCPU_CACHE_VMID_BASE_IDX                                                             1\n#define mmUVD_LMI_CTRL2                                                                                0x01fd\n#define mmUVD_LMI_CTRL2_BASE_IDX                                                                       1\n#define mmUVD_MASTINT_EN                                                                               0x0200\n#define mmUVD_MASTINT_EN_BASE_IDX                                                                      1\n#define mmUVD_SYS_INT_EN                                                                               0x0201\n#define mmUVD_SYS_INT_EN_BASE_IDX                                                                      1\n#define mmUVD_SYS_INT_STATUS                                                                           0x0202\n#define mmUVD_SYS_INT_STATUS_BASE_IDX                                                                  1\n#define mmUVD_SYS_INT_ACK                                                                              0x0203\n#define mmUVD_SYS_INT_ACK_BASE_IDX                                                                     1\n#define mmUVD_VCPU_INT_EN                                                                              0x0204\n#define mmUVD_VCPU_INT_EN_BASE_IDX                                                                     1\n#define mmUVD_VCPU_INT_ACK                                                                             0x0206\n#define mmUVD_VCPU_INT_ACK_BASE_IDX                                                                    1\n#define mmUVD_TOP_CTRL                                                                                 0x0207\n#define mmUVD_TOP_CTRL_BASE_IDX                                                                        1\n#define mmUVD_ENC_VCPU_INT_EN                                                                          0x021f\n#define mmUVD_ENC_VCPU_INT_EN_BASE_IDX                                                                 1\n#define mmUVD_ENC_VCPU_INT_ACK                                                                         0x0221\n#define mmUVD_ENC_VCPU_INT_ACK_BASE_IDX                                                                1\n#define mmUVD_LMI_VCPU_CACHE_VMIDS_MULTI                                                               0x0222\n#define mmUVD_LMI_VCPU_CACHE_VMIDS_MULTI_BASE_IDX                                                      1\n#define mmUVD_LMI_VCPU_NC_VMIDS_MULTI                                                                  0x0223\n#define mmUVD_LMI_VCPU_NC_VMIDS_MULTI_BASE_IDX                                                         1\n#define mmUVD_LMI_URGENT_CTRL                                                                          0x0224\n#define mmUVD_LMI_URGENT_CTRL_BASE_IDX                                                                 1\n#define mmUVD_LMI_CTRL                                                                                 0x0226\n#define mmUVD_LMI_CTRL_BASE_IDX                                                                        1\n#define mmUVD_LMI_STATUS                                                                               0x0227\n#define mmUVD_LMI_STATUS_BASE_IDX                                                                      1\n#define mmUVD_LMI_VM_CTRL                                                                              0x0228\n#define mmUVD_LMI_VM_CTRL_BASE_IDX                                                                     1\n#define mmUVD_LMI_PERFMON_CTRL                                                                         0x022a\n#define mmUVD_LMI_PERFMON_CTRL_BASE_IDX                                                                1\n#define mmUVD_LMI_PERFMON_COUNT_LO                                                                     0x022b\n#define mmUVD_LMI_PERFMON_COUNT_LO_BASE_IDX                                                            1\n#define mmUVD_LMI_PERFMON_COUNT_HI                                                                     0x022c\n#define mmUVD_LMI_PERFMON_COUNT_HI_BASE_IDX                                                            1\n#define mmUVD_LMI_SWAP_CNTL                                                                            0x022d\n#define mmUVD_LMI_SWAP_CNTL_BASE_IDX                                                                   1\n#define mmUVD_UDEC_ADR                                                                                 0x022e\n#define mmUVD_UDEC_ADR_BASE_IDX                                                                        1\n#define mmUVD_MP_SWAP_CNTL                                                                             0x022f\n#define mmUVD_MP_SWAP_CNTL_BASE_IDX                                                                    1\n#define mmUVD_MPC_LUMA_SRCH                                                                            0x0231\n#define mmUVD_MPC_LUMA_SRCH_BASE_IDX                                                                   1\n#define mmUVD_MPC_LUMA_HIT                                                                             0x0232\n#define mmUVD_MPC_LUMA_HIT_BASE_IDX                                                                    1\n#define mmUVD_MPC_LUMA_HITPEND                                                                         0x0233\n#define mmUVD_MPC_LUMA_HITPEND_BASE_IDX                                                                1\n#define mmUVD_MPC_CHROMA_SRCH                                                                          0x0234\n#define mmUVD_MPC_CHROMA_SRCH_BASE_IDX                                                                 1\n#define mmUVD_MPC_CHROMA_HIT                                                                           0x0235\n#define mmUVD_MPC_CHROMA_HIT_BASE_IDX                                                                  1\n#define mmUVD_MPC_CHROMA_HITPEND                                                                       0x0236\n#define mmUVD_MPC_CHROMA_HITPEND_BASE_IDX                                                              1\n#define mmUVD_MPC_CNTL                                                                                 0x0237\n#define mmUVD_MPC_CNTL_BASE_IDX                                                                        1\n#define mmUVD_MPC_PITCH                                                                                0x0238\n#define mmUVD_MPC_PITCH_BASE_IDX                                                                       1\n#define mmUVD_MPC_SET_MUXA0                                                                            0x0239\n#define mmUVD_MPC_SET_MUXA0_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUXA1                                                                            0x023a\n#define mmUVD_MPC_SET_MUXA1_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUXB0                                                                            0x023b\n#define mmUVD_MPC_SET_MUXB0_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUXB1                                                                            0x023c\n#define mmUVD_MPC_SET_MUXB1_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUX                                                                              0x023d\n#define mmUVD_MPC_SET_MUX_BASE_IDX                                                                     1\n#define mmUVD_MPC_SET_ALU                                                                              0x023e\n#define mmUVD_MPC_SET_ALU_BASE_IDX                                                                     1\n#define mmUVD_GPCOM_SYS_CMD                                                                            0x023f\n#define mmUVD_GPCOM_SYS_CMD_BASE_IDX                                                                   1\n#define mmUVD_GPCOM_SYS_DATA0                                                                          0x0240\n#define mmUVD_GPCOM_SYS_DATA0_BASE_IDX                                                                 1\n#define mmUVD_GPCOM_SYS_DATA1                                                                          0x0241\n#define mmUVD_GPCOM_SYS_DATA1_BASE_IDX                                                                 1\n#define mmUVD_VCPU_CACHE_OFFSET0                                                                       0x0242\n#define mmUVD_VCPU_CACHE_OFFSET0_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE0                                                                         0x0243\n#define mmUVD_VCPU_CACHE_SIZE0_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET1                                                                       0x0244\n#define mmUVD_VCPU_CACHE_OFFSET1_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE1                                                                         0x0245\n#define mmUVD_VCPU_CACHE_SIZE1_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET2                                                                       0x0246\n#define mmUVD_VCPU_CACHE_OFFSET2_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE2                                                                         0x0247\n#define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET3                                                                       0x0248\n#define mmUVD_VCPU_CACHE_OFFSET3_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE3                                                                         0x0249\n#define mmUVD_VCPU_CACHE_SIZE3_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET4                                                                       0x024a\n#define mmUVD_VCPU_CACHE_OFFSET4_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE4                                                                         0x024b\n#define mmUVD_VCPU_CACHE_SIZE4_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET5                                                                       0x024c\n#define mmUVD_VCPU_CACHE_OFFSET5_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE5                                                                         0x024d\n#define mmUVD_VCPU_CACHE_SIZE5_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET6                                                                       0x024e\n#define mmUVD_VCPU_CACHE_OFFSET6_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE6                                                                         0x024f\n#define mmUVD_VCPU_CACHE_SIZE6_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET7                                                                       0x0250\n#define mmUVD_VCPU_CACHE_OFFSET7_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE7                                                                         0x0251\n#define mmUVD_VCPU_CACHE_SIZE7_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET8                                                                       0x0252\n#define mmUVD_VCPU_CACHE_OFFSET8_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE8                                                                         0x0253\n#define mmUVD_VCPU_CACHE_SIZE8_BASE_IDX                                                                1\n#define mmUVD_VCPU_NONCACHE_OFFSET0                                                                    0x0254\n#define mmUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX                                                           1\n#define mmUVD_VCPU_NONCACHE_SIZE0                                                                      0x0255\n#define mmUVD_VCPU_NONCACHE_SIZE0_BASE_IDX                                                             1\n#define mmUVD_VCPU_NONCACHE_OFFSET1                                                                    0x0256\n#define mmUVD_VCPU_NONCACHE_OFFSET1_BASE_IDX                                                           1\n#define mmUVD_VCPU_NONCACHE_SIZE1                                                                      0x0257\n#define mmUVD_VCPU_NONCACHE_SIZE1_BASE_IDX                                                             1\n#define mmUVD_VCPU_CNTL                                                                                0x0258\n#define mmUVD_VCPU_CNTL_BASE_IDX                                                                       1\n#define mmUVD_VCPU_PRID                                                                                0x0259\n#define mmUVD_VCPU_PRID_BASE_IDX                                                                       1\n#define mmUVD_VCPU_TRCE                                                                                0x025a\n#define mmUVD_VCPU_TRCE_BASE_IDX                                                                       1\n#define mmUVD_VCPU_TRCE_RD                                                                             0x025b\n#define mmUVD_VCPU_TRCE_RD_BASE_IDX                                                                    1\n#define mmUVD_MPC_PERF0                                                                                0x025c\n#define mmUVD_MPC_PERF0_BASE_IDX                                                                       1\n#define mmUVD_MPC_PERF1                                                                                0x025d\n#define mmUVD_MPC_PERF1_BASE_IDX                                                                       1\n#define mmUVD_CXW_WR                                                                                   0x025f\n#define mmUVD_CXW_WR_BASE_IDX                                                                          1\n#define mmUVD_SOFT_RESET                                                                               0x0260\n#define mmUVD_SOFT_RESET_BASE_IDX                                                                      1\n#define mmUVD_LMI_RBC_IB_VMID                                                                          0x0261\n#define mmUVD_LMI_RBC_IB_VMID_BASE_IDX                                                                 1\n#define mmUVD_RBC_IB_SIZE                                                                              0x0262\n#define mmUVD_RBC_IB_SIZE_BASE_IDX                                                                     1\n#define mmUVD_LMI_RBC_RB_VMID                                                                          0x0263\n#define mmUVD_LMI_RBC_RB_VMID_BASE_IDX                                                                 1\n#define mmUVD_RBC_RB_RPTR                                                                              0x0264\n#define mmUVD_RBC_RB_RPTR_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_WPTR                                                                              0x0265\n#define mmUVD_RBC_RB_WPTR_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_WPTR_CNTL                                                                         0x0266\n#define mmUVD_RBC_RB_WPTR_CNTL_BASE_IDX                                                                1\n#define mmUVD_RBC_READ_REQ_URGENT_CNTL                                                                 0x0267\n#define mmUVD_RBC_READ_REQ_URGENT_CNTL_BASE_IDX                                                        1\n#define mmUVD_RBC_WPTR_STATUS                                                                          0x0268\n#define mmUVD_RBC_WPTR_STATUS_BASE_IDX                                                                 1\n#define mmUVD_RBC_RB_CNTL                                                                              0x0269\n#define mmUVD_RBC_RB_CNTL_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_RPTR_ADDR                                                                         0x026a\n#define mmUVD_RBC_RB_RPTR_ADDR_BASE_IDX                                                                1\n#define mmUVD_JOB_START                                                                                0x026d\n#define mmUVD_JOB_START_BASE_IDX                                                                       1\n#define mmUVD_JOB_DONE                                                                                 0x026e\n#define mmUVD_JOB_DONE_BASE_IDX                                                                        1\n#define mmUVD_STATUS                                                                                   0x026f\n#define mmUVD_STATUS_BASE_IDX                                                                          1\n#define mmUVD_SEMA_TIMEOUT_STATUS                                                                      0x0270\n#define mmUVD_SEMA_TIMEOUT_STATUS_BASE_IDX                                                             1\n#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL                                                        0x0271\n#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                               1\n#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL                                                             0x0272\n#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL_BASE_IDX                                                    1\n#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL                                                      0x0273\n#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                             1\n#define mmUVD_CXW_EN                                                                                   0x0274\n#define mmUVD_CXW_EN_BASE_IDX                                                                          1\n#define mmUVD_CXW_SE                                                                                   0x0275\n#define mmUVD_CXW_SE_BASE_IDX                                                                          1\n#define mmUVD_CXW_FINISHED                                                                             0x0276\n#define mmUVD_CXW_FINISHED_BASE_IDX                                                                    1\n#define mmUVD_CXW_SHIFT_FINISHED                                                                       0x0277\n#define mmUVD_CXW_SHIFT_FINISHED_BASE_IDX                                                              1\n#define mmUVD_CXW_START                                                                                0x0278\n#define mmUVD_CXW_START_BASE_IDX                                                                       1\n#define mmUVD_CXW_BLOCK_STATUS                                                                         0x0279\n#define mmUVD_CXW_BLOCK_STATUS_BASE_IDX                                                                1\n#define mmUVD_STOP_CONTEXT                                                                             0x027a\n#define mmUVD_STOP_CONTEXT_BASE_IDX                                                                    1\n#define mmUVD_CXW_SAVE_AREA_ADDR                                                                       0x027b\n#define mmUVD_CXW_SAVE_AREA_ADDR_BASE_IDX                                                              1\n#define mmUVD_CBUF_ID                                                                                  0x027c\n#define mmUVD_CBUF_ID_BASE_IDX                                                                         1\n#define mmUVD_CONTEXT_ID                                                                               0x027d\n#define mmUVD_CONTEXT_ID_BASE_IDX                                                                      1\n#define mmUVD_CXW_SAVE_AREA_SIZE                                                                       0x027e\n#define mmUVD_CXW_SAVE_AREA_SIZE_BASE_IDX                                                              1\n#define mmUVD_CONTEXT_ID2                                                                              0x027f\n#define mmUVD_CONTEXT_ID2_BASE_IDX                                                                     1\n#define mmUVD_CXW_CNTL                                                                                 0x0280\n#define mmUVD_CXW_CNTL_BASE_IDX                                                                        1\n#define mmUVD_CXW_EVENT                                                                                0x0281\n#define mmUVD_CXW_EVENT_BASE_IDX                                                                       1\n#define mmUVD_CXW_SCAN_AREA_OFFSET                                                                     0x0282\n#define mmUVD_CXW_SCAN_AREA_OFFSET_BASE_IDX                                                            1\n#define mmUVD_CXW_SHIFT_CNTL                                                                           0x0283\n#define mmUVD_CXW_SHIFT_CNTL_BASE_IDX                                                                  1\n#define mmUVD_RBC_CAM_EN                                                                               0x0286\n#define mmUVD_RBC_CAM_EN_BASE_IDX                                                                      1\n#define mmUVD_RBC_CAM_INDEX                                                                            0x0287\n#define mmUVD_RBC_CAM_INDEX_BASE_IDX                                                                   1\n#define mmUVD_RBC_CAM_DATA                                                                             0x0288\n#define mmUVD_RBC_CAM_DATA_BASE_IDX                                                                    1\n#define mmUVD_RBC_VCPU_ACCESS                                                                          0x0289\n#define mmUVD_RBC_VCPU_ACCESS_BASE_IDX                                                                 1\n#define mmUVD_CXW_INT_ID                                                                               0x0293\n#define mmUVD_CXW_INT_ID_BASE_IDX                                                                      1\n#define mmUVD_LMI_CRC0                                                                                 0x0294\n#define mmUVD_LMI_CRC0_BASE_IDX                                                                        1\n#define mmUVD_LMI_CRC1                                                                                 0x0295\n#define mmUVD_LMI_CRC1_BASE_IDX                                                                        1\n#define mmUVD_LMI_CRC2                                                                                 0x0296\n#define mmUVD_LMI_CRC2_BASE_IDX                                                                        1\n#define mmUVD_LMI_CRC3                                                                                 0x0297\n#define mmUVD_LMI_CRC3_BASE_IDX                                                                        1\n#define mmUVD_RBC_WPTR_POLL_CNTL                                                                       0x0298\n#define mmUVD_RBC_WPTR_POLL_CNTL_BASE_IDX                                                              1\n#define mmUVD_RBC_WPTR_POLL_ADDR                                                                       0x0299\n#define mmUVD_RBC_WPTR_POLL_ADDR_BASE_IDX                                                              1\n#define mmUVD_RB_BASE_LO4                                                                              0x029f\n#define mmUVD_RB_BASE_LO4_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_HI4                                                                              0x02a0\n#define mmUVD_RB_BASE_HI4_BASE_IDX                                                                     1\n#define mmUVD_RB_SIZE4                                                                                 0x02a1\n#define mmUVD_RB_SIZE4_BASE_IDX                                                                        1\n#define mmUVD_RB_RPTR4                                                                                 0x02a2\n#define mmUVD_RB_RPTR4_BASE_IDX                                                                        1\n#define mmUVD_LMI_MC_CREDITS                                                                           0x02a3\n#define mmUVD_LMI_MC_CREDITS_BASE_IDX                                                                  1\n#define mmUVD_RBC_BUF_STATUS                                                                           0x02b0\n#define mmUVD_RBC_BUF_STATUS_BASE_IDX                                                                  1\n#define mmUVD_RBC_IB_SIZE_UPDATE                                                                       0x02b1\n#define mmUVD_RBC_IB_SIZE_UPDATE_BASE_IDX                                                              1\n#define mmUVD_RBC_BDM_PRE                                                                              0x02b2\n#define mmUVD_RBC_BDM_PRE_BASE_IDX                                                                     1\n#define mmCG_TIMESTAMP_LOW                                                                             0x02b5\n#define mmCG_TIMESTAMP_LOW_BASE_IDX                                                                    1\n#define mmCG_TIMESTAMP_HIGH                                                                            0x02b6\n#define mmCG_TIMESTAMP_HIGH_BASE_IDX                                                                   1\n#define mmUVD_UMC_UVD_CTL_CMD                                                                          0x02b7\n#define mmUVD_UMC_UVD_CTL_CMD_BASE_IDX                                                                 1\n#define mmUVD_UMC_UVD_BLOCK_REQ                                                                        0x02b8\n#define mmUVD_UMC_UVD_BLOCK_REQ_BASE_IDX                                                               1\n#define mmUVD_RBC_CXW_RELEASE                                                                          0x02b9\n#define mmUVD_RBC_CXW_RELEASE_BASE_IDX                                                                 1\n#define mmUVD_YBASE                                                                                    0x02ba\n#define mmUVD_YBASE_BASE_IDX                                                                           1\n#define mmUVD_UVBASE                                                                                   0x02bb\n#define mmUVD_UVBASE_BASE_IDX                                                                          1\n#define mmUVD_PITCH                                                                                    0x02bc\n#define mmUVD_PITCH_BASE_IDX                                                                           1\n#define mmUVD_WIDTH                                                                                    0x02bd\n#define mmUVD_WIDTH_BASE_IDX                                                                           1\n#define mmUVD_HEIGHT                                                                                   0x02be\n#define mmUVD_HEIGHT_BASE_IDX                                                                          1\n#define mmUVD_PICCOUNT                                                                                 0x02bf\n#define mmUVD_PICCOUNT_BASE_IDX                                                                        1\n\n\n\n\n#define mmUVD_SEMA_ADDR_LOW                                                                            0x0580\n#define mmUVD_SEMA_ADDR_LOW_BASE_IDX                                                                   1\n#define mmUVD_SEMA_ADDR_HIGH                                                                           0x0581\n#define mmUVD_SEMA_ADDR_HIGH_BASE_IDX                                                                  1\n#define mmUVD_SEMA_CMD                                                                                 0x0582\n#define mmUVD_SEMA_CMD_BASE_IDX                                                                        1\n#define mmUVD_GPCOM_VCPU_CMD                                                                           0x0583\n#define mmUVD_GPCOM_VCPU_CMD_BASE_IDX                                                                  1\n#define mmUVD_GPCOM_VCPU_DATA0                                                                         0x0584\n#define mmUVD_GPCOM_VCPU_DATA0_BASE_IDX                                                                1\n#define mmUVD_GPCOM_VCPU_DATA1                                                                         0x0585\n#define mmUVD_GPCOM_VCPU_DATA1_BASE_IDX                                                                1\n#define mmUVD_ENGINE_CNTL                                                                              0x0586\n#define mmUVD_ENGINE_CNTL_BASE_IDX                                                                     1\n#define mmUVD_SUVD_CGC_GATE                                                                            0x05a4\n#define mmUVD_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define mmUVD_SUVD_CGC_STATUS                                                                          0x05a5\n#define mmUVD_SUVD_CGC_STATUS_BASE_IDX                                                                 1\n#define mmUVD_SUVD_CGC_CTRL                                                                            0x05a6\n#define mmUVD_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW                                                            0x05ac\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH                                                           0x05ad\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_LMI_VCPU_CACHE8_64BIT_BAR_LOW                                                            0x05ae\n#define mmUVD_LMI_VCPU_CACHE8_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE8_64BIT_BAR_HIGH                                                           0x05af\n#define mmUVD_LMI_VCPU_CACHE8_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW                                                            0x05b0\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH                                                           0x05b1\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_LMI_VCPU_CACHE3_64BIT_BAR_LOW                                                            0x05b2\n#define mmUVD_LMI_VCPU_CACHE3_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE3_64BIT_BAR_HIGH                                                           0x05b3\n#define mmUVD_LMI_VCPU_CACHE3_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_LMI_VCPU_CACHE4_64BIT_BAR_LOW                                                            0x05b4\n#define mmUVD_LMI_VCPU_CACHE4_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE4_64BIT_BAR_HIGH                                                           0x05b5\n#define mmUVD_LMI_VCPU_CACHE4_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW                                                            0x05b6\n#define mmUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE5_64BIT_BAR_HIGH                                                           0x05b7\n#define mmUVD_LMI_VCPU_CACHE5_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_LMI_VCPU_CACHE6_64BIT_BAR_LOW                                                            0x05b8\n#define mmUVD_LMI_VCPU_CACHE6_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE6_64BIT_BAR_HIGH                                                           0x05b9\n#define mmUVD_LMI_VCPU_CACHE6_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_LMI_VCPU_CACHE7_64BIT_BAR_LOW                                                            0x05ba\n#define mmUVD_LMI_VCPU_CACHE7_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE7_64BIT_BAR_HIGH                                                           0x05bb\n#define mmUVD_LMI_VCPU_CACHE7_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_SCRATCH_NP                                                                               0x05bc\n#define mmUVD_SCRATCH_NP_BASE_IDX                                                                      1\n#define mmUVD_NO_OP                                                                                    0x05bf\n#define mmUVD_NO_OP_BASE_IDX                                                                           1\n#define mmMDM_DMA_CMD                                                                                  0x05c0\n#define mmMDM_DMA_CMD_BASE_IDX                                                                         1\n#define mmMDM_DMA_STATUS                                                                               0x05c1\n#define mmMDM_DMA_STATUS_BASE_IDX                                                                      1\n#define mmMDM_DMA_CTL                                                                                  0x05c2\n#define mmMDM_DMA_CTL_BASE_IDX                                                                         1\n#define mmMDM_ENC_PIPE_BUSY                                                                            0x05c3\n#define mmMDM_ENC_PIPE_BUSY_BASE_IDX                                                                   1\n#define mmMDM_WIG_PIPE_BUSY                                                                            0x05c5\n#define mmMDM_WIG_PIPE_BUSY_BASE_IDX                                                                   1\n#define mmUVD_VERSION                                                                                  0x05c9\n#define mmUVD_VERSION_BASE_IDX                                                                         1\n#define mmUVD_GP_SCRATCH8                                                                              0x05ca\n#define mmUVD_GP_SCRATCH8_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH9                                                                              0x05cb\n#define mmUVD_GP_SCRATCH9_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH10                                                                             0x05cc\n#define mmUVD_GP_SCRATCH10_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH11                                                                             0x05cd\n#define mmUVD_GP_SCRATCH11_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH12                                                                             0x05ce\n#define mmUVD_GP_SCRATCH12_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH13                                                                             0x05cf\n#define mmUVD_GP_SCRATCH13_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH14                                                                             0x05d0\n#define mmUVD_GP_SCRATCH14_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH15                                                                             0x05d1\n#define mmUVD_GP_SCRATCH15_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH16                                                                             0x05d2\n#define mmUVD_GP_SCRATCH16_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH17                                                                             0x05d3\n#define mmUVD_GP_SCRATCH17_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH18                                                                             0x05d4\n#define mmUVD_GP_SCRATCH18_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH19                                                                             0x05d5\n#define mmUVD_GP_SCRATCH19_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH20                                                                             0x05d6\n#define mmUVD_GP_SCRATCH20_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH21                                                                             0x05d7\n#define mmUVD_GP_SCRATCH21_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH22                                                                             0x05d8\n#define mmUVD_GP_SCRATCH22_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH23                                                                             0x05d9\n#define mmUVD_GP_SCRATCH23_BASE_IDX                                                                    1\n#define mmUVD_ENC_REG_INDEX                                                                            0x05da\n#define mmUVD_ENC_REG_INDEX_BASE_IDX                                                                   1\n#define mmUVD_ENC_REG_DATA                                                                             0x05db\n#define mmUVD_ENC_REG_DATA_BASE_IDX                                                                    1\n#define mmUVD_OUT_RB_BASE_LO                                                                           0x05dc\n#define mmUVD_OUT_RB_BASE_LO_BASE_IDX                                                                  1\n#define mmUVD_OUT_RB_BASE_HI                                                                           0x05dd\n#define mmUVD_OUT_RB_BASE_HI_BASE_IDX                                                                  1\n#define mmUVD_OUT_RB_SIZE                                                                              0x05de\n#define mmUVD_OUT_RB_SIZE_BASE_IDX                                                                     1\n#define mmUVD_OUT_RB_RPTR                                                                              0x05df\n#define mmUVD_OUT_RB_RPTR_BASE_IDX                                                                     1\n#define mmUVD_OUT_RB_WPTR                                                                              0x05e0\n#define mmUVD_OUT_RB_WPTR_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_LO2                                                                              0x05e1\n#define mmUVD_RB_BASE_LO2_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_HI2                                                                              0x05e2\n#define mmUVD_RB_BASE_HI2_BASE_IDX                                                                     1\n#define mmUVD_RB_SIZE2                                                                                 0x05e3\n#define mmUVD_RB_SIZE2_BASE_IDX                                                                        1\n#define mmUVD_RB_RPTR2                                                                                 0x05e4\n#define mmUVD_RB_RPTR2_BASE_IDX                                                                        1\n#define mmUVD_RB_WPTR2                                                                                 0x05e5\n#define mmUVD_RB_WPTR2_BASE_IDX                                                                        1\n#define mmUVD_RB_BASE_LO                                                                               0x05e6\n#define mmUVD_RB_BASE_LO_BASE_IDX                                                                      1\n#define mmUVD_RB_BASE_HI                                                                               0x05e7\n#define mmUVD_RB_BASE_HI_BASE_IDX                                                                      1\n#define mmUVD_RB_SIZE                                                                                  0x05e8\n#define mmUVD_RB_SIZE_BASE_IDX                                                                         1\n#define mmUVD_RB_RPTR                                                                                  0x05e9\n#define mmUVD_RB_RPTR_BASE_IDX                                                                         1\n#define mmUVD_RB_WPTR                                                                                  0x05ea\n#define mmUVD_RB_WPTR_BASE_IDX                                                                         1\n#define mmUVD_ENC_PIPE_BUSY                                                                            0x05eb\n#define mmUVD_ENC_PIPE_BUSY_BASE_IDX                                                                   1\n#define mmUVD_RB_WPTR4                                                                                 0x0616\n#define mmUVD_RB_WPTR4_BASE_IDX                                                                        1\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                            0x061e\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                             0x061f\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                    1\n#define mmUVD_LMI_VCPU_NC1_64BIT_BAR_HIGH                                                              0x0620\n#define mmUVD_LMI_VCPU_NC1_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define mmUVD_LMI_VCPU_NC1_64BIT_BAR_LOW                                                               0x0621\n#define mmUVD_LMI_VCPU_NC1_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define mmUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH                                                              0x0622\n#define mmUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define mmUVD_LMI_VCPU_NC0_64BIT_BAR_LOW                                                               0x0623\n#define mmUVD_LMI_VCPU_NC0_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH                                                                0x0626\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW                                                                 0x0627\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW_BASE_IDX                                                        1\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH                                                                0x0628\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW                                                                 0x0629\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW_BASE_IDX                                                        1\n\n\n\n\n#define mmUVD_LMI_MMSCH_NC0_64BIT_BAR_LOW                                                              0x0640\n#define mmUVD_LMI_MMSCH_NC0_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define mmUVD_LMI_MMSCH_NC0_64BIT_BAR_HIGH                                                             0x0641\n#define mmUVD_LMI_MMSCH_NC0_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define mmUVD_LMI_MMSCH_NC1_64BIT_BAR_LOW                                                              0x0642\n#define mmUVD_LMI_MMSCH_NC1_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define mmUVD_LMI_MMSCH_NC1_64BIT_BAR_HIGH                                                             0x0643\n#define mmUVD_LMI_MMSCH_NC1_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define mmUVD_LMI_MMSCH_NC2_64BIT_BAR_LOW                                                              0x0644\n#define mmUVD_LMI_MMSCH_NC2_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define mmUVD_LMI_MMSCH_NC2_64BIT_BAR_HIGH                                                             0x0645\n#define mmUVD_LMI_MMSCH_NC2_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define mmUVD_LMI_MMSCH_NC3_64BIT_BAR_LOW                                                              0x0646\n#define mmUVD_LMI_MMSCH_NC3_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define mmUVD_LMI_MMSCH_NC3_64BIT_BAR_HIGH                                                             0x0647\n#define mmUVD_LMI_MMSCH_NC3_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define mmUVD_LMI_MMSCH_NC4_64BIT_BAR_LOW                                                              0x0648\n#define mmUVD_LMI_MMSCH_NC4_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define mmUVD_LMI_MMSCH_NC4_64BIT_BAR_HIGH                                                             0x0649\n#define mmUVD_LMI_MMSCH_NC4_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define mmUVD_LMI_MMSCH_NC5_64BIT_BAR_LOW                                                              0x064a\n#define mmUVD_LMI_MMSCH_NC5_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define mmUVD_LMI_MMSCH_NC5_64BIT_BAR_HIGH                                                             0x064b\n#define mmUVD_LMI_MMSCH_NC5_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define mmUVD_LMI_MMSCH_NC6_64BIT_BAR_LOW                                                              0x064c\n#define mmUVD_LMI_MMSCH_NC6_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define mmUVD_LMI_MMSCH_NC6_64BIT_BAR_HIGH                                                             0x064d\n#define mmUVD_LMI_MMSCH_NC6_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define mmUVD_LMI_MMSCH_NC7_64BIT_BAR_LOW                                                              0x064e\n#define mmUVD_LMI_MMSCH_NC7_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define mmUVD_LMI_MMSCH_NC7_64BIT_BAR_HIGH                                                             0x064f\n#define mmUVD_LMI_MMSCH_NC7_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define mmUVD_LMI_MMSCH_NC_VMID                                                                        0x0651\n#define mmUVD_LMI_MMSCH_NC_VMID_BASE_IDX                                                               1\n#define mmUVD_LMI_MMSCH_CTRL                                                                           0x0652\n#define mmUVD_LMI_MMSCH_CTRL_BASE_IDX                                                                  1\n#define mmUVD_MMSCH_SOFT_RESET                                                                         0x0654\n#define mmUVD_MMSCH_SOFT_RESET_BASE_IDX                                                                1\n#define mmUVD_LMI_ARB_CTRL2                                                                            0x0662\n#define mmUVD_LMI_ARB_CTRL2_BASE_IDX                                                                   1\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}