// Seed: 4190002413
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    output uwire id_4,
    output wire id_5,
    input wor id_6,
    input uwire id_7
    , id_15,
    output uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input tri0 id_11,
    output tri1 id_12,
    output wand id_13
);
  wire id_16;
  wire id_17;
  wire id_18;
  assign id_12 = 1'b0;
  module_0(
      id_16, id_17, id_18, id_15, id_16, id_17, id_18, id_18, id_17, id_18, id_17, id_16
  );
  supply0 id_19 = 1;
  wire id_20;
endmodule
