# Tiny Tapeout project information
project:
  title:        "AI-Assisted Hybrid CDR (Demo)"
  author:       "Soumobrata Ghosh"
  discord:      "" 
  description:  "Compact digital CDR core with MMPD + PI loop; exposes recovered clock, lock, and debug taps"
  language:     "Verilog"
  clock_hz:     0

  tiles: "1x1"

  # Make sure your RTL top matches TinyTapeout IO (io_in, io_out, io_oeb)
  top_module:  "tt_um_sghosh_cdr_demo"

  # These files should live in ./src and each one must be listed.
  # Also mirror this list in test/Makefile under PROJECT_SOURCES.
  source_files:
    - "cdr_top.v"
    - "vco.v"
    - "sampler.v"
    - "quantizer.v"
    - "mmpd.v"
    - "loop_filter.v"
    - "delay_s_n.v"
    - "delay_d_n.v"
    - "error_gen.v"

# The pinout of your project. Leave unused pins blank.
pinout:
  # Inputs
  ui[0]: "RST_N"
  ui[1]: "EN"
  ui[2]: "DATA_IN[0]"      # optional: 2-bit symbol input (e.g., PAM4)
  ui[3]: "DATA_IN[1]"
  ui[4]: "KP_SEL[0]"       # loop gain select / config
  ui[5]: "KP_SEL[1]"
  ui[6]: "KI_SEL[0]"
  ui[7]: "KI_SEL[1]"

  # Outputs
  uo[0]: "CLK_REC"         # recovered sample clock (divided or toggled)
  uo[1]: "LOCKED"          # simple lock detect
  uo[2]: "PRBS_OK"         # optional checker flag (if implemented)
  uo[3]: "SER_FLAG"        # symbol error flag (optional)
  uo[4]: "D_OUT[0]"        # decided symbol/bit
  uo[5]: "D_OUT[1]"
  uo[6]: "HB"              # heartbeat / activity
  uo[7]: "RESERVED"

  # Bidirectional pins
  uio[0]: "DBG_VCTRL[0]"   # expose LSBs of v_ctrl or internal debug bus
  uio[1]: "DBG_VCTRL[1]"
  uio[2]: "DBG_VCTRL[2]"
  uio[3]: "DBG_VCTRL[3]"
  uio[4]: "DBG_VCTRL[4]"
  uio[5]: "DBG_VCTRL[5]"
  uio[6]: "DBG_VCTRL[6]"
  uio[7]: "DBG_VCTRL[7]"

# Do not change!
yaml_version: 6

yaml_version: 6
