5 16 fd81 4 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (func1.vcd) 2 -o (func1.cdd) 2 -v (func1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 func1.v 1 28 1 
2 1 4 4 4 110011 2 1 100c 0 0 1 1 b
2 2 4 4 4 110011 2 47 c 1 0 invert.a
2 3 4 4 4 90013 2 3a 500c 0 2 1 18 0 1 1 1 0 0 invert
2 4 4 4 4 50005 0 1 1410 0 0 1 1 a
2 5 4 4 4 50013 3 36 e 3 4
1 b 1 3 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 a 2 4 60005 1 0 0 0 1 17 1 1 0 0 1 0
4 5 f 5 5 5
3 1 main.u$0 "main.u$0" 0 func1.v 6 16 1 
3 42 main.invert "main.invert" 0 func1.v 18 26 1 
2 6 22 22 22 4 2 3d 5802 0 0 1 18 0 1 0 0 0 0 u$1
1 invert 3 18 1090009 1 0 0 0 1 17 1 1 0 0 1 0
1 a 4 20 1000006 1 0 0 0 1 17 1 1 0 1 0 0
4 6 11 0 0 6
3 1 main.invert.u$1 "main.invert.u$1" 0 func1.v 22 24 1 
2 7 23 23 23 c000c 2 1 180c 0 0 1 1 a
2 8 23 23 23 b000c 2 1b 180c 7 0 1 18 0 1 1 1 0 0
2 9 23 23 23 20007 0 1 1c10 0 0 1 1 invert
2 10 23 23 23 2000c 2 37 81e 8 9
4 10 11 0 0 10
