<profile>

<section name = "Vivado HLS Report for 'pynq_filters_arithm_pro_1'" level="0">
<item name = "Date">Thu Nov 28 03:43:02 2019
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">sharpen</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.12, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">309121, 309121, 309121, 309121, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">309120, 309120, 644, -, -, 480, no</column>
<column name=" + loop_width">641, 641, 3, 1, 1, 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 205</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 30</column>
<column name="Register">-, -, 73, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_173_p2">+, 0, 0, 9, 9, 1</column>
<column name="j_V_fu_185_p2">+, 0, 0, 10, 10, 1</column>
<column name="p_Val2_10_fu_235_p2">+, 0, 0, 10, 10, 10</column>
<column name="p_Val2_14_fu_277_p2">+, 0, 0, 11, 11, 11</column>
<column name="p_Val2_15_fu_271_p2">+, 0, 0, 10, 10, 10</column>
<column name="p_Val2_6_fu_205_p2">+, 0, 0, 11, 11, 11</column>
<column name="p_Val2_7_fu_199_p2">+, 0, 0, 10, 10, 10</column>
<column name="p_Val2_s_fu_241_p2">+, 0, 0, 11, 11, 11</column>
<column name="underflow_1_fu_356_p2">and, 0, 0, 1, 1, 1</column>
<column name="underflow_2_fu_403_p2">and, 0, 0, 1, 1, 1</column>
<column name="underflow_fu_309_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond3_fu_167_p2">icmp, 0, 0, 3, 9, 7</column>
<column name="exitcond4_fu_179_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="ap_sig_123">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_133">or, 0, 0, 1, 1, 1</column>
<column name="underflow_not_i_i1_fu_412_p2">or, 0, 0, 1, 1, 1</column>
<column name="underflow_not_i_i7_fu_365_p2">or, 0, 0, 1, 1, 1</column>
<column name="underflow_not_i_i_fu_318_p2">or, 0, 0, 1, 1, 1</column>
<column name="dst_data_stream_0_V_V_din">select, 0, 0, 10, 1, 10</column>
<column name="dst_data_stream_1_V_V_din">select, 0, 0, 10, 1, 10</column>
<column name="dst_data_stream_2_V_V_din">select, 0, 0, 10, 1, 10</column>
<column name="p_Val2_7_i_i1_fu_424_p3">select, 0, 0, 11, 1, 11</column>
<column name="p_Val2_7_i_i9_fu_377_p3">select, 0, 0, 11, 1, 11</column>
<column name="p_Val2_7_i_i_fu_330_p3">select, 0, 0, 11, 1, 11</column>
<column name="p_Val2_7_mux_i_i1_fu_417_p3">select, 0, 0, 10, 1, 9</column>
<column name="p_Val2_7_mux_i_i8_fu_370_p3">select, 0, 0, 10, 1, 9</column>
<column name="p_Val2_7_mux_i_i_fu_323_p3">select, 0, 0, 10, 1, 9</column>
<column name="brmerge_i_i_i_i_i1_fu_408_p2">xor, 0, 0, 1, 1, 1</column>
<column name="brmerge_i_i_i_i_i6_fu_361_p2">xor, 0, 0, 1, 1, 1</column>
<column name="brmerge_i_i_i_i_i_fu_314_p2">xor, 0, 0, 1, 1, 1</column>
<column name="tmp_30_fu_304_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_32_fu_351_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_34_fu_398_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_9_i_i1_fu_393_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_9_i_i4_fu_346_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_9_i_i_fu_299_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="ap_reg_ppiten_pp0_it2">1, 2, 1, 2</column>
<column name="dst_data_stream_0_V_V_blk_n">1, 2, 1, 2</column>
<column name="dst_data_stream_1_V_V_blk_n">1, 2, 1, 2</column>
<column name="dst_data_stream_2_V_V_blk_n">1, 2, 1, 2</column>
<column name="p_2_reg_156">10, 2, 10, 20</column>
<column name="p_s_reg_145">9, 2, 9, 18</column>
<column name="src1_data_stream_0_V_V_blk_n">1, 2, 1, 2</column>
<column name="src1_data_stream_1_V_V_blk_n">1, 2, 1, 2</column>
<column name="src1_data_stream_2_V_V_blk_n">1, 2, 1, 2</column>
<column name="src2_data_stream_0_V_V_blk_n">1, 2, 1, 2</column>
<column name="src2_data_stream_1_V_V_blk_n">1, 2, 1, 2</column>
<column name="src2_data_stream_2_V_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_exitcond4_reg_449_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond4_reg_449">1, 0, 1, 0</column>
<column name="i_V_reg_444">9, 0, 9, 0</column>
<column name="isneg_1_reg_484">1, 0, 1, 0</column>
<column name="isneg_2_reg_504">1, 0, 1, 0</column>
<column name="isneg_reg_464">1, 0, 1, 0</column>
<column name="newsignbit_1_reg_491">1, 0, 1, 0</column>
<column name="newsignbit_2_reg_511">1, 0, 1, 0</column>
<column name="newsignbit_reg_471">1, 0, 1, 0</column>
<column name="p_2_reg_156">10, 0, 10, 0</column>
<column name="p_Val2_10_reg_478">10, 0, 10, 0</column>
<column name="p_Val2_15_reg_498">10, 0, 10, 0</column>
<column name="p_Val2_7_reg_458">10, 0, 10, 0</column>
<column name="p_s_reg_145">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pynq_filters_arithm_pro.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pynq_filters_arithm_pro.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pynq_filters_arithm_pro.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pynq_filters_arithm_pro.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pynq_filters_arithm_pro.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pynq_filters_arithm_pro.1, return value</column>
<column name="src1_data_stream_0_V_V_dout">in, 10, ap_fifo, src1_data_stream_0_V_V, pointer</column>
<column name="src1_data_stream_0_V_V_empty_n">in, 1, ap_fifo, src1_data_stream_0_V_V, pointer</column>
<column name="src1_data_stream_0_V_V_read">out, 1, ap_fifo, src1_data_stream_0_V_V, pointer</column>
<column name="src1_data_stream_1_V_V_dout">in, 10, ap_fifo, src1_data_stream_1_V_V, pointer</column>
<column name="src1_data_stream_1_V_V_empty_n">in, 1, ap_fifo, src1_data_stream_1_V_V, pointer</column>
<column name="src1_data_stream_1_V_V_read">out, 1, ap_fifo, src1_data_stream_1_V_V, pointer</column>
<column name="src1_data_stream_2_V_V_dout">in, 10, ap_fifo, src1_data_stream_2_V_V, pointer</column>
<column name="src1_data_stream_2_V_V_empty_n">in, 1, ap_fifo, src1_data_stream_2_V_V, pointer</column>
<column name="src1_data_stream_2_V_V_read">out, 1, ap_fifo, src1_data_stream_2_V_V, pointer</column>
<column name="src2_data_stream_0_V_V_dout">in, 10, ap_fifo, src2_data_stream_0_V_V, pointer</column>
<column name="src2_data_stream_0_V_V_empty_n">in, 1, ap_fifo, src2_data_stream_0_V_V, pointer</column>
<column name="src2_data_stream_0_V_V_read">out, 1, ap_fifo, src2_data_stream_0_V_V, pointer</column>
<column name="src2_data_stream_1_V_V_dout">in, 10, ap_fifo, src2_data_stream_1_V_V, pointer</column>
<column name="src2_data_stream_1_V_V_empty_n">in, 1, ap_fifo, src2_data_stream_1_V_V, pointer</column>
<column name="src2_data_stream_1_V_V_read">out, 1, ap_fifo, src2_data_stream_1_V_V, pointer</column>
<column name="src2_data_stream_2_V_V_dout">in, 10, ap_fifo, src2_data_stream_2_V_V, pointer</column>
<column name="src2_data_stream_2_V_V_empty_n">in, 1, ap_fifo, src2_data_stream_2_V_V, pointer</column>
<column name="src2_data_stream_2_V_V_read">out, 1, ap_fifo, src2_data_stream_2_V_V, pointer</column>
<column name="dst_data_stream_0_V_V_din">out, 10, ap_fifo, dst_data_stream_0_V_V, pointer</column>
<column name="dst_data_stream_0_V_V_full_n">in, 1, ap_fifo, dst_data_stream_0_V_V, pointer</column>
<column name="dst_data_stream_0_V_V_write">out, 1, ap_fifo, dst_data_stream_0_V_V, pointer</column>
<column name="dst_data_stream_1_V_V_din">out, 10, ap_fifo, dst_data_stream_1_V_V, pointer</column>
<column name="dst_data_stream_1_V_V_full_n">in, 1, ap_fifo, dst_data_stream_1_V_V, pointer</column>
<column name="dst_data_stream_1_V_V_write">out, 1, ap_fifo, dst_data_stream_1_V_V, pointer</column>
<column name="dst_data_stream_2_V_V_din">out, 10, ap_fifo, dst_data_stream_2_V_V, pointer</column>
<column name="dst_data_stream_2_V_V_full_n">in, 1, ap_fifo, dst_data_stream_2_V_V, pointer</column>
<column name="dst_data_stream_2_V_V_write">out, 1, ap_fifo, dst_data_stream_2_V_V, pointer</column>
</table>
</item>
</section>
</profile>
