

================================================================
== Vitis HLS Report for 'bf_mult_2'
================================================================
* Date:           Thu Dec 26 19:54:51 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      165|      165|  1.650 us|  1.650 us|  165|  165|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      162|      162|         1|          1|          1|   162|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1815|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     672|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     672|   1869|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |i_fu_187_p2            |         +|   0|  0|   15|           8|           1|
    |and_ln820_fu_154_p2    |       and|   0|  0|  163|         163|         163|
    |icmp_ln45_fu_104_p2    |      icmp|   0|  0|   11|           8|           8|
    |p_Result_22_fu_159_p2  |      icmp|   0|  0|   61|         163|           1|
    |lhs_V_17_fu_179_p3     |    select|   0|  0|  166|           1|         166|
    |select_ln50_fu_171_p3  |    select|   0|  0|  166|           1|         166|
    |tmp_V_28_fu_136_p3     |    select|   0|  0|  166|           1|         166|
    |tmp_V_fu_70_p3         |    select|   0|  0|  166|           1|         166|
    |shl_ln820_fu_148_p2    |       shl|   0|  0|  567|           1|         163|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |ret_fu_165_p2          |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_fu_130_p2   |       xor|   0|  0|  166|         166|         164|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1815|         680|        1332|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_01_fu_40               |   9|          2|    8|         16|
    |lhs_V_fu_48              |   9|          2|  166|        332|
    |tmp_V_56_in_in_fu_44     |   9|          2|  166|        332|
    |z_V_write_assign_fu_52   |   9|          2|  166|        332|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  508|       1016|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_01_fu_40               |    8|   0|    8|          0|
    |lhs_V_fu_48              |  166|   0|  166|          0|
    |tmp_V_56_in_in_fu_44     |  166|   0|  166|          0|
    |trunc_ln35_reg_245       |  163|   0|  163|          0|
    |z_V_write_assign_fu_52   |  166|   0|  166|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  672|   0|  672|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     bf_mult.2|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     bf_mult.2|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|     bf_mult.2|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|     bf_mult.2|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|     bf_mult.2|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|     bf_mult.2|  return value|
|ap_return  |  out|  166|  ap_ctrl_hs|     bf_mult.2|  return value|
|x_V_read   |   in|  166|     ap_none|      x_V_read|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1"   --->   Operation 4 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_V_56_in_in = alloca i32 1"   --->   Operation 5 'alloca' 'tmp_V_56_in_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%z_V_write_assign = alloca i32 1"   --->   Operation 7 'alloca' 'z_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_read_2 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x_V_read" [gf2_arithmetic.cpp:35]   --->   Operation 8 'read' 'x_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i166 %x_V_read_2" [gf2_arithmetic.cpp:35]   --->   Operation 9 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i166 %x_V_read_2" [gf2_arithmetic.cpp:35]   --->   Operation 10 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.27ns)   --->   "%tmp_V = select i1 %trunc_ln35_1, i166 %x_V_read_2, i166 0" [gf2_arithmetic.cpp:39]   --->   Operation 11 'select' 'tmp_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln45 = store i166 %tmp_V, i166 %z_V_write_assign" [gf2_arithmetic.cpp:45]   --->   Operation 12 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln45 = store i166 %tmp_V, i166 %lhs_V" [gf2_arithmetic.cpp:45]   --->   Operation 13 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln45 = store i166 %x_V_read_2, i166 %tmp_V_56_in_in" [gf2_arithmetic.cpp:45]   --->   Operation 14 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 1, i8 %i_01" [gf2_arithmetic.cpp:45]   --->   Operation 15 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln45 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit" [gf2_arithmetic.cpp:45]   --->   Operation 16 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_30 = load i8 %i_01" [gf2_arithmetic.cpp:45]   --->   Operation 17 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V_56_in_in_load = load i166 %tmp_V_56_in_in" [gf2_arithmetic.cpp:38]   --->   Operation 18 'load' 'tmp_V_56_in_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_eq  i8 %i_30, i8 163" [gf2_arithmetic.cpp:45]   --->   Operation 20 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split, void" [gf2_arithmetic.cpp:45]   --->   Operation 22 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lhs_V_load = load i166 %lhs_V"   --->   Operation 23 'load' 'lhs_V_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%z_V_write_assign_load_1 = load i166 %z_V_write_assign" [gf2_arithmetic.cpp:50]   --->   Operation 24 'load' 'z_V_write_assign_load_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gf2_arithmetic.cpp:38]   --->   Operation 25 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_V_27 = shl i166 %tmp_V_56_in_in_load, i166 1"   --->   Operation 26 'shl' 'tmp_V_27' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_28)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %tmp_V_56_in_in_load, i32 162"   --->   Operation 27 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_28)   --->   "%xor_ln1544 = xor i166 %tmp_V_27, i166 11692013098647223345629478661730264157247460344009"   --->   Operation 28 'xor' 'xor_ln1544' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.27ns) (out node of the LUT)   --->   "%tmp_V_28 = select i1 %p_Result_s, i166 %xor_ln1544, i166 %tmp_V_27" [gf2_arithmetic.cpp:47]   --->   Operation 29 'select' 'tmp_V_28' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_22)   --->   "%zext_ln820 = zext i8 %i_30"   --->   Operation 30 'zext' 'zext_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_22)   --->   "%shl_ln820 = shl i163 1, i163 %zext_ln820"   --->   Operation 31 'shl' 'shl_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_22)   --->   "%and_ln820 = and i163 %shl_ln820, i163 %trunc_ln35"   --->   Operation 32 'and' 'and_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (3.79ns) (out node of the LUT)   --->   "%p_Result_22 = icmp_eq  i163 %and_ln820, i163 0"   --->   Operation 33 'icmp' 'p_Result_22' <Predicate = (!icmp_ln45)> <Delay = 3.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.03ns)   --->   "%ret = xor i166 %tmp_V_28, i166 %lhs_V_load"   --->   Operation 34 'xor' 'ret' <Predicate = (!icmp_ln45)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.27ns)   --->   "%select_ln50 = select i1 %p_Result_22, i166 %z_V_write_assign_load_1, i166 %ret" [gf2_arithmetic.cpp:50]   --->   Operation 35 'select' 'select_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.27ns)   --->   "%lhs_V_17 = select i1 %p_Result_22, i166 %lhs_V_load, i166 %ret" [gf2_arithmetic.cpp:50]   --->   Operation 36 'select' 'lhs_V_17' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%i = add i8 %i_30, i8 1" [gf2_arithmetic.cpp:45]   --->   Operation 37 'add' 'i' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln50 = store i166 %select_ln50, i166 %z_V_write_assign" [gf2_arithmetic.cpp:50]   --->   Operation 38 'store' 'store_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln50 = store i166 %lhs_V_17, i166 %lhs_V" [gf2_arithmetic.cpp:50]   --->   Operation 39 'store' 'store_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln47 = store i166 %tmp_V_28, i166 %tmp_V_56_in_in" [gf2_arithmetic.cpp:47]   --->   Operation 40 'store' 'store_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %i, i8 %i_01" [gf2_arithmetic.cpp:45]   --->   Operation 41 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%z_V_write_assign_load = load i166 %z_V_write_assign" [gf2_arithmetic.cpp:55]   --->   Operation 43 'load' 'z_V_write_assign_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln55 = ret i166 %z_V_write_assign_load" [gf2_arithmetic.cpp:55]   --->   Operation 44 'ret' 'ret_ln55' <Predicate = (icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_01                    (alloca           ) [ 011]
tmp_V_56_in_in          (alloca           ) [ 011]
lhs_V                   (alloca           ) [ 011]
z_V_write_assign        (alloca           ) [ 011]
x_V_read_2              (read             ) [ 000]
trunc_ln35              (trunc            ) [ 011]
trunc_ln35_1            (trunc            ) [ 000]
tmp_V                   (select           ) [ 000]
store_ln45              (store            ) [ 000]
store_ln45              (store            ) [ 000]
store_ln45              (store            ) [ 000]
store_ln45              (store            ) [ 000]
br_ln45                 (br               ) [ 000]
i_30                    (load             ) [ 000]
tmp_V_56_in_in_load     (load             ) [ 000]
specpipeline_ln0        (specpipeline     ) [ 000]
icmp_ln45               (icmp             ) [ 011]
empty                   (speclooptripcount) [ 000]
br_ln45                 (br               ) [ 000]
lhs_V_load              (load             ) [ 000]
z_V_write_assign_load_1 (load             ) [ 000]
specloopname_ln38       (specloopname     ) [ 000]
tmp_V_27                (shl              ) [ 000]
p_Result_s              (bitselect        ) [ 000]
xor_ln1544              (xor              ) [ 000]
tmp_V_28                (select           ) [ 000]
zext_ln820              (zext             ) [ 000]
shl_ln820               (shl              ) [ 000]
and_ln820               (and              ) [ 000]
p_Result_22             (icmp             ) [ 000]
ret                     (xor              ) [ 000]
select_ln50             (select           ) [ 000]
lhs_V_17                (select           ) [ 000]
i                       (add              ) [ 000]
store_ln50              (store            ) [ 000]
store_ln50              (store            ) [ 000]
store_ln47              (store            ) [ 000]
store_ln45              (store            ) [ 000]
br_ln0                  (br               ) [ 000]
z_V_write_assign_load   (load             ) [ 000]
ret_ln55                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i166.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_01_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_01/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_V_56_in_in_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_56_in_in/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="lhs_V_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="z_V_write_assign_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_V_write_assign/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_V_read_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="166" slack="0"/>
<pin id="58" dir="0" index="1" bw="166" slack="0"/>
<pin id="59" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="trunc_ln35_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="166" slack="0"/>
<pin id="64" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln35_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="166" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="166" slack="0"/>
<pin id="73" dir="0" index="2" bw="166" slack="0"/>
<pin id="74" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln45_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="166" slack="0"/>
<pin id="80" dir="0" index="1" bw="166" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln45_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="166" slack="0"/>
<pin id="85" dir="0" index="1" bw="166" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln45_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="166" slack="0"/>
<pin id="90" dir="0" index="1" bw="166" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln45_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_30_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="1"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_30/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_V_56_in_in_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="166" slack="1"/>
<pin id="103" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_56_in_in_load/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln45_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="lhs_V_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="166" slack="1"/>
<pin id="112" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="z_V_write_assign_load_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="166" slack="1"/>
<pin id="115" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_V_write_assign_load_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_V_27_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="166" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_V_27/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Result_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="166" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="xor_ln1544_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="166" slack="0"/>
<pin id="132" dir="0" index="1" bw="166" slack="0"/>
<pin id="133" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_V_28_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="166" slack="0"/>
<pin id="139" dir="0" index="2" bw="166" slack="0"/>
<pin id="140" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_28/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln820_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln820/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln820_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln820/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="and_ln820_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="163" slack="0"/>
<pin id="156" dir="0" index="1" bw="163" slack="1"/>
<pin id="157" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln820/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_Result_22_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="163" slack="0"/>
<pin id="161" dir="0" index="1" bw="163" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_22/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="ret_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="166" slack="0"/>
<pin id="167" dir="0" index="1" bw="166" slack="0"/>
<pin id="168" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln50_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="166" slack="0"/>
<pin id="174" dir="0" index="2" bw="166" slack="0"/>
<pin id="175" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="lhs_V_17_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="166" slack="0"/>
<pin id="182" dir="0" index="2" bw="166" slack="0"/>
<pin id="183" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V_17/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln50_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="166" slack="0"/>
<pin id="195" dir="0" index="1" bw="166" slack="1"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln50_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="166" slack="0"/>
<pin id="200" dir="0" index="1" bw="166" slack="1"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln47_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="166" slack="0"/>
<pin id="205" dir="0" index="1" bw="166" slack="1"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln45_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="z_V_write_assign_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="166" slack="1"/>
<pin id="215" dir="1" index="1" bw="166" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_V_write_assign_load/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_01_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_01 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_V_56_in_in_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="166" slack="0"/>
<pin id="225" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_56_in_in "/>
</bind>
</comp>

<comp id="230" class="1005" name="lhs_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="166" slack="0"/>
<pin id="232" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="237" class="1005" name="z_V_write_assign_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="166" slack="0"/>
<pin id="239" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="z_V_write_assign "/>
</bind>
</comp>

<comp id="245" class="1005" name="trunc_ln35_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="163" slack="1"/>
<pin id="247" dir="1" index="1" bw="163" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="56" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="56" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="56" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="70" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="56" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="101" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="116" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="122" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="116" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="98" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="136" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="110" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="159" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="113" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="165" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="159" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="110" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="165" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="98" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="171" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="179" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="136" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="187" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="40" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="226"><net_src comp="44" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="233"><net_src comp="48" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="240"><net_src comp="52" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="248"><net_src comp="62" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: bf_mult.2 : x_V_read | {1 }
  - Chain level:
	State 1
		tmp_V : 1
		store_ln45 : 2
		store_ln45 : 2
		store_ln45 : 1
	State 2
		icmp_ln45 : 1
		br_ln45 : 2
		tmp_V_27 : 1
		p_Result_s : 1
		xor_ln1544 : 1
		tmp_V_28 : 1
		zext_ln820 : 1
		shl_ln820 : 2
		and_ln820 : 3
		p_Result_22 : 3
		ret : 2
		select_ln50 : 2
		lhs_V_17 : 2
		i : 1
		store_ln50 : 3
		store_ln50 : 3
		store_ln47 : 2
		store_ln45 : 2
		ret_ln55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      tmp_V_fu_70      |    0    |   166   |
|  select  |    tmp_V_28_fu_136    |    0    |   166   |
|          |   select_ln50_fu_171  |    0    |   166   |
|          |    lhs_V_17_fu_179    |    0    |   166   |
|----------|-----------------------|---------|---------|
|    xor   |   xor_ln1544_fu_130   |    0    |   166   |
|          |       ret_fu_165      |    0    |   166   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln820_fu_154   |    0    |   163   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln45_fu_104   |    0    |    11   |
|          |   p_Result_22_fu_159  |    0    |    61   |
|----------|-----------------------|---------|---------|
|    shl   |    tmp_V_27_fu_116    |    0    |    0    |
|          |    shl_ln820_fu_148   |    0    |    17   |
|----------|-----------------------|---------|---------|
|    add   |        i_fu_187       |    0    |    15   |
|----------|-----------------------|---------|---------|
|   read   | x_V_read_2_read_fu_56 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |    trunc_ln35_fu_62   |    0    |    0    |
|          |   trunc_ln35_1_fu_66  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|   p_Result_s_fu_122   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln820_fu_144   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   1263  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      i_01_reg_216      |    8   |
|      lhs_V_reg_230     |   166  |
| tmp_V_56_in_in_reg_223 |   166  |
|   trunc_ln35_reg_245   |   163  |
|z_V_write_assign_reg_237|   166  |
+------------------------+--------+
|          Total         |   669  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1263  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   669  |    -   |
+-----------+--------+--------+
|   Total   |   669  |  1263  |
+-----------+--------+--------+
