0.6
2018.3
Dec  6 2018
23:39:36
/home/lyc/Vivado/lab2/DIV/DIV.sim/sim_1/synth/timing/xsim/DIV_tb_time_synth.v,1553779349,verilog,,/home/lyc/Vivado/lab2/DIV/DIV.srcs/sim_1/imports/Vivado/GenerateClock.v,,DIV;glbl,,,,,,,,
/home/lyc/Vivado/lab2/DIV/DIV.srcs/sim_1/imports/Vivado/GenerateClock.v,1541677725,verilog,,/home/lyc/Vivado/lab2/DIV/DIV.srcs/sim_1/new/DIV_tb.v,,GenerateClock,,,,,,,,
/home/lyc/Vivado/lab2/DIV/DIV.srcs/sim_1/new/DIV_tb.v,1553770704,verilog,,,,DIV_tb,,,,,,,,
