#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff0ea700ac0 .scope module, "CLK_slow" "CLK_slow" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_100mhz"
    .port_info 1 /OUTPUT 1 "CLK_slow"
o0x104ca0008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff0ea700c20_0 .net "CLK_100mhz", 0 0, o0x104ca0008;  0 drivers
v0x7ff0ea50fff0_0 .var "CLK_slow", 0 0;
v0x7ff0ea5100a0_0 .var "N", 31 0;
v0x7ff0ea510150_0 .var "count", 31 0;
E_0x7ff0ea7006b0 .event posedge, v0x7ff0ea700c20_0;
    .scope S_0x7ff0ea700ac0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff0ea510150_0, 0, 32;
    %pushi/vec4 262143, 0, 32;
    %store/vec4 v0x7ff0ea5100a0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7ff0ea700ac0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff0ea50fff0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7ff0ea700ac0;
T_2 ;
    %wait E_0x7ff0ea7006b0;
    %load/vec4 v0x7ff0ea5100a0_0;
    %load/vec4 v0x7ff0ea510150_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff0ea510150_0, 0;
    %load/vec4 v0x7ff0ea50fff0_0;
    %inv;
    %assign/vec4 v0x7ff0ea50fff0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ff0ea510150_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ff0ea510150_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "CLK_slow.v";
