// Seed: 2961892831
module module_0;
  wire id_1;
  wire id_2 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1,
    output wire id_2,
    input  wire id_3,
    input  wire id_4,
    output wand id_5
);
  assign id_5 = id_4 > 1;
  module_0();
endmodule
module module_2 (
    input wor   id_0,
    input wire  id_1,
    input tri0  id_2,
    inout logic id_3
);
  assign id_3 = 1'b0;
  assign id_3 = 1;
  initial id_5;
  wire id_6;
  always @(id_0 >= id_0(1 == id_6
  ))
  begin
    #1 id_6 = id_2;
    assert (1);
    id_3 <= (1 || id_3);
  end
  module_0();
endmodule
