

================================================================
== Vivado HLS Report for 'LinFil'
================================================================
* Date:           Mon Oct 22 17:31:10 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        NTPG
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     17.29|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 17.29ns
ST_1: lincoeff_V_read (9)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:0  %lincoeff_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %lincoeff_V)

ST_1: data_int_V_read (10)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:1  %data_int_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_int_V)

ST_1: uncorrectedADC_V (11)  [1/1] 0.00ns  loc: TPG.cc:40
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:2  %uncorrectedADC_V = trunc i14 %data_int_V_read to i12

ST_1: tmp_4 (12)  [1/1] 0.00ns  loc: TPG.cc:41
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:3  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %lincoeff_V_read, i32 16, i32 23)

ST_1: icmp (13)  [1/1] 1.34ns  loc: TPG.cc:41
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:4  %icmp = icmp eq i8 %tmp_4, 0

ST_1: p_lincoeff_V (14)  [1/1] 0.71ns  loc: TPG.cc:41
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:5  %p_lincoeff_V = select i1 %icmp, i24 0, i24 %lincoeff_V_read

ST_1: base_V (15)  [1/1] 0.00ns  loc: TPG.cc:43
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:6  %base_V = trunc i24 %p_lincoeff_V to i12

ST_1: shiftlin_V (16)  [1/1] 0.00ns  loc: TPG.cc:44
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:7  %shiftlin_V = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %p_lincoeff_V, i32 12, i32 15)

ST_1: mult (17)  [1/1] 0.00ns  loc: TPG.cc:45
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:8  %mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_lincoeff_V, i32 16, i32 23)

ST_1: lhs_V (18)  [1/1] 0.00ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:9  %lhs_V = zext i12 %uncorrectedADC_V to i13

ST_1: rhs_V (19)  [1/1] 0.00ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:10  %rhs_V = zext i12 %base_V to i13

ST_1: r_V (20)  [1/1] 0.00ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:11  %r_V = sub i13 %lhs_V, %rhs_V

ST_1: lhs_V_1 (21)  [1/1] 0.00ns  loc: TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:12  %lhs_V_1 = sext i13 %r_V to i21

ST_1: rhs_V_1 (22)  [1/1] 0.00ns  loc: TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:13  %rhs_V_1 = zext i8 %mult to i21

ST_1: r_V_1 (23)  [1/1] 5.09ns  loc: TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:14  %r_V_1 = mul i21 %lhs_V_1, %rhs_V_1

ST_1: tmp_299_cast9 (24)  [1/1] 0.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:15  %tmp_299_cast9 = zext i4 %shiftlin_V to i5

ST_1: tmp_2 (25)  [1/1] 0.43ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:16  %tmp_2 = add i5 2, %tmp_299_cast9

ST_1: tmp_2_cast (26)  [1/1] 0.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:17  %tmp_2_cast = zext i5 %tmp_2 to i21

ST_1: tmp_3 (27)  [1/1] 2.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:18  %tmp_3 = ashr i21 %r_V_1, %tmp_2_cast

ST_1: linearizerOutput_V (28)  [1/1] 0.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:19  %linearizerOutput_V = trunc i21 %tmp_3 to i18

ST_1: m_V (29)  [1/1] 0.00ns  loc: TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:20  %m_V = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_3_shift_reg_V)

ST_1: tmp_s (30)  [1/1] 0.00ns  loc: TPG.cc:52
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:21  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_1: r_2_shift_reg_V_rea (31)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:22  %r_2_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_2_shift_reg_V)

ST_1: StgValue_25 (32)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:23  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_3_shift_reg_V, i18 %r_2_shift_reg_V_rea)

ST_1: empty (33)  [1/1] 0.00ns  loc: TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:24  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_s)

ST_1: tmp_299 (34)  [1/1] 0.00ns  loc: TPG.cc:52
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:25  %tmp_299 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_1: r_1_shift_reg_V_rea (35)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:26  %r_1_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_1_shift_reg_V)

ST_1: StgValue_29 (36)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:27  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_2_shift_reg_V, i18 %r_1_shift_reg_V_rea)

ST_1: empty_23 (37)  [1/1] 0.00ns  loc: TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:28  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_299)

ST_1: tmp_300 (38)  [1/1] 0.00ns  loc: TPG.cc:52
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:29  %tmp_300 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_1: r_0_shift_reg_V_rea (39)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:30  %r_0_shift_reg_V_rea = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_0_shift_reg_V)

ST_1: StgValue_33 (40)  [1/1] 0.00ns  loc: TPG.cc:55
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:31  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_1_shift_reg_V, i18 %r_0_shift_reg_V_rea)

ST_1: empty_24 (41)  [1/1] 0.00ns  loc: TPG.cc:56
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:32  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_300)

ST_1: StgValue_35 (42)  [1/1] 0.00ns  loc: TPG.cc:57
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:33  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_0_shift_reg_V, i18 %linearizerOutput_V)

ST_1: p_shl (43)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:34  %p_shl = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %m_V, i5 0)

ST_1: p_shl_cast (44)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:35  %p_shl_cast = zext i23 %p_shl to i24

ST_1: p_neg (45)  [1/1] 1.48ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:36  %p_neg = sub i24 0, %p_shl_cast

ST_1: p_neg_cast (46)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:37  %p_neg_cast = sext i24 %p_neg to i25

ST_1: p_shl1 (47)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:38  %p_shl1 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %m_V, i2 0)

ST_1: p_shl1_cast (48)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:39  %p_shl1_cast = zext i20 %p_shl1 to i25

ST_1: r_V_2 (49)  [1/1] 1.48ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:40  %r_V_2 = sub i25 %p_neg_cast, %p_shl1_cast

ST_1: tmp_301 (50)  [1/1] 0.00ns  loc: TPG.cc:59
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:41  %tmp_301 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_2, i32 6, i32 24)

ST_1: lhs_V_4 (51)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:42  %lhs_V_4 = zext i18 %r_2_shift_reg_V_rea to i25

ST_1: r_V_4 (52)  [1/1] 5.09ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:43  %r_V_4 = mul i25 -35, %lhs_V_4

ST_1: mul_V (53)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:44  %mul_V = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_4, i32 6, i32 24)

ST_1: tmp_19_1 (54)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:45  %tmp_19_1 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %r_1_shift_reg_V_rea, i32 2, i32 17)

ST_1: tmp (55)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:46  %tmp = zext i16 %tmp_19_1 to i18

ST_1: tmp_19_1_cast (56)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:47  %tmp_19_1_cast = zext i16 %tmp_19_1 to i19

ST_1: lhs_V_4_2_cast7 (57)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:48  %lhs_V_4_2_cast7 = zext i18 %r_0_shift_reg_V_rea to i24

ST_1: p_shl2 (58)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:49  %p_shl2 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %r_0_shift_reg_V_rea, i5 0)

ST_1: p_shl2_cast (59)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:50  %p_shl2_cast = zext i23 %p_shl2 to i24

ST_1: r_V_4_2 (60)  [1/1] 1.48ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:51  %r_V_4_2 = sub i24 %p_shl2_cast, %lhs_V_4_2_cast7

ST_1: tmp_6 (61)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:52  %tmp_6 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_2, i32 6, i32 23)

ST_1: tmp_7 (62)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:53  %tmp_7 = sext i18 %tmp_6 to i19

ST_1: p_shl3 (63)  [1/1] 0.00ns  loc: TPG.cc:63 (grouped into LUT with out node r_V_4_3)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:54  %p_shl3 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %linearizerOutput_V, i5 0)

ST_1: p_shl3_cast (64)  [1/1] 0.00ns  loc: TPG.cc:63 (grouped into LUT with out node r_V_4_3)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:55  %p_shl3_cast = zext i23 %p_shl3 to i24

ST_1: tmp_18 (65)  [1/1] 0.00ns  loc: TPG.cc:63 (grouped into LUT with out node r_V_4_3)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:56  %tmp_18 = shl i21 %tmp_3, 3

ST_1: p_shl4_cast (66)  [1/1] 0.00ns  loc: TPG.cc:63 (grouped into LUT with out node r_V_4_3)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:57  %p_shl4_cast = zext i21 %tmp_18 to i24

ST_1: r_V_4_3 (67)  [1/1] 1.48ns  loc: TPG.cc:63 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:58  %r_V_4_3 = sub i24 %p_shl3_cast, %p_shl4_cast

ST_1: tmp_9 (68)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:59  %tmp_9 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %r_V_4_3, i32 6, i32 23)

ST_1: tmp_10 (69)  [1/1] 0.00ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:60  %tmp_10 = sext i18 %tmp_9 to i19

ST_1: tmp3 (70)  [1/1] 1.27ns  loc: TPG.cc:65
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:61  %tmp3 = add i19 %tmp_19_1_cast, %tmp_7

ST_1: tmp_13 (71)  [1/1] 0.00ns  loc: TPG.cc:63
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:62  %tmp_13 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_4, i32 6, i32 23)

ST_1: tmp5 (72)  [1/1] 1.27ns  loc: TPG.cc:65
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:63  %tmp5 = add i19 %mul_V, %tmp_10

ST_1: tmp_14 (73)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:64  %tmp_14 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %r_V_2, i32 6, i32 23)

ST_1: tmp_15 (74)  [1/1] 1.42ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:65  %tmp_15 = add i18 %tmp_9, %tmp_13

ST_1: tmp4 (75)  [1/1] 1.27ns  loc: TPG.cc:65
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:66  %tmp4 = add i19 %tmp5, %tmp_301

ST_1: tmp_16 (76)  [1/1] 1.27ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:67  %tmp_16 = add i18 %tmp_14, %tmp_15

ST_1: tmp_17 (77)  [1/1] 1.42ns  loc: TPG.cc:64
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:68  %tmp_17 = add i18 %tmp_6, %tmp

ST_1: addconv_3 (78)  [1/1] 1.27ns  loc: TPG.cc:65
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:69  %addconv_3 = add i19 %tmp4, %tmp3

ST_1: addconv_3_cast (79)  [1/1] 1.27ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:70  %addconv_3_cast = add i18 %tmp_17, %tmp_16

ST_1: tmp_19 (80)  [1/1] 0.00ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:71  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %addconv_3, i32 18)

ST_1: o_filOut_V (81)  [1/1] 0.71ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:72  %o_filOut_V = select i1 %tmp_19, i18 0, i18 %addconv_3_cast

ST_1: r_0_peak_reg_V_read (82)  [1/1] 0.00ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:73  %r_0_peak_reg_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_0_peak_reg_V)

ST_1: tmp_11 (83)  [1/1] 1.29ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:74  %tmp_11 = icmp ugt i18 %r_0_peak_reg_V_read, %o_filOut_V

ST_1: r_1_peak_reg_V_read (84)  [1/1] 0.00ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:75  %r_1_peak_reg_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %r_1_peak_reg_V)

ST_1: tmp_12 (85)  [1/1] 1.29ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:76  %tmp_12 = icmp ugt i18 %r_0_peak_reg_V_read, %r_1_peak_reg_V_read

ST_1: agg_result_peakOut_w (86)  [1/1] 0.71ns  loc: TPG.cc:72
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:77  %agg_result_peakOut_w = and i1 %tmp_11, %tmp_12

ST_1: tmp_302 (87)  [1/1] 0.00ns  loc: TPG.cc:75
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:78  %tmp_302 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_1: StgValue_81 (88)  [1/1] 0.00ns  loc: TPG.cc:78
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:79  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_1_peak_reg_V, i18 %r_0_peak_reg_V_read)

ST_1: empty_25 (89)  [1/1] 0.00ns  loc: TPG.cc:79
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:80  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_302)

ST_1: StgValue_83 (90)  [1/1] 0.00ns  loc: TPG.cc:80
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:81  call void @_ssdm_op_Write.ap_auto.i18P(i18* %r_0_peak_reg_V, i18 %o_filOut_V)

ST_1: mrv (91)  [1/1] 0.00ns  loc: TPG.cc:81
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:82  %mrv = insertvalue { i18, i1 } undef, i18 %o_filOut_V, 0

ST_1: mrv_1 (92)  [1/1] 0.00ns  loc: TPG.cc:81
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:83  %mrv_1 = insertvalue { i18, i1 } %mrv, i1 %agg_result_peakOut_w, 1

ST_1: StgValue_86 (93)  [1/1] 0.00ns  loc: TPG.cc:81
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit18_ifconv:84  ret { i18, i1 } %mrv_1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25ns, clock uncertainty: 3.12ns.

 <State 1>: 17.3ns
The critical path consists of the following:
	wire read on port 'lincoeff_V' [9]  (0 ns)
	'icmp' operation ('icmp', TPG.cc:41) [13]  (1.34 ns)
	'select' operation ('p_lincoeff_V', TPG.cc:41) [14]  (0.71 ns)
	'mul' operation ('r.V', TPG.cc:48) [23]  (5.09 ns)
	'ashr' operation ('tmp_3', TPG.cc:49) [27]  (2 ns)
	'sub' operation ('r_V_4_3', TPG.cc:63) [67]  (1.48 ns)
	'add' operation ('tmp_15', TPG.cc:64) [74]  (1.42 ns)
	'add' operation ('tmp_16', TPG.cc:58) [76]  (1.27 ns)
	'add' operation ('addconv_3_cast', TPG.cc:68) [79]  (1.27 ns)
	'select' operation ('o.filOut.V', TPG.cc:68) [81]  (0.71 ns)
	'icmp' operation ('tmp_11', TPG.cc:72) [83]  (1.29 ns)
	'and' operation ('agg.result.peakOut', TPG.cc:72) [86]  (0.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
