module wideexpr_00940(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(s2);
  assign y1 = (($signed((($unsigned(6'b000111))>=((1'b0)==(s3)))<<($signed($signed(s6)))))>>((ctrl[7]?(+($signed(2'sb00)))>>>(-(5'sb00111)):(($signed(2'b10))<<(3'sb010))<<(4'b0111))))<<($unsigned(6'sb100010));
  assign y2 = ~((ctrl[7]?$signed(-($signed(s1))):((ctrl[3]?(2'sb10)^(1'sb1):$signed(4'b0010)))^~((ctrl[1]?(3'sb101)<<(u6):-(u5)))));
  assign y3 = (s3)>>>($signed(~|((ctrl[0]?((3'sb000)>>>(2'sb00))<<<((ctrl[0]?s2:s4)):+({2{s3}})))));
  assign y4 = $signed(((((6'sb100000)|(s3))<<<((5'sb11010)>>(2'sb10)))>>({4{(6'b011111)==(2'b01)}}))<(((s7)<<<((ctrl[5]?2'b01:u6)))&(s4)));
  assign y5 = 4'sb1110;
  assign y6 = +((ctrl[5]?s2:3'sb000));
  assign y7 = 1'sb1;
endmodule
