import os
import itertools
from pathlib import Path

import jinja2 as jj
from systemrdl.node import RootNode, Node, RegNode, AddrmapNode, RegfileNode
from systemrdl.node import FieldNode, MemNode, AddressableNode, SignalNode
from systemrdl.rdltypes import AccessType, OnReadType, OnWriteType, InterruptType, PropertyReference
#from systemrdl import RDLWalker


class VerilogExporter:

    def __init__(self, **kwargs):
        """
        Constructor for the Verilog Exporter class

        Parameters
        ----------
        user_template_dir: str
            Path to a directory where user-defined template overrides are stored.
        user_template_context: dict
            Additional context variables to load into the template namespace.
        """
        user_template_dir = kwargs.pop("user_template_dir", None)
        self.user_template_context = kwargs.pop("user_template_context", {})
        self.signal_overrides = {}
        self.strict = False # strict RDL rules rather than helpful impliciti behaviour

        # Check for stray kwargs
        if kwargs:
            raise TypeError("got an unexpected keyword argument '%s'" % list(kwargs.keys())[0]) #pylint: disable=consider-using-f-string

        if user_template_dir:
            loader = jj.ChoiceLoader([
                jj.FileSystemLoader(user_template_dir),
                jj.FileSystemLoader(os.path.join(os.path.dirname(__file__), "templates")),
                jj.PrefixLoader({
                    'user': jj.FileSystemLoader(user_template_dir),
                    'base': jj.FileSystemLoader(os.path.join(os.path.dirname(__file__), "templates"))
                }, delimiter=":")
            ])
        else:
            loader = jj.ChoiceLoader([
                jj.FileSystemLoader(os.path.join(os.path.dirname(__file__), "templates")),
                jj.PrefixLoader({
                    'base': jj.FileSystemLoader(os.path.join(os.path.dirname(__file__), "templates"))
                }, delimiter=":")
            ])

        self.jj_env = jj.Environment(
            loader=loader,
            undefined=jj.StrictUndefined
        )

        # Define custom filters and tests
        def add_filter(func):
            self.jj_env.filters[func.__name__] = func
        def add_test(func, name=None):
            name = name or func.__name__.replace('is_', '')
            self.jj_env.tests[name] = func

        add_filter(self.full_array_dimensions)
        add_filter(self.full_array_ranges)
        add_filter(self.full_array_indexes)
        add_filter(self.bit_range)

        add_test(self.has_intr, 'intr')
        add_test(self.has_halt, 'halt')
        add_test(self.has_we,   'with_we')
        add_test(self.is_hw_writable)
        add_test(self.is_hw_readable)
        add_test(self.is_up_counter)
        add_test(self.is_down_counter)

        # Top-level node
        self.top = None

        # Dictionary of group-like nodes (addrmap, regfile) and their bus
        # widths.
        # key = node path
        # value = max accesswidth/memwidth used in node's descendants
        self.bus_width_db = {}

        # Dictionary of root-level type definitions
        # key = definition type name
        # value = representative object
        #   components, this is the original_def (which can be None in some cases)
        self.namespace_db = {}


    def export(self, node: Node, path: str, **kwargs):
        """
        Perform the export!

        Parameters
        ----------
        node: systemrdl.Node
            Top-level node to export. Can be the top-level `RootNode` or any
            internal `AddrmapNode`.
        path: str
            Output file.
        signal_overrides: dict
            Mapping to override default signal suffixes , e.g. {'incr' : 'increment'}
        bus_type: str
            bus type for the SW interface (default: native)
        """
        self.signal_overrides = kwargs.pop("signal_overrides") or {}
        bus_type = kwargs.pop("bus_type", "native")

        try:
            with open(os.path.join(os.path.dirname(__file__), "busses", f"{bus_type}.ports.sv"),encoding="utf8") as f:
                sw_ports = f.read()
            with open(os.path.join(os.path.dirname(__file__), "busses", f"{bus_type}.impl.sv"),encoding="utf8") as f:
                sw_impl = f.read()
        except FileNotFoundError as e:
            raise TypeError(f"didn't recognise bus_type '{bus_type}'. Please check for typos.") from e

        if type(self.signal_overrides) != dict:
            raise TypeError(f"got an unexpected signal_overrides argument of type {type(self.signal_overrides)} instead of dict")

        # Check for stray kwargs
        if kwargs:
            raise TypeError("got an unexpected keyword argument '%s'" % list(kwargs.keys())[0]) #pylint: disable=consider-using-f-string

        # If it is the root node, skip to top addrmap
        if isinstance(node, RootNode):
            node = node.top


        # go through top level regfiles
        modules = []
        for desc in node.descendants():
            if ((isinstance(desc, (RegfileNode, RegNode))) and
                isinstance(desc.parent, AddrmapNode)):
                if desc.parent not in modules:
                    modules.append(desc.parent)

        for block in modules:
            self.top = block

            # First, traverse the model and collect some information
            #self.bus_width_db = {}
            #RDLWalker().walk(self.top)

            context = {
                'print': print,
                'type': type,
                'top_node': block,
                'sw_ports': sw_ports,
                'sw_impl': sw_impl,
                'FieldNode': FieldNode,
                'RegNode': RegNode,
                'RegfileNode': RegfileNode,
                'AddrmapNode': AddrmapNode,
                'MemNode': MemNode,
                'AddressableNode': AddressableNode,
                'SignalNode': SignalNode,
                'OnWriteType': OnWriteType,
                'OnReadType': OnReadType,
                'InterruptType': InterruptType,
                'PropertyReference': PropertyReference,
                'isinstance': isinstance,
                'signal': self._get_signal_name,
                'full_idx': self._full_idx,
                'get_inst_name': self._get_inst_name,
                'get_prop_value': self._get_prop_value,
                'get_counter_value': self._get_counter_value,
            }

            context.update(self.user_template_context)

            # ensure directory exists
            Path(path).mkdir(parents=True, exist_ok=True)

            template = self.jj_env.get_template("module.sv")
            stream = template.stream(context)
            stream.dump(os.path.join(path, node.inst_name + '_rf.sv'))
            template = self.jj_env.get_template("tb.sv")
            stream = template.stream(context)
            stream.dump(os.path.join(path, node.inst_name + '_tb.sv'))
            template = self.jj_env.get_template("tb.cpp")
            stream = template.stream(context)
            stream.dump(os.path.join(path, node.inst_name + '_tb.cpp'))

        return [self._get_inst_name(m) for m in modules]


    def _get_inst_name(self, node: Node) -> str:
        """
        Returns the class instance name
        """
        return node.inst_name


    def _get_signal_name(self, node: Node, index: str = '', prop: str = '') -> str:
        """
        Returns unique-in-addrmap name for signals
        """
        prefix = node.get_rel_path(node.owning_addrmap, '', '_', '', '')

        # check for override, otherwise use prop
        suffix = self.signal_overrides.get(prop, prop)

        if prop:
            return f"{prefix}_{suffix}{index}"
        else:
            return f"{prefix}{index}"


    # get property value where:
    #   true => hw input        (e.g. swwe, swwel)
    #   true => default value   (e.g. threshold)
    #   None => hw input        (e.g. incr, decr)
    #   None => default value   (e.g. incrvalue)
    def _get_prop_value(self, node, index, prop, hw_on_true=True, hw_on_none=False, default=0, width=1) -> str:
        """
        Converts the property value on the node to a SV value
        or signal for assignment and comparison
        """
        val = node.get_property(prop)

        # refactor negative defaults
        if default < 0:
            default = 2**width + default

        # DEUBUG: print(self._get_signal_name(node, '',''), prop, type(val), val, default)

        if isinstance(val, FieldNode):
            return self._get_signal_name(val, index, 'q')           # reference to field
        elif isinstance(val, PropertyReference):
            return self._get_signal_name(val.node, index, val.name) # reference to field property
        elif isinstance(val, SignalNode):
            return self._get_signal_name(val)                       # reference to signal
        if type(val) == int:
            return f"{width}'d{val}"                                # specified value
        elif ((val is True and hw_on_true) or
              (val is None and hw_on_none)):
            return self._get_signal_name(node, index, prop)         # hw input signal
        elif val is True or val is None:
            return f"{width}'d{default}"                            # default value
        else:
            err = f"ERROR: property {prop} of type {type(val)} not recognised"
            print(err)
            return err


    def _get_counter_value(self, node, index, prop) -> str:
        """
        Returns the value or SV variable name for reference
        """
        val = node.get_property(prop+'value')
        width = node.get_property(prop+'width')

        if width:
            return self._get_signal_name(node, index, prop+'value')
        if not val:
            return 1 # default vlaue
        if type(val) == int:
            return val
        if val.parent != node.parent:
            print("ERROR: incrvalue reference only supported for fields in same reg")

        return self._get_signal_name(val, index, 'q')


    def is_up_counter(self, node) -> bool:
        """
        Field is an up counter
        """
        return (node.get_property('counter') and
                (node.get_property('incrvalue') or
                 node.get_property('incrwidth') or
                 node.get_property('incr') or
                 not self.is_down_counter(node)))


    def is_down_counter(self, node) -> bool:
        """
        Field is an up counter
        """
        return (node.get_property('counter') and
                (node.get_property('decrvalue') or
                 node.get_property('decrwidth') or
                 node.get_property('decr')))


    # TODO: push back to systemrdlcompiler
    def is_hw_writable(self, node) -> bool:
        """
        Field is writable by hardware
        """
        hw = node.get_property('hw')

        return hw in (AccessType.rw, AccessType.rw1,
                        AccessType.w, AccessType.w1)


    # TODO: push back to systemrdlcompiler
    def is_hw_readable(self, node) -> bool:
        """
        Field is writable by hardware
        """
        hw = node.get_property('hw')

        return hw in (AccessType.rw, AccessType.rw1,
                        AccessType.r)


    def full_array_dimensions(self, node) -> list:
        """
        Get multi-dimensional array indexing for reg/field
        """
        if type(node) == AddrmapNode:
            return []
        else:
            return self.full_array_dimensions(node.parent) + (node.array_dimensions or [])


    def full_array_indexes(self, node) -> list:
        """
        Get multi-dimensional array indexing for reg/field
        """
        indexes = itertools.product(*[list(range(k)) for k in self.full_array_dimensions(node)])
        return [''.join(f'[{k}]' for k in index) for index in indexes]


    def full_array_ranges(self, node, fmt='{:>20s}') -> str:
        """
        Get multi-dimensional array indexing for reg/field as SV ranges
        """
        return fmt.format(''.join(f'[{dim-1}:0]' for dim in self.full_array_dimensions(node)))


    def _full_idx(self, node) -> str:
        """
        Get multi-dimensional array indexing for node instance
        """
        l = self._full_idx_list(node)
        return ''.join(f'[{k}]' for k in l)


    def _full_idx_list(self, node) -> list:
        """
        Get multi-dimensional array indexing for node instance
        """
        if type(node) == AddrmapNode:
            return []
        else:
            if node.is_array and not node.current_idx:
                print(node.get_path_segment(), node.current_idx)
            return self._full_idx_list(node.parent) + (list(node.current_idx or []))


    def bit_range(self, node, fmt='{msb:2}:{lsb:2}', from_zero=False) -> str:
        """
        Formatted bit range for field
        """
        if type(node) == RegNode:
            return fmt.format(lsb=0, msb=node.size*8-1)
        else:
            if from_zero:
                return fmt.format(lsb=0, msb=node.width-1)
            else:
                return fmt.format(lsb=node.lsb, msb=node.msb)


    def has_intr(self, node: RegNode) -> bool:
        """
        Register has interrupt fields
        """
        for f in node.fields():
            if f.get_property('intr'):
                return True
        return False


    def has_halt(self, node) -> bool:
        """
        Register has halt fields
        """
        if type(node) == FieldNode:
            return node.get_property('haltmask') or node.get_property('haltenable')
        for f in node.fields():
            if self.has_halt(f):
                return True
        return False


    def has_we(self, node: FieldNode) -> bool:
        """
        Field has we input
        """
        if self.strict:
            # strict RDL says no we unless specified
            return node.get_property('we') is True

        if node.get_property('wel') is not False:
            # can't have we and wel
            return False

        return ((node.get_property('we') is True) or    # explicit
                (node.implements_storage and
                 self.is_hw_writable(node) and
                 not node.get_property('intr')))        # interrupt unlikely to not want we
