width: 100

height: 100 

width_2d: 141

height_2d: 141

channel_width: 300

percent_connectivity: [1]

place_algorithm: ["cube_bb", "per_layer_bb"]

connection_type: ["custom"]

linked_params:
  type_sb_arch_mapping:
    - type_sb: "combined"
      arch_file: "{lazagna_root}/arch_files/templates/dsp_bram/vtr_arch_dsp_bram.xml"

random_seed: False

num_seeds: 1

non_random_seed: 1

additional_vpr_options: "--inner_num 0.5"

cur_loop_identifier: "sb_pattern_test"

is_verilog_benchmarks: True

benchmarks_dir: "{lazagna_root}/benchmarks/ITD_quick"

vertical_connectivity: 1

sb_switch_name: "3D_SB_switch"

sb_segment_name: "3D_SB_connection"

sb_pattern: [
  [[0,0,0,0],[0,0,0,0]], # subset
  [[0,1,2,3],[0,1,2,3]], # wilton og
  [[0,0,0,0],[0,1,2,3]], # wilton 2
  [[0,0,0,0],[1,1,1,1]], # wilton 3
  [[0,1,2,3],[0,0,0,0]], # reverse wilton 2
  [[0,1,0,1],[1,0,1,0]], # x, y flip
  [[-2,-1,1,2],[0,0,0,0]], # backwards offset
  # [[-2,-1,1,2],[0,1,2,3]], # backwards offset spread
  # [[1, -2, 3, 0], [-1, 2, -3, 1]], # Randomly generated 1
  # [[0, -2, 3, -1], [2, -3, 1, -2]], # Randomly generated 2
  [[-3, 0, 2, 1], [3, -1, -2, 2]], # Randomly generated 3
]

sb_location_pattern: ["repeated_interval"]

sb_grid_csv_path: ""

vertical_delay_ratio: [0.739]

base_delay_switch: "L4_driver"

switch_interlayer_pairs:
  L4_driver: "L4_inter_layer_driver"
  L16_driver: "L16_inter_layer_driver"
  ipin_cblock: "ipin_inter_layer_cblock"

update_arch_delay: True
