<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			LIFCL_33U-7 (Xilinx)

Click here to go to specific block report:
<a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#u23_lifcl_nx33u_evalbd_ibd"><h5 align="center">u23_lifcl_nx33u_evalbd_ibd</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#pll_60m"><h5 align="center">pll_60m</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#pll_60m.lscc_pll_inst"><h5 align="center">pll_60m_ipgen_lscc_pll_Z1_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#rs_pll_locked_60m"><h5 align="center">resetn_sync</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#rs_r5_sys_rstn_60m"><h5 align="center">resetn_sync_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr"><h5 align="center">u23_lifclu_nx33_prpl_bldr_des</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.HW_ver_gpio_inst"><h5 align="center">HW_ver_gpio</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst"><h5 align="center">HW_ver_gpio_ipgen_lscc_gpio_Z2_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0"><h5 align="center">HW_ver_gpio_ipgen_lscc_gpio_lmmi_Z3_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0"><h5 align="center">HW_ver_gpio_ipgen_lscc_apb2lmmi_32s_6s_1s_1_2_4_8_4s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst"><h5 align="center">ahbl0_Z15_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst"><h5 align="center">ahbl0_ipgen_lscc_ahbl_interconnect_Z4_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar"><h5 align="center">ahbl0_ipgen_lscc_ahbl_crossbar_Z5_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage"><h5 align="center">ahbl0_ipgen_lscc_ahbl_input_stage_32s_0_1_2_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage"><h5 align="center">ahbl0_ipgen_lscc_ahbl_input_stage_32s_0_1_2_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus"><h5 align="center">ahbl0_ipgen_lscc_ahbl_bus_Z10_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_Z6_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_7_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_0_131072_32s_131071_17s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_8_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_262144_6144_32s_268287_13s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_9_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_131072_131072_32s_262143_17s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor"><h5 align="center">ahbl0_ipgen_lscc_ahbl_multiplexor_32s_32s_3s_0s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv"><h5 align="center">ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus"><h5 align="center">ahbl0_ipgen_lscc_ahbl_bus_Z12_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_Z11_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_7_layer0_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp"><h5 align="center">ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_0_131072_32s_131071_17s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor"><h5 align="center">ahbl0_ipgen_lscc_ahbl_multiplexor_32s_32s_3s_0s_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv"><h5 align="center">ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux"><h5 align="center">ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_2</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter"><h5 align="center">ahbl0_ipgen_lscc_ahbl_arbiter_Z13_layer0_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter.round_robin.u_fair_arb"><h5 align="center">ahbl0_ipgen_lscc_ahbl_fair_arb_2s_1_1s_4s_2_0_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[1].u_lscc_ahbl_arbmux"><h5 align="center">ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[2].u_lscc_ahbl_arbmux"><h5 align="center">ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl2apb0_inst"><h5 align="center">ahbl2apb0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.ahbl2apb0_inst.lscc_ahbl2apb_inst"><h5 align="center">ahbl2apb0_ipgen_lscc_ahbl2apb_Z16_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst"><h5 align="center">apb0_Z20_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst"><h5 align="center">apb0_ipgen_lscc_apb_interconnect_Z17_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus"><h5 align="center">apb0_ipgen_lscc_apb_bus_Z19_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder"><h5 align="center">apb0_ipgen_lscc_apb_decoder_Z18_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel"><h5 align="center">apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_263168_1024</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp"><h5 align="center">apb0_ipgen_lscc_apb_decoder_comp_32s_263168_1024_32s_1s_264191_10s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel"><h5 align="center">apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_262144_1024</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp"><h5 align="center">apb0_ipgen_lscc_apb_decoder_comp_32s_262144_1024_32s_1s_263167_10s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel"><h5 align="center">apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_264192_1024</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp"><h5 align="center">apb0_ipgen_lscc_apb_decoder_comp_32s_264192_1024_32s_1s_265215_10s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel"><h5 align="center">apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_265216_1024</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp"><h5 align="center">apb0_ipgen_lscc_apb_decoder_comp_32s_265216_1024_32s_1s_266239_10s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel"><h5 align="center">apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_267264_1024</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp"><h5 align="center">apb0_ipgen_lscc_apb_decoder_comp_32s_267264_1024_32s_1s_268287_10s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor"><h5 align="center">apb0_ipgen_lscc_apb_multiplexor_32s_32s_32s_5s_0s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.cpu0_inst"><h5 align="center">cpu0_0s_0s_4294967295_0_4294967295_0_4294901760_23_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.cpu0_inst.riscvsmall_inst"><h5 align="center">cpu0_ipgen_riscvsmall_Z21_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.gpio0_inst"><h5 align="center">gpio0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst"><h5 align="center">gpio0_ipgen_lscc_gpio_Z24_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0"><h5 align="center">gpio0_ipgen_lscc_gpio_lmmi_Z25_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0"><h5 align="center">gpio0_ipgen_lscc_apb2lmmi_2s_6s_1s_1_2_4_8_4s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.lscc_i2cm1_inst"><h5 align="center">lscc_i2cm1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.lscc_i2cm1_inst.lscc_i2c_master_inst"><h5 align="center">lscc_i2cm1_ipgen_lscc_i2c_master_Z37_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.lscc_spim1_inst"><h5 align="center">lscc_spim1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.lscc_spim1_inst.lscc_spi_master_inst"><h5 align="center">lscc_spim1_ipgen_lscc_spi_master_Z48_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.sysmem0_inst"><h5 align="center">sysmem0_sysmem0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst"><h5 align="center">sysmem0_ipgen_lscc_sys_mem_Z49_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0"><h5 align="center">sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1"><h5 align="center">sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0"><h5 align="center">sysmem0_ipgen_lscc_mem_Z51_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0"><h5 align="center">sysmem0_ipgen_lscc_smem_lram_Z52_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[0].genblk3.ulram_core0"><h5 align="center">sysmem0_ipgen_lscc_lram_core_Z53_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[1].genblk3.ulram_core0"><h5 align="center">sysmem0_ipgen_lscc_lram_core_Z54_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.uart0_inst"><h5 align="center">uart0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.uart0_inst.lscc_uart_inst"><h5 align="center">uart0_ipgen_lscc_uart_Z56_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_intface"><h5 align="center">uart0_ipgen_lscc_uart_intface_Z55_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_rxcver"><h5 align="center">uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt"><h5 align="center">uart0_ipgen_lscc_uart_txmitt_8s_0s_7s_1_2_4_8_16_32_64</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#AHBL_to_LMMI_converter_inst"><h5 align="center">AHBL_to_LMMI_converter_32s_17s_255s_0s_8</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv"><h5 align="center">axi64_to_ahbl32_conv</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst"><h5 align="center">axi4_interconnect_1s_2s_32s_32s_1s_32_4128_1_63_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst"><h5 align="center">axi4_interconnect_ipgen_lscc_axi_interconnect_Z62_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect"><h5 align="center">axi4_interconnect_ipgen_lscc_sync_axi_interconnect_Z58_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port"><h5 align="center">axi4_interconnect_ipgen_ext_mas_port_Z59_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_72_0s_8</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_3s_72_0s_8</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_awr_adr_dec"><h5 align="center">axi4_interconnect_ipgen_ext_mas_adr_dec_2s_32_1s_1_60_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_4s_78_0s_16s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_4s_78_0s_16s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_4s_32_0s_16s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_4s_32_0s_16s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_dwr_adr_dec"><h5 align="center">axi4_interconnect_ipgen_ext_mas_adr_dec_2s_32_1s_1_60_layer0_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_2s_13s_0s_4s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_2s_13s_0s_4s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_72_0s_8_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_3s_72_0s_8_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_ard_adr_dec"><h5 align="center">axi4_interconnect_ipgen_ext_mas_adr_dec_2s_32_1s_1_60_layer0_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_21s_0s_8s_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_3s_21s_0s_8s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_21s_0s_8s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_4s_77_0s_16s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_4s_77_0s_16s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar"><h5 align="center">axi4_interconnect_ipgen_axi_cross_bar_Z57_layer0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_awr_ifc"><h5 align="center">axi4_interconnect_ipgen_ext_mas_awr_ifc_2s_32s_4s_6s_32s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_dwr_ifc"><h5 align="center">axi4_interconnect_ipgen_ext_mas_dwr_ifc_2s_64s_4s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb"><h5 align="center">axi4_interconnect_ipgen_ext_mas_wrresp_arb_2s_6s_4s_0s_32_3s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb.genblk2.u_rr_ext_mas_wrresp_arb"><h5 align="center">axi4_interconnect_ipgen_rr_arb_3s_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.u_ext_mas_ard_ifc"><h5 align="center">axi4_interconnect_ipgen_ext_mas_ard_ifc_32s_2s_32s_6s_4s_32s_11s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb"><h5 align="center">axi4_interconnect_ipgen_ext_mas_rdresp_arb_2s_6s_4s_32s_0s_32</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb.genblk2.u_rr_ext_mas_rdresp_arb"><h5 align="center">axi4_interconnect_ipgen_rr_arb_3s_1_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc"><h5 align="center">axi4_interconnect_ipgen_ext_slv_wrresp_ifc_1s_11s_6s_4s_10s_6s_2</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc"><h5 align="center">axi4_interconnect_ipgen_ext_slv_wrresp_ifc_1s_11s_6s_4s_10s_6s_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc"><h5 align="center">axi4_interconnect_ipgen_ext_slv_wrresp_ifc_1s_11s_6s_4s_10s_6s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb"><h5 align="center">axi4_interconnect_ipgen_ext_slv_awr_arb_1s_32s_11s_4s_0_6s_0_0s_1s_2</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb"><h5 align="center">axi4_interconnect_ipgen_ext_slv_awr_arb_1s_32s_11s_4s_0_6s_0_0s_1s_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb"><h5 align="center">axi4_interconnect_ipgen_ext_slv_dwr_arb_1s_4s_64s_1s_0_1s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_1s_6s_0s_1s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_1s_6s_0s_1s</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb"><h5 align="center">axi4_interconnect_ipgen_ext_slv_dwr_arb_1s_4s_64s_16s_0_4s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_4s_6s_0s_16s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_4s_6s_0s_16s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc"><h5 align="center">axi4_interconnect_ipgen_ext_slv_rdresp_ifc_1s_11s_32s_6s_4s_10s_6s_2</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc"><h5 align="center">axi4_interconnect_ipgen_ext_slv_rdresp_ifc_1s_11s_32s_6s_4s_10s_6s_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc"><h5 align="center">axi4_interconnect_ipgen_ext_slv_rdresp_ifc_1s_11s_32s_6s_4s_10s_6s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb"><h5 align="center">axi4_interconnect_ipgen_ext_slv_ard_arb_1s_32s_11s_4s_0s_6s_0_0s_1s_2</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb"><h5 align="center">axi4_interconnect_ipgen_ext_slv_ard_arb_1s_32s_11s_4s_0s_6s_0_0s_1s_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb"><h5 align="center">axi4_interconnect_ipgen_ext_slv_ard_arb_1s_32s_11s_4s_0s_6s_0_0s_1s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE"><h5 align="center">axi4_interconnect_ipgen_def_slave_32s_32s_11s_64s_4s_0_1_2_1_2</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port"><h5 align="center">axi4_interconnect_ipgen_ext_slv_port_Z61_layer0_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_1s_0s_8_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_3s_1s_0s_8</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_77_0s_8_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_3s_77_0s_8_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_13s_0s_8s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_3s_13s_0s_8s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_6s_42_0s_64s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_6s_42_0s_64s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_17s_0s_8s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_3s_17s_0s_8s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_1s_0s_8_1_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_3s_1s_0s_8_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_77_0s_8_1_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_3s_77_0s_8_0_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_6s_50_0s_64s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo.u_gen_memfile"><h5 align="center">axi4_interconnect_ipgen_gen_memfile_6s_50_0s_64s_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port"><h5 align="center">axi4_interconnect_ipgen_ext_slv_port_Z61_layer0_0</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_3s_17s_0s_8s_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo"><h5 align="center">axi4_interconnect_ipgen_gen_fifo_6s_50_0s_64s_1</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_to_ahbl_bridge_inst"><h5 align="center">axi4_to_ahbl_bridge</h5></a><br><a href="rpt_u23_lifcl_nx33u_evalbd_ibd_areasrr.htm#axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst"><h5 align="center">axi4_to_ahbl_bridge_ipgen_lscc_axi2ahb_lite_Z64_layer0</h5></a><br><a name=u23_lifcl_nx33u_evalbd_ibd>
------------------------------------------------------------------------------------------
########   Utilization report for  Top level view:   u23_lifcl_nx33u_evalbd_ibd   ########
==========================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         2237                                    
FD1P3IX         262                                     
FD1P3BX         54                                      
BFD1P3KX        2                                       
FD1P3JX         6                                       
IFD1P3BX        1                                       
                                                        
Total FLOPS     2562               100 %                
========================================================
Total SEQUENTIAL ELEMENTS in the block u23_lifcl_nx33u_evalbd_ibd:	2562 (36.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    24                                      
LUT4                   3626                                    
WIDEFN9                66                                      
CCU2                   173                                     
                                                               
Total LUTS             3716               100 %                
Total CARRY CHAINS     173                100 %                
===============================================================
Total COMBINATIONAL LOGIC in the block u23_lifcl_nx33u_evalbd_ibd:	3889 (56.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
PDPSC16K              3                                       
DPR16X4               175                                     
                                                              
Total BLOCKRAM        3                  100 %                
Total DISTRAM/ROM     175                100 %                
==============================================================
Total MEMORY ELEMENTS in the block u23_lifcl_nx33u_evalbd_ibd:	178 (2.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
IB           3                                       
OB           4                                       
BB           2                                       
                                                     
Total IO     9                  100 %                
=====================================================
Total IO PADS in the block u23_lifcl_nx33u_evalbd_ibd:	9 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 145                                     
VLO                 145                                     
GSR                 1                                       
USB23               1                                       
PLL                 1                                       
LRAM                2                                       
                                                            
Total BLACK BOX     295                100 %                
============================================================
Total BLACKBOX in the block u23_lifcl_nx33u_evalbd_ibd:	295 (4.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHBL_to_LMMI_converter_inst>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   AHBL_to_LMMI_converter_32s_17s_255s_0s_8   ########
Instance path:   AHBL_to_LMMI_converter_inst                                                  
==============================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         53                                      
                                                        
Total FLOPS     53                 2.07 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block AHBL_to_LMMI_converter_inst:	53 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           8                                       
                                                       
Total LUTS     8                  0.2150 %             
=======================================================
Total COMBINATIONAL LOGIC in the block AHBL_to_LMMI_converter_inst:	8 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block AHBL_to_LMMI_converter_inst:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv>
--------------------------------------------------------------------------
########   Utilization report for  cell:   axi64_to_ahbl32_conv   ########
Instance path:   axi_ahb_conv                                             
==========================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         1732                                    
FD1P3BX         27                                      
FD1P3IX         1                                       
                                                        
Total FLOPS     1760               68.7 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv:	1760 (25.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   2224                                    
WIDEFN9                37                                      
INV                    11                                      
CCU2                   141                                     
                                                               
Total LUTS             2272               61.1 %               
Total CARRY CHAINS     141                81.5 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv:	2413 (34.80 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
PDPSC16K              3                                       
DPR16X4               175                                     
                                                              
Total BLOCKRAM        3                  100 %                
Total DISTRAM/ROM     175                100 %                
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv:	178 (2.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 71                                      
VLO                 71                                      
                                                            
Total BLACK BOX     142                48.1 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv:	142 (2.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_1s_2s_32s_32s_1s_32_4128_1_63_layer0   ########
Instance path:   axi_ahb_conv.axi4_interconnect_inst                                                        
Parent Instance:   axi_ahb_conv                                                                             
============================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         1522                                    
FD1P3BX         25                                      
FD1P3IX         1                                       
                                                        
Total FLOPS     1548               60.4 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst:	1548 (22.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   1782                                    
WIDEFN9                5                                       
INV                    11                                      
CCU2                   119                                     
                                                               
Total LUTS             1798               48.4 %               
Total CARRY CHAINS     119                68.8 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst:	1917 (27.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
PDPSC16K              3                                       
DPR16X4               175                                     
                                                              
Total BLOCKRAM        3                  100 %                
Total DISTRAM/ROM     175                100 %                
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst:	178 (2.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 68                                      
VLO                 68                                      
                                                            
Total BLACK BOX     136                46.1 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst:	136 (1.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_lscc_axi_interconnect_Z62_layer0   ########
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst                               
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst                                                        
==============================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         1522                                    
FD1P3BX         25                                      
FD1P3IX         1                                       
                                                        
Total FLOPS     1548               60.4 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst:	1548 (22.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   1782                                    
WIDEFN9                5                                       
INV                    11                                      
CCU2                   119                                     
                                                               
Total LUTS             1798               48.4 %               
Total CARRY CHAINS     119                68.8 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst:	1917 (27.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
PDPSC16K              3                                       
DPR16X4               175                                     
                                                              
Total BLOCKRAM        3                  100 %                
Total DISTRAM/ROM     175                100 %                
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst:	178 (2.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 67                                      
VLO                 67                                      
                                                            
Total BLACK BOX     134                45.4 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst:	134 (1.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_lscc_sync_axi_interconnect_Z58_layer0   ########
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect       
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst                                  
===================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         1522                                    
FD1P3BX         25                                      
FD1P3IX         1                                       
                                                        
Total FLOPS     1548               60.4 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect:	1548 (22.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   1782                                    
WIDEFN9                5                                       
INV                    11                                      
CCU2                   119                                     
                                                               
Total LUTS             1798               48.4 %               
Total CARRY CHAINS     119                68.8 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect:	1917 (27.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
PDPSC16K              3                                       
DPR16X4               175                                     
                                                              
Total BLOCKRAM        3                  100 %                
Total DISTRAM/ROM     175                100 %                
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect:	178 (2.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 66                                      
VLO                 66                                      
                                                            
Total BLACK BOX     132                44.7 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect:	132 (1.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_axi_cross_bar_Z57_layer0   ########                      
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect              
============================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         370                                     
FD1P3BX         4                                       
FD1P3IX         1                                       
                                                        
Total FLOPS     375                14.6 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar:	375 (5.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   174                                     
INV                    6                                       
CCU2                   11                                      
                                                               
Total LUTS             180                4.84 %               
Total CARRY CHAINS     11                 6.36 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar:	191 (2.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               1                                       
                                                              
Total DISTRAM/ROM     1                  0.5710 %             
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 25                                      
VLO                 25                                      
                                                            
Total BLACK BOX     50                 16.9 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar:	50 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.u_ext_mas_ard_ifc>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_mas_ard_ifc_32s_2s_32s_6s_4s_32s_11s   ########                                                       
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.u_ext_mas_ard_ifc
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                               
=============================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.u_ext_mas_ard_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.u_ext_mas_ard_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_awr_ifc>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_mas_awr_ifc_2s_32s_4s_6s_32s   ########                                                               
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_awr_ifc
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                               
=============================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_awr_ifc:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_awr_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_dwr_ifc>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_mas_dwr_ifc_2s_64s_4s   ########                                                                      
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_dwr_ifc
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                               
=============================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           4                                       
                                                       
Total LUTS     4                  0.1080 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_dwr_ifc:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.u_ext_mas_dwr_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_mas_rdresp_arb_2s_6s_4s_32s_0s_32   ########                                                                                
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                                     
===================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         3                                       
FD1P3DX         50                                      
                                                        
Total FLOPS     53                 2.07 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb:	53 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    3                                       
LUT4                   67                                      
CCU2                   4                                       
                                                               
Total LUTS             70                 1.88 %               
Total CARRY CHAINS     4                  2.31 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb:	74 (1.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb.genblk2.u_rr_ext_mas_rdresp_arb>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_rr_arb_3s_1_0   ########                                                                                                                                        
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb.genblk2.u_rr_ext_mas_rdresp_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb                              
===================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         1                                       
FD1P3DX         5                                       
                                                        
Total FLOPS     6                  0.2340 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb.genblk2.u_rr_ext_mas_rdresp_arb:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   11                                      
CCU2                   4                                       
                                                               
Total LUTS             11                 0.2960 %             
Total CARRY CHAINS     4                  2.31 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb.genblk2.u_rr_ext_mas_rdresp_arb:	15 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].RO_WR_ACCESS_BLK.rd_ord_disable_blk.u_ext_mas_rdresp_arb.genblk2.u_rr_ext_mas_rdresp_arb:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_mas_wrresp_arb_2s_6s_4s_0s_32_3s   ########                                                                                 
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                                     
===================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         17                                      
FD1P3BX         1                                       
                                                        
Total FLOPS     18                 0.7030 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb:	18 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   27                                      
CCU2                   4                                       
                                                               
Total LUTS             27                 0.7270 %             
Total CARRY CHAINS     4                  2.31 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb:	31 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb.genblk2.u_rr_ext_mas_wrresp_arb>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_rr_arb_3s_1   ########                                                                                                                                          
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb.genblk2.u_rr_ext_mas_wrresp_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb                              
===================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         1                                       
FD1P3DX         5                                       
                                                        
Total FLOPS     6                  0.2340 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb.genblk2.u_rr_ext_mas_wrresp_arb:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   10                                      
CCU2                   4                                       
                                                               
Total LUTS             10                 0.2690 %             
Total CARRY CHAINS     4                  2.31 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb.genblk2.u_rr_ext_mas_wrresp_arb:	14 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extmas_blk[0].WO_WR_ACCESS_BLK.wr_ord_disable_blk.u_ext_mas_wrresp_arb.genblk2.u_rr_ext_mas_wrresp_arb:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_ard_arb_1s_32s_11s_4s_0s_6s_0_0s_1s_0   ########                                                  
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                               
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         1                                       
                                                        
Total FLOPS     1                  0.0390 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_ard_arb_1s_32s_11s_4s_0s_6s_0_0s_1s_1   ########                                                  
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                               
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         18                                      
                                                        
Total FLOPS     18                 0.7030 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb:	18 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           6                                       
                                                       
Total LUTS     6                  0.1610 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_ard_arb_1s_32s_11s_4s_0s_6s_0_0s_1s_2   ########                                                  
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                               
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         55                                      
                                                        
Total FLOPS     55                 2.15 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb:	55 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
LUT4           5                                       
                                                       
Total LUTS     6                  0.1610 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_ard_arb:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_awr_arb_1s_32s_11s_4s_0_6s_0_0s_1s_1   ########                                                   
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                               
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         55                                      
                                                        
Total FLOPS     55                 2.15 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb:	55 (0.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
LUT4           7                                       
                                                       
Total LUTS     8                  0.2150 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb:	8 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_awr_arb_1s_32s_11s_4s_0_6s_0_0s_1s_2   ########                                                   
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                               
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           6                                       
                                                       
Total LUTS     6                  0.1610 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_awr_arb:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_dwr_arb_1s_4s_64s_16s_0_4s_0   ########                                                                     
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                         
=======================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         89                                      
                                                        
Total FLOPS     89                 3.47 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb:	89 (1.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    1                                       
LUT4                   20                                      
CCU2                   3                                       
                                                               
Total LUTS             21                 0.5650 %             
Total CARRY CHAINS     3                  1.73 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb:	24 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               1                                       
                                                              
Total DISTRAM/ROM     1                  0.5710 %             
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 3                                       
VLO                 3                                       
                                                            
Total BLACK BOX     6                  2.03 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_4s_6s_0s_16s_0   ########                                                                                                                       
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb                                   
============================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         14                                      
                                                        
Total FLOPS     14                 0.5460 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo:	14 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   13                                      
CCU2                   3                                       
                                                               
Total LUTS             13                 0.350 %              
Total CARRY CHAINS     3                  1.73 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo:	16 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               1                                       
                                                              
Total DISTRAM/ROM     1                  0.5710 %             
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_4s_6s_0s_16s_0   ########                                                                                                                                  
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo            
==========================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               1                                       
                                                              
Total DISTRAM/ROM     1                  0.5710 %             
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.ext_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_dwr_arb_1s_4s_64s_1s_0_1s   ########                                                                        
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                         
=======================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         5                                       
FD1P3IX         1                                       
                                                        
Total FLOPS     6                  0.2340 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           10                                      
                                                       
Total LUTS     10                 0.2690 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 3                                       
VHI                 3                                       
                                                            
Total BLACK BOX     6                  2.03 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_1s_6s_0s_1s   ########                                                                                                                          
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb                                   
============================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         2                                       
FD1P3IX         1                                       
                                                        
Total FLOPS     3                  0.1170 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           3                                       
                                                       
Total LUTS     3                  0.08070 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_1s_6s_0s_1s   ########                                                                                                                                     
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo            
==========================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3IX         1                                       
                                                        
Total FLOPS     1                  0.0390 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.def_slave.u_ext_slv_dwr_arb.CUSTOM_FF_BLK.u_ext_mas_awr_gnt_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_rdresp_ifc_1s_11s_32s_6s_4s_10s_6s_0   ########                                                      
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                  
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         42                                      
                                                        
Total FLOPS     42                 1.64 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc:	42 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           5                                       
                                                       
Total LUTS     5                  0.1350 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_rdresp_ifc_1s_11s_32s_6s_4s_10s_6s_1   ########                                                      
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                  
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           6                                       
                                                       
Total LUTS     6                  0.1610 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_rdresp_ifc_1s_11s_32s_6s_4s_10s_6s_2   ########                                                      
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                  
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         2                                       
                                                        
Total FLOPS     2                  0.07810 %            
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].RO_WR_ACCESS_BLK.u_ext_slv_rdresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_wrresp_ifc_1s_11s_6s_4s_10s_6s_0   ########                                                          
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                  
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         8                                       
                                                        
Total FLOPS     8                  0.3120 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc:	8 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[0].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_wrresp_ifc_1s_11s_6s_4s_10s_6s_1   ########                                                          
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                  
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         1                                       
                                                        
Total FLOPS     1                  0.0390 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[1].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_wrresp_ifc_1s_11s_6s_4s_10s_6s_2   ########                                                          
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar                                                  
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         7                                       
                                                        
Total FLOPS     7                  0.2730 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc:	7 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.u_axi_cross_bar.extslv_blk[2].WO_WR_ACCESS_BLK.u_ext_slv_wrresp_ifc:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_def_slave_32s_32s_11s_64s_4s_0_1_2_1_2   ########    
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect          
========================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         27                                      
FD1P3BX         2                                       
                                                        
Total FLOPS     29                 1.13 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE:	29 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    2                                       
LUT4                   24                                      
CCU2                   5                                       
                                                               
Total LUTS             26                 0.70 %               
Total CARRY CHAINS     5                  2.89 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE:	31 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.U_DEF_SLAVE:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_mas_port_Z59_layer0   ########                                     
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect                            
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         489                                     
FD1P3BX         6                                       
                                                        
Total FLOPS     495                19.3 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port:	495 (7.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   443                                     
WIDEFN9                2                                       
INV                    1                                       
CCU2                   14                                      
                                                               
Total LUTS             446                12 %                 
Total CARRY CHAINS     14                 8.09 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port:	460 (6.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
PDPSC16K              3                                       
DPR16X4               60                                      
                                                              
Total BLOCKRAM        3                  100 %                
Total DISTRAM/ROM     60                 34.3 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port:	63 (0.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 19                                      
VHI                 19                                      
                                                            
Total BLACK BOX     38                 12.9 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port:	38 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_awr_adr_dec>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_mas_adr_dec_2s_32_1s_1_60_layer0   ########                                                                            
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_awr_adr_dec
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                                  
==============================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         1                                       
                                                        
Total FLOPS     1                  0.0390 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_awr_adr_dec:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           19                                      
                                                       
Total LUTS     19                 0.5110 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_awr_adr_dec:	19 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_awr_adr_dec:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_dwr_adr_dec>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_mas_adr_dec_2s_32_1s_1_60_layer0_0   ########                                                                          
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_dwr_adr_dec
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                                  
==============================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         1                                       
                                                        
Total FLOPS     1                  0.0390 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_dwr_adr_dec:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           6                                       
                                                       
Total LUTS     6                  0.1610 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_dwr_adr_dec:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_dwr_adr_dec:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_ard_adr_dec>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_mas_adr_dec_2s_32_1s_1_60_layer0_1   ########                                                                          
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_ard_adr_dec
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                                  
==============================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         1                                       
                                                        
Total FLOPS     1                  0.0390 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_ard_adr_dec:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           20                                      
                                                       
Total LUTS     20                 0.5380 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_ard_adr_dec:	20 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.u_ext_mas_ard_adr_dec:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_2s_13s_0s_4s   ########                                                                                      
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                             
=========================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         7                                       
                                                        
Total FLOPS     7                  0.2730 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo:	7 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
WIDEFN9        1                                       
LUT4           21                                      
                                                       
Total LUTS     22                 0.5920 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo:	22 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               3                                       
                                                              
Total DISTRAM/ROM     3                  1.71 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 2                                       
VHI                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo.u_gen_memfile>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_2s_13s_0s_4s   ########                                                                                                 
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo            
=======================================================================================================================================================================================================

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               3                                       
                                                              
Total DISTRAM/ROM     3                  1.71 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo.u_gen_memfile:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_21s_0s_8s_0   ########                                                                                                                                                                                             
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                                                                                                                                      
==================================================================================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         4                                       
                                                        
Total FLOPS     4                  0.1560 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           5                                       
                                                       
Total LUTS     5                  0.1350 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[1].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_21s_0s_8s_1   ########                                                                                                                                                                                             
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                                                                                                                                      
==================================================================================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           16                                      
INV            1                                       
                                                       
Total LUTS     17                 0.4570 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo:	17 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               6                                       
                                                              
Total DISTRAM/ROM     6                  3.43 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo.u_gen_memfile>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_3s_21s_0s_8s_0   ########                                                                                                                                                                                                        
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo            
================================================================================================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               6                                       
                                                              
Total DISTRAM/ROM     6                  3.43 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo.u_gen_memfile:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.AXI4_EXTMAS_BLK.EXT_SLV_BLK[0].ACTUAL_SLV_BLK.EXTMAS_CNCT_EXTSLV_BLK.AXI4_EXTSLV_BLK.UP_BLK.CUSTOM_FF_BLK.u_saraddr_arsize_arlen_arburst_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_72_0s_8   ########                                                                                                        
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                                             
=========================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           13                                      
                                                       
Total LUTS     13                 0.350 %              
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo:	13 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               14                                      
                                                              
Total DISTRAM/ROM     14                 8 %                  
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo:	14 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo.u_gen_memfile>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_3s_72_0s_8   ########                                                                                                                   
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo            
=======================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               14                                      
                                                              
Total DISTRAM/ROM     14                 8 %                  
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo.u_gen_memfile:	14 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_FF_BLK.u_ext_mas_awd_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_72_0s_8_0   ########                                                                                                         
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                                                
============================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           15                                      
                                                       
Total LUTS     15                 0.4040 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo:	15 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               14                                      
                                                              
Total DISTRAM/ROM     14                 8 %                  
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo:	14 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo.u_gen_memfile>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_3s_72_0s_8_0   ########                                                                                                                    
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo            
==========================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               14                                      
                                                              
Total DISTRAM/ROM     14                 8 %                  
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo.u_gen_memfile:	14 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_AR_FF_BLK.u_ext_mas_ard_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_4s_32_0s_16s   ########                                                                                                                          
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                                                                 
=============================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         16                                      
                                                        
Total FLOPS     16                 0.6250 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo:	16 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   14                                      
CCU2                   3                                       
                                                               
Total LUTS             14                 0.3770 %             
Total CARRY CHAINS     3                  1.73 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo:	17 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               4                                       
                                                              
Total DISTRAM/ROM     4                  2.29 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo.u_gen_memfile>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_4s_32_0s_16s   ########                                                                                                                                     
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo            
===========================================================================================================================================================================================================================================

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               4                                       
                                                              
Total DISTRAM/ROM     4                  2.29 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo.u_gen_memfile:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.ID_ORDER_DISB_BLK.CUSTOM_FF_BLK.u_awaddr_dwrsel_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_4s_77_0s_16s   ########                                                                                  
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                         
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         13                                      
                                                        
Total FLOPS     13                 0.5070 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff:	13 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   31                                      
CCU2                   3                                       
                                                               
Total LUTS             31                 0.8340 %             
Total CARRY CHAINS     3                  1.73 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff:	34 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name               Total elements     Utilization     Notes
-----------------------------------------------------------
PDPSC16K           3                                       
                                                           
Total BLOCKRAM     3                  100 %                
===========================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 2                                       
VHI                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff.u_gen_memfile>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_4s_77_0s_16s   ########                                                                                             
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff            
===================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           19                                      
                                                       
Total LUTS     19                 0.5110 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff.u_gen_memfile:	19 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name               Total elements     Utilization     Notes
-----------------------------------------------------------
PDPSC16K           3                                       
                                                           
Total BLOCKRAM     3                  100 %                
===========================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff.u_gen_memfile:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.RO_WR_BLK.CUSTOM_FF_BLK.u_ext_mas_rdata_ff.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_4s_78_0s_16s   ########                                                                                                          
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port                                                                 
=============================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         16                                      
                                                        
Total FLOPS     16                 0.6250 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo:	16 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   14                                      
CCU2                   3                                       
                                                               
Total LUTS             14                 0.3770 %             
Total CARRY CHAINS     3                  1.73 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo:	17 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               19                                      
                                                              
Total DISTRAM/ROM     19                 10.9 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo:	19 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo.u_gen_memfile>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_4s_78_0s_16s   ########                                                                                                                     
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo            
===========================================================================================================================================================================================================================

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               19                                      
                                                              
Total DISTRAM/ROM     19                 10.9 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo.u_gen_memfile:	19 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_mas_blk[0].u_ext_mas_port.WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.CUSTOM_WDAT_FF_BLK.u_ext_mas_wr_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_port_Z61_layer0_0   ########                                   
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect                            
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         14                                      
                                                        
Total FLOPS     14                 0.5460 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port:	14 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   13                                      
CCU2                   4                                       
                                                               
Total LUTS             13                 0.350 %              
Total CARRY CHAINS     4                  2.31 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port:	17 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 3                                       
VLO                 3                                       
                                                            
Total BLACK BOX     6                  2.03 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_17s_0s_8s_1   ########                                                                                                       
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port                                                                
============================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         4                                       
                                                        
Total FLOPS     4                  0.1560 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           5                                       
                                                       
Total LUTS     5                  0.1350 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_6s_50_0s_64s_1   ########                                                                                      
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port                                               
===========================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         7                                       
                                                        
Total FLOPS     7                  0.2730 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo:	7 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   2                                       
CCU2                   4                                       
                                                               
Total LUTS             2                  0.05380 %            
Total CARRY CHAINS     4                  2.31 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[1].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_ext_slv_port_Z61_layer0_1   ########                                   
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect                            
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         622                                     
FD1P3BX         13                                      
                                                        
Total FLOPS     635                24.8 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port:	635 (9.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    2                                       
LUT4                   1128                                    
WIDEFN9                3                                       
CCU2                   85                                      
                                                               
Total LUTS             1133               30.5 %               
Total CARRY CHAINS     85                 49.1 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port:	1218 (17.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               114                                     
                                                              
Total DISTRAM/ROM     114                65.1 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port:	114 (1.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 17                                      
VHI                 17                                      
                                                            
Total BLACK BOX     34                 11.5 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port:	34 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_13s_0s_8s_0   ########                                                                                                                                                                                   
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port                                                                                                                                            
========================================================================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           17                                      
                                                       
Total LUTS     17                 0.4570 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo:	17 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               4                                       
                                                              
Total DISTRAM/ROM     4                  2.29 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo.u_gen_memfile>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_3s_13s_0s_8s_0   ########                                                                                                                                                                                              
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo            
======================================================================================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           3                                       
                                                       
Total LUTS     3                  0.08070 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo.u_gen_memfile:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               4                                       
                                                              
Total DISTRAM/ROM     4                  2.29 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo.u_gen_memfile:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_WDATA_BLK.EXT_MAS_LOOP_BLK[0].EXT_SLV_CONNECTED_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_sawaddr_awsize_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_17s_0s_8s_0   ########                                                                                                       
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port                                                                
============================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           15                                      
                                                       
Total LUTS     15                 0.4040 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo:	15 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               2                                       
                                                              
Total DISTRAM/ROM     2                  1.14 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo.u_gen_memfile>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_3s_17s_0s_8s_0   ########                                                                                                                  
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo            
==========================================================================================================================================================================================================================

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               2                                       
                                                              
Total DISTRAM/ROM     2                  1.14 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WRESP_FF_BLK.u_ext_slv_wresp_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_1s_0s_8_1   ########                                                                                                                                                                                   
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port                                                                                                                                          
======================================================================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           14                                      
                                                       
Total LUTS     14                 0.3770 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo:	14 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               1                                       
                                                              
Total DISTRAM/ROM     1                  0.5710 %             
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.u_gen_memfile>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_3s_1s_0s_8   ########                                                                                                                                                                                                
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo            
====================================================================================================================================================================================================================================================================================================

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               1                                       
                                                              
Total DISTRAM/ROM     1                  0.5710 %             
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.AXI4_EXTSLV_AW_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_wlast_split_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_1s_0s_8_1_0   ########                                                                                                                                                                                 
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port                                                                                                                                          
======================================================================================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           13                                      
                                                       
Total LUTS     13                 0.350 %              
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo:	13 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               1                                       
                                                              
Total DISTRAM/ROM     1                  0.5710 %             
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.u_gen_memfile>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_3s_1s_0s_8_0   ########                                                                                                                                                                                              
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo            
====================================================================================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               1                                       
                                                              
Total DISTRAM/ROM     1                  0.5710 %             
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.u_gen_memfile:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.AXI4_EXTSLV_AR_BLK.EXT_MAS_BLK[0].EXTSLV_CNCT_EXTMAS_BLK.AXI4_EXTMAS_BLK.DOWN_BLK.CUSTOM_FF_BLK.u_ext_slv_rlast_split_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_77_0s_8_1   ########                                                                                                 
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port                                                        
====================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         12                                      
                                                        
Total FLOPS     12                 0.4680 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo:	12 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           35                                      
                                                       
Total LUTS     35                 0.9420 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo:	35 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               13                                      
                                                              
Total DISTRAM/ROM     13                 7.43 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo:	13 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo.u_gen_memfile>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_3s_77_0s_8_0   ########                                                                                                            
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo            
==================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           19                                      
                                                       
Total LUTS     19                 0.5110 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo.u_gen_memfile:	19 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               13                                      
                                                              
Total DISTRAM/ROM     13                 7.43 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo.u_gen_memfile:	13 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_aw_wr_issue_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_3s_77_0s_8_1_0   ########                                                                                                                
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port                                                                         
=====================================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         10                                      
                                                        
Total FLOPS     10                 0.390 %              
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           19                                      
                                                       
Total LUTS     19                 0.5110 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo:	19 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               13                                      
                                                              
Total DISTRAM/ROM     13                 7.43 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo:	13 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo.u_gen_memfile>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_3s_77_0s_8_0_0   ########                                                                                                                           
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo            
===================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           4                                       
                                                       
Total LUTS     4                  0.1080 %             
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo.u_gen_memfile:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               13                                      
                                                              
Total DISTRAM/ROM     13                 7.43 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo.u_gen_memfile:	13 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_RD_ISSUE_FF_BLK.u_ext_slv_ar_rd_issue_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_6s_42_0s_64s_0   ########                                                                                                     
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port                                                              
==========================================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         19                                      
                                                        
Total FLOPS     19                 0.7420 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff:	19 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   119                                     
CCU2                   8                                       
                                                               
Total LUTS             119                3.2 %                
Total CARRY CHAINS     8                  4.62 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff:	127 (1.83 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               40                                      
                                                              
Total DISTRAM/ROM     40                 22.9 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff:	40 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff.u_gen_memfile>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_6s_42_0s_64s_0   ########                                                                                                                
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff            
========================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           106                                     
                                                       
Total LUTS     106                2.85 %               
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff.u_gen_memfile:	106 (1.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               40                                      
                                                              
Total DISTRAM/ROM     40                 22.9 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff.u_gen_memfile:	40 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.WO_WR_ACCESS_BLK.CUSTOM_EXT_SLV_WDATA_FF_BLK.u_ext_slv_wdata_ff.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_fifo_6s_50_0s_64s_0   ########                                                                                      
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port                                               
===========================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         13                                      
FD1P3BX         6                                       
                                                        
Total FLOPS     19                 0.7420 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo:	19 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    1                                       
LUT4                   137                                     
CCU2                   8                                       
                                                               
Total LUTS             138                3.71 %               
Total CARRY CHAINS     8                  4.62 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo:	146 (2.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               40                                      
                                                              
Total DISTRAM/ROM     40                 22.9 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo:	40 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo.u_gen_memfile>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_interconnect_ipgen_gen_memfile_6s_50_0s_64s_0   ########                                                                                                 
Instance path:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo.u_gen_memfile
Parent Instance:   axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo            
=========================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           124                                     
                                                       
Total LUTS     124                3.34 %               
=======================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo.u_gen_memfile:	124 (1.79 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name                  Total elements     Utilization     Notes
--------------------------------------------------------------
DPR16X4               40                                      
                                                              
Total DISTRAM/ROM     40                 22.9 %               
==============================================================
Total MEMORY ELEMENTS in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo.u_gen_memfile:	40 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_interconnect_inst.lscc_axi_interconnect_inst.u_lscc_sync_axi_interconnect.ext_slv_blk[0].u_ext_slv_port.RO_WR_ACCESS_BLK.CUSTOM_FF_BLK.u_ext_slv_rd_fifo.u_gen_memfile:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_to_ahbl_bridge_inst>
-------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_to_ahbl_bridge   ########
Instance path:   axi_ahb_conv.axi4_to_ahbl_bridge_inst                   
Parent Instance:   axi_ahb_conv                                          
=========================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         210                                     
FD1P3BX         2                                       
                                                        
Total FLOPS     212                8.27 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_to_ahbl_bridge_inst:	212 (3.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   442                                     
WIDEFN9                32                                      
CCU2                   22                                      
                                                               
Total LUTS             474                12.8 %               
Total CARRY CHAINS     22                 12.7 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_to_ahbl_bridge_inst:	496 (7.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_to_ahbl_bridge_inst:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   axi4_to_ahbl_bridge_ipgen_lscc_axi2ahb_lite_Z64_layer0   ########
Instance path:   axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst                               
Parent Instance:   axi_ahb_conv.axi4_to_ahbl_bridge_inst                                                    
============================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         210                                     
FD1P3BX         2                                       
                                                        
Total FLOPS     212                8.27 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst:	212 (3.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   442                                     
WIDEFN9                32                                      
CCU2                   22                                      
                                                               
Total LUTS             474                12.8 %               
Total CARRY CHAINS     22                 12.7 %               
===============================================================
Total COMBINATIONAL LOGIC in the block axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst:	496 (7.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block axi_ahb_conv.axi4_to_ahbl_bridge_inst.lscc_axi2ahb_lite_inst:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pll_60m>
-------------------------------------------------------------
########   Utilization report for  cell:   pll_60m   ########
Instance path:   pll_60m                                     
=============================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block pll_60m:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
PLL                 1                                       
                                                            
Total BLACK BOX     5                  1.69 %               
============================================================
Total BLACKBOX in the block pll_60m:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=pll_60m.lscc_pll_inst>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   pll_60m_ipgen_lscc_pll_Z1_layer0   ########
Instance path:   pll_60m.lscc_pll_inst                                                
Parent Instance:   pll_60m                                                            
======================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block pll_60m.lscc_pll_inst:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
PLL                 1                                       
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     3                  1.02 %               
============================================================
Total BLACKBOX in the block pll_60m.lscc_pll_inst:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rs_pll_locked_60m>
-----------------------------------------------------------------
########   Utilization report for  cell:   resetn_sync   ########
Instance path:   rs_pll_locked_60m                               
=================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         2                                       
                                                        
Total FLOPS     2                  0.07810 %            
========================================================
Total SEQUENTIAL ELEMENTS in the block rs_pll_locked_60m:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block rs_pll_locked_60m:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=rs_r5_sys_rstn_60m>
-------------------------------------------------------------------
########   Utilization report for  cell:   resetn_sync_0   ########
Instance path:   rs_r5_sys_rstn_60m                                
===================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         2                                       
                                                        
Total FLOPS     2                  0.07810 %            
========================================================
Total SEQUENTIAL ELEMENTS in the block rs_r5_sys_rstn_60m:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block rs_r5_sys_rstn_60m:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block rs_r5_sys_rstn_60m:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   u23_lifclu_nx33_prpl_bldr_des   ########
Instance path:   nxU_prpl_bldr                                                     
===================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3IX         261                                     
FD1P3DX         448                                     
FD1P3BX         27                                      
BFD1P3KX        2                                       
FD1P3JX         6                                       
IFD1P3BX        1                                       
                                                        
Total FLOPS     745                29.1 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr:	745 (10.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   1394                                    
WIDEFN9                29                                      
INV                    11                                      
CCU2                   32                                      
                                                               
Total LUTS             1434               38.6 %               
Total CARRY CHAINS     32                 18.5 %               
===============================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr:	1466 (21.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
BB           2                                       
                                                     
Total IO     2                  22.2 %               
=====================================================
Total IO PADS in the block nxU_prpl_bldr:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 68                                      
VLO                 68                                      
LRAM                2                                       
                                                            
Total BLACK BOX     138                46.8 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr:	138 (1.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.HW_ver_gpio_inst>
-----------------------------------------------------------------
########   Utilization report for  cell:   HW_ver_gpio   ########
Instance path:   nxU_prpl_bldr.HW_ver_gpio_inst                  
Parent Instance:   nxU_prpl_bldr                                 
=================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3IX         195                                     
FD1P3DX         73                                      
                                                        
Total FLOPS     268                10.5 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.HW_ver_gpio_inst:	268 (3.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           267                                     
WIDEFN9        1                                       
INV            1                                       
                                                       
Total LUTS     269                7.24 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.HW_ver_gpio_inst:	269 (3.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 4                                       
VLO                 4                                       
                                                            
Total BLACK BOX     8                  2.71 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.HW_ver_gpio_inst:	8 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   HW_ver_gpio_ipgen_lscc_gpio_Z2_layer0   ########
Instance path:   nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst                             
Parent Instance:   nxU_prpl_bldr.HW_ver_gpio_inst                                          
===========================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3IX         195                                     
FD1P3DX         73                                      
                                                        
Total FLOPS     268                10.5 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst:	268 (3.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           267                                     
WIDEFN9        1                                       
INV            1                                       
                                                       
Total LUTS     269                7.24 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst:	269 (3.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 3                                       
VLO                 3                                       
                                                            
Total BLACK BOX     6                  2.03 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   HW_ver_gpio_ipgen_lscc_apb2lmmi_32s_6s_1s_1_2_4_8_4s   ########
Instance path:   nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0                    
Parent Instance:   nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst                                          
==========================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         73                                      
                                                        
Total FLOPS     73                 2.85 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0:	73 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
LUT4           10                                      
                                                       
Total LUTS     11                 0.2960 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0:	11 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   HW_ver_gpio_ipgen_lscc_gpio_lmmi_Z3_layer0   ########
Instance path:   nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0         
Parent Instance:   nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst                                
================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3IX         195                                     
                                                        
Total FLOPS     195                7.61 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0:	195 (2.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           257                                     
WIDEFN9        1                                       
                                                       
Total LUTS     258                6.94 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0:	258 (3.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.HW_ver_gpio_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst>
----------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_Z15_layer0   ########
Instance path:   nxU_prpl_bldr.ahbl0_inst                             
Parent Instance:   nxU_prpl_bldr                                      
======================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         102                                     
FD1P3BX         5                                       
                                                        
Total FLOPS     107                4.18 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst:	107 (1.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           342                                     
INV            1                                       
WIDEFN9        2                                       
                                                       
Total LUTS     345                9.28 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst:	345 (4.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 26                                      
VLO                 26                                      
                                                            
Total BLACK BOX     52                 17.6 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst:	52 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_interconnect_Z4_layer0   ########
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst                             
Parent Instance:   nxU_prpl_bldr.ahbl0_inst                                                       
==================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         102                                     
FD1P3BX         5                                       
                                                        
Total FLOPS     107                4.18 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst:	107 (1.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           342                                     
INV            1                                       
WIDEFN9        2                                       
                                                       
Total LUTS     345                9.28 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst:	345 (4.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 25                                      
VLO                 25                                      
                                                            
Total BLACK BOX     50                 16.9 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst:	50 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_crossbar_Z5_layer0   ########               
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst                                      
=============================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         102                                     
FD1P3BX         5                                       
                                                        
Total FLOPS     107                4.18 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar:	107 (1.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           342                                     
INV            1                                       
WIDEFN9        2                                       
                                                       
Total LUTS     345                9.28 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar:	345 (4.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 24                                      
VLO                 24                                      
                                                            
Total BLACK BOX     48                 16.3 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar:	48 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[2].u_lscc_ahbl_arbmux>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_0   ########                                                
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[2].u_lscc_ahbl_arbmux
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar                                
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         1                                       
                                                        
Total FLOPS     1                  0.0390 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[2].u_lscc_ahbl_arbmux:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[2].u_lscc_ahbl_arbmux:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[2].u_lscc_ahbl_arbmux:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[1].u_lscc_ahbl_arbmux>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_1   ########                                                
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[1].u_lscc_ahbl_arbmux
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar                                
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         1                                       
                                                        
Total FLOPS     1                  0.0390 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[1].u_lscc_ahbl_arbmux:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[1].u_lscc_ahbl_arbmux:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[1].u_lscc_ahbl_arbmux:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_arbmux_Z14_layer0_2   ########                                                
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar                                
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         7                                       
FD1P3BX         1                                       
                                                        
Total FLOPS     8                  0.3120 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux:	8 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           75                                      
INV            1                                       
WIDEFN9        2                                       
                                                       
Total LUTS     78                 2.1 %                
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux:	78 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 3                                       
VLO                 3                                       
                                                            
Total BLACK BOX     6                  2.03 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_arbiter_Z13_layer0_0   ########                                                                   
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux                  
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         2                                       
                                                        
Total FLOPS     2                  0.07810 %            
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
LUT4           25                                      
WIDEFN9        2                                       
                                                       
Total LUTS     28                 0.7530 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter:	28 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter.round_robin.u_fair_arb>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_fair_arb_2s_1_1s_4s_2_0_0   ########                                                                                     
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter.round_robin.u_fair_arb
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter                     
==========================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         2                                       
                                                        
Total FLOPS     2                  0.07810 %            
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter.round_robin.u_fair_arb:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
LUT4           25                                      
WIDEFN9        2                                       
                                                       
Total LUTS     28                 0.7530 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter.round_robin.u_fair_arb:	28 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.arbiter_mux[0].u_lscc_ahbl_arbmux.u_lscc_ahbl_arbiter.round_robin.u_fair_arb:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_bus_Z10_layer0   ########                                          
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar                     
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         1                                       
FD1P3DX         6                                       
                                                        
Total FLOPS     7                  0.2730 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus:	7 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           105                                     
                                                       
Total LUTS     105                2.83 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus:	105 (1.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 10                                      
VLO                 10                                      
                                                            
Total BLACK BOX     20                 6.78 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus:	20 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_Z6_layer0   ########                                                           
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus                  
========================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           18                                      
                                                       
Total LUTS     18                 0.4840 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder:	18 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 7                                       
VLO                 7                                       
                                                            
Total BLACK BOX     14                 4.75 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder:	14 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_7_layer0   ########                                                                                      
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder                                         
===================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_0_131072_32s_131071_17s   ########                                                                                                                    
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel                                  
=======================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_8_layer0   ########                                                                                      
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder                                         
===================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           4                                       
                                                       
Total LUTS     4                  0.1080 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_262144_6144_32s_268287_13s   ########                                                                                                                 
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel                                  
=======================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           4                                       
                                                       
Total LUTS     4                  0.1080 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[1].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_9_layer0   ########                                                                                      
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder                                         
===================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           12                                      
                                                       
Total LUTS     12                 0.3230 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel:	12 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_131072_131072_32s_262143_17s   ########                                                                                                               
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel                                  
=======================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           12                                      
                                                       
Total LUTS     12                 0.3230 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp:	12 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[2].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3   ########                                             
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus                      
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         2                                       
                                                        
Total FLOPS     2                  0.07810 %            
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           4                                       
                                                       
Total LUTS     4                  0.1080 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_multiplexor_32s_32s_3s_0s_0   ########                                                     
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus                      
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         1                                       
FD1P3DX         4                                       
                                                        
Total FLOPS     5                  0.1950 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           83                                      
                                                       
Total LUTS     83                 2.23 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor:	83 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[0].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_bus_Z12_layer0   ########                                          
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar                     
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         1                                       
FD1P3DX         4                                       
                                                        
Total FLOPS     5                  0.1950 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           54                                      
                                                       
Total LUTS     54                 1.45 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus:	54 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 6                                       
VLO                 6                                       
                                                            
Total BLACK BOX     12                 4.07 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus:	12 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_Z11_layer0   ########                                                          
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus                  
========================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           12                                      
                                                       
Total LUTS     12                 0.3230 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder:	12 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 3                                       
VLO                 3                                       
                                                            
Total BLACK BOX     6                  2.03 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_7_layer0_0   ########                                                                                    
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder                                         
===================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           12                                      
                                                       
Total LUTS     12                 0.3230 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel:	12 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_0_131072_32s_131071_17s_0   ########                                                                                                                  
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel                                  
=======================================================================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           12                                      
                                                       
Total LUTS     12                 0.3230 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp:	12 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_decoder.genblk1[0].genblk1.u_lscc_ahbl_decoder_sel.genblk1[0].u_lscc_ahbl_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_0   ########                                             
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus                      
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         2                                       
                                                        
Total FLOPS     2                  0.07810 %            
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_default_slv:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_multiplexor_32s_32s_3s_0s_1   ########                                                     
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus                      
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3BX         1                                       
FD1P3DX         2                                       
                                                        
Total FLOPS     3                  0.1170 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           40                                      
                                                       
Total LUTS     40                 1.08 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor:	40 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.bus[1].u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_input_stage_32s_0_1_2_0   ########                                                     
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar                                         
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         42                                      
FD1P3BX         1                                       
                                                        
Total FLOPS     43                 1.68 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage:	43 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           27                                      
                                                       
Total LUTS     27                 0.7270 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage:	27 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[1].u_lscc_ahbl_input_stage:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl0_ipgen_lscc_ahbl_input_stage_32s_0_1_2_1   ########                                                     
Instance path:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage
Parent Instance:   nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar                                         
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         41                                      
FD1P3BX         1                                       
                                                        
Total FLOPS     42                 1.64 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage:	42 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           76                                      
                                                       
Total LUTS     76                 2.05 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage:	76 (1.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl0_inst.lscc_ahbl_interconnect_inst.ahbl_lite_crossbar.u_lscc_ahbl_crossbar.input_stage_reg[0].u_lscc_ahbl_input_stage:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl2apb0_inst>
---------------------------------------------------------------
########   Utilization report for  cell:   ahbl2apb0   ########
Instance path:   nxU_prpl_bldr.ahbl2apb0_inst                  
Parent Instance:   nxU_prpl_bldr                               
===============================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         125                                     
FD1P3BX         5                                       
                                                        
Total FLOPS     130                5.07 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl2apb0_inst:	130 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           257                                     
                                                       
Total LUTS     257                6.92 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl2apb0_inst:	257 (3.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl2apb0_inst:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.ahbl2apb0_inst.lscc_ahbl2apb_inst>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   ahbl2apb0_ipgen_lscc_ahbl2apb_Z16_layer0   ########
Instance path:   nxU_prpl_bldr.ahbl2apb0_inst.lscc_ahbl2apb_inst                              
Parent Instance:   nxU_prpl_bldr.ahbl2apb0_inst                                               
==============================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         125                                     
FD1P3BX         5                                       
                                                        
Total FLOPS     130                5.07 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.ahbl2apb0_inst.lscc_ahbl2apb_inst:	130 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           257                                     
                                                       
Total LUTS     257                6.92 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.ahbl2apb0_inst.lscc_ahbl2apb_inst:	257 (3.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.ahbl2apb0_inst.lscc_ahbl2apb_inst:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst>
---------------------------------------------------------------------
########   Utilization report for  cell:   apb0_Z20_layer0   ########
Instance path:   nxU_prpl_bldr.apb0_inst                             
Parent Instance:   nxU_prpl_bldr                                     
=====================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         6                                       
                                                        
Total FLOPS     6                  0.2340 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.apb0_inst:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           27                                      
                                                       
Total LUTS     27                 0.7270 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst:	27 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 15                                      
VLO                 15                                      
                                                            
Total BLACK BOX     30                 10.2 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst:	30 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_interconnect_Z17_layer0   ########
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst                              
Parent Instance:   nxU_prpl_bldr.apb0_inst                                                       
=================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         6                                       
                                                        
Total FLOPS     6                  0.2340 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           27                                      
                                                       
Total LUTS     27                 0.7270 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst:	27 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 14                                      
VLO                 14                                      
                                                            
Total BLACK BOX     28                 9.49 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst:	28 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_bus_Z19_layer0   ########  
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst                     
==========================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         6                                       
                                                        
Total FLOPS     6                  0.2340 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           27                                      
                                                       
Total LUTS     27                 0.7270 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus:	27 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 13                                      
VLO                 13                                      
                                                            
Total BLACK BOX     26                 8.81 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus:	26 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_Z18_layer0   ########                 
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus                 
=============================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           16                                      
                                                       
Total LUTS     16                 0.4310 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder:	16 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 11                                      
VHI                 11                                      
                                                            
Total BLACK BOX     22                 7.46 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder:	22 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_262144_1024   ########                             
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder                                
===============================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           5                                       
                                                       
Total LUTS     5                  0.1350 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_comp_32s_262144_1024_32s_1s_263167_10s   ########                                                          
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel                                 
==================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           5                                       
                                                       
Total LUTS     5                  0.1350 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[1].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_263168_1024   ########                             
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder                                
===============================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           5                                       
                                                       
Total LUTS     5                  0.1350 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_comp_32s_263168_1024_32s_1s_264191_10s   ########                                                          
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel                                 
==================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           5                                       
                                                       
Total LUTS     5                  0.1350 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	5 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[0].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_264192_1024   ########                             
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder                                
===============================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_comp_32s_264192_1024_32s_1s_265215_10s   ########                                                          
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel                                 
==================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[2].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_265216_1024   ########                             
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder                                
===============================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_comp_32s_265216_1024_32s_1s_266239_10s   ########                                                          
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel                                 
==================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[3].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_267264_1024   ########                             
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder                                
===============================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 2                                       
VLO                 2                                       
                                                            
Total BLACK BOX     4                  1.36 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_decoder_comp_32s_267264_1024_32s_1s_268287_10s   ########                                                          
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel                                 
==================================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           2                                       
                                                       
Total LUTS     2                  0.05380 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_decoder.genblk1[4].u_lscc_apb_decoder_sel.genblk1[0].u_lscc_apb_decoder_comp:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   apb0_ipgen_lscc_apb_multiplexor_32s_32s_32s_5s_0s   ########          
Instance path:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor
Parent Instance:   nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus                     
=================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         6                                       
                                                        
Total FLOPS     6                  0.2340 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           11                                      
                                                       
Total LUTS     11                 0.2960 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor:	11 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.apb0_inst.lscc_apb_interconnect_inst.apb_bus.u_lscc_apb_bus.u_lscc_apb_multiplexor:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.cpu0_inst>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   cpu0_0s_0s_4294967295_0_4294967295_0_4294901760_23_layer0   ########
Instance path:   nxU_prpl_bldr.cpu0_inst                                                                       
Parent Instance:   nxU_prpl_bldr                                                                               
===============================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            2                                       
LUT4           1                                       
                                                       
Total LUTS     3                  0.08070 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.cpu0_inst:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.cpu0_inst:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.gpio0_inst>
-----------------------------------------------------------
########   Utilization report for  cell:   gpio0   ########
Instance path:   nxU_prpl_bldr.gpio0_inst                  
Parent Instance:   nxU_prpl_bldr                           
===========================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
BFD1P3KX        2                                       
FD1P3IX         15                                      
FD1P3JX         1                                       
FD1P3DX         13                                      
                                                        
Total FLOPS     31                 1.21 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.gpio0_inst:	31 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            3                                       
LUT4           38                                      
WIDEFN9        4                                       
                                                       
Total LUTS     45                 1.21 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.gpio0_inst:	45 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
BB           2                                       
                                                     
Total IO     2                  22.2 %               
=====================================================
Total IO PADS in the block nxU_prpl_bldr.gpio0_inst:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 4                                       
VLO                 4                                       
                                                            
Total BLACK BOX     8                  2.71 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.gpio0_inst:	8 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   gpio0_ipgen_lscc_gpio_Z24_layer0   ########
Instance path:   nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst                              
Parent Instance:   nxU_prpl_bldr.gpio0_inst                                           
======================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
BFD1P3KX        2                                       
FD1P3IX         15                                      
FD1P3JX         1                                       
FD1P3DX         13                                      
                                                        
Total FLOPS     31                 1.21 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst:	31 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            3                                       
LUT4           38                                      
WIDEFN9        4                                       
                                                       
Total LUTS     45                 1.21 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst:	45 (0.65 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
BB           2                                       
                                                     
Total IO     2                  22.2 %               
=====================================================
Total IO PADS in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 3                                       
VLO                 3                                       
                                                            
Total BLACK BOX     6                  2.03 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst:	6 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   gpio0_ipgen_lscc_apb2lmmi_2s_6s_1s_1_2_4_8_4s   ########
Instance path:   nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0                   
Parent Instance:   nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst                                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         13                                      
                                                        
Total FLOPS     13                 0.5070 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0:	13 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            1                                       
LUT4           10                                      
                                                       
Total LUTS     11                 0.2960 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0:	11 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   gpio0_ipgen_lscc_gpio_lmmi_Z25_layer0   ########
Instance path:   nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0          
Parent Instance:   nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst                                 
===========================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
BFD1P3KX        2                                       
FD1P3IX         15                                      
FD1P3JX         1                                       
                                                        
Total FLOPS     18                 0.7030 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0:	18 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            2                                       
LUT4           28                                      
WIDEFN9        4                                       
                                                       
Total LUTS     34                 0.9150 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0:	34 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
BB           2                                       
                                                     
Total IO     2                  22.2 %               
=====================================================
Total IO PADS in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.lscc_i2cm1_inst>
----------------------------------------------------------------
########   Utilization report for  cell:   lscc_i2cm1   ########
Instance path:   nxU_prpl_bldr.lscc_i2cm1_inst                  
Parent Instance:   nxU_prpl_bldr                                
================================================================

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.lscc_i2cm1_inst:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.lscc_spim1_inst>
----------------------------------------------------------------
########   Utilization report for  cell:   lscc_spim1   ########
Instance path:   nxU_prpl_bldr.lscc_spim1_inst                  
Parent Instance:   nxU_prpl_bldr                                
================================================================

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.lscc_spim1_inst:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.sysmem0_inst>
---------------------------------------------------------------------
########   Utilization report for  cell:   sysmem0_sysmem0   ########
Instance path:   nxU_prpl_bldr.sysmem0_inst                          
Parent Instance:   nxU_prpl_bldr                                     
=====================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3JX         5                                       
FD1P3IX         51                                      
                                                        
Total FLOPS     56                 2.19 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.sysmem0_inst:	56 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   281                                     
WIDEFN9                11                                      
CCU2                   9                                       
                                                               
Total LUTS             292                7.86 %               
Total CARRY CHAINS     9                  5.2 %                
===============================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.sysmem0_inst:	301 (4.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 8                                       
VLO                 8                                       
LRAM                2                                       
                                                            
Total BLACK BOX     18                 6.1 %                
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.sysmem0_inst:	18 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sysmem0_ipgen_lscc_sys_mem_Z49_layer0   ########
Instance path:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst                              
Parent Instance:   nxU_prpl_bldr.sysmem0_inst                                              
===========================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3JX         5                                       
FD1P3IX         51                                      
                                                        
Total FLOPS     56                 2.19 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst:	56 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   281                                     
WIDEFN9                11                                      
CCU2                   9                                       
                                                               
Total LUTS             292                7.86 %               
Total CARRY CHAINS     9                  5.2 %                
===============================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst:	301 (4.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 7                                       
VLO                 7                                       
LRAM                2                                       
                                                            
Total BLACK BOX     16                 5.42 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst:	16 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_0   ########
Instance path:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1                
Parent Instance:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst                                          
=========================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3IX         46                                      
FD1P3JX         3                                       
                                                        
Total FLOPS     49                 1.91 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1:	49 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
LUT4                   210                                     
WIDEFN9                11                                      
CCU2                   9                                       
                                                               
Total LUTS             221                5.95 %               
Total CARRY CHAINS     9                  5.2 %                
===============================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1:	230 (3.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sysmem0_ipgen_lscc_ahblmem_subordinate_Z50_layer0_1   ########
Instance path:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0                
Parent Instance:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst                                          
=========================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3JX         2                                       
FD1P3IX         1                                       
                                                        
Total FLOPS     3                  0.1170 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           4                                       
                                                       
Total LUTS     4                  0.1080 %             
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sysmem0_ipgen_lscc_mem_Z51_layer0   ########      
Instance path:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0
Parent Instance:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst                              
=============================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3IX         4                                       
                                                        
Total FLOPS     4                  0.1560 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           67                                      
                                                       
Total LUTS     67                 1.8 %                
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0:	67 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 4                                       
VLO                 4                                       
LRAM                2                                       
                                                            
Total BLACK BOX     10                 3.39 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sysmem0_ipgen_lscc_smem_lram_Z52_layer0   ########                                      
Instance path:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0
Parent Instance:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0                                    
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3IX         4                                       
                                                        
Total FLOPS     4                  0.1560 %             
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0:	4 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           67                                      
                                                       
Total LUTS     67                 1.8 %                
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0:	67 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 3                                       
VLO                 3                                       
LRAM                2                                       
                                                            
Total BLACK BOX     8                  2.71 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0:	8 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[0].genblk3.ulram_core0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sysmem0_ipgen_lscc_lram_core_Z53_layer0   ########                                                                     
Instance path:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[0].genblk3.ulram_core0
Parent Instance:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0                             
==================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           65                                      
                                                       
Total LUTS     65                 1.75 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[0].genblk3.ulram_core0:	65 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
LRAM                1                                       
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     3                  1.02 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[0].genblk3.ulram_core0:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[1].genblk3.ulram_core0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   sysmem0_ipgen_lscc_lram_core_Z54_layer0   ########                                                                     
Instance path:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[1].genblk3.ulram_core0
Parent Instance:   nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0                             
==================================================================================================================================================================

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
LUT4           1                                       
                                                       
Total LUTS     1                  0.02690 %            
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[1].genblk3.ulram_core0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
LRAM                1                                       
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     3                  1.02 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.sysmem0_inst.lscc_sys_mem_inst.CORE_MEMORY.genblk1.u_lscc_mem0.intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0.genblk2[1].genblk3.ulram_core0:	3 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.uart0_inst>
-----------------------------------------------------------
########   Utilization report for  cell:   uart0   ########
Instance path:   nxU_prpl_bldr.uart0_inst                  
Parent Instance:   nxU_prpl_bldr                           
===========================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         129                                     
FD1P3BX         17                                      
IFD1P3BX        1                                       
                                                        
Total FLOPS     147                5.74 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.uart0_inst:	147 (2.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    4                                       
LUT4                   181                                     
WIDEFN9                11                                      
CCU2                   23                                      
                                                               
Total LUTS             196                5.27 %               
Total CARRY CHAINS     23                 13.3 %               
===============================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.uart0_inst:	219 (3.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 5                                       
VLO                 5                                       
                                                            
Total BLACK BOX     10                 3.39 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.uart0_inst:	10 (0.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.uart0_inst.lscc_uart_inst>
--------------------------------------------------------------------------------------
########   Utilization report for  cell:   uart0_ipgen_lscc_uart_Z56_layer0   ########
Instance path:   nxU_prpl_bldr.uart0_inst.lscc_uart_inst                              
Parent Instance:   nxU_prpl_bldr.uart0_inst                                           
======================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         129                                     
FD1P3BX         17                                      
IFD1P3BX        1                                       
                                                        
Total FLOPS     147                5.74 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst:	147 (2.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    4                                       
LUT4                   181                                     
WIDEFN9                11                                      
CCU2                   23                                      
                                                               
Total LUTS             196                5.27 %               
Total CARRY CHAINS     23                 13.3 %               
===============================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst:	219 (3.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 4                                       
VLO                 4                                       
                                                            
Total BLACK BOX     8                  2.71 %               
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst:	8 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_intface>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   uart0_ipgen_lscc_uart_intface_Z55_layer0   ########
Instance path:   nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_intface                            
Parent Instance:   nxU_prpl_bldr.uart0_inst.lscc_uart_inst                                    
==============================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         43                                      
FD1P3BX         5                                       
                                                        
Total FLOPS     48                 1.87 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_intface:	48 (0.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name           Total elements     Utilization     Notes
-------------------------------------------------------
INV            2                                       
LUT4           37                                      
WIDEFN9        7                                       
                                                       
Total LUTS     46                 1.24 %               
=======================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_intface:	46 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_intface:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_rxcver>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D   ########
Instance path:   nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_rxcver                                              
Parent Instance:   nxU_prpl_bldr.uart0_inst.lscc_uart_inst                                                     
===============================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
IFD1P3BX        1                                       
FD1P3BX         7                                       
FD1P3DX         49                                      
                                                        
Total FLOPS     57                 2.22 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_rxcver:	57 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    1                                       
LUT4                   70                                      
WIDEFN9                4                                       
CCU2                   14                                      
                                                               
Total LUTS             75                 2.02 %               
Total CARRY CHAINS     14                 8.09 %               
===============================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_rxcver:	89 (1.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VLO                 1                                       
VHI                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_rxcver:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   uart0_ipgen_lscc_uart_txmitt_8s_0s_7s_1_2_4_8_16_32_64   ########
Instance path:   nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt                                           
Parent Instance:   nxU_prpl_bldr.uart0_inst.lscc_uart_inst                                                  
============================================================================================================

SEQUENTIAL ELEMENTS
Name            Total elements     Utilization     Notes
--------------------------------------------------------
FD1P3DX         37                                      
FD1P3BX         5                                       
                                                        
Total FLOPS     42                 1.64 %               
========================================================
Total SEQUENTIAL ELEMENTS in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt:	42 (0.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name                   Total elements     Utilization     Notes
---------------------------------------------------------------
INV                    1                                       
LUT4                   74                                      
CCU2                   9                                       
                                                               
Total LUTS             75                 2.02 %               
Total CARRY CHAINS     9                  5.2 %                
===============================================================
Total COMBINATIONAL LOGIC in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt:	84 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

BLACKBOX
Name                Total elements     Utilization     Notes
------------------------------------------------------------
VHI                 1                                       
VLO                 1                                       
                                                            
Total BLACK BOX     2                  0.6780 %             
============================================================
Total BLACKBOX in the block nxU_prpl_bldr.uart0_inst.lscc_uart_inst.u_txmitt:	2 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
