("bit1:/\tbit1 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib bit1 layout }:a"))) (((1.1385 0.249) (2.4315 0.791)) "a" "Virtuoso XL" 200))("bit1:/\tbit1 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib bit1 schematic }:a"))) (((-8.08125 -3.16875) (5.08125 3.04375)) "a" "Schematics XL" 200))("mux6:/\tmux6 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib mux6 layout }:a"))) (((-0.2645 -0.404) (5.0145 1.809)) "a" "Virtuoso XL" 200))("mux6:/\tmux6 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib mux6 schematic }:a"))) (((-14.325 -6.64375) (13.825 6.64375)) "a" "Schematics XL" 200))("mux4:/\tmux4 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib mux4 schematic }:r"))) (((-6.975 -6.425) (4.975 2.425)) "r" "Schematics XL" 92))("mux4:/\tmux4 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib mux4 layout }:a"))) (((-2.4185 -1.271) (5.0675 1.867)) "a" "Virtuoso XL" 91))("mux5:/\tmux5 stdcell_rv32Lib layout" (("open" (nil hierarchy "/{stdcell_rv32Lib mux5 layout }:a"))) (((-0.2415 -0.3095) (4.5865 1.7145)) "a" "Virtuoso XL" 200))("trans:/\ttrans stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib trans schematic }:a"))) (((-3.575 -0.6125) (1.9375 1.9875)) "a" "Schematics" 12))("mux5:/\tmux5 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib mux5 schematic }:a"))) (((-10.99375 -7.55) (12.49375 3.5375)) "a" "Schematics XL" 200))("mux5:/\tmux5 bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib mux5 layout }:a"))) (((-23.856 -10.0005) (23.856 10.0005)) "a" "Virtuoso XL" 70))