$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module shift_register_testbench $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 1 % serial_in $end
  $var wire 8 & parallel_out [7:0] $end
  $var wire 8 ( test_pattern [7:0] $end
  $scope module SHIFT_REG_DUT $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % serial_in $end
   $var wire 8 & parallel_out [7:0] $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 ' i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000 &
b00000000000000000000000000000000 '
b10110011 (
#5
1#
#10
0#
1$
#15
1#
1%
b00000001 &
b00000000000000000000000000000110 '
#20
0#
#25
1#
0%
b00000010 &
b00000000000000000000000000000101 '
#30
0#
#35
1#
1%
b00000101 &
b00000000000000000000000000000100 '
#40
0#
#45
1#
b00001011 &
b00000000000000000000000000000011 '
#50
0#
#55
1#
0%
b00010110 &
b00000000000000000000000000000010 '
#60
0#
#65
1#
b00101100 &
b00000000000000000000000000000001 '
#70
0#
#75
1#
1%
b01011001 &
b00000000000000000000000000000000 '
#80
0#
#85
1#
b10110011 &
b11111111111111111111111111111111 '
#90
0#
#95
1#
b01100111 &
