

================================================================
== Vivado HLS Report for 'beamformer'
================================================================
* Date:           Fri May  7 17:24:38 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        beamformer
* Solution:       solution3_pipeline_IO
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   107576|   107576| 1.076 ms | 1.076 ms |  107576|  107576|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- readA        |    40001|    40001|         3|          1|          1|  40000|    yes   |
        |- readB        |       49|       49|         3|          1|          1|     48|    yes   |
        |- loop1_loop2  |    60000|    60000|         9|          8|          1|   7500|    yes   |
        |- writeC       |     7501|     7501|         3|          1|          1|   7500|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|     24|        0|     3318|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        4|      -|     1288|     1584|    -|
|Memory               |      180|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      922|    -|
|Register             |        -|      -|     1652|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      184|     24|     2940|     5824|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       12|      1|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        4|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |beamformer_control_s_axi_U  |beamformer_control_s_axi  |        0|      0|  264|  424|    0|
    |beamformer_gmemi_m_axi_U    |beamformer_gmemi_m_axi    |        2|      0|  512|  580|    0|
    |beamformer_gmemq_m_axi_U    |beamformer_gmemq_m_axi    |        2|      0|  512|  580|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |Total                       |                          |        4|      0| 1288| 1584|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+-----+-------+-----+------+-------------+
    |Bi_U   |beamformer_Bi   |       15|  0|   0|    0|   7500|   32|     1|       240000|
    |Bq_U   |beamformer_Bi   |       15|  0|   0|    0|   7500|   32|     1|       240000|
    |RXi_U  |beamformer_RXi  |       73|  0|   0|    0|  40000|   32|     1|      1280000|
    |RXq_U  |beamformer_RXi  |       73|  0|   0|    0|  40000|   32|     1|      1280000|
    |Wi_U   |beamformer_Wi   |        2|  0|   0|    0|     48|   32|     1|         1536|
    |Wq_U   |beamformer_Wi   |        2|  0|   0|    0|     48|   32|     1|         1536|
    +-------+----------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                |      180|  0|   0|    0|  95096|  192|     6|      3043072|
    +-------+----------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1030_p2                     |     *    |      3|  0|  20|          32|          32|
    |grp_fu_1036_p2                     |     *    |      3|  0|  20|          32|          32|
    |grp_fu_1042_p2                     |     *    |      3|  0|  20|          32|          32|
    |grp_fu_1048_p2                     |     *    |      3|  0|  20|          32|          32|
    |grp_fu_1054_p2                     |     *    |      3|  0|  20|          32|          32|
    |grp_fu_1060_p2                     |     *    |      3|  0|  20|          32|          32|
    |grp_fu_1066_p2                     |     *    |      3|  0|  20|          32|          32|
    |grp_fu_1072_p2                     |     *    |      3|  0|  20|          32|          32|
    |Bq_d0                              |     +    |      0|  0|  18|          32|          32|
    |add_ln102_fu_1282_p2               |     +    |      0|  0|  17|          17|          17|
    |add_ln114_fu_1355_p2               |     +    |      0|  0|   7|           7|           7|
    |add_ln120_fu_1596_p2               |     +    |      0|  0|  13|          13|           1|
    |add_ln130_10_fu_2344_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_11_fu_2386_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_12_fu_2433_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_13_fu_2444_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_14_fu_2456_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln130_1_fu_2098_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_2_fu_2109_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_3_fu_2162_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_4_fu_2173_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_5_fu_2215_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_6_fu_2226_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_7_fu_2280_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_8_fu_2291_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_9_fu_2333_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln130_fu_2050_p2               |     +    |      0|  0|  18|          32|          32|
    |add_ln131_13_fu_2244_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_14_fu_2467_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_21_fu_2471_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_24_fu_2475_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_25_fu_2481_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_27_fu_2487_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_28_fu_2493_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_29_fu_2499_p2            |     +    |      0|  0|  18|          32|          32|
    |add_ln131_2_fu_2121_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln131_6_fu_2126_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln131_9_fu_2238_p2             |     +    |      0|  0|  18|          32|          32|
    |add_ln131_fu_2062_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln133_fu_2421_p2               |     +    |      0|  0|  18|          14|          14|
    |add_ln145_fu_2578_p2               |     +    |      0|  0|  18|          14|          14|
    |grp_fu_1078_p2                     |     +    |      0|  0|  32|          32|          32|
    |grp_fu_1084_p2                     |     +    |      0|  0|  18|          32|          32|
    |grp_fu_1090_p2                     |     +    |      0|  0|  32|          32|          32|
    |grp_fu_1096_p2                     |     +    |      0|  0|  18|          32|          32|
    |i_1_fu_1317_p2                     |     +    |      0|  0|  32|           1|          32|
    |i_2_fu_1602_p2                     |     +    |      0|  0|  12|          12|           1|
    |i_3_fu_2530_p2                     |     +    |      0|  0|  32|           1|          32|
    |i_fu_1244_p2                       |     +    |      0|  0|  32|           1|          32|
    |itr_1_fu_1305_p2                   |     +    |      0|  0|   6|           6|           1|
    |itr_2_fu_2518_p2                   |     +    |      0|  0|  13|          13|           1|
    |itr_fu_1232_p2                     |     +    |      0|  0|  16|          16|           1|
    |j_1_fu_1361_p2                     |     +    |      0|  0|  32|           1|          32|
    |j_2_fu_2397_p2                     |     +    |      0|  0|   3|           2|           1|
    |j_3_fu_2590_p2                     |     +    |      0|  0|  32|           1|          32|
    |j_fu_1288_p2                       |     +    |      0|  0|  32|           1|          32|
    |Bi_d0                              |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_10_fu_2338_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_11_fu_2350_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_12_fu_2391_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_13_fu_2438_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_14_fu_2450_p2            |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_1_fu_2056_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_2_fu_2103_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_3_fu_2115_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_4_fu_2167_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_5_fu_2179_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_6_fu_2220_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_7_fu_2232_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_8_fu_2285_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_9_fu_2297_p2             |     -    |      0|  0|  18|          32|          32|
    |sub_ln130_fu_2044_p2               |     -    |      0|  0|  32|          32|          32|
    |sub_ln133_fu_2412_p2               |     -    |      0|  0|  18|          14|          14|
    |sub_ln145_fu_2572_p2               |     -    |      0|  0|  18|          14|          14|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln108_fu_1299_p2              |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln110_fu_1311_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln120_fu_1590_p2              |   icmp   |      0|  0|  13|          13|          11|
    |icmp_ln123_fu_1608_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln140_fu_2512_p2              |   icmp   |      0|  0|  13|          13|          11|
    |icmp_ln141_fu_2524_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln96_fu_1226_p2               |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln98_fu_1238_p2               |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_state10_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state32_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state35_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state40                   |    or    |      0|  0|   2|           1|           1|
    |or_ln130_10_fu_1520_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_11_fu_1534_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_12_fu_1548_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_13_fu_1562_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_14_fu_1576_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_15_fu_1630_p2             |    or    |      0|  0|  16|          16|           1|
    |or_ln130_16_fu_1644_p2             |    or    |      0|  0|  16|          16|           2|
    |or_ln130_17_fu_1658_p2             |    or    |      0|  0|  16|          16|           2|
    |or_ln130_18_fu_1672_p2             |    or    |      0|  0|  16|          16|           3|
    |or_ln130_19_fu_1686_p2             |    or    |      0|  0|  16|          16|           3|
    |or_ln130_1_fu_1394_p2              |    or    |      0|  0|  16|          16|           2|
    |or_ln130_20_fu_1700_p2             |    or    |      0|  0|  16|          16|           3|
    |or_ln130_21_fu_1714_p2             |    or    |      0|  0|  16|          16|           3|
    |or_ln130_22_fu_1728_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_23_fu_1742_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_24_fu_1756_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_25_fu_1770_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_26_fu_1784_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_27_fu_1798_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_28_fu_1812_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_29_fu_1826_p2             |    or    |      0|  0|  16|          16|           4|
    |or_ln130_2_fu_1408_p2              |    or    |      0|  0|  16|          16|           2|
    |or_ln130_30_fu_1998_p2             |    or    |      0|  0|   6|           6|           1|
    |or_ln130_31_fu_2014_p2             |    or    |      0|  0|   6|           6|           2|
    |or_ln130_32_fu_2029_p2             |    or    |      0|  0|   6|           6|           2|
    |or_ln130_33_fu_2068_p2             |    or    |      0|  0|   6|           6|           3|
    |or_ln130_34_fu_2083_p2             |    or    |      0|  0|   6|           6|           3|
    |or_ln130_35_fu_2132_p2             |    or    |      0|  0|   6|           6|           3|
    |or_ln130_36_fu_2147_p2             |    or    |      0|  0|   6|           6|           3|
    |or_ln130_37_fu_2185_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln130_38_fu_2200_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln130_39_fu_2250_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln130_3_fu_1422_p2              |    or    |      0|  0|  16|          16|           3|
    |or_ln130_40_fu_2265_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln130_41_fu_2303_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln130_42_fu_2356_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln130_43_fu_2371_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln130_44_fu_2318_p2             |    or    |      0|  0|   6|           6|           4|
    |or_ln130_4_fu_1436_p2              |    or    |      0|  0|  16|          16|           3|
    |or_ln130_5_fu_1450_p2              |    or    |      0|  0|  16|          16|           3|
    |or_ln130_6_fu_1464_p2              |    or    |      0|  0|  16|          16|           3|
    |or_ln130_7_fu_1478_p2              |    or    |      0|  0|  16|          16|           4|
    |or_ln130_8_fu_1492_p2              |    or    |      0|  0|  16|          16|           4|
    |or_ln130_9_fu_1506_p2              |    or    |      0|  0|  16|          16|           4|
    |or_ln130_fu_1380_p2                |    or    |      0|  0|  16|          16|           1|
    |select_ln110_1_fu_1331_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln110_fu_1323_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln130_10_fu_1912_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln130_11_fu_1920_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln130_12_fu_1928_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln130_13_fu_1936_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln130_14_fu_1944_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln130_15_fu_1952_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln130_16_fu_1960_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln130_17_fu_1968_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln130_18_fu_1976_p3         |  select  |      0|  0|  63|           1|          64|
    |select_ln130_1_fu_1840_p3          |  select  |      0|  0|  12|           1|          12|
    |select_ln130_3_fu_1848_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln130_4_fu_1862_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln130_5_fu_1872_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln130_6_fu_1880_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln130_7_fu_1888_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln130_8_fu_1896_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln130_9_fu_1904_p3          |  select  |      0|  0|  63|           1|          64|
    |select_ln130_fu_1614_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln141_1_fu_2544_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln141_fu_2536_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln98_1_fu_1258_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln98_fu_1250_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     24|  0|3318|        2699|        3383|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Bi_address0                              |   15|          3|   13|         39|
    |Bq_address0                              |   15|          3|   13|         39|
    |RXi_address0                             |   47|         10|   16|        160|
    |RXi_address1                             |   44|          9|   16|        144|
    |RXq_address0                             |   47|         10|   16|        160|
    |RXq_address1                             |   44|          9|   16|        144|
    |Wi_address0                              |   47|         10|    6|         60|
    |Wi_address1                              |   44|          9|    6|         54|
    |Wq_address0                              |   47|         10|    6|         60|
    |Wq_address1                              |   44|          9|    6|         54|
    |ap_NS_fsm                                |  153|         34|    1|         34|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_946_p4            |    9|          2|   32|         64|
    |ap_phi_mux_i4_0_phi_fu_979_p4            |    9|          2|   12|         24|
    |ap_phi_mux_i7_0_phi_fu_1012_p4           |    9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_913_p4             |    9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_968_p4  |    9|          2|   13|         26|
    |ap_phi_mux_j5_0_phi_fu_990_p4            |    9|          2|    2|          4|
    |gmemi_ARADDR                             |   15|          3|   32|         96|
    |gmemi_ARLEN                              |   15|          3|   32|         96|
    |gmemi_blk_n_AR                           |    9|          2|    1|          2|
    |gmemi_blk_n_AW                           |    9|          2|    1|          2|
    |gmemi_blk_n_B                            |    9|          2|    1|          2|
    |gmemi_blk_n_R                            |    9|          2|    1|          2|
    |gmemi_blk_n_W                            |    9|          2|    1|          2|
    |gmemq_ARADDR                             |   15|          3|   32|         96|
    |gmemq_ARLEN                              |   15|          3|   32|         96|
    |gmemq_blk_n_AR                           |    9|          2|    1|          2|
    |gmemq_blk_n_AW                           |    9|          2|    1|          2|
    |gmemq_blk_n_B                            |    9|          2|    1|          2|
    |gmemq_blk_n_R                            |    9|          2|    1|          2|
    |gmemq_blk_n_W                            |    9|          2|    1|          2|
    |i2_0_reg_942                             |    9|          2|   32|         64|
    |i4_0_reg_975                             |    9|          2|   12|         24|
    |i7_0_reg_1008                            |    9|          2|   32|         64|
    |i_0_reg_909                              |    9|          2|   32|         64|
    |indvar_flatten_reg_964                   |    9|          2|   13|         26|
    |itr1_0_reg_953                           |    9|          2|    6|         12|
    |itr6_0_reg_997                           |    9|          2|   13|         26|
    |itr_0_reg_920                            |    9|          2|   16|         32|
    |j3_0_reg_931                             |    9|          2|   32|         64|
    |j5_0_reg_986                             |    9|          2|    2|          4|
    |j8_0_reg_1019                            |    9|          2|   32|         64|
    |j_0_reg_898                              |    9|          2|   32|         64|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  922|        198|  637|       2120|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |Bi_load_reg_3278                   |  32|   0|   32|          0|
    |Bi_out9_reg_2601                   |  30|   0|   30|          0|
    |Bq_load_reg_3283                   |  32|   0|   32|          0|
    |Bq_out1_reg_2596                   |  30|   0|   30|          0|
    |RXi_in_reg_2621                    |  30|   0|   30|          0|
    |RXq_in_reg_2616                    |  30|   0|   30|          0|
    |Wi_in_reg_2611                     |  30|   0|   30|          0|
    |Wq_in_reg_2606                     |  30|   0|   30|          0|
    |add_ln102_reg_2676                 |  17|   0|   17|          0|
    |add_ln102_reg_2676_pp0_iter1_reg   |  17|   0|   17|          0|
    |add_ln114_reg_2710                 |   7|   0|    7|          0|
    |add_ln114_reg_2710_pp1_iter1_reg   |   7|   0|    7|          0|
    |add_ln120_reg_2734                 |  13|   0|   13|          0|
    |add_ln131_13_reg_3084              |  32|   0|   32|          0|
    |add_ln131_17_reg_3134              |  32|   0|   32|          0|
    |add_ln131_20_reg_3184              |  32|   0|   32|          0|
    |add_ln131_6_reg_2989               |  32|   0|   32|          0|
    |add_ln131_reg_2939                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |  33|   0|   33|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |   1|   0|    1|          0|
    |gmemi_addr_1_read_reg_2720         |  32|   0|   32|          0|
    |gmemi_addr_1_reg_2656              |  30|   0|   32|          2|
    |gmemi_addr_2_read_reg_2686         |  32|   0|   32|          0|
    |gmemi_addr_reg_2644                |  30|   0|   32|          2|
    |gmemq_addr_1_read_reg_2725         |  32|   0|   32|          0|
    |gmemq_addr_1_reg_2650              |  30|   0|   32|          2|
    |gmemq_addr_2_read_reg_2691         |  32|   0|   32|          0|
    |gmemq_addr_reg_2638                |  30|   0|   32|          2|
    |i2_0_reg_942                       |  32|   0|   32|          0|
    |i4_0_reg_975                       |  12|   0|   12|          0|
    |i7_0_reg_1008                      |  32|   0|   32|          0|
    |i_0_reg_909                        |  32|   0|   32|          0|
    |icmp_ln108_reg_2696                |   1|   0|    1|          0|
    |icmp_ln108_reg_2696_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln120_reg_2730                |   1|   0|    1|          0|
    |icmp_ln140_reg_3249                |   1|   0|    1|          0|
    |icmp_ln140_reg_3249_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln96_reg_2662                 |   1|   0|    1|          0|
    |icmp_ln96_reg_2662_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_reg_964             |  13|   0|   13|          0|
    |itr1_0_reg_953                     |   6|   0|    6|          0|
    |itr6_0_reg_997                     |  13|   0|   13|          0|
    |itr_0_reg_920                      |  16|   0|   16|          0|
    |j3_0_reg_931                       |  32|   0|   32|          0|
    |j5_0_reg_986                       |   2|   0|    2|          0|
    |j8_0_reg_1019                      |  32|   0|   32|          0|
    |j_0_reg_898                        |  32|   0|   32|          0|
    |j_2_reg_3244                       |   2|   0|    2|          0|
    |mul_ln130_15_reg_3234              |  32|   0|   32|          0|
    |mul_ln130_31_reg_3239              |  32|   0|   32|          0|
    |reg_1102                           |  32|   0|   32|          0|
    |reg_1106                           |  32|   0|   32|          0|
    |select_ln110_1_reg_2705            |  32|   0|   32|          0|
    |select_ln130_10_reg_2802           |  12|   0|   64|         52|
    |select_ln130_11_reg_2808           |  12|   0|   64|         52|
    |select_ln130_12_reg_2814           |  12|   0|   64|         52|
    |select_ln130_13_reg_2820           |  12|   0|   64|         52|
    |select_ln130_14_reg_2826           |  12|   0|   64|         52|
    |select_ln130_15_reg_2832           |  12|   0|   64|         52|
    |select_ln130_16_reg_2838           |  12|   0|   64|         52|
    |select_ln130_17_reg_2844           |  12|   0|   64|         52|
    |select_ln130_18_reg_2850           |  12|   0|   64|         52|
    |select_ln130_1_reg_2745            |  12|   0|   12|          0|
    |select_ln130_5_reg_2772            |  12|   0|   64|         52|
    |select_ln130_6_reg_2778            |  12|   0|   64|         52|
    |select_ln130_7_reg_2784            |  12|   0|   64|         52|
    |select_ln130_8_reg_2790            |  12|   0|   64|         52|
    |select_ln130_9_reg_2796            |  12|   0|   64|         52|
    |select_ln130_reg_2739              |   2|   0|    2|          0|
    |select_ln141_reg_3258              |  32|   0|   32|          0|
    |select_ln98_1_reg_2671             |  32|   0|   32|          0|
    |sub_ln130_11_reg_3179              |  32|   0|   32|          0|
    |sub_ln130_12_reg_3229              |  32|   0|   32|          0|
    |sub_ln130_1_reg_2934               |  32|   0|   32|          0|
    |sub_ln130_3_reg_2984               |  32|   0|   32|          0|
    |sub_ln130_5_reg_3034               |  32|   0|   32|          0|
    |sub_ln130_7_reg_3079               |  32|   0|   32|          0|
    |sub_ln130_9_reg_3129               |  32|   0|   32|          0|
    |tmp_35_reg_2856                    |   2|   0|    6|          4|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1652|   0| 2392|        740|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |  beamformer  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  beamformer  | return value |
|interrupt              | out |    1| ap_ctrl_hs |  beamformer  | return value |
|m_axi_gmemi_AWVALID    | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWREADY    |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWADDR     | out |   32|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWID       | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWLEN      | out |    8|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWSIZE     | out |    3|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWBURST    | out |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWLOCK     | out |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWCACHE    | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWPROT     | out |    3|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWQOS      | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWREGION   | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_AWUSER     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WVALID     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WREADY     |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WDATA      | out |   32|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WSTRB      | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WLAST      | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WID        | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_WUSER      | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARVALID    | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARREADY    |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARADDR     | out |   32|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARID       | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARLEN      | out |    8|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARSIZE     | out |    3|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARBURST    | out |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARLOCK     | out |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARCACHE    | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARPROT     | out |    3|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARQOS      | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARREGION   | out |    4|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_ARUSER     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RVALID     |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RREADY     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RDATA      |  in |   32|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RLAST      |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RID        |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RUSER      |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_RRESP      |  in |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BVALID     |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BREADY     | out |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BRESP      |  in |    2|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BID        |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemi_BUSER      |  in |    1|    m_axi   |     gmemi    |    pointer   |
|m_axi_gmemq_AWVALID    | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWREADY    |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWADDR     | out |   32|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWID       | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWLEN      | out |    8|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWSIZE     | out |    3|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWBURST    | out |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWLOCK     | out |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWCACHE    | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWPROT     | out |    3|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWQOS      | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWREGION   | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_AWUSER     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WVALID     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WREADY     |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WDATA      | out |   32|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WSTRB      | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WLAST      | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WID        | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_WUSER      | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARVALID    | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARREADY    |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARADDR     | out |   32|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARID       | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARLEN      | out |    8|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARSIZE     | out |    3|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARBURST    | out |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARLOCK     | out |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARCACHE    | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARPROT     | out |    3|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARQOS      | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARREGION   | out |    4|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_ARUSER     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RVALID     |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RREADY     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RDATA      |  in |   32|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RLAST      |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RID        |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RUSER      |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_RRESP      |  in |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BVALID     |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BREADY     | out |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BRESP      |  in |    2|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BID        |  in |    1|    m_axi   |     gmemq    |    pointer   |
|m_axi_gmemq_BUSER      |  in |    1|    m_axi   |     gmemq    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

