#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun  8 19:26:11 2020
# Process ID: 316540
# Current directory: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent184444 C:\Users\flap9\MyData\Workspaces\hw-syn-lab\lab_6\lab_6.xpr
# Log file: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/vivado.log
# Journal file: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 797.734 ; gain = 154.879
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  8 23:00:15 2020...
