/*******************************************************************************
 * Copyright (c) 2022-2023 Intel Corporation
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *******************************************************************************/

/// @file
/// C++ API

#pragma once

#include <group/gemm/api.hpp>
#include <group/gemm/compute_policy.hpp>

namespace gpu::xetla::group {

/// @addtogroup xetla_gemm
/// @{

/// @brief Is the gemm functor for Xe architecture and matrix engine.
template <
    typename compute_attr_,
    typename perf_tuning_knob_,
    typename tile_shape_,
    typename mem_desc_a_t_,
    typename mem_desc_b_t_,
    uint32_t kHeadPerKv_,
    gpu_arch arch_tag_>
class gqa_t<
    compute_policy_default_multi_xmx<
        compute_attr_,
        perf_tuning_knob_,
        arch_tag_>,
    tile_shape_, // tile shape of workgroup-level gemm
    mem_desc_a_t_, // memory attribute of matA
    mem_desc_b_t_, // memory attribute of matB
    kHeadPerKv_,
    std::enable_if_t<arch_has_xmx<arch_tag_>>> {
 public:
  constexpr static uint32_t kHeadPerKv = kHeadPerKv_;
  using mem_desc_a_t = mem_desc_a_t_;
  using mem_desc_b_t = mem_desc_b_t_;
  using tile_shape = tile_shape_;
  using compute_policy = compute_policy_default_multi_xmx<
      compute_attr_,
      perf_tuning_knob_,
      arch_tag_>;
  static constexpr uint32_t k_stride = compute_policy::k_stride;
  static constexpr uint32_t sg_tile_m = tile_shape::sg_tile_size_y;
  static constexpr uint32_t sg_tile_n = tile_shape::sg_tile_size_x;
  static constexpr uint32_t wg_size_x = tile_shape::wg_size_x;
  static constexpr uint32_t wg_size_y = tile_shape::wg_size_y;
  using work_group_t = typename tile_shape::work_group_t;

  constexpr static gpu_arch arch_tag = arch_tag_;

  static constexpr mem_layout mem_layout_a = mem_desc_a_t::layout;
  static constexpr mem_layout mem_layout_b = mem_desc_b_t::layout;
  static constexpr bool is_col_major_a = mem_layout_a == mem_layout::col_major;
  static constexpr bool is_col_major_b = mem_layout_b == mem_layout::col_major;

 private:
  static constexpr uint32_t wg_size = wg_size_x * wg_size_y;
  /******** set data type **********/
  using dtype_a = typename mem_desc_a_t::dtype;
  using dtype_b = typename mem_desc_b_t::dtype;
  using dtype_mma_acc = typename compute_policy::dtype_mma_acc;
  using dtype_mma_a = typename compute_policy::dtype_mma_a;
  using dtype_mma_b = typename compute_policy::dtype_mma_b;

  using check_dtype = group::gemm<arch_tag>::default_xmx::
      template check_dtype_default<dtype_a, dtype_b, dtype_mma_a, dtype_mma_b>;

  /******** set memory attribute **********/
  static constexpr mem_space mem_space_a = mem_desc_a_t::space;
  static constexpr mem_space mem_space_b = mem_desc_b_t::space;

  static constexpr bool is_local_a = mem_space_a == mem_space::local;
  static constexpr bool is_local_b = mem_space_b == mem_space::local;
  static constexpr tdesc_update_dir update_dir_a =
      is_col_major_a ? tdesc_update_dir::y_dir : tdesc_update_dir::x_dir;
  static constexpr tdesc_update_dir update_dir_b =
      is_col_major_b ? tdesc_update_dir::x_dir : tdesc_update_dir::y_dir;

  using check_memory =
      group::gemm<arch_tag>::default_xmx::template check_memory_default<
          mem_layout_a,
          mem_layout_b,
          mem_space_a,
          mem_space_b>;

  static constexpr uint32_t stages = compute_policy::stages;
  static constexpr uint32_t sync_freq = compute_policy::sync_freq;

  /******** set tile layout && worker scope **********/
  static constexpr uint32_t tile_size_x_a = k_stride;
  static constexpr uint32_t tile_size_y_a = sg_tile_m;
  static constexpr uint32_t tile_size_x_b = sg_tile_n;
  static constexpr uint32_t tile_size_y_b = k_stride;
  static constexpr uint32_t tile_size_x_c = sg_tile_n;
  static constexpr uint32_t tile_size_y_c = sg_tile_m;

  static constexpr uint32_t block_size_x_a = compute_policy::block_size_x_a;
  static constexpr uint32_t block_size_y_a =
      (compute_policy::block_size_y_a > tile_size_y_a)
      ? tile_size_y_a
      : compute_policy::block_size_y_a;
  static constexpr uint32_t block_size_x_b = compute_policy::block_size_x_b;
  static constexpr uint32_t block_size_y_b = compute_policy::block_size_y_b;

  using check_tile_size =
      group::gemm<arch_tag>::default_xmx::template check_tile_size_default<
          dtype_mma_a,
          tile_size_x_a,
          tile_size_y_a,
          block_size_x_a,
          block_size_y_a,
          tile_size_x_b,
          tile_size_y_b,
          block_size_x_b,
          block_size_y_b>;

  /******** set tile  **********/
  static constexpr reg_layout reg_layout_a = reg_layout::tiled;
  static constexpr reg_layout reg_layout_b = sizeof(dtype_b) < sizeof(uint32_t)
      ? reg_layout::vnni_tiled
      : reg_layout::tiled;

 public:
  using matA_tile_desc_t = subgroup::tile_desc_t<
      tile_size_x_a,
      tile_size_y_a,
      block_size_x_a,
      block_size_y_a,
      reg_layout_a>;
  using matA_t = subgroup::tile_t<dtype_a, matA_tile_desc_t>;
  using matA_payload_t = subgroup::mem_payload_t<
      mem_desc_a_t,
      matA_tile_desc_t,
      subgroup::msg_type_v<matA_tile_desc_t, mem_desc_a_t>,
      arch_tag>;
  using matA_acc_t = subgroup::tile_t<dtype_mma_a, matA_tile_desc_t>;
  using matA_prefetch_payload_t = subgroup::prefetch_payload_t<
      mem_desc_a_t,
      subgroup::tile_desc_t<tile_size_x_a, tile_size_y_a, 1, 1>,
      wg_size_x,
      arch_tag>;
  std::array<matA_prefetch_payload_t, kHeadPerKv> matA_prefetch_payload;
  using matB_tile_desc_t = subgroup::tile_desc_t<
      tile_size_x_b,
      tile_size_y_b,
      block_size_x_b,
      block_size_y_b,
      reg_layout_b>;
  using matB_t = subgroup::tile_t<dtype_b, matB_tile_desc_t>;
  using matB_payload_t = subgroup::mem_payload_t<
      mem_desc_b_t,
      matB_tile_desc_t,
      subgroup::msg_type_v<matB_tile_desc_t, mem_desc_b_t>,
      arch_tag>;
  using matB_acc_t = subgroup::tile_t<dtype_mma_b, matB_tile_desc_t>;
  using matB_prefetch_payload_t = subgroup::prefetch_payload_t<
      mem_desc_b_t,
      subgroup::tile_desc_t<tile_size_x_b, tile_size_y_b, 1, 1>,
      wg_size_y,
      arch_tag>;
  matB_prefetch_payload_t matB_prefetch_payload;

  using matAcc_tile_desc_t = subgroup::tile_desc_t<
      tile_size_x_c,
      tile_size_y_c,
      block_size_x_b,
      block_size_y_a,
      reg_layout::tiled>;
  using matAcc_t = subgroup::tile_t<dtype_mma_acc, matAcc_tile_desc_t>;

 private:
  using tile_mma = subgroup::tile_mma_t<
      matAcc_t,
      matAcc_t,
      matB_acc_t,
      matA_acc_t,
      mma_engine::xmx,
      arch_tag>;
  static constexpr uint32_t barrier_count_x = wg_size_y > 1 ? wg_size_x : 0;
  static constexpr uint32_t barrier_count_y = wg_size_x > 1 ? wg_size_y : 0;
  static constexpr bool need_local_fence =
      (mem_space_a == mem_space::local) || (mem_space_b == mem_space::local);

  [[maybe_unused]] xetla_nbarrier_t<wg_size, wg_size, arch_tag> barrier_all;
  [[maybe_unused]] xetla_nbarrier_t<wg_size_x, wg_size_x, arch_tag> nbarrier_a;
  [[maybe_unused]] xetla_nbarrier_t<wg_size_y, wg_size_y, arch_tag> nbarrier_b;

 public:
  static constexpr uint32_t barrier_count = 0;

  static constexpr uint32_t slm_size = 0;

  static constexpr msg_type msg_type_a = matA_payload_t::message_type;
  static constexpr msg_type msg_type_b = matB_payload_t::message_type;

  /// @brief The maximum number of matA supported.
  static constexpr uint32_t kMaxMatA = 8;

  /// @brief Arguments for gemm.
  /// User should prepare matA_base_desc, matB_base_desc, inner_loop_count...
  struct arguments_t {
    /// @brief Is the memory description of matA, including base, shape and
    /// coordinate.
    std::array<mem_desc_a_t, kHeadPerKv> matA_base_desc;
    /// @brief Is the memory description of matB, including base, shape and
    /// coordinate.
    mem_desc_b_t matB_base_desc;
    /// @brief Is the total inner loop count required to compute the entire
    /// K-dim.
    uint32_t inner_loop_count;

    /// @brief Default construct.
    inline arguments_t() = default;

    /// @brief Constructs a new arguments t object.
    /// @param matA_desc Is the memory description of matA, including base,
    /// shape and coordinate.
    /// @param matB_desc Is the memory description of matB, including base,
    /// shape and coordinate.
    /// @param loop_count Is the total inner loop count required to compute the
    /// entire K-dim.
    /// @param args Is the arguments for pre-processing functor.
    inline arguments_t(
        std::array<mem_desc_a_t, kHeadPerKv>& matA_base_desc,
        mem_desc_b_t matB_desc,
        uint32_t loop_count)
        : matA_base_desc(matA_base_desc),
          matB_base_desc(matB_desc),
          inner_loop_count(loop_count) {}
    // Be aware of the risks: Rule of three (copy constructor, copy assignment,
    // destructor) Please check if you need to add self-define destructor inline
    // ~arguments_t(){}
    inline arguments_t(const arguments_t& args)
        : matA_base_desc(args.matA_base_desc),
          matB_base_desc(args.matB_base_desc),
          inner_loop_count(args.inner_loop_count) {}
    inline arguments_t& operator=(const arguments_t& args) {
      this->matA_base_desc = args.matA_base_desc;
      this->matB_base_desc = args.matB_base_desc;
      this->inner_loop_count = args.inner_loop_count;
      return *this;
    }
  };

  inline void prefetch_and_update_ab() {
    subgroup::tile_prefetch<cache_hint::cached, cache_hint::cached>(
        matB_prefetch_payload);
    matB_prefetch_payload.template update_tdesc<update_dir_b>(
        matB_t::tile_size_y);
#pragma unroll
    for (uint32_t i = 0; i < kHeadPerKv; ++i) {
      subgroup::tile_prefetch<cache_hint::cached, cache_hint::cached>(
          matA_prefetch_payload[i]);
      matA_prefetch_payload[i].template update_tdesc<update_dir_a>(
          matA_t::tile_size_x);
    }
  }

  /// @brief Main execution function for gemm.
  /// The basic process is load data -> matrix multiply.
  /// @param g Is the workgroup of the current tile.
  /// @param matAcc Is the reference of the accumulation buffer.
  /// @param args Is the gemm::arguments_t.
  /// @param nbarrier_base Is the named barrier base.
  __XETLA_API KERNEL_FUNC void operator()(
      work_group_t& g,
      std::array<matAcc_t, kHeadPerKv>& matAcc,
      arguments_t args) {
    int32_t sg_idx = g.get_id() % wg_size_x;
    int32_t sg_idy = g.get_id() / wg_size_x;

    XETLA_ASSERT(
        g.get_id() < wg_size,
        "Thread id(%d) should less than wg_size(%d)",
        g.get_id(),
        wg_size);

    update_sg_tile_tdesc(args, sg_idx, sg_idy);
    matA_t matA;
    matB_t matB;

    std::array<matA_payload_t, kHeadPerKv> matA_payload;
#pragma unroll
    for (uint32_t i = 0; i < args.matA_base_desc.size(); ++i) {
      matA_payload[i] = matA_payload_t(args.matA_base_desc[i]);
    }
    matB_payload_t matB_payload(args.matB_base_desc);
    matB_prefetch_payload.init(args.matB_base_desc, sg_idy);

#pragma unroll
    for (uint32_t i = 0; i < stages; i++) {
      prefetch_and_update_ab();
    }

    for (uint32_t i = 0; i < args.inner_loop_count; i++) {
      subgroup::tile_load<cache_hint::cached, cache_hint::cached>(
          matB, matB_payload);
      matB_payload.template update_tdesc<update_dir_b>(matB_t::tile_size_y);
      matB_acc_t matB_acc;
      subgroup::vnni_transform(matB_acc, matB);

      if constexpr (stages != 0) {
        prefetch_and_update_ab();
      }
#pragma unroll
      for (uint32_t j = 0; j < matA_payload.size(); ++j) {
        subgroup::tile_load<cache_hint::cached, cache_hint::cached>(
            matA, matA_payload[j]);
        matA_payload[j].template update_tdesc<update_dir_a>(
            matA_t::tile_size_x);
        matA_acc_t matA_acc;
        subgroup::elemwise_cvt(matA_acc, matA);
        tile_mma::mma(matAcc[j], matAcc[j], matB_acc, matA_acc);
      }
    }
  }

 private:
  /// @brief Updates tile base descriptor based on the tid.
  __XETLA_API static void update_sg_tile_tdesc(
      arguments_t& args,
      int32_t sg_idx,
      int32_t sg_idy) {
    int32_t tile_offset_n = sg_idx * sg_tile_n;
    int32_t tile_offset_m = sg_idy * sg_tile_m;

    for (uint32_t i = 0; i < args.matA_base_desc.size(); ++i) {
      args.matA_base_desc[i].update_coord_y(tile_offset_m);
    }
    args.matB_base_desc.update_coord_x(tile_offset_n);
  }
};

/// @} xetla_gemm

} // namespace gpu::xetla::group
