{
	"route__net": 12098,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 6372,
	"route__wirelength__iter:1": 357299,
	"route__drc_errors__iter:2": 3297,
	"route__wirelength__iter:2": 354199,
	"route__drc_errors__iter:3": 3151,
	"route__wirelength__iter:3": 353582,
	"route__drc_errors__iter:4": 289,
	"route__wirelength__iter:4": 352963,
	"route__drc_errors__iter:5": 24,
	"route__wirelength__iter:5": 352932,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 352925,
	"route__drc_errors": 0,
	"route__wirelength": 352925,
	"route__vias": 96455,
	"route__vias__singlecut": 96455,
	"route__vias__multicut": 0,
	"design__io": 132,
	"design__die__area": 302500,
	"design__core__area": 284240,
	"design__instance__count": 16192,
	"design__instance__area": 121044,
	"design__instance__count__stdcell": 16192,
	"design__instance__area__stdcell": 121044,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.42585,
	"design__instance__utilization__stdcell": 0.42585,
	"design__instance__count__class:fill_cell": 388,
	"design__instance__count__class:tap_cell": 4018,
	"design__instance__count__class:antenna_cell": 76,
	"design__instance__count__class:clock_buffer": 89,
	"design__instance__count__class:timing_repair_buffer": 1323,
	"design__instance__count__class:inverter": 178,
	"design__instance__count__class:clock_inverter": 53,
	"design__instance__count__class:timing_repair_inverter": 2,
	"design__instance__count__class:sequential_cell": 450,
	"design__instance__count__class:multi_input_combinational_cell": 10003,
	"flow__warnings__count": 12,
	"flow__errors__count": 0
}