<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › pxa27x-udc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pxa27x-udc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_ARCH_PXA27X_UDC_H</span>
<span class="cp">#define _ASM_ARCH_PXA27X_UDC_H</span>

<span class="cp">#ifdef _ASM_ARCH_PXA25X_UDC_H</span>
<span class="cp">#error You cannot include both PXA25x and PXA27x UDC support</span>
<span class="cp">#endif</span>

<span class="cp">#define UDCCR           __REG(0x40600000) </span><span class="cm">/* UDC Control Register */</span><span class="cp"></span>
<span class="cp">#define UDCCR_OEN	(1 &lt;&lt; 31)	</span><span class="cm">/* On-the-Go Enable */</span><span class="cp"></span>
<span class="cp">#define UDCCR_AALTHNP	(1 &lt;&lt; 30)	</span><span class="cm">/* A-device Alternate Host Negotiation</span>
<span class="cm">					   Protocol Port Support */</span><span class="cp"></span>
<span class="cp">#define UDCCR_AHNP	(1 &lt;&lt; 29)	</span><span class="cm">/* A-device Host Negotiation Protocol</span>
<span class="cm">					   Support */</span><span class="cp"></span>
<span class="cp">#define UDCCR_BHNP	(1 &lt;&lt; 28)	</span><span class="cm">/* B-device Host Negotiation Protocol</span>
<span class="cm">					   Enable */</span><span class="cp"></span>
<span class="cp">#define UDCCR_DWRE	(1 &lt;&lt; 16)	</span><span class="cm">/* Device Remote Wake-up Enable */</span><span class="cp"></span>
<span class="cp">#define UDCCR_ACN	(0x03 &lt;&lt; 11)	</span><span class="cm">/* Active UDC configuration Number */</span><span class="cp"></span>
<span class="cp">#define UDCCR_ACN_S	11</span>
<span class="cp">#define UDCCR_AIN	(0x07 &lt;&lt; 8)	</span><span class="cm">/* Active UDC interface Number */</span><span class="cp"></span>
<span class="cp">#define UDCCR_AIN_S	8</span>
<span class="cp">#define UDCCR_AAISN	(0x07 &lt;&lt; 5)	</span><span class="cm">/* Active UDC Alternate Interface</span>
<span class="cm">					   Setting Number */</span><span class="cp"></span>
<span class="cp">#define UDCCR_AAISN_S	5</span>
<span class="cp">#define UDCCR_SMAC	(1 &lt;&lt; 4)	</span><span class="cm">/* Switch Endpoint Memory to Active</span>
<span class="cm">					   Configuration */</span><span class="cp"></span>
<span class="cp">#define UDCCR_EMCE	(1 &lt;&lt; 3)	</span><span class="cm">/* Endpoint Memory Configuration</span>
<span class="cm">					   Error */</span><span class="cp"></span>
<span class="cp">#define UDCCR_UDR	(1 &lt;&lt; 2)	</span><span class="cm">/* UDC Resume */</span><span class="cp"></span>
<span class="cp">#define UDCCR_UDA	(1 &lt;&lt; 1)	</span><span class="cm">/* UDC Active */</span><span class="cp"></span>
<span class="cp">#define UDCCR_UDE	(1 &lt;&lt; 0)	</span><span class="cm">/* UDC Enable */</span><span class="cp"></span>

<span class="cp">#define UDCICR0         __REG(0x40600004) </span><span class="cm">/* UDC Interrupt Control Register0 */</span><span class="cp"></span>
<span class="cp">#define UDCICR1         __REG(0x40600008) </span><span class="cm">/* UDC Interrupt Control Register1 */</span><span class="cp"></span>
<span class="cp">#define UDCICR_FIFOERR	(1 &lt;&lt; 1)	</span><span class="cm">/* FIFO Error interrupt for EP */</span><span class="cp"></span>
<span class="cp">#define UDCICR_PKTCOMPL (1 &lt;&lt; 0)	</span><span class="cm">/* Packet Complete interrupt for EP */</span><span class="cp"></span>

<span class="cp">#define UDC_INT_FIFOERROR  (0x2)</span>
<span class="cp">#define UDC_INT_PACKETCMP  (0x1)</span>

<span class="cp">#define UDCICR_INT(n,intr) (((intr) &amp; 0x03) &lt;&lt; (((n) &amp; 0x0F) * 2))</span>
<span class="cp">#define UDCICR1_IECC	(1 &lt;&lt; 31)	</span><span class="cm">/* IntEn - Configuration Change */</span><span class="cp"></span>
<span class="cp">#define UDCICR1_IESOF	(1 &lt;&lt; 30)	</span><span class="cm">/* IntEn - Start of Frame */</span><span class="cp"></span>
<span class="cp">#define UDCICR1_IERU	(1 &lt;&lt; 29)	</span><span class="cm">/* IntEn - Resume */</span><span class="cp"></span>
<span class="cp">#define UDCICR1_IESU	(1 &lt;&lt; 28)	</span><span class="cm">/* IntEn - Suspend */</span><span class="cp"></span>
<span class="cp">#define UDCICR1_IERS	(1 &lt;&lt; 27)	</span><span class="cm">/* IntEn - Reset */</span><span class="cp"></span>

<span class="cp">#define UDCISR0         __REG(0x4060000C) </span><span class="cm">/* UDC Interrupt Status Register 0 */</span><span class="cp"></span>
<span class="cp">#define UDCISR1         __REG(0x40600010) </span><span class="cm">/* UDC Interrupt Status Register 1 */</span><span class="cp"></span>
<span class="cp">#define UDCISR_INT(n,intr) (((intr) &amp; 0x03) &lt;&lt; (((n) &amp; 0x0F) * 2))</span>
<span class="cp">#define UDCISR1_IRCC	(1 &lt;&lt; 31)	</span><span class="cm">/* IntReq - Configuration Change */</span><span class="cp"></span>
<span class="cp">#define UDCISR1_IRSOF	(1 &lt;&lt; 30)	</span><span class="cm">/* IntReq - Start of Frame */</span><span class="cp"></span>
<span class="cp">#define UDCISR1_IRRU	(1 &lt;&lt; 29)	</span><span class="cm">/* IntReq - Resume */</span><span class="cp"></span>
<span class="cp">#define UDCISR1_IRSU	(1 &lt;&lt; 28)	</span><span class="cm">/* IntReq - Suspend */</span><span class="cp"></span>
<span class="cp">#define UDCISR1_IRRS	(1 &lt;&lt; 27)	</span><span class="cm">/* IntReq - Reset */</span><span class="cp"></span>

<span class="cp">#define UDCFNR          __REG(0x40600014) </span><span class="cm">/* UDC Frame Number Register */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR	__REG(0x40600018) </span><span class="cm">/* UDC On-The-Go interrupt control */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IESF	(1 &lt;&lt; 24)	</span><span class="cm">/* OTG SET_FEATURE command recvd */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IEXR	(1 &lt;&lt; 17)	</span><span class="cm">/* Extra Transceiver Interrupt</span>
<span class="cm">					   Rising Edge Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IEXF	(1 &lt;&lt; 16)	</span><span class="cm">/* Extra Transceiver Interrupt</span>
<span class="cm">					   Falling Edge Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IEVV40R (1 &lt;&lt; 9)	</span><span class="cm">/* OTG Vbus Valid 4.0V Rising Edge</span>
<span class="cm">					   Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IEVV40F (1 &lt;&lt; 8)	</span><span class="cm">/* OTG Vbus Valid 4.0V Falling Edge</span>
<span class="cm">					   Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IEVV44R (1 &lt;&lt; 7)	</span><span class="cm">/* OTG Vbus Valid 4.4V Rising Edge</span>
<span class="cm">					   Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IEVV44F (1 &lt;&lt; 6)	</span><span class="cm">/* OTG Vbus Valid 4.4V Falling Edge</span>
<span class="cm">					   Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IESVR	(1 &lt;&lt; 5)	</span><span class="cm">/* OTG Session Valid Rising Edge</span>
<span class="cm">					   Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IESVF	(1 &lt;&lt; 4)	</span><span class="cm">/* OTG Session Valid Falling Edge</span>
<span class="cm">					   Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IESDR	(1 &lt;&lt; 3)	</span><span class="cm">/* OTG A-Device SRP Detect Rising</span>
<span class="cm">					   Edge Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IESDF	(1 &lt;&lt; 2)	</span><span class="cm">/* OTG A-Device SRP Detect Falling</span>
<span class="cm">					   Edge Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IEIDR	(1 &lt;&lt; 1)	</span><span class="cm">/* OTG ID Change Rising Edge</span>
<span class="cm">					   Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define UDCOTGICR_IEIDF	(1 &lt;&lt; 0)	</span><span class="cm">/* OTG ID Change Falling Edge</span>
<span class="cm">					   Interrupt Enable */</span><span class="cp"></span>

<span class="cp">#define UP2OCR		  __REG(0x40600020)  </span><span class="cm">/* USB Port 2 Output Control register */</span><span class="cp"></span>
<span class="cp">#define UP3OCR		  __REG(0x40600024)  </span><span class="cm">/* USB Port 2 Output Control register */</span><span class="cp"></span>

<span class="cp">#define UP2OCR_CPVEN	(1 &lt;&lt; 0)	</span><span class="cm">/* Charge Pump Vbus Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_CPVPE	(1 &lt;&lt; 1)	</span><span class="cm">/* Charge Pump Vbus Pulse Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_DPPDE	(1 &lt;&lt; 2)	</span><span class="cm">/* Host Port 2 Transceiver D+ Pull Down Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_DMPDE	(1 &lt;&lt; 3)	</span><span class="cm">/* Host Port 2 Transceiver D- Pull Down Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_DPPUE	(1 &lt;&lt; 4)	</span><span class="cm">/* Host Port 2 Transceiver D+ Pull Up Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_DMPUE	(1 &lt;&lt; 5)	</span><span class="cm">/* Host Port 2 Transceiver D- Pull Up Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_DPPUBE	(1 &lt;&lt; 6)	</span><span class="cm">/* Host Port 2 Transceiver D+ Pull Up Bypass Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_DMPUBE	(1 &lt;&lt; 7)	</span><span class="cm">/* Host Port 2 Transceiver D- Pull Up Bypass Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_EXSP		(1 &lt;&lt; 8)	</span><span class="cm">/* External Transceiver Speed Control */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_EXSUS	(1 &lt;&lt; 9)	</span><span class="cm">/* External Transceiver Speed Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_IDON		(1 &lt;&lt; 10)	</span><span class="cm">/* OTG ID Read Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_HXS		(1 &lt;&lt; 16)	</span><span class="cm">/* Host Port 2 Transceiver Output Select */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_HXOE		(1 &lt;&lt; 17)	</span><span class="cm">/* Host Port 2 Transceiver Output Enable */</span><span class="cp"></span>
<span class="cp">#define UP2OCR_SEOS(x)		((x &amp; 7) &lt;&lt; 24)	</span><span class="cm">/* Single-Ended Output Select */</span><span class="cp"></span>

<span class="cp">#define UDCCSN(x)	__REG2(0x40600100, (x) &lt;&lt; 2)</span>
<span class="cp">#define UDCCSR0         __REG(0x40600100) </span><span class="cm">/* UDC Control/Status register - Endpoint 0 */</span><span class="cp"></span>
<span class="cp">#define UDCCSR0_SA	(1 &lt;&lt; 7)	</span><span class="cm">/* Setup Active */</span><span class="cp"></span>
<span class="cp">#define UDCCSR0_RNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Receive FIFO Not Empty */</span><span class="cp"></span>
<span class="cp">#define UDCCSR0_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force Stall */</span><span class="cp"></span>
<span class="cp">#define UDCCSR0_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent Stall */</span><span class="cp"></span>
<span class="cp">#define UDCCSR0_DME	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA Enable */</span><span class="cp"></span>
<span class="cp">#define UDCCSR0_FTF	(1 &lt;&lt; 2)	</span><span class="cm">/* Flush Transmit FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCSR0_IPR	(1 &lt;&lt; 1)	</span><span class="cm">/* IN Packet Ready */</span><span class="cp"></span>
<span class="cp">#define UDCCSR0_OPC	(1 &lt;&lt; 0)	</span><span class="cm">/* OUT Packet Complete */</span><span class="cp"></span>

<span class="cp">#define UDCCSRA         __REG(0x40600104) </span><span class="cm">/* UDC Control/Status register - Endpoint A */</span><span class="cp"></span>
<span class="cp">#define UDCCSRB         __REG(0x40600108) </span><span class="cm">/* UDC Control/Status register - Endpoint B */</span><span class="cp"></span>
<span class="cp">#define UDCCSRC         __REG(0x4060010C) </span><span class="cm">/* UDC Control/Status register - Endpoint C */</span><span class="cp"></span>
<span class="cp">#define UDCCSRD         __REG(0x40600110) </span><span class="cm">/* UDC Control/Status register - Endpoint D */</span><span class="cp"></span>
<span class="cp">#define UDCCSRE         __REG(0x40600114) </span><span class="cm">/* UDC Control/Status register - Endpoint E */</span><span class="cp"></span>
<span class="cp">#define UDCCSRF         __REG(0x40600118) </span><span class="cm">/* UDC Control/Status register - Endpoint F */</span><span class="cp"></span>
<span class="cp">#define UDCCSRG         __REG(0x4060011C) </span><span class="cm">/* UDC Control/Status register - Endpoint G */</span><span class="cp"></span>
<span class="cp">#define UDCCSRH         __REG(0x40600120) </span><span class="cm">/* UDC Control/Status register - Endpoint H */</span><span class="cp"></span>
<span class="cp">#define UDCCSRI         __REG(0x40600124) </span><span class="cm">/* UDC Control/Status register - Endpoint I */</span><span class="cp"></span>
<span class="cp">#define UDCCSRJ         __REG(0x40600128) </span><span class="cm">/* UDC Control/Status register - Endpoint J */</span><span class="cp"></span>
<span class="cp">#define UDCCSRK         __REG(0x4060012C) </span><span class="cm">/* UDC Control/Status register - Endpoint K */</span><span class="cp"></span>
<span class="cp">#define UDCCSRL         __REG(0x40600130) </span><span class="cm">/* UDC Control/Status register - Endpoint L */</span><span class="cp"></span>
<span class="cp">#define UDCCSRM         __REG(0x40600134) </span><span class="cm">/* UDC Control/Status register - Endpoint M */</span><span class="cp"></span>
<span class="cp">#define UDCCSRN         __REG(0x40600138) </span><span class="cm">/* UDC Control/Status register - Endpoint N */</span><span class="cp"></span>
<span class="cp">#define UDCCSRP         __REG(0x4060013C) </span><span class="cm">/* UDC Control/Status register - Endpoint P */</span><span class="cp"></span>
<span class="cp">#define UDCCSRQ         __REG(0x40600140) </span><span class="cm">/* UDC Control/Status register - Endpoint Q */</span><span class="cp"></span>
<span class="cp">#define UDCCSRR         __REG(0x40600144) </span><span class="cm">/* UDC Control/Status register - Endpoint R */</span><span class="cp"></span>
<span class="cp">#define UDCCSRS         __REG(0x40600148) </span><span class="cm">/* UDC Control/Status register - Endpoint S */</span><span class="cp"></span>
<span class="cp">#define UDCCSRT         __REG(0x4060014C) </span><span class="cm">/* UDC Control/Status register - Endpoint T */</span><span class="cp"></span>
<span class="cp">#define UDCCSRU         __REG(0x40600150) </span><span class="cm">/* UDC Control/Status register - Endpoint U */</span><span class="cp"></span>
<span class="cp">#define UDCCSRV         __REG(0x40600154) </span><span class="cm">/* UDC Control/Status register - Endpoint V */</span><span class="cp"></span>
<span class="cp">#define UDCCSRW         __REG(0x40600158) </span><span class="cm">/* UDC Control/Status register - Endpoint W */</span><span class="cp"></span>
<span class="cp">#define UDCCSRX         __REG(0x4060015C) </span><span class="cm">/* UDC Control/Status register - Endpoint X */</span><span class="cp"></span>

<span class="cp">#define UDCCSR_DPE	(1 &lt;&lt; 9)	</span><span class="cm">/* Data Packet Error */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_FEF	(1 &lt;&lt; 8)	</span><span class="cm">/* Flush Endpoint FIFO */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_SP	(1 &lt;&lt; 7)	</span><span class="cm">/* Short Packet Control/Status */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_BNE	(1 &lt;&lt; 6)	</span><span class="cm">/* Buffer Not Empty (IN endpoints) */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_BNF	(1 &lt;&lt; 6)	</span><span class="cm">/* Buffer Not Full (OUT endpoints) */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_FST	(1 &lt;&lt; 5)	</span><span class="cm">/* Force STALL */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_SST	(1 &lt;&lt; 4)	</span><span class="cm">/* Sent STALL */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_DME	(1 &lt;&lt; 3)	</span><span class="cm">/* DMA Enable */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_TRN	(1 &lt;&lt; 2)	</span><span class="cm">/* Tx/Rx NAK */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_PC	(1 &lt;&lt; 1)	</span><span class="cm">/* Packet Complete */</span><span class="cp"></span>
<span class="cp">#define UDCCSR_FS	(1 &lt;&lt; 0)	</span><span class="cm">/* FIFO needs service */</span><span class="cp"></span>

<span class="cp">#define UDCBCN(x)	__REG2(0x40600200, (x)&lt;&lt;2)</span>
<span class="cp">#define UDCBCR0         __REG(0x40600200) </span><span class="cm">/* Byte Count Register - EP0 */</span><span class="cp"></span>
<span class="cp">#define UDCBCRA         __REG(0x40600204) </span><span class="cm">/* Byte Count Register - EPA */</span><span class="cp"></span>
<span class="cp">#define UDCBCRB         __REG(0x40600208) </span><span class="cm">/* Byte Count Register - EPB */</span><span class="cp"></span>
<span class="cp">#define UDCBCRC         __REG(0x4060020C) </span><span class="cm">/* Byte Count Register - EPC */</span><span class="cp"></span>
<span class="cp">#define UDCBCRD         __REG(0x40600210) </span><span class="cm">/* Byte Count Register - EPD */</span><span class="cp"></span>
<span class="cp">#define UDCBCRE         __REG(0x40600214) </span><span class="cm">/* Byte Count Register - EPE */</span><span class="cp"></span>
<span class="cp">#define UDCBCRF         __REG(0x40600218) </span><span class="cm">/* Byte Count Register - EPF */</span><span class="cp"></span>
<span class="cp">#define UDCBCRG         __REG(0x4060021C) </span><span class="cm">/* Byte Count Register - EPG */</span><span class="cp"></span>
<span class="cp">#define UDCBCRH         __REG(0x40600220) </span><span class="cm">/* Byte Count Register - EPH */</span><span class="cp"></span>
<span class="cp">#define UDCBCRI         __REG(0x40600224) </span><span class="cm">/* Byte Count Register - EPI */</span><span class="cp"></span>
<span class="cp">#define UDCBCRJ         __REG(0x40600228) </span><span class="cm">/* Byte Count Register - EPJ */</span><span class="cp"></span>
<span class="cp">#define UDCBCRK         __REG(0x4060022C) </span><span class="cm">/* Byte Count Register - EPK */</span><span class="cp"></span>
<span class="cp">#define UDCBCRL         __REG(0x40600230) </span><span class="cm">/* Byte Count Register - EPL */</span><span class="cp"></span>
<span class="cp">#define UDCBCRM         __REG(0x40600234) </span><span class="cm">/* Byte Count Register - EPM */</span><span class="cp"></span>
<span class="cp">#define UDCBCRN         __REG(0x40600238) </span><span class="cm">/* Byte Count Register - EPN */</span><span class="cp"></span>
<span class="cp">#define UDCBCRP         __REG(0x4060023C) </span><span class="cm">/* Byte Count Register - EPP */</span><span class="cp"></span>
<span class="cp">#define UDCBCRQ         __REG(0x40600240) </span><span class="cm">/* Byte Count Register - EPQ */</span><span class="cp"></span>
<span class="cp">#define UDCBCRR         __REG(0x40600244) </span><span class="cm">/* Byte Count Register - EPR */</span><span class="cp"></span>
<span class="cp">#define UDCBCRS         __REG(0x40600248) </span><span class="cm">/* Byte Count Register - EPS */</span><span class="cp"></span>
<span class="cp">#define UDCBCRT         __REG(0x4060024C) </span><span class="cm">/* Byte Count Register - EPT */</span><span class="cp"></span>
<span class="cp">#define UDCBCRU         __REG(0x40600250) </span><span class="cm">/* Byte Count Register - EPU */</span><span class="cp"></span>
<span class="cp">#define UDCBCRV         __REG(0x40600254) </span><span class="cm">/* Byte Count Register - EPV */</span><span class="cp"></span>
<span class="cp">#define UDCBCRW         __REG(0x40600258) </span><span class="cm">/* Byte Count Register - EPW */</span><span class="cp"></span>
<span class="cp">#define UDCBCRX         __REG(0x4060025C) </span><span class="cm">/* Byte Count Register - EPX */</span><span class="cp"></span>

<span class="cp">#define UDCDN(x)	__REG2(0x40600300, (x)&lt;&lt;2)</span>
<span class="cp">#define PHYS_UDCDN(x)	(0x40600300 + ((x)&lt;&lt;2))</span>
<span class="cp">#define PUDCDN(x)	(volatile u32 *)(io_p2v(PHYS_UDCDN((x))))</span>
<span class="cp">#define UDCDR0          __REG(0x40600300) </span><span class="cm">/* Data Register - EP0 */</span><span class="cp"></span>
<span class="cp">#define UDCDRA          __REG(0x40600304) </span><span class="cm">/* Data Register - EPA */</span><span class="cp"></span>
<span class="cp">#define UDCDRB          __REG(0x40600308) </span><span class="cm">/* Data Register - EPB */</span><span class="cp"></span>
<span class="cp">#define UDCDRC          __REG(0x4060030C) </span><span class="cm">/* Data Register - EPC */</span><span class="cp"></span>
<span class="cp">#define UDCDRD          __REG(0x40600310) </span><span class="cm">/* Data Register - EPD */</span><span class="cp"></span>
<span class="cp">#define UDCDRE          __REG(0x40600314) </span><span class="cm">/* Data Register - EPE */</span><span class="cp"></span>
<span class="cp">#define UDCDRF          __REG(0x40600318) </span><span class="cm">/* Data Register - EPF */</span><span class="cp"></span>
<span class="cp">#define UDCDRG          __REG(0x4060031C) </span><span class="cm">/* Data Register - EPG */</span><span class="cp"></span>
<span class="cp">#define UDCDRH          __REG(0x40600320) </span><span class="cm">/* Data Register - EPH */</span><span class="cp"></span>
<span class="cp">#define UDCDRI          __REG(0x40600324) </span><span class="cm">/* Data Register - EPI */</span><span class="cp"></span>
<span class="cp">#define UDCDRJ          __REG(0x40600328) </span><span class="cm">/* Data Register - EPJ */</span><span class="cp"></span>
<span class="cp">#define UDCDRK          __REG(0x4060032C) </span><span class="cm">/* Data Register - EPK */</span><span class="cp"></span>
<span class="cp">#define UDCDRL          __REG(0x40600330) </span><span class="cm">/* Data Register - EPL */</span><span class="cp"></span>
<span class="cp">#define UDCDRM          __REG(0x40600334) </span><span class="cm">/* Data Register - EPM */</span><span class="cp"></span>
<span class="cp">#define UDCDRN          __REG(0x40600338) </span><span class="cm">/* Data Register - EPN */</span><span class="cp"></span>
<span class="cp">#define UDCDRP          __REG(0x4060033C) </span><span class="cm">/* Data Register - EPP */</span><span class="cp"></span>
<span class="cp">#define UDCDRQ          __REG(0x40600340) </span><span class="cm">/* Data Register - EPQ */</span><span class="cp"></span>
<span class="cp">#define UDCDRR          __REG(0x40600344) </span><span class="cm">/* Data Register - EPR */</span><span class="cp"></span>
<span class="cp">#define UDCDRS          __REG(0x40600348) </span><span class="cm">/* Data Register - EPS */</span><span class="cp"></span>
<span class="cp">#define UDCDRT          __REG(0x4060034C) </span><span class="cm">/* Data Register - EPT */</span><span class="cp"></span>
<span class="cp">#define UDCDRU          __REG(0x40600350) </span><span class="cm">/* Data Register - EPU */</span><span class="cp"></span>
<span class="cp">#define UDCDRV          __REG(0x40600354) </span><span class="cm">/* Data Register - EPV */</span><span class="cp"></span>
<span class="cp">#define UDCDRW          __REG(0x40600358) </span><span class="cm">/* Data Register - EPW */</span><span class="cp"></span>
<span class="cp">#define UDCDRX          __REG(0x4060035C) </span><span class="cm">/* Data Register - EPX */</span><span class="cp"></span>

<span class="cp">#define UDCCN(x)       __REG2(0x40600400, (x)&lt;&lt;2)</span>
<span class="cp">#define UDCCRA          __REG(0x40600404) </span><span class="cm">/* Configuration register EPA */</span><span class="cp"></span>
<span class="cp">#define UDCCRB          __REG(0x40600408) </span><span class="cm">/* Configuration register EPB */</span><span class="cp"></span>
<span class="cp">#define UDCCRC          __REG(0x4060040C) </span><span class="cm">/* Configuration register EPC */</span><span class="cp"></span>
<span class="cp">#define UDCCRD          __REG(0x40600410) </span><span class="cm">/* Configuration register EPD */</span><span class="cp"></span>
<span class="cp">#define UDCCRE          __REG(0x40600414) </span><span class="cm">/* Configuration register EPE */</span><span class="cp"></span>
<span class="cp">#define UDCCRF          __REG(0x40600418) </span><span class="cm">/* Configuration register EPF */</span><span class="cp"></span>
<span class="cp">#define UDCCRG          __REG(0x4060041C) </span><span class="cm">/* Configuration register EPG */</span><span class="cp"></span>
<span class="cp">#define UDCCRH          __REG(0x40600420) </span><span class="cm">/* Configuration register EPH */</span><span class="cp"></span>
<span class="cp">#define UDCCRI          __REG(0x40600424) </span><span class="cm">/* Configuration register EPI */</span><span class="cp"></span>
<span class="cp">#define UDCCRJ          __REG(0x40600428) </span><span class="cm">/* Configuration register EPJ */</span><span class="cp"></span>
<span class="cp">#define UDCCRK          __REG(0x4060042C) </span><span class="cm">/* Configuration register EPK */</span><span class="cp"></span>
<span class="cp">#define UDCCRL          __REG(0x40600430) </span><span class="cm">/* Configuration register EPL */</span><span class="cp"></span>
<span class="cp">#define UDCCRM          __REG(0x40600434) </span><span class="cm">/* Configuration register EPM */</span><span class="cp"></span>
<span class="cp">#define UDCCRN          __REG(0x40600438) </span><span class="cm">/* Configuration register EPN */</span><span class="cp"></span>
<span class="cp">#define UDCCRP          __REG(0x4060043C) </span><span class="cm">/* Configuration register EPP */</span><span class="cp"></span>
<span class="cp">#define UDCCRQ          __REG(0x40600440) </span><span class="cm">/* Configuration register EPQ */</span><span class="cp"></span>
<span class="cp">#define UDCCRR          __REG(0x40600444) </span><span class="cm">/* Configuration register EPR */</span><span class="cp"></span>
<span class="cp">#define UDCCRS          __REG(0x40600448) </span><span class="cm">/* Configuration register EPS */</span><span class="cp"></span>
<span class="cp">#define UDCCRT          __REG(0x4060044C) </span><span class="cm">/* Configuration register EPT */</span><span class="cp"></span>
<span class="cp">#define UDCCRU          __REG(0x40600450) </span><span class="cm">/* Configuration register EPU */</span><span class="cp"></span>
<span class="cp">#define UDCCRV          __REG(0x40600454) </span><span class="cm">/* Configuration register EPV */</span><span class="cp"></span>
<span class="cp">#define UDCCRW          __REG(0x40600458) </span><span class="cm">/* Configuration register EPW */</span><span class="cp"></span>
<span class="cp">#define UDCCRX          __REG(0x4060045C) </span><span class="cm">/* Configuration register EPX */</span><span class="cp"></span>

<span class="cp">#define UDCCONR_CN	(0x03 &lt;&lt; 25)	</span><span class="cm">/* Configuration Number */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_CN_S	(25)</span>
<span class="cp">#define UDCCONR_IN	(0x07 &lt;&lt; 22)	</span><span class="cm">/* Interface Number */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_IN_S	(22)</span>
<span class="cp">#define UDCCONR_AISN	(0x07 &lt;&lt; 19)	</span><span class="cm">/* Alternate Interface Number */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_AISN_S	(19)</span>
<span class="cp">#define UDCCONR_EN	(0x0f &lt;&lt; 15)	</span><span class="cm">/* Endpoint Number */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_EN_S	(15)</span>
<span class="cp">#define UDCCONR_ET	(0x03 &lt;&lt; 13)	</span><span class="cm">/* Endpoint Type: */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_ET_S	(13)</span>
<span class="cp">#define UDCCONR_ET_INT	(0x03 &lt;&lt; 13)	</span><span class="cm">/*   Interrupt */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_ET_BULK	(0x02 &lt;&lt; 13)	</span><span class="cm">/*   Bulk */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_ET_ISO	(0x01 &lt;&lt; 13)	</span><span class="cm">/*   Isochronous */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_ET_NU	(0x00 &lt;&lt; 13)	</span><span class="cm">/*   Not used */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_ED	(1 &lt;&lt; 12)	</span><span class="cm">/* Endpoint Direction */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_MPS	(0x3ff &lt;&lt; 2)	</span><span class="cm">/* Maximum Packet Size */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_MPS_S	(2)</span>
<span class="cp">#define UDCCONR_DE	(1 &lt;&lt; 1)	</span><span class="cm">/* Double Buffering Enable */</span><span class="cp"></span>
<span class="cp">#define UDCCONR_EE	(1 &lt;&lt; 0)	</span><span class="cm">/* Endpoint Enable */</span><span class="cp"></span>


<span class="cp">#define UDC_INT_FIFOERROR  (0x2)</span>
<span class="cp">#define UDC_INT_PACKETCMP  (0x1)</span>

<span class="cp">#define UDC_FNR_MASK     (0x7ff)</span>

<span class="cp">#define UDCCSR_WR_MASK   (UDCCSR_DME|UDCCSR_FST)</span>
<span class="cp">#define UDC_BCR_MASK    (0x3ff)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
