# Clock column buffers


## `HCLK`

{{tile virtex6 HCLK}}
