
<html><head><title>Running In-Design Checks</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-17" />
<meta name="CreateTime" content="1600389180" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Power Manager that describes the power intent information of the designs." />
<meta name="DocTitle" content="Virtuoso Power Manager User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Running In-Design Checks" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vpm" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-17" />
<meta name="ModifiedTime" content="1600389180" />
<meta name="NextFile" content="chap3.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="chap2.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager User Guide -- Running In-Design Checks" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vpmICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpmTOC.html">Contents</a></li><li><a class="prev" href="chap2.html" title="Importing the Power Intent of a Design">Importing the Power Intent of  ...</a></li><li style="float: right;"><a class="viewPrint" href="vpm.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap3.html" title="Exporting Power Intent of a Design">Exporting Power Intent of a De ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Power Manager User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>5
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="86062"></a>Running In-Design Checks<hr />
</h1>

<p>
<a id="pgfId-947009"></a>The In-Design Checks aim to provide hints to designers for multiple design guidelines or checks and helps in improving the efficiency of the design development cycle. Such checks help checking complex mixed-signal designs that have multiple voltage islands, an increased fusion of analog and digital blocks, more interfaces to check within analog blocks, an increased use of complex power distribution, different modes for achieving power savings, and the use of third-party IPs in various forms. You can also generate signal information for the design, which can be used as a good debugging aid to analyze different power domain crossings in a design.</p>
<p>
<a id="pgfId-954995"></a>In-Design checks can be run on any physical design schematic having complete power connectivity. Designs that have the power connectivity introduced post the 1801 Import flow are also suitable candidates for running In-Design checks.</p>
<p>
<a id="pgfId-911543"></a>The chapter includes the following sections:</p>

<ul><li>
<a id="pgfId-947025"></a><a href="indesignchecks.html#54628">Defining the Severity of Design Checks</a></li><li>
<a id="pgfId-944238"></a><a href="indesignchecks.html#45640">Running Checks</a></li><li>
<a id="pgfId-918486"></a><a href="indesignchecks.html#11615">Generating Signal Information</a></li></ul>


<h2>
<a id="pgfId-940710"></a><a id="54628"></a>Defining the Severity of Design Checks</h2>

<p>
<a id="pgfId-946961"></a>Power Manager through its In-Design checking functionality performs various static low power structural checks for level shifters and isolation cells. It also aids in checking for invalid connectivity of bulk node for transistors used in the design by performing the bulk checks. </p>
<p>
<a id="pgfId-953827"></a>To define the severity for the checks:</p>
<ol><li>
<a id="pgfId-953358"></a>On the <em>In-Design Checks</em> tab of the Power Manager Setup form, select the Level Shifter or Isolation tab.</li><li>
<a id="pgfId-953466"></a>Specify the severity level for various low power checks in the <em>Severity</em> section.<br />
<a id="pgfId-953581"></a><div class="webflare-div-image">
<img width="668" height="418" src="images/indesignchecks-2.gif" /></div></li></ol>





<p>
<a id="pgfId-955118"></a>The In-Design Checks functionality includes the following structural checks:</p>

<ul><li>
<a id="pgfId-955215"></a>Low power checks<ul><li>
<a id="pgfId-947166"></a><a href="indesignchecks.html#56653">Level Shifter Checks</a></li><li>
<a id="pgfId-947167"></a><a href="indesignchecks.html#62064">Isolation Checks</a></li></ul></li><li>
<a id="pgfId-955243"></a><a href="indesignchecks.html#82784">Bulk Checks</a></li></ul>





<h3>
<a id="pgfId-947454"></a><a id="56653"></a>Level Shifter Checks</h3>

<p>
<a id="pgfId-950705"></a>The following checks are performed for various types of level shifters in a design.</p>

<ul><li>
<a id="pgfId-947485"></a><strong>Missing level shifters check</strong><br />
<a id="pgfId-947487"></a>Checks all the data connections for voltage compatibility. If the voltage values for driver and receiver are not compatible, an error is generated. In this check, the type of missing level shifter (high-to-low or low-to-high) is reported. The driver supplies might be MOS drain terminals, standard cell output, or output macro domain ports. Loads can be MOS gate terminals, standard cell input, or macro domain ports. In addition, domain crossings operating at different voltages without level shifters are reported in one of the following scenarios:<ul><ul><li>
<a id="pgfId-947950"></a>The driver power voltage is less than the receiver power voltage by the lower bound input voltage tolerance. </li><li>
<a id="pgfId-947951"></a>The driver power voltage is more than the receiver power voltage by the upper bound input voltage tolerance. </li><li>
<a id="pgfId-947952"></a>The driver ground voltage is less than the receiver ground voltage by the lower bound ground input voltage tolerance. </li><li>
<a id="pgfId-947945"></a>The driver ground voltage is more than the receiver ground voltage by the upper bound ground input voltage tolerance. <br />
<a id="pgfId-948227"></a><div class="webflare-div-image">
<img width="668" height="311" src="images/indesignchecks-3.gif" /></div></li></ul></ul><br />
<a id="pgfId-948629"></a>You can define the lower and upper tolerance values for input and input ground voltages in the <em>Tolerance</em> section.<br />
<a id="pgfId-948748"></a><div class="webflare-div-image">
<img width="668" height="531" src="images/indesignchecks-4.gif" /></div>
<a id="pgfId-948752"></a>The default value of the lower limit of the input power and input ground voltage is <code>-0.10</code>. It should be less than or equal to <code>0</code>.<br />
<a id="pgfId-948918"></a>The default value of the upper limit of the input power voltage and input ground voltage is <code>0.10</code>. It should be greater than or equal to <code>0</code>.</li></ul>


















<p>
<a id="pgfId-955370"></a>The missing level shifter check also supports the following: </p>

<ul><li>
<a id="pgfId-955371"></a>User-defined <a href="chap1.html#56548">Port Attributes Registration</a> for checking the boundary ports.</li><li>
<a id="pgfId-955372"></a><a actuate="user" class="URL" href="../vpm/chap1.html#supply_state" show="replace" xml:link="simple">Supply States</a> for explicit voltage values. </li></ul>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-955374"></a>Power states that are OFF are not considered for reporting missing level shifter errors. </div>
<ul><li>
<a id="pgfId-947493"></a><strong>Incompatible level shifters check</strong><br />
<a id="pgfId-955477"></a>In this check, all domain crossings at different operating voltages are checked for the level shifters voltage ranges. An error is reported if operating voltages are found incompatible, for example, high level shifters in a low-to-high crossing or conversely. <br />
<a id="pgfId-955481"></a>Incompatibility in operating voltages can arise due to the following:<ul><li>
<a id="pgfId-955482"></a>Voltage levels of signals <br />
<a id="pgfId-955484"></a>This checks for incompatible driver or receiver for a data pin with respect to input or output supply voltage range for a level shifter.</li><li>
<a id="pgfId-955486"></a>Voltage levels of supply<br />
<a id="pgfId-947494"></a>This checks for incompatibility of level shifter supplies with respect to the input or output voltage range supported by the level shifter. <br />
<a id="pgfId-948254"></a><div class="webflare-div-image">
<img width="668" height="306" src="images/indesignchecks-5.gif" /></div></li></ul></li><li>
<a id="pgfId-947490"></a><strong>Redundant level shifters check</strong><br />
<a id="pgfId-947491"></a>All domain crossings with level shifters at the same operating voltages are reported. In addition, the domain crossings at the macro boundary with a redundant level shifter are reported.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-955689"></a>A valid level shifter in one supply state is not considered redundant in any other power state.</div>
<a id="pgfId-948271"></a><div class="webflare-div-image">
<img width="668" height="311" src="images/indesignchecks-6.gif" /></div></li><li>
<a id="pgfId-947780"></a><strong>Protected level shifters check</strong><br />
<a id="pgfId-950693"></a>The data is protected by using an enable signal. The protected level shifters in design along with their enable condition are highlighted.<br />
<a id="pgfId-955978"></a><div class="webflare-div-image">
<img width="668" height="237" src="images/indesignchecks-7.gif" /></div></li><li>
<a id="pgfId-947834"></a><strong>Unprotected level shifters check</strong><br />
<a id="pgfId-950531"></a>An unprotected dual rail level shifter is reported when all the following conditions are true:<ul><li>
<a id="pgfId-950532"></a>Level shifter instance has no enable pin. </li><li>
<a id="pgfId-950533"></a>One domain of the level shifter instance is in the OFF state. </li><li>
<a id="pgfId-950521"></a>The second domain of level shifter instance is in ON state.<br />
<a id="pgfId-956000"></a><div class="webflare-div-image">
<img width="668" height="231" src="images/indesignchecks-8.gif" /></div></li></ul></li><li>
<a id="pgfId-947862"></a><strong>Floating level shifters check</strong><br />
<a id="pgfId-951283"></a>The floating level shifters have their enable signal evaluated as floating. During the check, the level shifter is reported if its enable input can be traced to a floating value.<br />
<a id="pgfId-956022"></a><div class="webflare-div-image">
<img width="668" height="291" src="images/indesignchecks-9.gif" /></div></li><li>
<a id="pgfId-947887"></a><strong>Always enabled level shifters check</strong><br />
<a id="pgfId-951435"></a>This check highlights the level shifters that have the enable pin tied to a fixed supply voltage and therefore, the state of the level shifter never changes. It keeps the data output always clamped.<br />
<a id="pgfId-956036"></a><div class="webflare-div-image">
<img width="668" height="244" src="images/indesignchecks-10.gif" /></div></li><li>
<a id="pgfId-947914"></a><strong>Unused enable level shifters check</strong><br />
<a id="pgfId-951584"></a>This check highlights a level shifter that has the enable pin tied to a fixed supply voltage of opposite polarity. In this case, the enable pin is not used effectively.The unused enable level shifters have an enable signal tied to a fixed voltage and data output is never clamped.<br />
<a id="pgfId-955315"></a><div class="webflare-div-image">
<img width="668" height="223" src="images/indesignchecks-11.gif" /></div></li></ul>




















































<h3>
<a id="pgfId-947611"></a><a id="62064"></a>Isolation Checks</h3>
<ul><li>
<a id="pgfId-947650"></a><strong>Missing isolation check</strong><br />
<a id="pgfId-947651"></a>Reports all domain crossing involving at least one switchable domain and another switchable or always on domain without isolation. The driver supply could be MOS drain terminals, standard cell output, or output macro domain ports. Similarly, load could be MOS gate terminals, standard cell input, or macro domain ports.</li></ul>


<p>
<a id="pgfId-948557"></a></p>

<div class="webflare-div-image">
<img width="668" height="335" src="images/indesignchecks-12.gif" /></div>
<ul><li>
<a id="pgfId-947657"></a><strong>Incompatible isolation check</strong><br />
<a id="pgfId-952058"></a>Checks the isolation cell for compatibility with the enable pin or supply connection while ensuring that the power shutoff domain has been isolated from functional logic. If the supply for the driver or receiver node is incompatible, an error is flagged. In various user-defined supply states of externally shut-off conditions, it reports if the voltage exists in all the data connections. </li><li>
<a id="pgfId-947654"></a><strong>Redundant isolation check</strong><br />
<a id="pgfId-952243"></a>Reports an error if the driver and receiver of an isolation cell are switched on and off simultaneously or they are never turned off. This helps in optimizing the design area and power by indicating the redundant circuit elements.<br />
<a id="pgfId-955713"></a><div class="webflare-div-image">
<img width="668" height="241" src="images/indesignchecks-13.gif" /></div></li></ul>









<h3>
<a id="pgfId-948579"></a><a id="82784"></a>Bulk Checks</h3>

<p>
<a id="pgfId-955735"></a>The incompatible bulk check flags transistors, which have the bulk terminal-related supply incompatible with the related supply of its source or drain terminal.</p>

<ul><li>
<a id="pgfId-955737"></a>For a P-type transistor, a violation is reported in the following scenarios:<ul><li>
<a id="pgfId-955738"></a>The voltage for the related bulk supply net is less than the voltage for the related source or drain supply net.    </li><li>
<a id="pgfId-955739"></a>The bulk node is OFF compared to either the source or drain terminal that are fully ON in a particular supply state.</li></ul></li><li>
<a id="pgfId-955741"></a>For an N-type transistor, a violation is reported in the following scenarios:<ul><li>
<a id="pgfId-955742"></a>The voltage for the related bulk supply net is more than the voltage for the related source or drain supply net.</li><li>
<a id="pgfId-955743"></a>The bulk node is fully ON compared to the source or drain terminal that are OFF in a particular supply state.<br />
<a id="pgfId-956061"></a><div class="webflare-div-image">
<img width="668" height="527" src="images/indesignchecks-14.gif" /></div></li></ul></li></ul>











<h2>
<a id="pgfId-940947"></a><a id="45640"></a>Running Checks</h2>

<p>
<a id="pgfId-949348"></a>This topic explains running certain checks while designing, loading violations, and analyzing the reported errors in the Annotation Browser. You can browse and review the errors. The cross-highlighting enables to view the errors in the schematic.</p>

<ul><li>
<a id="pgfId-949507"></a><a href="indesignchecks.html#18896">Checking a Design</a></li><li>
<a id="pgfId-949444"></a><a href="indesignchecks.html#12234">Loading the Violations Database</a></li><li>
<a id="pgfId-949488"></a><a href="indesignchecks.html#33639">Filtering Violations</a></li></ul>


<h3>
<a id="pgfId-949525"></a><a id="18896"></a>Checking a Design</h3>

<p>
<a id="pgfId-949562"></a>To run the In-Design Checks, perform the following steps:</p>
<ol><li>
<a id="pgfId-949666"></a>Load the setup in the Power Manager Setup form.</li><li>
<a id="pgfId-949612"></a>Choose <em>Power Manager </em>&#8211; <em>Run In-Design Checks</em>. <br />
<a id="pgfId-950653"></a><div class="webflare-div-image">
<img width="668" height="261" src="images/indesignchecks-15.gif" /></div>
<a id="pgfId-950647"></a>An <code>inDesign.log</code> file, such as the one shown here, appears.<br />
<a id="pgfId-949797"></a><div class="webflare-div-image">
<img width="668" height="537" src="images/indesignchecks-16.gif" /></div></li></ol>









<h3>
<a id="pgfId-948450"></a><a id="12234"></a>Loading the Violations Database</h3>

<p>
<a id="pgfId-949504"></a>The errors generated are cross-probed to the accurate schematic location to enable the editing and correction. To load the violations database, perform the following steps:</p>
<ol><li>
<a id="pgfId-949863"></a>Choose <em>Power Manager </em>&#8211; <em>Load Violations</em>.<br />
<a id="pgfId-949981"></a><div class="webflare-div-image">
<img width="668" height="324" src="images/indesignchecks-17.gif" /></div></li><li>
<a id="pgfId-949967"></a>Specify the file name and click <em>OK</em>. The Annotation Browser displays the violations in the design.<br />
<a id="pgfId-950121"></a><div class="webflare-div-image">
<img width="668" height="517" src="images/indesignchecks-18.gif" /></div></li><li>
<a id="pgfId-950103"></a>Specify the scope of the violations, which is based on the cellview hierarchy, to be displayed in the Annotation Browser.<br />
<a id="pgfId-950206"></a><div class="webflare-div-image">
<img width="668" height="464" src="images/indesignchecks-19.gif" /></div></li></ol>













<h3>
<a id="pgfId-948452"></a><a id="33639"></a>Filtering Violations</h3>

<p>
<a id="pgfId-950314"></a>You can add the filter patterns to waive off violations in the <em>Filters</em> field on the Runs In-Design Checks tab of the Power Manager Setup form. These indicate the permissive deviations in the design. The tool filters the errors messages or violations matching the pattern specified in the <em>Filters</em> field. The Annotation Browser does not display the filtered violations. All matching violations are reported as the filtered messages in the In-Design Checks Report. See <a href="chap1.html#79892">In-Design Checks</a>.</p>

<h2>
<a id="pgfId-942849"></a><a id="11615"></a>Generating Signal Information</h2>

<p>
<a id="pgfId-942950"></a>You can assign the voltage information to each design net based on the possible voltage values defined in the Signal Information Report that the net can have under multiple design conditions. </p>
<p>
<a id="pgfId-954296"></a>To generate the signal information report:</p>
<ol><li>
<a id="pgfId-952896"></a>Load the setup file. The setup file is needed for identifying the design elements and registering voltage values for different nets.</li><li>
<a id="pgfId-952921"></a>Choose <em>Power Manager </em>&#8211; <em>Generate Signal Info</em>. Alternatively, use <a href="VPM_SKILL.html#15889">vpmGenerateSigInfo</a>. The Signal Information Report is created. <br />
<a id="pgfId-953009"></a><div class="webflare-div-image">
<img width="668" height="556" src="images/indesignchecks-20.gif" /></div></li></ol>




<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2.html" id="prev" title="Importing the Power Intent of a Design">Importing the Power Intent of  ...</a></em></b><b><em><a href="chap3.html" id="nex" title="Exporting Power Intent of a Design">Exporting Power Intent of a De ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>