// Seed: 1031902253
module module_0 (
    input id_0,
    input id_1
);
  assign id_2 = 1;
  logic id_3;
  type_7 id_4 (
      !1,
      id_1
  );
  assign id_2 = id_2;
  assign id_3 = id_3;
  logic id_5;
  assign id_5 = id_5;
endmodule
`default_nettype id_10 `timescale 1ps / 1 ps
`define pp_11 0
module module_1 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    inout id_8,
    input id_9
);
  type_15(
      .id_0(1 & id_4)
  );
  logic id_10;
endmodule
