// Seed: 958343598
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    output wire id_3,
    output wor id_4,
    output supply0 id_5
);
  assign id_2 = -1;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input uwire id_2,
    id_18,
    output wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input wor id_13,
    output tri id_14,
    output supply1 id_15,
    input wand id_16
);
  wire id_19;
  always id_1 <= 1;
  assign id_15 = -1'b0;
  wire id_20;
  assign id_12 = id_6;
  wire id_21, id_22;
  wire id_23;
  wire id_24;
  wire id_25;
  module_0 modCall_1 (
      id_2,
      id_14,
      id_3,
      id_15,
      id_10,
      id_12
  );
  assign modCall_1.id_4 = 0;
endmodule
