<?xml version="1.0" encoding="UTF-8"?>
<module id="IQN_AID" HW_revision="" XML_version="1" description="">
  <!--  -->
  <register id="AID2_IQ_EFE_Channel_Configuration_Register" offset="0x00000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_EN" width="1" begin="0" end="0" description="Enable channel" rwaccess="RW" />
    <bitfield id="CHAN_TDD_FRC_OFF" width="1" begin="8" end="8" description="Alternate TDD mode for controlling TDD also used for GSM Base Band Hopping. APP SW controls updates this bit each symbol of time to control whether the next symbol will be TDD OFF. TDD OFF channels generate no Ingress DMA traffic and expect no Egress DMA" rwaccess="RW" />
    <bitfield id="CHAN_RADIO_SEL" width="3" begin="14" end="12" description="Assigns each channel to one of eight radio standard groups. i.e. radio standard 0 may be LTE 20MHz" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_EFE_Configuration_Register" offset="0x00200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="LOOPBACK_EN" width="1" begin="0" end="0" description="(TI use Only) 0x1: Ingress data from ICC is looped back to Egress data to ICC. DMA traffic is unused. (i.e. for purpose of early DFE only testing)" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_EFE_Global_Enable_Set_Reg" offset="0x00240" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="AID2_IQ_EFE_Global_Enable_Clear_Reg" offset="0x00244" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="AID2_IQ_EFE_Global_Enable_Status" offset="0x00248" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: efe_ON 0x0:efe_OFF" rwaccess="R" />
  </register>
  <register id="AID2_IQ_EFE_Channel_ON_Status_Reg" offset="0x00260" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_ON" width="32" begin="31" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="AID2_IQ_EFE_IN_Packet_Status_Registers" offset="0x00280" width="32" description="(1 of 1, stride 0)">
    <bitfield id="IN_PKT" width="32" begin="31" end="0" description="0x1: IN_PKT 0x0:OUT_PKT" rwaccess="R" />
  </register>
  <register id="AID2_IQ_EFE_DMA_SYNC_Status_Registers" offset="0x002a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DMA_SYNC" width="32" begin="31" end="0" description="0x1: DMA synchronized to radio timing for this channel 0x0:DMA not synchronized to radio timing for this channel. Channel is in in re-sync mode." rwaccess="R" />
  </register>
  <register id="AID2_IQ_EFE_Frame_Count_Register" offset="0x00400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SYM_TC" width="8" begin="7" end="0" description="Radio Framing Counter. Symbol Count. Number of symbols per frame programmed as a terminal count." rwaccess="RW" />
    <bitfield id="INDEX_SC" width="8" begin="15" end="8" description="Radio Framing Counter. Index Counter Starting Location. Starting location of the Sample Terminal Count LUT loaded into the Index Counter when it first starts and each time it wraps. Depending on the radio standard, the index will wrap once per radio frame" rwaccess="RW" />
    <bitfield id="INDEX_TC" width="8" begin="23" end="16" description="Radio Framing Counter. Index Counter Terminal Count. Index counter terminal count which is the last value of the Index Counter before it wraps. For simple use case, program same as frm_sym_tc." rwaccess="RW" />
  </register>
  <register id="AID2_SI_IQ_efe_Radio_Standard_Configuration" offset="0x00420" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_FIRST_SYM" width="8" begin="7" end="0" description="Selects first symbol to start TDD" rwaccess="RW" />
    <bitfield id="TDD_LUT_EN" width="1" begin="8" end="8" description="Enable TDD" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_efe_Radio_Standard_0_TDD_ENABLE_LUT" offset="0x00440" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_efe_Radio_Standard_1_TDD_ENABLE_LUT" offset="0x00460" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_efe_Radio_Standard_2_TDD_ENABLE_LUT" offset="0x00480" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_efe_Radio_Standard_3_TDD_ENABLE_LUT" offset="0x004a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_efe_Radio_Standard_4_TDD_ENABLE_LUT" offset="0x004c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_efe_Radio_Standard_5_TDD_ENABLE_LUT" offset="0x004e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_efe_Radio_Standard_6_TDD_ENABLE_LUT" offset="0x00500" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_efe_Radio_Standard_7_TDD_ENABLE_LUT" offset="0x00520" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_EFE_Channel_AXC_Offset_Reg" offset="0x00600" width="32" description="(1 of 32, stride 4)">
    <bitfield id="AXC_OFFSET" width="20" begin="19" end="0" description="AxC-by-AxC delay control. Allows different timing alignments for each AxC. DIO, AID applicactions this is a 4 sample offset relatvie to the group or TDM of AxC. AIL CPRI, this is a sample offset relative to the CPRI AxC Group. AIL OBSAI, this is a Radio" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_EFE_AxC_Framing_Sample_Terminal_Count" offset="0x00800" width="32" description="(1 of 256, stride 4)">
    <bitfield id="SAMP_TC" width="18" begin="17" end="0" description="Radio Framing Counter. Number of samples (4 Bytes) per radio symbol programmed as a terminal count" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_EFE_Channel_TDM_LUT_Reg" offset="0x00c00" width="32" description="(1 of 256, stride 4)">
    <bitfield id="CHAN_INDEX_CFG" width="7" begin="6" end="0" description="TDM Channel Index" rwaccess="RW" />
    <bitfield id="CHAN_INDEX_EN_CFG" width="1" begin="8" end="8" description="TDM Channel Index LUT Enable" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_efe_Radio_Standard_Scheduler" offset="0x01000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDM_START" width="8" begin="7" end="0" description="EFE Scheduler TDM Starting address in LUT" rwaccess="RW" />
    <bitfield id="TDM_LEN" width="8" begin="15" end="8" description="EFE Scheduler TDM Length" rwaccess="RW" />
    <bitfield id="TDM_EN" width="1" begin="16" end="16" description="EFE Scheculer Enable TDM" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Channel_Configuration_Register" offset="0x02000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_EN" width="1" begin="0" end="0" description="Enable channel" rwaccess="RW" />
    <bitfield id="CHAN_AXC_OFFSET" width="2" begin="3" end="2" description="AxC Offset" rwaccess="RW" />
    <bitfield id="CHAN_RADIO_SEL" width="3" begin="6" end="4" description="Radio Standard Select" rwaccess="RW" />
    <bitfield id="CHAN_TDD_FRC_OFF" width="1" begin="8" end="8" description="Forces a channel into the TDD OFF state on the next symbol after it is set to a 1 regardless of the TDD configuration of the radio standard variant the channel is assigned to." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Frame_Count_Register" offset="0x02200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SYM_TC" width="8" begin="7" end="0" description="Radio Framing Counter. Symbol Count. Number of symbols per frame programmed as a terminal count." rwaccess="RW" />
    <bitfield id="INDEX_SC" width="8" begin="15" end="8" description="Radio Framing Counter. Index Counter Starting Location. Starting location of the Sample Terminal Count LUT loaded into the Index Counter when it first starts and each time it wraps." rwaccess="RW" />
    <bitfield id="INDEX_TC" width="8" begin="23" end="16" description="Radio Framing Counter. Index Counter Terminal Count. Index counter terminal count which is the last value of the Index Counter before it wraps. For simple use case, program same as frm_sym_tc." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Radio_Standard_Configuration" offset="0x02220" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_LUT_EN" width="1" begin="0" end="0" description="Enable TDD" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Radio_Standard_0_TDD_ENABLE_LUT" offset="0x02240" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Radio_Standard_1_TDD_ENABLE_LUT" offset="0x02260" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Radio_Standard_2_TDD_ENABLE_LUT" offset="0x02280" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Radio_Standard_3_TDD_ENABLE_LUT" offset="0x022a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Radio_Standard_4_TDD_ENABLE_LUT" offset="0x022c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Radio_Standard_5_TDD_ENABLE_LUT" offset="0x022e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Radio_Standard_6_TDD_ENABLE_LUT" offset="0x02300" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Radio_Standard_7_TDD_ENABLE_LUT" offset="0x02320" width="32" description="(1 of 1, stride 0)">
    <bitfield id="TDD_EN" width="32" begin="31" end="0" description="enables/disables DMA of whole symbols (PktDMA packets). Program as 0xffff for most applications." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_Global_Enable_Set_Reg" offset="0x02340" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="AID2_IQ_IFE_Global_Enable_Clear_Reg" offset="0x02344" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="AID2_IQ_IFE_Global_Enable_Status" offset="0x02348" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: ife_ON 0x0:ife_OFF" rwaccess="R" />
  </register>
  <register id="AID2_IQ_IFE_Channel_ON_Status_Reg" offset="0x02350" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_ON" width="32" begin="31" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="AID2_IQ_IFE_IN_Packet_Status_Registers" offset="0x02360" width="32" description="(1 of 1, stride 0)">
    <bitfield id="IN_PKT" width="32" begin="31" end="0" description="0x1: IN_PKT 0x0:OUT_PKT" rwaccess="R" />
  </register>
  <register id="AID2_IQ_IDC_Status_Register" offset="0x02384" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EMPTY" width="1" begin="0" end="0" description="Empty indicator for both the PSI Staging FIFO and the CDC FIFO" rwaccess="R" />
  </register>
  <register id="AID2_IQ_IDC_In_Packet_Status_Register" offset="0x02390" width="32" description="(1 of 1, stride 0)">
    <bitfield id="INPKT" width="32" begin="31" end="0" description="Per-channel in packet status bits where a 0 indicates that the channel is not actively processing a packet and a 1 indicates that it is actively processing a packet. The inpkt to channel assignment is such that inpkt\[0\] is associated with channel 0 and" rwaccess="R" />
  </register>
  <register id="AID2_IQ_IDC_Configuration_Register" offset="0x023c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="FAIL_MARK_ONLY" width="1" begin="0" end="0" description="Controls how the IDC handles packet errors detected by IFE" rwaccess="RW" />
    <bitfield id="FRC_OFF_ALL" width="1" begin="1" end="1" description="Forces off all Ingress channels without waiting for an end of symbol or time slot. All open packets are automatically closed by creating an EOP for each open packet" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IDC_Channel_Configuration_Registers" offset="0x02400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Byte swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping control." rwaccess="RW" />
    <bitfield id="PKT_TYPE" width="5" begin="20" end="16" description="Programmable packet type that is inserted into pkt_type field of PKTDMA Info Word 0." rwaccess="RW" />
    <bitfield id="CHAN_FRC_OFF" width="1" begin="24" end="24" description="Forces off all channel without waiting for an end of symbol or time slot. If channel has an open packet it is automatically closed by creating an EOP" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IFE_AxC_Framing_Sample_Terminal_Count" offset="0x02800" width="32" description="(1 of 256, stride 4)">
    <bitfield id="SAMP_TC" width="18" begin="17" end="0" description="Radio Framing Counter. Number of samples (4 Bytes) per radio symbol programmed as a terminal count" rwaccess="RW" />
  </register>
  <register id="AID2_ECTL_Global_Enable_Set_Reg" offset="0x03000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="AID2_ECTL_Global_Enable_Clear_Reg" offset="0x03004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="AID2_ECTL_Global_Enable_Status" offset="0x03008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: ectl_ON 0x0:ectl_OFF" rwaccess="R" />
  </register>
  <register id="AID2_ECTL_Channel_ON_Status_Reg" offset="0x03100" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_ON" width="16" begin="15" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="AID2_ECTL_In_Packet_Status_Register" offset="0x03140" width="32" description="(1 of 1, stride 0)">
    <bitfield id="IN_PKT" width="16" begin="15" end="0" description="Per-channel in packet status bits where a 0 indicates that the channel is not actively processing a packet and a 1 indicates that it is actively processing a packet. The inpkt to channel assignment is such that inpkt\[0\] is associated with channel 0 and" rwaccess="R" />
  </register>
  <register id="AID2_ECTL_Channel_Enable_Configuration_Register" offset="0x03200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_EN" width="1" begin="0" end="0" description="Enable channel" rwaccess="RW" />
  </register>
  <register id="AID2_ECTL_DB_Threshold_Register" offset="0x03400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHANNEL" width="2" begin="1" end="0" description="Data Buffer Threshold before indicating data available. Per channel" rwaccess="RW" />
  </register>
  <register id="AID2_ICTL_Channel_Configuration_Registers" offset="0x04000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Byte swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping control." rwaccess="RW" />
    <bitfield id="PKT_TYPE" width="5" begin="20" end="16" description="Programmable packet type that is inserted into pkt_type field of PKTDMA Info Word 0." rwaccess="RW" />
    <bitfield id="CHAN_FRC_OFF" width="1" begin="24" end="24" description="Forces off all channel without waiting for an EOP. If channel has an open packet it is automatically closed by creating an EOP" rwaccess="RW" />
  </register>
  <register id="AID2_ICTL_Configuration_Register" offset="0x04200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="FAIL_MARK_ONLY" width="1" begin="0" end="0" description="Controls how the ICTL handles packet errors detected by ICTL" rwaccess="RW" />
    <bitfield id="FRC_OFF_ALL" width="1" begin="1" end="1" description="Forces off all Ingress channels without waiting for an EOP. All open packets are automatically closed by creating an EOP for each open packet" rwaccess="RW" />
  </register>
  <register id="AID2_ICTL_Status_Register" offset="0x04204" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EMPTY" width="1" begin="0" end="0" description="Empty indicator for both the PSI Staging FIFO and the CDC FIFO" rwaccess="R" />
  </register>
  <register id="AID2_ICTL_In_Packet_Status_Register" offset="0x04210" width="32" description="(1 of 1, stride 0)">
    <bitfield id="IN_PKT" width="16" begin="15" end="0" description="Per-channel in packet status bits where a 0 indicates that the channel is not actively processing a packet and a 1 indicates that it is actively processing a packet. The inpkt to channel assignment is such that inpkt\[0\] is associated with channel 0 and" rwaccess="R" />
  </register>
  <register id="AID2_ICTL_Global_Enable_Set_Reg" offset="0x04280" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which sets (enables) global enable" rwaccess="W" />
  </register>
  <register id="AID2_ICTL_Global_Enable_Clear_Reg" offset="0x04284" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DONT_CARE" width="32" begin="31" end="0" description="A write of any value to this register which clears (enables) global enable" rwaccess="W" />
  </register>
  <register id="AID2_ICTL_Global_Enable_Status" offset="0x04288" width="32" description="(1 of 1, stride 0)">
    <bitfield id="ENABLE" width="1" begin="0" end="0" description="0x1: ictl_ON 0x0:ictl_OFF" rwaccess="R" />
  </register>
  <register id="AID2_ICTL_Channel_ON_Status_Reg" offset="0x042a0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_ON" width="16" begin="15" end="0" description="0x1: CHAN_ON 0x0:CHAN_OFF" rwaccess="R" />
  </register>
  <register id="AID2_ICTL_Channel_Enable_Configuration_Register" offset="0x04400" width="32" description="(1 of 1, stride 0)">
    <bitfield id="CHAN_EN" width="1" begin="0" end="0" description="Enable channel" rwaccess="RW" />
  </register>
  <register id="AID2_UAT_config_Register" offset="0x05000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="uat_run" width="1" begin="0" end="0" description="UAT run starts the BCN and RAD counters free running" rwaccess="RW" />
    <bitfield id="diag_sync" width="1" begin="1" end="1" description="diag_sync = 1 starts the BCN and RAD counters if uat_run is set and an AT sync is received. This is only used in simulation and for diagnostics" rwaccess="RW" />
  </register>
  <register id="AID2_UAT_BCN_terminal_count_Register" offset="0x05004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT BCN terminal count. BCN counts from zero to this limit and wraps to zero. Program as 2,457,599 for sys_clk=245.76MHz and 3,071,999 for sys_clk=307.2MHz" rwaccess="RW" />
  </register>
  <register id="AID2_UAT_BCN_offset_Register" offset="0x05008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="Offset correction to the raw uAT BCN counter. Used to correct the alignment of the local uAT BCN to the master AT2 BCN. BCN is initially randomly started. SW uses uat_sync_bcn_capture_sts rd_val to calculate offset correction factor. This correction" rwaccess="RW" />
  </register>
  <register id="AID2_UAT_SYNC_BCN_capture_Register" offset="0x0500c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="uAT raw BCN value captured each frame boundary of AT2 master BCN. Used to calculate uAT BCN offset value for the purpose of aligning uAT to AT2 BCN." rwaccess="R" />
  </register>
  <register id="AID2_UAT_RADT_terminal_count_Register" offset="0x05080" width="32" description="(1 of 8, stride 16)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT terminal count. (i.e. 2,457,599 for WCDMA with sys_clk=245.76MHz)" rwaccess="RW" />
  </register>
  <register id="AID2_UAT_RADT_offset_Register" offset="0x05084" width="32" description="(1 of 8, stride 16)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT offset. Value which is added to the raw RADT as a timing correction. RadT is initially randomly started, SW uses radt_capture value to calculate offset correction factor. This correction factor will be Frame size" rwaccess="RW" />
  </register>
  <register id="AID2_UAT_SYNC_RADT_capture_Register" offset="0x05088" width="32" description="(1 of 8, stride 16)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="UAT RADT sync capture captures the offset RADT count when a uat_mst_slv_sync from the AT occurs. Used by SW to determine correct RADT offset to apply." rwaccess="R" />
  </register>
  <register id="AID2_UAT_RADT_terminal_count_Register" offset="0x05100" width="32" description="(1 of 8, stride 16)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT terminal count. (i.e. 2,457,599 for WCDMA with sys_clk=245.76MHz)" rwaccess="RW" />
  </register>
  <register id="AID2_UAT_RADT_offset_Register" offset="0x05104" width="32" description="(1 of 8, stride 16)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT offset. Value which is added to the raw RADT as a timing correction. RadT is initially randomly started, SW uses radt_capture value to calculate offset correction factor. This correction factor will be Frame size" rwaccess="RW" />
  </register>
  <register id="AID2_UAT_SYNC_RADT_capture_Register" offset="0x05108" width="32" description="(1 of 8, stride 16)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="UAT RADT sync capture captures the offset RADT count when a uat_mst_slv_sync from the AT occurs. Used by SW to determine correct RADT offset to apply." rwaccess="R" />
  </register>
  <register id="AID2_UAT_RADT_event_compare_Register" offset="0x05200" width="32" description="(1 of 22, stride 8)">
    <bitfield id="val" width="25" begin="24" end="0" description="UAT RADT event compare per RADT. When compare value equals RADT count, frame rate event is generated. Also periodic event (i.e. 4SAMP) is started. The 0 to 7 are for si egress, 8 to 15 for si ingress, 16 to 18 for dio egress, 19 to 21 for dio ingress" rwaccess="RW" />
  </register>
  <register id="AID2_UAT_RADT_event_clock_count_tc_Register" offset="0x05204" width="32" description="(1 of 22, stride 8)">
    <bitfield id="val" width="16" begin="15" end="0" description="UAT RADT event clock counter terminal count controls spacing of the periodic strobe (i.e. 4SAMP). Once the uat_evt_radt_cmp_cfg equals the RADT, the period strobe will fire and re-fire every time a clock counter reaches this terminal count. The The 0 to 7" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_EDC_Configuration_Register" offset="0x08000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="PSI_ERR_CHK_DISABLE" width="1" begin="0" end="0" description="Controls how the EDC handles packet errors detected by efe" rwaccess="RW" />
  </register>
  <register id="AID2_IQ_EDC_SOP_Counter_Status_Register" offset="0x08004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SOP_CNT" width="24" begin="23" end="0" description="Count of the number of SOPs seen by the IQ EDC" rwaccess="R" />
  </register>
  <register id="AID2_IQ_EDC_EOP_Counter_Status_Register" offset="0x08008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EOP_CNT" width="24" begin="23" end="0" description="Count of the number of EOPs seen by the IQ EDC" rwaccess="R" />
  </register>
  <register id="AID2_IQ_EDC_Occupancy_Counter_Status_Register" offset="0x08080" width="32" description="(1 of 1, stride 0)">
    <bitfield id="OCC_CNTR_A" width="8" begin="7" end="0" description="Occupancy Counter for register A for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_B" width="8" begin="15" end="8" description="Occupancy Counter for register B for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_C" width="8" begin="23" end="16" description="Occupancy Counter for register C for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_D" width="8" begin="31" end="24" description="Occupancy Counter for register D for this address" rwaccess="R" />
  </register>
  <register id="AID2_IQ_EDC_Channel_Configuration_Registers" offset="0x08200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Byte swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping control." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IDC_Rate_Control_Configuration_Register" offset="0x0a000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="RATE" width="4" begin="3" end="0" description="Rate Controller will allow the IDC to create RATE+1 active requests on the PSI bus within a 32 clock cycle window. As an example, a value of 7 will allow the IDC to create 8 active requests within a 32-clock cycle window which uses 25% of the PSI bus." rwaccess="RW" />
  </register>
  <register id="AID2_IQ_IDC_SOP_Counter_Register" offset="0x0a004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SOP_CNT" width="24" begin="23" end="0" description="Wrapping count of SOPs sent on PSI." rwaccess="R" />
  </register>
  <register id="AID2_IQ_IDC_EOP_Counter_Register" offset="0x0a008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EOP_CNT" width="24" begin="23" end="0" description="Wrapping count of EOPs sent on PSI." rwaccess="R" />
  </register>
  <register id="AID2_ECTL_Rate_Control_Configuration_Register" offset="0x0b000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="RATE" width="4" begin="3" end="0" description="Rate Controller will allow the ECTL to create RATE+1 active requests on the PSI bus within a 16 clock cycle window. As an example, a value of 7 will allow the ICTL to create 8 active requests within a 16-clock cycle window which uses 50% of the PSI bus." rwaccess="RW" />
  </register>
  <register id="AID2_ECTL_SOP_Counter_Status_Register" offset="0x0b004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SOP_CNT" width="24" begin="23" end="0" description="Count of the number of SOPs seen by the ECTL" rwaccess="R" />
  </register>
  <register id="AID2_ECTL_EOP_Counter_Status_Register" offset="0x0b008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EOP_CNT" width="24" begin="23" end="0" description="Count of the number of EOPs seen by the ECTL" rwaccess="R" />
  </register>
  <register id="AID2_ECTL_Occupancy_Counter_Status_Register" offset="0x0b100" width="32" description="(1 of 1, stride 0)">
    <bitfield id="OCC_CNTR_A" width="8" begin="7" end="0" description="Occupancy Counter for register A for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_B" width="8" begin="15" end="8" description="Occupancy Counter for register B for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_C" width="8" begin="23" end="16" description="Occupancy Counter for register C for this address" rwaccess="R" />
    <bitfield id="OCC_CNTR_D" width="8" begin="31" end="24" description="Occupancy Counter for register D for this address" rwaccess="R" />
  </register>
  <register id="AID2_ECTL_Channel_Configuration_Registers" offset="0x0b200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="DAT_SWAP" width="2" begin="1" end="0" description="Byte swapping control." rwaccess="RW" />
    <bitfield id="IQ_ORDER" width="2" begin="5" end="4" description="IQ swapping control." rwaccess="RW" />
  </register>
  <register id="AID2_ICTL_Rate_Control_Configuration_Register" offset="0x0c000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="RATE" width="4" begin="3" end="0" description="Rate Controller will allow the ICTL to create RATE+1 active requests on the PSI bus within a 16 clock cycle window. As an example, a value of 7 will allow the ICTL to create 8 active requests within a 16-clock cycle window which uses 50% of the PSI bus." rwaccess="RW" />
  </register>
  <register id="AID2_ICTL_SOP_Counter_Register" offset="0x0c004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="SOP_CNT" width="24" begin="23" end="0" description="Wrapping count of SOPs sent on PSI." rwaccess="R" />
  </register>
  <register id="AID2_ICTL_EOP_Counter_Register" offset="0x0c008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="EOP_CNT" width="24" begin="23" end="0" description="Wrapping count of EOPs sent on PSI." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_a_Raw_Interrupt_Status" offset="0x10000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="SI Ingress IQ ICC Start of Frame received" rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="SI Ingress IQ ICC data transfer received" rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="SI Ingress IQ IFE transmitted SOP" rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="SI Ingress IQ IFE transmitted EOP" rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="SI Ingress IQ IFE transmitted valid data phase" rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="SI Ingress IQ FIFO overflow error" rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_a_Raw_Set" offset="0x10004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_a_Raw_Clear" offset="0x10008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_a_EV0_Enable_Status" offset="0x1000c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_a_EV0_Enable_Set" offset="0x10010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_a_EV0_Enable_Clear" offset="0x10014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_a_EV1_Enable_Status" offset="0x10018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_a_EV1_Enable_Set" offset="0x1001c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_a_EV1_Enable_Clear" offset="0x10020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_a_EV0_Enabled_Status" offset="0x10024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_a_EV1_Enabled_Status" offset="0x10028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_icc_sof_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_icc_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_sop_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_eop_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_ife_dat_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_fifo_ovfl_err" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_b_Raw_Interrupt_Status" offset="0x1002c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="SI Ingress CTL Packet error occurred" rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="SI Ingress CTL received EOP from ICC" rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="SI Ingress CTL received valid data phase from ICC" rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="SI Ingress CTL FIFO overflow error" rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_b_Raw_Set" offset="0x10030" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_b_Raw_Clear" offset="0x10034" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_b_EV0_Enable_Status" offset="0x10038" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_b_EV0_Enable_Set" offset="0x1003c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_b_EV0_Enable_Clear" offset="0x10040" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_b_EV1_Enable_Status" offset="0x10044" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_b_EV1_Enable_Set" offset="0x10048" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_b_EV1_Enable_Clear" offset="0x1004c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_b_EV0_Enabled_Status" offset="0x10050" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_b_EV1_Enabled_Status" offset="0x10054" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_pkt_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_icc_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_fifo_ovfl_err" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_c_Raw_Interrupt_Status" offset="0x10058" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="SI Ingress IQ per channel Start of Frame alignment error" rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_c_Raw_Set" offset="0x1005c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_c_Raw_Clear" offset="0x10060" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_c_EV0_Enable_Status" offset="0x10064" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_c_EV0_Enable_Set" offset="0x10068" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_c_EV0_Enable_Clear" offset="0x1006c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_c_EV1_Enable_Status" offset="0x10070" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_c_EV1_Enable_Set" offset="0x10074" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_c_EV1_Enable_Clear" offset="0x10078" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_c_EV0_Enabled_Status" offset="0x1007c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_c_EV1_Enabled_Status" offset="0x10080" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_sof_err" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_d_Raw_Interrupt_Status" offset="0x10108" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="SI Ingress CTL per channel SOP received from ICC" rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_d_Raw_Set" offset="0x1010c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_d_Raw_Clear" offset="0x10110" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_d_EV0_Enable_Status" offset="0x10114" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_d_EV0_Enable_Set" offset="0x10118" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_d_EV0_Enable_Clear" offset="0x1011c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_d_EV1_Enable_Status" offset="0x10120" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_d_EV1_Enable_Set" offset="0x10124" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_d_EV1_Enable_Clear" offset="0x10128" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_d_EV0_Enabled_Status" offset="0x1012c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_d_EV1_Enabled_Status" offset="0x10130" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_icc_sop_info" width="16" begin="15" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_a_Raw_Interrupt_Status" offset="0x101b8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="SI Egress IQ EFE data starvation error" rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="SI Egress IQ EFE packet boundary error" rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="SI Egress IQ EFE symbol number error. (Packet boundary errors due to a missing, early, or late SOP disable the reporting of any symbol errors since the symbol number is only valid for SOPs)" rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="SI Egress IQ transmitted Start of Frame to ICC" rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="SI Egress IQ transmitted data to ICC" rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_a_Raw_Set" offset="0x101bc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_a_Raw_Clear" offset="0x101c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_a_EV0_Enable_Status" offset="0x101c4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_a_EV0_Enable_Set" offset="0x101c8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_a_EV0_Enable_Clear" offset="0x101cc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_a_EV1_Enable_Status" offset="0x101d0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_a_EV1_Enable_Set" offset="0x101d4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_a_EV1_Enable_Clear" offset="0x101d8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_a_EV0_Enabled_Status" offset="0x101dc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_a_EV1_Enabled_Status" offset="0x101e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_efe_starve_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_pkt_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_efe_sym_err" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_sof_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_icc_dat_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_b_Raw_Interrupt_Status" offset="0x101e4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="SI Egress CTL transmitted EOP to ICC" rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="SI Egress CTL transmitted data to ICC" rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_b_Raw_Set" offset="0x101e8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_b_Raw_Clear" offset="0x101ec" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_b_EV0_Enable_Status" offset="0x101f0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_b_EV0_Enable_Set" offset="0x101f4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_b_EV0_Enable_Clear" offset="0x101f8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_b_EV1_Enable_Status" offset="0x101fc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_b_EV1_Enable_Set" offset="0x10200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_b_EV1_Enable_Clear" offset="0x10204" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_b_EV0_Enabled_Status" offset="0x10208" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_b_EV1_Enabled_Status" offset="0x1020c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_icc_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_c_Raw_Interrupt_Status" offset="0x10210" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="SI Egress CTL per channel SOP transmitted to ICC" rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_c_Raw_Set" offset="0x10214" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_c_Raw_Clear" offset="0x10218" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_c_EV0_Enable_Status" offset="0x1021c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_c_EV0_Enable_Set" offset="0x10220" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_c_EV0_Enable_Clear" offset="0x10224" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_c_EV1_Enable_Status" offset="0x10228" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_c_EV1_Enable_Set" offset="0x1022c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_c_EV1_Enable_Clear" offset="0x10230" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_c_EV0_Enabled_Status" offset="0x10234" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_c_EV1_Enabled_Status" offset="0x10238" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_icc_sop_info" width="16" begin="15" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_sysclk_orig_reg" offset="0x102c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="orig_ee_0" width="1" begin="0" end="0" description="If set a bit is set in the ee_sii_a register." rwaccess="R" />
    <bitfield id="orig_ee_1" width="1" begin="1" end="1" description="If set a bit is set in the ee_sii_b register." rwaccess="R" />
    <bitfield id="orig_ee_2" width="1" begin="2" end="2" description="If set a bit is set in the ee_sii_c register." rwaccess="R" />
    <bitfield id="orig_ee_3" width="1" begin="3" end="3" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_4" width="1" begin="4" end="4" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_5" width="1" begin="5" end="5" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_6" width="1" begin="6" end="6" description="If set a bit is set in the ee_sii_d register." rwaccess="R" />
    <bitfield id="orig_ee_7" width="1" begin="7" end="7" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_8" width="1" begin="8" end="8" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_9" width="1" begin="9" end="9" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_10" width="1" begin="10" end="10" description="If set a bit is set in the ee_sie_a register." rwaccess="R" />
    <bitfield id="orig_ee_11" width="1" begin="11" end="11" description="If set a bit is set in the ee_sie_b register." rwaccess="R" />
    <bitfield id="orig_ee_12" width="1" begin="12" end="12" description="If set a bit is set in the ee_sie_c register." rwaccess="R" />
    <bitfield id="orig_ee_13" width="1" begin="13" end="13" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_14" width="1" begin="14" end="14" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_15" width="1" begin="15" end="15" description="Undefined for AID2. Always read as 0." rwaccess="R" />
  </register>
  <register id="AID2_dfe_ee_a_Raw_Interrupt_Status" offset="0x11000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="DFE error interrupts" rwaccess="R" />
  </register>
  <register id="AID2_dfe_ee_a_Raw_Set" offset="0x11004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_dfe_ee_a_Raw_Clear" offset="0x11008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_dfe_ee_a_EV0_Enable_Status" offset="0x1100c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_dfe_ee_a_EV0_Enable_Set" offset="0x11010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_dfe_ee_a_EV0_Enable_Clear" offset="0x11014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_dfe_ee_a_EV1_Enable_Status" offset="0x11018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_dfe_ee_a_EV1_Enable_Set" offset="0x1101c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_dfe_ee_a_EV1_Enable_Clear" offset="0x11020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_dfe_ee_a_EV0_Enabled_Status" offset="0x11024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_dfe_ee_a_EV1_Enabled_Status" offset="0x11028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="dfe_iqn_aid2_err" width="2" begin="1" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_e_Raw_Interrupt_Status" offset="0x12000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="SI Ingress IQ EOP transmitted to PSI" rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="SI Ingress IQ data transmitted to PSI" rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_e_Raw_Set" offset="0x12004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_e_Raw_Clear" offset="0x12008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_e_EV0_Enable_Status" offset="0x1200c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_e_EV0_Enable_Set" offset="0x12010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_e_EV0_Enable_Clear" offset="0x12014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_e_EV1_Enable_Status" offset="0x12018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_e_EV1_Enable_Set" offset="0x1201c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_e_EV1_Enable_Clear" offset="0x12020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_e_EV0_Enabled_Status" offset="0x12024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_e_EV1_Enabled_Status" offset="0x12028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_iq_psi_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_f_Raw_Interrupt_Status" offset="0x1202c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="SI Ingress CTL EOP transmitted to PSI" rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="SI Ingress CTL data transmitted to PSI" rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_f_Raw_Set" offset="0x12030" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_f_Raw_Clear" offset="0x12034" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_f_EV0_Enable_Status" offset="0x12038" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_f_EV0_Enable_Set" offset="0x1203c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_f_EV0_Enable_Clear" offset="0x12040" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_f_EV1_Enable_Status" offset="0x12044" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_f_EV1_Enable_Set" offset="0x12048" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_f_EV1_Enable_Clear" offset="0x1204c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_f_EV0_Enabled_Status" offset="0x12050" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_f_EV1_Enabled_Status" offset="0x12054" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_eop_info" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_ing_ctl_psi_dat_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_g_Raw_Interrupt_Status" offset="0x12058" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="SI Ingress IQ SOP transmitted to PSI" rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_g_Raw_Set" offset="0x1205c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_g_Raw_Clear" offset="0x12060" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_g_EV0_Enable_Status" offset="0x12064" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_g_EV0_Enable_Set" offset="0x12068" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_g_EV0_Enable_Clear" offset="0x1206c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_g_EV1_Enable_Status" offset="0x12070" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_g_EV1_Enable_Set" offset="0x12074" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_g_EV1_Enable_Clear" offset="0x12078" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_g_EV0_Enabled_Status" offset="0x1207c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_g_EV1_Enabled_Status" offset="0x12080" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_iq_psi_sop_info" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_h_Raw_Interrupt_Status" offset="0x12108" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="SI Ingress CTL per channel SOP transmitted to PSI" rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_h_Raw_Set" offset="0x1210c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_h_Raw_Clear" offset="0x12110" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_h_EV0_Enable_Status" offset="0x12114" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_h_EV0_Enable_Set" offset="0x12118" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_h_EV0_Enable_Clear" offset="0x1211c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_h_EV1_Enable_Status" offset="0x12120" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_h_EV1_Enable_Set" offset="0x12124" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_h_EV1_Enable_Clear" offset="0x12128" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sii_h_EV0_Enabled_Status" offset="0x1212c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sii_h_EV1_Enabled_Status" offset="0x12130" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_ing_ctl_psi_sop_info" width="16" begin="15" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_d_Raw_Interrupt_Status" offset="0x121b8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="SI Egress IQ PSI data type error" rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="SI Egress IQ EOP received from PSI" rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="SI Egress IQ valid data received from PSI" rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_d_Raw_Set" offset="0x121bc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_d_Raw_Clear" offset="0x121c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_d_EV0_Enable_Status" offset="0x121c4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_d_EV0_Enable_Set" offset="0x121c8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_d_EV0_Enable_Clear" offset="0x121cc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_d_EV1_Enable_Status" offset="0x121d0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_d_EV1_Enable_Set" offset="0x121d4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_d_EV1_Enable_Clear" offset="0x121d8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_d_EV0_Enabled_Status" offset="0x121dc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_d_EV1_Enabled_Status" offset="0x121e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_data_type_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_iq_psi_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_e_Raw_Interrupt_Status" offset="0x121e4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="SI Egress CTL PSI data type error" rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="SI Egress CTL EOP received from PSI" rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="SI Egress CTL valid data received from PSI" rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_e_Raw_Set" offset="0x121e8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_e_Raw_Clear" offset="0x121ec" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_e_EV0_Enable_Status" offset="0x121f0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_e_EV0_Enable_Set" offset="0x121f4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_e_EV0_Enable_Clear" offset="0x121f8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_e_EV1_Enable_Status" offset="0x121fc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_e_EV1_Enable_Set" offset="0x12200" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_e_EV1_Enable_Clear" offset="0x12204" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_e_EV0_Enabled_Status" offset="0x12208" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_e_EV1_Enabled_Status" offset="0x1220c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_data_type_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_eop_info" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="si_egr_ctl_psi_dat_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_f_Raw_Interrupt_Status" offset="0x12210" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="SI Ingress IQ per channel SOP received from PSI" rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_f_Raw_Set" offset="0x12214" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_f_Raw_Clear" offset="0x12218" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_f_EV0_Enable_Status" offset="0x1221c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_f_EV0_Enable_Set" offset="0x12220" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_f_EV0_Enable_Clear" offset="0x12224" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_f_EV1_Enable_Status" offset="0x12228" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_f_EV1_Enable_Set" offset="0x1222c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_f_EV1_Enable_Clear" offset="0x12230" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_f_EV0_Enabled_Status" offset="0x12234" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_f_EV1_Enabled_Status" offset="0x12238" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_iq_psi_sop_info" width="32" begin="31" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_g_Raw_Interrupt_Status" offset="0x122c0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="SI Egress CTL per channel SOP received from PSI" rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_g_Raw_Set" offset="0x122c4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_g_Raw_Clear" offset="0x122c8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_g_EV0_Enable_Status" offset="0x122cc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_g_EV0_Enable_Set" offset="0x122d0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_g_EV0_Enable_Clear" offset="0x122d4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_g_EV1_Enable_Status" offset="0x122d8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_g_EV1_Enable_Set" offset="0x122dc" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_g_EV1_Enable_Clear" offset="0x122e0" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AID2_ee_sie_g_EV0_Enabled_Status" offset="0x122e4" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_ee_sie_g_EV1_Enabled_Status" offset="0x122e8" width="32" description="(1 of 1, stride 0)">
    <bitfield id="si_egr_ctl_psi_sop_info" width="16" begin="15" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
  <register id="AID2_vbusclk_orig_reg" offset="0x12370" width="32" description="(1 of 1, stride 0)">
    <bitfield id="orig_ee_0" width="1" begin="0" end="0" description="If set a bit is set in the ee_sii_e register." rwaccess="R" />
    <bitfield id="orig_ee_1" width="1" begin="1" end="1" description="If set a bit is set in the ee_sii_f register." rwaccess="R" />
    <bitfield id="orig_ee_2" width="1" begin="2" end="2" description="If set a bit is set in the ee_sii_g register." rwaccess="R" />
    <bitfield id="orig_ee_3" width="1" begin="3" end="3" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_4" width="1" begin="4" end="4" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_5" width="1" begin="5" end="5" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_6" width="1" begin="6" end="6" description="If set a bit is set in the ee_sii_h register." rwaccess="R" />
    <bitfield id="orig_ee_7" width="1" begin="7" end="7" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_8" width="1" begin="8" end="8" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_9" width="1" begin="9" end="9" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_10" width="1" begin="10" end="10" description="If set a bit is set in the ee_sie_d register." rwaccess="R" />
    <bitfield id="orig_ee_11" width="1" begin="11" end="11" description="If set a bit is set in the ee_sie_e register." rwaccess="R" />
    <bitfield id="orig_ee_12" width="1" begin="12" end="12" description="If set a bit is set in the ee_sie_f register." rwaccess="R" />
    <bitfield id="orig_ee_13" width="1" begin="13" end="13" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_14" width="1" begin="14" end="14" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_15" width="1" begin="15" end="15" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_16" width="1" begin="16" end="16" description="If set a bit is set in the ee_sie_g register." rwaccess="R" />
    <bitfield id="orig_ee_17" width="1" begin="17" end="17" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_18" width="1" begin="18" end="18" description="Undefined for AID2. Always read as 0." rwaccess="R" />
    <bitfield id="orig_ee_19" width="1" begin="19" end="19" description="Undefined for AID2. Always read as 0." rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
