--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33148 paths analyzed, 4065 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.592ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_3 (SLICE_X18Y88.A4), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sADDR_REG_0_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.240ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sADDR_REG_0_1 to eI2C_SLAVE/sOSHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y87.AQ      Tcko                  0.476   eI2C_SLAVE/sADDR_REG_0_2
                                                       eI2C_SLAVE/sADDR_REG_0_1
    SLICE_X15Y87.A2      net (fanout=4)        1.455   eI2C_SLAVE/sADDR_REG_0_1
    SLICE_X15Y87.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT4
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1411
    SLICE_X23Y88.A6      net (fanout=3)        0.808   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>141
    SLICE_X23Y88.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT69
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>31
    SLICE_X25Y87.A4      net (fanout=16)       0.773   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>3
    SLICE_X25Y87.A       Tilo                  0.259   eI2C_SLAVE/sREG_DEC<12>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT53
    SLICE_X16Y88.A4      net (fanout=1)        1.194   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT52
    SLICE_X16Y88.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT51
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT57
    SLICE_X18Y88.A4      net (fanout=1)        1.183   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT56
    SLICE_X18Y88.CLK     Tas                   0.339   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT515
                                                       eI2C_SLAVE/sOSHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      7.240ns (1.827ns logic, 5.413ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.180ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9 to eI2C_SLAVE/sOSHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y83.BQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd13
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X15Y87.A1      net (fanout=11)       1.395   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd9
    SLICE_X15Y87.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT4
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1411
    SLICE_X23Y88.A6      net (fanout=3)        0.808   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>141
    SLICE_X23Y88.A       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT69
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>31
    SLICE_X25Y87.A4      net (fanout=16)       0.773   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>3
    SLICE_X25Y87.A       Tilo                  0.259   eI2C_SLAVE/sREG_DEC<12>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT53
    SLICE_X16Y88.A4      net (fanout=1)        1.194   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT52
    SLICE_X16Y88.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT51
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT57
    SLICE_X18Y88.A4      net (fanout=1)        1.183   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT56
    SLICE_X18Y88.CLK     Tas                   0.339   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT515
                                                       eI2C_SLAVE/sOSHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      7.180ns (1.827ns logic, 5.353ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.286 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y84.AQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X4Y85.B3       net (fanout=10)       1.628   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X4Y85.B        Tilo                  0.235   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>18
    SLICE_X18Y86.A6      net (fanout=19)       1.434   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
    SLICE_X18Y86.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT212
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>24
    SLICE_X16Y88.B6      net (fanout=16)       0.893   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>2
    SLICE_X16Y88.B       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT51
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT56
    SLICE_X16Y88.A5      net (fanout=1)        0.196   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT55
    SLICE_X16Y88.A       Tilo                  0.235   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT51
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT57
    SLICE_X18Y88.A4      net (fanout=1)        1.183   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT56
    SLICE_X18Y88.CLK     Tas                   0.339   eI2C_SLAVE/sOSHW_REG<4>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT515
                                                       eI2C_SLAVE/sOSHW_REG_3
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (1.774ns logic, 5.334ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/sOSHW_REG_2 (SLICE_X11Y88.C4), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sADDR_REG_0_1 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sADDR_REG_0_1 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y87.AQ      Tcko                  0.476   eI2C_SLAVE/sADDR_REG_0_2
                                                       eI2C_SLAVE/sADDR_REG_0_1
    SLICE_X21Y87.A1      net (fanout=4)        1.171   eI2C_SLAVE/sADDR_REG_0_1
    SLICE_X21Y87.A       Tilo                  0.259   eI2C_SLAVE/sADDR_REG<3>
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X13Y88.C3      net (fanout=3)        1.023   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X13Y88.C       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>152
    SLICE_X6Y86.B4       net (fanout=16)       1.471   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>15
    SLICE_X6Y86.B        Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT63
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT64
    SLICE_X14Y88.A4      net (fanout=1)        1.106   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT63
    SLICE_X14Y88.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT67
    SLICE_X11Y88.C4      net (fanout=1)        0.587   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X11Y88.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (1.875ns logic, 5.358ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.284 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y84.AQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X21Y87.A4      net (fanout=10)       1.150   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X21Y87.A       Tilo                  0.259   eI2C_SLAVE/sADDR_REG<3>
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1511
    SLICE_X13Y88.C3      net (fanout=3)        1.023   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>151
    SLICE_X13Y88.C       Tilo                  0.259   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT110
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>152
    SLICE_X6Y86.B4       net (fanout=16)       1.471   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>15
    SLICE_X6Y86.B        Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT63
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT64
    SLICE_X14Y88.A4      net (fanout=1)        1.106   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT63
    SLICE_X14Y88.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT67
    SLICE_X11Y88.C4      net (fanout=1)        0.587   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X11Y88.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (1.875ns logic, 5.337ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 (FF)
  Destination:          eI2C_SLAVE/sOSHW_REG_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.156ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.284 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5 to eI2C_SLAVE/sOSHW_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y84.AQ      Tcko                  0.476   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd8
                                                       eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X4Y85.B3       net (fanout=10)       1.628   eI2C_SLAVE/sCURRENT_STATE_FSM_FFd5
    SLICE_X4Y85.B        Tilo                  0.235   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>18
    SLICE_X18Y86.A6      net (fanout=19)       1.434   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>1
    SLICE_X18Y86.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT212
                                                       eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>24
    SLICE_X14Y88.B3      net (fanout=16)       1.414   eI2C_SLAVE/sCURRENT_STATE_sREG_MUX<0>2
    SLICE_X14Y88.B       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X14Y88.A5      net (fanout=1)        0.247   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT65
    SLICE_X14Y88.A       Tilo                  0.254   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT61
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT67
    SLICE_X11Y88.C4      net (fanout=1)        0.587   eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT66
    SLICE_X11Y88.CLK     Tas                   0.373   eI2C_SLAVE/sOSHW_REG<2>
                                                       eI2C_SLAVE/Mmux_sOSHW_REG[7]_sREG_BYTE_MUX[7]_mux_79_OUT615
                                                       eI2C_SLAVE/sOSHW_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      7.156ns (1.846ns logic, 5.310ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (SLICE_X53Y60.B3), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.049ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.292 - 0.304)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT_0 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y57.AQ      Tcko                  0.525   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT_0
    SLICE_X55Y58.B1      net (fanout=3)        1.172   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT<0>
    SLICE_X55Y58.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC112
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11111
    SLICE_X59Y58.B4      net (fanout=3)        1.013   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X59Y58.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC116
    SLICE_X43Y66.D4      net (fanout=6)        1.743   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC116
    SLICE_X43Y66.D       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X53Y60.B3      net (fanout=3)        1.446   N135
    SLICE_X53Y60.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.049ns (1.675ns logic, 5.374ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT_1 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.292 - 0.304)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT_1 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y57.BQ      Tcko                  0.525   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT_1
    SLICE_X55Y58.B3      net (fanout=3)        1.004   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sCLK_CNT<1>
    SLICE_X55Y58.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC112
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11111
    SLICE_X59Y58.B4      net (fanout=3)        1.013   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X59Y58.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC116
    SLICE_X43Y66.D4      net (fanout=6)        1.743   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC116
    SLICE_X43Y66.D       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X53Y60.B3      net (fanout=3)        1.446   N135
    SLICE_X53Y60.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.675ns logic, 5.206ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.292 - 0.303)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y57.BQ      Tcko                  0.476   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X55Y58.B5      net (fanout=3)        0.908   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X55Y58.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC112
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11111
    SLICE_X59Y58.B4      net (fanout=3)        1.013   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X59Y58.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC116
    SLICE_X43Y66.D4      net (fanout=6)        1.743   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC116
    SLICE_X43Y66.D       Tilo                  0.259   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X53Y60.B3      net (fanout=3)        1.446   N135
    SLICE_X53Y60.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (1.626ns logic, 5.110ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eI2C_SLAVE/eSDA_FEDGE_DET/sCURRENT_STATE_FSM_FFd1 (SLICE_X20Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_SLAVE/eSDA_FEDGE_DET/sCURRENT_STATE_FSM_FFd2 (FF)
  Destination:          eI2C_SLAVE/eSDA_FEDGE_DET/sCURRENT_STATE_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_SLAVE/eSDA_FEDGE_DET/sCURRENT_STATE_FSM_FFd2 to eI2C_SLAVE/eSDA_FEDGE_DET/sCURRENT_STATE_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y76.BMUX    Tshcko                0.244   eI2C_SLAVE/eSDA_REDGE_DET/sCURRENT_STATE_FSM_FFd3
                                                       eI2C_SLAVE/eSDA_FEDGE_DET/sCURRENT_STATE_FSM_FFd2
    SLICE_X20Y76.DX      net (fanout=4)        0.109   eI2C_SLAVE/eSDA_FEDGE_DET/sCURRENT_STATE_FSM_FFd2
    SLICE_X20Y76.CLK     Tckdi       (-Th)    -0.048   eI2C_SLAVE/eSDA_FEDGE_DET/sCURRENT_STATE_FSM_FFd1
                                                       eI2C_SLAVE/eSDA_FEDGE_DET/sCURRENT_STATE_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.292ns logic, 0.109ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1 (SLICE_X13Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_0 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y59.AQ      Tcko                  0.198   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_0
    SLICE_X13Y59.BX      net (fanout=2)        0.149   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<0>
    SLICE_X13Y59.CLK     Tckdi       (-Th)    -0.059   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7 (SLICE_X17Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.CQ      Tcko                  0.198   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_6
    SLICE_X17Y58.DX      net (fanout=2)        0.149   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<6>
    SLICE_X17Y58.CLK     Tckdi       (-Th)    -0.059   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<7>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/CK
  Location pin: SLICE_X18Y62.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/SR
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/SR
  Location pin: SLICE_X18Y62.SR
  Clock network: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_1/CK
  Location pin: SLICE_X18Y62.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.592|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33148 paths, 0 nets, and 5827 connections

Design statistics:
   Minimum period:   7.592ns{1}   (Maximum frequency: 131.718MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 10 09:48:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



