{"sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"abstract":[{"text":"Parity Mode","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 20.11.4."},{"text":" ","type":"text"},{"text":"UPMn0 and UPMn1 are bits 4 & 5 on UCSRnC.","type":"text"}],"kind":"symbol","hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"parityMode","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART"},{"kind":"text","text":"."},{"text":"ParityMode","kind":"typeIdentifier","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ParityMode","preciseIdentifier":"s:7CoreAVR4UARTO10ParityModeO"},{"text":" { ","kind":"text"},{"kind":"keyword","text":"get"},{"text":" ","kind":"text"},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}],"languages":["swift"]}]},{"content":[{"level":2,"text":"Discussion","anchor":"discussion","type":"heading"},{"type":"paragraph","inlineContent":[{"type":"text","text":"These bits enable and set type of parity generation and check. If enabled, the Transmitter will automatically generate and send the"},{"type":"text","text":" "},{"type":"text","text":"parity of the transmitted data bits within each frame. The Receiver will generate a parity value for the incoming data and compare"},{"type":"text","text":" "},{"type":"text","text":"it to the UPMn setting. If a mismatch is detected, the UPEn Flag in UCSRnA will be set."}]},{"syntax":null,"code":["| UPMn1 | UPMn0 | Parity Mode          |","|-------|-------|----------------------|","| 0     | 0     | Disabled             |","| 0     | 1     | Reserved             |","| 1     | 0     | Enabled, Even Parity |","| 1     | 1     | Enabled, Odd Parity  |"],"type":"codeListing"}],"kind":"content"}],"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/parityMode","interfaceLanguage":"swift"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/uartport\/paritymode"]}],"metadata":{"role":"symbol","modules":[{"name":"CoreAVR"}],"roleHeading":"Type Property","extendedModule":"CoreAVR","externalID":"s:7CoreAVR8UARTPortPAAE10parityModeAA4UARTO06ParityE0OvpZ","title":"parityMode","symbolKind":"property","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"parityMode","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO10ParityModeO","text":"ParityMode","kind":"typeIdentifier"}]},"references":{"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UART":{"url":"\/documentation\/coreavr\/uart","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"UART","kind":"identifier"}],"title":"UART","navigatorTitle":[{"text":"UART","kind":"identifier"}],"role":"symbol","abstract":[],"type":"topic","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/parityMode":{"role":"symbol","abstract":[{"text":"Parity Mode","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 20.11.4."},{"type":"text","text":" "},{"text":"UPMn0 and UPMn1 are bits 4 & 5 on UCSRnC.","type":"text"}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"parityMode"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO10ParityModeO","text":"ParityMode","kind":"typeIdentifier"}],"title":"parityMode","type":"topic","url":"\/documentation\/coreavr\/uartport\/paritymode","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/parityMode"},"doc://CoreAVR/documentation/CoreAVR/UARTPort":{"abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","title":"UARTPort","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"UARTPort"}],"url":"\/documentation\/coreavr\/uartport"},"doc://CoreAVR/documentation/CoreAVR/UART/ParityMode":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"ParityMode"}],"url":"\/documentation\/coreavr\/uart\/paritymode","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.4.1 and Table 20-9."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ParityMode","title":"UART.ParityMode","navigatorTitle":[{"kind":"identifier","text":"ParityMode"}],"kind":"symbol","role":"symbol","type":"topic"}}}