// Seed: 3192558927
`include ""
module module_0 (
    input reg id_0,
    input id_1,
    output id_2,
    input id_3,
    output id_4
);
  initial id_2 = id_0;
  logic id_5;
  logic id_6;
  always @(1 or negedge id_6)
    if (1) {1, id_0} <= id_3;
    else begin
      SystemTFIdentifier;
    end
endmodule
