set_min_delay 4.0 -from and1 -fall_from clk2 -rise_through * -fall_to xor* -ignore_clock_latency -reset_path
