strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f76f19f71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76f19e3d10>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f76f19e6f50>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76f31ff450>",
		fillcolor=firebrick,
		label="30:NS
q <= q >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76f31ff450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"30:CA" -> "30:NS"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76f19f7090>",
		fillcolor=turquoise,
		label="20:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76f19e3210>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"20:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f76f5b45d10>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:CS" -> "30:CA"	[cond="['amount']",
		label=amount,
		lineno=27];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f76f1caa1d0>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "31:CA"	[cond="['amount']",
		label=amount,
		lineno=27];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f76f19e6750>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "29:CA"	[cond="['amount']",
		label=amount,
		lineno=27];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f76f19f1250>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['amount']",
		label=amount,
		lineno=27];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76f19e3610>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76f198ecd0>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:BL" -> "27:CS"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76f198ee90>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76f198ebd0>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76f19fdd10>",
		fillcolor=firebrick,
		label="28:NS
q <= q << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76f19fdd10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"31:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76f1caa310>",
		fillcolor=firebrick,
		label="31:NS
q <= q >> 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76f1caa310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"31:CA" -> "31:NS"	[cond="[]",
		lineno=None];
	"19:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=19];
	"19:IF" -> "24:BL"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"25:IF" -> "26:BL"	[cond="['ena']",
		label=ena,
		lineno=25];
	"31:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76f19e6d10>",
		fillcolor=firebrick,
		label="29:NS
q <= q << 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76f19e6d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"30:NS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"29:CA" -> "29:NS"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:NS"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
}
