

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Mon Oct 28 14:12:08 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |                                  |                       |   Latency   |   Interval  | Pipeline|
        |             Instance             |         Module        |  min |  max |  min |  max |   Type  |
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |grp_conv2d_fix16_3_fu_486         |conv2d_fix16_3         |     ?|     ?|     ?|     ?|   none  |
        |grp_conv2d_fix16_1_fu_504         |conv2d_fix16_1         |     ?|     ?|     ?|     ?|   none  |
        |grp_conv2d_fix16_2_fu_522         |conv2d_fix16_2         |     ?|     ?|     ?|     ?|   none  |
        |grp_conv2d_fix16_228_fu_540       |conv2d_fix16_228       |     ?|     ?|     ?|     ?|   none  |
        |grp_conv2d_fix16_fu_558           |conv2d_fix16           |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_fu_574        |padding2d_fix16        |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_3_fu_587      |padding2d_fix16_3      |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_1_fu_600      |padding2d_fix16_1      |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_2_fu_613      |padding2d_fix16_2      |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_1_fu_626  |max_pooling2d_fix16_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_fu_639    |max_pooling2d_fix16    |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_fu_652    |up_sampling2d_fix16    |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_1_fu_665  |up_sampling2d_fix16_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_4_fu_678      |padding2d_fix16_4      |  1773|  1773|  1773|  1773|   none  |
        +----------------------------------+-----------------------+------+------+------+------+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  840|  840|        30|          -|          -|    28|    no    |
        | + Loop 1.1      |   28|   28|         1|          -|          -|    28|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	3  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	37  / (!tmp_60)
	32  / (tmp_60)
32 --> 
	33  / (tmp_63)
	31  / (!tmp_63)
33 --> 
	34  / (tmp_65)
	32  / (!tmp_65)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	33  / true
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !372"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !376"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !380"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !384"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !388"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !392"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !396"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !400"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !404"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !408"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !412"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !416"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !420"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !424"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%input_0_array_0 = alloca [784 x i16], align 2" [mnist_AXI_Stream.cpp:30]   --->   Operation 53 'alloca' 'input_0_array_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%out_0_keep_V = alloca [784 x i2], align 1" [mnist_AXI_Stream.cpp:33]   --->   Operation 54 'alloca' 'out_0_keep_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%out_0_strb_V = alloca [784 x i2], align 1" [mnist_AXI_Stream.cpp:33]   --->   Operation 55 'alloca' 'out_0_strb_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 56 [1/1] (2.56ns)   --->   "%out_0_id_V = alloca [784 x i1], align 1" [mnist_AXI_Stream.cpp:33]   --->   Operation 56 'alloca' 'out_0_id_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 57 [1/1] (2.56ns)   --->   "%out_0_dest_V = alloca [784 x i1], align 1" [mnist_AXI_Stream.cpp:33]   --->   Operation 57 'alloca' 'out_0_dest_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [mnist_AXI_Stream.cpp:25]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [mnist_AXI_Stream.cpp:26]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [mnist_AXI_Stream.cpp:27]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader60.0" [mnist_AXI_Stream.cpp:36]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%height = phi i5 [ 0, %.preheader61.preheader ], [ %height_4, %.preheader60.0.loopexit ]" [mnist_AXI_Stream.cpp:36]   --->   Operation 62 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %height, -4" [mnist_AXI_Stream.cpp:36]   --->   Operation 63 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.78ns)   --->   "%height_4 = add i5 %height, 1" [mnist_AXI_Stream.cpp:36]   --->   Operation 65 'add' 'height_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader61.1, label %.preheader59.preheader.0" [mnist_AXI_Stream.cpp:36]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %height, i5 0)" [mnist_AXI_Stream.cpp:36]   --->   Operation 67 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_1 to i11" [mnist_AXI_Stream.cpp:36]   --->   Operation 68 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %height, i2 0)" [mnist_AXI_Stream.cpp:36]   --->   Operation 69 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_2 to i11" [mnist_AXI_Stream.cpp:39]   --->   Operation 70 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.73ns)   --->   "%tmp_3 = sub i11 %p_shl_cast, %p_shl1_cast" [mnist_AXI_Stream.cpp:39]   --->   Operation 71 'sub' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:37]   --->   Operation 72 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:49]   --->   Operation 73 'load' 'Padding2D_0_width_lo' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.4([784 x i16]* %input_0_array_0, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:49]   --->   Operation 74 'call' <Predicate = (exitcond2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%width = phi i5 [ %width_6, %0 ], [ 0, %.preheader59.preheader.0 ]" [mnist_AXI_Stream.cpp:37]   --->   Operation 75 'phi' 'width' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %width, -4" [mnist_AXI_Stream.cpp:37]   --->   Operation 76 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 77 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.78ns)   --->   "%width_6 = add i5 %width, 1" [mnist_AXI_Stream.cpp:37]   --->   Operation 78 'add' 'width_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader60.0.loopexit, label %0" [mnist_AXI_Stream.cpp:37]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_29 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:38]   --->   Operation 80 'read' 'empty_29' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 0" [mnist_AXI_Stream.cpp:38]   --->   Operation 81 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 1" [mnist_AXI_Stream.cpp:38]   --->   Operation 82 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 2" [mnist_AXI_Stream.cpp:38]   --->   Operation 83 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 5" [mnist_AXI_Stream.cpp:38]   --->   Operation 84 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 6" [mnist_AXI_Stream.cpp:38]   --->   Operation 85 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i5 %width to i11" [mnist_AXI_Stream.cpp:39]   --->   Operation 86 'zext' 'tmp_62_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.63ns)   --->   "%tmp_7 = add i11 %tmp_3, %tmp_62_cast" [mnist_AXI_Stream.cpp:39]   --->   Operation 87 'add' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i11 %tmp_7 to i64" [mnist_AXI_Stream.cpp:39]   --->   Operation 88 'sext' 'tmp_7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%input_0_array_0_add = getelementptr [784 x i16]* %input_0_array_0, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:39]   --->   Operation 89 'getelementptr' 'input_0_array_0_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr = getelementptr [784 x i2]* %out_0_keep_V, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:42]   --->   Operation 90 'getelementptr' 'out_0_keep_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr = getelementptr [784 x i2]* %out_0_strb_V, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:43]   --->   Operation 91 'getelementptr' 'out_0_strb_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%out_0_id_V_addr = getelementptr [784 x i1]* %out_0_id_V, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:41]   --->   Operation 92 'getelementptr' 'out_0_id_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr = getelementptr [784 x i1]* %out_0_dest_V, i64 0, i64 %tmp_7_cast" [mnist_AXI_Stream.cpp:40]   --->   Operation 93 'getelementptr' 'out_0_dest_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %input_0_array_0_add, align 2" [mnist_AXI_Stream.cpp:39]   --->   Operation 94 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 95 [1/1] (2.56ns)   --->   "store i1 %tmp_dest_V, i1* %out_0_dest_V_addr, align 1" [mnist_AXI_Stream.cpp:40]   --->   Operation 95 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 96 [1/1] (2.56ns)   --->   "store i1 %tmp_id_V, i1* %out_0_id_V_addr, align 2" [mnist_AXI_Stream.cpp:41]   --->   Operation 96 'store' <Predicate = (!exitcond)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 97 [1/1] (3.25ns)   --->   "store i2 %tmp_keep_V, i2* %out_0_keep_V_addr, align 2" [mnist_AXI_Stream.cpp:42]   --->   Operation 97 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 98 [1/1] (3.25ns)   --->   "store i2 %tmp_strb_V, i2* %out_0_strb_V_addr, align 1" [mnist_AXI_Stream.cpp:43]   --->   Operation 98 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader59.0" [mnist_AXI_Stream.cpp:37]   --->   Operation 99 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader60.0"   --->   Operation 100 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 101 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.4([784 x i16]* %input_0_array_0, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array)" [mnist_AXI_Stream.cpp:49]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%Padding2D_0_depth_lo = load i16* @Padding2D_0_depth, align 2" [mnist_AXI_Stream.cpp:53]   --->   Operation 102 'load' 'Padding2D_0_depth_lo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%Padding2D_0_height_l = load i16* @Padding2D_0_height, align 2" [mnist_AXI_Stream.cpp:53]   --->   Operation 103 'load' 'Padding2D_0_height_l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%Padding2D_0_width_lo_1 = load i16* @Padding2D_0_width, align 2" [mnist_AXI_Stream.cpp:53]   --->   Operation 104 'load' 'Padding2D_0_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%Conv2D_0_depth_load = load i16* @Conv2D_0_depth, align 2" [mnist_AXI_Stream.cpp:53]   --->   Operation 105 'load' 'Conv2D_0_depth_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%Conv2D_0_height_load = load i16* @Conv2D_0_height, align 2" [mnist_AXI_Stream.cpp:53]   --->   Operation 106 'load' 'Conv2D_0_height_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%Conv2D_0_width_load = load i16* @Conv2D_0_width, align 2" [mnist_AXI_Stream.cpp:53]   --->   Operation 107 'load' 'Conv2D_0_width_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16.1(i16 %Padding2D_0_depth_lo, i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo_1, i16 %Conv2D_0_depth_load, i16 %Conv2D_0_height_load, i16 %Conv2D_0_width_load, [12544 x i16]* @Conv2D_0_array)" [mnist_AXI_Stream.cpp:53]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16.1(i16 %Padding2D_0_depth_lo, i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo_1, i16 %Conv2D_0_depth_load, i16 %Conv2D_0_height_load, i16 %Conv2D_0_width_load, [12544 x i16]* @Conv2D_0_array)" [mnist_AXI_Stream.cpp:53]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%Conv2D_0_height_load_1 = load i16* @Conv2D_0_height, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 110 'load' 'Conv2D_0_height_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%Conv2D_0_width_load_1 = load i16* @Conv2D_0_width, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 111 'load' 'Conv2D_0_width_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_1 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 112 'load' 'MaxPooling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_1 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 113 'load' 'MaxPooling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_1 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:58]   --->   Operation 114 'load' 'MaxPooling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 zeroext %Conv2D_0_height_load_1, i16 zeroext %Conv2D_0_width_load_1, i16 zeroext %MaxPooling2D_0_depth_1, i16 zeroext %MaxPooling2D_0_heigh_1, i16 zeroext %MaxPooling2D_0_width_1)" [mnist_AXI_Stream.cpp:58]   --->   Operation 115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16.1(i16 zeroext %Conv2D_0_height_load_1, i16 zeroext %Conv2D_0_width_load_1, i16 zeroext %MaxPooling2D_0_depth_1, i16 zeroext %MaxPooling2D_0_heigh_1, i16 zeroext %MaxPooling2D_0_width_1)" [mnist_AXI_Stream.cpp:58]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 2.07>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_depth_2 = load i16* @MaxPooling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 117 'load' 'MaxPooling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_heigh_2 = load i16* @MaxPooling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 118 'load' 'MaxPooling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%MaxPooling2D_0_width_2 = load i16* @MaxPooling2D_0_width, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 119 'load' 'MaxPooling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%Padding2D_1_height_l = load i16* @Padding2D_1_height, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 120 'load' 'Padding2D_1_height_l' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%Padding2D_1_width_lo = load i16* @Padding2D_1_width, align 2" [mnist_AXI_Stream.cpp:62]   --->   Operation 121 'load' 'Padding2D_1_width_lo' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (2.07ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [3136 x i16]* @MaxPooling2D_0_array, i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:62]   --->   Operation 122 'call' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 123 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [3136 x i16]* @MaxPooling2D_0_array, i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, [4096 x i16]* @Padding2D_1_array)" [mnist_AXI_Stream.cpp:62]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%Padding2D_1_depth_lo = load i16* @Padding2D_1_depth, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 124 'load' 'Padding2D_1_depth_lo' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%Padding2D_1_height_l_1 = load i16* @Padding2D_1_height, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 125 'load' 'Padding2D_1_height_l_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%Padding2D_1_width_lo_1 = load i16* @Padding2D_1_width, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 126 'load' 'Padding2D_1_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%Conv2D_1_depth_load = load i16* @Conv2D_1_depth, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 127 'load' 'Conv2D_1_depth_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%Conv2D_1_height_load = load i16* @Conv2D_1_height, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 128 'load' 'Conv2D_1_height_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%Conv2D_1_width_load = load i16* @Conv2D_1_width, align 2" [mnist_AXI_Stream.cpp:66]   --->   Operation 129 'load' 'Conv2D_1_width_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [2/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16.2(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %Padding2D_1_height_l_1, i16 zeroext %Padding2D_1_width_lo_1, i16 zeroext %Conv2D_1_depth_load, i16 zeroext %Conv2D_1_height_load, i16 zeroext %Conv2D_1_width_load)" [mnist_AXI_Stream.cpp:66]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16.2(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %Padding2D_1_height_l_1, i16 zeroext %Padding2D_1_width_lo_1, i16 zeroext %Conv2D_1_depth_load, i16 zeroext %Conv2D_1_height_load, i16 zeroext %Conv2D_1_width_load)" [mnist_AXI_Stream.cpp:66]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%Conv2D_1_height_load_1 = load i16* @Conv2D_1_height, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 132 'load' 'Conv2D_1_height_load_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%Conv2D_1_width_load_1 = load i16* @Conv2D_1_width, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 133 'load' 'Conv2D_1_width_load_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_1 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 134 'load' 'MaxPooling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_1 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 135 'load' 'MaxPooling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_1 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:71]   --->   Operation 136 'load' 'MaxPooling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [2/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %Conv2D_1_height_load_1, i16 %Conv2D_1_width_load_1, [1568 x i16]* @Conv2D_1_array, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1)" [mnist_AXI_Stream.cpp:71]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i16 %Conv2D_1_height_load_1, i16 %Conv2D_1_width_load_1, [1568 x i16]* @Conv2D_1_array, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1)" [mnist_AXI_Stream.cpp:71]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 2.07>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_depth_2 = load i16* @MaxPooling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 139 'load' 'MaxPooling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_heigh_2 = load i16* @MaxPooling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 140 'load' 'MaxPooling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%MaxPooling2D_1_width_2 = load i16* @MaxPooling2D_1_width, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 141 'load' 'MaxPooling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%Padding2D_2_height_l = load i16* @Padding2D_2_height, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 142 'load' 'Padding2D_2_height_l' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%Padding2D_2_width_lo = load i16* @Padding2D_2_width, align 2" [mnist_AXI_Stream.cpp:75]   --->   Operation 143 'load' 'Padding2D_2_width_lo' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [2/2] (2.07ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [392 x i16]* @MaxPooling2D_1_array, i16 %Padding2D_2_height_l, i16 %Padding2D_2_width_lo, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:75]   --->   Operation 144 'call' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.2(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [392 x i16]* @MaxPooling2D_1_array, i16 %Padding2D_2_height_l, i16 %Padding2D_2_width_lo, [648 x i16]* @Padding2D_2_array)" [mnist_AXI_Stream.cpp:75]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%Padding2D_2_depth_lo = load i16* @Padding2D_2_depth, align 2" [mnist_AXI_Stream.cpp:79]   --->   Operation 146 'load' 'Padding2D_2_depth_lo' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%Padding2D_2_height_l_1 = load i16* @Padding2D_2_height, align 2" [mnist_AXI_Stream.cpp:79]   --->   Operation 147 'load' 'Padding2D_2_height_l_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%Padding2D_2_width_lo_1 = load i16* @Padding2D_2_width, align 2" [mnist_AXI_Stream.cpp:79]   --->   Operation 148 'load' 'Padding2D_2_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%Conv2D_2_depth_load = load i16* @Conv2D_2_depth, align 2" [mnist_AXI_Stream.cpp:79]   --->   Operation 149 'load' 'Conv2D_2_depth_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%Conv2D_2_height_load = load i16* @Conv2D_2_height, align 2" [mnist_AXI_Stream.cpp:79]   --->   Operation 150 'load' 'Conv2D_2_height_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%Conv2D_2_width_load = load i16* @Conv2D_2_width, align 2" [mnist_AXI_Stream.cpp:79]   --->   Operation 151 'load' 'Conv2D_2_width_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [2/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16.3(i16 %Padding2D_2_depth_lo, i16 %Padding2D_2_height_l_1, i16 %Padding2D_2_width_lo_1, i16 %Conv2D_2_depth_load, i16 %Conv2D_2_height_load, i16 %Conv2D_2_width_load, [392 x i16]* @Conv2D_2_array)" [mnist_AXI_Stream.cpp:79]   --->   Operation 152 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 0.00>
ST_18 : Operation 153 [1/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16.3(i16 %Padding2D_2_depth_lo, i16 %Padding2D_2_height_l_1, i16 %Padding2D_2_width_lo_1, i16 %Conv2D_2_depth_load, i16 %Conv2D_2_height_load, i16 %Conv2D_2_width_load, [392 x i16]* @Conv2D_2_array)" [mnist_AXI_Stream.cpp:79]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%Conv2D_2_height_load_1 = load i16* @Conv2D_2_height, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 154 'load' 'Conv2D_2_height_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%Conv2D_2_width_load_1 = load i16* @Conv2D_2_width, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 155 'load' 'Conv2D_2_width_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_1 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 156 'load' 'UpSampling2D_0_depth_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_1 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 157 'load' 'UpSampling2D_0_heigh_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_1 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:84]   --->   Operation 158 'load' 'UpSampling2D_0_width_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %Conv2D_2_height_load_1, i16 zeroext %Conv2D_2_width_load_1, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:84]   --->   Operation 159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 160 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16.1(i16 zeroext %Conv2D_2_height_load_1, i16 zeroext %Conv2D_2_width_load_1, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)" [mnist_AXI_Stream.cpp:84]   --->   Operation 160 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 2.07>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%UpSampling2D_0_depth_2 = load i16* @UpSampling2D_0_depth, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 161 'load' 'UpSampling2D_0_depth_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%UpSampling2D_0_heigh_2 = load i16* @UpSampling2D_0_heigh, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 162 'load' 'UpSampling2D_0_heigh_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%UpSampling2D_0_width_2 = load i16* @UpSampling2D_0_width, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 163 'load' 'UpSampling2D_0_width_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%Padding2D_3_height_l = load i16* @Padding2D_3_height, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 164 'load' 'Padding2D_3_height_l' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%Padding2D_3_width_lo = load i16* @Padding2D_3_width, align 2" [mnist_AXI_Stream.cpp:88]   --->   Operation 165 'load' 'Padding2D_3_width_lo' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [2/2] (2.07ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, i16 %Padding2D_3_height_l, i16 %Padding2D_3_width_lo, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:88]   --->   Operation 166 'call' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 0.00>
ST_22 : Operation 167 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, i16 %Padding2D_3_height_l, i16 %Padding2D_3_width_lo, [2048 x i16]* @Padding2D_3_array)" [mnist_AXI_Stream.cpp:88]   --->   Operation 167 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 21> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%Padding2D_3_depth_lo = load i16* @Padding2D_3_depth, align 2" [mnist_AXI_Stream.cpp:92]   --->   Operation 168 'load' 'Padding2D_3_depth_lo' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%Padding2D_3_height_l_1 = load i16* @Padding2D_3_height, align 2" [mnist_AXI_Stream.cpp:92]   --->   Operation 169 'load' 'Padding2D_3_height_l_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%Padding2D_3_width_lo_1 = load i16* @Padding2D_3_width, align 2" [mnist_AXI_Stream.cpp:92]   --->   Operation 170 'load' 'Padding2D_3_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%Conv2D_3_depth_load = load i16* @Conv2D_3_depth, align 2" [mnist_AXI_Stream.cpp:92]   --->   Operation 171 'load' 'Conv2D_3_depth_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%Conv2D_3_height_load = load i16* @Conv2D_3_height, align 2" [mnist_AXI_Stream.cpp:92]   --->   Operation 172 'load' 'Conv2D_3_height_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%Conv2D_3_width_load = load i16* @Conv2D_3_width, align 2" [mnist_AXI_Stream.cpp:92]   --->   Operation 173 'load' 'Conv2D_3_width_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [2/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16.228(i16 %Padding2D_3_depth_lo, i16 %Padding2D_3_height_l_1, i16 %Padding2D_3_width_lo_1, i16 %Conv2D_3_depth_load, i16 %Conv2D_3_height_load, i16 %Conv2D_3_width_load, [3136 x i16]* @Conv2D_3_array)" [mnist_AXI_Stream.cpp:92]   --->   Operation 174 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 22> <Delay = 0.00>
ST_24 : Operation 175 [1/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16.228(i16 %Padding2D_3_depth_lo, i16 %Padding2D_3_height_l_1, i16 %Padding2D_3_width_lo_1, i16 %Conv2D_3_depth_load, i16 %Conv2D_3_height_load, i16 %Conv2D_3_width_load, [3136 x i16]* @Conv2D_3_array)" [mnist_AXI_Stream.cpp:92]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 23> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%Conv2D_3_height_load_1 = load i16* @Conv2D_3_height, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 176 'load' 'Conv2D_3_height_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%Conv2D_3_width_load_1 = load i16* @Conv2D_3_width, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 177 'load' 'Conv2D_3_width_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_1 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 178 'load' 'UpSampling2D_1_depth_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_1 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 179 'load' 'UpSampling2D_1_heigh_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_1 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:97]   --->   Operation 180 'load' 'UpSampling2D_1_width_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [2/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %Conv2D_3_height_load_1, i16 zeroext %Conv2D_3_width_load_1, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:97]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 24> <Delay = 0.00>
ST_26 : Operation 182 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i16 zeroext %Conv2D_3_height_load_1, i16 zeroext %Conv2D_3_width_load_1, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)" [mnist_AXI_Stream.cpp:97]   --->   Operation 182 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 25> <Delay = 2.07>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%UpSampling2D_1_depth_2 = load i16* @UpSampling2D_1_depth, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 183 'load' 'UpSampling2D_1_depth_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%UpSampling2D_1_heigh_2 = load i16* @UpSampling2D_1_heigh, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 184 'load' 'UpSampling2D_1_heigh_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 185 [1/1] (0.00ns)   --->   "%UpSampling2D_1_width_2 = load i16* @UpSampling2D_1_width, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 185 'load' 'UpSampling2D_1_width_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%Padding2D_4_height_l = load i16* @Padding2D_4_height, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 186 'load' 'Padding2D_4_height_l' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%Padding2D_4_width_lo = load i16* @Padding2D_4_width, align 2" [mnist_AXI_Stream.cpp:101]   --->   Operation 187 'load' 'Padding2D_4_width_lo' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 188 [2/2] (2.07ns)   --->   "call fastcc void @padding2d_fix16(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:101]   --->   Operation 188 'call' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 26> <Delay = 0.00>
ST_28 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, [14400 x i16]* @Padding2D_4_array)" [mnist_AXI_Stream.cpp:101]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 27> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "%Padding2D_4_depth_lo = load i16* @Padding2D_4_depth, align 2" [mnist_AXI_Stream.cpp:105]   --->   Operation 190 'load' 'Padding2D_4_depth_lo' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "%Padding2D_4_height_l_1 = load i16* @Padding2D_4_height, align 2" [mnist_AXI_Stream.cpp:105]   --->   Operation 191 'load' 'Padding2D_4_height_l_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%Padding2D_4_width_lo_1 = load i16* @Padding2D_4_width, align 2" [mnist_AXI_Stream.cpp:105]   --->   Operation 192 'load' 'Padding2D_4_width_lo_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%Conv2D_4_depth_load = load i16* @Conv2D_4_depth, align 2" [mnist_AXI_Stream.cpp:105]   --->   Operation 193 'load' 'Conv2D_4_depth_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%Conv2D_4_height_load = load i16* @Conv2D_4_height, align 2" [mnist_AXI_Stream.cpp:105]   --->   Operation 194 'load' 'Conv2D_4_height_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%Conv2D_4_width_load = load i16* @Conv2D_4_width, align 2" [mnist_AXI_Stream.cpp:105]   --->   Operation 195 'load' 'Conv2D_4_width_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 196 [2/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16(i16 %Padding2D_4_depth_lo, i16 %Padding2D_4_height_l_1, i16 %Padding2D_4_width_lo_1, i16 %Conv2D_4_depth_load, i16 %Conv2D_4_height_load, i16 %Conv2D_4_width_load, [784 x i16]* @Conv2D_4_array)" [mnist_AXI_Stream.cpp:105]   --->   Operation 196 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 28> <Delay = 1.76>
ST_30 : Operation 197 [1/2] (0.00ns)   --->   "call fastcc void @conv2d_fix16(i16 %Padding2D_4_depth_lo, i16 %Padding2D_4_height_l_1, i16 %Padding2D_4_width_lo_1, i16 %Conv2D_4_depth_load, i16 %Conv2D_4_height_load, i16 %Conv2D_4_width_load, [784 x i16]* @Conv2D_4_array)" [mnist_AXI_Stream.cpp:105]   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 198 [1/1] (1.76ns)   --->   "br label %.loopexit" [mnist_AXI_Stream.cpp:110]   --->   Operation 198 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 29> <Delay = 2.75>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%depth7 = phi i32 [ 0, %.preheader61.1 ], [ %depth, %.loopexit.loopexit ]"   --->   Operation 199 'phi' 'depth7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%Conv2D_4_depth_load_1 = load i16* @Conv2D_4_depth, align 2" [mnist_AXI_Stream.cpp:110]   --->   Operation 200 'load' 'Conv2D_4_depth_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %Conv2D_4_depth_load_1 to i32" [mnist_AXI_Stream.cpp:110]   --->   Operation 201 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (2.47ns)   --->   "%tmp_60 = icmp slt i32 %depth7, %tmp_s" [mnist_AXI_Stream.cpp:110]   --->   Operation 202 'icmp' 'tmp_60' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 203 [1/1] (2.55ns)   --->   "%depth = add nsw i32 %depth7, 1" [mnist_AXI_Stream.cpp:110]   --->   Operation 203 'add' 'depth' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %tmp_60, label %.preheader58.preheader, label %5" [mnist_AXI_Stream.cpp:110]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_4 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %depth7, i5 0)" [mnist_AXI_Stream.cpp:110]   --->   Operation 205 'bitconcatenate' 'tmp_4' <Predicate = (tmp_60)> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i37 %tmp_4 to i38" [mnist_AXI_Stream.cpp:110]   --->   Operation 206 'sext' 'p_shl2_cast' <Predicate = (tmp_60)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_5 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %depth7, i2 0)" [mnist_AXI_Stream.cpp:110]   --->   Operation 207 'bitconcatenate' 'tmp_5' <Predicate = (tmp_60)> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i34 %tmp_5 to i38" [mnist_AXI_Stream.cpp:114]   --->   Operation 208 'sext' 'p_shl3_cast' <Predicate = (tmp_60)> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (2.75ns)   --->   "%tmp_6 = sub i38 %p_shl2_cast, %p_shl3_cast" [mnist_AXI_Stream.cpp:114]   --->   Operation 209 'sub' 'tmp_6' <Predicate = (tmp_60)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 210 [1/1] (1.76ns)   --->   "br label %.preheader58" [mnist_AXI_Stream.cpp:111]   --->   Operation 210 'br' <Predicate = (tmp_60)> <Delay = 1.76>
ST_31 : Operation 211 [2/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:137]   --->   Operation 211 'ret' <Predicate = (!tmp_60)> <Delay = 0.00>

State 32 <SV = 30> <Delay = 4.43>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%height8 = phi i32 [ 0, %.preheader58.preheader ], [ %height_3, %.preheader58.loopexit ]"   --->   Operation 212 'phi' 'height8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%Conv2D_4_height_load_1 = load i16* @Conv2D_4_height, align 2" [mnist_AXI_Stream.cpp:111]   --->   Operation 213 'load' 'Conv2D_4_height_load_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_62 = zext i16 %Conv2D_4_height_load_1 to i32" [mnist_AXI_Stream.cpp:111]   --->   Operation 214 'zext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (2.47ns)   --->   "%tmp_63 = icmp slt i32 %height8, %tmp_62" [mnist_AXI_Stream.cpp:111]   --->   Operation 215 'icmp' 'tmp_63' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 216 [1/1] (2.55ns)   --->   "%height_3 = add nsw i32 %height8, 1" [mnist_AXI_Stream.cpp:111]   --->   Operation 216 'add' 'height_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %tmp_63, label %.preheader.preheader, label %.loopexit.loopexit" [mnist_AXI_Stream.cpp:111]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_65_cast = sext i32 %height8 to i38" [mnist_AXI_Stream.cpp:114]   --->   Operation 218 'sext' 'tmp_65_cast' <Predicate = (tmp_63)> <Delay = 0.00>
ST_32 : Operation 219 [1/1] (2.79ns)   --->   "%tmp_8 = add i38 %tmp_65_cast, %tmp_6" [mnist_AXI_Stream.cpp:114]   --->   Operation 219 'add' 'tmp_8' <Predicate = (tmp_63)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i38 %tmp_8 to i6" [mnist_AXI_Stream.cpp:114]   --->   Operation 220 'trunc' 'tmp_9' <Predicate = (tmp_63)> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_9, i5 0)" [mnist_AXI_Stream.cpp:114]   --->   Operation 221 'bitconcatenate' 'p_shl6_cast' <Predicate = (tmp_63)> <Delay = 0.00>
ST_32 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i38 %tmp_8 to i9" [mnist_AXI_Stream.cpp:114]   --->   Operation 222 'trunc' 'tmp_10' <Predicate = (tmp_63)> <Delay = 0.00>
ST_32 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_10, i2 0)" [mnist_AXI_Stream.cpp:114]   --->   Operation 223 'bitconcatenate' 'p_shl7_cast' <Predicate = (tmp_63)> <Delay = 0.00>
ST_32 : Operation 224 [1/1] (1.63ns)   --->   "%tmp_11 = sub i11 %p_shl6_cast, %p_shl7_cast" [mnist_AXI_Stream.cpp:114]   --->   Operation 224 'sub' 'tmp_11' <Predicate = (tmp_63)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %height8 to i6" [mnist_AXI_Stream.cpp:111]   --->   Operation 225 'trunc' 'tmp_12' <Predicate = (tmp_63)> <Delay = 0.00>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_12, i5 0)" [mnist_AXI_Stream.cpp:111]   --->   Operation 226 'bitconcatenate' 'p_shl4_cast' <Predicate = (tmp_63)> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %height8 to i9" [mnist_AXI_Stream.cpp:111]   --->   Operation 227 'trunc' 'tmp_13' <Predicate = (tmp_63)> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_13, i2 0)" [mnist_AXI_Stream.cpp:130]   --->   Operation 228 'bitconcatenate' 'p_shl5_cast' <Predicate = (tmp_63)> <Delay = 0.00>
ST_32 : Operation 229 [1/1] (1.63ns)   --->   "%tmp_14 = sub i11 %p_shl4_cast, %p_shl5_cast" [mnist_AXI_Stream.cpp:130]   --->   Operation 229 'sub' 'tmp_14' <Predicate = (tmp_63)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 230 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:112]   --->   Operation 230 'br' <Predicate = (tmp_63)> <Delay = 1.76>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 231 'br' <Predicate = (!tmp_63)> <Delay = 0.00>

State 33 <SV = 31> <Delay = 4.89>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%width9 = phi i32 [ %width_7, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 232 'phi' 'width9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%Conv2D_4_width_load_1 = load i16* @Conv2D_4_width, align 2" [mnist_AXI_Stream.cpp:112]   --->   Operation 233 'load' 'Conv2D_4_width_load_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_64 = zext i16 %Conv2D_4_width_load_1 to i32" [mnist_AXI_Stream.cpp:112]   --->   Operation 234 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i16 %Conv2D_4_width_load_1 to i17" [mnist_AXI_Stream.cpp:112]   --->   Operation 235 'zext' 'tmp_67_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 236 [1/1] (2.47ns)   --->   "%tmp_65 = icmp slt i32 %width9, %tmp_64" [mnist_AXI_Stream.cpp:112]   --->   Operation 236 'icmp' 'tmp_65' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 237 [1/1] (2.55ns)   --->   "%width_7 = add nsw i32 %width9, 1" [mnist_AXI_Stream.cpp:112]   --->   Operation 237 'add' 'width_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %tmp_65, label %1, label %.preheader58.loopexit" [mnist_AXI_Stream.cpp:112]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %width9 to i11" [mnist_AXI_Stream.cpp:114]   --->   Operation 239 'trunc' 'tmp_17' <Predicate = (tmp_65)> <Delay = 0.00>
ST_33 : Operation 240 [1/1] (1.63ns)   --->   "%tmp_15 = add i11 %tmp_11, %tmp_17" [mnist_AXI_Stream.cpp:114]   --->   Operation 240 'add' 'tmp_15' <Predicate = (tmp_65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i11 %tmp_15 to i64" [mnist_AXI_Stream.cpp:114]   --->   Operation 241 'zext' 'tmp_15_cast' <Predicate = (tmp_65)> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.00ns)   --->   "%Conv2D_4_array_addr = getelementptr [784 x i16]* @Conv2D_4_array, i64 0, i64 %tmp_15_cast" [mnist_AXI_Stream.cpp:114]   --->   Operation 242 'getelementptr' 'Conv2D_4_array_addr' <Predicate = (tmp_65)> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (1.63ns)   --->   "%tmp_16 = add i11 %tmp_14, %tmp_17" [mnist_AXI_Stream.cpp:130]   --->   Operation 243 'add' 'tmp_16' <Predicate = (tmp_65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 244 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %Conv2D_4_array_addr, align 2" [mnist_AXI_Stream.cpp:114]   --->   Operation 244 'load' 'tmp_data_V_1' <Predicate = (tmp_65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_33 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp = or i32 %depth7, %width9" [mnist_AXI_Stream.cpp:116]   --->   Operation 245 'or' 'tmp' <Predicate = (tmp_65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_66 = or i32 %tmp, %height8" [mnist_AXI_Stream.cpp:116]   --->   Operation 246 'or' 'tmp_66' <Predicate = (tmp_65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 247 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i32 %tmp_66, 0" [mnist_AXI_Stream.cpp:116]   --->   Operation 247 'icmp' 'tmp_user_V' <Predicate = (tmp_65)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%Conv2D_4_depth_load_2 = load i16* @Conv2D_4_depth, align 2" [mnist_AXI_Stream.cpp:122]   --->   Operation 248 'load' 'Conv2D_4_depth_load_2' <Predicate = (tmp_65)> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i16 %Conv2D_4_depth_load_2 to i17" [mnist_AXI_Stream.cpp:122]   --->   Operation 249 'zext' 'tmp_72_cast' <Predicate = (tmp_65)> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (2.07ns)   --->   "%tmp_67 = add i17 -1, %tmp_72_cast" [mnist_AXI_Stream.cpp:122]   --->   Operation 250 'add' 'tmp_67' <Predicate = (tmp_65)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_73_cast = sext i17 %tmp_67 to i32" [mnist_AXI_Stream.cpp:122]   --->   Operation 251 'sext' 'tmp_73_cast' <Predicate = (tmp_65)> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (2.47ns)   --->   "%tmp_68 = icmp eq i32 %depth7, %tmp_73_cast" [mnist_AXI_Stream.cpp:122]   --->   Operation 252 'icmp' 'tmp_68' <Predicate = (tmp_65)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 253 [1/1] (0.00ns)   --->   "br label %.preheader58"   --->   Operation 253 'br' <Predicate = (!tmp_65)> <Delay = 0.00>

State 34 <SV = 32> <Delay = 6.31>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i11 %tmp_16 to i64" [mnist_AXI_Stream.cpp:130]   --->   Operation 254 'sext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 255 [1/1] (0.00ns)   --->   "%out_0_keep_V_addr_1 = getelementptr [784 x i2]* %out_0_keep_V, i64 0, i64 %tmp_16_cast" [mnist_AXI_Stream.cpp:130]   --->   Operation 255 'getelementptr' 'out_0_keep_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%out_0_strb_V_addr_1 = getelementptr [784 x i2]* %out_0_strb_V, i64 0, i64 %tmp_16_cast" [mnist_AXI_Stream.cpp:130]   --->   Operation 256 'getelementptr' 'out_0_strb_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%out_0_id_V_addr_1 = getelementptr [784 x i1]* %out_0_id_V, i64 0, i64 %tmp_16_cast" [mnist_AXI_Stream.cpp:130]   --->   Operation 257 'getelementptr' 'out_0_id_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 258 [1/1] (0.00ns)   --->   "%out_0_dest_V_addr_1 = getelementptr [784 x i1]* %out_0_dest_V, i64 0, i64 %tmp_16_cast" [mnist_AXI_Stream.cpp:130]   --->   Operation 258 'getelementptr' 'out_0_dest_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 259 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %Conv2D_4_array_addr, align 2" [mnist_AXI_Stream.cpp:114]   --->   Operation 259 'load' 'tmp_data_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_34 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %tmp_68, label %2, label %._crit_edge" [mnist_AXI_Stream.cpp:122]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%Conv2D_4_height_load_2 = load i16* @Conv2D_4_height, align 2" [mnist_AXI_Stream.cpp:122]   --->   Operation 261 'load' 'Conv2D_4_height_load_2' <Predicate = (tmp_68)> <Delay = 0.00>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i16 %Conv2D_4_height_load_2 to i17" [mnist_AXI_Stream.cpp:122]   --->   Operation 262 'zext' 'tmp_75_cast' <Predicate = (tmp_68)> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (2.07ns)   --->   "%tmp_69 = add i17 %tmp_75_cast, -1" [mnist_AXI_Stream.cpp:122]   --->   Operation 263 'add' 'tmp_69' <Predicate = (tmp_68)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_76_cast = sext i17 %tmp_69 to i32" [mnist_AXI_Stream.cpp:122]   --->   Operation 264 'sext' 'tmp_76_cast' <Predicate = (tmp_68)> <Delay = 0.00>
ST_34 : Operation 265 [1/1] (2.47ns)   --->   "%tmp_70 = icmp eq i32 %height8, %tmp_76_cast" [mnist_AXI_Stream.cpp:122]   --->   Operation 265 'icmp' 'tmp_70' <Predicate = (tmp_68)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %tmp_70, label %3, label %._crit_edge" [mnist_AXI_Stream.cpp:122]   --->   Operation 266 'br' <Predicate = (tmp_68)> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (2.07ns)   --->   "%tmp_71 = add i17 %tmp_67_cast, -1" [mnist_AXI_Stream.cpp:122]   --->   Operation 267 'add' 'tmp_71' <Predicate = (tmp_68 & tmp_70)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_78_cast = sext i17 %tmp_71 to i32" [mnist_AXI_Stream.cpp:122]   --->   Operation 268 'sext' 'tmp_78_cast' <Predicate = (tmp_68 & tmp_70)> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (2.47ns)   --->   "%tmp_72 = icmp eq i32 %width9, %tmp_78_cast" [mnist_AXI_Stream.cpp:122]   --->   Operation 269 'icmp' 'tmp_72' <Predicate = (tmp_68 & tmp_70)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 270 [1/1] (1.76ns)   --->   "br i1 %tmp_72, label %4, label %._crit_edge" [mnist_AXI_Stream.cpp:122]   --->   Operation 270 'br' <Predicate = (tmp_68 & tmp_70)> <Delay = 1.76>
ST_34 : Operation 271 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 271 'br' <Predicate = (!tmp_72) | (!tmp_70) | (!tmp_68)> <Delay = 1.76>
ST_34 : Operation 272 [2/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:130]   --->   Operation 272 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_34 : Operation 273 [2/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:130]   --->   Operation 273 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_34 : Operation 274 [2/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:130]   --->   Operation 274 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_34 : Operation 275 [2/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:130]   --->   Operation 275 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 35 <SV = 33> <Delay = 3.25>
ST_35 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_last_V = phi i1 [ false, %._crit_edge ], [ true, %3 ]"   --->   Operation 276 'phi' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 277 [1/2] (3.25ns)   --->   "%tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2" [mnist_AXI_Stream.cpp:130]   --->   Operation 277 'load' 'tmp_keep_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_35 : Operation 278 [1/2] (3.25ns)   --->   "%tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1" [mnist_AXI_Stream.cpp:130]   --->   Operation 278 'load' 'tmp_strb_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_35 : Operation 279 [1/2] (2.56ns)   --->   "%tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2" [mnist_AXI_Stream.cpp:130]   --->   Operation 279 'load' 'tmp_id_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_35 : Operation 280 [1/2] (2.56ns)   --->   "%tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1" [mnist_AXI_Stream.cpp:130]   --->   Operation 280 'load' 'tmp_dest_V_1' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_35 : Operation 281 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:130]   --->   Operation 281 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 36 <SV = 34> <Delay = 0.00>
ST_36 : Operation 282 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)" [mnist_AXI_Stream.cpp:130]   --->   Operation 282 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_36 : Operation 283 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:112]   --->   Operation 283 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 30> <Delay = 0.00>
ST_37 : Operation 284 [1/2] (0.00ns)   --->   "ret void" [mnist_AXI_Stream.cpp:137]   --->   Operation 284 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Padding2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Padding2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_0_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_0_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_0_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Conv2D_0_w_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ Conv2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Padding2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_1_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_1_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Conv2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Conv2D_1_w]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ MaxPooling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MaxPooling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_2_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Padding2D_2_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_2_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_2_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_2_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_2_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Conv2D_2_w]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ Conv2D_2_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_0_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_3_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_3_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_3_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_3_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_3_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Conv2D_3_w]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ Conv2D_3_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ UpSampling2D_1_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_heigh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ UpSampling2D_1_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Padding2D_4_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Padding2D_4_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_4_depth]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_4_height]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_4_width]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Conv2D_4_w_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ Conv2D_4_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_38            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_39            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_40            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_41            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_42            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_43            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_44            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_45            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_46            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_47            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_48            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_49            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_50            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_51            (specbitsmap      ) [ 00000000000000000000000000000000000000]
StgValue_52            (spectopmodule    ) [ 00000000000000000000000000000000000000]
input_0_array_0        (alloca           ) [ 00111000000000000000000000000000000000]
out_0_keep_V           (alloca           ) [ 00111111111111111111111111111111111110]
out_0_strb_V           (alloca           ) [ 00111111111111111111111111111111111110]
out_0_id_V             (alloca           ) [ 00111111111111111111111111111111111110]
out_0_dest_V           (alloca           ) [ 00111111111111111111111111111111111110]
StgValue_58            (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_59            (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_60            (specinterface    ) [ 00000000000000000000000000000000000000]
StgValue_61            (br               ) [ 01110000000000000000000000000000000000]
height                 (phi              ) [ 00100000000000000000000000000000000000]
exitcond2              (icmp             ) [ 00110000000000000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000]
height_4               (add              ) [ 01110000000000000000000000000000000000]
StgValue_66            (br               ) [ 00000000000000000000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl_cast             (zext             ) [ 00000000000000000000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl1_cast            (zext             ) [ 00000000000000000000000000000000000000]
tmp_3                  (sub              ) [ 00010000000000000000000000000000000000]
StgValue_72            (br               ) [ 00110000000000000000000000000000000000]
Padding2D_0_width_lo   (load             ) [ 00001000000000000000000000000000000000]
width                  (phi              ) [ 00010000000000000000000000000000000000]
exitcond               (icmp             ) [ 00110000000000000000000000000000000000]
empty_28               (speclooptripcount) [ 00000000000000000000000000000000000000]
width_6                (add              ) [ 00110000000000000000000000000000000000]
StgValue_79            (br               ) [ 00000000000000000000000000000000000000]
empty_29               (read             ) [ 00000000000000000000000000000000000000]
tmp_data_V             (extractvalue     ) [ 00000000000000000000000000000000000000]
tmp_keep_V             (extractvalue     ) [ 00000000000000000000000000000000000000]
tmp_strb_V             (extractvalue     ) [ 00000000000000000000000000000000000000]
tmp_id_V               (extractvalue     ) [ 00000000000000000000000000000000000000]
tmp_dest_V             (extractvalue     ) [ 00000000000000000000000000000000000000]
tmp_62_cast            (zext             ) [ 00000000000000000000000000000000000000]
tmp_7                  (add              ) [ 00000000000000000000000000000000000000]
tmp_7_cast             (sext             ) [ 00000000000000000000000000000000000000]
input_0_array_0_add    (getelementptr    ) [ 00000000000000000000000000000000000000]
out_0_keep_V_addr      (getelementptr    ) [ 00000000000000000000000000000000000000]
out_0_strb_V_addr      (getelementptr    ) [ 00000000000000000000000000000000000000]
out_0_id_V_addr        (getelementptr    ) [ 00000000000000000000000000000000000000]
out_0_dest_V_addr      (getelementptr    ) [ 00000000000000000000000000000000000000]
StgValue_94            (store            ) [ 00000000000000000000000000000000000000]
StgValue_95            (store            ) [ 00000000000000000000000000000000000000]
StgValue_96            (store            ) [ 00000000000000000000000000000000000000]
StgValue_97            (store            ) [ 00000000000000000000000000000000000000]
StgValue_98            (store            ) [ 00000000000000000000000000000000000000]
StgValue_99            (br               ) [ 00110000000000000000000000000000000000]
StgValue_100           (br               ) [ 01110000000000000000000000000000000000]
StgValue_101           (call             ) [ 00000000000000000000000000000000000000]
Padding2D_0_depth_lo   (load             ) [ 00000010000000000000000000000000000000]
Padding2D_0_height_l   (load             ) [ 00000010000000000000000000000000000000]
Padding2D_0_width_lo_1 (load             ) [ 00000010000000000000000000000000000000]
Conv2D_0_depth_load    (load             ) [ 00000010000000000000000000000000000000]
Conv2D_0_height_load   (load             ) [ 00000010000000000000000000000000000000]
Conv2D_0_width_load    (load             ) [ 00000010000000000000000000000000000000]
StgValue_109           (call             ) [ 00000000000000000000000000000000000000]
Conv2D_0_height_load_1 (load             ) [ 00000000100000000000000000000000000000]
Conv2D_0_width_load_1  (load             ) [ 00000000100000000000000000000000000000]
MaxPooling2D_0_depth_1 (load             ) [ 00000000100000000000000000000000000000]
MaxPooling2D_0_heigh_1 (load             ) [ 00000000100000000000000000000000000000]
MaxPooling2D_0_width_1 (load             ) [ 00000000100000000000000000000000000000]
StgValue_116           (call             ) [ 00000000000000000000000000000000000000]
MaxPooling2D_0_depth_2 (load             ) [ 00000000001000000000000000000000000000]
MaxPooling2D_0_heigh_2 (load             ) [ 00000000001000000000000000000000000000]
MaxPooling2D_0_width_2 (load             ) [ 00000000001000000000000000000000000000]
Padding2D_1_height_l   (load             ) [ 00000000001000000000000000000000000000]
Padding2D_1_width_lo   (load             ) [ 00000000001000000000000000000000000000]
StgValue_123           (call             ) [ 00000000000000000000000000000000000000]
Padding2D_1_depth_lo   (load             ) [ 00000000000010000000000000000000000000]
Padding2D_1_height_l_1 (load             ) [ 00000000000010000000000000000000000000]
Padding2D_1_width_lo_1 (load             ) [ 00000000000010000000000000000000000000]
Conv2D_1_depth_load    (load             ) [ 00000000000010000000000000000000000000]
Conv2D_1_height_load   (load             ) [ 00000000000010000000000000000000000000]
Conv2D_1_width_load    (load             ) [ 00000000000010000000000000000000000000]
StgValue_131           (call             ) [ 00000000000000000000000000000000000000]
Conv2D_1_height_load_1 (load             ) [ 00000000000000100000000000000000000000]
Conv2D_1_width_load_1  (load             ) [ 00000000000000100000000000000000000000]
MaxPooling2D_1_depth_1 (load             ) [ 00000000000000100000000000000000000000]
MaxPooling2D_1_heigh_1 (load             ) [ 00000000000000100000000000000000000000]
MaxPooling2D_1_width_1 (load             ) [ 00000000000000100000000000000000000000]
StgValue_138           (call             ) [ 00000000000000000000000000000000000000]
MaxPooling2D_1_depth_2 (load             ) [ 00000000000000001000000000000000000000]
MaxPooling2D_1_heigh_2 (load             ) [ 00000000000000001000000000000000000000]
MaxPooling2D_1_width_2 (load             ) [ 00000000000000001000000000000000000000]
Padding2D_2_height_l   (load             ) [ 00000000000000001000000000000000000000]
Padding2D_2_width_lo   (load             ) [ 00000000000000001000000000000000000000]
StgValue_145           (call             ) [ 00000000000000000000000000000000000000]
Padding2D_2_depth_lo   (load             ) [ 00000000000000000010000000000000000000]
Padding2D_2_height_l_1 (load             ) [ 00000000000000000010000000000000000000]
Padding2D_2_width_lo_1 (load             ) [ 00000000000000000010000000000000000000]
Conv2D_2_depth_load    (load             ) [ 00000000000000000010000000000000000000]
Conv2D_2_height_load   (load             ) [ 00000000000000000010000000000000000000]
Conv2D_2_width_load    (load             ) [ 00000000000000000010000000000000000000]
StgValue_153           (call             ) [ 00000000000000000000000000000000000000]
Conv2D_2_height_load_1 (load             ) [ 00000000000000000000100000000000000000]
Conv2D_2_width_load_1  (load             ) [ 00000000000000000000100000000000000000]
UpSampling2D_0_depth_1 (load             ) [ 00000000000000000000100000000000000000]
UpSampling2D_0_heigh_1 (load             ) [ 00000000000000000000100000000000000000]
UpSampling2D_0_width_1 (load             ) [ 00000000000000000000100000000000000000]
StgValue_160           (call             ) [ 00000000000000000000000000000000000000]
UpSampling2D_0_depth_2 (load             ) [ 00000000000000000000001000000000000000]
UpSampling2D_0_heigh_2 (load             ) [ 00000000000000000000001000000000000000]
UpSampling2D_0_width_2 (load             ) [ 00000000000000000000001000000000000000]
Padding2D_3_height_l   (load             ) [ 00000000000000000000001000000000000000]
Padding2D_3_width_lo   (load             ) [ 00000000000000000000001000000000000000]
StgValue_167           (call             ) [ 00000000000000000000000000000000000000]
Padding2D_3_depth_lo   (load             ) [ 00000000000000000000000010000000000000]
Padding2D_3_height_l_1 (load             ) [ 00000000000000000000000010000000000000]
Padding2D_3_width_lo_1 (load             ) [ 00000000000000000000000010000000000000]
Conv2D_3_depth_load    (load             ) [ 00000000000000000000000010000000000000]
Conv2D_3_height_load   (load             ) [ 00000000000000000000000010000000000000]
Conv2D_3_width_load    (load             ) [ 00000000000000000000000010000000000000]
StgValue_175           (call             ) [ 00000000000000000000000000000000000000]
Conv2D_3_height_load_1 (load             ) [ 00000000000000000000000000100000000000]
Conv2D_3_width_load_1  (load             ) [ 00000000000000000000000000100000000000]
UpSampling2D_1_depth_1 (load             ) [ 00000000000000000000000000100000000000]
UpSampling2D_1_heigh_1 (load             ) [ 00000000000000000000000000100000000000]
UpSampling2D_1_width_1 (load             ) [ 00000000000000000000000000100000000000]
StgValue_182           (call             ) [ 00000000000000000000000000000000000000]
UpSampling2D_1_depth_2 (load             ) [ 00000000000000000000000000001000000000]
UpSampling2D_1_heigh_2 (load             ) [ 00000000000000000000000000001000000000]
UpSampling2D_1_width_2 (load             ) [ 00000000000000000000000000001000000000]
Padding2D_4_height_l   (load             ) [ 00000000000000000000000000001000000000]
Padding2D_4_width_lo   (load             ) [ 00000000000000000000000000001000000000]
StgValue_189           (call             ) [ 00000000000000000000000000000000000000]
Padding2D_4_depth_lo   (load             ) [ 00000000000000000000000000000010000000]
Padding2D_4_height_l_1 (load             ) [ 00000000000000000000000000000010000000]
Padding2D_4_width_lo_1 (load             ) [ 00000000000000000000000000000010000000]
Conv2D_4_depth_load    (load             ) [ 00000000000000000000000000000010000000]
Conv2D_4_height_load   (load             ) [ 00000000000000000000000000000010000000]
Conv2D_4_width_load    (load             ) [ 00000000000000000000000000000010000000]
StgValue_197           (call             ) [ 00000000000000000000000000000000000000]
StgValue_198           (br               ) [ 00000000000000000000000000000011111110]
depth7                 (phi              ) [ 00000000000000000000000000000001011110]
Conv2D_4_depth_load_1  (load             ) [ 00000000000000000000000000000000000000]
tmp_s                  (zext             ) [ 00000000000000000000000000000000000000]
tmp_60                 (icmp             ) [ 00000000000000000000000000000001111110]
depth                  (add              ) [ 00000000000000000000000000000011111110]
StgValue_204           (br               ) [ 00000000000000000000000000000000000000]
tmp_4                  (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl2_cast            (sext             ) [ 00000000000000000000000000000000000000]
tmp_5                  (bitconcatenate   ) [ 00000000000000000000000000000000000000]
p_shl3_cast            (sext             ) [ 00000000000000000000000000000000000000]
tmp_6                  (sub              ) [ 00000000000000000000000000000000111110]
StgValue_210           (br               ) [ 00000000000000000000000000000001111110]
height8                (phi              ) [ 00000000000000000000000000000000111110]
Conv2D_4_height_load_1 (load             ) [ 00000000000000000000000000000000000000]
tmp_62                 (zext             ) [ 00000000000000000000000000000000000000]
tmp_63                 (icmp             ) [ 00000000000000000000000000000001111110]
height_3               (add              ) [ 00000000000000000000000000000001111110]
StgValue_217           (br               ) [ 00000000000000000000000000000000000000]
tmp_65_cast            (sext             ) [ 00000000000000000000000000000000000000]
tmp_8                  (add              ) [ 00000000000000000000000000000000000000]
tmp_9                  (trunc            ) [ 00000000000000000000000000000000000000]
p_shl6_cast            (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_10                 (trunc            ) [ 00000000000000000000000000000000000000]
p_shl7_cast            (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_11                 (sub              ) [ 00000000000000000000000000000000011110]
tmp_12                 (trunc            ) [ 00000000000000000000000000000000000000]
p_shl4_cast            (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_13                 (trunc            ) [ 00000000000000000000000000000000000000]
p_shl5_cast            (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_14                 (sub              ) [ 00000000000000000000000000000000011110]
StgValue_230           (br               ) [ 00000000000000000000000000000001111110]
StgValue_231           (br               ) [ 00000000000000000000000000000011111110]
width9                 (phi              ) [ 00000000000000000000000000000000011000]
Conv2D_4_width_load_1  (load             ) [ 00000000000000000000000000000000000000]
tmp_64                 (zext             ) [ 00000000000000000000000000000000000000]
tmp_67_cast            (zext             ) [ 00000000000000000000000000000000001000]
tmp_65                 (icmp             ) [ 00000000000000000000000000000001111110]
width_7                (add              ) [ 00000000000000000000000000000001111110]
StgValue_238           (br               ) [ 00000000000000000000000000000000000000]
tmp_17                 (trunc            ) [ 00000000000000000000000000000000000000]
tmp_15                 (add              ) [ 00000000000000000000000000000000000000]
tmp_15_cast            (zext             ) [ 00000000000000000000000000000000000000]
Conv2D_4_array_addr    (getelementptr    ) [ 00000000000000000000000000000000001000]
tmp_16                 (add              ) [ 00000000000000000000000000000000001000]
tmp                    (or               ) [ 00000000000000000000000000000000000000]
tmp_66                 (or               ) [ 00000000000000000000000000000000000000]
tmp_user_V             (icmp             ) [ 00000000000000000000000000000000001110]
Conv2D_4_depth_load_2  (load             ) [ 00000000000000000000000000000000000000]
tmp_72_cast            (zext             ) [ 00000000000000000000000000000000000000]
tmp_67                 (add              ) [ 00000000000000000000000000000000000000]
tmp_73_cast            (sext             ) [ 00000000000000000000000000000000000000]
tmp_68                 (icmp             ) [ 00000000000000000000000000000000001000]
StgValue_253           (br               ) [ 00000000000000000000000000000001111110]
tmp_16_cast            (sext             ) [ 00000000000000000000000000000000000000]
out_0_keep_V_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000100]
out_0_strb_V_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000100]
out_0_id_V_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000100]
out_0_dest_V_addr_1    (getelementptr    ) [ 00000000000000000000000000000000000100]
tmp_data_V_1           (load             ) [ 00000000000000000000000000000000000110]
StgValue_260           (br               ) [ 00000000000000000000000000000000000000]
Conv2D_4_height_load_2 (load             ) [ 00000000000000000000000000000000000000]
tmp_75_cast            (zext             ) [ 00000000000000000000000000000000000000]
tmp_69                 (add              ) [ 00000000000000000000000000000000000000]
tmp_76_cast            (sext             ) [ 00000000000000000000000000000000000000]
tmp_70                 (icmp             ) [ 00000000000000000000000000000001111110]
StgValue_266           (br               ) [ 00000000000000000000000000000000000000]
tmp_71                 (add              ) [ 00000000000000000000000000000000000000]
tmp_78_cast            (sext             ) [ 00000000000000000000000000000000000000]
tmp_72                 (icmp             ) [ 00000000000000000000000000000001111110]
StgValue_270           (br               ) [ 00000000000000000000000000000001111110]
StgValue_271           (br               ) [ 00000000000000000000000000000001111110]
tmp_last_V             (phi              ) [ 00000000000000000000000000000000000110]
tmp_keep_V_1           (load             ) [ 00000000000000000000000000000000000010]
tmp_strb_V_1           (load             ) [ 00000000000000000000000000000000000010]
tmp_id_V_1             (load             ) [ 00000000000000000000000000000000000010]
tmp_dest_V_1           (load             ) [ 00000000000000000000000000000000000010]
StgValue_282           (write            ) [ 00000000000000000000000000000000000000]
StgValue_283           (br               ) [ 00000000000000000000000000000001111110]
StgValue_284           (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Padding2D_0_width">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Padding2D_0_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_array"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Padding2D_0_depth">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Padding2D_0_height">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_0_height"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Conv2D_0_depth">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Conv2D_0_height">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_0_height"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Conv2D_0_width">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="Conv2D_0_b">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_0_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="Conv2D_0_w_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_0_w_0"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="Conv2D_0_array">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="MaxPooling2D_0_depth">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="MaxPooling2D_0_heigh">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="MaxPooling2D_0_width">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="MaxPooling2D_0_array">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="Padding2D_1_height">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_height"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Padding2D_1_width">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Padding2D_1_array">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_array"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Padding2D_1_depth">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Conv2D_1_depth">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="Conv2D_1_height">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_1_height"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="Conv2D_1_width">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="Conv2D_1_b">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_1_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="Conv2D_1_array">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="Conv2D_1_w">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_1_w"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="MaxPooling2D_1_depth">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="MaxPooling2D_1_heigh">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="MaxPooling2D_1_width">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="MaxPooling2D_1_array">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MaxPooling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="Padding2D_2_height">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_height"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="Padding2D_2_width">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_width"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="Padding2D_2_array">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_array"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="Padding2D_2_depth">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_2_depth"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="Conv2D_2_depth">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_2_depth"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="Conv2D_2_height">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_2_height"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="Conv2D_2_width">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_2_width"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="Conv2D_2_b">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_2_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="Conv2D_2_w">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_2_w"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="Conv2D_2_array">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_2_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="UpSampling2D_0_depth">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_depth"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="UpSampling2D_0_heigh">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_heigh"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="UpSampling2D_0_width">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_width"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="UpSampling2D_0_array">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_0_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="Padding2D_3_height">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_height"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="Padding2D_3_width">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_width"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="Padding2D_3_array">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_array"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="Padding2D_3_depth">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_depth"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="Conv2D_3_depth">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_3_depth"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="Conv2D_3_height">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_3_height"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="Conv2D_3_width">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_3_width"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="Conv2D_3_b">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_3_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="Conv2D_3_w">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_3_w"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="Conv2D_3_array">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_3_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="UpSampling2D_1_depth">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_depth"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="UpSampling2D_1_heigh">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_heigh"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="UpSampling2D_1_width">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_width"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="UpSampling2D_1_array">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="UpSampling2D_1_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="Padding2D_4_height">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_height"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="Padding2D_4_width">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_width"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="Padding2D_4_array">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_array"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="Padding2D_4_depth">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_4_depth"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="Conv2D_4_depth">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_4_depth"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="Conv2D_4_height">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_4_height"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="Conv2D_4_width">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_4_width"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="Conv2D_4_w_0">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_4_w_0"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="Conv2D_4_array">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_4_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.4"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.3"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_fix16.2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.2"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_fix16.3"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16.1"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_fix16.228"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_sampling2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="244" class="1004" name="input_0_array_0_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0_array_0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="out_0_keep_V_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_keep_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="out_0_strb_V_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_strb_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_0_id_V_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_id_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="out_0_dest_V_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0_dest_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="empty_29_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="2" slack="0"/>
<pin id="268" dir="0" index="3" bw="2" slack="0"/>
<pin id="269" dir="0" index="4" bw="1" slack="0"/>
<pin id="270" dir="0" index="5" bw="1" slack="0"/>
<pin id="271" dir="0" index="6" bw="1" slack="0"/>
<pin id="272" dir="0" index="7" bw="1" slack="0"/>
<pin id="273" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_29/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="2" slack="0"/>
<pin id="286" dir="0" index="3" bw="2" slack="0"/>
<pin id="287" dir="0" index="4" bw="1" slack="0"/>
<pin id="288" dir="0" index="5" bw="1" slack="0"/>
<pin id="289" dir="0" index="6" bw="1" slack="0"/>
<pin id="290" dir="0" index="7" bw="1" slack="0"/>
<pin id="291" dir="0" index="8" bw="16" slack="1"/>
<pin id="292" dir="0" index="9" bw="2" slack="0"/>
<pin id="293" dir="0" index="10" bw="2" slack="0"/>
<pin id="294" dir="0" index="11" bw="1" slack="2"/>
<pin id="295" dir="0" index="12" bw="1" slack="0"/>
<pin id="296" dir="0" index="13" bw="1" slack="0"/>
<pin id="297" dir="0" index="14" bw="1" slack="0"/>
<pin id="298" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_281/35 "/>
</bind>
</comp>

<comp id="307" class="1004" name="input_0_array_0_add_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="11" slack="0"/>
<pin id="311" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_array_0_add/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="out_0_keep_V_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="11" slack="0"/>
<pin id="317" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_keep_V_addr/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="out_0_strb_V_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="11" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_strb_V_addr/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="out_0_id_V_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="11" slack="0"/>
<pin id="329" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_id_V_addr/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="out_0_dest_V_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="11" slack="0"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_dest_V_addr/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="StgValue_94_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_95/3 tmp_dest_V_1/34 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_96/3 tmp_id_V_1/34 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="2" slack="0"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_97/3 tmp_keep_V_1/34 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_98/3 tmp_strb_V_1/34 "/>
</bind>
</comp>

<comp id="367" class="1004" name="Conv2D_4_array_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="11" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv2D_4_array_addr/33 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_1/33 "/>
</bind>
</comp>

<comp id="380" class="1004" name="out_0_keep_V_addr_1_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="11" slack="0"/>
<pin id="384" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_keep_V_addr_1/34 "/>
</bind>
</comp>

<comp id="386" class="1004" name="out_0_strb_V_addr_1_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="11" slack="0"/>
<pin id="390" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_strb_V_addr_1/34 "/>
</bind>
</comp>

<comp id="392" class="1004" name="out_0_id_V_addr_1_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="11" slack="0"/>
<pin id="396" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_id_V_addr_1/34 "/>
</bind>
</comp>

<comp id="398" class="1004" name="out_0_dest_V_addr_1_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="11" slack="0"/>
<pin id="402" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_dest_V_addr_1/34 "/>
</bind>
</comp>

<comp id="412" class="1005" name="height_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="1"/>
<pin id="414" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="height (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="height_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height/2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="width_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="1"/>
<pin id="425" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="width (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="width_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="1" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width/3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="depth7_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="depth7 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="depth7_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="depth7/31 "/>
</bind>
</comp>

<comp id="446" class="1005" name="height8_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height8 (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="height8_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="32" slack="0"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="height8/32 "/>
</bind>
</comp>

<comp id="458" class="1005" name="width9_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width9 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="width9_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="1" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width9/33 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_last_V_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_last_V_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V/35 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_conv2d_fix16_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="0" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="16" slack="0"/>
<pin id="490" dir="0" index="3" bw="16" slack="0"/>
<pin id="491" dir="0" index="4" bw="16" slack="0"/>
<pin id="492" dir="0" index="5" bw="16" slack="0"/>
<pin id="493" dir="0" index="6" bw="16" slack="0"/>
<pin id="494" dir="0" index="7" bw="16" slack="0"/>
<pin id="495" dir="0" index="8" bw="11" slack="0"/>
<pin id="496" dir="0" index="9" bw="16" slack="0"/>
<pin id="497" dir="0" index="10" bw="14" slack="0"/>
<pin id="498" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_152/17 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_conv2d_fix16_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="0" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="0" index="2" bw="16" slack="0"/>
<pin id="508" dir="0" index="3" bw="16" slack="0"/>
<pin id="509" dir="0" index="4" bw="16" slack="0"/>
<pin id="510" dir="0" index="5" bw="16" slack="0"/>
<pin id="511" dir="0" index="6" bw="16" slack="0"/>
<pin id="512" dir="0" index="7" bw="16" slack="0"/>
<pin id="513" dir="0" index="8" bw="11" slack="0"/>
<pin id="514" dir="0" index="9" bw="16" slack="0"/>
<pin id="515" dir="0" index="10" bw="14" slack="0"/>
<pin id="516" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_108/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_conv2d_fix16_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="0" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="0" index="2" bw="16" slack="0"/>
<pin id="526" dir="0" index="3" bw="16" slack="0"/>
<pin id="527" dir="0" index="4" bw="16" slack="0"/>
<pin id="528" dir="0" index="5" bw="16" slack="0"/>
<pin id="529" dir="0" index="6" bw="16" slack="0"/>
<pin id="530" dir="0" index="7" bw="12" slack="0"/>
<pin id="531" dir="0" index="8" bw="16" slack="0"/>
<pin id="532" dir="0" index="9" bw="16" slack="0"/>
<pin id="533" dir="0" index="10" bw="13" slack="0"/>
<pin id="534" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_130/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_conv2d_fix16_228_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="0" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="0" index="2" bw="16" slack="0"/>
<pin id="544" dir="0" index="3" bw="16" slack="0"/>
<pin id="545" dir="0" index="4" bw="16" slack="0"/>
<pin id="546" dir="0" index="5" bw="16" slack="0"/>
<pin id="547" dir="0" index="6" bw="16" slack="0"/>
<pin id="548" dir="0" index="7" bw="16" slack="0"/>
<pin id="549" dir="0" index="8" bw="12" slack="0"/>
<pin id="550" dir="0" index="9" bw="16" slack="0"/>
<pin id="551" dir="0" index="10" bw="13" slack="0"/>
<pin id="552" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_174/23 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_conv2d_fix16_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="0" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="0" index="2" bw="16" slack="0"/>
<pin id="562" dir="0" index="3" bw="16" slack="0"/>
<pin id="563" dir="0" index="4" bw="16" slack="0"/>
<pin id="564" dir="0" index="5" bw="16" slack="0"/>
<pin id="565" dir="0" index="6" bw="16" slack="0"/>
<pin id="566" dir="0" index="7" bw="16" slack="0"/>
<pin id="567" dir="0" index="8" bw="16" slack="0"/>
<pin id="568" dir="0" index="9" bw="13" slack="0"/>
<pin id="569" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_196/29 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_padding2d_fix16_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="0" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="0"/>
<pin id="577" dir="0" index="2" bw="16" slack="0"/>
<pin id="578" dir="0" index="3" bw="16" slack="0"/>
<pin id="579" dir="0" index="4" bw="16" slack="0"/>
<pin id="580" dir="0" index="5" bw="16" slack="0"/>
<pin id="581" dir="0" index="6" bw="16" slack="0"/>
<pin id="582" dir="0" index="7" bw="16" slack="0"/>
<pin id="583" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_188/27 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_padding2d_fix16_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="0" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="0"/>
<pin id="590" dir="0" index="2" bw="16" slack="0"/>
<pin id="591" dir="0" index="3" bw="16" slack="0"/>
<pin id="592" dir="0" index="4" bw="16" slack="0"/>
<pin id="593" dir="0" index="5" bw="16" slack="0"/>
<pin id="594" dir="0" index="6" bw="16" slack="0"/>
<pin id="595" dir="0" index="7" bw="16" slack="0"/>
<pin id="596" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_122/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_padding2d_fix16_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="0" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="0" index="2" bw="16" slack="0"/>
<pin id="604" dir="0" index="3" bw="16" slack="0"/>
<pin id="605" dir="0" index="4" bw="16" slack="0"/>
<pin id="606" dir="0" index="5" bw="16" slack="0"/>
<pin id="607" dir="0" index="6" bw="16" slack="0"/>
<pin id="608" dir="0" index="7" bw="16" slack="0"/>
<pin id="609" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_166/21 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_padding2d_fix16_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="0" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="0"/>
<pin id="616" dir="0" index="2" bw="16" slack="0"/>
<pin id="617" dir="0" index="3" bw="16" slack="0"/>
<pin id="618" dir="0" index="4" bw="16" slack="0"/>
<pin id="619" dir="0" index="5" bw="16" slack="0"/>
<pin id="620" dir="0" index="6" bw="16" slack="0"/>
<pin id="621" dir="0" index="7" bw="16" slack="0"/>
<pin id="622" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_144/15 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_max_pooling2d_fix16_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="0" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="0" index="2" bw="16" slack="0"/>
<pin id="630" dir="0" index="3" bw="16" slack="0"/>
<pin id="631" dir="0" index="4" bw="16" slack="0"/>
<pin id="632" dir="0" index="5" bw="16" slack="0"/>
<pin id="633" dir="0" index="6" bw="16" slack="0"/>
<pin id="634" dir="0" index="7" bw="16" slack="0"/>
<pin id="635" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_115/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="grp_max_pooling2d_fix16_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="0" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="0" index="2" bw="16" slack="0"/>
<pin id="643" dir="0" index="3" bw="16" slack="0"/>
<pin id="644" dir="0" index="4" bw="16" slack="0"/>
<pin id="645" dir="0" index="5" bw="16" slack="0"/>
<pin id="646" dir="0" index="6" bw="16" slack="0"/>
<pin id="647" dir="0" index="7" bw="16" slack="0"/>
<pin id="648" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_137/13 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_up_sampling2d_fix16_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="0" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="16" slack="0"/>
<pin id="656" dir="0" index="3" bw="16" slack="0"/>
<pin id="657" dir="0" index="4" bw="16" slack="0"/>
<pin id="658" dir="0" index="5" bw="16" slack="0"/>
<pin id="659" dir="0" index="6" bw="16" slack="0"/>
<pin id="660" dir="0" index="7" bw="16" slack="0"/>
<pin id="661" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_181/25 "/>
</bind>
</comp>

<comp id="665" class="1004" name="grp_up_sampling2d_fix16_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="0" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="0" index="2" bw="16" slack="0"/>
<pin id="669" dir="0" index="3" bw="16" slack="0"/>
<pin id="670" dir="0" index="4" bw="16" slack="0"/>
<pin id="671" dir="0" index="5" bw="16" slack="0"/>
<pin id="672" dir="0" index="6" bw="16" slack="0"/>
<pin id="673" dir="0" index="7" bw="16" slack="0"/>
<pin id="674" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_159/19 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_padding2d_fix16_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="0" slack="0"/>
<pin id="680" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="681" dir="0" index="2" bw="16" slack="0"/>
<pin id="682" dir="0" index="3" bw="16" slack="0"/>
<pin id="683" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_width_lo/2 Padding2D_0_width_lo_1/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_0_height_load/5 Conv2D_0_height_load_1/7 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_0_width_load/5 Conv2D_0_width_load_1/7 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_depth_1/7 MaxPooling2D_0_depth_2/9 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="0"/>
<pin id="712" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_heigh_1/7 MaxPooling2D_0_heigh_2/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="0"/>
<pin id="718" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_0_width_1/7 MaxPooling2D_0_width_2/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="0"/>
<pin id="724" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_height_l/9 Padding2D_1_height_l_1/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_width_lo/9 Padding2D_1_width_lo_1/11 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_load_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_1_height_load/11 Conv2D_1_height_load_1/13 "/>
</bind>
</comp>

<comp id="740" class="1004" name="grp_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="0"/>
<pin id="742" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_1_width_load/11 Conv2D_1_width_load_1/13 "/>
</bind>
</comp>

<comp id="746" class="1004" name="grp_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_depth_1/13 MaxPooling2D_1_depth_2/15 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_heigh_1/13 MaxPooling2D_1_heigh_2/15 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_load_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MaxPooling2D_1_width_1/13 MaxPooling2D_1_width_2/15 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_height_l/15 Padding2D_2_height_l_1/17 "/>
</bind>
</comp>

<comp id="770" class="1004" name="grp_load_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_width_lo/15 Padding2D_2_width_lo_1/17 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_2_height_load/17 Conv2D_2_height_load_1/19 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_2_width_load/17 Conv2D_2_width_load_1/19 "/>
</bind>
</comp>

<comp id="788" class="1004" name="grp_load_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_depth_1/19 UpSampling2D_0_depth_2/21 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_load_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="0"/>
<pin id="796" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_heigh_1/19 UpSampling2D_0_heigh_2/21 "/>
</bind>
</comp>

<comp id="800" class="1004" name="grp_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_0_width_1/19 UpSampling2D_0_width_2/21 "/>
</bind>
</comp>

<comp id="806" class="1004" name="grp_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_height_l/21 Padding2D_3_height_l_1/23 "/>
</bind>
</comp>

<comp id="812" class="1004" name="grp_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_width_lo/21 Padding2D_3_width_lo_1/23 "/>
</bind>
</comp>

<comp id="818" class="1004" name="grp_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="16" slack="0"/>
<pin id="820" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_3_height_load/23 Conv2D_3_height_load_1/25 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_load_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_3_width_load/23 Conv2D_3_width_load_1/25 "/>
</bind>
</comp>

<comp id="830" class="1004" name="grp_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_depth_1/25 UpSampling2D_1_depth_2/27 "/>
</bind>
</comp>

<comp id="836" class="1004" name="grp_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="0"/>
<pin id="838" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_heigh_1/25 UpSampling2D_1_heigh_2/27 "/>
</bind>
</comp>

<comp id="842" class="1004" name="grp_load_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="0"/>
<pin id="844" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="UpSampling2D_1_width_1/25 UpSampling2D_1_width_2/27 "/>
</bind>
</comp>

<comp id="848" class="1004" name="grp_load_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="0"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_height_l/27 Padding2D_4_height_l_1/29 "/>
</bind>
</comp>

<comp id="854" class="1004" name="grp_load_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="0"/>
<pin id="856" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_width_lo/27 Padding2D_4_width_lo_1/29 "/>
</bind>
</comp>

<comp id="860" class="1004" name="grp_load_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="0"/>
<pin id="862" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_4_depth_load/29 Conv2D_4_depth_load_1/31 Conv2D_4_depth_load_2/33 "/>
</bind>
</comp>

<comp id="865" class="1004" name="grp_load_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="0"/>
<pin id="867" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_4_height_load/29 Conv2D_4_height_load_1/32 Conv2D_4_height_load_2/34 "/>
</bind>
</comp>

<comp id="870" class="1004" name="grp_load_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="0"/>
<pin id="872" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_4_width_load/29 Conv2D_4_width_load_1/33 "/>
</bind>
</comp>

<comp id="875" class="1005" name="reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_width_lo Padding2D_0_width_lo_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_0_height_load Conv2D_0_height_load_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_0_width_load Conv2D_0_width_load_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="1"/>
<pin id="895" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_depth_1 MaxPooling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="899" class="1005" name="reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="1"/>
<pin id="901" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_heigh_1 MaxPooling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="1"/>
<pin id="907" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_0_width_1 MaxPooling2D_0_width_2 "/>
</bind>
</comp>

<comp id="911" class="1005" name="reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="1"/>
<pin id="913" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_height_l Padding2D_1_height_l_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="1"/>
<pin id="919" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_width_lo Padding2D_1_width_lo_1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="1"/>
<pin id="925" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_1_height_load Conv2D_1_height_load_1 "/>
</bind>
</comp>

<comp id="929" class="1005" name="reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="16" slack="1"/>
<pin id="931" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_1_width_load Conv2D_1_width_load_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="1"/>
<pin id="937" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_depth_1 MaxPooling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="941" class="1005" name="reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="1"/>
<pin id="943" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_heigh_1 MaxPooling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="947" class="1005" name="reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="1"/>
<pin id="949" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MaxPooling2D_1_width_1 MaxPooling2D_1_width_2 "/>
</bind>
</comp>

<comp id="953" class="1005" name="reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="1"/>
<pin id="955" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_height_l Padding2D_2_height_l_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="16" slack="1"/>
<pin id="961" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_width_lo Padding2D_2_width_lo_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="1"/>
<pin id="967" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_2_height_load Conv2D_2_height_load_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="16" slack="1"/>
<pin id="973" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_2_width_load Conv2D_2_width_load_1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="1"/>
<pin id="979" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_depth_1 UpSampling2D_0_depth_2 "/>
</bind>
</comp>

<comp id="983" class="1005" name="reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="16" slack="1"/>
<pin id="985" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_heigh_1 UpSampling2D_0_heigh_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="16" slack="1"/>
<pin id="991" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_0_width_1 UpSampling2D_0_width_2 "/>
</bind>
</comp>

<comp id="995" class="1005" name="reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="1"/>
<pin id="997" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_height_l Padding2D_3_height_l_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="1"/>
<pin id="1003" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_width_lo Padding2D_3_width_lo_1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_3_height_load Conv2D_3_height_load_1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="1"/>
<pin id="1015" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_3_width_load Conv2D_3_width_load_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="1"/>
<pin id="1021" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_depth_1 UpSampling2D_1_depth_2 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="16" slack="1"/>
<pin id="1027" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_heigh_1 UpSampling2D_1_heigh_2 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="1"/>
<pin id="1033" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="UpSampling2D_1_width_1 UpSampling2D_1_width_2 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="1"/>
<pin id="1039" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_height_l Padding2D_4_height_l_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="16" slack="1"/>
<pin id="1045" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_width_lo Padding2D_4_width_lo_1 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="exitcond2_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="5" slack="0"/>
<pin id="1051" dir="0" index="1" bw="3" slack="0"/>
<pin id="1052" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="height_4_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="5" slack="0"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_4/2 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="10" slack="0"/>
<pin id="1063" dir="0" index="1" bw="5" slack="0"/>
<pin id="1064" dir="0" index="2" bw="1" slack="0"/>
<pin id="1065" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="p_shl_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="10" slack="0"/>
<pin id="1071" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_2_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="7" slack="0"/>
<pin id="1075" dir="0" index="1" bw="5" slack="0"/>
<pin id="1076" dir="0" index="2" bw="1" slack="0"/>
<pin id="1077" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="p_shl1_cast_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="7" slack="0"/>
<pin id="1083" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_3_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="0"/>
<pin id="1087" dir="0" index="1" bw="7" slack="0"/>
<pin id="1088" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="exitcond_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="5" slack="0"/>
<pin id="1093" dir="0" index="1" bw="3" slack="0"/>
<pin id="1094" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="width_6_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="5" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_6/3 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_data_V_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="24" slack="0"/>
<pin id="1105" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_keep_V_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="24" slack="0"/>
<pin id="1110" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_strb_V_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="24" slack="0"/>
<pin id="1115" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_id_V_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="24" slack="0"/>
<pin id="1120" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_dest_V_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="24" slack="0"/>
<pin id="1125" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_62_cast_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="5" slack="0"/>
<pin id="1130" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast/3 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp_7_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="11" slack="1"/>
<pin id="1134" dir="0" index="1" bw="5" slack="0"/>
<pin id="1135" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp_7_cast_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="11" slack="0"/>
<pin id="1139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="Padding2D_0_depth_lo_load_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="0"/>
<pin id="1148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_depth_lo/5 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="Padding2D_0_height_l_load_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="0"/>
<pin id="1153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_0_height_l/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="Conv2D_0_depth_load_load_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="0"/>
<pin id="1158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_0_depth_load/5 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="Padding2D_1_depth_lo_load_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="0"/>
<pin id="1163" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_1_depth_lo/11 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="Conv2D_1_depth_load_load_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="16" slack="0"/>
<pin id="1168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_1_depth_load/11 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="Padding2D_2_depth_lo_load_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="0"/>
<pin id="1173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_2_depth_lo/17 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="Conv2D_2_depth_load_load_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="0"/>
<pin id="1178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_2_depth_load/17 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="Padding2D_3_depth_lo_load_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="16" slack="0"/>
<pin id="1183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_depth_lo/23 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="Conv2D_3_depth_load_load_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="16" slack="0"/>
<pin id="1188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_3_depth_load/23 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="Padding2D_4_depth_lo_load_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="16" slack="0"/>
<pin id="1193" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_4_depth_lo/29 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_s_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="16" slack="0"/>
<pin id="1198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/31 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="tmp_60_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="0"/>
<pin id="1202" dir="0" index="1" bw="16" slack="0"/>
<pin id="1203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_60/31 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="depth_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="0"/>
<pin id="1208" dir="0" index="1" bw="1" slack="0"/>
<pin id="1209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="depth/31 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="tmp_4_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="37" slack="0"/>
<pin id="1214" dir="0" index="1" bw="32" slack="0"/>
<pin id="1215" dir="0" index="2" bw="1" slack="0"/>
<pin id="1216" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/31 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="p_shl2_cast_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="37" slack="0"/>
<pin id="1222" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl2_cast/31 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_5_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="34" slack="0"/>
<pin id="1226" dir="0" index="1" bw="32" slack="0"/>
<pin id="1227" dir="0" index="2" bw="1" slack="0"/>
<pin id="1228" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/31 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="p_shl3_cast_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="34" slack="0"/>
<pin id="1234" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast/31 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_6_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="37" slack="0"/>
<pin id="1238" dir="0" index="1" bw="34" slack="0"/>
<pin id="1239" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/31 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_62_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="0"/>
<pin id="1244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62/32 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="tmp_63_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="0"/>
<pin id="1248" dir="0" index="1" bw="16" slack="0"/>
<pin id="1249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_63/32 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="height_3_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="height_3/32 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_65_cast_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="0"/>
<pin id="1260" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_65_cast/32 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="tmp_8_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="0"/>
<pin id="1264" dir="0" index="1" bw="38" slack="1"/>
<pin id="1265" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/32 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="tmp_9_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="38" slack="0"/>
<pin id="1269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/32 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="p_shl6_cast_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="11" slack="0"/>
<pin id="1273" dir="0" index="1" bw="6" slack="0"/>
<pin id="1274" dir="0" index="2" bw="1" slack="0"/>
<pin id="1275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/32 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_10_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="38" slack="0"/>
<pin id="1281" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/32 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="p_shl7_cast_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="11" slack="0"/>
<pin id="1285" dir="0" index="1" bw="9" slack="0"/>
<pin id="1286" dir="0" index="2" bw="1" slack="0"/>
<pin id="1287" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/32 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="tmp_11_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="11" slack="0"/>
<pin id="1293" dir="0" index="1" bw="11" slack="0"/>
<pin id="1294" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/32 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="tmp_12_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="0"/>
<pin id="1299" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/32 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="p_shl4_cast_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="11" slack="0"/>
<pin id="1303" dir="0" index="1" bw="6" slack="0"/>
<pin id="1304" dir="0" index="2" bw="1" slack="0"/>
<pin id="1305" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/32 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="tmp_13_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="0"/>
<pin id="1311" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/32 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="p_shl5_cast_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="11" slack="0"/>
<pin id="1315" dir="0" index="1" bw="9" slack="0"/>
<pin id="1316" dir="0" index="2" bw="1" slack="0"/>
<pin id="1317" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/32 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_14_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="11" slack="0"/>
<pin id="1323" dir="0" index="1" bw="11" slack="0"/>
<pin id="1324" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/32 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="tmp_64_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="16" slack="0"/>
<pin id="1329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64/33 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="tmp_67_cast_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="0"/>
<pin id="1333" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67_cast/33 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="tmp_65_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="0"/>
<pin id="1337" dir="0" index="1" bw="16" slack="0"/>
<pin id="1338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_65/33 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="width_7_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="0" index="1" bw="1" slack="0"/>
<pin id="1344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="width_7/33 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_17_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="0"/>
<pin id="1349" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/33 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_15_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="11" slack="1"/>
<pin id="1353" dir="0" index="1" bw="11" slack="0"/>
<pin id="1354" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/33 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="tmp_15_cast_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="11" slack="0"/>
<pin id="1358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/33 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="tmp_16_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="1"/>
<pin id="1363" dir="0" index="1" bw="11" slack="0"/>
<pin id="1364" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/33 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="tmp_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="2"/>
<pin id="1368" dir="0" index="1" bw="32" slack="0"/>
<pin id="1369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/33 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="tmp_66_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="0"/>
<pin id="1374" dir="0" index="1" bw="32" slack="1"/>
<pin id="1375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_66/33 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="tmp_user_V_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="0"/>
<pin id="1380" dir="0" index="1" bw="1" slack="0"/>
<pin id="1381" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/33 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="tmp_72_cast_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="16" slack="0"/>
<pin id="1386" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72_cast/33 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="tmp_67_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="16" slack="0"/>
<pin id="1391" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_67/33 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="tmp_73_cast_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="17" slack="0"/>
<pin id="1396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_73_cast/33 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="tmp_68_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="2"/>
<pin id="1400" dir="0" index="1" bw="17" slack="0"/>
<pin id="1401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_68/33 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="tmp_16_cast_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="11" slack="1"/>
<pin id="1406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/34 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="tmp_75_cast_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="16" slack="0"/>
<pin id="1413" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75_cast/34 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="tmp_69_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="16" slack="0"/>
<pin id="1417" dir="0" index="1" bw="1" slack="0"/>
<pin id="1418" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_69/34 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="tmp_76_cast_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="17" slack="0"/>
<pin id="1423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_76_cast/34 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="tmp_70_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="2"/>
<pin id="1427" dir="0" index="1" bw="17" slack="0"/>
<pin id="1428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_70/34 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="tmp_71_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="16" slack="1"/>
<pin id="1433" dir="0" index="1" bw="1" slack="0"/>
<pin id="1434" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_71/34 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="tmp_78_cast_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="17" slack="0"/>
<pin id="1438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_78_cast/34 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="tmp_72_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="1"/>
<pin id="1442" dir="0" index="1" bw="17" slack="0"/>
<pin id="1443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_72/34 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="height_4_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="5" slack="0"/>
<pin id="1451" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="height_4 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_3_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="11" slack="1"/>
<pin id="1456" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="width_6_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="5" slack="0"/>
<pin id="1464" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="width_6 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="Padding2D_0_depth_lo_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="16" slack="1"/>
<pin id="1469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_depth_lo "/>
</bind>
</comp>

<comp id="1472" class="1005" name="Padding2D_0_height_l_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="1"/>
<pin id="1474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_0_height_l "/>
</bind>
</comp>

<comp id="1477" class="1005" name="Conv2D_0_depth_load_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="16" slack="1"/>
<pin id="1479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_0_depth_load "/>
</bind>
</comp>

<comp id="1482" class="1005" name="Padding2D_1_depth_lo_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="16" slack="1"/>
<pin id="1484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_1_depth_lo "/>
</bind>
</comp>

<comp id="1487" class="1005" name="Conv2D_1_depth_load_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="16" slack="1"/>
<pin id="1489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_1_depth_load "/>
</bind>
</comp>

<comp id="1492" class="1005" name="Padding2D_2_depth_lo_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="16" slack="1"/>
<pin id="1494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_2_depth_lo "/>
</bind>
</comp>

<comp id="1497" class="1005" name="Conv2D_2_depth_load_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="16" slack="1"/>
<pin id="1499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_2_depth_load "/>
</bind>
</comp>

<comp id="1502" class="1005" name="Padding2D_3_depth_lo_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="1"/>
<pin id="1504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_depth_lo "/>
</bind>
</comp>

<comp id="1507" class="1005" name="Conv2D_3_depth_load_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="16" slack="1"/>
<pin id="1509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_3_depth_load "/>
</bind>
</comp>

<comp id="1512" class="1005" name="Padding2D_4_depth_lo_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="16" slack="1"/>
<pin id="1514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_4_depth_lo "/>
</bind>
</comp>

<comp id="1517" class="1005" name="Conv2D_4_depth_load_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="16" slack="1"/>
<pin id="1519" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_4_depth_load "/>
</bind>
</comp>

<comp id="1522" class="1005" name="Conv2D_4_height_load_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="16" slack="1"/>
<pin id="1524" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_4_height_load "/>
</bind>
</comp>

<comp id="1527" class="1005" name="Conv2D_4_width_load_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="16" slack="1"/>
<pin id="1529" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_4_width_load "/>
</bind>
</comp>

<comp id="1535" class="1005" name="depth_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="0"/>
<pin id="1537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="depth "/>
</bind>
</comp>

<comp id="1540" class="1005" name="tmp_6_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="38" slack="1"/>
<pin id="1542" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="height_3_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="0"/>
<pin id="1550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="height_3 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="tmp_11_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="11" slack="1"/>
<pin id="1555" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="tmp_14_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="11" slack="1"/>
<pin id="1560" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_67_cast_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="17" slack="1"/>
<pin id="1565" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67_cast "/>
</bind>
</comp>

<comp id="1571" class="1005" name="width_7_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="0"/>
<pin id="1573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="width_7 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="Conv2D_4_array_addr_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="10" slack="1"/>
<pin id="1578" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_4_array_addr "/>
</bind>
</comp>

<comp id="1581" class="1005" name="tmp_16_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="11" slack="1"/>
<pin id="1583" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_user_V_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="1" slack="2"/>
<pin id="1588" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1591" class="1005" name="tmp_68_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="1"/>
<pin id="1593" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="out_0_keep_V_addr_1_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="10" slack="1"/>
<pin id="1597" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_keep_V_addr_1 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="out_0_strb_V_addr_1_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="10" slack="1"/>
<pin id="1602" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_strb_V_addr_1 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="out_0_id_V_addr_1_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="10" slack="1"/>
<pin id="1607" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_id_V_addr_1 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="out_0_dest_V_addr_1_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="10" slack="1"/>
<pin id="1612" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_0_dest_V_addr_1 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="tmp_data_V_1_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="16" slack="1"/>
<pin id="1617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="tmp_keep_V_1_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="2" slack="1"/>
<pin id="1628" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="tmp_strb_V_1_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="2" slack="1"/>
<pin id="1633" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="tmp_id_V_1_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="1" slack="1"/>
<pin id="1638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="tmp_dest_V_1_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="1" slack="1"/>
<pin id="1643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="247"><net_src comp="164" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="164" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="164" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="164" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="164" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="274"><net_src comp="198" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="278"><net_src comp="6" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="279"><net_src comp="8" pin="0"/><net_sink comp="264" pin=5"/></net>

<net id="280"><net_src comp="10" pin="0"/><net_sink comp="264" pin=6"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="264" pin=7"/></net>

<net id="299"><net_src comp="242" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="282" pin=6"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="282" pin=7"/></net>

<net id="312"><net_src comp="200" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="200" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="200" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="200" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="200" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="307" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="331" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="325" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="313" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="319" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="156" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="200" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="200" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="200" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="200" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="200" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="355" pin="3"/><net_sink comp="282" pin=9"/></net>

<net id="405"><net_src comp="380" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="406"><net_src comp="361" pin="3"/><net_sink comp="282" pin=10"/></net>

<net id="407"><net_src comp="386" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="408"><net_src comp="349" pin="3"/><net_sink comp="282" pin=13"/></net>

<net id="409"><net_src comp="392" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="410"><net_src comp="343" pin="3"/><net_sink comp="282" pin=14"/></net>

<net id="411"><net_src comp="398" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="415"><net_src comp="180" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="180" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="168" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="438" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="449"><net_src comp="168" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="450" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="461"><net_src comp="168" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="469"><net_src comp="462" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="473"><net_src comp="238" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="240" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="282" pin=12"/></net>

<net id="482"><net_src comp="470" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="470" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="484"><net_src comp="476" pin="4"/><net_sink comp="282" pin=12"/></net>

<net id="485"><net_src comp="476" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="499"><net_src comp="214" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="500"><net_src comp="102" pin="0"/><net_sink comp="486" pin=7"/></net>

<net id="501"><net_src comp="98" pin="0"/><net_sink comp="486" pin=8"/></net>

<net id="502"><net_src comp="88" pin="0"/><net_sink comp="486" pin=9"/></net>

<net id="503"><net_src comp="100" pin="0"/><net_sink comp="486" pin=10"/></net>

<net id="517"><net_src comp="202" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="518"><net_src comp="46" pin="0"/><net_sink comp="504" pin=7"/></net>

<net id="519"><net_src comp="42" pin="0"/><net_sink comp="504" pin=8"/></net>

<net id="520"><net_src comp="30" pin="0"/><net_sink comp="504" pin=9"/></net>

<net id="521"><net_src comp="44" pin="0"/><net_sink comp="504" pin=10"/></net>

<net id="535"><net_src comp="208" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="536"><net_src comp="70" pin="0"/><net_sink comp="522" pin=7"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="522" pin=8"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="522" pin=9"/></net>

<net id="539"><net_src comp="74" pin="0"/><net_sink comp="522" pin=10"/></net>

<net id="553"><net_src comp="220" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="554"><net_src comp="130" pin="0"/><net_sink comp="540" pin=7"/></net>

<net id="555"><net_src comp="126" pin="0"/><net_sink comp="540" pin=8"/></net>

<net id="556"><net_src comp="116" pin="0"/><net_sink comp="540" pin=9"/></net>

<net id="557"><net_src comp="128" pin="0"/><net_sink comp="540" pin=10"/></net>

<net id="570"><net_src comp="226" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="571"><net_src comp="156" pin="0"/><net_sink comp="558" pin=7"/></net>

<net id="572"><net_src comp="144" pin="0"/><net_sink comp="558" pin=8"/></net>

<net id="573"><net_src comp="154" pin="0"/><net_sink comp="558" pin=9"/></net>

<net id="584"><net_src comp="224" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="138" pin="0"/><net_sink comp="574" pin=4"/></net>

<net id="586"><net_src comp="144" pin="0"/><net_sink comp="574" pin=7"/></net>

<net id="597"><net_src comp="206" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="598"><net_src comp="54" pin="0"/><net_sink comp="587" pin=4"/></net>

<net id="599"><net_src comp="60" pin="0"/><net_sink comp="587" pin=7"/></net>

<net id="610"><net_src comp="218" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="611"><net_src comp="110" pin="0"/><net_sink comp="600" pin=4"/></net>

<net id="612"><net_src comp="116" pin="0"/><net_sink comp="600" pin=7"/></net>

<net id="623"><net_src comp="212" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="624"><net_src comp="82" pin="0"/><net_sink comp="613" pin=4"/></net>

<net id="625"><net_src comp="88" pin="0"/><net_sink comp="613" pin=7"/></net>

<net id="636"><net_src comp="204" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="637"><net_src comp="46" pin="0"/><net_sink comp="626" pin=6"/></net>

<net id="638"><net_src comp="54" pin="0"/><net_sink comp="626" pin=7"/></net>

<net id="649"><net_src comp="210" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="650"><net_src comp="72" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="651"><net_src comp="82" pin="0"/><net_sink comp="639" pin=7"/></net>

<net id="662"><net_src comp="222" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="663"><net_src comp="130" pin="0"/><net_sink comp="652" pin=6"/></net>

<net id="664"><net_src comp="138" pin="0"/><net_sink comp="652" pin=7"/></net>

<net id="675"><net_src comp="216" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="676"><net_src comp="102" pin="0"/><net_sink comp="665" pin=6"/></net>

<net id="677"><net_src comp="110" pin="0"/><net_sink comp="665" pin=7"/></net>

<net id="684"><net_src comp="196" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="30" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="689"><net_src comp="28" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="504" pin=3"/></net>

<net id="695"><net_src comp="38" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="504" pin=5"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="701"><net_src comp="40" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="504" pin=6"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="707"><net_src comp="48" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="626" pin=3"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="713"><net_src comp="50" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="626" pin=4"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="719"><net_src comp="52" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="626" pin=5"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="587" pin=3"/></net>

<net id="725"><net_src comp="56" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="587" pin=5"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="731"><net_src comp="58" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="587" pin=6"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="737"><net_src comp="66" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="522" pin=5"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="743"><net_src comp="68" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="522" pin=6"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="749"><net_src comp="76" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="639" pin=4"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="755"><net_src comp="78" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="639" pin=5"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="761"><net_src comp="80" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="639" pin=6"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="613" pin=3"/></net>

<net id="767"><net_src comp="84" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="613" pin=5"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="773"><net_src comp="86" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="613" pin=6"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="486" pin=3"/></net>

<net id="779"><net_src comp="94" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="486" pin=5"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="785"><net_src comp="96" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="486" pin=6"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="791"><net_src comp="104" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="665" pin=3"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="797"><net_src comp="106" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="665" pin=4"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="803"><net_src comp="108" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="665" pin=5"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="600" pin=3"/></net>

<net id="809"><net_src comp="112" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="600" pin=5"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="815"><net_src comp="114" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="600" pin=6"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="540" pin=3"/></net>

<net id="821"><net_src comp="122" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="540" pin=5"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="827"><net_src comp="124" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="540" pin=6"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="833"><net_src comp="132" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="652" pin=3"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="839"><net_src comp="134" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="652" pin=4"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="845"><net_src comp="136" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="652" pin=5"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="574" pin=3"/></net>

<net id="851"><net_src comp="140" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="574" pin=5"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="857"><net_src comp="142" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="574" pin=6"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="558" pin=3"/></net>

<net id="863"><net_src comp="148" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="558" pin=4"/></net>

<net id="868"><net_src comp="150" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="558" pin=5"/></net>

<net id="873"><net_src comp="152" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="558" pin=6"/></net>

<net id="878"><net_src comp="686" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="504" pin=3"/></net>

<net id="884"><net_src comp="692" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="504" pin=5"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="890"><net_src comp="698" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="504" pin=6"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="896"><net_src comp="704" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="626" pin=3"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="902"><net_src comp="710" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="626" pin=4"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="908"><net_src comp="716" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="626" pin=5"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="587" pin=3"/></net>

<net id="914"><net_src comp="722" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="587" pin=5"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="920"><net_src comp="728" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="587" pin=6"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="926"><net_src comp="734" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="522" pin=5"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="932"><net_src comp="740" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="522" pin=6"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="938"><net_src comp="746" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="639" pin=4"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="944"><net_src comp="752" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="639" pin=5"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="950"><net_src comp="758" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="639" pin=6"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="613" pin=3"/></net>

<net id="956"><net_src comp="764" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="613" pin=5"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="962"><net_src comp="770" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="613" pin=6"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="486" pin=3"/></net>

<net id="968"><net_src comp="776" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="486" pin=5"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="974"><net_src comp="782" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="486" pin=6"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="980"><net_src comp="788" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="665" pin=3"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="986"><net_src comp="794" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="665" pin=4"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="992"><net_src comp="800" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="665" pin=5"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="600" pin=3"/></net>

<net id="998"><net_src comp="806" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="600" pin=5"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1004"><net_src comp="812" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="600" pin=6"/></net>

<net id="1006"><net_src comp="1001" pin="1"/><net_sink comp="540" pin=3"/></net>

<net id="1010"><net_src comp="818" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="540" pin=5"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1016"><net_src comp="824" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="540" pin=6"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="1022"><net_src comp="830" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="652" pin=3"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1028"><net_src comp="836" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="652" pin=4"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1034"><net_src comp="842" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="652" pin=5"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="574" pin=3"/></net>

<net id="1040"><net_src comp="848" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="574" pin=5"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1046"><net_src comp="854" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="574" pin=6"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="558" pin=3"/></net>

<net id="1053"><net_src comp="416" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="182" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="416" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="188" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1066"><net_src comp="190" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="416" pin="4"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="180" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1072"><net_src comp="1061" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1078"><net_src comp="192" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="416" pin="4"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="194" pin="0"/><net_sink comp="1073" pin=2"/></net>

<net id="1084"><net_src comp="1073" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1069" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="427" pin="4"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="182" pin="0"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="427" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="188" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="264" pin="8"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1111"><net_src comp="264" pin="8"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1116"><net_src comp="264" pin="8"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1121"><net_src comp="264" pin="8"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1126"><net_src comp="264" pin="8"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1131"><net_src comp="427" pin="4"/><net_sink comp="1128" pin=0"/></net>

<net id="1136"><net_src comp="1128" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1140"><net_src comp="1132" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1143"><net_src comp="1137" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1144"><net_src comp="1137" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1145"><net_src comp="1137" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1149"><net_src comp="32" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1154"><net_src comp="34" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1159"><net_src comp="36" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="504" pin=4"/></net>

<net id="1164"><net_src comp="62" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1169"><net_src comp="64" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="1174"><net_src comp="90" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1179"><net_src comp="92" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="486" pin=4"/></net>

<net id="1184"><net_src comp="118" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1189"><net_src comp="120" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="540" pin=4"/></net>

<net id="1194"><net_src comp="146" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1199"><net_src comp="860" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1204"><net_src comp="438" pin="4"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="1196" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1210"><net_src comp="438" pin="4"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="172" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1217"><net_src comp="228" pin="0"/><net_sink comp="1212" pin=0"/></net>

<net id="1218"><net_src comp="438" pin="4"/><net_sink comp="1212" pin=1"/></net>

<net id="1219"><net_src comp="180" pin="0"/><net_sink comp="1212" pin=2"/></net>

<net id="1223"><net_src comp="1212" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1229"><net_src comp="230" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="438" pin="4"/><net_sink comp="1224" pin=1"/></net>

<net id="1231"><net_src comp="194" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1235"><net_src comp="1224" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1240"><net_src comp="1220" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="1232" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1245"><net_src comp="865" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1250"><net_src comp="450" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="1242" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1256"><net_src comp="450" pin="4"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="172" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1261"><net_src comp="450" pin="4"/><net_sink comp="1258" pin=0"/></net>

<net id="1266"><net_src comp="1258" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1270"><net_src comp="1262" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1276"><net_src comp="232" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1267" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="180" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1282"><net_src comp="1262" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1288"><net_src comp="234" pin="0"/><net_sink comp="1283" pin=0"/></net>

<net id="1289"><net_src comp="1279" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1290"><net_src comp="194" pin="0"/><net_sink comp="1283" pin=2"/></net>

<net id="1295"><net_src comp="1271" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1283" pin="3"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="450" pin="4"/><net_sink comp="1297" pin=0"/></net>

<net id="1306"><net_src comp="232" pin="0"/><net_sink comp="1301" pin=0"/></net>

<net id="1307"><net_src comp="1297" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1308"><net_src comp="180" pin="0"/><net_sink comp="1301" pin=2"/></net>

<net id="1312"><net_src comp="450" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1318"><net_src comp="234" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="1309" pin="1"/><net_sink comp="1313" pin=1"/></net>

<net id="1320"><net_src comp="194" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1325"><net_src comp="1301" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1313" pin="3"/><net_sink comp="1321" pin=1"/></net>

<net id="1330"><net_src comp="870" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1334"><net_src comp="870" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1339"><net_src comp="462" pin="4"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="1327" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1345"><net_src comp="462" pin="4"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="172" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1350"><net_src comp="462" pin="4"/><net_sink comp="1347" pin=0"/></net>

<net id="1355"><net_src comp="1347" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1359"><net_src comp="1351" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1365"><net_src comp="1347" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1370"><net_src comp="434" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1371"><net_src comp="462" pin="4"/><net_sink comp="1366" pin=1"/></net>

<net id="1376"><net_src comp="1366" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="446" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1382"><net_src comp="1372" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1383"><net_src comp="168" pin="0"/><net_sink comp="1378" pin=1"/></net>

<net id="1387"><net_src comp="860" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1392"><net_src comp="236" pin="0"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="1384" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1397"><net_src comp="1388" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1402"><net_src comp="434" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="1394" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1407"><net_src comp="1404" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1410"><net_src comp="1404" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1414"><net_src comp="865" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1419"><net_src comp="1411" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1420"><net_src comp="236" pin="0"/><net_sink comp="1415" pin=1"/></net>

<net id="1424"><net_src comp="1415" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1429"><net_src comp="446" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="1421" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1435"><net_src comp="236" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1439"><net_src comp="1431" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1444"><net_src comp="458" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1445"><net_src comp="1436" pin="1"/><net_sink comp="1440" pin=1"/></net>

<net id="1452"><net_src comp="1055" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1457"><net_src comp="1085" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1465"><net_src comp="1097" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1470"><net_src comp="1146" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1475"><net_src comp="1151" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1480"><net_src comp="1156" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="504" pin=4"/></net>

<net id="1485"><net_src comp="1161" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1490"><net_src comp="1166" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="1495"><net_src comp="1171" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1500"><net_src comp="1176" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="486" pin=4"/></net>

<net id="1505"><net_src comp="1181" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1510"><net_src comp="1186" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="540" pin=4"/></net>

<net id="1515"><net_src comp="1191" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1520"><net_src comp="860" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="558" pin=4"/></net>

<net id="1525"><net_src comp="865" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="558" pin=5"/></net>

<net id="1530"><net_src comp="870" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="558" pin=6"/></net>

<net id="1538"><net_src comp="1206" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1543"><net_src comp="1236" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1551"><net_src comp="1252" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1556"><net_src comp="1291" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1561"><net_src comp="1321" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1566"><net_src comp="1331" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1574"><net_src comp="1341" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1579"><net_src comp="367" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1584"><net_src comp="1361" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1589"><net_src comp="1378" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="282" pin=11"/></net>

<net id="1594"><net_src comp="1398" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1598"><net_src comp="380" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1603"><net_src comp="386" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1608"><net_src comp="392" pin="3"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1613"><net_src comp="398" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1618"><net_src comp="374" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="282" pin=8"/></net>

<net id="1629"><net_src comp="355" pin="3"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="282" pin=9"/></net>

<net id="1634"><net_src comp="361" pin="3"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="282" pin=10"/></net>

<net id="1639"><net_src comp="349" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="282" pin=13"/></net>

<net id="1644"><net_src comp="343" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="282" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {36 }
	Port: output_data_V_keep_V | {36 }
	Port: output_data_V_strb_V | {36 }
	Port: output_data_V_user_V | {36 }
	Port: output_data_V_last_V | {36 }
	Port: output_data_V_id_V | {36 }
	Port: output_data_V_dest_V | {36 }
	Port: Padding2D_0_array | {2 4 }
	Port: Conv2D_0_array | {5 6 }
	Port: MaxPooling2D_0_array | {7 8 }
	Port: Padding2D_1_array | {9 10 }
	Port: Conv2D_1_array | {11 12 }
	Port: MaxPooling2D_1_array | {13 14 }
	Port: Padding2D_2_array | {15 16 }
	Port: Conv2D_2_array | {17 18 }
	Port: UpSampling2D_0_array | {19 20 }
	Port: Padding2D_3_array | {21 22 }
	Port: Conv2D_3_array | {23 24 }
	Port: UpSampling2D_1_array | {25 26 }
	Port: Padding2D_4_array | {27 28 }
	Port: Conv2D_4_array | {29 30 }
 - Input state : 
	Port: network : input_data_V_data_V | {3 }
	Port: network : input_data_V_keep_V | {3 }
	Port: network : input_data_V_strb_V | {3 }
	Port: network : input_data_V_user_V | {3 }
	Port: network : input_data_V_last_V | {3 }
	Port: network : input_data_V_id_V | {3 }
	Port: network : input_data_V_dest_V | {3 }
	Port: network : Padding2D_0_width | {2 5 }
	Port: network : Padding2D_0_array | {5 6 }
	Port: network : Padding2D_0_depth | {5 }
	Port: network : Padding2D_0_height | {5 }
	Port: network : Conv2D_0_depth | {5 }
	Port: network : Conv2D_0_height | {5 7 }
	Port: network : Conv2D_0_width | {5 7 }
	Port: network : Conv2D_0_b | {5 6 }
	Port: network : Conv2D_0_w_0 | {5 6 }
	Port: network : Conv2D_0_array | {5 6 7 8 }
	Port: network : MaxPooling2D_0_depth | {7 9 }
	Port: network : MaxPooling2D_0_heigh | {7 9 }
	Port: network : MaxPooling2D_0_width | {7 9 }
	Port: network : MaxPooling2D_0_array | {7 8 9 10 }
	Port: network : Padding2D_1_height | {9 11 }
	Port: network : Padding2D_1_width | {9 11 }
	Port: network : Padding2D_1_array | {11 12 }
	Port: network : Padding2D_1_depth | {11 }
	Port: network : Conv2D_1_depth | {11 }
	Port: network : Conv2D_1_height | {11 13 }
	Port: network : Conv2D_1_width | {11 13 }
	Port: network : Conv2D_1_b | {11 12 }
	Port: network : Conv2D_1_array | {11 12 13 14 }
	Port: network : Conv2D_1_w | {11 12 }
	Port: network : MaxPooling2D_1_depth | {13 15 }
	Port: network : MaxPooling2D_1_heigh | {13 15 }
	Port: network : MaxPooling2D_1_width | {13 15 }
	Port: network : MaxPooling2D_1_array | {13 14 15 16 }
	Port: network : Padding2D_2_height | {15 17 }
	Port: network : Padding2D_2_width | {15 17 }
	Port: network : Padding2D_2_array | {17 18 }
	Port: network : Padding2D_2_depth | {17 }
	Port: network : Conv2D_2_depth | {17 }
	Port: network : Conv2D_2_height | {17 19 }
	Port: network : Conv2D_2_width | {17 19 }
	Port: network : Conv2D_2_b | {17 18 }
	Port: network : Conv2D_2_w | {17 18 }
	Port: network : Conv2D_2_array | {17 18 19 20 }
	Port: network : UpSampling2D_0_depth | {19 21 }
	Port: network : UpSampling2D_0_heigh | {19 21 }
	Port: network : UpSampling2D_0_width | {19 21 }
	Port: network : UpSampling2D_0_array | {21 22 }
	Port: network : Padding2D_3_height | {21 23 }
	Port: network : Padding2D_3_width | {21 23 }
	Port: network : Padding2D_3_array | {23 24 }
	Port: network : Padding2D_3_depth | {23 }
	Port: network : Conv2D_3_depth | {23 }
	Port: network : Conv2D_3_height | {23 25 }
	Port: network : Conv2D_3_width | {23 25 }
	Port: network : Conv2D_3_b | {23 24 }
	Port: network : Conv2D_3_w | {23 24 }
	Port: network : Conv2D_3_array | {23 24 25 26 }
	Port: network : UpSampling2D_1_depth | {25 27 }
	Port: network : UpSampling2D_1_heigh | {25 27 }
	Port: network : UpSampling2D_1_width | {25 27 }
	Port: network : UpSampling2D_1_array | {27 28 }
	Port: network : Padding2D_4_height | {27 29 }
	Port: network : Padding2D_4_width | {27 29 }
	Port: network : Padding2D_4_array | {29 30 }
	Port: network : Padding2D_4_depth | {29 }
	Port: network : Conv2D_4_depth | {29 31 33 }
	Port: network : Conv2D_4_height | {29 32 34 }
	Port: network : Conv2D_4_width | {29 33 }
	Port: network : Conv2D_4_w_0 | {29 30 }
	Port: network : Conv2D_4_array | {29 30 33 34 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		height_4 : 1
		StgValue_66 : 2
		tmp_1 : 1
		p_shl_cast : 2
		tmp_2 : 1
		p_shl1_cast : 2
		tmp_3 : 3
		StgValue_74 : 1
	State 3
		exitcond : 1
		width_6 : 1
		StgValue_79 : 2
		tmp_62_cast : 1
		tmp_7 : 2
		tmp_7_cast : 3
		input_0_array_0_add : 4
		out_0_keep_V_addr : 4
		out_0_strb_V_addr : 4
		out_0_id_V_addr : 4
		out_0_dest_V_addr : 4
		StgValue_94 : 5
		StgValue_95 : 5
		StgValue_96 : 5
		StgValue_97 : 5
		StgValue_98 : 5
	State 4
	State 5
		StgValue_108 : 1
	State 6
	State 7
		StgValue_115 : 1
	State 8
	State 9
		StgValue_122 : 1
	State 10
	State 11
		StgValue_130 : 1
	State 12
	State 13
		StgValue_137 : 1
	State 14
	State 15
		StgValue_144 : 1
	State 16
	State 17
		StgValue_152 : 1
	State 18
	State 19
		StgValue_159 : 1
	State 20
	State 21
		StgValue_166 : 1
	State 22
	State 23
		StgValue_174 : 1
	State 24
	State 25
		StgValue_181 : 1
	State 26
	State 27
		StgValue_188 : 1
	State 28
	State 29
		StgValue_196 : 1
	State 30
	State 31
		tmp_s : 1
		tmp_60 : 2
		depth : 1
		StgValue_204 : 3
		tmp_4 : 1
		p_shl2_cast : 2
		tmp_5 : 1
		p_shl3_cast : 2
		tmp_6 : 3
	State 32
		tmp_62 : 1
		tmp_63 : 2
		height_3 : 1
		StgValue_217 : 3
		tmp_65_cast : 1
		tmp_8 : 2
		tmp_9 : 3
		p_shl6_cast : 4
		tmp_10 : 3
		p_shl7_cast : 4
		tmp_11 : 5
		tmp_12 : 1
		p_shl4_cast : 2
		tmp_13 : 1
		p_shl5_cast : 2
		tmp_14 : 3
	State 33
		tmp_64 : 1
		tmp_67_cast : 1
		tmp_65 : 2
		width_7 : 1
		StgValue_238 : 3
		tmp_17 : 1
		tmp_15 : 2
		tmp_15_cast : 3
		Conv2D_4_array_addr : 4
		tmp_16 : 2
		tmp_data_V_1 : 5
		tmp : 1
		tmp_66 : 1
		tmp_user_V : 1
		tmp_72_cast : 1
		tmp_67 : 2
		tmp_73_cast : 3
		tmp_68 : 4
	State 34
		out_0_keep_V_addr_1 : 1
		out_0_strb_V_addr_1 : 1
		out_0_id_V_addr_1 : 1
		out_0_dest_V_addr_1 : 1
		tmp_75_cast : 1
		tmp_69 : 2
		tmp_76_cast : 3
		tmp_70 : 4
		StgValue_266 : 5
		tmp_78_cast : 1
		tmp_72 : 2
		StgValue_270 : 3
		tmp_keep_V_1 : 2
		tmp_strb_V_1 : 2
		tmp_id_V_1 : 2
		tmp_dest_V_1 : 2
	State 35
		StgValue_281 : 1
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |     grp_conv2d_fix16_3_fu_486    |    17   | 18.7568 |   1624  |   1781  |
|          |     grp_conv2d_fix16_1_fu_504    |    17   | 18.7568 |   1612  |   1781  |
|          |     grp_conv2d_fix16_2_fu_522    |    17   | 18.7147 |   1609  |   1763  |
|          |    grp_conv2d_fix16_228_fu_540   |    17   | 18.7147 |   1602  |   1763  |
|          |      grp_conv2d_fix16_fu_558     |    17   | 16.9458 |   1565  |   1754  |
|          |    grp_padding2d_fix16_fu_574    |    7    | 10.7513 |   834   |   896   |
|   call   |   grp_padding2d_fix16_3_fu_587   |    7    | 10.7513 |   832   |   896   |
|          |   grp_padding2d_fix16_1_fu_600   |    7    | 10.7513 |   831   |   896   |
|          |   grp_padding2d_fix16_2_fu_613   |    7    | 10.7513 |   829   |   896   |
|          | grp_max_pooling2d_fix16_1_fu_626 |    4    |  7.1675 |   674   |   552   |
|          |  grp_max_pooling2d_fix16_fu_639  |    4    |  7.1675 |   665   |   552   |
|          |  grp_up_sampling2d_fix16_fu_652  |    4    |  5.307  |   572   |   409   |
|          | grp_up_sampling2d_fix16_1_fu_665 |    4    |  5.307  |   569   |   409   |
|          |   grp_padding2d_fix16_4_fu_678   |    2    | 8.98225 |   157   |   350   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         height_4_fu_1055         |    0    |    0    |    0    |    15   |
|          |          width_6_fu_1097         |    0    |    0    |    0    |    15   |
|          |           tmp_7_fu_1132          |    0    |    0    |    0    |    13   |
|          |           depth_fu_1206          |    0    |    0    |    0    |    39   |
|          |         height_3_fu_1252         |    0    |    0    |    0    |    39   |
|    add   |           tmp_8_fu_1262          |    0    |    0    |    0    |    45   |
|          |          width_7_fu_1341         |    0    |    0    |    0    |    39   |
|          |          tmp_15_fu_1351          |    0    |    0    |    0    |    13   |
|          |          tmp_16_fu_1361          |    0    |    0    |    0    |    13   |
|          |          tmp_67_fu_1388          |    0    |    0    |    0    |    23   |
|          |          tmp_69_fu_1415          |    0    |    0    |    0    |    23   |
|          |          tmp_71_fu_1431          |    0    |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         exitcond2_fu_1049        |    0    |    0    |    0    |    11   |
|          |         exitcond_fu_1091         |    0    |    0    |    0    |    11   |
|          |          tmp_60_fu_1200          |    0    |    0    |    0    |    18   |
|          |          tmp_63_fu_1246          |    0    |    0    |    0    |    18   |
|   icmp   |          tmp_65_fu_1335          |    0    |    0    |    0    |    18   |
|          |        tmp_user_V_fu_1378        |    0    |    0    |    0    |    18   |
|          |          tmp_68_fu_1398          |    0    |    0    |    0    |    18   |
|          |          tmp_70_fu_1425          |    0    |    0    |    0    |    18   |
|          |          tmp_72_fu_1440          |    0    |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_3_fu_1085          |    0    |    0    |    0    |    14   |
|    sub   |           tmp_6_fu_1236          |    0    |    0    |    0    |    44   |
|          |          tmp_11_fu_1291          |    0    |    0    |    0    |    13   |
|          |          tmp_14_fu_1321          |    0    |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|---------|
|    or    |            tmp_fu_1366           |    0    |    0    |    0    |    32   |
|          |          tmp_66_fu_1372          |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |       empty_29_read_fu_264       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_282         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_1_fu_1061          |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_1073          |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_1212          |    0    |    0    |    0    |    0    |
|bitconcatenate|           tmp_5_fu_1224          |    0    |    0    |    0    |    0    |
|          |        p_shl6_cast_fu_1271       |    0    |    0    |    0    |    0    |
|          |        p_shl7_cast_fu_1283       |    0    |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_1301       |    0    |    0    |    0    |    0    |
|          |        p_shl5_cast_fu_1313       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        p_shl_cast_fu_1069        |    0    |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_1081       |    0    |    0    |    0    |    0    |
|          |        tmp_62_cast_fu_1128       |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_1196          |    0    |    0    |    0    |    0    |
|   zext   |          tmp_62_fu_1242          |    0    |    0    |    0    |    0    |
|          |          tmp_64_fu_1327          |    0    |    0    |    0    |    0    |
|          |        tmp_67_cast_fu_1331       |    0    |    0    |    0    |    0    |
|          |        tmp_15_cast_fu_1356       |    0    |    0    |    0    |    0    |
|          |        tmp_72_cast_fu_1384       |    0    |    0    |    0    |    0    |
|          |        tmp_75_cast_fu_1411       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        tmp_data_V_fu_1103        |    0    |    0    |    0    |    0    |
|          |        tmp_keep_V_fu_1108        |    0    |    0    |    0    |    0    |
|extractvalue|        tmp_strb_V_fu_1113        |    0    |    0    |    0    |    0    |
|          |         tmp_id_V_fu_1118         |    0    |    0    |    0    |    0    |
|          |        tmp_dest_V_fu_1123        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        tmp_7_cast_fu_1137        |    0    |    0    |    0    |    0    |
|          |        p_shl2_cast_fu_1220       |    0    |    0    |    0    |    0    |
|          |        p_shl3_cast_fu_1232       |    0    |    0    |    0    |    0    |
|   sext   |        tmp_65_cast_fu_1258       |    0    |    0    |    0    |    0    |
|          |        tmp_73_cast_fu_1394       |    0    |    0    |    0    |    0    |
|          |        tmp_16_cast_fu_1404       |    0    |    0    |    0    |    0    |
|          |        tmp_76_cast_fu_1421       |    0    |    0    |    0    |    0    |
|          |        tmp_78_cast_fu_1436       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           tmp_9_fu_1267          |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_1279          |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_12_fu_1297          |    0    |    0    |    0    |    0    |
|          |          tmp_13_fu_1309          |    0    |    0    |    0    |    0    |
|          |          tmp_17_fu_1347          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |   131   | 168.825 |  13975  |  15294  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|   Conv2D_0_array   |   16   |    0   |    0   |
|     Conv2D_0_b     |    0   |   11   |    3   |
|    Conv2D_0_w_0    |    2   |    0   |    0   |
|   Conv2D_1_array   |    2   |    0   |    0   |
|     Conv2D_1_b     |    0   |   12   |    2   |
|     Conv2D_1_w     |    4   |    0   |    0   |
|   Conv2D_2_array   |    1   |    0   |    0   |
|     Conv2D_2_b     |    0   |   11   |    2   |
|     Conv2D_2_w     |    2   |    0   |    0   |
|   Conv2D_3_array   |    4   |    0   |    0   |
|     Conv2D_3_b     |    0   |   12   |    3   |
|     Conv2D_3_w     |    4   |    0   |    0   |
|   Conv2D_4_array   |    1   |    0   |    0   |
|    Conv2D_4_w_0    |    2   |    0   |    0   |
|MaxPooling2D_0_array|    4   |    0   |    0   |
|MaxPooling2D_1_array|    1   |    0   |    0   |
|  Padding2D_0_array |    1   |    0   |    0   |
|  Padding2D_1_array |    4   |    0   |    0   |
|  Padding2D_2_array |    1   |    0   |    0   |
|  Padding2D_3_array |    2   |    0   |    0   |
|  Padding2D_4_array |   16   |    0   |    0   |
|UpSampling2D_0_array|    2   |    0   |    0   |
|UpSampling2D_1_array|   16   |    0   |    0   |
|   input_0_array_0  |    1   |    0   |    0   |
|    out_0_dest_V    |    0   |    2   |   13   |
|     out_0_id_V     |    0   |    2   |   13   |
|    out_0_keep_V    |    1   |    0   |    0   |
|    out_0_strb_V    |    1   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   88   |   50   |   36   |
+--------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| Conv2D_0_depth_load_reg_1477|   16   |
| Conv2D_1_depth_load_reg_1487|   16   |
| Conv2D_2_depth_load_reg_1497|   16   |
| Conv2D_3_depth_load_reg_1507|   16   |
| Conv2D_4_array_addr_reg_1576|   10   |
| Conv2D_4_depth_load_reg_1517|   16   |
|Conv2D_4_height_load_reg_1522|   16   |
| Conv2D_4_width_load_reg_1527|   16   |
|Padding2D_0_depth_lo_reg_1467|   16   |
|Padding2D_0_height_l_reg_1472|   16   |
|Padding2D_1_depth_lo_reg_1482|   16   |
|Padding2D_2_depth_lo_reg_1492|   16   |
|Padding2D_3_depth_lo_reg_1502|   16   |
|Padding2D_4_depth_lo_reg_1512|   16   |
|        depth7_reg_434       |   32   |
|        depth_reg_1535       |   32   |
|       height8_reg_446       |   32   |
|      height_3_reg_1548      |   32   |
|      height_4_reg_1449      |    5   |
|        height_reg_412       |    5   |
| out_0_dest_V_addr_1_reg_1610|   10   |
|  out_0_id_V_addr_1_reg_1605 |   10   |
| out_0_keep_V_addr_1_reg_1595|   10   |
| out_0_strb_V_addr_1_reg_1600|   10   |
|           reg_1001          |   16   |
|           reg_1007          |   16   |
|           reg_1013          |   16   |
|           reg_1019          |   16   |
|           reg_1025          |   16   |
|           reg_1031          |   16   |
|           reg_1037          |   16   |
|           reg_1043          |   16   |
|           reg_875           |   16   |
|           reg_881           |   16   |
|           reg_887           |   16   |
|           reg_893           |   16   |
|           reg_899           |   16   |
|           reg_905           |   16   |
|           reg_911           |   16   |
|           reg_917           |   16   |
|           reg_923           |   16   |
|           reg_929           |   16   |
|           reg_935           |   16   |
|           reg_941           |   16   |
|           reg_947           |   16   |
|           reg_953           |   16   |
|           reg_959           |   16   |
|           reg_965           |   16   |
|           reg_971           |   16   |
|           reg_977           |   16   |
|           reg_983           |   16   |
|           reg_989           |   16   |
|           reg_995           |   16   |
|       tmp_11_reg_1553       |   11   |
|       tmp_14_reg_1558       |   11   |
|       tmp_16_reg_1581       |   11   |
|        tmp_3_reg_1454       |   11   |
|     tmp_67_cast_reg_1563    |   17   |
|       tmp_68_reg_1591       |    1   |
|        tmp_6_reg_1540       |   38   |
|    tmp_data_V_1_reg_1615    |   16   |
|    tmp_dest_V_1_reg_1641    |    1   |
|     tmp_id_V_1_reg_1636     |    1   |
|    tmp_keep_V_1_reg_1626    |    2   |
|      tmp_last_V_reg_470     |    1   |
|    tmp_strb_V_1_reg_1631    |    2   |
|     tmp_user_V_reg_1586     |    1   |
|        width9_reg_458       |   32   |
|       width_6_reg_1462      |    5   |
|       width_7_reg_1571      |   32   |
|        width_reg_423        |    5   |
+-----------------------------+--------+
|            Total            |  1058  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_282         |  p9  |   2  |   2  |    4   ||    9    |
|         grp_write_fu_282         |  p10 |   2  |   2  |    4   ||    9    |
|         grp_write_fu_282         |  p12 |   2  |   1  |    2   ||    9    |
|         grp_write_fu_282         |  p13 |   2  |   1  |    2   ||    9    |
|         grp_write_fu_282         |  p14 |   2  |   1  |    2   ||    9    |
|         grp_access_fu_343        |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_349        |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_355        |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_361        |  p0  |   3  |  10  |   30   ||    15   |
|         grp_access_fu_374        |  p0  |   2  |  10  |   20   ||    9    |
|          depth7_reg_434          |  p0  |   2  |  32  |   64   ||    9    |
|          height8_reg_446         |  p0  |   2  |  32  |   64   ||    9    |
|          width9_reg_458          |  p0  |   2  |  32  |   64   ||    9    |
|        tmp_last_V_reg_470        |  p0  |   3  |   1  |    3   ||    9    |
|     grp_conv2d_fix16_3_fu_486    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_3_fu_486    |  p2  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_3_fu_486    |  p3  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_3_fu_486    |  p4  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_3_fu_486    |  p5  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_3_fu_486    |  p6  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_1_fu_504    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_1_fu_504    |  p2  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_1_fu_504    |  p3  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_1_fu_504    |  p4  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_1_fu_504    |  p5  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_1_fu_504    |  p6  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_2_fu_522    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_2_fu_522    |  p2  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_2_fu_522    |  p3  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_2_fu_522    |  p4  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_2_fu_522    |  p5  |   2  |  16  |   32   ||    9    |
|     grp_conv2d_fix16_2_fu_522    |  p6  |   2  |  16  |   32   ||    9    |
|    grp_conv2d_fix16_228_fu_540   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_conv2d_fix16_228_fu_540   |  p2  |   2  |  16  |   32   ||    9    |
|    grp_conv2d_fix16_228_fu_540   |  p3  |   2  |  16  |   32   ||    9    |
|    grp_conv2d_fix16_228_fu_540   |  p4  |   2  |  16  |   32   ||    9    |
|    grp_conv2d_fix16_228_fu_540   |  p5  |   2  |  16  |   32   ||    9    |
|    grp_conv2d_fix16_228_fu_540   |  p6  |   2  |  16  |   32   ||    9    |
|      grp_conv2d_fix16_fu_558     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_conv2d_fix16_fu_558     |  p2  |   2  |  16  |   32   ||    9    |
|      grp_conv2d_fix16_fu_558     |  p3  |   2  |  16  |   32   ||    9    |
|      grp_conv2d_fix16_fu_558     |  p4  |   2  |  16  |   32   ||    9    |
|      grp_conv2d_fix16_fu_558     |  p5  |   2  |  16  |   32   ||    9    |
|      grp_conv2d_fix16_fu_558     |  p6  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_fu_574    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_fu_574    |  p2  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_fu_574    |  p3  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_fu_574    |  p5  |   2  |  16  |   32   ||    9    |
|    grp_padding2d_fix16_fu_574    |  p6  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_3_fu_587   |  p1  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_3_fu_587   |  p2  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_3_fu_587   |  p3  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_3_fu_587   |  p5  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_3_fu_587   |  p6  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_1_fu_600   |  p1  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_1_fu_600   |  p2  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_1_fu_600   |  p3  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_1_fu_600   |  p5  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_1_fu_600   |  p6  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_2_fu_613   |  p1  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_2_fu_613   |  p2  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_2_fu_613   |  p3  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_2_fu_613   |  p5  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_2_fu_613   |  p6  |   2  |  16  |   32   ||    9    |
| grp_max_pooling2d_fix16_1_fu_626 |  p1  |   2  |  16  |   32   ||    9    |
| grp_max_pooling2d_fix16_1_fu_626 |  p2  |   2  |  16  |   32   ||    9    |
| grp_max_pooling2d_fix16_1_fu_626 |  p3  |   2  |  16  |   32   ||    9    |
| grp_max_pooling2d_fix16_1_fu_626 |  p4  |   2  |  16  |   32   ||    9    |
| grp_max_pooling2d_fix16_1_fu_626 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_fu_639  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_fu_639  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_fu_639  |  p4  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_fu_639  |  p5  |   2  |  16  |   32   ||    9    |
|  grp_max_pooling2d_fix16_fu_639  |  p6  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_fu_652  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_fu_652  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_fu_652  |  p3  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_fu_652  |  p4  |   2  |  16  |   32   ||    9    |
|  grp_up_sampling2d_fix16_fu_652  |  p5  |   2  |  16  |   32   ||    9    |
| grp_up_sampling2d_fix16_1_fu_665 |  p1  |   2  |  16  |   32   ||    9    |
| grp_up_sampling2d_fix16_1_fu_665 |  p2  |   2  |  16  |   32   ||    9    |
| grp_up_sampling2d_fix16_1_fu_665 |  p3  |   2  |  16  |   32   ||    9    |
| grp_up_sampling2d_fix16_1_fu_665 |  p4  |   2  |  16  |   32   ||    9    |
| grp_up_sampling2d_fix16_1_fu_665 |  p5  |   2  |  16  |   32   ||    9    |
|   grp_padding2d_fix16_4_fu_678   |  p2  |   2  |  16  |   32   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |  2621  || 150.594 ||   789   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   131  |   168  |  13975 |  15294 |
|   Memory  |   88   |    -   |    -   |   50   |   36   |
|Multiplexer|    -   |    -   |   150  |    -   |   789  |
|  Register |    -   |    -   |    -   |  1058  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   88   |   131  |   319  |  15083 |  16119 |
+-----------+--------+--------+--------+--------+--------+
