

================================================================
== Vitis HLS Report for 'LoadWeights_Pipeline_VITIS_LOOP_142_4'
================================================================
* Date:           Tue Jul 23 11:38:59 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_4  |       48|       48|         1|          1|          1|    48|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|      63|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_101_p2               |         +|   0|  0|  13|           6|           1|
    |ap_condition_121                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln142_fu_95_p2               |      icmp|   0|  0|  10|           6|           6|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          14|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    6|         12|
    |i_4_fu_52           |   9|          2|    6|         12|
    |wstrm_TDATA_blk_n   |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  36|          8|   14|         28|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_4_fu_52    |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  LoadWeights_Pipeline_VITIS_LOOP_142_4|  return value|
|wstrm_TVALID     |   in|    1|        axis|                         wstrm_V_data_V|       pointer|
|wstrm_TDATA      |   in|   32|        axis|                         wstrm_V_data_V|       pointer|
|wstrm_TREADY     |  out|    1|        axis|                         wstrm_V_dest_V|       pointer|
|wstrm_TDEST      |   in|    6|        axis|                         wstrm_V_dest_V|       pointer|
|wstrm_TKEEP      |   in|    4|        axis|                         wstrm_V_keep_V|       pointer|
|wstrm_TSTRB      |   in|    4|        axis|                         wstrm_V_strb_V|       pointer|
|wstrm_TUSER      |   in|    2|        axis|                         wstrm_V_user_V|       pointer|
|wstrm_TLAST      |   in|    1|        axis|                         wstrm_V_last_V|       pointer|
|wstrm_TID        |   in|    5|        axis|                           wstrm_V_id_V|       pointer|
|point2_address0  |  out|    6|   ap_memory|                                 point2|         array|
|point2_ce0       |  out|    1|   ap_memory|                                 point2|         array|
|point2_we0       |  out|    1|   ap_memory|                                 point2|         array|
|point2_d0        |  out|   32|   ap_memory|                                 point2|         array|
+-----------------+-----+-----+------------+---------------------------------------+--------------+

