// Seed: 3901868935
macromodule module_0;
  initial id_1 <= 1'b0;
  assign id_2 = id_1;
  assign id_1 = 1;
  assign id_1 = -1;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    input wor  id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3
);
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand id_0 id_16,
    output tri id_1,
    input supply0 id_2,
    output uwire id_3,
    input tri id_4,
    output wor id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output uwire id_9,
    output tri1 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input tri id_13,
    output wand id_14
);
  module_0 modCall_1 ();
endmodule
