

================================================================
== Vivado HLS Report for 'butterfly'
================================================================
* Date:           Tue Jun 29 12:15:06 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        K_ntt
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.223 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       19|       19| 63.327 ns | 63.327 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_add_sub_fu_88   |add_sub  |        1|        1|  3.333 ns |  3.333 ns |    1|    1| function |
        |grp_add_sub_fu_89   |add_sub  |        1|        1|  3.333 ns |  3.333 ns |    1|    1| function |
        |grp_mul_mod_fu_129  |mul_mod  |       13|       13| 43.329 ns | 43.329 ns |    1|    1| function |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       6|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        2|     12|     1593|    1410|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      69|    -|
|Register             |        0|      -|     2243|     224|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        2|     12|     3836|    1709|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +--------------------+---------+---------+-------+------+-----+-----+
    |grp_add_sub_fu_88   |add_sub  |        0|      0|   129|  448|    0|
    |grp_add_sub_fu_89   |add_sub  |        0|      0|   129|  448|    0|
    |grp_mul_mod_fu_129  |mul_mod  |        2|     12|  1335|  514|    0|
    +--------------------+---------+---------+-------+------+-----+-----+
    |Total               |         |        2|     12|  1593| 1410|    0|
    +--------------------+---------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ap_ext_blocking_n_int  |    and   |      0|  0|   2|           2|           2|
    |ap_int_blocking_n_int  |    and   |      0|  0|   2|           2|           2|
    |ap_str_blocking_n_int  |    and   |      0|  0|   2|           2|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|   6|           6|           6|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                  Name                                 | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_ssdm_int_32_1024_0_true_V_write_assign_1_phi_fu_82_p4       |   9|          2|   32|         64|
    |ap_phi_mux_ssdm_int_32_1024_0_true_V_write_assign_phi_fu_73_p4         |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter19_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter19_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |   9|          2|   32|         64|
    |ap_return_0                                                            |   9|          2|   32|         64|
    |ap_return_1                                                            |   9|          2|   32|         64|
    |grp_mul_mod_fu_129_a_V                                                 |  15|          3|   32|         96|
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                  |  69|         15|  224|        480|
    +-----------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_ce_reg                                                              |   1|   0|    1|          0|
    |ap_ext_blocking_n_int_reg                                              |   0|   0|    1|          1|
    |ap_int_blocking_n_int_reg                                              |   0|   0|    1|          1|
    |ap_phi_reg_pp0_iter10_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_ssdm_int_32_1024_0_true_V_write_assign_reg_70    |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_ssdm_int_32_1024_0_true_V_write_assign_reg_70     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_ssdm_int_32_1024_0_true_V_write_assign_reg_70     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_ssdm_int_32_1024_0_true_V_write_assign_reg_70     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_ssdm_int_32_1024_0_true_V_write_assign_reg_70     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_ssdm_int_32_1024_0_true_V_write_assign_reg_70     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_ssdm_int_32_1024_0_true_V_write_assign_reg_70     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_ssdm_int_32_1024_0_true_V_write_assign_reg_70     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_ssdm_int_32_1024_0_true_V_write_assign_reg_70     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_ssdm_int_32_1024_0_true_V_write_assign_1_reg_79   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_ssdm_int_32_1024_0_true_V_write_assign_reg_70     |  32|   0|   32|          0|
    |ap_return_0_int_reg                                                    |  32|   0|   32|          0|
    |ap_return_1_int_reg                                                    |  32|   0|   32|          0|
    |ap_str_blocking_n_int_reg                                              |   0|   0|    1|          1|
    |c_V_int_reg                                                            |  32|   0|   32|          0|
    |c_V_read_reg_217                                                       |  32|   0|   32|          0|
    |inv_int_reg                                                            |   1|   0|    1|          0|
    |inv_read_reg_213                                                       |   1|   0|    1|          0|
    |mod_V_int_reg                                                          |  32|   0|   32|          0|
    |mod_V_read_reg_206                                                     |  32|   0|   32|          0|
    |mprime_V_int_reg                                                       |  32|   0|   32|          0|
    |mprime_V_read_reg_201                                                  |  32|   0|   32|          0|
    |reg_151                                                                |  32|   0|   32|          0|
    |reg_151_pp0_iter17_reg                                                 |  32|   0|   32|          0|
    |ta_V_int_reg                                                           |  64|   0|   64|          0|
    |tta_V_1_reg_234                                                        |  32|   0|   32|          0|
    |tta_V_2_reg_244                                                        |  32|   0|   32|          0|
    |tta_V_reg_222                                                          |  32|   0|   32|          0|
    |ttb_V_1_reg_239                                                        |  32|   0|   32|          0|
    |ttb_V_4_reg_249                                                        |  32|   0|   32|          0|
    |ttb_V_reg_228                                                          |  32|   0|   32|          0|
    |c_V_read_reg_217                                                       |  64|  32|   32|          0|
    |inv_read_reg_213                                                       |  64|  32|    1|          0|
    |mod_V_read_reg_206                                                     |  64|  32|   32|          0|
    |mprime_V_read_reg_201                                                  |  64|  32|   32|          0|
    |tta_V_1_reg_234                                                        |  64|  32|   32|          0|
    |tta_V_reg_222                                                          |  64|  32|   32|          0|
    |ttb_V_reg_228                                                          |  64|  32|   32|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |2243| 224| 1991|          3|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   butterfly  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   butterfly  | return value |
|ap_return_0        | out |   32| ap_ctrl_hs |   butterfly  | return value |
|ap_return_1        | out |   32| ap_ctrl_hs |   butterfly  | return value |
|ap_ce              |  in |    1| ap_ctrl_hs |   butterfly  | return value |
|ap_ext_blocking_n  | out |    1| ap_ctrl_hs |   butterfly  | return value |
|ap_str_blocking_n  | out |    1| ap_ctrl_hs |   butterfly  | return value |
|ap_int_blocking_n  | out |    1| ap_ctrl_hs |   butterfly  | return value |
|ta_V               |  in |   64|   ap_none  |     ta_V     |    scalar    |
|c_V                |  in |   32|   ap_none  |      c_V     |    scalar    |
|inv                |  in |    1|   ap_none  |      inv     |    scalar    |
|mod_V              |  in |   32|   ap_none  |     mod_V    |    scalar    |
|mprime_V           |  in |   32|   ap_none  |   mprime_V   |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

