

================================================================
== Vivado HLS Report for 'axi_stream_to_vga_red_255'
================================================================
* Date:           Mon Jun  3 10:34:58 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AXI_STREAM_TO_VGA_RED_255_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  420002|  420002|  420002|  420002|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  420000|  420000|         2|          1|          1|  420000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     331|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     207|    -|
|Register         |        -|      -|      86|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      86|     538|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_317_p2     |     +    |      0|  0|  26|          19|           1|
    |op2_V_read_assign_fu_259_p2       |     +    |      0|  0|  12|           4|           1|
    |p_Val2_s_fu_419_p2                |     +    |      0|  0|  18|          11|           9|
    |x_1_fu_516_p2                     |     +    |      0|  0|  17|          10|           1|
    |y_coordinate_V_mid2_fu_345_p2     |     +    |      0|  0|  17|          10|          10|
    |y_s_fu_351_p2                     |     +    |      0|  0|  17|          10|           1|
    |tmp_6_i_fu_271_p2                 |     -    |      0|  0|  12|           3|           4|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_181                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op69_read_state2     |    and   |      0|  0|   2|           1|           1|
    |or_cond2_fu_449_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_443_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_305_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp2_mid1_fu_393_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_311_p2        |   icmp   |      0|  0|  20|          19|          18|
    |icmp1_fu_367_p2                   |   icmp   |      0|  0|  13|           9|           1|
    |icmp_fu_287_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |not_1_fu_425_p2                   |   icmp   |      0|  0|  13|          10|           7|
    |tmp_2_fu_293_p2                   |   icmp   |      0|  0|  13|          10|           6|
    |tmp_2_mid1_fu_381_p2              |   icmp   |      0|  0|  13|          10|           6|
    |tmp_3_fu_299_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |tmp_3_mid1_fu_387_p2              |   icmp   |      0|  0|  13|          10|          10|
    |tmp_6_fu_431_p2                   |   icmp   |      0|  0|  13|          10|           8|
    |tmp_7_fu_437_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_9_fu_455_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |tmp_s_fu_323_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |not_mid2_fu_373_p3                |  select  |      0|  0|   2|           1|           1|
    |tmp2_mid2_fu_399_p3               |  select  |      0|  0|   2|           1|           1|
    |x_mid2_fu_329_p3                  |  select  |      0|  0|  10|           1|           1|
    |y_coordinate_V_mid2_s_fu_337_p3   |  select  |      0|  0|   7|           1|           7|
    |y_mid2_fu_407_p3                  |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 331|         208|         145|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |B_V                          |  15|          3|    4|         12|
    |B_V_preg                     |   9|          2|    4|          8|
    |B_temp_V_read_assign_fu_132  |  15|          3|    4|         12|
    |G_V                          |  15|          3|    4|         12|
    |G_V_preg                     |   9|          2|    4|          8|
    |G_temp_V_read_assign_fu_128  |   9|          2|    4|          8|
    |H_SYNC_V                     |   9|          2|    1|          2|
    |R_V                          |  15|          3|    4|         12|
    |R_V_preg                     |   9|          2|    4|          8|
    |R_temp_V_read_assign_fu_124  |  21|          4|    4|         16|
    |V_SYNC_V                     |   9|          2|    1|          2|
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |inStream_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_194       |   9|          2|   19|         38|
    |x_reg_216                    |   9|          2|   10|         20|
    |y_reg_205                    |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 207|         43|   80|        187|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_V_preg                     |   4|   0|    4|          0|
    |B_temp_V_read_assign_fu_132  |   4|   0|    4|          0|
    |G_V_preg                     |   4|   0|    4|          0|
    |G_temp_V_read_assign_fu_128  |   4|   0|    4|          0|
    |H_SYNC_V_preg                |   1|   0|    1|          0|
    |R_V_preg                     |   4|   0|    4|          0|
    |R_temp_V_read_assign_fu_124  |   4|   0|    4|          0|
    |V_SYNC_V_preg                |   1|   0|    1|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |color_blinking_V             |   4|   0|    4|          0|
    |indvar_flatten_reg_194       |  19|   0|   19|          0|
    |not_1_reg_595                |   1|   0|    1|          0|
    |not_mid2_reg_585             |   1|   0|    1|          0|
    |op2_V_read_assign_reg_562    |   4|   0|    4|          0|
    |or_cond2_reg_600             |   1|   0|    1|          0|
    |tmp_6_i_reg_571              |   4|   0|    4|          0|
    |tmp_reg_567                  |   1|   0|    1|          0|
    |x_reg_216                    |  10|   0|   10|          0|
    |y_reg_205                    |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  86|   0|   86|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_done              | out |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|selftest             |  in |    1|   ap_none  |          selftest         |    scalar    |
|inStream_V_V_TDATA   |  in |    8|    axis    |        inStream_V_V       |    pointer   |
|inStream_V_V_TVALID  |  in |    1|    axis    |        inStream_V_V       |    pointer   |
|inStream_V_V_TREADY  | out |    1|    axis    |        inStream_V_V       |    pointer   |
|R_V                  | out |    4|   ap_none  |            R_V            |    pointer   |
|G_V                  | out |    4|   ap_none  |            G_V            |    pointer   |
|B_V                  | out |    4|   ap_none  |            B_V            |    pointer   |
|V_SYNC_V             | out |    1|   ap_none  |          V_SYNC_V         |    pointer   |
|H_SYNC_V             | out |    1|   ap_none  |          H_SYNC_V         |    pointer   |
+---------------------+-----+-----+------------+---------------------------+--------------+

