<stg><name>top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10</name>


<trans_list>

<trans id="768" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %b = alloca i32 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_15, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_14, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_13, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_12, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_11, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_10, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_9, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_8, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %scale_bank_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_63_reload

]]></Node>
<StgValue><ssdm name="scale_bank_63_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:20 %scale_bank_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_62_reload

]]></Node>
<StgValue><ssdm name="scale_bank_62_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:21 %scale_bank_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_61_reload

]]></Node>
<StgValue><ssdm name="scale_bank_61_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:22 %scale_bank_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_60_reload

]]></Node>
<StgValue><ssdm name="scale_bank_60_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:23 %scale_bank_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_59_reload

]]></Node>
<StgValue><ssdm name="scale_bank_59_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:24 %scale_bank_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_58_reload

]]></Node>
<StgValue><ssdm name="scale_bank_58_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:25 %scale_bank_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_57_reload

]]></Node>
<StgValue><ssdm name="scale_bank_57_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:26 %scale_bank_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_56_reload

]]></Node>
<StgValue><ssdm name="scale_bank_56_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:27 %scale_bank_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_55_reload

]]></Node>
<StgValue><ssdm name="scale_bank_55_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:28 %scale_bank_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_54_reload

]]></Node>
<StgValue><ssdm name="scale_bank_54_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:29 %scale_bank_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_53_reload

]]></Node>
<StgValue><ssdm name="scale_bank_53_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:30 %scale_bank_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_52_reload

]]></Node>
<StgValue><ssdm name="scale_bank_52_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:31 %scale_bank_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_51_reload

]]></Node>
<StgValue><ssdm name="scale_bank_51_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:32 %scale_bank_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_50_reload

]]></Node>
<StgValue><ssdm name="scale_bank_50_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:33 %scale_bank_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_49_reload

]]></Node>
<StgValue><ssdm name="scale_bank_49_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:34 %scale_bank_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_48_reload

]]></Node>
<StgValue><ssdm name="scale_bank_48_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:35 %scale_bank_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_47_reload

]]></Node>
<StgValue><ssdm name="scale_bank_47_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:36 %scale_bank_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_46_reload

]]></Node>
<StgValue><ssdm name="scale_bank_46_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:37 %scale_bank_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_45_reload

]]></Node>
<StgValue><ssdm name="scale_bank_45_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:38 %scale_bank_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_44_reload

]]></Node>
<StgValue><ssdm name="scale_bank_44_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:39 %scale_bank_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_43_reload

]]></Node>
<StgValue><ssdm name="scale_bank_43_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:40 %scale_bank_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_42_reload

]]></Node>
<StgValue><ssdm name="scale_bank_42_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:41 %scale_bank_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_41_reload

]]></Node>
<StgValue><ssdm name="scale_bank_41_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:42 %scale_bank_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_40_reload

]]></Node>
<StgValue><ssdm name="scale_bank_40_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:43 %scale_bank_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_39_reload

]]></Node>
<StgValue><ssdm name="scale_bank_39_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:44 %scale_bank_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_38_reload

]]></Node>
<StgValue><ssdm name="scale_bank_38_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:45 %scale_bank_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_37_reload

]]></Node>
<StgValue><ssdm name="scale_bank_37_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:46 %scale_bank_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_36_reload

]]></Node>
<StgValue><ssdm name="scale_bank_36_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:47 %scale_bank_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_35_reload

]]></Node>
<StgValue><ssdm name="scale_bank_35_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:48 %scale_bank_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_34_reload

]]></Node>
<StgValue><ssdm name="scale_bank_34_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:49 %scale_bank_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_33_reload

]]></Node>
<StgValue><ssdm name="scale_bank_33_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:50 %scale_bank_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_32_reload

]]></Node>
<StgValue><ssdm name="scale_bank_32_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:51 %scale_bank_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_31_reload

]]></Node>
<StgValue><ssdm name="scale_bank_31_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:52 %scale_bank_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_30_reload

]]></Node>
<StgValue><ssdm name="scale_bank_30_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:53 %scale_bank_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_29_reload

]]></Node>
<StgValue><ssdm name="scale_bank_29_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:54 %scale_bank_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_28_reload

]]></Node>
<StgValue><ssdm name="scale_bank_28_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:55 %scale_bank_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_27_reload

]]></Node>
<StgValue><ssdm name="scale_bank_27_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:56 %scale_bank_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_26_reload

]]></Node>
<StgValue><ssdm name="scale_bank_26_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:57 %scale_bank_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_25_reload

]]></Node>
<StgValue><ssdm name="scale_bank_25_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:58 %scale_bank_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_24_reload

]]></Node>
<StgValue><ssdm name="scale_bank_24_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:59 %scale_bank_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_23_reload

]]></Node>
<StgValue><ssdm name="scale_bank_23_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:60 %scale_bank_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_22_reload

]]></Node>
<StgValue><ssdm name="scale_bank_22_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:61 %scale_bank_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_21_reload

]]></Node>
<StgValue><ssdm name="scale_bank_21_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:62 %scale_bank_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_20_reload

]]></Node>
<StgValue><ssdm name="scale_bank_20_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:63 %scale_bank_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_19_reload

]]></Node>
<StgValue><ssdm name="scale_bank_19_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:64 %scale_bank_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_18_reload

]]></Node>
<StgValue><ssdm name="scale_bank_18_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:65 %scale_bank_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_17_reload

]]></Node>
<StgValue><ssdm name="scale_bank_17_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:66 %scale_bank_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_16_reload

]]></Node>
<StgValue><ssdm name="scale_bank_16_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:67 %scale_bank_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_15_reload

]]></Node>
<StgValue><ssdm name="scale_bank_15_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:68 %scale_bank_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_14_reload

]]></Node>
<StgValue><ssdm name="scale_bank_14_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:69 %scale_bank_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_13_reload

]]></Node>
<StgValue><ssdm name="scale_bank_13_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:70 %scale_bank_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_12_reload

]]></Node>
<StgValue><ssdm name="scale_bank_12_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:71 %scale_bank_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_11_reload

]]></Node>
<StgValue><ssdm name="scale_bank_11_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:72 %scale_bank_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_10_reload

]]></Node>
<StgValue><ssdm name="scale_bank_10_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:73 %scale_bank_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_9_reload

]]></Node>
<StgValue><ssdm name="scale_bank_9_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:74 %scale_bank_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_8_reload

]]></Node>
<StgValue><ssdm name="scale_bank_8_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:75 %scale_bank_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_7_reload

]]></Node>
<StgValue><ssdm name="scale_bank_7_reload_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:76 %scale_bank_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_6_reload

]]></Node>
<StgValue><ssdm name="scale_bank_6_reload_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:77 %scale_bank_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_5_reload

]]></Node>
<StgValue><ssdm name="scale_bank_5_reload_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:78 %scale_bank_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_4_reload

]]></Node>
<StgValue><ssdm name="scale_bank_4_reload_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:79 %scale_bank_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_3_reload

]]></Node>
<StgValue><ssdm name="scale_bank_3_reload_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:80 %scale_bank_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_2_reload

]]></Node>
<StgValue><ssdm name="scale_bank_2_reload_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:81 %scale_bank_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_1_reload

]]></Node>
<StgValue><ssdm name="scale_bank_1_reload_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:82 %scale_bank_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_reload

]]></Node>
<StgValue><ssdm name="scale_bank_reload_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:83 %store_ln0 = store i11 0, i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:84 %store_ln100 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:85 %store_ln101 = store i3 0, i3 %b

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:86 %br_ln0 = br void %VITIS_LOOP_103_11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_11:0 %indvar_flatten6_load = load i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_103_11:1 %icmp_ln100 = icmp_eq  i11 %indvar_flatten6_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_103_11:2 %add_ln100_1 = add i11 %indvar_flatten6_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_103_11:3 %br_ln100 = br i1 %icmp_ln100, void %for.inc126, void %for.end128.exitStub

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc126:0 %b_load = load i3 %b

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc126:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc126:2 %add_ln100 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc126:5 %icmp_ln101 = icmp_eq  i3 %b_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc126:6 %select_ln100 = select i1 %icmp_ln101, i3 0, i3 %b_load

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc126:7 %select_ln100_1 = select i1 %icmp_ln101, i9 %add_ln100, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln100_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="9">
<![CDATA[
for.inc126:8 %trunc_ln106 = trunc i9 %select_ln100_1

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc126:9 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln106, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="3">
<![CDATA[
for.inc126:10 %zext_ln106_16 = zext i3 %select_ln100

]]></Node>
<StgValue><ssdm name="zext_ln106_16"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc126:11 %add_ln106_16 = add i10 %tmp_s, i10 %zext_ln106_16

]]></Node>
<StgValue><ssdm name="add_ln106_16"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="10">
<![CDATA[
for.inc126:12 %zext_ln106_17 = zext i10 %add_ln106_16

]]></Node>
<StgValue><ssdm name="zext_ln106_17"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:13 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:14 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:15 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:16 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:17 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:18 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:19 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:20 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:21 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:22 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:23 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:25 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:26 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:27 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:28 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="3">
<![CDATA[
for.inc126:45 %trunc_ln101 = trunc i3 %select_ln100

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:47 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:49 %tmp_72 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_reload_read, i2 1, i24 %scale_bank_1_reload_read, i2 2, i24 %scale_bank_2_reload_read, i2 3, i24 %scale_bank_3_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:84 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:86 %tmp_80 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_4_reload_read, i2 1, i24 %scale_bank_5_reload_read, i2 2, i24 %scale_bank_6_reload_read, i2 3, i24 %scale_bank_7_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:121 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:123 %tmp_88 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_8_reload_read, i2 1, i24 %scale_bank_9_reload_read, i2 2, i24 %scale_bank_10_reload_read, i2 3, i24 %scale_bank_11_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:158 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:160 %tmp_96 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_12_reload_read, i2 1, i24 %scale_bank_13_reload_read, i2 2, i24 %scale_bank_14_reload_read, i2 3, i24 %scale_bank_15_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:195 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:197 %tmp_104 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_16_reload_read, i2 1, i24 %scale_bank_17_reload_read, i2 2, i24 %scale_bank_18_reload_read, i2 3, i24 %scale_bank_19_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:232 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:234 %tmp_112 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_20_reload_read, i2 1, i24 %scale_bank_21_reload_read, i2 2, i24 %scale_bank_22_reload_read, i2 3, i24 %scale_bank_23_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:269 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:271 %tmp_120 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_24_reload_read, i2 1, i24 %scale_bank_25_reload_read, i2 2, i24 %scale_bank_26_reload_read, i2 3, i24 %scale_bank_27_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:306 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:308 %tmp_128 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_28_reload_read, i2 1, i24 %scale_bank_29_reload_read, i2 2, i24 %scale_bank_30_reload_read, i2 3, i24 %scale_bank_31_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:343 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:345 %tmp_136 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_32_reload_read, i2 1, i24 %scale_bank_33_reload_read, i2 2, i24 %scale_bank_34_reload_read, i2 3, i24 %scale_bank_35_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:380 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:382 %tmp_144 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_36_reload_read, i2 1, i24 %scale_bank_37_reload_read, i2 2, i24 %scale_bank_38_reload_read, i2 3, i24 %scale_bank_39_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:417 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:419 %tmp_150 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_40_reload_read, i2 1, i24 %scale_bank_41_reload_read, i2 2, i24 %scale_bank_42_reload_read, i2 3, i24 %scale_bank_43_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:454 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:456 %tmp_158 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_44_reload_read, i2 1, i24 %scale_bank_45_reload_read, i2 2, i24 %scale_bank_46_reload_read, i2 3, i24 %scale_bank_47_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:491 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:493 %tmp_166 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_48_reload_read, i2 1, i24 %scale_bank_49_reload_read, i2 2, i24 %scale_bank_50_reload_read, i2 3, i24 %scale_bank_51_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:528 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:530 %tmp_174 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_52_reload_read, i2 1, i24 %scale_bank_53_reload_read, i2 2, i24 %scale_bank_54_reload_read, i2 3, i24 %scale_bank_55_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:565 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:567 %tmp_182 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_56_reload_read, i2 1, i24 %scale_bank_57_reload_read, i2 2, i24 %scale_bank_58_reload_read, i2 3, i24 %scale_bank_59_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:602 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="2" op_8_bw="24" op_9_bw="24" op_10_bw="2">
<![CDATA[
for.inc126:604 %tmp_190 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_60_reload_read, i2 1, i24 %scale_bank_61_reload_read, i2 2, i24 %scale_bank_62_reload_read, i2 3, i24 %scale_bank_63_reload_read, i24 0, i2 %trunc_ln101

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc126:639 %add_ln101 = add i3 %select_ln100, i3 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:640 %store_ln100 = store i11 %add_ln100_1, i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:641 %store_ln100 = store i9 %select_ln100_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc126:642 %store_ln101 = store i3 %add_ln101, i3 %b

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:47 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:48 %sext_ln106 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:50 %sext_ln106_1 = sext i24 %tmp_72

]]></Node>
<StgValue><ssdm name="sext_ln106_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:51 %mul_ln106 = mul i48 %sext_ln106_1, i48 %sext_ln106

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:52 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 47

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:53 %trunc_ln4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:54 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 15

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:55 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 39

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:56 %zext_ln106 = zext i1 %tmp_153

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:57 %add_ln106 = add i24 %trunc_ln4, i24 %zext_ln106

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:58 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106, i32 23

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:59 %xor_ln106 = xor i1 %tmp_155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:60 %and_ln106 = and i1 %tmp_154, i1 %xor_ln106

]]></Node>
<StgValue><ssdm name="and_ln106"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:61 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 40

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:62 %tmp_78 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106, i32 41

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:63 %icmp_ln106 = icmp_eq  i7 %tmp_78, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:64 %tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106, i32 40

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:65 %icmp_ln106_1 = icmp_eq  i8 %tmp_79, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_1"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:66 %icmp_ln106_2 = icmp_eq  i8 %tmp_79, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_2"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:67 %select_ln106 = select i1 %and_ln106, i1 %icmp_ln106_1, i1 %icmp_ln106_2

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:68 %xor_ln106_1 = xor i1 %tmp_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_1"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:69 %and_ln106_1 = and i1 %icmp_ln106, i1 %xor_ln106_1

]]></Node>
<StgValue><ssdm name="and_ln106_1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:70 %select_ln106_1 = select i1 %and_ln106, i1 %and_ln106_1, i1 %icmp_ln106_1

]]></Node>
<StgValue><ssdm name="select_ln106_1"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:71 %and_ln106_2 = and i1 %and_ln106, i1 %icmp_ln106_1

]]></Node>
<StgValue><ssdm name="and_ln106_2"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:72 %xor_ln106_2 = xor i1 %select_ln106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_2"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:73 %or_ln106 = or i1 %tmp_155, i1 %xor_ln106_2

]]></Node>
<StgValue><ssdm name="or_ln106"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:74 %xor_ln106_3 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_3"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:75 %and_ln106_3 = and i1 %or_ln106, i1 %xor_ln106_3

]]></Node>
<StgValue><ssdm name="and_ln106_3"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:76 %and_ln106_4 = and i1 %tmp_155, i1 %select_ln106_1

]]></Node>
<StgValue><ssdm name="and_ln106_4"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:77 %or_ln106_32 = or i1 %and_ln106_2, i1 %and_ln106_4

]]></Node>
<StgValue><ssdm name="or_ln106_32"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:78 %xor_ln106_4 = xor i1 %or_ln106_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_4"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:79 %and_ln106_5 = and i1 %tmp, i1 %xor_ln106_4

]]></Node>
<StgValue><ssdm name="and_ln106_5"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:80 %select_ln106_2 = select i1 %and_ln106_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_2"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:81 %or_ln106_1 = or i1 %and_ln106_3, i1 %and_ln106_5

]]></Node>
<StgValue><ssdm name="or_ln106_1"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:82 %select_ln106_3 = select i1 %or_ln106_1, i24 %select_ln106_2, i24 %add_ln106

]]></Node>
<StgValue><ssdm name="select_ln106_3"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:84 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:85 %sext_ln106_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load

]]></Node>
<StgValue><ssdm name="sext_ln106_2"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:87 %sext_ln106_3 = sext i24 %tmp_80

]]></Node>
<StgValue><ssdm name="sext_ln106_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:88 %mul_ln106_1 = mul i48 %sext_ln106_3, i48 %sext_ln106_2

]]></Node>
<StgValue><ssdm name="mul_ln106_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:89 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 47

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:90 %trunc_ln106_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_1, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:91 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:92 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:93 %zext_ln106_1 = zext i1 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:94 %add_ln106_1 = add i24 %trunc_ln106_1, i24 %zext_ln106_1

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:95 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:96 %xor_ln106_5 = xor i1 %tmp_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_5"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:97 %and_ln106_6 = and i1 %tmp_162, i1 %xor_ln106_5

]]></Node>
<StgValue><ssdm name="and_ln106_6"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:98 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:99 %tmp_86 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_1, i32 41

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:100 %icmp_ln106_3 = icmp_eq  i7 %tmp_86, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_3"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:101 %tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:102 %icmp_ln106_4 = icmp_eq  i8 %tmp_87, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_4"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:103 %icmp_ln106_5 = icmp_eq  i8 %tmp_87, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_5"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:104 %select_ln106_4 = select i1 %and_ln106_6, i1 %icmp_ln106_4, i1 %icmp_ln106_5

]]></Node>
<StgValue><ssdm name="select_ln106_4"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:105 %xor_ln106_6 = xor i1 %tmp_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_6"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:106 %and_ln106_7 = and i1 %icmp_ln106_3, i1 %xor_ln106_6

]]></Node>
<StgValue><ssdm name="and_ln106_7"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:107 %select_ln106_5 = select i1 %and_ln106_6, i1 %and_ln106_7, i1 %icmp_ln106_4

]]></Node>
<StgValue><ssdm name="select_ln106_5"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:108 %and_ln106_8 = and i1 %and_ln106_6, i1 %icmp_ln106_4

]]></Node>
<StgValue><ssdm name="and_ln106_8"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:109 %xor_ln106_7 = xor i1 %select_ln106_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_7"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:110 %or_ln106_2 = or i1 %tmp_163, i1 %xor_ln106_7

]]></Node>
<StgValue><ssdm name="or_ln106_2"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:111 %xor_ln106_8 = xor i1 %tmp_157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_8"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:112 %and_ln106_9 = and i1 %or_ln106_2, i1 %xor_ln106_8

]]></Node>
<StgValue><ssdm name="and_ln106_9"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:113 %and_ln106_10 = and i1 %tmp_163, i1 %select_ln106_5

]]></Node>
<StgValue><ssdm name="and_ln106_10"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:114 %or_ln106_33 = or i1 %and_ln106_8, i1 %and_ln106_10

]]></Node>
<StgValue><ssdm name="or_ln106_33"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:115 %xor_ln106_9 = xor i1 %or_ln106_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_9"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:116 %and_ln106_11 = and i1 %tmp_157, i1 %xor_ln106_9

]]></Node>
<StgValue><ssdm name="and_ln106_11"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:117 %select_ln106_6 = select i1 %and_ln106_9, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_6"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:118 %or_ln106_3 = or i1 %and_ln106_9, i1 %and_ln106_11

]]></Node>
<StgValue><ssdm name="or_ln106_3"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:119 %select_ln106_7 = select i1 %or_ln106_3, i24 %select_ln106_6, i24 %add_ln106_1

]]></Node>
<StgValue><ssdm name="select_ln106_7"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:121 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:122 %sext_ln106_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load

]]></Node>
<StgValue><ssdm name="sext_ln106_4"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:124 %sext_ln106_5 = sext i24 %tmp_88

]]></Node>
<StgValue><ssdm name="sext_ln106_5"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:125 %mul_ln106_2 = mul i48 %sext_ln106_5, i48 %sext_ln106_4

]]></Node>
<StgValue><ssdm name="mul_ln106_2"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:126 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 47

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:127 %trunc_ln106_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_2, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_2"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:128 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:129 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 39

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:130 %zext_ln106_2 = zext i1 %tmp_169

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:131 %add_ln106_2 = add i24 %trunc_ln106_2, i24 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:132 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:133 %xor_ln106_10 = xor i1 %tmp_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_10"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:134 %and_ln106_12 = and i1 %tmp_170, i1 %xor_ln106_10

]]></Node>
<StgValue><ssdm name="and_ln106_12"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:135 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:136 %tmp_94 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_2, i32 41

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:137 %icmp_ln106_6 = icmp_eq  i7 %tmp_94, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_6"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:138 %tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:139 %icmp_ln106_7 = icmp_eq  i8 %tmp_95, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_7"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:140 %icmp_ln106_8 = icmp_eq  i8 %tmp_95, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_8"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:141 %select_ln106_8 = select i1 %and_ln106_12, i1 %icmp_ln106_7, i1 %icmp_ln106_8

]]></Node>
<StgValue><ssdm name="select_ln106_8"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:142 %xor_ln106_11 = xor i1 %tmp_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_11"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:143 %and_ln106_13 = and i1 %icmp_ln106_6, i1 %xor_ln106_11

]]></Node>
<StgValue><ssdm name="and_ln106_13"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:144 %select_ln106_9 = select i1 %and_ln106_12, i1 %and_ln106_13, i1 %icmp_ln106_7

]]></Node>
<StgValue><ssdm name="select_ln106_9"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:145 %and_ln106_14 = and i1 %and_ln106_12, i1 %icmp_ln106_7

]]></Node>
<StgValue><ssdm name="and_ln106_14"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:146 %xor_ln106_12 = xor i1 %select_ln106_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_12"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:147 %or_ln106_4 = or i1 %tmp_171, i1 %xor_ln106_12

]]></Node>
<StgValue><ssdm name="or_ln106_4"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:148 %xor_ln106_13 = xor i1 %tmp_165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_13"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:149 %and_ln106_15 = and i1 %or_ln106_4, i1 %xor_ln106_13

]]></Node>
<StgValue><ssdm name="and_ln106_15"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:150 %and_ln106_16 = and i1 %tmp_171, i1 %select_ln106_9

]]></Node>
<StgValue><ssdm name="and_ln106_16"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:151 %or_ln106_34 = or i1 %and_ln106_14, i1 %and_ln106_16

]]></Node>
<StgValue><ssdm name="or_ln106_34"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:152 %xor_ln106_14 = xor i1 %or_ln106_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_14"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:153 %and_ln106_17 = and i1 %tmp_165, i1 %xor_ln106_14

]]></Node>
<StgValue><ssdm name="and_ln106_17"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:154 %select_ln106_10 = select i1 %and_ln106_15, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_10"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:155 %or_ln106_5 = or i1 %and_ln106_15, i1 %and_ln106_17

]]></Node>
<StgValue><ssdm name="or_ln106_5"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:156 %select_ln106_11 = select i1 %or_ln106_5, i24 %select_ln106_10, i24 %add_ln106_2

]]></Node>
<StgValue><ssdm name="select_ln106_11"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:158 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:159 %sext_ln106_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load

]]></Node>
<StgValue><ssdm name="sext_ln106_6"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:161 %sext_ln106_7 = sext i24 %tmp_96

]]></Node>
<StgValue><ssdm name="sext_ln106_7"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:162 %mul_ln106_3 = mul i48 %sext_ln106_7, i48 %sext_ln106_6

]]></Node>
<StgValue><ssdm name="mul_ln106_3"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:163 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 47

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:164 %trunc_ln106_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_3, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_3"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:165 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:166 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:167 %zext_ln106_3 = zext i1 %tmp_177

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:168 %add_ln106_3 = add i24 %trunc_ln106_3, i24 %zext_ln106_3

]]></Node>
<StgValue><ssdm name="add_ln106_3"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:169 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:170 %xor_ln106_15 = xor i1 %tmp_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_15"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:171 %and_ln106_18 = and i1 %tmp_178, i1 %xor_ln106_15

]]></Node>
<StgValue><ssdm name="and_ln106_18"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:172 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:173 %tmp_102 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_3, i32 41

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:174 %icmp_ln106_9 = icmp_eq  i7 %tmp_102, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_9"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:175 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:176 %icmp_ln106_10 = icmp_eq  i8 %tmp_103, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_10"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:177 %icmp_ln106_11 = icmp_eq  i8 %tmp_103, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_11"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:178 %select_ln106_12 = select i1 %and_ln106_18, i1 %icmp_ln106_10, i1 %icmp_ln106_11

]]></Node>
<StgValue><ssdm name="select_ln106_12"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:179 %xor_ln106_16 = xor i1 %tmp_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_16"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:180 %and_ln106_19 = and i1 %icmp_ln106_9, i1 %xor_ln106_16

]]></Node>
<StgValue><ssdm name="and_ln106_19"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:181 %select_ln106_13 = select i1 %and_ln106_18, i1 %and_ln106_19, i1 %icmp_ln106_10

]]></Node>
<StgValue><ssdm name="select_ln106_13"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:182 %and_ln106_20 = and i1 %and_ln106_18, i1 %icmp_ln106_10

]]></Node>
<StgValue><ssdm name="and_ln106_20"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:183 %xor_ln106_17 = xor i1 %select_ln106_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_17"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:184 %or_ln106_6 = or i1 %tmp_179, i1 %xor_ln106_17

]]></Node>
<StgValue><ssdm name="or_ln106_6"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:185 %xor_ln106_18 = xor i1 %tmp_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_18"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:186 %and_ln106_21 = and i1 %or_ln106_6, i1 %xor_ln106_18

]]></Node>
<StgValue><ssdm name="and_ln106_21"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:187 %and_ln106_22 = and i1 %tmp_179, i1 %select_ln106_13

]]></Node>
<StgValue><ssdm name="and_ln106_22"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:188 %or_ln106_35 = or i1 %and_ln106_20, i1 %and_ln106_22

]]></Node>
<StgValue><ssdm name="or_ln106_35"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:189 %xor_ln106_19 = xor i1 %or_ln106_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_19"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:190 %and_ln106_23 = and i1 %tmp_173, i1 %xor_ln106_19

]]></Node>
<StgValue><ssdm name="and_ln106_23"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:191 %select_ln106_14 = select i1 %and_ln106_21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_14"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:192 %or_ln106_7 = or i1 %and_ln106_21, i1 %and_ln106_23

]]></Node>
<StgValue><ssdm name="or_ln106_7"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:193 %select_ln106_15 = select i1 %or_ln106_7, i24 %select_ln106_14, i24 %add_ln106_3

]]></Node>
<StgValue><ssdm name="select_ln106_15"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:195 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:196 %sext_ln106_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load

]]></Node>
<StgValue><ssdm name="sext_ln106_8"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:198 %sext_ln106_9 = sext i24 %tmp_104

]]></Node>
<StgValue><ssdm name="sext_ln106_9"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:199 %mul_ln106_4 = mul i48 %sext_ln106_9, i48 %sext_ln106_8

]]></Node>
<StgValue><ssdm name="mul_ln106_4"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:200 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 47

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:201 %trunc_ln106_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_4, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_4"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:202 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:203 %tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 39

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:204 %zext_ln106_4 = zext i1 %tmp_185

]]></Node>
<StgValue><ssdm name="zext_ln106_4"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:205 %add_ln106_4 = add i24 %trunc_ln106_4, i24 %zext_ln106_4

]]></Node>
<StgValue><ssdm name="add_ln106_4"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:206 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:207 %xor_ln106_20 = xor i1 %tmp_187, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_20"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:208 %and_ln106_24 = and i1 %tmp_186, i1 %xor_ln106_20

]]></Node>
<StgValue><ssdm name="and_ln106_24"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:209 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:210 %tmp_110 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_4, i32 41

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:211 %icmp_ln106_12 = icmp_eq  i7 %tmp_110, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_12"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:212 %tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:213 %icmp_ln106_13 = icmp_eq  i8 %tmp_111, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_13"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:214 %icmp_ln106_14 = icmp_eq  i8 %tmp_111, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_14"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:215 %select_ln106_16 = select i1 %and_ln106_24, i1 %icmp_ln106_13, i1 %icmp_ln106_14

]]></Node>
<StgValue><ssdm name="select_ln106_16"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:216 %xor_ln106_21 = xor i1 %tmp_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_21"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:217 %and_ln106_25 = and i1 %icmp_ln106_12, i1 %xor_ln106_21

]]></Node>
<StgValue><ssdm name="and_ln106_25"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:218 %select_ln106_17 = select i1 %and_ln106_24, i1 %and_ln106_25, i1 %icmp_ln106_13

]]></Node>
<StgValue><ssdm name="select_ln106_17"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:219 %and_ln106_26 = and i1 %and_ln106_24, i1 %icmp_ln106_13

]]></Node>
<StgValue><ssdm name="and_ln106_26"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:220 %xor_ln106_22 = xor i1 %select_ln106_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_22"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:221 %or_ln106_8 = or i1 %tmp_187, i1 %xor_ln106_22

]]></Node>
<StgValue><ssdm name="or_ln106_8"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:222 %xor_ln106_23 = xor i1 %tmp_181, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_23"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:223 %and_ln106_27 = and i1 %or_ln106_8, i1 %xor_ln106_23

]]></Node>
<StgValue><ssdm name="and_ln106_27"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:224 %and_ln106_28 = and i1 %tmp_187, i1 %select_ln106_17

]]></Node>
<StgValue><ssdm name="and_ln106_28"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:225 %or_ln106_36 = or i1 %and_ln106_26, i1 %and_ln106_28

]]></Node>
<StgValue><ssdm name="or_ln106_36"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:226 %xor_ln106_24 = xor i1 %or_ln106_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_24"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:227 %and_ln106_29 = and i1 %tmp_181, i1 %xor_ln106_24

]]></Node>
<StgValue><ssdm name="and_ln106_29"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:228 %select_ln106_18 = select i1 %and_ln106_27, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_18"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:229 %or_ln106_9 = or i1 %and_ln106_27, i1 %and_ln106_29

]]></Node>
<StgValue><ssdm name="or_ln106_9"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:230 %select_ln106_19 = select i1 %or_ln106_9, i24 %select_ln106_18, i24 %add_ln106_4

]]></Node>
<StgValue><ssdm name="select_ln106_19"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:232 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:233 %sext_ln106_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load

]]></Node>
<StgValue><ssdm name="sext_ln106_10"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:235 %sext_ln106_11 = sext i24 %tmp_112

]]></Node>
<StgValue><ssdm name="sext_ln106_11"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:236 %mul_ln106_5 = mul i48 %sext_ln106_11, i48 %sext_ln106_10

]]></Node>
<StgValue><ssdm name="mul_ln106_5"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:237 %tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 47

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:238 %trunc_ln106_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_5, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_5"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:239 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:240 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 39

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:241 %zext_ln106_5 = zext i1 %tmp_193

]]></Node>
<StgValue><ssdm name="zext_ln106_5"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:242 %add_ln106_5 = add i24 %trunc_ln106_5, i24 %zext_ln106_5

]]></Node>
<StgValue><ssdm name="add_ln106_5"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:243 %tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:244 %xor_ln106_25 = xor i1 %tmp_195, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_25"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:245 %and_ln106_30 = and i1 %tmp_194, i1 %xor_ln106_25

]]></Node>
<StgValue><ssdm name="and_ln106_30"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:246 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:247 %tmp_118 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_5, i32 41

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:248 %icmp_ln106_15 = icmp_eq  i7 %tmp_118, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_15"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:249 %tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:250 %icmp_ln106_16 = icmp_eq  i8 %tmp_119, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_16"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:251 %icmp_ln106_17 = icmp_eq  i8 %tmp_119, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_17"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:252 %select_ln106_20 = select i1 %and_ln106_30, i1 %icmp_ln106_16, i1 %icmp_ln106_17

]]></Node>
<StgValue><ssdm name="select_ln106_20"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:253 %xor_ln106_26 = xor i1 %tmp_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_26"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:254 %and_ln106_31 = and i1 %icmp_ln106_15, i1 %xor_ln106_26

]]></Node>
<StgValue><ssdm name="and_ln106_31"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:255 %select_ln106_21 = select i1 %and_ln106_30, i1 %and_ln106_31, i1 %icmp_ln106_16

]]></Node>
<StgValue><ssdm name="select_ln106_21"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:256 %and_ln106_32 = and i1 %and_ln106_30, i1 %icmp_ln106_16

]]></Node>
<StgValue><ssdm name="and_ln106_32"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:257 %xor_ln106_27 = xor i1 %select_ln106_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_27"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:258 %or_ln106_10 = or i1 %tmp_195, i1 %xor_ln106_27

]]></Node>
<StgValue><ssdm name="or_ln106_10"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:259 %xor_ln106_28 = xor i1 %tmp_189, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_28"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:260 %and_ln106_33 = and i1 %or_ln106_10, i1 %xor_ln106_28

]]></Node>
<StgValue><ssdm name="and_ln106_33"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:261 %and_ln106_34 = and i1 %tmp_195, i1 %select_ln106_21

]]></Node>
<StgValue><ssdm name="and_ln106_34"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:262 %or_ln106_37 = or i1 %and_ln106_32, i1 %and_ln106_34

]]></Node>
<StgValue><ssdm name="or_ln106_37"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:263 %xor_ln106_29 = xor i1 %or_ln106_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_29"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:264 %and_ln106_35 = and i1 %tmp_189, i1 %xor_ln106_29

]]></Node>
<StgValue><ssdm name="and_ln106_35"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:265 %select_ln106_22 = select i1 %and_ln106_33, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_22"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:266 %or_ln106_11 = or i1 %and_ln106_33, i1 %and_ln106_35

]]></Node>
<StgValue><ssdm name="or_ln106_11"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:267 %select_ln106_23 = select i1 %or_ln106_11, i24 %select_ln106_22, i24 %add_ln106_5

]]></Node>
<StgValue><ssdm name="select_ln106_23"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:269 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:270 %sext_ln106_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load

]]></Node>
<StgValue><ssdm name="sext_ln106_12"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:272 %sext_ln106_13 = sext i24 %tmp_120

]]></Node>
<StgValue><ssdm name="sext_ln106_13"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:273 %mul_ln106_6 = mul i48 %sext_ln106_13, i48 %sext_ln106_12

]]></Node>
<StgValue><ssdm name="mul_ln106_6"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:274 %tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 47

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:275 %trunc_ln106_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_6, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_6"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:276 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:277 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 39

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:278 %zext_ln106_6 = zext i1 %tmp_200

]]></Node>
<StgValue><ssdm name="zext_ln106_6"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:279 %add_ln106_6 = add i24 %trunc_ln106_6, i24 %zext_ln106_6

]]></Node>
<StgValue><ssdm name="add_ln106_6"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:280 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:281 %xor_ln106_30 = xor i1 %tmp_202, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_30"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:282 %and_ln106_36 = and i1 %tmp_201, i1 %xor_ln106_30

]]></Node>
<StgValue><ssdm name="and_ln106_36"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:283 %tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:284 %tmp_126 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_6, i32 41

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:285 %icmp_ln106_18 = icmp_eq  i7 %tmp_126, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_18"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:286 %tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:287 %icmp_ln106_19 = icmp_eq  i8 %tmp_127, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_19"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:288 %icmp_ln106_20 = icmp_eq  i8 %tmp_127, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_20"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:289 %select_ln106_24 = select i1 %and_ln106_36, i1 %icmp_ln106_19, i1 %icmp_ln106_20

]]></Node>
<StgValue><ssdm name="select_ln106_24"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:290 %xor_ln106_31 = xor i1 %tmp_203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_31"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:291 %and_ln106_37 = and i1 %icmp_ln106_18, i1 %xor_ln106_31

]]></Node>
<StgValue><ssdm name="and_ln106_37"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:292 %select_ln106_25 = select i1 %and_ln106_36, i1 %and_ln106_37, i1 %icmp_ln106_19

]]></Node>
<StgValue><ssdm name="select_ln106_25"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:293 %and_ln106_38 = and i1 %and_ln106_36, i1 %icmp_ln106_19

]]></Node>
<StgValue><ssdm name="and_ln106_38"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:294 %xor_ln106_32 = xor i1 %select_ln106_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_32"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:295 %or_ln106_12 = or i1 %tmp_202, i1 %xor_ln106_32

]]></Node>
<StgValue><ssdm name="or_ln106_12"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:296 %xor_ln106_33 = xor i1 %tmp_197, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_33"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:297 %and_ln106_39 = and i1 %or_ln106_12, i1 %xor_ln106_33

]]></Node>
<StgValue><ssdm name="and_ln106_39"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:298 %and_ln106_40 = and i1 %tmp_202, i1 %select_ln106_25

]]></Node>
<StgValue><ssdm name="and_ln106_40"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:299 %or_ln106_38 = or i1 %and_ln106_38, i1 %and_ln106_40

]]></Node>
<StgValue><ssdm name="or_ln106_38"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:300 %xor_ln106_34 = xor i1 %or_ln106_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_34"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:301 %and_ln106_41 = and i1 %tmp_197, i1 %xor_ln106_34

]]></Node>
<StgValue><ssdm name="and_ln106_41"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:302 %select_ln106_26 = select i1 %and_ln106_39, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_26"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:303 %or_ln106_13 = or i1 %and_ln106_39, i1 %and_ln106_41

]]></Node>
<StgValue><ssdm name="or_ln106_13"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:304 %select_ln106_27 = select i1 %or_ln106_13, i24 %select_ln106_26, i24 %add_ln106_6

]]></Node>
<StgValue><ssdm name="select_ln106_27"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:306 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:307 %sext_ln106_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load

]]></Node>
<StgValue><ssdm name="sext_ln106_14"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:309 %sext_ln106_15 = sext i24 %tmp_128

]]></Node>
<StgValue><ssdm name="sext_ln106_15"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:310 %mul_ln106_7 = mul i48 %sext_ln106_15, i48 %sext_ln106_14

]]></Node>
<StgValue><ssdm name="mul_ln106_7"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:311 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 47

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:312 %trunc_ln106_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_7, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_7"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:313 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:314 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:315 %zext_ln106_7 = zext i1 %tmp_205

]]></Node>
<StgValue><ssdm name="zext_ln106_7"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:316 %add_ln106_7 = add i24 %trunc_ln106_7, i24 %zext_ln106_7

]]></Node>
<StgValue><ssdm name="add_ln106_7"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:317 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:318 %xor_ln106_35 = xor i1 %tmp_207, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_35"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:319 %and_ln106_42 = and i1 %tmp_206, i1 %xor_ln106_35

]]></Node>
<StgValue><ssdm name="and_ln106_42"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:320 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:321 %tmp_134 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_7, i32 41

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:322 %icmp_ln106_21 = icmp_eq  i7 %tmp_134, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_21"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:323 %tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:324 %icmp_ln106_22 = icmp_eq  i8 %tmp_135, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_22"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:325 %icmp_ln106_23 = icmp_eq  i8 %tmp_135, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_23"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:326 %select_ln106_28 = select i1 %and_ln106_42, i1 %icmp_ln106_22, i1 %icmp_ln106_23

]]></Node>
<StgValue><ssdm name="select_ln106_28"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:327 %xor_ln106_36 = xor i1 %tmp_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_36"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:328 %and_ln106_43 = and i1 %icmp_ln106_21, i1 %xor_ln106_36

]]></Node>
<StgValue><ssdm name="and_ln106_43"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:329 %select_ln106_29 = select i1 %and_ln106_42, i1 %and_ln106_43, i1 %icmp_ln106_22

]]></Node>
<StgValue><ssdm name="select_ln106_29"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:330 %and_ln106_44 = and i1 %and_ln106_42, i1 %icmp_ln106_22

]]></Node>
<StgValue><ssdm name="and_ln106_44"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:331 %xor_ln106_37 = xor i1 %select_ln106_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_37"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:332 %or_ln106_14 = or i1 %tmp_207, i1 %xor_ln106_37

]]></Node>
<StgValue><ssdm name="or_ln106_14"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:333 %xor_ln106_38 = xor i1 %tmp_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_38"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:334 %and_ln106_45 = and i1 %or_ln106_14, i1 %xor_ln106_38

]]></Node>
<StgValue><ssdm name="and_ln106_45"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:335 %and_ln106_46 = and i1 %tmp_207, i1 %select_ln106_29

]]></Node>
<StgValue><ssdm name="and_ln106_46"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:336 %or_ln106_39 = or i1 %and_ln106_44, i1 %and_ln106_46

]]></Node>
<StgValue><ssdm name="or_ln106_39"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:337 %xor_ln106_39 = xor i1 %or_ln106_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_39"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:338 %and_ln106_47 = and i1 %tmp_204, i1 %xor_ln106_39

]]></Node>
<StgValue><ssdm name="and_ln106_47"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:339 %select_ln106_30 = select i1 %and_ln106_45, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_30"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:340 %or_ln106_15 = or i1 %and_ln106_45, i1 %and_ln106_47

]]></Node>
<StgValue><ssdm name="or_ln106_15"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:341 %select_ln106_31 = select i1 %or_ln106_15, i24 %select_ln106_30, i24 %add_ln106_7

]]></Node>
<StgValue><ssdm name="select_ln106_31"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:343 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:344 %sext_ln106_16 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load

]]></Node>
<StgValue><ssdm name="sext_ln106_16"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:346 %sext_ln106_17 = sext i24 %tmp_136

]]></Node>
<StgValue><ssdm name="sext_ln106_17"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:347 %mul_ln106_8 = mul i48 %sext_ln106_17, i48 %sext_ln106_16

]]></Node>
<StgValue><ssdm name="mul_ln106_8"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:348 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_8, i32 47

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:349 %trunc_ln106_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_8, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_8"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:350 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:351 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:352 %zext_ln106_8 = zext i1 %tmp_210

]]></Node>
<StgValue><ssdm name="zext_ln106_8"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:353 %add_ln106_8 = add i24 %trunc_ln106_8, i24 %zext_ln106_8

]]></Node>
<StgValue><ssdm name="add_ln106_8"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:354 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:355 %xor_ln106_40 = xor i1 %tmp_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_40"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:356 %and_ln106_48 = and i1 %tmp_211, i1 %xor_ln106_40

]]></Node>
<StgValue><ssdm name="and_ln106_48"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:357 %tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_8, i32 40

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:358 %tmp_142 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_8, i32 41

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:359 %icmp_ln106_24 = icmp_eq  i7 %tmp_142, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_24"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:360 %tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_8, i32 40

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:361 %icmp_ln106_25 = icmp_eq  i8 %tmp_143, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_25"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:362 %icmp_ln106_26 = icmp_eq  i8 %tmp_143, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_26"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:363 %select_ln106_32 = select i1 %and_ln106_48, i1 %icmp_ln106_25, i1 %icmp_ln106_26

]]></Node>
<StgValue><ssdm name="select_ln106_32"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:364 %xor_ln106_41 = xor i1 %tmp_213, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_41"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:365 %and_ln106_49 = and i1 %icmp_ln106_24, i1 %xor_ln106_41

]]></Node>
<StgValue><ssdm name="and_ln106_49"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:366 %select_ln106_33 = select i1 %and_ln106_48, i1 %and_ln106_49, i1 %icmp_ln106_25

]]></Node>
<StgValue><ssdm name="select_ln106_33"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:367 %and_ln106_50 = and i1 %and_ln106_48, i1 %icmp_ln106_25

]]></Node>
<StgValue><ssdm name="and_ln106_50"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:368 %xor_ln106_42 = xor i1 %select_ln106_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_42"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:369 %or_ln106_16 = or i1 %tmp_212, i1 %xor_ln106_42

]]></Node>
<StgValue><ssdm name="or_ln106_16"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:370 %xor_ln106_43 = xor i1 %tmp_209, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_43"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:371 %and_ln106_51 = and i1 %or_ln106_16, i1 %xor_ln106_43

]]></Node>
<StgValue><ssdm name="and_ln106_51"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:372 %and_ln106_52 = and i1 %tmp_212, i1 %select_ln106_33

]]></Node>
<StgValue><ssdm name="and_ln106_52"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:373 %or_ln106_40 = or i1 %and_ln106_50, i1 %and_ln106_52

]]></Node>
<StgValue><ssdm name="or_ln106_40"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:374 %xor_ln106_44 = xor i1 %or_ln106_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_44"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:375 %and_ln106_53 = and i1 %tmp_209, i1 %xor_ln106_44

]]></Node>
<StgValue><ssdm name="and_ln106_53"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:376 %select_ln106_34 = select i1 %and_ln106_51, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_34"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:377 %or_ln106_17 = or i1 %and_ln106_51, i1 %and_ln106_53

]]></Node>
<StgValue><ssdm name="or_ln106_17"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:378 %select_ln106_35 = select i1 %or_ln106_17, i24 %select_ln106_34, i24 %add_ln106_8

]]></Node>
<StgValue><ssdm name="select_ln106_35"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:380 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:381 %sext_ln106_18 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load

]]></Node>
<StgValue><ssdm name="sext_ln106_18"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:383 %sext_ln106_19 = sext i24 %tmp_144

]]></Node>
<StgValue><ssdm name="sext_ln106_19"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:384 %mul_ln106_9 = mul i48 %sext_ln106_19, i48 %sext_ln106_18

]]></Node>
<StgValue><ssdm name="mul_ln106_9"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:385 %tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_9, i32 47

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:386 %trunc_ln106_9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_9, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_9"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:387 %tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:388 %tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_9, i32 39

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:389 %zext_ln106_9 = zext i1 %tmp_215

]]></Node>
<StgValue><ssdm name="zext_ln106_9"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:390 %add_ln106_9 = add i24 %trunc_ln106_9, i24 %zext_ln106_9

]]></Node>
<StgValue><ssdm name="add_ln106_9"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:391 %tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:392 %xor_ln106_45 = xor i1 %tmp_217, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_45"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:393 %and_ln106_54 = and i1 %tmp_216, i1 %xor_ln106_45

]]></Node>
<StgValue><ssdm name="and_ln106_54"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:394 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_9, i32 40

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:395 %tmp_148 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_9, i32 41

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:396 %icmp_ln106_27 = icmp_eq  i7 %tmp_148, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_27"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:397 %tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_9, i32 40

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:398 %icmp_ln106_28 = icmp_eq  i8 %tmp_149, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_28"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:399 %icmp_ln106_29 = icmp_eq  i8 %tmp_149, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_29"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:400 %select_ln106_36 = select i1 %and_ln106_54, i1 %icmp_ln106_28, i1 %icmp_ln106_29

]]></Node>
<StgValue><ssdm name="select_ln106_36"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:401 %xor_ln106_46 = xor i1 %tmp_218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_46"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:402 %and_ln106_55 = and i1 %icmp_ln106_27, i1 %xor_ln106_46

]]></Node>
<StgValue><ssdm name="and_ln106_55"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:403 %select_ln106_37 = select i1 %and_ln106_54, i1 %and_ln106_55, i1 %icmp_ln106_28

]]></Node>
<StgValue><ssdm name="select_ln106_37"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:404 %and_ln106_56 = and i1 %and_ln106_54, i1 %icmp_ln106_28

]]></Node>
<StgValue><ssdm name="and_ln106_56"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:405 %xor_ln106_47 = xor i1 %select_ln106_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_47"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:406 %or_ln106_18 = or i1 %tmp_217, i1 %xor_ln106_47

]]></Node>
<StgValue><ssdm name="or_ln106_18"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:407 %xor_ln106_48 = xor i1 %tmp_214, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_48"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:408 %and_ln106_57 = and i1 %or_ln106_18, i1 %xor_ln106_48

]]></Node>
<StgValue><ssdm name="and_ln106_57"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:409 %and_ln106_58 = and i1 %tmp_217, i1 %select_ln106_37

]]></Node>
<StgValue><ssdm name="and_ln106_58"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:410 %or_ln106_41 = or i1 %and_ln106_56, i1 %and_ln106_58

]]></Node>
<StgValue><ssdm name="or_ln106_41"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:411 %xor_ln106_49 = xor i1 %or_ln106_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_49"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:412 %and_ln106_59 = and i1 %tmp_214, i1 %xor_ln106_49

]]></Node>
<StgValue><ssdm name="and_ln106_59"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:413 %select_ln106_38 = select i1 %and_ln106_57, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_38"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:414 %or_ln106_19 = or i1 %and_ln106_57, i1 %and_ln106_59

]]></Node>
<StgValue><ssdm name="or_ln106_19"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:415 %select_ln106_39 = select i1 %or_ln106_19, i24 %select_ln106_38, i24 %add_ln106_9

]]></Node>
<StgValue><ssdm name="select_ln106_39"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:417 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:418 %sext_ln106_20 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32

]]></Node>
<StgValue><ssdm name="sext_ln106_20"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:420 %sext_ln106_21 = sext i24 %tmp_150

]]></Node>
<StgValue><ssdm name="sext_ln106_21"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:421 %mul_ln106_10 = mul i48 %sext_ln106_21, i48 %sext_ln106_20

]]></Node>
<StgValue><ssdm name="mul_ln106_10"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:422 %tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_10, i32 47

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:423 %trunc_ln106_s = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_10, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_s"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:424 %tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:425 %tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_10, i32 39

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:426 %zext_ln106_10 = zext i1 %tmp_220

]]></Node>
<StgValue><ssdm name="zext_ln106_10"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:427 %add_ln106_10 = add i24 %trunc_ln106_s, i24 %zext_ln106_10

]]></Node>
<StgValue><ssdm name="add_ln106_10"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:428 %tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_10, i32 23

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:429 %xor_ln106_50 = xor i1 %tmp_222, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_50"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:430 %and_ln106_60 = and i1 %tmp_221, i1 %xor_ln106_50

]]></Node>
<StgValue><ssdm name="and_ln106_60"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:431 %tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_10, i32 40

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:432 %tmp_151 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_10, i32 41

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:433 %icmp_ln106_30 = icmp_eq  i7 %tmp_151, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_30"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:434 %tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_10, i32 40

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:435 %icmp_ln106_31 = icmp_eq  i8 %tmp_152, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_31"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:436 %icmp_ln106_32 = icmp_eq  i8 %tmp_152, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_32"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:437 %select_ln106_40 = select i1 %and_ln106_60, i1 %icmp_ln106_31, i1 %icmp_ln106_32

]]></Node>
<StgValue><ssdm name="select_ln106_40"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:438 %xor_ln106_51 = xor i1 %tmp_223, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_51"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:439 %and_ln106_61 = and i1 %icmp_ln106_30, i1 %xor_ln106_51

]]></Node>
<StgValue><ssdm name="and_ln106_61"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:440 %select_ln106_41 = select i1 %and_ln106_60, i1 %and_ln106_61, i1 %icmp_ln106_31

]]></Node>
<StgValue><ssdm name="select_ln106_41"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:441 %and_ln106_62 = and i1 %and_ln106_60, i1 %icmp_ln106_31

]]></Node>
<StgValue><ssdm name="and_ln106_62"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:442 %xor_ln106_52 = xor i1 %select_ln106_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_52"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:443 %or_ln106_20 = or i1 %tmp_222, i1 %xor_ln106_52

]]></Node>
<StgValue><ssdm name="or_ln106_20"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:444 %xor_ln106_53 = xor i1 %tmp_219, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_53"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:445 %and_ln106_63 = and i1 %or_ln106_20, i1 %xor_ln106_53

]]></Node>
<StgValue><ssdm name="and_ln106_63"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:446 %and_ln106_64 = and i1 %tmp_222, i1 %select_ln106_41

]]></Node>
<StgValue><ssdm name="and_ln106_64"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:447 %or_ln106_42 = or i1 %and_ln106_62, i1 %and_ln106_64

]]></Node>
<StgValue><ssdm name="or_ln106_42"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:448 %xor_ln106_54 = xor i1 %or_ln106_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_54"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:449 %and_ln106_65 = and i1 %tmp_219, i1 %xor_ln106_54

]]></Node>
<StgValue><ssdm name="and_ln106_65"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:450 %select_ln106_42 = select i1 %and_ln106_63, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_42"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:451 %or_ln106_21 = or i1 %and_ln106_63, i1 %and_ln106_65

]]></Node>
<StgValue><ssdm name="or_ln106_21"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:452 %select_ln106_43 = select i1 %or_ln106_21, i24 %select_ln106_42, i24 %add_ln106_10

]]></Node>
<StgValue><ssdm name="select_ln106_43"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:454 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:455 %sext_ln106_22 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33

]]></Node>
<StgValue><ssdm name="sext_ln106_22"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:457 %sext_ln106_23 = sext i24 %tmp_158

]]></Node>
<StgValue><ssdm name="sext_ln106_23"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:458 %mul_ln106_11 = mul i48 %sext_ln106_23, i48 %sext_ln106_22

]]></Node>
<StgValue><ssdm name="mul_ln106_11"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:459 %tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_11, i32 47

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:460 %trunc_ln106_10 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_11, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_10"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:461 %tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:462 %tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_11, i32 39

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:463 %zext_ln106_11 = zext i1 %tmp_225

]]></Node>
<StgValue><ssdm name="zext_ln106_11"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:464 %add_ln106_11 = add i24 %trunc_ln106_10, i24 %zext_ln106_11

]]></Node>
<StgValue><ssdm name="add_ln106_11"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:465 %tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_11, i32 23

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:466 %xor_ln106_55 = xor i1 %tmp_227, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_55"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:467 %and_ln106_66 = and i1 %tmp_226, i1 %xor_ln106_55

]]></Node>
<StgValue><ssdm name="and_ln106_66"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:468 %tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_11, i32 40

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:469 %tmp_159 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_11, i32 41

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:470 %icmp_ln106_33 = icmp_eq  i7 %tmp_159, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_33"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:471 %tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_11, i32 40

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:472 %icmp_ln106_34 = icmp_eq  i8 %tmp_160, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_34"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:473 %icmp_ln106_35 = icmp_eq  i8 %tmp_160, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_35"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:474 %select_ln106_44 = select i1 %and_ln106_66, i1 %icmp_ln106_34, i1 %icmp_ln106_35

]]></Node>
<StgValue><ssdm name="select_ln106_44"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:475 %xor_ln106_56 = xor i1 %tmp_228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_56"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:476 %and_ln106_67 = and i1 %icmp_ln106_33, i1 %xor_ln106_56

]]></Node>
<StgValue><ssdm name="and_ln106_67"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:477 %select_ln106_45 = select i1 %and_ln106_66, i1 %and_ln106_67, i1 %icmp_ln106_34

]]></Node>
<StgValue><ssdm name="select_ln106_45"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:478 %and_ln106_68 = and i1 %and_ln106_66, i1 %icmp_ln106_34

]]></Node>
<StgValue><ssdm name="and_ln106_68"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:479 %xor_ln106_57 = xor i1 %select_ln106_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_57"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:480 %or_ln106_22 = or i1 %tmp_227, i1 %xor_ln106_57

]]></Node>
<StgValue><ssdm name="or_ln106_22"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:481 %xor_ln106_58 = xor i1 %tmp_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_58"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:482 %and_ln106_69 = and i1 %or_ln106_22, i1 %xor_ln106_58

]]></Node>
<StgValue><ssdm name="and_ln106_69"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:483 %and_ln106_70 = and i1 %tmp_227, i1 %select_ln106_45

]]></Node>
<StgValue><ssdm name="and_ln106_70"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:484 %or_ln106_43 = or i1 %and_ln106_68, i1 %and_ln106_70

]]></Node>
<StgValue><ssdm name="or_ln106_43"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:485 %xor_ln106_59 = xor i1 %or_ln106_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_59"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:486 %and_ln106_71 = and i1 %tmp_224, i1 %xor_ln106_59

]]></Node>
<StgValue><ssdm name="and_ln106_71"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:487 %select_ln106_46 = select i1 %and_ln106_69, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_46"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:488 %or_ln106_23 = or i1 %and_ln106_69, i1 %and_ln106_71

]]></Node>
<StgValue><ssdm name="or_ln106_23"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:489 %select_ln106_47 = select i1 %or_ln106_23, i24 %select_ln106_46, i24 %add_ln106_11

]]></Node>
<StgValue><ssdm name="select_ln106_47"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:491 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:492 %sext_ln106_24 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34

]]></Node>
<StgValue><ssdm name="sext_ln106_24"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:494 %sext_ln106_25 = sext i24 %tmp_166

]]></Node>
<StgValue><ssdm name="sext_ln106_25"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:495 %mul_ln106_12 = mul i48 %sext_ln106_25, i48 %sext_ln106_24

]]></Node>
<StgValue><ssdm name="mul_ln106_12"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:496 %tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_12, i32 47

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:497 %trunc_ln106_11 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_12, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_11"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:498 %tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:499 %tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_12, i32 39

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:500 %zext_ln106_12 = zext i1 %tmp_230

]]></Node>
<StgValue><ssdm name="zext_ln106_12"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:501 %add_ln106_12 = add i24 %trunc_ln106_11, i24 %zext_ln106_12

]]></Node>
<StgValue><ssdm name="add_ln106_12"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:502 %tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_12, i32 23

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:503 %xor_ln106_60 = xor i1 %tmp_232, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_60"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:504 %and_ln106_72 = and i1 %tmp_231, i1 %xor_ln106_60

]]></Node>
<StgValue><ssdm name="and_ln106_72"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:505 %tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_12, i32 40

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:506 %tmp_167 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_12, i32 41

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:507 %icmp_ln106_36 = icmp_eq  i7 %tmp_167, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_36"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:508 %tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_12, i32 40

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:509 %icmp_ln106_37 = icmp_eq  i8 %tmp_168, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_37"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:510 %icmp_ln106_38 = icmp_eq  i8 %tmp_168, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_38"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:511 %select_ln106_48 = select i1 %and_ln106_72, i1 %icmp_ln106_37, i1 %icmp_ln106_38

]]></Node>
<StgValue><ssdm name="select_ln106_48"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:512 %xor_ln106_61 = xor i1 %tmp_233, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_61"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:513 %and_ln106_73 = and i1 %icmp_ln106_36, i1 %xor_ln106_61

]]></Node>
<StgValue><ssdm name="and_ln106_73"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:514 %select_ln106_49 = select i1 %and_ln106_72, i1 %and_ln106_73, i1 %icmp_ln106_37

]]></Node>
<StgValue><ssdm name="select_ln106_49"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:515 %and_ln106_74 = and i1 %and_ln106_72, i1 %icmp_ln106_37

]]></Node>
<StgValue><ssdm name="and_ln106_74"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:516 %xor_ln106_62 = xor i1 %select_ln106_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_62"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:517 %or_ln106_24 = or i1 %tmp_232, i1 %xor_ln106_62

]]></Node>
<StgValue><ssdm name="or_ln106_24"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:518 %xor_ln106_63 = xor i1 %tmp_229, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_63"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:519 %and_ln106_75 = and i1 %or_ln106_24, i1 %xor_ln106_63

]]></Node>
<StgValue><ssdm name="and_ln106_75"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:520 %and_ln106_76 = and i1 %tmp_232, i1 %select_ln106_49

]]></Node>
<StgValue><ssdm name="and_ln106_76"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:521 %or_ln106_44 = or i1 %and_ln106_74, i1 %and_ln106_76

]]></Node>
<StgValue><ssdm name="or_ln106_44"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:522 %xor_ln106_64 = xor i1 %or_ln106_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_64"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:523 %and_ln106_77 = and i1 %tmp_229, i1 %xor_ln106_64

]]></Node>
<StgValue><ssdm name="and_ln106_77"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:524 %select_ln106_50 = select i1 %and_ln106_75, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_50"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:525 %or_ln106_25 = or i1 %and_ln106_75, i1 %and_ln106_77

]]></Node>
<StgValue><ssdm name="or_ln106_25"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:526 %select_ln106_51 = select i1 %or_ln106_25, i24 %select_ln106_50, i24 %add_ln106_12

]]></Node>
<StgValue><ssdm name="select_ln106_51"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:528 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:529 %sext_ln106_26 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35

]]></Node>
<StgValue><ssdm name="sext_ln106_26"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:531 %sext_ln106_27 = sext i24 %tmp_174

]]></Node>
<StgValue><ssdm name="sext_ln106_27"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:532 %mul_ln106_13 = mul i48 %sext_ln106_27, i48 %sext_ln106_26

]]></Node>
<StgValue><ssdm name="mul_ln106_13"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:533 %tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_13, i32 47

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:534 %trunc_ln106_12 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_13, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_12"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:535 %tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:536 %tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_13, i32 39

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:537 %zext_ln106_13 = zext i1 %tmp_235

]]></Node>
<StgValue><ssdm name="zext_ln106_13"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:538 %add_ln106_13 = add i24 %trunc_ln106_12, i24 %zext_ln106_13

]]></Node>
<StgValue><ssdm name="add_ln106_13"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:539 %tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_13, i32 23

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:540 %xor_ln106_65 = xor i1 %tmp_237, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_65"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:541 %and_ln106_78 = and i1 %tmp_236, i1 %xor_ln106_65

]]></Node>
<StgValue><ssdm name="and_ln106_78"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:542 %tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_13, i32 40

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:543 %tmp_175 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_13, i32 41

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:544 %icmp_ln106_39 = icmp_eq  i7 %tmp_175, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_39"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:545 %tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_13, i32 40

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:546 %icmp_ln106_40 = icmp_eq  i8 %tmp_176, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_40"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:547 %icmp_ln106_41 = icmp_eq  i8 %tmp_176, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_41"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:548 %select_ln106_52 = select i1 %and_ln106_78, i1 %icmp_ln106_40, i1 %icmp_ln106_41

]]></Node>
<StgValue><ssdm name="select_ln106_52"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:549 %xor_ln106_66 = xor i1 %tmp_238, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_66"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:550 %and_ln106_79 = and i1 %icmp_ln106_39, i1 %xor_ln106_66

]]></Node>
<StgValue><ssdm name="and_ln106_79"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:551 %select_ln106_53 = select i1 %and_ln106_78, i1 %and_ln106_79, i1 %icmp_ln106_40

]]></Node>
<StgValue><ssdm name="select_ln106_53"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:552 %and_ln106_80 = and i1 %and_ln106_78, i1 %icmp_ln106_40

]]></Node>
<StgValue><ssdm name="and_ln106_80"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:553 %xor_ln106_67 = xor i1 %select_ln106_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_67"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:554 %or_ln106_26 = or i1 %tmp_237, i1 %xor_ln106_67

]]></Node>
<StgValue><ssdm name="or_ln106_26"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:555 %xor_ln106_68 = xor i1 %tmp_234, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_68"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:556 %and_ln106_81 = and i1 %or_ln106_26, i1 %xor_ln106_68

]]></Node>
<StgValue><ssdm name="and_ln106_81"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:557 %and_ln106_82 = and i1 %tmp_237, i1 %select_ln106_53

]]></Node>
<StgValue><ssdm name="and_ln106_82"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:558 %or_ln106_45 = or i1 %and_ln106_80, i1 %and_ln106_82

]]></Node>
<StgValue><ssdm name="or_ln106_45"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:559 %xor_ln106_69 = xor i1 %or_ln106_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_69"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:560 %and_ln106_83 = and i1 %tmp_234, i1 %xor_ln106_69

]]></Node>
<StgValue><ssdm name="and_ln106_83"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:561 %select_ln106_54 = select i1 %and_ln106_81, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_54"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:562 %or_ln106_27 = or i1 %and_ln106_81, i1 %and_ln106_83

]]></Node>
<StgValue><ssdm name="or_ln106_27"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:563 %select_ln106_55 = select i1 %or_ln106_27, i24 %select_ln106_54, i24 %add_ln106_13

]]></Node>
<StgValue><ssdm name="select_ln106_55"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:565 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:566 %sext_ln106_28 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36

]]></Node>
<StgValue><ssdm name="sext_ln106_28"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:568 %sext_ln106_29 = sext i24 %tmp_182

]]></Node>
<StgValue><ssdm name="sext_ln106_29"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:569 %mul_ln106_14 = mul i48 %sext_ln106_29, i48 %sext_ln106_28

]]></Node>
<StgValue><ssdm name="mul_ln106_14"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:570 %tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_14, i32 47

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:571 %trunc_ln106_13 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_14, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_13"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:572 %tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:573 %tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_14, i32 39

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:574 %zext_ln106_14 = zext i1 %tmp_240

]]></Node>
<StgValue><ssdm name="zext_ln106_14"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:575 %add_ln106_14 = add i24 %trunc_ln106_13, i24 %zext_ln106_14

]]></Node>
<StgValue><ssdm name="add_ln106_14"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:576 %tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_14, i32 23

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:577 %xor_ln106_70 = xor i1 %tmp_242, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_70"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:578 %and_ln106_84 = and i1 %tmp_241, i1 %xor_ln106_70

]]></Node>
<StgValue><ssdm name="and_ln106_84"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:579 %tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_14, i32 40

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:580 %tmp_183 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_14, i32 41

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:581 %icmp_ln106_42 = icmp_eq  i7 %tmp_183, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_42"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:582 %tmp_184 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_14, i32 40

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:583 %icmp_ln106_43 = icmp_eq  i8 %tmp_184, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_43"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:584 %icmp_ln106_44 = icmp_eq  i8 %tmp_184, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_44"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:585 %select_ln106_56 = select i1 %and_ln106_84, i1 %icmp_ln106_43, i1 %icmp_ln106_44

]]></Node>
<StgValue><ssdm name="select_ln106_56"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:586 %xor_ln106_71 = xor i1 %tmp_243, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_71"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:587 %and_ln106_85 = and i1 %icmp_ln106_42, i1 %xor_ln106_71

]]></Node>
<StgValue><ssdm name="and_ln106_85"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:588 %select_ln106_57 = select i1 %and_ln106_84, i1 %and_ln106_85, i1 %icmp_ln106_43

]]></Node>
<StgValue><ssdm name="select_ln106_57"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:589 %and_ln106_86 = and i1 %and_ln106_84, i1 %icmp_ln106_43

]]></Node>
<StgValue><ssdm name="and_ln106_86"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:590 %xor_ln106_72 = xor i1 %select_ln106_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_72"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:591 %or_ln106_28 = or i1 %tmp_242, i1 %xor_ln106_72

]]></Node>
<StgValue><ssdm name="or_ln106_28"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:592 %xor_ln106_73 = xor i1 %tmp_239, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_73"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:593 %and_ln106_87 = and i1 %or_ln106_28, i1 %xor_ln106_73

]]></Node>
<StgValue><ssdm name="and_ln106_87"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:594 %and_ln106_88 = and i1 %tmp_242, i1 %select_ln106_57

]]></Node>
<StgValue><ssdm name="and_ln106_88"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:595 %or_ln106_46 = or i1 %and_ln106_86, i1 %and_ln106_88

]]></Node>
<StgValue><ssdm name="or_ln106_46"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:596 %xor_ln106_74 = xor i1 %or_ln106_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_74"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:597 %and_ln106_89 = and i1 %tmp_239, i1 %xor_ln106_74

]]></Node>
<StgValue><ssdm name="and_ln106_89"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:598 %select_ln106_58 = select i1 %and_ln106_87, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_58"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:599 %or_ln106_29 = or i1 %and_ln106_87, i1 %and_ln106_89

]]></Node>
<StgValue><ssdm name="or_ln106_29"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:600 %select_ln106_59 = select i1 %or_ln106_29, i24 %select_ln106_58, i24 %add_ln106_14

]]></Node>
<StgValue><ssdm name="select_ln106_59"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="10">
<![CDATA[
for.inc126:602 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:603 %sext_ln106_30 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37

]]></Node>
<StgValue><ssdm name="sext_ln106_30"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="48" op_0_bw="24">
<![CDATA[
for.inc126:605 %sext_ln106_31 = sext i24 %tmp_190

]]></Node>
<StgValue><ssdm name="sext_ln106_31"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc126:606 %mul_ln106_15 = mul i48 %sext_ln106_31, i48 %sext_ln106_30

]]></Node>
<StgValue><ssdm name="mul_ln106_15"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:607 %tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_15, i32 47

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc126:608 %trunc_ln106_14 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_15, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln106_14"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:609 %tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_15, i32 15

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:610 %tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_15, i32 39

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="24" op_0_bw="1">
<![CDATA[
for.inc126:611 %zext_ln106_15 = zext i1 %tmp_245

]]></Node>
<StgValue><ssdm name="zext_ln106_15"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc126:612 %add_ln106_15 = add i24 %trunc_ln106_14, i24 %zext_ln106_15

]]></Node>
<StgValue><ssdm name="add_ln106_15"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc126:613 %tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_15, i32 23

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:614 %xor_ln106_75 = xor i1 %tmp_247, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_75"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:615 %and_ln106_90 = and i1 %tmp_246, i1 %xor_ln106_75

]]></Node>
<StgValue><ssdm name="and_ln106_90"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:616 %tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_15, i32 40

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:617 %tmp_191 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_15, i32 41

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc126:618 %icmp_ln106_45 = icmp_eq  i7 %tmp_191, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln106_45"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.inc126:619 %tmp_192 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_15, i32 40

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:620 %icmp_ln106_46 = icmp_eq  i8 %tmp_192, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_46"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc126:621 %icmp_ln106_47 = icmp_eq  i8 %tmp_192, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_47"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:622 %select_ln106_60 = select i1 %and_ln106_90, i1 %icmp_ln106_46, i1 %icmp_ln106_47

]]></Node>
<StgValue><ssdm name="select_ln106_60"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:623 %xor_ln106_76 = xor i1 %tmp_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_76"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:624 %and_ln106_91 = and i1 %icmp_ln106_45, i1 %xor_ln106_76

]]></Node>
<StgValue><ssdm name="and_ln106_91"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc126:625 %select_ln106_61 = select i1 %and_ln106_90, i1 %and_ln106_91, i1 %icmp_ln106_46

]]></Node>
<StgValue><ssdm name="select_ln106_61"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:626 %and_ln106_92 = and i1 %and_ln106_90, i1 %icmp_ln106_46

]]></Node>
<StgValue><ssdm name="and_ln106_92"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:627 %xor_ln106_77 = xor i1 %select_ln106_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_77"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:628 %or_ln106_30 = or i1 %tmp_247, i1 %xor_ln106_77

]]></Node>
<StgValue><ssdm name="or_ln106_30"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:629 %xor_ln106_78 = xor i1 %tmp_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_78"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:630 %and_ln106_93 = and i1 %or_ln106_30, i1 %xor_ln106_78

]]></Node>
<StgValue><ssdm name="and_ln106_93"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:631 %and_ln106_94 = and i1 %tmp_247, i1 %select_ln106_61

]]></Node>
<StgValue><ssdm name="and_ln106_94"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:632 %or_ln106_47 = or i1 %and_ln106_92, i1 %and_ln106_94

]]></Node>
<StgValue><ssdm name="or_ln106_47"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:633 %xor_ln106_79 = xor i1 %or_ln106_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln106_79"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:634 %and_ln106_95 = and i1 %tmp_244, i1 %xor_ln106_79

]]></Node>
<StgValue><ssdm name="and_ln106_95"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:635 %select_ln106_62 = select i1 %and_ln106_93, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln106_62"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc126:636 %or_ln106_31 = or i1 %and_ln106_93, i1 %and_ln106_95

]]></Node>
<StgValue><ssdm name="or_ln106_31"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc126:637 %select_ln106_63 = select i1 %or_ln106_31, i24 %select_ln106_62, i24 %add_ln106_15

]]></Node>
<StgValue><ssdm name="select_ln106_63"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0">
<![CDATA[
for.end128.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="721" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc126:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_100_9_VITIS_LOOP_101_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc126:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:29 %C_0_addr = getelementptr i24 %C_0, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:30 %C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_1_addr"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:31 %C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_2_addr"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:32 %C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_3_addr"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:33 %C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_4_addr"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:34 %C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_5_addr"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:35 %C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_6_addr"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:36 %C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_7_addr"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:37 %C_8_addr = getelementptr i24 %C_8, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_8_addr"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:38 %C_9_addr = getelementptr i24 %C_9, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_9_addr"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:39 %C_10_addr = getelementptr i24 %C_10, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_10_addr"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:40 %C_11_addr = getelementptr i24 %C_11, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_11_addr"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:41 %C_12_addr = getelementptr i24 %C_12, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_12_addr"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:42 %C_13_addr = getelementptr i24 %C_13, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_13_addr"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:43 %C_14_addr = getelementptr i24 %C_14, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_14_addr"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc126:44 %C_15_addr = getelementptr i24 %C_15, i64 0, i64 %zext_ln106_17

]]></Node>
<StgValue><ssdm name="C_15_addr"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc126:46 %specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:83 %store_ln106 = store i24 %select_ln106_3, i10 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:120 %store_ln106 = store i24 %select_ln106_7, i10 %C_1_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:157 %store_ln106 = store i24 %select_ln106_11, i10 %C_2_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:194 %store_ln106 = store i24 %select_ln106_15, i10 %C_3_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:231 %store_ln106 = store i24 %select_ln106_19, i10 %C_4_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:268 %store_ln106 = store i24 %select_ln106_23, i10 %C_5_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:305 %store_ln106 = store i24 %select_ln106_27, i10 %C_6_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:342 %store_ln106 = store i24 %select_ln106_31, i10 %C_7_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:379 %store_ln106 = store i24 %select_ln106_35, i10 %C_8_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:416 %store_ln106 = store i24 %select_ln106_39, i10 %C_9_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:453 %store_ln106 = store i24 %select_ln106_43, i10 %C_10_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:490 %store_ln106 = store i24 %select_ln106_47, i10 %C_11_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:527 %store_ln106 = store i24 %select_ln106_51, i10 %C_12_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:564 %store_ln106 = store i24 %select_ln106_55, i10 %C_13_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:601 %store_ln106 = store i24 %select_ln106_59, i10 %C_14_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
for.inc126:638 %store_ln106 = store i24 %select_ln106_63, i10 %C_15_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
for.inc126:643 %br_ln101 = br void %VITIS_LOOP_103_11

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
