---
title: Members
nav:
  order: 3
  tooltip: Current and past team members
---

# {% include icon.html icon="fa-solid fa-users" %}Current Members

{% include section.html %}

{% include list.html data="members" component="portrait" filters="name: Azadeh Davoodi" %}
{% include list.html data="members" component="portrait" filters="name: Lizi Zhang" %}
{% include list.html data="members" component="portrait" filters="name: Navid Nader Tehrani" %}
{% include list.html data="members" component="portrait" filters="name: Han Lyu" %}


{% include section.html background="images/background.jpg" dark=true %}

# {% include icon.html icon="fa-solid fa-users" %}WISCAD Graduates : PhD

{% include section.html %}


[**Robert Viramontes**](https://wiscad.github.io/wiscad/members/robert-viramontes.html), PhD'25 

[**Maedeh Hemmat**](https://wiscad.github.io/wiscad/members/maedeh-hemmat.html), PhD'21

[**Wei Zeng**](https://wiscad.github.io/wiscad/members/wei-zeng.html), PhD'21

[**Boyu Zhang**](https://wiscad.github.io/wiscad/members/boyu-zhang.html), PhD'19

[**Jonathon Maga√±a**](https://wiscad.github.io/wiscad/members/jonathon-magana.html), PhD'19

[**Daohang Shi**](https://wiscad.github.io/wiscad/members/daohang-shi.html), PhD'16

[**Daniel Seemuth**](https://wiscad.github.io/wiscad/members/daniel-seemuth.html), PhD'16

[**Min Li**](https://wiscad.github.io/wiscad/members/min-li.html), PhD'14

[**Hamid Shojaei**](https://wiscad.github.io/wiscad/members/hamid-shojaei.html), PhD'12

[**Tai-Hsuan Wu**](https://wiscad.github.io/wiscad/members/taihsuan-wu.html), PhD'11

[**Lin Xie**](https://wiscad.github.io/wiscad/members/lin-xie.html), PhD'10

{% include section.html background="images/background.jpg" dark=true %}
# {% include icon.html icon="fa-solid fa-users" %}WISCAD Graduates : MS
{% include section.html %}

**[Edward Tashjian](https://www.linkedin.com/in/edwardtashjian/)**, Fall 2015, DAC Publication: "Using control signals to improve reverse engineering words in a bit-level circuit", ARM

**[Sakshi Gupta](https://www.linkedin.com/in/sakshigupta2/)**, Spring 2015, Intel

**[Amir Yazdanbakhsh](https://www.linkedin.com/in/ayazdanb/)**, Spring 2014, GLSVLSI Publication: "Online and operand-aware detection of failures by utilizing false alarm vectors", PhD at Georgia Tech

**Shirley Lei**, Fall 2013, Project: "Routability-driven standard-cell design for 3D monolithic ICs"

**[Yao Ding](https://www.linkedin.com/in/yao-ding/)**, Fall 2013, Project: "Routability-driven partitioning in 3D monolithic ICs"

**[Ranjan Banerjee](https://www.linkedin.com/in/ranjan-banerjee-9084a435/)**, MS student, Fall 2012 and Spring 2013, Topic: "Routing congestion", Oracle

**[Vandita Gupta](https://www.linkedin.com/in/vandita-gupta-505052126/)**, MS student, Summar and Fall 2012, Topic: "Secure IC placement", Intel

**[Ziliang Guo](https://www.linkedin.com/in/ziliang-guo-498543210/)**, Fall 2011, Topic: "Parallel global routing"

**[Meng Shi](https://www.linkedin.com/in/meng-s-4216a44/)**, 2010, Marvell

**[Shreyas Parnerkas](https://www.linkedin.com/in/shreyas-parnerkar-93763a1a/)**, 2010, Project: "False-path aware static timing analysis", AMD

**[Anuj Kumar](https://www.linkedin.com/in/kanujc/)**, 2009, ICCD Publication/Thesis: "SynECO: Technology remapping with incremental constrained placement and exact timing estimation", Cisco, and later senior R&D engineer at Synopsys

**[Jungseob Lee](https://www.linkedin.com/in/jungseob-lee-48604013/)**, 2007, ISCAS Publication/Thesis: "Design of a robust low-leakage SRAM under process variations", PhD student at UW-Madison, Intel

{% include section.html background="images/background.jpg" dark=true %}
# {% include icon.html icon="fa-solid fa-users" %}Past Undergraduate Researchers at WISCAD :
{% include section.html %}

**[Jackson Melchert](https://www.linkedin.com/in/jack-melchert-a97475226/)**, Summer and Fall 2017, and Spring 2018 REU, Publication: "Local net modeling with machine learning", TVLSI'17, GLSVLSI'18, PhD student at Stanford

**[David Yu](https://www.linkedin.com/in/davidyu13/)**, Summer and Fall 2016 REU, Project: "Synthesis with majority logic"

**[Edward Tashjian](https://www.linkedin.com/in/edwardtashjian/)**, Fall 2013 NSF REU, Publication: "Use of control signals for reverse-engineering gate-level netlists", [news article](https://uwalumni.com/news/hardware-security-made-easy/)

**[Kenneth Siu](https://www.linkedin.com/in/kennethksiu/)**, Fall 2013 REU, Project: "Hacking design information from an encrypted netlist at the placement level"

**Hao Liang**, BS student, Fall 2012, Topic: "Evaluation of a software package using Unix shell scripting and Perl programming"

**[Ye Hu](https://www.linkedin.com/in/ye-hu-a9521342/)**, Spring and Summer REU 2011, Project: "Routability-driven Placement", Qualcomm

**[Ammar Al Marzouqi](https://www.linkedin.com/in/ammaralmarzooqi/)**, Summer 2011, Project: "Routing in Structured ASIC"

**[Michael Anderson](https://www.linkedin.com/in/michael-anderson-996753b/)**, Spring and Summer REU 2009, Project/Publication: "Statistical timing analysis", "Parallel timing optimization", PhD student at Berkeley

**[Ahmed Fikri](https://www.linkedin.com/in/ahmedfikri/)**, Spring 2011, Project: "Physically Unclonable Functions for IC security"

**[Zhilong Cong](https://www.linkedin.com/in/zcong/)**, Fall 2010, Project: "Physically Unclonable Functions for IC security"
