// generate a sed script to map bsd regs to akaros regs. 

// start with specialregs.h from bsd
// v/^define/d
// g/^#define/s/ /	/g
// g/#define/s/.define^I^*\([^^I][^^I]*\).*/&^M^I[\1]^I"\1",/

#include <stdio.h>

// sys/x86/include/specialreg.h

char *bsdregs[]	= {
#define	CR0_PE	0x00000001	/* Protected mode Enable */
	[CR0_PE]	"CR0_PE",
#define	CR0_MP	0x00000002	/* "Math" (fpu) Present */
	[CR0_MP]	"CR0_MP",
#define	CR0_EM	0x00000004	/* EMulate FPU instructions. (trap ESC only) */
	[CR0_EM]	"CR0_EM",
#define	CR0_TS	0x00000008	/* Task Switched (if MP, trap ESC and WAIT) */
	[CR0_TS]	"CR0_TS",
#define	CR0_PG	0x80000000	/* PaGing enable */
	[CR0_PG]	"CR0_PG",
#define	CR0_NE	0x00000020	/* Numeric Error enable (EX16 vs IRQ13) */
	[CR0_NE]	"CR0_NE",
#define	CR0_WP	0x00010000	/* Write Protect (honor page protect in*/
	[CR0_WP]	"CR0_WP",
#define	CR0_AM	0x00040000	/* Alignment Mask (set to enable AC flag) */
	[CR0_AM]	"CR0_AM",
#define	CR0_NW  0x20000000	/* Not Write-through */
	[CR0_NW  ]	"CR0_NW",
#define	CR0_CD  0x40000000	/* Cache Disable */
	[CR0_CD  ]	"CR0_CD",
#define	CR3_PCID_SAVE 0x8000000000000000
	[CR3_PCID_SAVE ]	"CR3_PCID_SAVE",
#define	CR4_VME	0x00000001	/* Virtual 8086 mode extensions */
	[CR4_VME]	"CR4_VME",
#define	CR4_PVI	0x00000002	/* Protected-mode virtual interrupts */
	[CR4_PVI]	"CR4_PVI",
#define	CR4_TSD	0x00000004	/* Time stamp disable */
	[CR4_TSD]	"CR4_TSD",
#define	CR4_DE	0x00000008	/* Debugging extensions */
	[CR4_DE]	"CR4_DE",
#define	CR4_PSE	0x00000010	/* Page size extensions */
	[CR4_PSE]	"CR4_PSE",
#define	CR4_PAE	0x00000020	/* Physical address extension */
	[CR4_PAE]	"CR4_PAE",
#define	CR4_MCE	0x00000040	/* Machine check enable */
	[CR4_MCE]	"CR4_MCE",
#define	CR4_PGE	0x00000080	/* Page global enable */
	[CR4_PGE]	"CR4_PGE",
#define	CR4_PCE	0x00000100	/* Performance monitoring counter enable */
	[CR4_PCE]	"CR4_PCE",
#define	CR4_FXSR 0x00000200	/* Fast FPU save/restore used by OS */
	[CR4_FXSR]	"CR4_FXSR",
#define	CR4_XMM	0x00000400	/* enable SIMD/MMX2 to use except 16 */
	[CR4_XMM]	"CR4_XMM",
#define	CR4_VMXE 0x00002000	/* enable VMX operation (Intel-specific) */
	[CR4_VMXE ]	"CR4_VMXE",
#define	CR4_FSGSBASE 0x00010000	/* Enable FS/GS BASE accessing instructions */
	[CR4_FSGSBASE]	"CR4_FSGSBASE",
#define	CR4_PCIDE 0x00020000	/* Enable Context ID */
	[CR4_PCIDE]	"CR4_PCIDE",
#define	CR4_XSAVE 0x00040000	/* XSETBV/XGETBV */
	[CR4_XSAVE]	"CR4_XSAVE",
#define	CR4_SMEP 0x00100000	/* Supervisor-Mode Execution Prevention */
	[CR4_SMEP]	"CR4_SMEP",
	//#define	EFER_SCE 0x000000001	/* System Call Extensions (R/W) */
	//[EFER_SCE]	"EFER_SCE",
       	//#define	EFER_LME 0x000000100	/* Long mode enable (R/W) */
	//	[EFER_LME]	"EFER_LME",
#define	EFER_LMA 0x000000400	/* Long mode active (R) */
	[EFER_LMA]	"EFER_LMA",
#define	EFER_NXE 0x000000800	/* PTE No-Execute bit enable (R/W) */
	[EFER_NXE]	"EFER_NXE",
#define	EFER_SVM 0x000001000	/* SVM enable bit for AMD, reserved for Intel */
	[EFER_SVM]	"EFER_SVM",
#define	XCR0	0		/* XFEATURE_ENABLED_MASK register */
	[XCR0]	"XCR0",
#define	XFEATURE_ENABLED_X87		0x00000001
	[XFEATURE_ENABLED_X87]	"XFEATURE_ENABLED_X87",
#define	XFEATURE_ENABLED_SSE		0x00000002
	[XFEATURE_ENABLED_SSE]	"XFEATURE_ENABLED_SSE",
#define	XFEATURE_ENABLED_YMM_HI128	0x00000004
	[XFEATURE_ENABLED_YMM_HI128]	"XFEATURE_ENABLED_YMM_HI128",
#define	XFEATURE_ENABLED_AVX		XFEATURE_ENABLED_YMM_HI128
	[XFEATURE_ENABLED_AVX]	"XFEATURE_ENABLED_AVX",
#define	XFEATURE_ENABLED_BNDREGS	0x00000008
	[XFEATURE_ENABLED_BNDREGS]	"XFEATURE_ENABLED_BNDREGS",
#define	XFEATURE_ENABLED_BNDCSR		0x00000010
	[XFEATURE_ENABLED_BNDCSR]	"XFEATURE_ENABLED_BNDCSR",
#define	XFEATURE_ENABLED_OPMASK		0x00000020
	[XFEATURE_ENABLED_OPMASK]	"XFEATURE_ENABLED_OPMASK",
#define	XFEATURE_ENABLED_ZMM_HI256	0x00000040
	[XFEATURE_ENABLED_ZMM_HI256]	"XFEATURE_ENABLED_ZMM_HI256",
#define	XFEATURE_ENABLED_HI16_ZMM	0x00000080
	[XFEATURE_ENABLED_HI16_ZMM]	"XFEATURE_ENABLED_HI16_ZMM",
#define	XFEATURE_AVX					\
	[XFEATURE_AVX]	"XFEATURE_AVX",
#define	XFEATURE_AVX512						\
	[XFEATURE_AVX512]	"XFEATURE_AVX512",
#define	XFEATURE_MPX					\
	[XFEATURE_MPX]	"XFEATURE_MPX",
#define	CPUID_FPU	0x00000001
	[CPUID_FPU]	"CPUID_FPU",
#define	CPUID_VME	0x00000002
	[CPUID_VME]	"CPUID_VME",
#define	CPUID_DE	0x00000004
	[CPUID_DE]	"CPUID_DE",
#define	CPUID_PSE	0x00000008
	[CPUID_PSE]	"CPUID_PSE",
#define	CPUID_TSC	0x00000010
	[CPUID_TSC]	"CPUID_TSC",
#define	CPUID_MSR	0x00000020
	[CPUID_MSR]	"CPUID_MSR",
#define	CPUID_PAE	0x00000040
	[CPUID_PAE]	"CPUID_PAE",
#define	CPUID_MCE	0x00000080
	[CPUID_MCE]	"CPUID_MCE",
#define	CPUID_CX8	0x00000100
	[CPUID_CX8]	"CPUID_CX8",
#define	CPUID_APIC	0x00000200
	[CPUID_APIC]	"CPUID_APIC",
#define	CPUID_B10	0x00000400
	[CPUID_B10]	"CPUID_B10",
#define	CPUID_SEP	0x00000800
	[CPUID_SEP]	"CPUID_SEP",
#define	CPUID_MTRR	0x00001000
	[CPUID_MTRR]	"CPUID_MTRR",
#define	CPUID_PGE	0x00002000
	[CPUID_PGE]	"CPUID_PGE",
#define	CPUID_MCA	0x00004000
	[CPUID_MCA]	"CPUID_MCA",
#define	CPUID_CMOV	0x00008000
	[CPUID_CMOV]	"CPUID_CMOV",
#define	CPUID_PAT	0x00010000
	[CPUID_PAT]	"CPUID_PAT",
#define	CPUID_PSE36	0x00020000
	[CPUID_PSE36]	"CPUID_PSE36",
#define	CPUID_PSN	0x00040000
	[CPUID_PSN]	"CPUID_PSN",
#define	CPUID_CLFSH	0x00080000
	[CPUID_CLFSH]	"CPUID_CLFSH",
#define	CPUID_B20	0x00100000
	[CPUID_B20]	"CPUID_B20",
#define	CPUID_DS	0x00200000
	[CPUID_DS]	"CPUID_DS",
#define	CPUID_ACPI	0x00400000
	[CPUID_ACPI]	"CPUID_ACPI",
#define	CPUID_MMX	0x00800000
	[CPUID_MMX]	"CPUID_MMX",
#define	CPUID_FXSR	0x01000000
	[CPUID_FXSR]	"CPUID_FXSR",
#define	CPUID_SSE	0x02000000
	[CPUID_SSE]	"CPUID_SSE",
#define	CPUID_XMM	0x02000000
	[CPUID_XMM]	"CPUID_XMM",
#define	CPUID_SSE2	0x04000000
	[CPUID_SSE2]	"CPUID_SSE2",
#define	CPUID_SS	0x08000000
	[CPUID_SS]	"CPUID_SS",
#define	CPUID_HTT	0x10000000
	[CPUID_HTT]	"CPUID_HTT",
#define	CPUID_TM	0x20000000
	[CPUID_TM]	"CPUID_TM",
#define	CPUID_IA64	0x40000000
	[CPUID_IA64]	"CPUID_IA64",
#define	CPUID_PBE	0x80000000
	[CPUID_PBE]	"CPUID_PBE",
#define	CPUID2_SSE3	0x00000001
	[CPUID2_SSE3]	"CPUID2_SSE3",
#define	CPUID2_PCLMULQDQ 0x00000002
	[CPUID2_PCLMULQDQ]	"CPUID2_PCLMULQDQ",
#define	CPUID2_DTES64	0x00000004
	[CPUID2_DTES64]	"CPUID2_DTES64",
#define	CPUID2_MON	0x00000008
	[CPUID2_MON]	"CPUID2_MON",
#define	CPUID2_DS_CPL	0x00000010
	[CPUID2_DS_CPL]	"CPUID2_DS_CPL",
#define	CPUID2_VMX	0x00000020
	[CPUID2_VMX]	"CPUID2_VMX",
#define	CPUID2_SMX	0x00000040
	[CPUID2_SMX]	"CPUID2_SMX",
#define	CPUID2_EST	0x00000080
	[CPUID2_EST]	"CPUID2_EST",
#define	CPUID2_TM2	0x00000100
	[CPUID2_TM2]	"CPUID2_TM2",
#define	CPUID2_SSSE3	0x00000200
	[CPUID2_SSSE3]	"CPUID2_SSSE3",
#define	CPUID2_CNXTID	0x00000400
	[CPUID2_CNXTID]	"CPUID2_CNXTID",
#define	CPUID2_SDBG	0x00000800
	[CPUID2_SDBG]	"CPUID2_SDBG",
#define	CPUID2_FMA	0x00001000
	[CPUID2_FMA]	"CPUID2_FMA",
#define	CPUID2_CX16	0x00002000
	[CPUID2_CX16]	"CPUID2_CX16",
#define	CPUID2_XTPR	0x00004000
	[CPUID2_XTPR]	"CPUID2_XTPR",
#define	CPUID2_PDCM	0x00008000
	[CPUID2_PDCM]	"CPUID2_PDCM",
#define	CPUID2_PCID	0x00020000
	[CPUID2_PCID]	"CPUID2_PCID",
#define	CPUID2_DCA	0x00040000
	[CPUID2_DCA]	"CPUID2_DCA",
#define	CPUID2_SSE41	0x00080000
	[CPUID2_SSE41]	"CPUID2_SSE41",
#define	CPUID2_SSE42	0x00100000
	[CPUID2_SSE42]	"CPUID2_SSE42",
#define	CPUID2_X2APIC	0x00200000
	[CPUID2_X2APIC]	"CPUID2_X2APIC",
#define	CPUID2_MOVBE	0x00400000
	[CPUID2_MOVBE]	"CPUID2_MOVBE",
#define	CPUID2_POPCNT	0x00800000
	[CPUID2_POPCNT]	"CPUID2_POPCNT",
#define	CPUID2_TSCDLT	0x01000000
	[CPUID2_TSCDLT]	"CPUID2_TSCDLT",
#define	CPUID2_AESNI	0x02000000
	[CPUID2_AESNI]	"CPUID2_AESNI",
#define	CPUID2_XSAVE	0x04000000
	[CPUID2_XSAVE]	"CPUID2_XSAVE",
#define	CPUID2_OSXSAVE	0x08000000
	[CPUID2_OSXSAVE]	"CPUID2_OSXSAVE",
#define	CPUID2_AVX	0x10000000
	[CPUID2_AVX]	"CPUID2_AVX",
#define	CPUID2_F16C	0x20000000
	[CPUID2_F16C]	"CPUID2_F16C",
#define	CPUID2_RDRAND	0x40000000
	[CPUID2_RDRAND]	"CPUID2_RDRAND",
#define	CPUID2_HV	0x80000000
	[CPUID2_HV]	"CPUID2_HV",
#define	CPUTPM1_SENSOR	0x00000001
	[CPUTPM1_SENSOR]	"CPUTPM1_SENSOR",
#define	CPUTPM1_TURBO	0x00000002
	[CPUTPM1_TURBO]	"CPUTPM1_TURBO",
#define	CPUTPM1_ARAT	0x00000004
	[CPUTPM1_ARAT]	"CPUTPM1_ARAT",
#define	CPUTPM2_EFFREQ	0x00000001
	[CPUTPM2_EFFREQ]	"CPUTPM2_EFFREQ",
#define	AMDID_SYSCALL	0x00000800
	[AMDID_SYSCALL]	"AMDID_SYSCALL",
#define	AMDID_MP	0x00080000
	[AMDID_MP]	"AMDID_MP",
#define	AMDID_NX	0x00100000
	[AMDID_NX]	"AMDID_NX",
#define	AMDID_EXT_MMX	0x00400000
	[AMDID_EXT_MMX]	"AMDID_EXT_MMX",
#define	AMDID_FFXSR	0x01000000
	[AMDID_FFXSR]	"AMDID_FFXSR",
#define	AMDID_PAGE1GB	0x04000000
	[AMDID_PAGE1GB]	"AMDID_PAGE1GB",
#define	AMDID_RDTSCP	0x08000000
	[AMDID_RDTSCP]	"AMDID_RDTSCP",
#define	AMDID_LM	0x20000000
	[AMDID_LM]	"AMDID_LM",
#define	AMDID_EXT_3DNOW	0x40000000
	[AMDID_EXT_3DNOW]	"AMDID_EXT_3DNOW",
#define	AMDID_3DNOW	0x80000000
	[AMDID_3DNOW]	"AMDID_3DNOW",
#define	AMDID2_LAHF	0x00000001
	[AMDID2_LAHF]	"AMDID2_LAHF",
#define	AMDID2_CMP	0x00000002
	[AMDID2_CMP]	"AMDID2_CMP",
#define	AMDID2_SVM	0x00000004
	[AMDID2_SVM]	"AMDID2_SVM",
#define	AMDID2_EXT_APIC	0x00000008
	[AMDID2_EXT_APIC]	"AMDID2_EXT_APIC",
#define	AMDID2_CR8	0x00000010
	[AMDID2_CR8]	"AMDID2_CR8",
#define	AMDID2_ABM	0x00000020
	[AMDID2_ABM]	"AMDID2_ABM",
#define	AMDID2_SSE4A	0x00000040
	[AMDID2_SSE4A]	"AMDID2_SSE4A",
#define	AMDID2_MAS	0x00000080
	[AMDID2_MAS]	"AMDID2_MAS",
#define	AMDID2_PREFETCH	0x00000100
	[AMDID2_PREFETCH]	"AMDID2_PREFETCH",
#define	AMDID2_OSVW	0x00000200
	[AMDID2_OSVW]	"AMDID2_OSVW",
#define	AMDID2_IBS	0x00000400
	[AMDID2_IBS]	"AMDID2_IBS",
#define	AMDID2_XOP	0x00000800
	[AMDID2_XOP]	"AMDID2_XOP",
#define	AMDID2_SKINIT	0x00001000
	[AMDID2_SKINIT]	"AMDID2_SKINIT",
#define	AMDID2_WDT	0x00002000
	[AMDID2_WDT]	"AMDID2_WDT",
#define	AMDID2_LWP	0x00008000
	[AMDID2_LWP]	"AMDID2_LWP",
#define	AMDID2_FMA4	0x00010000
	[AMDID2_FMA4]	"AMDID2_FMA4",
#define	AMDID2_TCE	0x00020000
	[AMDID2_TCE]	"AMDID2_TCE",
#define	AMDID2_NODE_ID	0x00080000
	[AMDID2_NODE_ID]	"AMDID2_NODE_ID",
#define	AMDID2_TBM	0x00200000
	[AMDID2_TBM]	"AMDID2_TBM",
#define	AMDID2_TOPOLOGY	0x00400000
	[AMDID2_TOPOLOGY]	"AMDID2_TOPOLOGY",
#define	AMDID2_PCXC	0x00800000
	[AMDID2_PCXC]	"AMDID2_PCXC",
#define	AMDID2_PNXC	0x01000000
	[AMDID2_PNXC]	"AMDID2_PNXC",
#define	AMDID2_DBE	0x04000000
	[AMDID2_DBE]	"AMDID2_DBE",
#define	AMDID2_PTSC	0x08000000
	[AMDID2_PTSC]	"AMDID2_PTSC",
#define	AMDID2_PTSCEL2I	0x10000000
	[AMDID2_PTSCEL2I]	"AMDID2_PTSCEL2I",
#define	CPUID_STEPPING		0x0000000f
	[CPUID_STEPPING]	"CPUID_STEPPING",
#define	CPUID_MODEL		0x000000f0
	[CPUID_MODEL]	"CPUID_MODEL",
#define	CPUID_FAMILY		0x00000f00
	[CPUID_FAMILY]	"CPUID_FAMILY",
#define	CPUID_EXT_MODEL		0x000f0000
	[CPUID_EXT_MODEL]	"CPUID_EXT_MODEL",
#define	CPUID_EXT_FAMILY	0x0ff00000
	[CPUID_EXT_FAMILY]	"CPUID_EXT_FAMILY",
#define	CPUID_BRAND_INDEX	0x000000ff
	[CPUID_BRAND_INDEX]	"CPUID_BRAND_INDEX",
#define	CPUID_CLFUSH_SIZE	0x0000ff00
	[CPUID_CLFUSH_SIZE]	"CPUID_CLFUSH_SIZE",
#define	CPUID_HTT_CORES		0x00ff0000
	[CPUID_HTT_CORES]	"CPUID_HTT_CORES",
#define	CPUID_LOCAL_APIC_ID	0xff000000
	[CPUID_LOCAL_APIC_ID]	"CPUID_LOCAL_APIC_ID",
#define	CPUID5_MON_MIN_SIZE	0x0000ffff	/* eax */
	[CPUID5_MON_MIN_SIZE]	"CPUID5_MON_MIN_SIZE",
#define	CPUID5_MON_MAX_SIZE	0x0000ffff	/* ebx */
	[CPUID5_MON_MAX_SIZE]	"CPUID5_MON_MAX_SIZE",
#define	CPUID5_MON_MWAIT_EXT	0x00000001	/* ecx */
	[CPUID5_MON_MWAIT_EXT]	"CPUID5_MON_MWAIT_EXT",
#define	CPUID5_MWAIT_INTRBREAK	0x00000002	/* ecx */
	[CPUID5_MWAIT_INTRBREAK]	"CPUID5_MWAIT_INTRBREAK",
#define	MWAIT_C0	0xf0
	[MWAIT_C0]	"MWAIT_C0",
#define	MWAIT_C1	0x00
	[MWAIT_C1]	"MWAIT_C1",
#define	MWAIT_C2	0x10
	[MWAIT_C2]	"MWAIT_C2",
#define	MWAIT_C3	0x20
	[MWAIT_C3]	"MWAIT_C3",
#define	MWAIT_C4	0x30
	[MWAIT_C4]	"MWAIT_C4",
#define	MWAIT_INTRBREAK		0x00000001
	[MWAIT_INTRBREAK]	"MWAIT_INTRBREAK",
#define	CPUID_PERF_STAT		0x00000001
	[CPUID_PERF_STAT]	"CPUID_PERF_STAT",
#define	CPUID_PERF_BIAS		0x00000008
	[CPUID_PERF_BIAS]	"CPUID_PERF_BIAS",
#define	CPUID_TYPE_INVAL	0
	[CPUID_TYPE_INVAL]	"CPUID_TYPE_INVAL",
#define	CPUID_TYPE_SMT		1
	[CPUID_TYPE_SMT]	"CPUID_TYPE_SMT",
#define	CPUID_TYPE_CORE		2
	[CPUID_TYPE_CORE]	"CPUID_TYPE_CORE",
#define	CPUID_EXTSTATE_XSAVEOPT	0x00000001
	[CPUID_EXTSTATE_XSAVEOPT]	"CPUID_EXTSTATE_XSAVEOPT",
#define	CPUID_EXTSTATE_XSAVEC	0x00000002
	[CPUID_EXTSTATE_XSAVEC]	"CPUID_EXTSTATE_XSAVEC",
#define	CPUID_EXTSTATE_XINUSE	0x00000004
	[CPUID_EXTSTATE_XINUSE]	"CPUID_EXTSTATE_XINUSE",
#define	CPUID_EXTSTATE_XSAVES	0x00000008
	[CPUID_EXTSTATE_XSAVES]	"CPUID_EXTSTATE_XSAVES",
#define	AMDPM_TS		0x00000001
	[AMDPM_TS]	"AMDPM_TS",
#define	AMDPM_FID		0x00000002
	[AMDPM_FID]	"AMDPM_FID",
#define	AMDPM_VID		0x00000004
	[AMDPM_VID]	"AMDPM_VID",
#define	AMDPM_TTP		0x00000008
	[AMDPM_TTP]	"AMDPM_TTP",
#define	AMDPM_TM		0x00000010
	[AMDPM_TM]	"AMDPM_TM",
#define	AMDPM_STC		0x00000020
	[AMDPM_STC]	"AMDPM_STC",
#define	AMDPM_100MHZ_STEPS	0x00000040
	[AMDPM_100MHZ_STEPS]	"AMDPM_100MHZ_STEPS",
#define	AMDPM_HW_PSTATE		0x00000080
	[AMDPM_HW_PSTATE]	"AMDPM_HW_PSTATE",
#define	AMDPM_TSC_INVARIANT	0x00000100
	[AMDPM_TSC_INVARIANT]	"AMDPM_TSC_INVARIANT",
#define	AMDPM_CPB		0x00000200
	[AMDPM_CPB]	"AMDPM_CPB",
#define	AMDID_CMP_CORES		0x000000ff
	[AMDID_CMP_CORES]	"AMDID_CMP_CORES",
#define	AMDID_COREID_SIZE	0x0000f000
	[AMDID_COREID_SIZE]	"AMDID_COREID_SIZE",
#define	AMDID_COREID_SIZE_SHIFT	12
	[AMDID_COREID_SIZE_SHIFT]	"AMDID_COREID_SIZE_SHIFT",
#define	CPUID_STDEXT_FSGSBASE	0x00000001
	[CPUID_STDEXT_FSGSBASE]	"CPUID_STDEXT_FSGSBASE",
#define	CPUID_STDEXT_TSC_ADJUST	0x00000002
	[CPUID_STDEXT_TSC_ADJUST]	"CPUID_STDEXT_TSC_ADJUST",
#define	CPUID_STDEXT_BMI1	0x00000008
	[CPUID_STDEXT_BMI1]	"CPUID_STDEXT_BMI1",
#define	CPUID_STDEXT_HLE	0x00000010
	[CPUID_STDEXT_HLE]	"CPUID_STDEXT_HLE",
#define	CPUID_STDEXT_AVX2	0x00000020
	[CPUID_STDEXT_AVX2]	"CPUID_STDEXT_AVX2",
#define	CPUID_STDEXT_SMEP	0x00000080
	[CPUID_STDEXT_SMEP]	"CPUID_STDEXT_SMEP",
#define	CPUID_STDEXT_BMI2	0x00000100
	[CPUID_STDEXT_BMI2]	"CPUID_STDEXT_BMI2",
#define	CPUID_STDEXT_ERMS	0x00000200
	[CPUID_STDEXT_ERMS]	"CPUID_STDEXT_ERMS",
#define	CPUID_STDEXT_INVPCID	0x00000400
	[CPUID_STDEXT_INVPCID]	"CPUID_STDEXT_INVPCID",
#define	CPUID_STDEXT_RTM	0x00000800
	[CPUID_STDEXT_RTM]	"CPUID_STDEXT_RTM",
#define	CPUID_STDEXT_MPX	0x00004000
	[CPUID_STDEXT_MPX]	"CPUID_STDEXT_MPX",
#define	CPUID_STDEXT_AVX512F	0x00010000
	[CPUID_STDEXT_AVX512F]	"CPUID_STDEXT_AVX512F",
#define	CPUID_STDEXT_RDSEED	0x00040000
	[CPUID_STDEXT_RDSEED]	"CPUID_STDEXT_RDSEED",
#define	CPUID_STDEXT_ADX	0x00080000
	[CPUID_STDEXT_ADX]	"CPUID_STDEXT_ADX",
#define	CPUID_STDEXT_SMAP	0x00100000
	[CPUID_STDEXT_SMAP]	"CPUID_STDEXT_SMAP",
#define	CPUID_STDEXT_CLFLUSHOPT	0x00800000
	[CPUID_STDEXT_CLFLUSHOPT]	"CPUID_STDEXT_CLFLUSHOPT",
#define	CPUID_STDEXT_PROCTRACE	0x02000000
	[CPUID_STDEXT_PROCTRACE]	"CPUID_STDEXT_PROCTRACE",
#define	CPUID_STDEXT_AVX512PF	0x04000000
	[CPUID_STDEXT_AVX512PF]	"CPUID_STDEXT_AVX512PF",
#define	CPUID_STDEXT_AVX512ER	0x08000000
	[CPUID_STDEXT_AVX512ER]	"CPUID_STDEXT_AVX512ER",
#define	CPUID_STDEXT_AVX512CD	0x10000000
	[CPUID_STDEXT_AVX512CD]	"CPUID_STDEXT_AVX512CD",
#define	CPUID_STDEXT_SHA	0x20000000
	[CPUID_STDEXT_SHA]	"CPUID_STDEXT_SHA",
#define	MSR_P5_MC_ADDR		0x000
	[MSR_P5_MC_ADDR]	"MSR_P5_MC_ADDR",
#define	MSR_P5_MC_TYPE		0x001
	[MSR_P5_MC_TYPE]	"MSR_P5_MC_TYPE",
#define	MSR_TSC			0x010
	[MSR_TSC]	"MSR_TSC",
#define	MSR_P5_CESR		0x011
	[MSR_P5_CESR]	"MSR_P5_CESR",
#define	MSR_P5_CTR0		0x012
	[MSR_P5_CTR0]	"MSR_P5_CTR0",
#define	MSR_P5_CTR1		0x013
	[MSR_P5_CTR1]	"MSR_P5_CTR1",
	//#define	MSR_IA32_PLATFORM_ID	0x017
	//	[MSR_IA32_PLATFORM_ID]	"MSR_IA32_PLATFORM_ID",
#define	MSR_APICBASE		0x01b
	[MSR_APICBASE]	"MSR_APICBASE",
#define	MSR_EBL_CR_POWERON	0x02a
	[MSR_EBL_CR_POWERON]	"MSR_EBL_CR_POWERON",
#define	MSR_TEST_CTL		0x033
	[MSR_TEST_CTL]	"MSR_TEST_CTL",
	//#define	MSR_IA32_FEATURE_CONTROL 0x03a
	//	[MSR_IA32_FEATURE_CONTROL]	"MSR_IA32_FEATURE_CONTROL",
#define	MSR_BIOS_UPDT_TRIG	0x079
	[MSR_BIOS_UPDT_TRIG]	"MSR_BIOS_UPDT_TRIG",
#define	MSR_BBL_CR_D0		0x088
	[MSR_BBL_CR_D0]	"MSR_BBL_CR_D0",
#define	MSR_BBL_CR_D1		0x089
	[MSR_BBL_CR_D1]	"MSR_BBL_CR_D1",
#define	MSR_BBL_CR_D2		0x08a
	[MSR_BBL_CR_D2]	"MSR_BBL_CR_D2",
#define	MSR_BIOS_SIGN		0x08b
	[MSR_BIOS_SIGN]	"MSR_BIOS_SIGN",
#define	MSR_PERFCTR0		0x0c1
	[MSR_PERFCTR0]	"MSR_PERFCTR0",
#define	MSR_PERFCTR1		0x0c2
	[MSR_PERFCTR1]	"MSR_PERFCTR1",
#define	MSR_PLATFORM_INFO	0x0ce
	[MSR_PLATFORM_INFO]	"MSR_PLATFORM_INFO",
#define	MSR_MPERF		0x0e7
	[MSR_MPERF]	"MSR_MPERF",
#define	MSR_APERF		0x0e8
	[MSR_APERF]	"MSR_APERF",
#define	MSR_IA32_EXT_CONFIG	0x0ee	/* Undocumented. Core Solo/Duo only */
	[MSR_IA32_EXT_CONFIG]	"MSR_IA32_EXT_CONFIG",
	//#define	MSR_MTRRcap		0x0fe
	//	[MSR_MTRRcap]	"MSR_MTRRcap",
#define	MSR_BBL_CR_ADDR		0x116
	[MSR_BBL_CR_ADDR]	"MSR_BBL_CR_ADDR",
#define	MSR_BBL_CR_DECC		0x118
	[MSR_BBL_CR_DECC]	"MSR_BBL_CR_DECC",
#define	MSR_BBL_CR_CTL		0x119
	[MSR_BBL_CR_CTL]	"MSR_BBL_CR_CTL",
#define	MSR_BBL_CR_TRIG		0x11a
	[MSR_BBL_CR_TRIG]	"MSR_BBL_CR_TRIG",
#define	MSR_BBL_CR_BUSY		0x11b
	[MSR_BBL_CR_BUSY]	"MSR_BBL_CR_BUSY",
#define	MSR_BBL_CR_CTL3		0x11e
	[MSR_BBL_CR_CTL3]	"MSR_BBL_CR_CTL3",
#define	MSR_SYSENTER_CS_MSR	0x174
	[MSR_SYSENTER_CS_MSR]	"MSR_SYSENTER_CS_MSR",
#define	MSR_SYSENTER_ESP_MSR	0x175
	[MSR_SYSENTER_ESP_MSR]	"MSR_SYSENTER_ESP_MSR",
#define	MSR_SYSENTER_EIP_MSR	0x176
	[MSR_SYSENTER_EIP_MSR]	"MSR_SYSENTER_EIP_MSR",
#define	MSR_MCG_CAP		0x179
	[MSR_MCG_CAP]	"MSR_MCG_CAP",
#define	MSR_MCG_STATUS		0x17a
	[MSR_MCG_STATUS]	"MSR_MCG_STATUS",
#define	MSR_MCG_CTL		0x17b
	[MSR_MCG_CTL]	"MSR_MCG_CTL",
#define	MSR_EVNTSEL0		0x186
	[MSR_EVNTSEL0]	"MSR_EVNTSEL0",
#define	MSR_EVNTSEL1		0x187
	[MSR_EVNTSEL1]	"MSR_EVNTSEL1",
#define	MSR_THERM_CONTROL	0x19a
	[MSR_THERM_CONTROL]	"MSR_THERM_CONTROL",
#define	MSR_THERM_INTERRUPT	0x19b
	[MSR_THERM_INTERRUPT]	"MSR_THERM_INTERRUPT",
#define	MSR_THERM_STATUS	0x19c
	[MSR_THERM_STATUS]	"MSR_THERM_STATUS",
	//#define	MSR_IA32_MISC_ENABLE	0x1a0
	//	[MSR_IA32_MISC_ENABLE]	"MSR_IA32_MISC_ENABLE",
	//#define	MSR_IA32_TEMPERATURE_TARGET	0x1a2
	//	[MSR_IA32_TEMPERATURE_TARGET]	"MSR_IA32_TEMPERATURE_TARGET",
#define	MSR_TURBO_RATIO_LIMIT	0x1ad
	[MSR_TURBO_RATIO_LIMIT]	"MSR_TURBO_RATIO_LIMIT",
#define	MSR_TURBO_RATIO_LIMIT1	0x1ae
	[MSR_TURBO_RATIO_LIMIT1]	"MSR_TURBO_RATIO_LIMIT1",
#define	MSR_DEBUGCTLMSR		0x1d9
	[MSR_DEBUGCTLMSR]	"MSR_DEBUGCTLMSR",
#define	MSR_LASTBRANCHFROMIP	0x1db
	[MSR_LASTBRANCHFROMIP]	"MSR_LASTBRANCHFROMIP",
#define	MSR_LASTBRANCHTOIP	0x1dc
	[MSR_LASTBRANCHTOIP]	"MSR_LASTBRANCHTOIP",
#define	MSR_LASTINTFROMIP	0x1dd
	[MSR_LASTINTFROMIP]	"MSR_LASTINTFROMIP",
#define	MSR_LASTINTTOIP		0x1de
	[MSR_LASTINTTOIP]	"MSR_LASTINTTOIP",
#define	MSR_ROB_CR_BKUPTMPDR6	0x1e0
	[MSR_ROB_CR_BKUPTMPDR6]	"MSR_ROB_CR_BKUPTMPDR6",
#define	MSR_MTRRVarBase		0x200
	[MSR_MTRRVarBase]	"MSR_MTRRVarBase",
#define	MSR_MTRR64kBase		0x250
	[MSR_MTRR64kBase]	"MSR_MTRR64kBase",
#define	MSR_MTRR16kBase		0x258
	[MSR_MTRR16kBase]	"MSR_MTRR16kBase",
#define	MSR_MTRR4kBase		0x268
	[MSR_MTRR4kBase]	"MSR_MTRR4kBase",
#define	MSR_PAT			0x277
	[MSR_PAT]	"MSR_PAT",
#define	MSR_MC0_CTL2		0x280
	[MSR_MC0_CTL2]	"MSR_MC0_CTL2",
#define	MSR_MTRRdefType		0x2ff
	[MSR_MTRRdefType]	"MSR_MTRRdefType",
#define	MSR_MC0_CTL		0x400
	[MSR_MC0_CTL]	"MSR_MC0_CTL",
#define	MSR_MC0_STATUS		0x401
	[MSR_MC0_STATUS]	"MSR_MC0_STATUS",
#define	MSR_MC0_ADDR		0x402
	[MSR_MC0_ADDR]	"MSR_MC0_ADDR",
#define	MSR_MC0_MISC		0x403
	[MSR_MC0_MISC]	"MSR_MC0_MISC",
#define	MSR_MC1_CTL		0x404
	[MSR_MC1_CTL]	"MSR_MC1_CTL",
#define	MSR_MC1_STATUS		0x405
	[MSR_MC1_STATUS]	"MSR_MC1_STATUS",
#define	MSR_MC1_ADDR		0x406
	[MSR_MC1_ADDR]	"MSR_MC1_ADDR",
#define	MSR_MC1_MISC		0x407
	[MSR_MC1_MISC]	"MSR_MC1_MISC",
#define	MSR_MC2_CTL		0x408
	[MSR_MC2_CTL]	"MSR_MC2_CTL",
#define	MSR_MC2_STATUS		0x409
	[MSR_MC2_STATUS]	"MSR_MC2_STATUS",
#define	MSR_MC2_ADDR		0x40a
	[MSR_MC2_ADDR]	"MSR_MC2_ADDR",
#define	MSR_MC2_MISC		0x40b
	[MSR_MC2_MISC]	"MSR_MC2_MISC",
#define	MSR_MC3_CTL		0x40c
	[MSR_MC3_CTL]	"MSR_MC3_CTL",
#define	MSR_MC3_STATUS		0x40d
	[MSR_MC3_STATUS]	"MSR_MC3_STATUS",
#define	MSR_MC3_ADDR		0x40e
	[MSR_MC3_ADDR]	"MSR_MC3_ADDR",
#define	MSR_MC3_MISC		0x40f
	[MSR_MC3_MISC]	"MSR_MC3_MISC",
#define	MSR_MC4_CTL		0x410
	[MSR_MC4_CTL]	"MSR_MC4_CTL",
#define	MSR_MC4_STATUS		0x411
	[MSR_MC4_STATUS]	"MSR_MC4_STATUS",
#define	MSR_MC4_ADDR		0x412
	[MSR_MC4_ADDR]	"MSR_MC4_ADDR",
#define	MSR_MC4_MISC		0x413
	[MSR_MC4_MISC]	"MSR_MC4_MISC",
	//#define	MSR_RAPL_POWER_UNIT	0x606
	//	[MSR_RAPL_POWER_UNIT]	"MSR_RAPL_POWER_UNIT",
	//#define	MSR_PKG_ENERGY_STATUS	0x611
	//[MSR_PKG_ENERGY_STATUS]	"MSR_PKG_ENERGY_STATUS",
	//#define	MSR_DRAM_ENERGY_STATUS	0x619
	//	[MSR_DRAM_ENERGY_STATUS]	"MSR_DRAM_ENERGY_STATUS",
	//#define	MSR_PP0_ENERGY_STATUS	0x639
	//	[MSR_PP0_ENERGY_STATUS]	"MSR_PP0_ENERGY_STATUS",
	//#define	MSR_PP1_ENERGY_STATUS	0x641
	//	[MSR_PP1_ENERGY_STATUS]	"MSR_PP1_ENERGY_STATUS",
#define	MSR_VMX_BASIC		0x480
	[MSR_VMX_BASIC]	"MSR_VMX_BASIC",
#define	MSR_VMX_PINBASED_CTLS	0x481
	[MSR_VMX_PINBASED_CTLS]	"MSR_VMX_PINBASED_CTLS",
#define	MSR_VMX_PROCBASED_CTLS	0x482
	[MSR_VMX_PROCBASED_CTLS]	"MSR_VMX_PROCBASED_CTLS",
#define	MSR_VMX_EXIT_CTLS	0x483
	[MSR_VMX_EXIT_CTLS]	"MSR_VMX_EXIT_CTLS",
#define	MSR_VMX_ENTRY_CTLS	0x484
	[MSR_VMX_ENTRY_CTLS]	"MSR_VMX_ENTRY_CTLS",
#define	MSR_VMX_CR0_FIXED0	0x486
	[MSR_VMX_CR0_FIXED0]	"MSR_VMX_CR0_FIXED0",
#define	MSR_VMX_CR0_FIXED1	0x487
	[MSR_VMX_CR0_FIXED1]	"MSR_VMX_CR0_FIXED1",
#define	MSR_VMX_CR4_FIXED0	0x488
	[MSR_VMX_CR4_FIXED0]	"MSR_VMX_CR4_FIXED0",
#define	MSR_VMX_CR4_FIXED1	0x489
	[MSR_VMX_CR4_FIXED1]	"MSR_VMX_CR4_FIXED1",
#define	MSR_VMX_PROCBASED_CTLS2	0x48b
	[MSR_VMX_PROCBASED_CTLS2]	"MSR_VMX_PROCBASED_CTLS2",
#define	MSR_VMX_EPT_VPID_CAP	0x48c
	[MSR_VMX_EPT_VPID_CAP]	"MSR_VMX_EPT_VPID_CAP",
#define	MSR_VMX_TRUE_PINBASED_CTLS	0x48d
	[MSR_VMX_TRUE_PINBASED_CTLS]	"MSR_VMX_TRUE_PINBASED_CTLS",
#define	MSR_VMX_TRUE_PROCBASED_CTLS	0x48e
	[MSR_VMX_TRUE_PROCBASED_CTLS]	"MSR_VMX_TRUE_PROCBASED_CTLS",
#define	MSR_VMX_TRUE_EXIT_CTLS	0x48f
	[MSR_VMX_TRUE_EXIT_CTLS]	"MSR_VMX_TRUE_EXIT_CTLS",
#define	MSR_VMX_TRUE_ENTRY_CTLS	0x490
	[MSR_VMX_TRUE_ENTRY_CTLS]	"MSR_VMX_TRUE_ENTRY_CTLS",
#define	MSR_APIC_ID		0x802
	[MSR_APIC_ID]	"MSR_APIC_ID",
#define	MSR_APIC_VERSION	0x803
	[MSR_APIC_VERSION]	"MSR_APIC_VERSION",
#define	MSR_APIC_TPR		0x808
	[MSR_APIC_TPR]	"MSR_APIC_TPR",
#define	MSR_APIC_EOI		0x80b
	[MSR_APIC_EOI]	"MSR_APIC_EOI",
#define	MSR_APIC_LDR		0x80d
	[MSR_APIC_LDR]	"MSR_APIC_LDR",
#define	MSR_APIC_SVR		0x80f
	[MSR_APIC_SVR]	"MSR_APIC_SVR",
#define	MSR_APIC_ISR0		0x810
	[MSR_APIC_ISR0]	"MSR_APIC_ISR0",
#define	MSR_APIC_ISR1		0x811
	[MSR_APIC_ISR1]	"MSR_APIC_ISR1",
#define	MSR_APIC_ISR2		0x812
	[MSR_APIC_ISR2]	"MSR_APIC_ISR2",
#define	MSR_APIC_ISR3		0x813
	[MSR_APIC_ISR3]	"MSR_APIC_ISR3",
#define	MSR_APIC_ISR4		0x814
	[MSR_APIC_ISR4]	"MSR_APIC_ISR4",
#define	MSR_APIC_ISR5		0x815
	[MSR_APIC_ISR5]	"MSR_APIC_ISR5",
#define	MSR_APIC_ISR6		0x816
	[MSR_APIC_ISR6]	"MSR_APIC_ISR6",
#define	MSR_APIC_ISR7		0x817
	[MSR_APIC_ISR7]	"MSR_APIC_ISR7",
#define	MSR_APIC_TMR0		0x818
	[MSR_APIC_TMR0]	"MSR_APIC_TMR0",
#define	MSR_APIC_IRR0		0x820
	[MSR_APIC_IRR0]	"MSR_APIC_IRR0",
#define	MSR_APIC_ESR		0x828
	[MSR_APIC_ESR]	"MSR_APIC_ESR",
#define	MSR_APIC_LVT_CMCI	0x82F
	[MSR_APIC_LVT_CMCI]	"MSR_APIC_LVT_CMCI",
#define	MSR_APIC_ICR		0x830
	[MSR_APIC_ICR]	"MSR_APIC_ICR",
#define	MSR_APIC_LVT_TIMER	0x832
	[MSR_APIC_LVT_TIMER]	"MSR_APIC_LVT_TIMER",
#define	MSR_APIC_LVT_THERMAL	0x833
	[MSR_APIC_LVT_THERMAL]	"MSR_APIC_LVT_THERMAL",
#define	MSR_APIC_LVT_PCINT	0x834
	[MSR_APIC_LVT_PCINT]	"MSR_APIC_LVT_PCINT",
#define	MSR_APIC_LVT_LINT0	0x835
	[MSR_APIC_LVT_LINT0]	"MSR_APIC_LVT_LINT0",
#define	MSR_APIC_LVT_LINT1	0x836
	[MSR_APIC_LVT_LINT1]	"MSR_APIC_LVT_LINT1",
#define	MSR_APIC_LVT_ERROR	0x837
	[MSR_APIC_LVT_ERROR]	"MSR_APIC_LVT_ERROR",
#define	MSR_APIC_ICR_TIMER	0x838
	[MSR_APIC_ICR_TIMER]	"MSR_APIC_ICR_TIMER",
#define	MSR_APIC_CCR_TIMER	0x839
	[MSR_APIC_CCR_TIMER]	"MSR_APIC_CCR_TIMER",
#define	MSR_APIC_DCR_TIMER	0x83e
	[MSR_APIC_DCR_TIMER]	"MSR_APIC_DCR_TIMER",
#define	MSR_APIC_SELF_IPI	0x83f
	[MSR_APIC_SELF_IPI]	"MSR_APIC_SELF_IPI",
#define	MSR_IA32_XSS		0xda0
	[MSR_IA32_XSS]	"MSR_IA32_XSS",
#define	APICBASE_RESERVED	0x000002ff
	[APICBASE_RESERVED]	"APICBASE_RESERVED",
#define	APICBASE_BSP		0x00000100
	[APICBASE_BSP]	"APICBASE_BSP",
#define	APICBASE_X2APIC		0x00000400
	[APICBASE_X2APIC]	"APICBASE_X2APIC",
#define	APICBASE_ENABLED	0x00000800
	[APICBASE_ENABLED]	"APICBASE_ENABLED",
#define	APICBASE_ADDRESS	0xfffff000
	[APICBASE_ADDRESS]	"APICBASE_ADDRESS",
#define	IA32_FEATURE_CONTROL_LOCK	0x01	/* lock bit */
	[IA32_FEATURE_CONTROL_LOCK]	"IA32_FEATURE_CONTROL_LOCK",
#define	IA32_FEATURE_CONTROL_SMX_EN	0x02	/* enable VMX inside SMX */
	[IA32_FEATURE_CONTROL_SMX_EN]	"IA32_FEATURE_CONTROL_SMX_EN",
	//#define	IA32_FEATURE_CONTROL_VMX_EN	0x04	/* enable VMX outside SMX */
	//	[IA32_FEATURE_CONTROL_VMX_EN]	"IA32_FEATURE_CONTROL_VMX_EN",
#define	PAT_UNCACHEABLE		0x00
	[PAT_UNCACHEABLE]	"PAT_UNCACHEABLE",
#define	PAT_WRITE_COMBINING	0x01
	[PAT_WRITE_COMBINING]	"PAT_WRITE_COMBINING",
#define	PAT_WRITE_THROUGH	0x04
	[PAT_WRITE_THROUGH]	"PAT_WRITE_THROUGH",
#define	PAT_WRITE_PROTECTED	0x05
	[PAT_WRITE_PROTECTED]	"PAT_WRITE_PROTECTED",
#define	PAT_WRITE_BACK		0x06
	[PAT_WRITE_BACK]	"PAT_WRITE_BACK",
#define	PAT_UNCACHED		0x07
	[PAT_UNCACHED]	"PAT_UNCACHED",
#define	MTRR_UNCACHEABLE	0x00
	[MTRR_UNCACHEABLE]	"MTRR_UNCACHEABLE",
#define	MTRR_WRITE_COMBINING	0x01
	[MTRR_WRITE_COMBINING]	"MTRR_WRITE_COMBINING",
#define	MTRR_WRITE_THROUGH	0x04
	[MTRR_WRITE_THROUGH]	"MTRR_WRITE_THROUGH",
#define	MTRR_WRITE_PROTECTED	0x05
	[MTRR_WRITE_PROTECTED]	"MTRR_WRITE_PROTECTED",
#define	MTRR_WRITE_BACK		0x06
	[MTRR_WRITE_BACK]	"MTRR_WRITE_BACK",
#define	MTRR_N64K		8	/* numbers of fixed-size entries */
	[MTRR_N64K]	"MTRR_N64K",
#define	MTRR_N16K		16
	[MTRR_N16K]	"MTRR_N16K",
#define	MTRR_N4K		64
	[MTRR_N4K]	"MTRR_N4K",
#define	MTRR_CAP_WC		0x0000000000000400
	[MTRR_CAP_WC]	"MTRR_CAP_WC",
#define	MTRR_CAP_FIXED		0x0000000000000100
	[MTRR_CAP_FIXED]	"MTRR_CAP_FIXED",
#define	MTRR_CAP_VCNT		0x00000000000000ff
	[MTRR_CAP_VCNT]	"MTRR_CAP_VCNT",
#define	MTRR_DEF_ENABLE		0x0000000000000800
	[MTRR_DEF_ENABLE]	"MTRR_DEF_ENABLE",
#define	MTRR_DEF_FIXED_ENABLE	0x0000000000000400
	[MTRR_DEF_FIXED_ENABLE]	"MTRR_DEF_FIXED_ENABLE",
#define	MTRR_DEF_TYPE		0x00000000000000ff
	[MTRR_DEF_TYPE]	"MTRR_DEF_TYPE",
#define	MTRR_PHYSBASE_PHYSBASE	0x000ffffffffff000
	[MTRR_PHYSBASE_PHYSBASE]	"MTRR_PHYSBASE_PHYSBASE",
#define	MTRR_PHYSBASE_TYPE	0x00000000000000ff
	[MTRR_PHYSBASE_TYPE]	"MTRR_PHYSBASE_TYPE",
#define	MTRR_PHYSMASK_PHYSMASK	0x000ffffffffff000
	[MTRR_PHYSMASK_PHYSMASK]	"MTRR_PHYSMASK_PHYSMASK",
#define	MTRR_PHYSMASK_VALID	0x0000000000000800
	[MTRR_PHYSMASK_VALID]	"MTRR_PHYSMASK_VALID",
#define	CCR0			0xc0	/* Configuration control register 0 */
	[CCR0]	"CCR0",
#define	CCR0_NC0		0x01	/* First 64K of each 1M memory region is*/
	[CCR0_NC0]	"CCR0_NC0",
#define	CCR0_NC1		0x02	/* 640K-1M region is non-cacheable */
	[CCR0_NC1]	"CCR0_NC1",
#define	CCR0_A20M		0x04	/* Enables A20M# input pin */
	[CCR0_A20M]	"CCR0_A20M",
#define	CCR0_KEN		0x08	/* Enables KEN# input pin */
	[CCR0_KEN]	"CCR0_KEN",
#define	CCR0_FLUSH		0x10	/* Enables FLUSH# input pin */
	[CCR0_FLUSH]	"CCR0_FLUSH",
#define	CCR0_BARB		0x20	/* Flushes internal cache when entering hold*/
	[CCR0_BARB]	"CCR0_BARB",
#define	CCR0_CO			0x40	/* Cache org: 1=direct mapped, 0=2x set*/
	[CCR0_CO]	"CCR0_CO",
#define	CCR0_SUSPEND	0x80	/* Enables SUSP# and SUSPA# pins */
	[CCR0_SUSPEND]	"CCR0_SUSPEND",
#define	CCR1			0xc1	/* Configuration control register 1 */
	[CCR1]	"CCR1",
#define	CCR1_RPL		0x01	/* Enables RPLSET and RPLVAL# pins */
	[CCR1_RPL]	"CCR1_RPL",
#define	CCR1_SMI		0x02	/* Enables SMM pins */
	[CCR1_SMI]	"CCR1_SMI",
#define	CCR1_SMAC		0x04	/* System management memory access */
	[CCR1_SMAC]	"CCR1_SMAC",
#define	CCR1_MMAC		0x08	/* Main memory access */
	[CCR1_MMAC]	"CCR1_MMAC",
#define	CCR1_NO_LOCK	0x10	/* Negate LOCK# */
	[CCR1_NO_LOCK]	"CCR1_NO_LOCK",
#define	CCR1_SM3		0x80	/* SMM address space address region 3 */
	[CCR1_SM3]	"CCR1_SM3",
#define	CCR2			0xc2
	[CCR2]	"CCR2",
#define	CCR2_WB			0x02	/* Enables WB cache interface pins */
	[CCR2_WB]	"CCR2_WB",
#define	CCR2_SADS		0x02	/* Slow ADS */
	[CCR2_SADS]	"CCR2_SADS",
#define	CCR2_LOCK_NW	0x04	/* LOCK NW Bit */
	[CCR2_LOCK_NW]	"CCR2_LOCK_NW",
#define	CCR2_SUSP_HLT	0x08	/* Suspend on HALT */
	[CCR2_SUSP_HLT]	"CCR2_SUSP_HLT",
#define	CCR2_WT1		0x10	/* WT region 1 */
	[CCR2_WT1]	"CCR2_WT1",
#define	CCR2_WPR1		0x10	/* Write-protect region 1 */
	[CCR2_WPR1]	"CCR2_WPR1",
#define	CCR2_BARB		0x20	/* Flushes write-back cache when entering*/
	[CCR2_BARB]	"CCR2_BARB",
#define	CCR2_BWRT		0x40	/* Enables burst write cycles */
	[CCR2_BWRT]	"CCR2_BWRT",
#define	CCR2_USE_SUSP	0x80	/* Enables suspend pins */
	[CCR2_USE_SUSP]	"CCR2_USE_SUSP",
#define	CCR3			0xc3
	[CCR3]	"CCR3",
#define	CCR3_SMILOCK	0x01	/* SMM register lock */
	[CCR3_SMILOCK]	"CCR3_SMILOCK",
#define	CCR3_NMI		0x02	/* Enables NMI during SMM */
	[CCR3_NMI]	"CCR3_NMI",
#define	CCR3_LINBRST	0x04	/* Linear address burst cycles */
	[CCR3_LINBRST]	"CCR3_LINBRST",
#define	CCR3_SMMMODE	0x08	/* SMM Mode */
	[CCR3_SMMMODE]	"CCR3_SMMMODE",
#define	CCR3_MAPEN0		0x10	/* Enables Map0 */
	[CCR3_MAPEN0]	"CCR3_MAPEN0",
#define	CCR3_MAPEN1		0x20	/* Enables Map1 */
	[CCR3_MAPEN1]	"CCR3_MAPEN1",
#define	CCR3_MAPEN2		0x40	/* Enables Map2 */
	[CCR3_MAPEN2]	"CCR3_MAPEN2",
#define	CCR3_MAPEN3		0x80	/* Enables Map3 */
	[CCR3_MAPEN3]	"CCR3_MAPEN3",
#define	CCR4			0xe8
	[CCR4]	"CCR4",
#define	CCR4_IOMASK		0x07
	[CCR4_IOMASK]	"CCR4_IOMASK",
#define	CCR4_MEM		0x08	/* Enables momory bypassing */
	[CCR4_MEM]	"CCR4_MEM",
#define	CCR4_DTE		0x10	/* Enables directory table entry cache */
	[CCR4_DTE]	"CCR4_DTE",
#define	CCR4_FASTFPE	0x20	/* Fast FPU exception */
	[CCR4_FASTFPE]	"CCR4_FASTFPE",
#define	CCR4_CPUID		0x80	/* Enables CPUID instruction */
	[CCR4_CPUID]	"CCR4_CPUID",
#define	CCR5			0xe9
	[CCR5]	"CCR5",
#define	CCR5_WT_ALLOC	0x01	/* Write-through allocate */
	[CCR5_WT_ALLOC]	"CCR5_WT_ALLOC",
#define	CCR5_SLOP		0x02	/* LOOP instruction slowed down */
	[CCR5_SLOP]	"CCR5_SLOP",
#define	CCR5_LBR1		0x10	/* Local bus region 1 */
	[CCR5_LBR1]	"CCR5_LBR1",
#define	CCR5_ARREN		0x20	/* Enables ARR region */
	[CCR5_ARREN]	"CCR5_ARREN",
#define	CCR6			0xea
	[CCR6]	"CCR6",
#define	CCR7			0xeb
	[CCR7]	"CCR7",
#define	PCR0			0x20
	[PCR0]	"PCR0",
#define	PCR0_RSTK		0x01	/* Enables return stack */
	[PCR0_RSTK]	"PCR0_RSTK",
#define	PCR0_BTB		0x02	/* Enables branch target buffer */
	[PCR0_BTB]	"PCR0_BTB",
#define	PCR0_LOOP		0x04	/* Enables loop */
	[PCR0_LOOP]	"PCR0_LOOP",
#define	PCR0_AIS		0x08	/* Enables all instrcutions stalled to*/
	[PCR0_AIS]	"PCR0_AIS",
#define	PCR0_MLR		0x10	/* Enables reordering of misaligned loads */
	[PCR0_MLR]	"PCR0_MLR",
#define	PCR0_BTBRT		0x40	/* Enables BTB test register. */
	[PCR0_BTBRT]	"PCR0_BTBRT",
#define	PCR0_LSSER		0x80	/* Disable reorder */
	[PCR0_LSSER]	"PCR0_LSSER",
#define	DIR0			0xfe
	[DIR0]	"DIR0",
#define	DIR1			0xff
	[DIR1]	"DIR1",
#define	MCG_CAP_COUNT		0x000000ff
	[MCG_CAP_COUNT]	"MCG_CAP_COUNT",
#define	MCG_CAP_CTL_P		0x00000100
	[MCG_CAP_CTL_P]	"MCG_CAP_CTL_P",
#define	MCG_CAP_EXT_P		0x00000200
	[MCG_CAP_EXT_P]	"MCG_CAP_EXT_P",
#define	MCG_CAP_CMCI_P		0x00000400
	[MCG_CAP_CMCI_P]	"MCG_CAP_CMCI_P",
#define	MCG_CAP_TES_P		0x00000800
	[MCG_CAP_TES_P]	"MCG_CAP_TES_P",
#define	MCG_CAP_EXT_CNT		0x00ff0000
	[MCG_CAP_EXT_CNT]	"MCG_CAP_EXT_CNT",
#define	MCG_CAP_SER_P		0x01000000
	[MCG_CAP_SER_P]	"MCG_CAP_SER_P",
#define	MCG_STATUS_RIPV		0x00000001
	[MCG_STATUS_RIPV]	"MCG_STATUS_RIPV",
#define	MCG_STATUS_EIPV		0x00000002
	[MCG_STATUS_EIPV]	"MCG_STATUS_EIPV",
#define	MCG_STATUS_MCIP		0x00000004
	[MCG_STATUS_MCIP]	"MCG_STATUS_MCIP",
#define	MCG_CTL_ENABLE		0xffffffffffffffff
	[MCG_CTL_ENABLE]	"MCG_CTL_ENABLE",
#define	MCG_CTL_DISABLE		0x0000000000000000
	[MCG_CTL_DISABLE]	"MCG_CTL_DISABLE",
#define	MC_STATUS_MCA_ERROR	0x000000000000ffff
	[MC_STATUS_MCA_ERROR]	"MC_STATUS_MCA_ERROR",
#define	MC_STATUS_MODEL_ERROR	0x00000000ffff0000
	[MC_STATUS_MODEL_ERROR]	"MC_STATUS_MODEL_ERROR",
#define	MC_STATUS_OTHER_INFO	0x01ffffff00000000
	[MC_STATUS_OTHER_INFO]	"MC_STATUS_OTHER_INFO",
#define	MC_STATUS_COR_COUNT	0x001fffc000000000	/* If MCG_CAP_CMCI_P */
	[MC_STATUS_COR_COUNT]	"MC_STATUS_COR_COUNT",
#define	MC_STATUS_TES_STATUS	0x0060000000000000	/* If MCG_CAP_TES_P */
	[MC_STATUS_TES_STATUS]	"MC_STATUS_TES_STATUS",
#define	MC_STATUS_AR		0x0080000000000000	/* If MCG_CAP_TES_P */
	[MC_STATUS_AR]	"MC_STATUS_AR",
#define	MC_STATUS_S		0x0100000000000000	/* If MCG_CAP_TES_P */
	[MC_STATUS_S]	"MC_STATUS_S",
#define	MC_STATUS_PCC		0x0200000000000000
	[MC_STATUS_PCC]	"MC_STATUS_PCC",
#define	MC_STATUS_ADDRV		0x0400000000000000
	[MC_STATUS_ADDRV]	"MC_STATUS_ADDRV",
#define	MC_STATUS_MISCV		0x0800000000000000
	[MC_STATUS_MISCV]	"MC_STATUS_MISCV",
#define	MC_STATUS_EN		0x1000000000000000
	[MC_STATUS_EN]	"MC_STATUS_EN",
#define	MC_STATUS_UC		0x2000000000000000
	[MC_STATUS_UC]	"MC_STATUS_UC",
#define	MC_STATUS_OVER		0x4000000000000000
	[MC_STATUS_OVER]	"MC_STATUS_OVER",
#define	MC_STATUS_VAL		0x8000000000000000
	[MC_STATUS_VAL]	"MC_STATUS_VAL",
#define	MC_MISC_RA_LSB		0x000000000000003f	/* If MCG_CAP_SER_P */
	[MC_MISC_RA_LSB]	"MC_MISC_RA_LSB",
#define	MC_MISC_ADDRESS_MODE	0x00000000000001c0	/* If MCG_CAP_SER_P */
	[MC_MISC_ADDRESS_MODE]	"MC_MISC_ADDRESS_MODE",
#define	MC_CTL2_THRESHOLD	0x0000000000007fff
	[MC_CTL2_THRESHOLD]	"MC_CTL2_THRESHOLD",
#define	MC_CTL2_CMCI_EN		0x0000000040000000
	[MC_CTL2_CMCI_EN]	"MC_CTL2_CMCI_EN",
#define	NCR1	0xc4
	[NCR1]	"NCR1",
#define	NCR2	0xc7
	[NCR2]	"NCR2",
#define	NCR3	0xca
	[NCR3]	"NCR3",
#define	NCR4	0xcd
	[NCR4]	"NCR4",
#define	NCR_SIZE_0K	0
	[NCR_SIZE_0K]	"NCR_SIZE_0K",
#define	NCR_SIZE_4K	1
	[NCR_SIZE_4K]	"NCR_SIZE_4K",
#define	NCR_SIZE_8K	2
	[NCR_SIZE_8K]	"NCR_SIZE_8K",
#define	NCR_SIZE_16K	3
	[NCR_SIZE_16K]	"NCR_SIZE_16K",
#define	NCR_SIZE_32K	4
	[NCR_SIZE_32K]	"NCR_SIZE_32K",
#define	NCR_SIZE_64K	5
	[NCR_SIZE_64K]	"NCR_SIZE_64K",
#define	NCR_SIZE_128K	6
	[NCR_SIZE_128K]	"NCR_SIZE_128K",
#define	NCR_SIZE_256K	7
	[NCR_SIZE_256K]	"NCR_SIZE_256K",
#define	NCR_SIZE_512K	8
	[NCR_SIZE_512K]	"NCR_SIZE_512K",
#define	NCR_SIZE_1M	9
	[NCR_SIZE_1M]	"NCR_SIZE_1M",
#define	NCR_SIZE_2M	10
	[NCR_SIZE_2M]	"NCR_SIZE_2M",
#define	NCR_SIZE_4M	11
	[NCR_SIZE_4M]	"NCR_SIZE_4M",
#define	NCR_SIZE_8M	12
	[NCR_SIZE_8M]	"NCR_SIZE_8M",
#define	NCR_SIZE_16M	13
	[NCR_SIZE_16M]	"NCR_SIZE_16M",
#define	NCR_SIZE_32M	14
	[NCR_SIZE_32M]	"NCR_SIZE_32M",
#define	NCR_SIZE_4G	15
	[NCR_SIZE_4G]	"NCR_SIZE_4G",
#define	ARR0	0xc4
	[ARR0]	"ARR0",
#define	ARR1	0xc7
	[ARR1]	"ARR1",
#define	ARR2	0xca
	[ARR2]	"ARR2",
#define	ARR3	0xcd
	[ARR3]	"ARR3",
#define	ARR4	0xd0
	[ARR4]	"ARR4",
#define	ARR5	0xd3
	[ARR5]	"ARR5",
#define	ARR6	0xd6
	[ARR6]	"ARR6",
#define	ARR7	0xd9
	[ARR7]	"ARR7",
#define	ARR_SIZE_0K		0
	[ARR_SIZE_0K]	"ARR_SIZE_0K",
#define	ARR_SIZE_4K		1
	[ARR_SIZE_4K]	"ARR_SIZE_4K",
#define	ARR_SIZE_8K		2
	[ARR_SIZE_8K]	"ARR_SIZE_8K",
#define	ARR_SIZE_16K	3
	[ARR_SIZE_16K]	"ARR_SIZE_16K",
#define	ARR_SIZE_32K	4
	[ARR_SIZE_32K]	"ARR_SIZE_32K",
#define	ARR_SIZE_64K	5
	[ARR_SIZE_64K]	"ARR_SIZE_64K",
#define	ARR_SIZE_128K	6
	[ARR_SIZE_128K]	"ARR_SIZE_128K",
#define	ARR_SIZE_256K	7
	[ARR_SIZE_256K]	"ARR_SIZE_256K",
#define	ARR_SIZE_512K	8
	[ARR_SIZE_512K]	"ARR_SIZE_512K",
#define	ARR_SIZE_1M		9
	[ARR_SIZE_1M]	"ARR_SIZE_1M",
#define	ARR_SIZE_2M		10
	[ARR_SIZE_2M]	"ARR_SIZE_2M",
#define	ARR_SIZE_4M		11
	[ARR_SIZE_4M]	"ARR_SIZE_4M",
#define	ARR_SIZE_8M		12
	[ARR_SIZE_8M]	"ARR_SIZE_8M",
#define	ARR_SIZE_16M	13
	[ARR_SIZE_16M]	"ARR_SIZE_16M",
#define	ARR_SIZE_32M	14
	[ARR_SIZE_32M]	"ARR_SIZE_32M",
#define	ARR_SIZE_4G		15
	[ARR_SIZE_4G]	"ARR_SIZE_4G",
#define	RCR0	0xdc
	[RCR0]	"RCR0",
#define	RCR1	0xdd
	[RCR1]	"RCR1",
#define	RCR2	0xde
	[RCR2]	"RCR2",
#define	RCR3	0xdf
	[RCR3]	"RCR3",
#define	RCR4	0xe0
	[RCR4]	"RCR4",
#define	RCR5	0xe1
	[RCR5]	"RCR5",
#define	RCR6	0xe2
	[RCR6]	"RCR6",
#define	RCR7	0xe3
	[RCR7]	"RCR7",
#define	RCR_RCD	0x01	/* Disables caching for ARRx (x = 0-6). */
	[RCR_RCD]	"RCR_RCD",
#define	RCR_RCE	0x01	/* Enables caching for ARR7. */
	[RCR_RCE]	"RCR_RCE",
#define	RCR_WWO	0x02	/* Weak write ordering. */
	[RCR_WWO]	"RCR_WWO",
#define	RCR_WL	0x04	/* Weak locking. */
	[RCR_WL]	"RCR_WL",
#define	RCR_WG	0x08	/* Write gathering. */
	[RCR_WG]	"RCR_WG",
#define	RCR_WT	0x10	/* Write-through. */
	[RCR_WT]	"RCR_WT",
#define	RCR_NLB	0x20	/* LBA# pin is not asserted. */
	[RCR_NLB]	"RCR_NLB",
#define	AMD_WT_ALLOC_TME	0x40000	/* top-of-memory enable */
	[AMD_WT_ALLOC_TME]	"AMD_WT_ALLOC_TME",
#define	AMD_WT_ALLOC_PRE	0x20000	/* programmable range enable */
	[AMD_WT_ALLOC_PRE]	"AMD_WT_ALLOC_PRE",
#define	AMD_WT_ALLOC_FRE	0x10000	/* fixed (A0000-FFFFF) range enable */
	[AMD_WT_ALLOC_FRE]	"AMD_WT_ALLOC_FRE",
#define	MSR_EFER	0xc0000080	/* extended features */
	[MSR_EFER]	"MSR_EFER",
#define	MSR_STAR	0xc0000081	/* legacy mode SYSCALL target/cs/ss */
	[MSR_STAR]	"MSR_STAR",
#define	MSR_LSTAR	0xc0000082	/* long mode SYSCALL target rip */
	[MSR_LSTAR]	"MSR_LSTAR",
#define	MSR_CSTAR	0xc0000083	/* compat mode SYSCALL target rip */
	[MSR_CSTAR]	"MSR_CSTAR",
#define	MSR_SF_MASK	0xc0000084	/* syscall flags mask */
	[MSR_SF_MASK]	"MSR_SF_MASK",
#define	MSR_FSBASE	0xc0000100	/* base address of the %fs "segment" */
	[MSR_FSBASE]	"MSR_FSBASE",
#define	MSR_GSBASE	0xc0000101	/* base address of the %gs "segment" */
	[MSR_GSBASE]	"MSR_GSBASE",
#define	MSR_KGSBASE	0xc0000102	/* base address of the kernel %gs */
	[MSR_KGSBASE]	"MSR_KGSBASE",
#define	MSR_PERFEVSEL0	0xc0010000
	[MSR_PERFEVSEL0]	"MSR_PERFEVSEL0",
#define	MSR_PERFEVSEL1	0xc0010001
	[MSR_PERFEVSEL1]	"MSR_PERFEVSEL1",
#define	MSR_PERFEVSEL2	0xc0010002
	[MSR_PERFEVSEL2]	"MSR_PERFEVSEL2",
#define	MSR_PERFEVSEL3	0xc0010003
	[MSR_PERFEVSEL3]	"MSR_PERFEVSEL3",
#define	MSR_K7_PERFCTR0	0xc0010004
	[MSR_K7_PERFCTR0]	"MSR_K7_PERFCTR0",
#define	MSR_K7_PERFCTR1	0xc0010005
	[MSR_K7_PERFCTR1]	"MSR_K7_PERFCTR1",
#define	MSR_K7_PERFCTR2	0xc0010006
	[MSR_K7_PERFCTR2]	"MSR_K7_PERFCTR2",
#define	MSR_K7_PERFCTR3	0xc0010007
	[MSR_K7_PERFCTR3]	"MSR_K7_PERFCTR3",
#define	MSR_SYSCFG	0xc0010010
	[MSR_SYSCFG]	"MSR_SYSCFG",
#define	MSR_HWCR	0xc0010015
	[MSR_HWCR]	"MSR_HWCR",
#define	MSR_IORRBASE0	0xc0010016
	[MSR_IORRBASE0]	"MSR_IORRBASE0",
#define	MSR_IORRMASK0	0xc0010017
	[MSR_IORRMASK0]	"MSR_IORRMASK0",
#define	MSR_IORRBASE1	0xc0010018
	[MSR_IORRBASE1]	"MSR_IORRBASE1",
#define	MSR_IORRMASK1	0xc0010019
	[MSR_IORRMASK1]	"MSR_IORRMASK1",
#define	MSR_TOP_MEM	0xc001001a	/* boundary for ram below 4G */
	[MSR_TOP_MEM]	"MSR_TOP_MEM",
#define	MSR_TOP_MEM2	0xc001001d	/* boundary for ram above 4G */
	[MSR_TOP_MEM2]	"MSR_TOP_MEM2",
#define	MSR_NB_CFG1	0xc001001f	/* NB configuration 1 */
	[MSR_NB_CFG1]	"MSR_NB_CFG1",
#define	MSR_P_STATE_LIMIT 0xc0010061	/* P-state Current Limit Register */
	[MSR_P_STATE_LIMIT]	"MSR_P_STATE_LIMIT",
#define	MSR_P_STATE_CONTROL 0xc0010062	/* P-state Control Register */
	[MSR_P_STATE_CONTROL]	"MSR_P_STATE_CONTROL",
#define	MSR_P_STATE_STATUS 0xc0010063	/* P-state Status Register */
	[MSR_P_STATE_STATUS]	"MSR_P_STATE_STATUS",
#define	MSR_SMM_ADDR	0xc0010112	/* SMM TSEG base address */
	[MSR_SMM_ADDR]	"MSR_SMM_ADDR",
#define	MSR_SMM_MASK	0xc0010113	/* SMM TSEG address mask */
	[MSR_SMM_MASK]	"MSR_SMM_MASK",
#define	MSR_IC_CFG	0xc0011021	/* Instruction Cache Configuration */
	[MSR_IC_CFG]	"MSR_IC_CFG",
#define	MSR_K8_UCODE_UPDATE	0xc0010020	/* update microcode */
	[MSR_K8_UCODE_UPDATE]	"MSR_K8_UCODE_UPDATE",
#define	MSR_MC0_CTL_MASK	0xc0010044
	[MSR_MC0_CTL_MASK]	"MSR_MC0_CTL_MASK",
#define	MSR_VM_CR		0xc0010114 /* SVM: feature control */
	[MSR_VM_CR]	"MSR_VM_CR",
#define	MSR_VM_HSAVE_PA		0xc0010117 /* SVM: host save area address */
	[MSR_VM_HSAVE_PA]	"MSR_VM_HSAVE_PA",
#define	VM_CR_SVMDIS		0x10	/* SVM: disabled by BIOS */
	[VM_CR_SVMDIS]	"VM_CR_SVMDIS",
#define	VIA_HAS_RNG		1	/* cpu has RNG */
	[VIA_HAS_RNG]	"VIA_HAS_RNG",
#define	VIA_HAS_AES		1	/* cpu has AES */
	[VIA_HAS_AES]	"VIA_HAS_AES",
#define	VIA_HAS_SHA		2	/* cpu has SHA1 & SHA256 */
	[VIA_HAS_SHA]	"VIA_HAS_SHA",
#define	VIA_HAS_MM		4	/* cpu has RSA instructions */
	[VIA_HAS_MM]	"VIA_HAS_MM",
#define	VIA_HAS_AESCTR		8	/* cpu has AES-CTR instructions */
	[VIA_HAS_AESCTR]	"VIA_HAS_AESCTR",
#define	VIA_CPUID_HAS_RNG	0x000004
	[VIA_CPUID_HAS_RNG]	"VIA_CPUID_HAS_RNG",
#define	VIA_CPUID_DO_RNG	0x000008
	[VIA_CPUID_DO_RNG]	"VIA_CPUID_DO_RNG",
#define	VIA_CPUID_HAS_ACE	0x000040
	[VIA_CPUID_HAS_ACE]	"VIA_CPUID_HAS_ACE",
#define	VIA_CPUID_DO_ACE	0x000080
	[VIA_CPUID_DO_ACE]	"VIA_CPUID_DO_ACE",
#define	VIA_CPUID_HAS_ACE2	0x000100
	[VIA_CPUID_HAS_ACE2]	"VIA_CPUID_HAS_ACE2",
#define	VIA_CPUID_DO_ACE2	0x000200
	[VIA_CPUID_DO_ACE2]	"VIA_CPUID_DO_ACE2",
#define	VIA_CPUID_HAS_PHE	0x000400
	[VIA_CPUID_HAS_PHE]	"VIA_CPUID_HAS_PHE",
#define	VIA_CPUID_DO_PHE	0x000800
	[VIA_CPUID_DO_PHE]	"VIA_CPUID_DO_PHE",
#define	VIA_CPUID_HAS_PMM	0x001000
	[VIA_CPUID_HAS_PMM]	"VIA_CPUID_HAS_PMM",
#define	VIA_CPUID_DO_PMM	0x002000
	[VIA_CPUID_DO_PMM]	"VIA_CPUID_DO_PMM",
#define	VIA_CRYPT_CWLO_ROUND_M		0x0000000f
	[VIA_CRYPT_CWLO_ROUND_M]	"VIA_CRYPT_CWLO_ROUND_M",
#define	VIA_CRYPT_CWLO_ALG_M		0x00000070
	[VIA_CRYPT_CWLO_ALG_M]	"VIA_CRYPT_CWLO_ALG_M",
#define	VIA_CRYPT_CWLO_ALG_AES		0x00000000
	[VIA_CRYPT_CWLO_ALG_AES]	"VIA_CRYPT_CWLO_ALG_AES",
#define	VIA_CRYPT_CWLO_KEYGEN_M		0x00000080
	[VIA_CRYPT_CWLO_KEYGEN_M]	"VIA_CRYPT_CWLO_KEYGEN_M",
#define	VIA_CRYPT_CWLO_KEYGEN_HW	0x00000000
	[VIA_CRYPT_CWLO_KEYGEN_HW]	"VIA_CRYPT_CWLO_KEYGEN_HW",
#define	VIA_CRYPT_CWLO_KEYGEN_SW	0x00000080
	[VIA_CRYPT_CWLO_KEYGEN_SW]	"VIA_CRYPT_CWLO_KEYGEN_SW",
#define	VIA_CRYPT_CWLO_NORMAL		0x00000000
	[VIA_CRYPT_CWLO_NORMAL]	"VIA_CRYPT_CWLO_NORMAL",
#define	VIA_CRYPT_CWLO_INTERMEDIATE	0x00000100
	[VIA_CRYPT_CWLO_INTERMEDIATE]	"VIA_CRYPT_CWLO_INTERMEDIATE",
#define	VIA_CRYPT_CWLO_ENCRYPT		0x00000000
	[VIA_CRYPT_CWLO_ENCRYPT]	"VIA_CRYPT_CWLO_ENCRYPT",
#define	VIA_CRYPT_CWLO_DECRYPT		0x00000200
	[VIA_CRYPT_CWLO_DECRYPT]	"VIA_CRYPT_CWLO_DECRYPT",
#define	VIA_CRYPT_CWLO_KEY128		0x0000000a	/* 128bit, 10 rds */
	[VIA_CRYPT_CWLO_KEY128]	"VIA_CRYPT_CWLO_KEY128",
#define	VIA_CRYPT_CWLO_KEY192		0x0000040c	/* 192bit, 12 rds */
	[VIA_CRYPT_CWLO_KEY192]	"VIA_CRYPT_CWLO_KEY192",
#define	VIA_CRYPT_CWLO_KEY256		0x0000080e	/* 256bit, 15 rds */
	[VIA_CRYPT_CWLO_KEY256]	"VIA_CRYPT_CWLO_KEY256",
};
// kern/arch/x86/msr-index.h
char *aregs[]	= {
#define	MSR_EFER		0xc0000080	/* extended feature register */
	[MSR_EFER]	"MSR_EFER",
#define	MSR_STAR		0xc0000081	/* legacy mode SYSCALL target */
	[MSR_STAR]	"MSR_STAR",
#define	MSR_LSTAR		0xc0000082	/* long mode SYSCALL target */
	[MSR_LSTAR]	"MSR_LSTAR",
#define	MSR_CSTAR		0xc0000083	/* compat mode SYSCALL target */
	[MSR_CSTAR]	"MSR_CSTAR",
#define	MSR_SYSCALL_MASK	0xc0000084	/* EFLAGS mask for syscall */
	[MSR_SYSCALL_MASK]	"MSR_SYSCALL_MASK",
#define	MSR_FS_BASE		0xc0000100	/* 64bit FS base */
	[MSR_FS_BASE]	"MSR_FS_BASE",
#define	MSR_GS_BASE		0xc0000101	/* 64bit GS base */
	[MSR_GS_BASE]	"MSR_GS_BASE",
#define	MSR_KERNEL_GS_BASE	0xc0000102	/* SwapGS GS shadow */
	[MSR_KERNEL_GS_BASE]	"MSR_KERNEL_GS_BASE",
#define	MSR_TSC_AUX		0xc0000103	/* Auxiliary TSC */
	[MSR_TSC_AUX]	"MSR_TSC_AUX",
#define	_EFER_SCE		0	/* SYSCALL/SYSRET */
	[_EFER_SCE]	"_EFER_SCE",
#define	_EFER_LME		8	/* Long mode enable */
	[_EFER_LME]	"_EFER_LME",
#define	_EFER_LMA		10	/* Long mode active (read-only) */
	[_EFER_LMA]	"_EFER_LMA",
#define	_EFER_NX		11	/* No execute enable */
	[_EFER_NX]	"_EFER_NX",
#define	_EFER_SVME		12	/* Enable virtualization */
	[_EFER_SVME]	"_EFER_SVME",
#define	_EFER_LMSLE		13	/* Long Mode Segment Limit Enable */
	[_EFER_LMSLE]	"_EFER_LMSLE",
#define	_EFER_FFXSR		14	/* Enable Fast FXSAVE/FXRSTOR */
	[_EFER_FFXSR]	"_EFER_FFXSR",
#define	EFER_SCE		(1<<_EFER_SCE)
	[EFER_SCE]	"EFER_SCE",
#define	EFER_LME		(1<<_EFER_LME)
	[EFER_LME]	"EFER_LME",
	//#define	EFER_LMA		(1<<_EFER_LMA)
	//[EFER_LMA]	"EFER_LMA",
#define	EFER_NX			(1<<_EFER_NX)
	[EFER_NX]	"EFER_NX",
#define	EFER_SVME		(1<<_EFER_SVME)
	[EFER_SVME]	"EFER_SVME",
#define	EFER_LMSLE		(1<<_EFER_LMSLE)
	[EFER_LMSLE]	"EFER_LMSLE",
#define	EFER_FFXSR		(1<<_EFER_FFXSR)
	[EFER_FFXSR]	"EFER_FFXSR",
#define	MSR_IA32_PERFCTR0		0x000000c1
	[MSR_IA32_PERFCTR0]	"MSR_IA32_PERFCTR0",
#define	MSR_IA32_PERFCTR1		0x000000c2
	[MSR_IA32_PERFCTR1]	"MSR_IA32_PERFCTR1",
#define	MSR_FSB_FREQ			0x000000cd
	[MSR_FSB_FREQ]	"MSR_FSB_FREQ",
#define	MSR_NHM_PLATFORM_INFO		0x000000ce
	[MSR_NHM_PLATFORM_INFO]	"MSR_NHM_PLATFORM_INFO",
#define	MSR_NHM_SNB_PKG_CST_CFG_CTL	0x000000e2
	[MSR_NHM_SNB_PKG_CST_CFG_CTL]	"MSR_NHM_SNB_PKG_CST_CFG_CTL",
#define	NHM_C3_AUTO_DEMOTE		(1UL << 25)
	[NHM_C3_AUTO_DEMOTE]	"NHM_C3_AUTO_DEMOTE",
#define	NHM_C1_AUTO_DEMOTE		(1UL << 26)
	[NHM_C1_AUTO_DEMOTE]	"NHM_C1_AUTO_DEMOTE",
#define	ATM_LNC_C6_AUTO_DEMOTE		(1UL << 25)
	[ATM_LNC_C6_AUTO_DEMOTE]	"ATM_LNC_C6_AUTO_DEMOTE",
#define	SNB_C1_AUTO_UNDEMOTE		(1UL << 27)
	[SNB_C1_AUTO_UNDEMOTE]	"SNB_C1_AUTO_UNDEMOTE",
#define	SNB_C3_AUTO_UNDEMOTE		(1UL << 28)
	[SNB_C3_AUTO_UNDEMOTE]	"SNB_C3_AUTO_UNDEMOTE",
#define	MSR_MTRRcap			0x000000fe
	[MSR_MTRRcap]	"MSR_MTRRcap",
#define	MSR_IA32_BBL_CR_CTL		0x00000119
	[MSR_IA32_BBL_CR_CTL]	"MSR_IA32_BBL_CR_CTL",
#define	MSR_IA32_BBL_CR_CTL3		0x0000011e
	[MSR_IA32_BBL_CR_CTL3]	"MSR_IA32_BBL_CR_CTL3",
#define	MSR_IA32_SYSENTER_CS		0x00000174
	[MSR_IA32_SYSENTER_CS]	"MSR_IA32_SYSENTER_CS",
#define	MSR_IA32_SYSENTER_ESP		0x00000175
	[MSR_IA32_SYSENTER_ESP]	"MSR_IA32_SYSENTER_ESP",
#define	MSR_IA32_SYSENTER_EIP		0x00000176
	[MSR_IA32_SYSENTER_EIP]	"MSR_IA32_SYSENTER_EIP",
#define	MSR_IA32_MCG_CAP		0x00000179
	[MSR_IA32_MCG_CAP]	"MSR_IA32_MCG_CAP",
#define	MSR_IA32_MCG_STATUS		0x0000017a
	[MSR_IA32_MCG_STATUS]	"MSR_IA32_MCG_STATUS",
#define	MSR_IA32_MCG_CTL		0x0000017b
	[MSR_IA32_MCG_CTL]	"MSR_IA32_MCG_CTL",
#define	MSR_OFFCORE_RSP_0		0x000001a6
	[MSR_OFFCORE_RSP_0]	"MSR_OFFCORE_RSP_0",
#define	MSR_OFFCORE_RSP_1		0x000001a7
	[MSR_OFFCORE_RSP_1]	"MSR_OFFCORE_RSP_1",
#define	MSR_NHM_TURBO_RATIO_LIMIT	0x000001ad
	[MSR_NHM_TURBO_RATIO_LIMIT]	"MSR_NHM_TURBO_RATIO_LIMIT",
#define	MSR_IVT_TURBO_RATIO_LIMIT	0x000001ae
	[MSR_IVT_TURBO_RATIO_LIMIT]	"MSR_IVT_TURBO_RATIO_LIMIT",
#define	MSR_LBR_SELECT			0x000001c8
	[MSR_LBR_SELECT]	"MSR_LBR_SELECT",
#define	MSR_LBR_TOS			0x000001c9
	[MSR_LBR_TOS]	"MSR_LBR_TOS",
#define	MSR_LBR_NHM_FROM		0x00000680
	[MSR_LBR_NHM_FROM]	"MSR_LBR_NHM_FROM",
#define	MSR_LBR_NHM_TO			0x000006c0
	[MSR_LBR_NHM_TO]	"MSR_LBR_NHM_TO",
#define	MSR_LBR_CORE_FROM		0x00000040
	[MSR_LBR_CORE_FROM]	"MSR_LBR_CORE_FROM",
#define	MSR_LBR_CORE_TO			0x00000060
	[MSR_LBR_CORE_TO]	"MSR_LBR_CORE_TO",
#define	MSR_IA32_PEBS_ENABLE		0x000003f1
	[MSR_IA32_PEBS_ENABLE]	"MSR_IA32_PEBS_ENABLE",
#define	MSR_IA32_DS_AREA		0x00000600
	[MSR_IA32_DS_AREA]	"MSR_IA32_DS_AREA",
#define	MSR_IA32_PERF_CAPABILITIES	0x00000345
	[MSR_IA32_PERF_CAPABILITIES]	"MSR_IA32_PERF_CAPABILITIES",
#define	MSR_MTRRfix64K_00000		0x00000250
	[MSR_MTRRfix64K_00000]	"MSR_MTRRfix64K_00000",
#define	MSR_MTRRfix16K_80000		0x00000258
	[MSR_MTRRfix16K_80000]	"MSR_MTRRfix16K_80000",
#define	MSR_MTRRfix16K_A0000		0x00000259
	[MSR_MTRRfix16K_A0000]	"MSR_MTRRfix16K_A0000",
#define	MSR_MTRRfix4K_C0000		0x00000268
	[MSR_MTRRfix4K_C0000]	"MSR_MTRRfix4K_C0000",
#define	MSR_MTRRfix4K_C8000		0x00000269
	[MSR_MTRRfix4K_C8000]	"MSR_MTRRfix4K_C8000",
#define	MSR_MTRRfix4K_D0000		0x0000026a
	[MSR_MTRRfix4K_D0000]	"MSR_MTRRfix4K_D0000",
#define	MSR_MTRRfix4K_D8000		0x0000026b
	[MSR_MTRRfix4K_D8000]	"MSR_MTRRfix4K_D8000",
#define	MSR_MTRRfix4K_E0000		0x0000026c
	[MSR_MTRRfix4K_E0000]	"MSR_MTRRfix4K_E0000",
#define	MSR_MTRRfix4K_E8000		0x0000026d
	[MSR_MTRRfix4K_E8000]	"MSR_MTRRfix4K_E8000",
#define	MSR_MTRRfix4K_F0000		0x0000026e
	[MSR_MTRRfix4K_F0000]	"MSR_MTRRfix4K_F0000",
#define	MSR_MTRRfix4K_F8000		0x0000026f
	[MSR_MTRRfix4K_F8000]	"MSR_MTRRfix4K_F8000",
	//#define	MSR_MTRRdefType			0x000002ff
	//[MSR_MTRRdefType]	"MSR_MTRRdefType",
#define	MSR_IA32_CR_PAT			0x00000277
	[MSR_IA32_CR_PAT]	"MSR_IA32_CR_PAT",
#define	MSR_IA32_DEBUGCTLMSR		0x000001d9
	[MSR_IA32_DEBUGCTLMSR]	"MSR_IA32_DEBUGCTLMSR",
#define	MSR_IA32_LASTBRANCHFROMIP	0x000001db
	[MSR_IA32_LASTBRANCHFROMIP]	"MSR_IA32_LASTBRANCHFROMIP",
#define	MSR_IA32_LASTBRANCHTOIP		0x000001dc
	[MSR_IA32_LASTBRANCHTOIP]	"MSR_IA32_LASTBRANCHTOIP",
#define	MSR_IA32_LASTINTFROMIP		0x000001dd
	[MSR_IA32_LASTINTFROMIP]	"MSR_IA32_LASTINTFROMIP",
#define	MSR_IA32_LASTINTTOIP		0x000001de
	[MSR_IA32_LASTINTTOIP]	"MSR_IA32_LASTINTTOIP",
#define	DEBUGCTLMSR_LBR			(1UL <<  0)	/* last branch recording */
	[DEBUGCTLMSR_LBR]	"DEBUGCTLMSR_LBR",
#define	DEBUGCTLMSR_BTF			(1UL <<  1)	/* single-step on branches */
	[DEBUGCTLMSR_BTF]	"DEBUGCTLMSR_BTF",
#define	DEBUGCTLMSR_TR			(1UL <<  6)
	[DEBUGCTLMSR_TR]	"DEBUGCTLMSR_TR",
#define	DEBUGCTLMSR_BTS			(1UL <<  7)
	[DEBUGCTLMSR_BTS]	"DEBUGCTLMSR_BTS",
#define	DEBUGCTLMSR_BTINT		(1UL <<  8)
	[DEBUGCTLMSR_BTINT]	"DEBUGCTLMSR_BTINT",
#define	DEBUGCTLMSR_BTS_OFF_OS		(1UL <<  9)
	[DEBUGCTLMSR_BTS_OFF_OS]	"DEBUGCTLMSR_BTS_OFF_OS",
#define	DEBUGCTLMSR_BTS_OFF_USR		(1UL << 10)
	[DEBUGCTLMSR_BTS_OFF_USR]	"DEBUGCTLMSR_BTS_OFF_USR",
#define	DEBUGCTLMSR_FREEZE_LBRS_ON_PMI	(1UL << 11)
	[DEBUGCTLMSR_FREEZE_LBRS_ON_PMI]	"DEBUGCTLMSR_FREEZE_LBRS_ON_PMI",
#define	MSR_IA32_MC0_CTL		0x00000400
	[MSR_IA32_MC0_CTL]	"MSR_IA32_MC0_CTL",
#define	MSR_IA32_MC0_STATUS		0x00000401
	[MSR_IA32_MC0_STATUS]	"MSR_IA32_MC0_STATUS",
#define	MSR_IA32_MC0_ADDR		0x00000402
	[MSR_IA32_MC0_ADDR]	"MSR_IA32_MC0_ADDR",
#define	MSR_IA32_MC0_MISC		0x00000403
	[MSR_IA32_MC0_MISC]	"MSR_IA32_MC0_MISC",
#define	MSR_PKG_C3_RESIDENCY		0x000003f8
	[MSR_PKG_C3_RESIDENCY]	"MSR_PKG_C3_RESIDENCY",
#define	MSR_PKG_C6_RESIDENCY		0x000003f9
	[MSR_PKG_C6_RESIDENCY]	"MSR_PKG_C6_RESIDENCY",
#define	MSR_PKG_C7_RESIDENCY		0x000003fa
	[MSR_PKG_C7_RESIDENCY]	"MSR_PKG_C7_RESIDENCY",
#define	MSR_CORE_C3_RESIDENCY		0x000003fc
	[MSR_CORE_C3_RESIDENCY]	"MSR_CORE_C3_RESIDENCY",
#define	MSR_CORE_C6_RESIDENCY		0x000003fd
	[MSR_CORE_C6_RESIDENCY]	"MSR_CORE_C6_RESIDENCY",
#define	MSR_CORE_C7_RESIDENCY		0x000003fe
	[MSR_CORE_C7_RESIDENCY]	"MSR_CORE_C7_RESIDENCY",
#define	MSR_PKG_C2_RESIDENCY		0x0000060d
	[MSR_PKG_C2_RESIDENCY]	"MSR_PKG_C2_RESIDENCY",
#define	MSR_PKG_C8_RESIDENCY		0x00000630	/* HSW-ULT only */
	[MSR_PKG_C8_RESIDENCY]	"MSR_PKG_C8_RESIDENCY",
#define	MSR_PKG_C9_RESIDENCY		0x00000631	/* HSW-ULT only */
	[MSR_PKG_C9_RESIDENCY]	"MSR_PKG_C9_RESIDENCY",
#define	MSR_PKG_C10_RESIDENCY		0x00000632	/* HSW-ULT only */
	[MSR_PKG_C10_RESIDENCY]	"MSR_PKG_C10_RESIDENCY",
#define	MSR_RAPL_POWER_UNIT		0x00000606
	[MSR_RAPL_POWER_UNIT]	"MSR_RAPL_POWER_UNIT",
#define	MSR_PKG_POWER_LIMIT		0x00000610
	[MSR_PKG_POWER_LIMIT]	"MSR_PKG_POWER_LIMIT",
#define	MSR_PKG_ENERGY_STATUS		0x00000611
	[MSR_PKG_ENERGY_STATUS]	"MSR_PKG_ENERGY_STATUS",
#define	MSR_PKG_PERF_STATUS		0x00000613
	[MSR_PKG_PERF_STATUS]	"MSR_PKG_PERF_STATUS",
#define	MSR_PKG_POWER_INFO		0x00000614
	[MSR_PKG_POWER_INFO]	"MSR_PKG_POWER_INFO",
#define	MSR_DRAM_POWER_LIMIT		0x00000618
	[MSR_DRAM_POWER_LIMIT]	"MSR_DRAM_POWER_LIMIT",
#define	MSR_DRAM_ENERGY_STATUS		0x00000619
	[MSR_DRAM_ENERGY_STATUS]	"MSR_DRAM_ENERGY_STATUS",
#define	MSR_DRAM_PERF_STATUS		0x0000061b
	[MSR_DRAM_PERF_STATUS]	"MSR_DRAM_PERF_STATUS",
#define	MSR_DRAM_POWER_INFO		0x0000061c
	[MSR_DRAM_POWER_INFO]	"MSR_DRAM_POWER_INFO",
#define	MSR_PP0_POWER_LIMIT		0x00000638
	[MSR_PP0_POWER_LIMIT]	"MSR_PP0_POWER_LIMIT",
#define	MSR_PP0_ENERGY_STATUS		0x00000639
	[MSR_PP0_ENERGY_STATUS]	"MSR_PP0_ENERGY_STATUS",
#define	MSR_PP0_POLICY			0x0000063a
	[MSR_PP0_POLICY]	"MSR_PP0_POLICY",
#define	MSR_PP0_PERF_STATUS		0x0000063b
	[MSR_PP0_PERF_STATUS]	"MSR_PP0_PERF_STATUS",
#define	MSR_PP1_POWER_LIMIT		0x00000640
	[MSR_PP1_POWER_LIMIT]	"MSR_PP1_POWER_LIMIT",
#define	MSR_PP1_ENERGY_STATUS		0x00000641
	[MSR_PP1_ENERGY_STATUS]	"MSR_PP1_ENERGY_STATUS",
#define	MSR_PP1_POLICY			0x00000642
	[MSR_PP1_POLICY]	"MSR_PP1_POLICY",
#define	MSR_AMD64_MC0_MASK		0xc0010044
	[MSR_AMD64_MC0_MASK]	"MSR_AMD64_MC0_MASK",
#define	MSR_IA32_MC0_CTL2		0x00000280
	[MSR_IA32_MC0_CTL2]	"MSR_IA32_MC0_CTL2",
#define	MSR_P6_PERFCTR0			0x000000c1
	[MSR_P6_PERFCTR0]	"MSR_P6_PERFCTR0",
#define	MSR_P6_PERFCTR1			0x000000c2
	[MSR_P6_PERFCTR1]	"MSR_P6_PERFCTR1",
#define	MSR_P6_EVNTSEL0			0x00000186
	[MSR_P6_EVNTSEL0]	"MSR_P6_EVNTSEL0",
#define	MSR_P6_EVNTSEL1			0x00000187
	[MSR_P6_EVNTSEL1]	"MSR_P6_EVNTSEL1",
#define	MSR_KNC_PERFCTR0               0x00000020
	[MSR_KNC_PERFCTR0]	"MSR_KNC_PERFCTR0",
#define	MSR_KNC_PERFCTR1               0x00000021
	[MSR_KNC_PERFCTR1]	"MSR_KNC_PERFCTR1",
#define	MSR_KNC_EVNTSEL0               0x00000028
	[MSR_KNC_EVNTSEL0]	"MSR_KNC_EVNTSEL0",
#define	MSR_KNC_EVNTSEL1               0x00000029
	[MSR_KNC_EVNTSEL1]	"MSR_KNC_EVNTSEL1",
#define	MSR_AMD64_PATCH_LEVEL		0x0000008b
	[MSR_AMD64_PATCH_LEVEL]	"MSR_AMD64_PATCH_LEVEL",
#define	MSR_AMD64_TSC_RATIO		0xc0000104
	[MSR_AMD64_TSC_RATIO]	"MSR_AMD64_TSC_RATIO",
#define	MSR_AMD64_NB_CFG		0xc001001f
	[MSR_AMD64_NB_CFG]	"MSR_AMD64_NB_CFG",
#define	MSR_AMD64_PATCH_LOADER		0xc0010020
	[MSR_AMD64_PATCH_LOADER]	"MSR_AMD64_PATCH_LOADER",
#define	MSR_AMD64_OSVW_ID_LENGTH	0xc0010140
	[MSR_AMD64_OSVW_ID_LENGTH]	"MSR_AMD64_OSVW_ID_LENGTH",
#define	MSR_AMD64_OSVW_STATUS		0xc0010141
	[MSR_AMD64_OSVW_STATUS]	"MSR_AMD64_OSVW_STATUS",
#define	MSR_AMD64_DC_CFG		0xc0011022
	[MSR_AMD64_DC_CFG]	"MSR_AMD64_DC_CFG",
#define	MSR_AMD64_IBSFETCHCTL		0xc0011030
	[MSR_AMD64_IBSFETCHCTL]	"MSR_AMD64_IBSFETCHCTL",
#define	MSR_AMD64_IBSFETCHLINAD		0xc0011031
	[MSR_AMD64_IBSFETCHLINAD]	"MSR_AMD64_IBSFETCHLINAD",
#define	MSR_AMD64_IBSFETCHPHYSAD	0xc0011032
	[MSR_AMD64_IBSFETCHPHYSAD]	"MSR_AMD64_IBSFETCHPHYSAD",
#define	MSR_AMD64_IBSFETCH_REG_COUNT	3
	[MSR_AMD64_IBSFETCH_REG_COUNT]	"MSR_AMD64_IBSFETCH_REG_COUNT",
#define	MSR_AMD64_IBSFETCH_REG_MASK	((1UL<<MSR_AMD64_IBSFETCH_REG_COUNT)-1)
	[MSR_AMD64_IBSFETCH_REG_MASK]	"MSR_AMD64_IBSFETCH_REG_MASK",
#define	MSR_AMD64_IBSOPCTL		0xc0011033
	[MSR_AMD64_IBSOPCTL]	"MSR_AMD64_IBSOPCTL",
#define	MSR_AMD64_IBSOPRIP		0xc0011034
	[MSR_AMD64_IBSOPRIP]	"MSR_AMD64_IBSOPRIP",
#define	MSR_AMD64_IBSOPDATA		0xc0011035
	[MSR_AMD64_IBSOPDATA]	"MSR_AMD64_IBSOPDATA",
#define	MSR_AMD64_IBSOPDATA2		0xc0011036
	[MSR_AMD64_IBSOPDATA2]	"MSR_AMD64_IBSOPDATA2",
#define	MSR_AMD64_IBSOPDATA3		0xc0011037
	[MSR_AMD64_IBSOPDATA3]	"MSR_AMD64_IBSOPDATA3",
#define	MSR_AMD64_IBSDCLINAD		0xc0011038
	[MSR_AMD64_IBSDCLINAD]	"MSR_AMD64_IBSDCLINAD",
#define	MSR_AMD64_IBSDCPHYSAD		0xc0011039
	[MSR_AMD64_IBSDCPHYSAD]	"MSR_AMD64_IBSDCPHYSAD",
#define	MSR_AMD64_IBSOP_REG_COUNT	7
	[MSR_AMD64_IBSOP_REG_COUNT]	"MSR_AMD64_IBSOP_REG_COUNT",
#define	MSR_AMD64_IBSOP_REG_MASK	((1UL<<MSR_AMD64_IBSOP_REG_COUNT)-1)
	[MSR_AMD64_IBSOP_REG_MASK]	"MSR_AMD64_IBSOP_REG_MASK",
#define	MSR_AMD64_IBSCTL		0xc001103a
	[MSR_AMD64_IBSCTL]	"MSR_AMD64_IBSCTL",
#define	MSR_AMD64_IBSBRTARGET		0xc001103b
	[MSR_AMD64_IBSBRTARGET]	"MSR_AMD64_IBSBRTARGET",
#define	MSR_AMD64_IBS_REG_COUNT_MAX	8	/* includes MSR_AMD64_IBSBRTARGET */
	[MSR_AMD64_IBS_REG_COUNT_MAX]	"MSR_AMD64_IBS_REG_COUNT_MAX",
#define	MSR_F15H_PERF_CTL		0xc0010200
	[MSR_F15H_PERF_CTL]	"MSR_F15H_PERF_CTL",
#define	MSR_F15H_PERF_CTR		0xc0010201
	[MSR_F15H_PERF_CTR]	"MSR_F15H_PERF_CTR",
#define	MSR_FAM10H_MMIO_CONF_BASE	0xc0010058
	[MSR_FAM10H_MMIO_CONF_BASE]	"MSR_FAM10H_MMIO_CONF_BASE",
#define	FAM10H_MMIO_CONF_ENABLE		(1<<0)
	[FAM10H_MMIO_CONF_ENABLE]	"FAM10H_MMIO_CONF_ENABLE",
#define	FAM10H_MMIO_CONF_BUSRANGE_MASK	0xf
	[FAM10H_MMIO_CONF_BUSRANGE_MASK]	"FAM10H_MMIO_CONF_BUSRANGE_MASK",
#define	FAM10H_MMIO_CONF_BUSRANGE_SHIFT 2
	[FAM10H_MMIO_CONF_BUSRANGE_SHIFT]	"FAM10H_MMIO_CONF_BUSRANGE_SHIFT",
#define	FAM10H_MMIO_CONF_BASE_MASK	0xfffffffULL
	[FAM10H_MMIO_CONF_BASE_MASK]	"FAM10H_MMIO_CONF_BASE_MASK",
#define	FAM10H_MMIO_CONF_BASE_SHIFT	20
	[FAM10H_MMIO_CONF_BASE_SHIFT]	"FAM10H_MMIO_CONF_BASE_SHIFT",
#define	MSR_FAM10H_NODE_ID		0xc001100c
	[MSR_FAM10H_NODE_ID]	"MSR_FAM10H_NODE_ID",
#define	MSR_K8_TOP_MEM1			0xc001001a
	[MSR_K8_TOP_MEM1]	"MSR_K8_TOP_MEM1",
#define	MSR_K8_TOP_MEM2			0xc001001d
	[MSR_K8_TOP_MEM2]	"MSR_K8_TOP_MEM2",
#define	MSR_K8_SYSCFG			0xc0010010
	[MSR_K8_SYSCFG]	"MSR_K8_SYSCFG",
#define	MSR_K8_INT_PENDING_MSG		0xc0010055
	[MSR_K8_INT_PENDING_MSG]	"MSR_K8_INT_PENDING_MSG",
#define	K8_INTP_C1E_ACTIVE_MASK		0x18000000
	[K8_INTP_C1E_ACTIVE_MASK]	"K8_INTP_C1E_ACTIVE_MASK",
#define	MSR_K8_TSEG_ADDR		0xc0010112
	[MSR_K8_TSEG_ADDR]	"MSR_K8_TSEG_ADDR",
#define	K8_MTRRFIXRANGE_DRAM_ENABLE	0x00040000	/* MtrrFixDramEn bit    */
	[K8_MTRRFIXRANGE_DRAM_ENABLE]	"K8_MTRRFIXRANGE_DRAM_ENABLE",
#define	K8_MTRRFIXRANGE_DRAM_MODIFY	0x00080000	/* MtrrFixDramModEn bit */
	[K8_MTRRFIXRANGE_DRAM_MODIFY]	"K8_MTRRFIXRANGE_DRAM_MODIFY",
#define	K8_MTRR_RDMEM_WRMEM_MASK	0x18181818	/* Mask: RdMem|WrMem    */
	[K8_MTRR_RDMEM_WRMEM_MASK]	"K8_MTRR_RDMEM_WRMEM_MASK",
#define	MSR_K7_EVNTSEL0			0xc0010000
	[MSR_K7_EVNTSEL0]	"MSR_K7_EVNTSEL0",
#define	MSR_K7_PERFCTR0			0xc0010004
	[MSR_K7_PERFCTR0]	"MSR_K7_PERFCTR0",
#define	MSR_K7_EVNTSEL1			0xc0010001
	[MSR_K7_EVNTSEL1]	"MSR_K7_EVNTSEL1",
#define	MSR_K7_PERFCTR1			0xc0010005
	[MSR_K7_PERFCTR1]	"MSR_K7_PERFCTR1",
#define	MSR_K7_EVNTSEL2			0xc0010002
	[MSR_K7_EVNTSEL2]	"MSR_K7_EVNTSEL2",
#define	MSR_K7_PERFCTR2			0xc0010006
	[MSR_K7_PERFCTR2]	"MSR_K7_PERFCTR2",
#define	MSR_K7_EVNTSEL3			0xc0010003
	[MSR_K7_EVNTSEL3]	"MSR_K7_EVNTSEL3",
#define	MSR_K7_PERFCTR3			0xc0010007
	[MSR_K7_PERFCTR3]	"MSR_K7_PERFCTR3",
#define	MSR_K7_CLK_CTL			0xc001001b
	[MSR_K7_CLK_CTL]	"MSR_K7_CLK_CTL",
#define	MSR_K7_HWCR			0xc0010015
	[MSR_K7_HWCR]	"MSR_K7_HWCR",
#define	MSR_K7_FID_VID_CTL		0xc0010041
	[MSR_K7_FID_VID_CTL]	"MSR_K7_FID_VID_CTL",
#define	MSR_K7_FID_VID_STATUS		0xc0010042
	[MSR_K7_FID_VID_STATUS]	"MSR_K7_FID_VID_STATUS",
#define	MSR_K6_WHCR			0xc0000082
	[MSR_K6_WHCR]	"MSR_K6_WHCR",
#define	MSR_K6_UWCCR			0xc0000085
	[MSR_K6_UWCCR]	"MSR_K6_UWCCR",
#define	MSR_K6_EPMR			0xc0000086
	[MSR_K6_EPMR]	"MSR_K6_EPMR",
#define	MSR_K6_PSOR			0xc0000087
	[MSR_K6_PSOR]	"MSR_K6_PSOR",
#define	MSR_K6_PFIR			0xc0000088
	[MSR_K6_PFIR]	"MSR_K6_PFIR",
#define	MSR_IDT_FCR1			0x00000107
	[MSR_IDT_FCR1]	"MSR_IDT_FCR1",
#define	MSR_IDT_FCR2			0x00000108
	[MSR_IDT_FCR2]	"MSR_IDT_FCR2",
#define	MSR_IDT_FCR3			0x00000109
	[MSR_IDT_FCR3]	"MSR_IDT_FCR3",
#define	MSR_IDT_FCR4			0x0000010a
	[MSR_IDT_FCR4]	"MSR_IDT_FCR4",
#define	MSR_IDT_MCR0			0x00000110
	[MSR_IDT_MCR0]	"MSR_IDT_MCR0",
#define	MSR_IDT_MCR1			0x00000111
	[MSR_IDT_MCR1]	"MSR_IDT_MCR1",
#define	MSR_IDT_MCR2			0x00000112
	[MSR_IDT_MCR2]	"MSR_IDT_MCR2",
#define	MSR_IDT_MCR3			0x00000113
	[MSR_IDT_MCR3]	"MSR_IDT_MCR3",
#define	MSR_IDT_MCR4			0x00000114
	[MSR_IDT_MCR4]	"MSR_IDT_MCR4",
#define	MSR_IDT_MCR5			0x00000115
	[MSR_IDT_MCR5]	"MSR_IDT_MCR5",
#define	MSR_IDT_MCR6			0x00000116
	[MSR_IDT_MCR6]	"MSR_IDT_MCR6",
#define	MSR_IDT_MCR7			0x00000117
	[MSR_IDT_MCR7]	"MSR_IDT_MCR7",
#define	MSR_IDT_MCR_CTRL		0x00000120
	[MSR_IDT_MCR_CTRL]	"MSR_IDT_MCR_CTRL",
#define	MSR_VIA_FCR			0x00001107
	[MSR_VIA_FCR]	"MSR_VIA_FCR",
#define	MSR_VIA_LONGHAUL		0x0000110a
	[MSR_VIA_LONGHAUL]	"MSR_VIA_LONGHAUL",
#define	MSR_VIA_RNG			0x0000110b
	[MSR_VIA_RNG]	"MSR_VIA_RNG",
#define	MSR_VIA_BCR2			0x00001147
	[MSR_VIA_BCR2]	"MSR_VIA_BCR2",
#define	MSR_TMTA_LONGRUN_CTRL		0x80868010
	[MSR_TMTA_LONGRUN_CTRL]	"MSR_TMTA_LONGRUN_CTRL",
#define	MSR_TMTA_LONGRUN_FLAGS		0x80868011
	[MSR_TMTA_LONGRUN_FLAGS]	"MSR_TMTA_LONGRUN_FLAGS",
#define	MSR_TMTA_LRTI_READOUT		0x80868018
	[MSR_TMTA_LRTI_READOUT]	"MSR_TMTA_LRTI_READOUT",
#define	MSR_TMTA_LRTI_VOLT_MHZ		0x8086801a
	[MSR_TMTA_LRTI_VOLT_MHZ]	"MSR_TMTA_LRTI_VOLT_MHZ",
#define	MSR_IA32_P5_MC_ADDR		0x00000000
	[MSR_IA32_P5_MC_ADDR]	"MSR_IA32_P5_MC_ADDR",
#define	MSR_IA32_P5_MC_TYPE		0x00000001
	[MSR_IA32_P5_MC_TYPE]	"MSR_IA32_P5_MC_TYPE",
#define	MSR_IA32_TSC			0x00000010
	[MSR_IA32_TSC]	"MSR_IA32_TSC",
#define	MSR_IA32_PLATFORM_ID		0x00000017
	[MSR_IA32_PLATFORM_ID]	"MSR_IA32_PLATFORM_ID",
#define	MSR_IA32_EBL_CR_POWERON		0x0000002a
	[MSR_IA32_EBL_CR_POWERON]	"MSR_IA32_EBL_CR_POWERON",
#define	MSR_EBC_FREQUENCY_ID		0x0000002c
	[MSR_EBC_FREQUENCY_ID]	"MSR_EBC_FREQUENCY_ID",
#define	MSR_IA32_FEATURE_CONTROL        0x0000003a
	[MSR_IA32_FEATURE_CONTROL]	"MSR_IA32_FEATURE_CONTROL",
#define	MSR_IA32_TSC_ADJUST             0x0000003b
	[MSR_IA32_TSC_ADJUST]	"MSR_IA32_TSC_ADJUST",
#define	FEATURE_CONTROL_LOCKED				(1<<0)
	[FEATURE_CONTROL_LOCKED]	"FEATURE_CONTROL_LOCKED",
#define	FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX	(1<<1)
	[FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX]	"FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX",
#define	FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX	(1<<2)
	[FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX]	"FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX",
#define	MSR_IA32_APICBASE		0x0000001b
	[MSR_IA32_APICBASE]	"MSR_IA32_APICBASE",
#define	MSR_IA32_APICBASE_BSP		(1<<8)
	[MSR_IA32_APICBASE_BSP]	"MSR_IA32_APICBASE_BSP",
#define	MSR_IA32_APICBASE_ENABLE	(1<<11)
	[MSR_IA32_APICBASE_ENABLE]	"MSR_IA32_APICBASE_ENABLE",
#define	MSR_IA32_APICBASE_BASE		(0xfffff<<12)
	//[MSR_IA32_APICBASE_BASE]	"MSR_IA32_APICBASE_BASE",
#define	MSR_IA32_TSCDEADLINE		0x000006e0
	[MSR_IA32_TSCDEADLINE]	"MSR_IA32_TSCDEADLINE",
#define	MSR_IA32_UCODE_WRITE		0x00000079
	[MSR_IA32_UCODE_WRITE]	"MSR_IA32_UCODE_WRITE",
#define	MSR_IA32_UCODE_REV		0x0000008b
	[MSR_IA32_UCODE_REV]	"MSR_IA32_UCODE_REV",
#define	MSR_IA32_PERF_STATUS		0x00000198
	[MSR_IA32_PERF_STATUS]	"MSR_IA32_PERF_STATUS",
#define	MSR_IA32_PERF_CTL		0x00000199
	[MSR_IA32_PERF_CTL]	"MSR_IA32_PERF_CTL",
#define	MSR_AMD_PSTATE_DEF_BASE		0xc0010064
	[MSR_AMD_PSTATE_DEF_BASE]	"MSR_AMD_PSTATE_DEF_BASE",
#define	MSR_AMD_PERF_STATUS		0xc0010063
	[MSR_AMD_PERF_STATUS]	"MSR_AMD_PERF_STATUS",
#define	MSR_AMD_PERF_CTL		0xc0010062
	[MSR_AMD_PERF_CTL]	"MSR_AMD_PERF_CTL",
#define	MSR_IA32_MPERF			0x000000e7
	[MSR_IA32_MPERF]	"MSR_IA32_MPERF",
#define	MSR_IA32_APERF			0x000000e8
	[MSR_IA32_APERF]	"MSR_IA32_APERF",
#define	MSR_IA32_THERM_CONTROL		0x0000019a
	[MSR_IA32_THERM_CONTROL]	"MSR_IA32_THERM_CONTROL",
#define	MSR_IA32_THERM_INTERRUPT	0x0000019b
	[MSR_IA32_THERM_INTERRUPT]	"MSR_IA32_THERM_INTERRUPT",
#define	THERM_INT_HIGH_ENABLE		(1 << 0)
	[THERM_INT_HIGH_ENABLE]	"THERM_INT_HIGH_ENABLE",
#define	THERM_INT_LOW_ENABLE		(1 << 1)
	[THERM_INT_LOW_ENABLE]	"THERM_INT_LOW_ENABLE",
#define	THERM_INT_PLN_ENABLE		(1 << 24)
	[THERM_INT_PLN_ENABLE]	"THERM_INT_PLN_ENABLE",
#define	MSR_IA32_THERM_STATUS		0x0000019c
	[MSR_IA32_THERM_STATUS]	"MSR_IA32_THERM_STATUS",
#define	THERM_STATUS_PROCHOT		(1 << 0)
	[THERM_STATUS_PROCHOT]	"THERM_STATUS_PROCHOT",
#define	THERM_STATUS_POWER_LIMIT	(1 << 10)
	[THERM_STATUS_POWER_LIMIT]	"THERM_STATUS_POWER_LIMIT",
#define	MSR_THERM2_CTL			0x0000019d
	[MSR_THERM2_CTL]	"MSR_THERM2_CTL",
#define	MSR_THERM2_CTL_TM_SELECT	(1ULL << 16)
	[MSR_THERM2_CTL_TM_SELECT]	"MSR_THERM2_CTL_TM_SELECT",
#define	MSR_IA32_MISC_ENABLE		0x000001a0
	[MSR_IA32_MISC_ENABLE]	"MSR_IA32_MISC_ENABLE",
#define	MSR_IA32_TEMPERATURE_TARGET	0x000001a2
	[MSR_IA32_TEMPERATURE_TARGET]	"MSR_IA32_TEMPERATURE_TARGET",
#define	MSR_IA32_ENERGY_PERF_BIAS	0x000001b0
	[MSR_IA32_ENERGY_PERF_BIAS]	"MSR_IA32_ENERGY_PERF_BIAS",
#define	ENERGY_PERF_BIAS_PERFORMANCE	0
	[ENERGY_PERF_BIAS_PERFORMANCE]	"ENERGY_PERF_BIAS_PERFORMANCE",
#define	ENERGY_PERF_BIAS_NORMAL		6
	[ENERGY_PERF_BIAS_NORMAL]	"ENERGY_PERF_BIAS_NORMAL",
#define	ENERGY_PERF_BIAS_POWERSAVE	15
	[ENERGY_PERF_BIAS_POWERSAVE]	"ENERGY_PERF_BIAS_POWERSAVE",
#define	MSR_IA32_PACKAGE_THERM_STATUS		0x000001b1
	[MSR_IA32_PACKAGE_THERM_STATUS]	"MSR_IA32_PACKAGE_THERM_STATUS",
#define	PACKAGE_THERM_STATUS_PROCHOT		(1 << 0)
	[PACKAGE_THERM_STATUS_PROCHOT]	"PACKAGE_THERM_STATUS_PROCHOT",
#define	PACKAGE_THERM_STATUS_POWER_LIMIT	(1 << 10)
	[PACKAGE_THERM_STATUS_POWER_LIMIT]	"PACKAGE_THERM_STATUS_POWER_LIMIT",
#define	MSR_IA32_PACKAGE_THERM_INTERRUPT	0x000001b2
	[MSR_IA32_PACKAGE_THERM_INTERRUPT]	"MSR_IA32_PACKAGE_THERM_INTERRUPT",
#define	PACKAGE_THERM_INT_HIGH_ENABLE		(1 << 0)
	[PACKAGE_THERM_INT_HIGH_ENABLE]	"PACKAGE_THERM_INT_HIGH_ENABLE",
#define	PACKAGE_THERM_INT_LOW_ENABLE		(1 << 1)
	[PACKAGE_THERM_INT_LOW_ENABLE]	"PACKAGE_THERM_INT_LOW_ENABLE",
#define	PACKAGE_THERM_INT_PLN_ENABLE		(1 << 24)
	[PACKAGE_THERM_INT_PLN_ENABLE]	"PACKAGE_THERM_INT_PLN_ENABLE",
#define	THERM_INT_THRESHOLD0_ENABLE    (1 << 15)
	[THERM_INT_THRESHOLD0_ENABLE]	"THERM_INT_THRESHOLD0_ENABLE",
#define	THERM_SHIFT_THRESHOLD0        8
	[THERM_SHIFT_THRESHOLD0]	"THERM_SHIFT_THRESHOLD0",
#define	THERM_MASK_THRESHOLD0          (0x7f << THERM_SHIFT_THRESHOLD0)
	[THERM_MASK_THRESHOLD0]	"THERM_MASK_THRESHOLD0",
#define	THERM_INT_THRESHOLD1_ENABLE    (1 << 23)
	[THERM_INT_THRESHOLD1_ENABLE]	"THERM_INT_THRESHOLD1_ENABLE",
#define	THERM_SHIFT_THRESHOLD1        16
	[THERM_SHIFT_THRESHOLD1]	"THERM_SHIFT_THRESHOLD1",
#define	THERM_MASK_THRESHOLD1          (0x7f << THERM_SHIFT_THRESHOLD1)
	[THERM_MASK_THRESHOLD1]	"THERM_MASK_THRESHOLD1",
#define	THERM_STATUS_THRESHOLD0        (1 << 6)
	[THERM_STATUS_THRESHOLD0]	"THERM_STATUS_THRESHOLD0",
#define	THERM_LOG_THRESHOLD0           (1 << 7)
	[THERM_LOG_THRESHOLD0]	"THERM_LOG_THRESHOLD0",
#define	THERM_STATUS_THRESHOLD1        (1 << 8)
	[THERM_STATUS_THRESHOLD1]	"THERM_STATUS_THRESHOLD1",
#define	THERM_LOG_THRESHOLD1           (1 << 9)
	[THERM_LOG_THRESHOLD1]	"THERM_LOG_THRESHOLD1",
#define	MSR_IA32_MISC_ENABLE_FAST_STRING	(1ULL << 0)
	[MSR_IA32_MISC_ENABLE_FAST_STRING]	"MSR_IA32_MISC_ENABLE_FAST_STRING",
#define	MSR_IA32_MISC_ENABLE_TCC		(1ULL << 1)
	[MSR_IA32_MISC_ENABLE_TCC]	"MSR_IA32_MISC_ENABLE_TCC",
#define	MSR_IA32_MISC_ENABLE_EMON		(1ULL << 7)
	[MSR_IA32_MISC_ENABLE_EMON]	"MSR_IA32_MISC_ENABLE_EMON",
#define	MSR_IA32_MISC_ENABLE_BTS_UNAVAIL	(1ULL << 11)
	[MSR_IA32_MISC_ENABLE_BTS_UNAVAIL]	"MSR_IA32_MISC_ENABLE_BTS_UNAVAIL",
#define	MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL	(1ULL << 12)
	[MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL]	"MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL",
#define	MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP	(1ULL << 16)
	[MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP]	"MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP",
#define	MSR_IA32_MISC_ENABLE_MWAIT		(1ULL << 18)
	[MSR_IA32_MISC_ENABLE_MWAIT]	"MSR_IA32_MISC_ENABLE_MWAIT",
#define	MSR_IA32_MISC_ENABLE_LIMIT_CPUID	(1ULL << 22)
	[MSR_IA32_MISC_ENABLE_LIMIT_CPUID]	"MSR_IA32_MISC_ENABLE_LIMIT_CPUID",
#define	MSR_IA32_MISC_ENABLE_XTPR_DISABLE	(1ULL << 23)
	[MSR_IA32_MISC_ENABLE_XTPR_DISABLE]	"MSR_IA32_MISC_ENABLE_XTPR_DISABLE",
#define	MSR_IA32_MISC_ENABLE_XD_DISABLE		(1ULL << 34)
	[MSR_IA32_MISC_ENABLE_XD_DISABLE]	"MSR_IA32_MISC_ENABLE_XD_DISABLE",
#define	MSR_IA32_MISC_ENABLE_X87_COMPAT		(1ULL << 2)
	[MSR_IA32_MISC_ENABLE_X87_COMPAT]	"MSR_IA32_MISC_ENABLE_X87_COMPAT",
#define	MSR_IA32_MISC_ENABLE_TM1		(1ULL << 3)
	[MSR_IA32_MISC_ENABLE_TM1]	"MSR_IA32_MISC_ENABLE_TM1",
#define	MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE	(1ULL << 4)
	[MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE]	"MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE",
#define	MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE	(1ULL << 6)
	[MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE]	"MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE",
#define	MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK	(1ULL << 8)
	[MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK]	"MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK",
#define	MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE	(1ULL << 9)
	[MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE]	"MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE",
#define	MSR_IA32_MISC_ENABLE_FERR		(1ULL << 10)
	[MSR_IA32_MISC_ENABLE_FERR]	"MSR_IA32_MISC_ENABLE_FERR",
#define	MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX	(1ULL << 10)
	[MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX]	"MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX",
#define	MSR_IA32_MISC_ENABLE_TM2		(1ULL << 13)
	[MSR_IA32_MISC_ENABLE_TM2]	"MSR_IA32_MISC_ENABLE_TM2",
#define	MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE	(1ULL << 19)
	[MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE]	"MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE",
#define	MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK	(1ULL << 20)
	[MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK]	"MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK",
#define	MSR_IA32_MISC_ENABLE_L1D_CONTEXT	(1ULL << 24)
	[MSR_IA32_MISC_ENABLE_L1D_CONTEXT]	"MSR_IA32_MISC_ENABLE_L1D_CONTEXT",
#define	MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE	(1ULL << 37)
	[MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE]	"MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE",
#define	MSR_IA32_MISC_ENABLE_TURBO_DISABLE	(1ULL << 38)
	[MSR_IA32_MISC_ENABLE_TURBO_DISABLE]	"MSR_IA32_MISC_ENABLE_TURBO_DISABLE",
#define	MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE	(1ULL << 39)
	[MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE]	"MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE",
#define	MSR_IA32_TSC_DEADLINE		0x000006E0
	[MSR_IA32_TSC_DEADLINE]	"MSR_IA32_TSC_DEADLINE",
#define	MSR_IA32_MCG_EAX		0x00000180
	[MSR_IA32_MCG_EAX]	"MSR_IA32_MCG_EAX",
#define	MSR_IA32_MCG_EBX		0x00000181
	[MSR_IA32_MCG_EBX]	"MSR_IA32_MCG_EBX",
#define	MSR_IA32_MCG_ECX		0x00000182
	[MSR_IA32_MCG_ECX]	"MSR_IA32_MCG_ECX",
#define	MSR_IA32_MCG_EDX		0x00000183
	[MSR_IA32_MCG_EDX]	"MSR_IA32_MCG_EDX",
#define	MSR_IA32_MCG_ESI		0x00000184
	[MSR_IA32_MCG_ESI]	"MSR_IA32_MCG_ESI",
#define	MSR_IA32_MCG_EDI		0x00000185
	[MSR_IA32_MCG_EDI]	"MSR_IA32_MCG_EDI",
#define	MSR_IA32_MCG_EBP		0x00000186
	[MSR_IA32_MCG_EBP]	"MSR_IA32_MCG_EBP",
#define	MSR_IA32_MCG_ESP		0x00000187
	[MSR_IA32_MCG_ESP]	"MSR_IA32_MCG_ESP",
#define	MSR_IA32_MCG_EFLAGS		0x00000188
	[MSR_IA32_MCG_EFLAGS]	"MSR_IA32_MCG_EFLAGS",
#define	MSR_IA32_MCG_EIP		0x00000189
	[MSR_IA32_MCG_EIP]	"MSR_IA32_MCG_EIP",
#define	MSR_IA32_MCG_RESERVED		0x0000018a
	[MSR_IA32_MCG_RESERVED]	"MSR_IA32_MCG_RESERVED",
#define	MSR_P4_BPU_PERFCTR0		0x00000300
	[MSR_P4_BPU_PERFCTR0]	"MSR_P4_BPU_PERFCTR0",
#define	MSR_P4_BPU_PERFCTR1		0x00000301
	[MSR_P4_BPU_PERFCTR1]	"MSR_P4_BPU_PERFCTR1",
#define	MSR_P4_BPU_PERFCTR2		0x00000302
	[MSR_P4_BPU_PERFCTR2]	"MSR_P4_BPU_PERFCTR2",
#define	MSR_P4_BPU_PERFCTR3		0x00000303
	[MSR_P4_BPU_PERFCTR3]	"MSR_P4_BPU_PERFCTR3",
#define	MSR_P4_MS_PERFCTR0		0x00000304
	[MSR_P4_MS_PERFCTR0]	"MSR_P4_MS_PERFCTR0",
#define	MSR_P4_MS_PERFCTR1		0x00000305
	[MSR_P4_MS_PERFCTR1]	"MSR_P4_MS_PERFCTR1",
#define	MSR_P4_MS_PERFCTR2		0x00000306
	[MSR_P4_MS_PERFCTR2]	"MSR_P4_MS_PERFCTR2",
#define	MSR_P4_MS_PERFCTR3		0x00000307
	[MSR_P4_MS_PERFCTR3]	"MSR_P4_MS_PERFCTR3",
#define	MSR_P4_FLAME_PERFCTR0		0x00000308
	[MSR_P4_FLAME_PERFCTR0]	"MSR_P4_FLAME_PERFCTR0",
#define	MSR_P4_FLAME_PERFCTR1		0x00000309
	[MSR_P4_FLAME_PERFCTR1]	"MSR_P4_FLAME_PERFCTR1",
#define	MSR_P4_FLAME_PERFCTR2		0x0000030a
	[MSR_P4_FLAME_PERFCTR2]	"MSR_P4_FLAME_PERFCTR2",
#define	MSR_P4_FLAME_PERFCTR3		0x0000030b
	[MSR_P4_FLAME_PERFCTR3]	"MSR_P4_FLAME_PERFCTR3",
#define	MSR_P4_IQ_PERFCTR0		0x0000030c
	[MSR_P4_IQ_PERFCTR0]	"MSR_P4_IQ_PERFCTR0",
#define	MSR_P4_IQ_PERFCTR1		0x0000030d
	[MSR_P4_IQ_PERFCTR1]	"MSR_P4_IQ_PERFCTR1",
#define	MSR_P4_IQ_PERFCTR2		0x0000030e
	[MSR_P4_IQ_PERFCTR2]	"MSR_P4_IQ_PERFCTR2",
#define	MSR_P4_IQ_PERFCTR3		0x0000030f
	[MSR_P4_IQ_PERFCTR3]	"MSR_P4_IQ_PERFCTR3",
#define	MSR_P4_IQ_PERFCTR4		0x00000310
	[MSR_P4_IQ_PERFCTR4]	"MSR_P4_IQ_PERFCTR4",
#define	MSR_P4_IQ_PERFCTR5		0x00000311
	[MSR_P4_IQ_PERFCTR5]	"MSR_P4_IQ_PERFCTR5",
#define	MSR_P4_BPU_CCCR0		0x00000360
	[MSR_P4_BPU_CCCR0]	"MSR_P4_BPU_CCCR0",
#define	MSR_P4_BPU_CCCR1		0x00000361
	[MSR_P4_BPU_CCCR1]	"MSR_P4_BPU_CCCR1",
#define	MSR_P4_BPU_CCCR2		0x00000362
	[MSR_P4_BPU_CCCR2]	"MSR_P4_BPU_CCCR2",
#define	MSR_P4_BPU_CCCR3		0x00000363
	[MSR_P4_BPU_CCCR3]	"MSR_P4_BPU_CCCR3",
#define	MSR_P4_MS_CCCR0			0x00000364
	[MSR_P4_MS_CCCR0]	"MSR_P4_MS_CCCR0",
#define	MSR_P4_MS_CCCR1			0x00000365
	[MSR_P4_MS_CCCR1]	"MSR_P4_MS_CCCR1",
#define	MSR_P4_MS_CCCR2			0x00000366
	[MSR_P4_MS_CCCR2]	"MSR_P4_MS_CCCR2",
#define	MSR_P4_MS_CCCR3			0x00000367
	[MSR_P4_MS_CCCR3]	"MSR_P4_MS_CCCR3",
#define	MSR_P4_FLAME_CCCR0		0x00000368
	[MSR_P4_FLAME_CCCR0]	"MSR_P4_FLAME_CCCR0",
#define	MSR_P4_FLAME_CCCR1		0x00000369
	[MSR_P4_FLAME_CCCR1]	"MSR_P4_FLAME_CCCR1",
#define	MSR_P4_FLAME_CCCR2		0x0000036a
	[MSR_P4_FLAME_CCCR2]	"MSR_P4_FLAME_CCCR2",
#define	MSR_P4_FLAME_CCCR3		0x0000036b
	[MSR_P4_FLAME_CCCR3]	"MSR_P4_FLAME_CCCR3",
#define	MSR_P4_IQ_CCCR0			0x0000036c
	[MSR_P4_IQ_CCCR0]	"MSR_P4_IQ_CCCR0",
#define	MSR_P4_IQ_CCCR1			0x0000036d
	[MSR_P4_IQ_CCCR1]	"MSR_P4_IQ_CCCR1",
#define	MSR_P4_IQ_CCCR2			0x0000036e
	[MSR_P4_IQ_CCCR2]	"MSR_P4_IQ_CCCR2",
#define	MSR_P4_IQ_CCCR3			0x0000036f
	[MSR_P4_IQ_CCCR3]	"MSR_P4_IQ_CCCR3",
#define	MSR_P4_IQ_CCCR4			0x00000370
	[MSR_P4_IQ_CCCR4]	"MSR_P4_IQ_CCCR4",
#define	MSR_P4_IQ_CCCR5			0x00000371
	[MSR_P4_IQ_CCCR5]	"MSR_P4_IQ_CCCR5",
#define	MSR_P4_ALF_ESCR0		0x000003ca
	[MSR_P4_ALF_ESCR0]	"MSR_P4_ALF_ESCR0",
#define	MSR_P4_ALF_ESCR1		0x000003cb
	[MSR_P4_ALF_ESCR1]	"MSR_P4_ALF_ESCR1",
#define	MSR_P4_BPU_ESCR0		0x000003b2
	[MSR_P4_BPU_ESCR0]	"MSR_P4_BPU_ESCR0",
#define	MSR_P4_BPU_ESCR1		0x000003b3
	[MSR_P4_BPU_ESCR1]	"MSR_P4_BPU_ESCR1",
#define	MSR_P4_BSU_ESCR0		0x000003a0
	[MSR_P4_BSU_ESCR0]	"MSR_P4_BSU_ESCR0",
#define	MSR_P4_BSU_ESCR1		0x000003a1
	[MSR_P4_BSU_ESCR1]	"MSR_P4_BSU_ESCR1",
#define	MSR_P4_CRU_ESCR0		0x000003b8
	[MSR_P4_CRU_ESCR0]	"MSR_P4_CRU_ESCR0",
#define	MSR_P4_CRU_ESCR1		0x000003b9
	[MSR_P4_CRU_ESCR1]	"MSR_P4_CRU_ESCR1",
#define	MSR_P4_CRU_ESCR2		0x000003cc
	[MSR_P4_CRU_ESCR2]	"MSR_P4_CRU_ESCR2",
#define	MSR_P4_CRU_ESCR3		0x000003cd
	[MSR_P4_CRU_ESCR3]	"MSR_P4_CRU_ESCR3",
#define	MSR_P4_CRU_ESCR4		0x000003e0
	[MSR_P4_CRU_ESCR4]	"MSR_P4_CRU_ESCR4",
#define	MSR_P4_CRU_ESCR5		0x000003e1
	[MSR_P4_CRU_ESCR5]	"MSR_P4_CRU_ESCR5",
#define	MSR_P4_DAC_ESCR0		0x000003a8
	[MSR_P4_DAC_ESCR0]	"MSR_P4_DAC_ESCR0",
#define	MSR_P4_DAC_ESCR1		0x000003a9
	[MSR_P4_DAC_ESCR1]	"MSR_P4_DAC_ESCR1",
#define	MSR_P4_FIRM_ESCR0		0x000003a4
	[MSR_P4_FIRM_ESCR0]	"MSR_P4_FIRM_ESCR0",
#define	MSR_P4_FIRM_ESCR1		0x000003a5
	[MSR_P4_FIRM_ESCR1]	"MSR_P4_FIRM_ESCR1",
#define	MSR_P4_FLAME_ESCR0		0x000003a6
	[MSR_P4_FLAME_ESCR0]	"MSR_P4_FLAME_ESCR0",
#define	MSR_P4_FLAME_ESCR1		0x000003a7
	[MSR_P4_FLAME_ESCR1]	"MSR_P4_FLAME_ESCR1",
#define	MSR_P4_FSB_ESCR0		0x000003a2
	[MSR_P4_FSB_ESCR0]	"MSR_P4_FSB_ESCR0",
#define	MSR_P4_FSB_ESCR1		0x000003a3
	[MSR_P4_FSB_ESCR1]	"MSR_P4_FSB_ESCR1",
#define	MSR_P4_IQ_ESCR0			0x000003ba
	[MSR_P4_IQ_ESCR0]	"MSR_P4_IQ_ESCR0",
#define	MSR_P4_IQ_ESCR1			0x000003bb
	[MSR_P4_IQ_ESCR1]	"MSR_P4_IQ_ESCR1",
#define	MSR_P4_IS_ESCR0			0x000003b4
	[MSR_P4_IS_ESCR0]	"MSR_P4_IS_ESCR0",
#define	MSR_P4_IS_ESCR1			0x000003b5
	[MSR_P4_IS_ESCR1]	"MSR_P4_IS_ESCR1",
#define	MSR_P4_ITLB_ESCR0		0x000003b6
	[MSR_P4_ITLB_ESCR0]	"MSR_P4_ITLB_ESCR0",
#define	MSR_P4_ITLB_ESCR1		0x000003b7
	[MSR_P4_ITLB_ESCR1]	"MSR_P4_ITLB_ESCR1",
#define	MSR_P4_IX_ESCR0			0x000003c8
	[MSR_P4_IX_ESCR0]	"MSR_P4_IX_ESCR0",
#define	MSR_P4_IX_ESCR1			0x000003c9
	[MSR_P4_IX_ESCR1]	"MSR_P4_IX_ESCR1",
#define	MSR_P4_MOB_ESCR0		0x000003aa
	[MSR_P4_MOB_ESCR0]	"MSR_P4_MOB_ESCR0",
#define	MSR_P4_MOB_ESCR1		0x000003ab
	[MSR_P4_MOB_ESCR1]	"MSR_P4_MOB_ESCR1",
#define	MSR_P4_MS_ESCR0			0x000003c0
	[MSR_P4_MS_ESCR0]	"MSR_P4_MS_ESCR0",
#define	MSR_P4_MS_ESCR1			0x000003c1
	[MSR_P4_MS_ESCR1]	"MSR_P4_MS_ESCR1",
#define	MSR_P4_PMH_ESCR0		0x000003ac
	[MSR_P4_PMH_ESCR0]	"MSR_P4_PMH_ESCR0",
#define	MSR_P4_PMH_ESCR1		0x000003ad
	[MSR_P4_PMH_ESCR1]	"MSR_P4_PMH_ESCR1",
#define	MSR_P4_RAT_ESCR0		0x000003bc
	[MSR_P4_RAT_ESCR0]	"MSR_P4_RAT_ESCR0",
#define	MSR_P4_RAT_ESCR1		0x000003bd
	[MSR_P4_RAT_ESCR1]	"MSR_P4_RAT_ESCR1",
#define	MSR_P4_SAAT_ESCR0		0x000003ae
	[MSR_P4_SAAT_ESCR0]	"MSR_P4_SAAT_ESCR0",
#define	MSR_P4_SAAT_ESCR1		0x000003af
	[MSR_P4_SAAT_ESCR1]	"MSR_P4_SAAT_ESCR1",
#define	MSR_P4_SSU_ESCR0		0x000003be
	[MSR_P4_SSU_ESCR0]	"MSR_P4_SSU_ESCR0",
#define	MSR_P4_SSU_ESCR1		0x000003bf	/* guess: not in manual */
	[MSR_P4_SSU_ESCR1]	"MSR_P4_SSU_ESCR1",
#define	MSR_P4_TBPU_ESCR0		0x000003c2
	[MSR_P4_TBPU_ESCR0]	"MSR_P4_TBPU_ESCR0",
#define	MSR_P4_TBPU_ESCR1		0x000003c3
	[MSR_P4_TBPU_ESCR1]	"MSR_P4_TBPU_ESCR1",
#define	MSR_P4_TC_ESCR0			0x000003c4
	[MSR_P4_TC_ESCR0]	"MSR_P4_TC_ESCR0",
#define	MSR_P4_TC_ESCR1			0x000003c5
	[MSR_P4_TC_ESCR1]	"MSR_P4_TC_ESCR1",
#define	MSR_P4_U2L_ESCR0		0x000003b0
	[MSR_P4_U2L_ESCR0]	"MSR_P4_U2L_ESCR0",
#define	MSR_P4_U2L_ESCR1		0x000003b1
	[MSR_P4_U2L_ESCR1]	"MSR_P4_U2L_ESCR1",
#define	MSR_P4_PEBS_MATRIX_VERT		0x000003f2
	[MSR_P4_PEBS_MATRIX_VERT]	"MSR_P4_PEBS_MATRIX_VERT",
#define	MSR_CORE_PERF_FIXED_CTR0	0x00000309
	[MSR_CORE_PERF_FIXED_CTR0]	"MSR_CORE_PERF_FIXED_CTR0",
#define	MSR_CORE_PERF_FIXED_CTR1	0x0000030a
	[MSR_CORE_PERF_FIXED_CTR1]	"MSR_CORE_PERF_FIXED_CTR1",
#define	MSR_CORE_PERF_FIXED_CTR2	0x0000030b
	[MSR_CORE_PERF_FIXED_CTR2]	"MSR_CORE_PERF_FIXED_CTR2",
#define	MSR_CORE_PERF_FIXED_CTR_CTRL	0x0000038d
	[MSR_CORE_PERF_FIXED_CTR_CTRL]	"MSR_CORE_PERF_FIXED_CTR_CTRL",
#define	MSR_CORE_PERF_GLOBAL_STATUS	0x0000038e
	[MSR_CORE_PERF_GLOBAL_STATUS]	"MSR_CORE_PERF_GLOBAL_STATUS",
#define	MSR_CORE_PERF_GLOBAL_CTRL	0x0000038f
	[MSR_CORE_PERF_GLOBAL_CTRL]	"MSR_CORE_PERF_GLOBAL_CTRL",
#define	MSR_CORE_PERF_GLOBAL_OVF_CTRL	0x00000390
	[MSR_CORE_PERF_GLOBAL_OVF_CTRL]	"MSR_CORE_PERF_GLOBAL_OVF_CTRL",
#define	MSR_GEODE_BUSCONT_CONF0		0x00001900
	[MSR_GEODE_BUSCONT_CONF0]	"MSR_GEODE_BUSCONT_CONF0",
#define	MSR_IA32_VMX_BASIC              0x00000480
	[MSR_IA32_VMX_BASIC]	"MSR_IA32_VMX_BASIC",
#define	MSR_IA32_VMX_PINBASED_CTLS      0x00000481
	[MSR_IA32_VMX_PINBASED_CTLS]	"MSR_IA32_VMX_PINBASED_CTLS",
#define	MSR_IA32_VMX_PROCBASED_CTLS     0x00000482
	[MSR_IA32_VMX_PROCBASED_CTLS]	"MSR_IA32_VMX_PROCBASED_CTLS",
#define	MSR_IA32_VMX_EXIT_CTLS          0x00000483
	[MSR_IA32_VMX_EXIT_CTLS]	"MSR_IA32_VMX_EXIT_CTLS",
#define	MSR_IA32_VMX_ENTRY_CTLS         0x00000484
	[MSR_IA32_VMX_ENTRY_CTLS]	"MSR_IA32_VMX_ENTRY_CTLS",
#define	MSR_IA32_VMX_MISC               0x00000485
	[MSR_IA32_VMX_MISC]	"MSR_IA32_VMX_MISC",
#define	MSR_IA32_VMX_CR0_FIXED0         0x00000486
	[MSR_IA32_VMX_CR0_FIXED0]	"MSR_IA32_VMX_CR0_FIXED0",
#define	MSR_IA32_VMX_CR0_FIXED1         0x00000487
	[MSR_IA32_VMX_CR0_FIXED1]	"MSR_IA32_VMX_CR0_FIXED1",
#define	MSR_IA32_VMX_CR4_FIXED0         0x00000488
	[MSR_IA32_VMX_CR4_FIXED0]	"MSR_IA32_VMX_CR4_FIXED0",
#define	MSR_IA32_VMX_CR4_FIXED1         0x00000489
	[MSR_IA32_VMX_CR4_FIXED1]	"MSR_IA32_VMX_CR4_FIXED1",
#define	MSR_IA32_VMX_VMCS_ENUM          0x0000048a
	[MSR_IA32_VMX_VMCS_ENUM]	"MSR_IA32_VMX_VMCS_ENUM",
#define	MSR_IA32_VMX_PROCBASED_CTLS2    0x0000048b
	[MSR_IA32_VMX_PROCBASED_CTLS2]	"MSR_IA32_VMX_PROCBASED_CTLS2",
#define	MSR_IA32_VMX_EPT_VPID_CAP       0x0000048c
	[MSR_IA32_VMX_EPT_VPID_CAP]	"MSR_IA32_VMX_EPT_VPID_CAP",
#define	MSR_IA32_VMX_TRUE_PINBASED_CTLS  0x0000048d
	[MSR_IA32_VMX_TRUE_PINBASED_CTLS]	"MSR_IA32_VMX_TRUE_PINBASED_CTLS",
#define	MSR_IA32_VMX_TRUE_PROCBASED_CTLS 0x0000048e
	[MSR_IA32_VMX_TRUE_PROCBASED_CTLS]	"MSR_IA32_VMX_TRUE_PROCBASED_CTLS",
#define	MSR_IA32_VMX_TRUE_EXIT_CTLS      0x0000048f
	[MSR_IA32_VMX_TRUE_EXIT_CTLS]	"MSR_IA32_VMX_TRUE_EXIT_CTLS",
#define	MSR_IA32_VMX_TRUE_ENTRY_CTLS     0x00000490
	[MSR_IA32_VMX_TRUE_ENTRY_CTLS]	"MSR_IA32_VMX_TRUE_ENTRY_CTLS",
#define	VMX_BASIC_VMCS_SIZE_SHIFT	32
	[VMX_BASIC_VMCS_SIZE_SHIFT]	"VMX_BASIC_VMCS_SIZE_SHIFT",
#define	VMX_BASIC_64		0x0001000000000000LLU
	[VMX_BASIC_64]	"VMX_BASIC_64",
#define	VMX_BASIC_MEM_TYPE_SHIFT	50
	[VMX_BASIC_MEM_TYPE_SHIFT]	"VMX_BASIC_MEM_TYPE_SHIFT",
#define	VMX_BASIC_MEM_TYPE_MASK	0x003c000000000000LLU
	[VMX_BASIC_MEM_TYPE_MASK]	"VMX_BASIC_MEM_TYPE_MASK",
#define	VMX_BASIC_MEM_TYPE_WB	6LLU
	[VMX_BASIC_MEM_TYPE_WB]	"VMX_BASIC_MEM_TYPE_WB",
#define	VMX_BASIC_INOUT		0x0040000000000000LLU
	[VMX_BASIC_INOUT]	"VMX_BASIC_INOUT",
#define	MSR_VM_CR                       0xc0010114
	[MSR_VM_CR]	"MSR_VM_CR",
#define	MSR_VM_IGNNE                    0xc0010115
	[MSR_VM_IGNNE]	"MSR_VM_IGNNE",
#define	MSR_VM_HSAVE_PA                 0xc0010117
	[MSR_VM_HSAVE_PA]	"MSR_VM_HSAVE_PA",
#define	MSR_APIC_ID		0x802
	[MSR_APIC_ID]	"MSR_APIC_ID",
#define	MSR_APIC_VERSION	0x803
	[MSR_APIC_VERSION]	"MSR_APIC_VERSION",
#define	MSR_APIC_TPR		0x808
	[MSR_APIC_TPR]	"MSR_APIC_TPR",
#define	MSR_APIC_EOI		0x80b
	[MSR_APIC_EOI]	"MSR_APIC_EOI",
#define	MSR_APIC_LDR		0x80d
	[MSR_APIC_LDR]	"MSR_APIC_LDR",
#define	MSR_APIC_SVR		0x80f
	[MSR_APIC_SVR]	"MSR_APIC_SVR",
#define	MSR_APIC_ISR0		0x810
	[MSR_APIC_ISR0]	"MSR_APIC_ISR0",
#define	MSR_APIC_ISR1		0x811
	[MSR_APIC_ISR1]	"MSR_APIC_ISR1",
#define	MSR_APIC_ISR2		0x812
	[MSR_APIC_ISR2]	"MSR_APIC_ISR2",
#define	MSR_APIC_ISR3		0x813
	[MSR_APIC_ISR3]	"MSR_APIC_ISR3",
#define	MSR_APIC_ISR4		0x814
	[MSR_APIC_ISR4]	"MSR_APIC_ISR4",
#define	MSR_APIC_ISR5		0x815
	[MSR_APIC_ISR5]	"MSR_APIC_ISR5",
#define	MSR_APIC_ISR6		0x816
	[MSR_APIC_ISR6]	"MSR_APIC_ISR6",
#define	MSR_APIC_ISR7		0x817
	[MSR_APIC_ISR7]	"MSR_APIC_ISR7",
#define	MSR_APIC_TMR0		0x818
	[MSR_APIC_TMR0]	"MSR_APIC_TMR0",
#define	MSR_APIC_IRR0		0x820
	[MSR_APIC_IRR0]	"MSR_APIC_IRR0",
#define	MSR_APIC_ESR		0x828
	[MSR_APIC_ESR]	"MSR_APIC_ESR",
#define	MSR_APIC_LVT_CMCI	0x82F
	[MSR_APIC_LVT_CMCI]	"MSR_APIC_LVT_CMCI",
#define	MSR_APIC_ICR		0x830
	[MSR_APIC_ICR]	"MSR_APIC_ICR",
#define	MSR_APIC_LVT_TIMER	0x832
	[MSR_APIC_LVT_TIMER]	"MSR_APIC_LVT_TIMER",
#define	MSR_APIC_LVT_THERMAL	0x833
	[MSR_APIC_LVT_THERMAL]	"MSR_APIC_LVT_THERMAL",
#define	MSR_APIC_LVT_PCINT	0x834
	[MSR_APIC_LVT_PCINT]	"MSR_APIC_LVT_PCINT",
#define	MSR_APIC_LVT_LINT0	0x835
	[MSR_APIC_LVT_LINT0]	"MSR_APIC_LVT_LINT0",
#define	MSR_APIC_LVT_LINT1	0x836
	[MSR_APIC_LVT_LINT1]	"MSR_APIC_LVT_LINT1",
#define	MSR_APIC_LVT_ERROR	0x837
	[MSR_APIC_LVT_ERROR]	"MSR_APIC_LVT_ERROR",
#define	MSR_APIC_ICR_TIMER	0x838
	[MSR_APIC_ICR_TIMER]	"MSR_APIC_ICR_TIMER",
#define	MSR_APIC_CCR_TIMER	0x839
	[MSR_APIC_CCR_TIMER]	"MSR_APIC_CCR_TIMER",
#define	MSR_APIC_DCR_TIMER	0x83e
	[MSR_APIC_DCR_TIMER]	"MSR_APIC_DCR_TIMER",
#define	MSR_APIC_SELF_IPI	0x83f
	[MSR_APIC_SELF_IPI]	"MSR_APIC_SELF_IPI",
#define	MSR_IA32_XSS		0xda0
	[MSR_IA32_XSS]	"MSR_IA32_XSS",
};
main() {
	int i;

	for(i = 0; i < sizeof(bsdregs)/sizeof(bsdregs[0]); i++) {
		if (! bsdregs[i])
			continue;
		if (! aregs[i]) {
			printf("warning: bsd name %s (0x%x) has no akaros name!\n", bsdregs[i], i);
			continue;
		}
		printf("sed -i 's/%s/%s/g' $*\n", bsdregs[i], aregs[i]);
	}
}
