<?xml version="1.0" encoding="utf-8"?>
<search> 
  
  
    
    <entry>
      <title>resume</title>
      <link href="/en/resume/"/>
      <url>/en/resume/</url>
      
        <content type="html"><![CDATA[<p><a style="float:right" class="btn btn-info" href="/zh-CN/%E7%AE%80%E5%8E%86/">简体中文</a></p><h2 id="personal-info">PERSONAL INFO</h2><p><font size="5"><b>KANG</b> Jiale</font></p><p>CHINESE</p><p>12 MAR 2001</p><p>Email:<a href="mailto:kanngjle@gmail.com">gaalok.kang@gmail.com</a></p><h2 id="education-background">EDUCATION BACKGROUND</h2><div style="height: 600px;"><div style="height: 300px; width:100%;"><h3>Diplôme d'Ingénieur</h3><a href="https://www.telecom-paris.fr/"><img src="/../../../../images/telecom_paris_logo.png" style="width:15%;float:right; margin:10px;"></a><p style="font-style:normal; margin-top:10px;">SEPT 2023 - JUNE 2025 | <strong>Institut Polytechnique de Paris -<a href="https://www.telecom-paris.fr/" style="color: black">TélécomParis</a></strong>, Palaiseau Cedex, Paris, France <!-- <ul>        <li>专业为<strong>电子信息工程</strong>，核心专业课包括<span style="color:blue;">电路与系统、信号处理、数字电路、模拟电路、ARM处理器</span>等。</li>        <li>GPA 3.8/4.0</li>    </ul> --></p></div><div style="height: 300px; width:100%;"><h3>Bachelor of Engineering</h3><a href="https://www.xidian.edu.cn/"><img src="/../../../../images/xidian_logo.jpg" style="width:30%;float:right; margin:10px;"></a><p style="font-style:normal; margin-top:10px;">AUG 2019 - JUNE 2023 |<strong><a href="https://www.xidian.edu.cn/" style="color: black">XidianUniversity</a></strong>, Xi’an, Shaanxi, CHINA<ul><li>Major in <strong>Electronic Information Engineering</strong>, corecourses including <span style="color:blue;">Circuit and Systems, Signaland Information Processing</span></li>.<li>GPA 3.8/4.0</li></ul></p></div></div><h2 id="honours-and-awards">HONOURS AND AWARDS</h2><ul><li><span style="color:red;">Second Prize</span> in Shaanxi Division of<strong>N</strong>ational <strong>U</strong>ndergraduate<strong>E</strong>lectronic <strong>D</strong>esign<strong>C</strong>ontest, 2021</li><li><span style="color:red;">First Prize</span> in Shaanxi Division ofNational <strong>M</strong>athematical <strong>C</strong>ontest in<strong>M</strong>odeling for College Students, 2021</li><li><span style="color:red;">Honorable Mention</span> of<strong>M</strong>athematical <strong>C</strong>ontest in<strong>M</strong>odeling Certificate of Achievement Award, 2021</li><li><span style="color:red;">Second Prize</span> of National CollegeStudents Mathematics Competition (Non-Mathematics Major), 2020</li><li>University <span style="color:red;">First-Class Scholarship (top5%)</span>, 2019/2020, 2020/2021 AND 2021/2022</li></ul><h2 id="projects">PROJECTS</h2><h3 id="project-mono-cycle-processor-simulation-vhdl-excellent">ProjectMono-Cycle Processor: Simulation VHDL | Excellent</h3><p>7 APR 2022 – 30 APR 2022</p><ul><li>Designed and simulated a processor by using VHDL.</li><li>Wrote an English Report.</li><li>See more in <a href="https://github.com/kjle/VHDL-2022-Spring">github-VHDL</a>.</li></ul><h3 id="contest-signal-distortion-measurement-device-second-prize-in-shaanxi">Contest:Signal distortion measurement device | Second Prize in Shaanxi</h3><p>4 NOV 2021 – 7 NOV 2021</p><ul><li>Calculate the FFT of the input signal from ADC and analyzed harmonicdistortion THD of the input signal.</li><li>Designed the overall scheme, optimized the MCU program (TI-F28377),and conducted error corrections.</li><li>See more in <a href="https://github.com/kjle/2021-NUEDC-A">github-NUEDC</a>.</li></ul><h3 id="contest-fast-active-reflector-shape-adjustment-research-first-prize-in-shaanxi">Contest:"FAST" active reflector shape adjustment research | First Prize inShaanxi</h3><p>26 JUL 2021 – 31 JUL 2021</p><ul><li>Wrote MATLAB program to draw a conclusion according to theestablished physical model and parameters, and found the best "FAST"reflector.</li><li>See more in <a href="https://github.com/kjle/2021-CUMCM-A">github-CUMCM</a>.</li></ul><h3 id="project-c-jeu-de-la-vie-score-91100">Project – C: Jeu de la Vie| Score 91/100</h3><p>1 MAR 2021 – 1 JUL 2021</p><ul><li>Debugged the program by using C in Ubuntu18.04.</li><li>Wrote reports in French.</li><li>Realized the game of life, built in a variety of initialpatterns.</li><li>See more in <a href="https://github.com/kjle/Project-C-2021-Spring">github-C</a>.</li></ul><h2 id="activities">ACTIVITIES</h2><p>SEP 2020 – JUL 2021 | <strong>Member of Science and TechnologyInnovation Department</strong> | XIDIAN UNIVERSITY</p><ul><li>Compiled yearbook of the Science and Innovation Department and heldlectures on science and technology.</li><li>Published promotional materials for disciplinary competitions.</li><li>Operated innovation and entrepreneurship sector of WeChat OfficialAccount.</li></ul><p>NOV 2020 – DEC 2020 | <strong>Excellent Volunteer</strong> | SPARKCUP OF XIDIAN</p><ul><li>Assisted in planning the overall process.</li><li>Communicated with relevant personnel.</li></ul><p>OCT 2019 – NOV 2019 | <strong>Excellent Volunteer</strong> | XI'ANMAKER FESTIVAL</p><ul><li>Coordinated works and personnel during the Xi'an MakerFestival.</li></ul><h2 id="skills">SKILLS</h2><p><strong>Programmer &amp; Simulation</strong></p><ul><li>C/C++, Matlab, Python, JAVA, VHDL, Verilog, Assembly(ARM)</li></ul><p><strong>Hardware &amp; Design</strong></p><ul><li>Solidworks, Quartus Prime(Intel FPGA), Vivado(Xilinx FPGA), AltiumDesigner, STM MCU</li><li>Multisim, LTSpice</li></ul><h2 id="language">LANGUAGE</h2><ul><li><strong>CHINESE</strong> - Mother Tongue</li><li><strong>FRENCH</strong> - B2 (DELF)</li><li><strong>ENGLISH</strong> - B2 (TOEIC-LR)</li></ul>]]></content>
      
      
      <categories>
          
          <category> About Me </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>VHDL</title>
      <link href="/en/XidianS6_VHDL/"/>
      <url>/en/XidianS6_VHDL/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS6/VHDL_CM_C1.pdf">TranscriptionCM1:Introcudction</a></p><p><a href="https://kjle.github.io/files/XidianS6/VHDL_CM_C2-11.pdf">TranscriptionCM2-11</a></p><h2 id="travaux-pratique">Travaux Pratique</h2><p><a href="https://kjle.github.io/files/XidianS6/VHDL_TP.pdf">TP</a></p><p><a href="https://kjle.github.io/files/XidianS6/VHDL_TP.zip">Source ofTP</a></p><h2 id="solution-of-tp">Solution of TP</h2><p><a href="https://kjle.github.io/files/XidianS6/VHDL_TP_Solution.zip">Solutionof TP</a> by Prof. Yann Douze</p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS6/VHDL_Exam2019_no_correction.pdf">Exam#2019</a> without correction</p><p><a href="https://kjle.github.io/files/XidianS6/VHDL_Exam_Appendice.pdf">ExamAppendice</a></p><h2 id="project-processeur-monocycle">Project: Processeur MonoCycle</h2><p><a href="https://kjle.github.io/files/XidianS6/VHDL_Project.pdf">Project</a></p><p><a href="https://kjle.github.io/files/XidianS6/VHDL_Project_CM.pdf">ProjectHint</a></p><p><a href="https://github.com/kjle/VHDL-2022-Spring/blob/main/Report_EN.pdf">Report</a>and <a href="https://github.com/kjle/VHDL-2022-Spring/tree/main/VHDL">SourceCode</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S6 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Electromagnetic</title>
      <link href="/en/XidianS6_Electromagnetic/"/>
      <url>/en/XidianS6_Electromagnetic/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS6/Electromagetic_CM.pdf">Transcription</a></p><h2 id="travaux-dirigés">Travaux Dirigés</h2><p><a href="https://kjle.github.io/files/XidianS6/Electromagetic_TD.pdf">TD:Electromagnétism</a></p><h2 id="correction-of-td">Correction of TD</h2><p><a href="https://kjle.github.io/files/XidianS6/Electromagetic_TD_Correction.pdf">TD_Correction</a>by Prof. Hervé Tortel</p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS6/Electromagetic_Exam2019_no_correction.pdf">Exam#2019</a> without correction</p><p><a href="https://kjle.github.io/files/XidianS6/Electromagetic_Exam2017.pdf">Exam#2017</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S6 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Microprocessor II</title>
      <link href="/en/XidianS6_MicroprocessorII/"/>
      <url>/en/XidianS6_MicroprocessorII/</url>
      
        <content type="html"><![CDATA[<h2 id="tavaux-pratique">Tavaux Pratique</h2><p><a href="https://kjle.github.io/files/XidianS6/Microprocessor_TP1_GPIO.pdf">TP1:GPIO</a></p><p><a href="https://kjle.github.io/files/XidianS6/Microprocessor_TP2_TIMER.pdf">TP2:TIMER</a></p><p><a href="https://kjle.github.io/files/XidianS6/Microprocessor_TP3_PWM.pdf">TP3:PWM</a></p><p><a href="https://kjle.github.io/files/XidianS6/Microprocessor_TP4_USART.pdf">TP4:USART</a></p><p><a href="https://kjle.github.io/files/XidianS6/Microprocessor_TP5_NVIC.pdf">TP5:NVIC</a></p><h2 id="solutions-of-tps">Solutions of TPs</h2><p><a href="https://kjle.github.io/files/XidianS6/Microprocessor_TP_Solution.pdf">TP_Solutions</a></p><div class="row">    <embed src="https://kjle.github.io/files/XidianS6/Microprocessor_TP_Solution.pdf" width="100%" height="550" type="application/pdf"></div><h2 id="exam">Exam</h2><p><a href="https://kjle.github.io/files/XidianS6/Microprocessor_Exam2019.pdf">Exam2019</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S6 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Semiconductor II</title>
      <link href="/en/XidianS6_SemiconductorII/"/>
      <url>/en/XidianS6_SemiconductorII/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS6/Semiconductor_CM_2021.pdf">Transcription</a>(Ch10-Ch11)</p><p><a href="https://kjle.github.io/files/XidianS6/Semiconductor_CM_Ch12.pdf">Transcription</a>(Ch12)</p><h2 id="travaux-dirigés">Travaux Dirigés</h2><p><a href="https://kjle.github.io/files/XidianS6/Semiconductor_TD_equilibre_hors_equilibre.pdf">TD:equilibre</a></p><p><a href="https://kjle.github.io/files/XidianS6/Semiconductor_TD_PNJonction.pdf">TD:PNJonction</a></p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS6/Semiconductor_Exam2020.pdf">Exam#2020</a> without correction</p>]]></content>
      
      
      <categories>
          
          <category> Xidian S6 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Digital Image Processing</title>
      <link href="/en/XidianS6_DigitalImageProcessing/"/>
      <url>/en/XidianS6_DigitalImageProcessing/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS6/DIP_Chap0_introv2021.pdf">Chapter0:Introduction</a></p><p><a href="https://kjle.github.io/files/XidianS6/DIP_Chap1_ImNum2021.pdf">Chapter1:DigitalImage</a></p><p><a href="https://kjle.github.io/files/XidianS6/DIP_Chap2_Trt_pixel2021.pdf">Chapter2:PixelProcessint</a></p><p><a href="https://kjle.github.io/files/XidianS6/DIP_Chap3_Filtrage%20linénaire.pdf">Chapter3:LinearFilters</a></p><p><a href="https://kjle.github.io/files/XidianS6/DIP_Chap4_Filtrage%20non-linénaire.pdf">Chapter4:NonlinearFilters</a></p><p><a href="https://kjle.github.io/files/XidianS6/DIP_Chap5_Segmentation_Region.pdf">Chapter5:EdgeSegmentation 1</a></p><p><a href="https://kjle.github.io/files/XidianS6/DIP_Chap5_Segmentation_Contours%202.pdf">Chapter5:EdgeSegmentation 2</a></p><p><a href="https://kjle.github.io/files/XidianS6/DIP_Chap5_Segmentation_Region2022.pdf">Chapter52022</a></p><h2 id="travaux-pratique-and-solution">Travaux Pratique andSolution</h2><p><a href="https://kjle.github.io/files/XidianS6/DIP_TP.zip">TP andSolution</a></p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS6/DIP_Exam2019.pdf">Exam#2019</a></p><p><a href="https://kjle.github.io/files/XidianS6/DIP_Exam2017_no_correction.pdf">Exam#2017</a> without correction</p>]]></content>
      
      
      <categories>
          
          <category> Xidian S6 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Automatic II</title>
      <link href="/en/XidianS6_AutomaticII/"/>
      <url>/en/XidianS6_AutomaticII/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS6/Automatic_CM.pdf">Transcription</a></p><h2 id="travaux-dirigés">Travaux Dirigés</h2><p><a href="https://kjle.github.io/files/XidianS6/Automatic_TD2019.docx">TD2019</a></p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS6/Automatic_Exam2021.pdf">Exam#2021</a></p><p><a href="https://kjle.github.io/files/XidianS6/Automatic_Exam2019.pdf">Exam#2019</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S6 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Analog Electronic III</title>
      <link href="/en/XidianS5_AnalogElecIII/"/>
      <url>/en/XidianS5_AnalogElecIII/</url>
      
        <content type="html"><![CDATA[<p>All the files can be found in webset <a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/">C.Peter</a>.</p><h2 id="cours-magistral">Cours Magistral</h2><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/1_RAPPELS.pdf">Rappels</a></p><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/2_QUADRIPOLES.pdf">Quadripoles</a></p><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/3_SC.pdf">SemiConducteur</a></p><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/4_DIODES.pdf">Diodes</a></p><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/5_TRANSISTOR_BIP.pdf">BJT</a></p><h2 id="travaux-dirigés">Travaux Dirigés</h2><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/TD1_RAPPELS.pdf">TD1</a></p><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/TD2_QUADRIPOLES.pdf">TD2</a></p><p>TD3 doesn't exist.</p><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/TD4_DIODES.pdf">TD4</a></p><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/TD5A_TRANSISTOR_BIP.pdf">TD5A</a></p><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/TD5B_TRANSISTOR_BIP.pdf">TD5B</a></p><p><a href="http://users.polytech.unice.fr/~cpeter/XIDIAN/TD5C_TRANSISTOR_BIP.pdf">TD5C</a></p><p><a href="https://kjle.github.io/files/XidianS5/AnalogElec_TD_corr.pdf">Corrigé</a>by KANG.</p>]]></content>
      
      
      <categories>
          
          <category> Xidian S5 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Microprocessor I</title>
      <link href="/en/XidianS5_MicroprocessorI/"/>
      <url>/en/XidianS5_MicroprocessorI/</url>
      
        <content type="html"><![CDATA[<p>All the files can be found in website <a href="http://users.polytech.unice.fr/~bilavarn/elec3_micropro.html">Systèmesà microprocesseurs</a>.</p><p>Before start, you need to reference <a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/GCC_ARM_utilisation.htm">Tutoriel:GCCARM</a>.</p><h2 id="cours-magistral">Cours Magistral</h2><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/Ch1-Representation.pdf">Ch1</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/Ch2-ARM_ISA.pdf">Ch2</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/Ch3-Donnees.pdf">Ch3</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/Ch4-Programmation.pdf">Ch4</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/Ch5-Execution.pdf">Ch5</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/Ch6-Binaire.pdf">Ch6</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/Ch7-Microcontroleur.pdf">Ch7</a></p><h2 id="travaux-dirigés">Travaux Dirigés</h2><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/TD1_RepresentationetArithmetique.pdf">TD1</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/TD2_ProgrammationElementaire.pdf">TD2</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/TD3_TableauxAdressage.pdf">TD3</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/TD4_ProgrammationStructuree.pdf">TD4</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/TD5_CalculMatriciel.pdf">TD5</a></p><p><a href="http://users.polytech.unice.fr/~bilavarn/fichier/elec3_micropro/TD6_RevisionSynthese.pdf">TD6</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S5 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Digital Electronic (FSM)</title>
      <link href="/en/XidianS5_FSM/"/>
      <url>/en/XidianS5_FSM/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS5/FSM_CM_introduction.ppt">Transcription:Introcudction</a></p><p><a href="https://kjle.github.io/files/XidianS5/FSM_CM.pdf">Transcription</a></p><h2 id="travaux-dirigés-et-corrigés">Travaux Dirigés et Corrigés</h2><p><a href="https://kjle.github.io/files/XidianS5/FSM_TD.pdf">TD</a></p><p><a href="https://kjle.github.io/files/XidianS5/FSM_TD_correction.pdf">Corrigés</a></p><p><a href="https://kjle.github.io/files/XidianS5/FSM_TD_Ex.pdf">Exercice surles Automates à Etats Finis</a></p><h2 id="travaux-pratique-et-solutions">Travaux Pratique etSolutions</h2><p><a href="https://kjle.github.io/files/XidianS5/FSM_TP1.doc">TP1</a></p><p><a href="https://kjle.github.io/files/XidianS5/FSM_TP2.doc">TP2</a></p><p><a href="https://kjle.github.io/files/XidianS5/FSM_TP1_solution.pdf">Solutionof TP1</a></p><p><a href="https://kjle.github.io/files/XidianS5/FSM_TP2_solution.docx">Solutionof TP2</a></p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS5/FSM_Exam2017.pdf">Exam#2017</a></p><p><a href="https://kjle.github.io/files/XidianS5/FSM_Exam2014.pdf">Exam#2014</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S5 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Automatic I</title>
      <link href="/en/XidianS5_AutomaticI/"/>
      <url>/en/XidianS5_AutomaticI/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS5/Automatic_CM.pdf">Transcription</a></p><h2 id="travaux-dirigés-and-corrigés">Travaux Dirigés and Corrigés</h2><p><a href="https://kjle.github.io/files/XidianS5/Automatic_TD.pdf">TD</a></p><p><a href="https://kjle.github.io/files/XidianS5/Automatic_TD_corrige.pdf">Corrigés</a></p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS5/Automatic_Exam2021.pdf">Exam#2021</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S5 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Digital Signal Processing (Digital Filter)</title>
      <link href="/en/XidianS5_DigitalSignalProcessing/"/>
      <url>/en/XidianS5_DigitalSignalProcessing/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS5/DSP_CM.pdf">Transcription</a></p><h2 id="travaux-dirigés-and-travaux-pratiques">Travaux Dirigés andTravaux Pratiques</h2><p><a href="https://kjle.github.io/files/XidianS5/DSP_TD_TP.pdf">TD</a></p><h2 id="project-denoise">Project: Denoise</h2><p><a href="https://kjle.github.io/files/XidianS5/DSP_Project.zip">Project</a></p><h3 id="subject">Subject</h3><p>Denoise with the given audio (sig2b)</p><h3 id="result">Result</h3><p>The message in this audio is <strong>"Bonjour, groupe2!"</strong></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S5 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Semiconductor I</title>
      <link href="/en/XidianS5_SemiconductorI/"/>
      <url>/en/XidianS5_SemiconductorI/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS5/Semiconductor_CM_Ch1-Ch10.pdf">Transcription</a>(Ch1-Ch10)</p><h2 id="travaux-dirigés">Travaux Dirigés</h2><p><a href="https://kjle.github.io/files/XidianS5/Semiconductor_TD_octobre_v2.pdf">TD</a></p><p><a href="https://kjle.github.io/files/XidianS5/Semiconductor_TD_densite_etats_SCintrinseque.doc">TD:Densitéétats</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S5 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Analog Electronic II</title>
      <link href="/en/XidianS4_AnalogElecII/"/>
      <url>/en/XidianS4_AnalogElecII/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS4/AnalogElec_CM2022.pdf">CM#2022</a> (made by REN)</p><h2 id="travaux-dirigés">Travaux Dirigés</h2><p><a href="https://kjle.github.io/files/XidianS4/AnalogElec_TD_RLC.pdf">TD:RLC</a>(with correction)</p><p><a href="https://kjle.github.io/files/XidianS4/AnalogElec_TD_AOP.pdf">TD:AOP</a></p><p><a href="https://kjle.github.io/files/XidianS4/AnalogElec_TD_RRC.pdf">TD:FiltreRRC</a></p><p><a href="https://kjle.github.io/files/XidianS4/AnalogElec_TD_RTFRC.pdf">TD:FiltreRéponse Temporelle Filtre RC</a></p><h2 id="travaux-pratique">Travaux Pratique</h2><p><a href="https://kjle.github.io/files/XidianS4/AnalogElec_TP.pdf">TP</a></p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS4/AnalogElec_Exam2018.pdf">Exam#2018</a> (with correction)</p>]]></content>
      
      
      <categories>
          
          <category> Xidian S4 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Language C II</title>
      <link href="/en/XidianS4_langCII/"/>
      <url>/en/XidianS4_langCII/</url>
      
        <content type="html"><![CDATA[<p>All the files can be found in website <a href="http://users.polytech.unice.fr/~vg/index-xidian.html">VincentGranet</a>.</p><h2 id="cours-magistral">Cours Magistral</h2><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/09-String.pdf">Chaînesde caractères</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/10-CPP.pdf">CPP</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/11-Struct-Unions.pdf">Structureset unions</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/12-Pointeurs.pdf">Pointeurs</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/13-CompilSep.pdf">Compilationséparée</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/14-Fichiers.pdf">Fichiers</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/15-IG-LibSX.pdf">Interfacegraphiques avec libsx</a></p><h2 id="travaux-dirigés-et-corrigés">Travaux Dirigés et Corrigés</h2><p><a href="http://users.polytech.unice.fr/~vg/xidian/s4/td07.pdf">TD7</a> and<a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td07.pdf">Corrigé</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s4/td08.pdf">TD8</a> and<a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td08.pdf">Corrigé</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s4/td09.pdf">TD9</a> and<a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td09.pdf">Corrigé</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s4/td10a.pdf">TD10a</a> <a href="http://users.polytech.unice.fr/~vg/xidian/s4/td10b.pdf">TD10 b</a>and <a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td10a.pdf">Corrigéa</a> <a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td10b.pdf">Corrigéb</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s4/td11.pdf">TD11</a>and <a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td11/sol-td11-array.pdf">Corrigé1</a> <a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td11/sol-td11-LC.pdf">Corrigé2</a> <a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td11/Makefile">Makefile</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s4/td12.pdf">TD12</a>and <a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td12.pdf">Corrigé</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s4/td13.pdf">TD13</a>and <a href="http://users.polytech.unice.fr/~vg/xidian/s4/sol-td13.pdf">Corrigé</a></p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS4/LangC_Exam2019-2020.pdf">Exam#2020</a> (with correction)</p><p><a href="https://kjle.github.io/files/XidianS4/LangC_Exam2017-2018.pdf">Exam#2018</a> (with correction)</p><p><a href="https://kjle.github.io/files/XidianS4/LangC_Exam2016-2017.pdf">Exam#2017</a> (with correction)</p><h2 id="project">Project</h2><p>All the source is on <a href="https://github.com/kjle/Project-C-2021-Spring">Github</a>.</p><p><a href="https://github.com/kjle/Project-C-2021-Spring/blob/main/problem.pdf">Problem</a></p><p><a href="https://github.com/kjle/Project-C-2021-Spring/blob/main/Solution.pdf">Report</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S4 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Signal and System II</title>
      <link href="/en/XidianS4_Signal&amp;SystemII/"/>
      <url>/en/XidianS4_Signal&amp;SystemII/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS4/S&amp;S_CM_Bilan.pdf">Bilan</a></p><p><a href="https://kjle.github.io/files/XidianS4/S&amp;S_CM1.pdf">Rappels detraitement du signal</a></p><p><a href="https://kjle.github.io/files/XidianS4/S&amp;S_CM2.pdf">Signauxéchantillonnés</a></p><p><a href="https://kjle.github.io/files/XidianS4/S&amp;S_CM3.pdf">Signauxnumériques et transformée de Fourier Discrète</a></p><p><a href="https://kjle.github.io/files/XidianS4/S&amp;S_CM4.pdf">Conversionanalogique numérique et bruit de quantification</a></p><h2 id="travaux-dirigés-et-corrigés">Travaux Dirigés et Corrigés</h2><p><a href="https://kjle.github.io/files/XidianS4/S&amp;S_TD.pdf">TD</a></p><p><a href="https://kjle.github.io/files/XidianS4/S&amp;S_TD_corr.pdf">Corrigés</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S4 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Statistic Applications II Statisitques</title>
      <link href="/en/XidianS4_ProbabilityII/"/>
      <url>/en/XidianS4_ProbabilityII/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS4/Probability_CM.pdf">CM:Statistiques</a></p><h2 id="travaux-dirigés-et-corrigés">Travaux Dirigés et Corrigés</h2><p><a href="https://kjle.github.io/files/XidianS4/Probability_TD.pdf">TD</a></p><h2 id="reference">Reference</h2><p>You can find many useful files on <a href="http://users.polytech.unice.fr/~aliferis/fr/teaching/courses/elec3/statistique_appliquee/docs.php">StatistiqueAppliquée</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S4 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Statistic Applications I Probabilité</title>
      <link href="/en/XidianS3_ProbabilityI/"/>
      <url>/en/XidianS3_ProbabilityI/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS3/Probability_CM.pdf">CM:Statistiques</a></p><h2 id="travaux-dirigés-et-corrigés">Travaux Dirigés et Corrigés</h2><p><a href="https://kjle.github.io/files/XidianS3/Probability_TD.pdf">TD</a></p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS3/Probability_Exam2020.pdf">Exam#2020</a></p><h2 id="reference">Reference</h2><p><a href="https://kjle.github.io/files/XidianS3/Probability_Appendix.pdf">Appendix</a></p><p>You can find many useful files on <a href="http://users.polytech.unice.fr/~aliferis/fr/teaching/courses/elec3/statistique_appliquee/docs.php">StatistiqueAppliquée</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S3 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Language C I</title>
      <link href="/en/XidianS3_langCI/"/>
      <url>/en/XidianS3_langCI/</url>
      
        <content type="html"><![CDATA[<p>All the files can be found in website <a href="http://users.polytech.unice.fr/~vg/index-xidian.html">VincentGranet</a>.</p><h2 id="cours-magistral">Cours Magistral</h2><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/01-Introduction.pdf">Introduction</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/02-ActionsElem.pdf">Actionsélémentaires</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/03-TypesElem.pdf">Typesélémentaires</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/04-Expressions.pdf">Expressions</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/05-ActionsStruct.pdf">Énoncécomposé</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/06-Routines.pdf">Routines</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/07-EnoncesIteratifs.pdf">Enoncésitératifs</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/cours/08-Tableaux.pdf">Tableaux</a></p><h2 id="travaux-dirigés-et-corrigés">Travaux Dirigés et Corrigés</h2><p><a href="http://users.polytech.unice.fr/~vg/xidian/s3/td00.pdf">TD0</a> and<a href="http://users.polytech.unice.fr/~vg/xidian/s3/td01.pdf">TD1</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s3/td02.pdf">TD2</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s3/td03.pdf">TD3</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s3/td04.pdf">TD4</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s3/td05.pdf">TD5</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian/s3/td06.pdf">TD6a</a>and <a href="http://users.polytech.unice.fr/~vg/xidian/s3/td06-2.pdf">TD6b</a></p><h2 id="exams">Exams</h2><p><a href="http://users.polytech.unice.fr/~vg/xidian-ds/20-21/sol-DS-2021-01.pdf">Exam#2020</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian-ds/19-20/sol-DS-2019-10-14.pdf">Exam#2019</a></p><p><a href="http://users.polytech.unice.fr/~vg/xidian-ds/18-19/sol-DS-2018-15-10.pdf">Exam#2018</a></p><h2 id="project">Project</h2><p>All the source is on <a href="https://github.com/kjle/Project-C-2020-Fall">Github</a>.</p><p><a href="https://github.com/kjle/Project-C-2020-Fall/blob/main/Problems.pdf">Problem</a></p><p><a href="https://github.com/kjle/Project-C-2020-Fall/blob/main/Solutions.pdf">Report</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S3 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Analog Electronic I</title>
      <link href="/en/XidianS3_AnalogElecI/"/>
      <url>/en/XidianS3_AnalogElecI/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS3/AnalogElec_CM.pdf">CM#2022</a></p><h2 id="travaux-dirigés">Travaux Dirigés</h2><p><a href="https://kjle.github.io/files/XidianS3/AnalogElec_TD.pdf">Allthe TDs</a> (without correction)</p><h2 id="reference">Reference</h2><p><a href="https://kjle.github.io/files/XidianS3/AnalogElec_EN_FR_CH.xlsx">SpecializedVocabulary Document</a> (made by Prof.REN)</p><h2 id="exams">Exams</h2><p><a href="https://kjle.github.io/files/XidianS3/AnalogElec_Exam2020.pdf">Exam#2020</a> (with correction)</p><p><a href="https://kjle.github.io/files/XidianS3/AnalogElec_Exam2019.pdf">Exam#2019</a> (without correction)</p><p><a href="https://kjle.github.io/files/XidianS3/AnalogElec_Exam2018.pdf">Exam#2018</a> (without correction)</p>]]></content>
      
      
      <categories>
          
          <category> Xidian S3 </category>
          
      </categories>
      
      
    </entry>
    
    
    
    <entry>
      <title>Signal and System I</title>
      <link href="/en/XidianS3_Signal&amp;SystemI/"/>
      <url>/en/XidianS3_Signal&amp;SystemI/</url>
      
        <content type="html"><![CDATA[<h2 id="cours-magistral">Cours Magistral</h2><p><a href="https://kjle.github.io/files/XidianS3/S&amp;S_CM.pdf">CM</a></p><h2 id="travaux-dirigés-et-corrigés">Travaux Dirigés et Corrigés</h2><p><a href="https://kjle.github.io/files/XidianS3/S&amp;S_TD1.pdf">TD1</a></p><p><a href="https://kjle.github.io/files/XidianS3/S&amp;S_TD2.pdf">TD2</a></p><p><a href="https://kjle.github.io/files/XidianS3/S&amp;S_TD3.pdf">TD3</a></p><p><a href="https://kjle.github.io/files/XidianS3/S&amp;S_TD4.pdf">TD4</a></p>]]></content>
      
      
      <categories>
          
          <category> Xidian S3 </category>
          
      </categories>
      
      
    </entry>
    
    
  
  
    
  
</search>
