#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5625024b6f70 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x5625024dab10_0 .var "CLK", 0 0;
v0x5625024dabd0_0 .net "MemtoRegOut", 63 0, L_0x5625024db0b0;  1 drivers
v0x5625024dace0_0 .var "Reset_L", 0 0;
v0x5625024dad80_0 .net "currentPC", 63 0, v0x5625024d98d0_0;  1 drivers
v0x5625024dae20_0 .var "passed", 7 0;
v0x5625024daf30_0 .var "startPC", 63 0;
v0x5625024daff0_0 .var "watchdog", 15 0;
E_0x56250247e8d0 .event edge, v0x5625024daff0_0;
S_0x562502416cf0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x5625024b6f70;
 .timescale -9 -12;
v0x5625024b6430_0 .var "numTests", 7 0;
v0x5625024b65f0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x5625024b65f0_0;
    %load/vec4 v0x5625024b6430_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x5625024b65f0_0, v0x5625024b6430_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5625024d4330 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x5625024b6f70;
 .timescale -9 -12;
v0x5625024b6800_0 .var "actualOut", 63 0;
v0x5625024b6c50_0 .var "expectedOut", 63 0;
v0x5625024b6e40_0 .var "passed", 7 0;
v0x5625024b4dc0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x5625024b6800_0;
    %load/vec4 v0x5625024b6c50_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x5625024b4dc0_0 {0 0 0};
    %load/vec4 v0x5625024b6e40_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5625024b6e40_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x5625024b4dc0_0, v0x5625024b6800_0, v0x5625024b6c50_0 {0 0 0};
T_1.3 ;
    %end;
S_0x5625024d4610 .scope module, "uut" "singlecycle" 2 46, 3 3 0, S_0x5625024b6f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x5625024d9170_0 .net "CLK", 0 0, v0x5625024dab10_0;  1 drivers
v0x5625024d9260_0 .net "MemtoRegOut", 63 0, L_0x5625024db0b0;  alias, 1 drivers
v0x5625024d9320_0 .net *"_ivl_7", 4 0, L_0x5625024db460;  1 drivers
v0x5625024d93f0_0 .net *"_ivl_9", 4 0, L_0x5625024db500;  1 drivers
v0x5625024d94d0_0 .net "aluctrl", 3 0, v0x5625024d5220_0;  1 drivers
v0x5625024d9630_0 .net "aluout", 63 0, v0x5625024d4d70_0;  1 drivers
v0x5625024d9740_0 .net "alusrc", 0 0, v0x5625024d5300_0;  1 drivers
v0x5625024d97e0_0 .net "branch", 0 0, v0x5625024d53a0_0;  1 drivers
v0x5625024d98d0_0 .var "currentpc", 63 0;
v0x5625024d9970_0 .net "extimm", 63 0, v0x5625024d8d80_0;  1 drivers
v0x5625024d9a80_0 .net "instruction", 31 0, v0x5625024d6e70_0;  1 drivers
v0x5625024d9b40_0 .net "mem2reg", 0 0, v0x5625024d5470_0;  1 drivers
v0x5625024d9be0_0 .net "memoryout", 63 0, v0x5625024d66b0_0;  1 drivers
v0x5625024d9c80_0 .net "memread", 0 0, v0x5625024d5530_0;  1 drivers
v0x5625024d9d70_0 .net "memwrite", 0 0, v0x5625024d5640_0;  1 drivers
v0x5625024d9e60_0 .net "nextpc", 63 0, L_0x5625024b6310;  1 drivers
v0x5625024d9f00_0 .net "opcode", 10 0, L_0x5625024db770;  1 drivers
v0x5625024da0b0_0 .net "rd", 4 0, L_0x5625024db230;  1 drivers
v0x5625024da150_0 .net "reg2loc", 0 0, v0x5625024d57e0_0;  1 drivers
v0x5625024da1f0_0 .net "regoutA", 63 0, v0x5625024d7e70_0;  1 drivers
v0x5625024da2e0_0 .net "regoutB", 63 0, v0x5625024d7f80_0;  1 drivers
v0x5625024da3d0_0 .net "regwrite", 0 0, v0x5625024d58a0_0;  1 drivers
v0x5625024da4c0_0 .net "resetl", 0 0, v0x5625024dace0_0;  1 drivers
v0x5625024da560_0 .net "rm", 4 0, L_0x5625024db370;  1 drivers
v0x5625024da620_0 .net "rn", 4 0, L_0x5625024db5a0;  1 drivers
v0x5625024da6c0_0 .net "signop", 1 0, v0x5625024d5960_0;  1 drivers
v0x5625024da7b0_0 .net "startpc", 63 0, v0x5625024daf30_0;  1 drivers
v0x5625024da890_0 .net "uncond_branch", 0 0, v0x5625024d5a40_0;  1 drivers
L_0x7f516bad0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5625024da980_0 .net "zero", 0 0, L_0x7f516bad0018;  1 drivers
E_0x56250247ea60 .event edge, v0x5625024d66b0_0;
E_0x56250247e600 .event edge, v0x5625024d8050_0;
L_0x5625024db0b0 .functor MUXZ 64, v0x5625024d4d70_0, v0x5625024d66b0_0, v0x5625024d5470_0, C4<>;
L_0x5625024db230 .part v0x5625024d6e70_0, 0, 5;
L_0x5625024db370 .part v0x5625024d6e70_0, 5, 5;
L_0x5625024db460 .part v0x5625024d6e70_0, 0, 5;
L_0x5625024db500 .part v0x5625024d6e70_0, 16, 5;
L_0x5625024db5a0 .functor MUXZ 5, L_0x5625024db500, L_0x5625024db460, v0x5625024d57e0_0, C4<>;
L_0x5625024db770 .part v0x5625024d6e70_0, 21, 11;
L_0x5625024db860 .functor MUXZ 64, v0x5625024d7f80_0, v0x5625024d8d80_0, v0x5625024d5300_0, C4<>;
L_0x5625024db9f0 .part v0x5625024d6e70_0, 0, 26;
S_0x5625024d48b0 .scope module, "alu" "ALU" 3 117, 4 8 0, S_0x5625024d4610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5625024adb70_0 .net "ALUCtrl", 3 0, v0x5625024d5220_0;  alias, 1 drivers
v0x5625024d4bd0_0 .net "BusA", 63 0, v0x5625024d7e70_0;  alias, 1 drivers
v0x5625024d4cb0_0 .net "BusB", 63 0, L_0x5625024db860;  1 drivers
v0x5625024d4d70_0 .var "BusW", 63 0;
v0x5625024d4e50_0 .net "Zero", 0 0, L_0x7f516bad0018;  alias, 1 drivers
E_0x56250247ee50 .event edge, v0x5625024d4cb0_0, v0x5625024d4bd0_0, v0x5625024adb70_0;
S_0x5625024d5000 .scope module, "controllogic" "Control" 3 92, 5 17 0, S_0x5625024d4610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 2 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x5625024d5220_0 .var "aluop", 3 0;
v0x5625024d5300_0 .var "alusrc", 0 0;
v0x5625024d53a0_0 .var "branch", 0 0;
v0x5625024d5470_0 .var "mem2reg", 0 0;
v0x5625024d5530_0 .var "memread", 0 0;
v0x5625024d5640_0 .var "memwrite", 0 0;
v0x5625024d5700_0 .net "opcode", 10 0, L_0x5625024db770;  alias, 1 drivers
v0x5625024d57e0_0 .var "reg2loc", 0 0;
v0x5625024d58a0_0 .var "regwrite", 0 0;
v0x5625024d5960_0 .var "signop", 1 0;
v0x5625024d5a40_0 .var "uncond_branch", 0 0;
E_0x56250243abf0 .event edge, v0x5625024d5700_0;
S_0x5625024d5cc0 .scope module, "datamemory" "DataMemory" 3 134, 6 5 0, S_0x5625024d4610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x5625024d6330_0 .net "Address", 63 0, v0x5625024d4d70_0;  alias, 1 drivers
v0x5625024d6440_0 .net "Clock", 0 0, v0x5625024dab10_0;  alias, 1 drivers
v0x5625024d64e0_0 .net "MemoryRead", 0 0, v0x5625024d5530_0;  alias, 1 drivers
v0x5625024d65e0_0 .net "MemoryWrite", 0 0, v0x5625024d5640_0;  alias, 1 drivers
v0x5625024d66b0_0 .var "ReadData", 63 0;
v0x5625024d67a0_0 .net "WriteData", 63 0, v0x5625024d7f80_0;  alias, 1 drivers
v0x5625024d6860 .array "memBank", 0 1023, 7 0;
E_0x5625024d5ef0 .event posedge, v0x5625024d6440_0;
S_0x5625024d5f50 .scope task, "initset" "initset" 6 16, 6 16 0, S_0x5625024d5cc0;
 .timescale -9 -12;
v0x5625024d6150_0 .var "addr", 63 0;
v0x5625024d6250_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.datamemory.initset ;
    %load/vec4 v0x5625024d6250_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5625024d6150_0;
    %store/vec4a v0x5625024d6860, 4, 0;
    %load/vec4 v0x5625024d6250_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5625024d6150_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5625024d6860, 4, 0;
    %load/vec4 v0x5625024d6250_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5625024d6150_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5625024d6860, 4, 0;
    %load/vec4 v0x5625024d6250_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5625024d6150_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5625024d6860, 4, 0;
    %load/vec4 v0x5625024d6250_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5625024d6150_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5625024d6860, 4, 0;
    %load/vec4 v0x5625024d6250_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5625024d6150_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5625024d6860, 4, 0;
    %load/vec4 v0x5625024d6250_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5625024d6150_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5625024d6860, 4, 0;
    %load/vec4 v0x5625024d6250_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5625024d6150_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5625024d6860, 4, 0;
    %end;
S_0x5625024d6a20 .scope module, "imem" "InstructionMemory" 3 87, 7 8 0, S_0x5625024d4610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x5625024b5de0 .param/l "MemSize" 0 7 11, +C4<00000000000000000000000000101000>;
P_0x5625024b5e20 .param/l "T_rd" 0 7 10, +C4<00000000000000000000000000010100>;
v0x5625024d6d70_0 .net "Address", 63 0, v0x5625024d98d0_0;  alias, 1 drivers
v0x5625024d6e70_0 .var "Data", 31 0;
E_0x5625024d6cf0 .event edge, v0x5625024d6d70_0;
S_0x5625024d6fb0 .scope module, "nextpclogic" "NextPClogic" 3 125, 8 1 0, S_0x5625024d4610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
L_0x5625024b6310 .functor BUFZ 64, v0x5625024d75c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x5625024d7330_0 .net "ALUZero", 0 0, L_0x7f516bad0018;  alias, 1 drivers
v0x5625024d73f0_0 .net "Branch", 0 0, v0x5625024d53a0_0;  alias, 1 drivers
v0x5625024d74c0_0 .net "CurrentPC", 63 0, v0x5625024d98d0_0;  alias, 1 drivers
v0x5625024d75c0_0 .var "NewPC", 63 0;
v0x5625024d7660_0 .net "NextPC", 63 0, L_0x5625024b6310;  alias, 1 drivers
v0x5625024d7770_0 .net "SignExtImm64", 63 0, v0x5625024d8d80_0;  alias, 1 drivers
v0x5625024d7850_0 .net "Uncondbranch", 0 0, v0x5625024d5a40_0;  alias, 1 drivers
E_0x5625024d72c0/0 .event edge, v0x5625024d53a0_0, v0x5625024d4e50_0, v0x5625024d6d70_0, v0x5625024d7770_0;
E_0x5625024d72c0/1 .event edge, v0x5625024d5a40_0;
E_0x5625024d72c0 .event/or E_0x5625024d72c0/0, E_0x5625024d72c0/1;
S_0x5625024d79d0 .scope module, "regfile" "RegisterFile" 3 106, 9 3 0, S_0x5625024d4610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x5625024d7e70_0 .var "BusA", 63 0;
v0x5625024d7f80_0 .var "BusB", 63 0;
v0x5625024d8050_0 .net "BusW", 63 0, L_0x5625024db0b0;  alias, 1 drivers
v0x5625024d8120_0 .net "Clk", 0 0, v0x5625024dab10_0;  alias, 1 drivers
v0x5625024d81f0_0 .net "RA", 4 0, L_0x5625024db5a0;  alias, 1 drivers
v0x5625024d8300_0 .net "RB", 4 0, L_0x5625024db370;  alias, 1 drivers
v0x5625024d83e0_0 .net "RW", 4 0, L_0x5625024db230;  alias, 1 drivers
v0x5625024d84c0_0 .net "RegWr", 0 0, v0x5625024d58a0_0;  alias, 1 drivers
v0x5625024d8560 .array "registers", 0 31, 63 0;
E_0x5625024d71e0 .event negedge, v0x5625024d6440_0;
v0x5625024d8560_0 .array/port v0x5625024d8560, 0;
v0x5625024d8560_1 .array/port v0x5625024d8560, 1;
v0x5625024d8560_2 .array/port v0x5625024d8560, 2;
E_0x5625024d7d10/0 .event edge, v0x5625024d81f0_0, v0x5625024d8560_0, v0x5625024d8560_1, v0x5625024d8560_2;
v0x5625024d8560_3 .array/port v0x5625024d8560, 3;
v0x5625024d8560_4 .array/port v0x5625024d8560, 4;
v0x5625024d8560_5 .array/port v0x5625024d8560, 5;
v0x5625024d8560_6 .array/port v0x5625024d8560, 6;
E_0x5625024d7d10/1 .event edge, v0x5625024d8560_3, v0x5625024d8560_4, v0x5625024d8560_5, v0x5625024d8560_6;
v0x5625024d8560_7 .array/port v0x5625024d8560, 7;
v0x5625024d8560_8 .array/port v0x5625024d8560, 8;
v0x5625024d8560_9 .array/port v0x5625024d8560, 9;
v0x5625024d8560_10 .array/port v0x5625024d8560, 10;
E_0x5625024d7d10/2 .event edge, v0x5625024d8560_7, v0x5625024d8560_8, v0x5625024d8560_9, v0x5625024d8560_10;
v0x5625024d8560_11 .array/port v0x5625024d8560, 11;
v0x5625024d8560_12 .array/port v0x5625024d8560, 12;
v0x5625024d8560_13 .array/port v0x5625024d8560, 13;
v0x5625024d8560_14 .array/port v0x5625024d8560, 14;
E_0x5625024d7d10/3 .event edge, v0x5625024d8560_11, v0x5625024d8560_12, v0x5625024d8560_13, v0x5625024d8560_14;
v0x5625024d8560_15 .array/port v0x5625024d8560, 15;
v0x5625024d8560_16 .array/port v0x5625024d8560, 16;
v0x5625024d8560_17 .array/port v0x5625024d8560, 17;
v0x5625024d8560_18 .array/port v0x5625024d8560, 18;
E_0x5625024d7d10/4 .event edge, v0x5625024d8560_15, v0x5625024d8560_16, v0x5625024d8560_17, v0x5625024d8560_18;
v0x5625024d8560_19 .array/port v0x5625024d8560, 19;
v0x5625024d8560_20 .array/port v0x5625024d8560, 20;
v0x5625024d8560_21 .array/port v0x5625024d8560, 21;
v0x5625024d8560_22 .array/port v0x5625024d8560, 22;
E_0x5625024d7d10/5 .event edge, v0x5625024d8560_19, v0x5625024d8560_20, v0x5625024d8560_21, v0x5625024d8560_22;
v0x5625024d8560_23 .array/port v0x5625024d8560, 23;
v0x5625024d8560_24 .array/port v0x5625024d8560, 24;
v0x5625024d8560_25 .array/port v0x5625024d8560, 25;
v0x5625024d8560_26 .array/port v0x5625024d8560, 26;
E_0x5625024d7d10/6 .event edge, v0x5625024d8560_23, v0x5625024d8560_24, v0x5625024d8560_25, v0x5625024d8560_26;
v0x5625024d8560_27 .array/port v0x5625024d8560, 27;
v0x5625024d8560_28 .array/port v0x5625024d8560, 28;
v0x5625024d8560_29 .array/port v0x5625024d8560, 29;
v0x5625024d8560_30 .array/port v0x5625024d8560, 30;
E_0x5625024d7d10/7 .event edge, v0x5625024d8560_27, v0x5625024d8560_28, v0x5625024d8560_29, v0x5625024d8560_30;
v0x5625024d8560_31 .array/port v0x5625024d8560, 31;
E_0x5625024d7d10/8 .event edge, v0x5625024d8560_31, v0x5625024d8300_0;
E_0x5625024d7d10 .event/or E_0x5625024d7d10/0, E_0x5625024d7d10/1, E_0x5625024d7d10/2, E_0x5625024d7d10/3, E_0x5625024d7d10/4, E_0x5625024d7d10/5, E_0x5625024d7d10/6, E_0x5625024d7d10/7, E_0x5625024d7d10/8;
S_0x5625024d8b00 .scope module, "signext" "SignExtender" 3 143, 10 6 0, S_0x5625024d4610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Ins26";
    .port_info 2 /INPUT 2 "Ctrl";
v0x5625024d8d80_0 .var "BusImm", 63 0;
v0x5625024d8e90_0 .net "Ctrl", 1 0, v0x5625024d5960_0;  alias, 1 drivers
v0x5625024d8f60_0 .net "Ins26", 25 0, L_0x5625024db9f0;  1 drivers
v0x5625024d9030_0 .var "extBit", 0 0;
E_0x5625024d8d00 .event edge, v0x5625024d5960_0, v0x5625024d8f60_0;
    .scope S_0x5625024d6a20;
T_3 ;
    %wait E_0x5625024d6cf0;
    %vpi_call 7 23 "$display", "InstructionMemory: data = %h", v0x5625024d6e70_0 {0 0 0};
    %load/vec4 v0x5625024d6d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5625024d6e70_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5625024d5000;
T_4 ;
    %wait E_0x56250243abf0;
    %load/vec4 v0x5625024d5700_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5625024d5960_0, 0, 2;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %vpi_call 5 46 "$display", "LDUR instruction received" {0 0 0};
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %vpi_call 5 59 "$display", "STUR instruction received" {0 0 0};
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %vpi_call 5 72 "$display", "addreg instruction received" {0 0 0};
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %vpi_call 5 85 "$display", "addimm instruction received" {0 0 0};
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %vpi_call 5 98 "$display", "subreg instruction received" {0 0 0};
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %vpi_call 5 111 "$display", "subimm instruction received" {0 0 0};
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %vpi_call 5 137 "$display", "AND instruction received" {0 0 0};
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %vpi_call 5 150 "$display", "CBZ instruction received" {0 0 0};
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d57e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024d5a40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d53a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5530_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d5640_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5625024d5300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024d58a0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5625024d5220_0, 0, 4;
    %vpi_call 5 163 "$display", "B instruction received" {0 0 0};
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5625024d79d0;
T_5 ;
    %wait E_0x5625024d7d10;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5625024d8560, 4, 0;
    %load/vec4 v0x5625024d81f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5625024d8560, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x5625024d81f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5625024d8560, 4, 0;
T_5.0 ;
    %load/vec4 v0x5625024d8300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5625024d8560, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x5625024d8300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5625024d8560, 4, 0;
T_5.2 ;
    %delay 2000, 0;
    %load/vec4 v0x5625024d81f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5625024d8560, 4;
    %store/vec4 v0x5625024d7e70_0, 0, 64;
    %load/vec4 v0x5625024d8300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5625024d8560, 4;
    %store/vec4 v0x5625024d7f80_0, 0, 64;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5625024d79d0;
T_6 ;
    %wait E_0x5625024d71e0;
    %load/vec4 v0x5625024d84c0_0;
    %load/vec4 v0x5625024d83e0_0;
    %pushi/vec4 31, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 3000, 0;
    %load/vec4 v0x5625024d8050_0;
    %load/vec4 v0x5625024d83e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5625024d8560, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5625024d48b0;
T_7 ;
    %wait E_0x56250247ee50;
    %load/vec4 v0x5625024adb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x5625024d4bd0_0;
    %load/vec4 v0x5625024d4cb0_0;
    %and;
    %store/vec4 v0x5625024d4d70_0, 0, 64;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x5625024d4bd0_0;
    %load/vec4 v0x5625024d4cb0_0;
    %or;
    %store/vec4 v0x5625024d4d70_0, 0, 64;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5625024d4bd0_0;
    %load/vec4 v0x5625024d4cb0_0;
    %add;
    %store/vec4 v0x5625024d4d70_0, 0, 64;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5625024d4bd0_0;
    %load/vec4 v0x5625024d4cb0_0;
    %sub;
    %store/vec4 v0x5625024d4d70_0, 0, 64;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5625024d4cb0_0;
    %store/vec4 v0x5625024d4d70_0, 0, 64;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5625024d6fb0;
T_8 ;
    %wait E_0x5625024d72c0;
    %load/vec4 v0x5625024d73f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5625024d7330_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5625024d74c0_0;
    %load/vec4 v0x5625024d7770_0;
    %add;
    %store/vec4 v0x5625024d75c0_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5625024d7850_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5625024d74c0_0;
    %load/vec4 v0x5625024d7770_0;
    %add;
    %store/vec4 v0x5625024d75c0_0, 0, 64;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5625024d74c0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x5625024d75c0_0, 0, 64;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5625024d5cc0;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5625024d6150_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5625024d6250_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5625024d5f50;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5625024d6150_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5625024d6250_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5625024d5f50;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5625024d6150_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5625024d6250_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5625024d5f50;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5625024d6150_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5625024d6250_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5625024d5f50;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5625024d6150_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5625024d6250_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamemory.initset, S_0x5625024d5f50;
    %join;
    %end;
    .thread T_9;
    .scope S_0x5625024d5cc0;
T_10 ;
    %wait E_0x5625024d5ef0;
    %load/vec4 v0x5625024d64e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x5625024d6330_0;
    %load/vec4a v0x5625024d6860, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5625024d66b0_0, 4, 5;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5625024d6860, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5625024d66b0_0, 4, 5;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5625024d6860, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5625024d66b0_0, 4, 5;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5625024d6860, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5625024d66b0_0, 4, 5;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5625024d6860, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5625024d66b0_0, 4, 5;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5625024d6860, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5625024d66b0_0, 4, 5;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5625024d6860, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5625024d66b0_0, 4, 5;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5625024d6860, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5625024d66b0_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5625024d5cc0;
T_11 ;
    %wait E_0x5625024d5ef0;
    %load/vec4 v0x5625024d65e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5625024d67a0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5625024d6330_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5625024d6860, 0, 4;
    %load/vec4 v0x5625024d67a0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5625024d6860, 0, 4;
    %load/vec4 v0x5625024d67a0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5625024d6860, 0, 4;
    %load/vec4 v0x5625024d67a0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5625024d6860, 0, 4;
    %load/vec4 v0x5625024d67a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5625024d6860, 0, 4;
    %load/vec4 v0x5625024d67a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5625024d6860, 0, 4;
    %load/vec4 v0x5625024d67a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5625024d6860, 0, 4;
    %load/vec4 v0x5625024d67a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5625024d6330_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5625024d6860, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5625024d8b00;
T_12 ;
    %wait E_0x5625024d8d00;
    %load/vec4 v0x5625024d8e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x5625024d8e90_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_12.5, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %load/vec4 v0x5625024d8f60_0;
    %parti/s 1, 21, 6;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %store/vec4 v0x5625024d9030_0, 0, 1;
    %load/vec4 v0x5625024d9030_0;
    %replicate 52;
    %load/vec4 v0x5625024d8f60_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5625024d8d80_0, 0, 64;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5625024d8e90_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_12.7, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.8, 8;
T_12.7 ; End of true expr.
    %load/vec4 v0x5625024d8f60_0;
    %parti/s 1, 20, 6;
    %jmp/0 T_12.8, 8;
 ; End of false expr.
    %blend;
T_12.8;
    %store/vec4 v0x5625024d9030_0, 0, 1;
    %load/vec4 v0x5625024d9030_0;
    %replicate 55;
    %load/vec4 v0x5625024d8f60_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5625024d8d80_0, 0, 64;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x5625024d8e90_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_12.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.10, 8;
T_12.9 ; End of true expr.
    %load/vec4 v0x5625024d8f60_0;
    %parti/s 1, 25, 6;
    %jmp/0 T_12.10, 8;
 ; End of false expr.
    %blend;
T_12.10;
    %store/vec4 v0x5625024d9030_0, 0, 1;
    %load/vec4 v0x5625024d9030_0;
    %replicate 38;
    %load/vec4 v0x5625024d8f60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5625024d8d80_0, 0, 64;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x5625024d8e90_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_12.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.12, 8;
T_12.11 ; End of true expr.
    %load/vec4 v0x5625024d8f60_0;
    %parti/s 1, 23, 6;
    %jmp/0 T_12.12, 8;
 ; End of false expr.
    %blend;
T_12.12;
    %store/vec4 v0x5625024d9030_0, 0, 1;
    %load/vec4 v0x5625024d9030_0;
    %replicate 45;
    %load/vec4 v0x5625024d8f60_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5625024d8d80_0, 0, 64;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5625024d4610;
T_13 ;
    %load/vec4 v0x5625024da7b0_0;
    %store/vec4 v0x5625024d98d0_0, 0, 64;
    %vpi_call 3 56 "$display", "single cycle initialized to address %h", v0x5625024d98d0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5625024d4610;
T_14 ;
    %wait E_0x56250247e600;
    %vpi_call 3 60 "$display", "MemtoRegOut modified to: %h", v0x5625024d9260_0 {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5625024d4610;
T_15 ;
    %wait E_0x56250247ea60;
    %vpi_call 3 64 "$display", "memoryout modified to: %h", v0x5625024d9be0_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5625024d4610;
T_16 ;
    %wait E_0x5625024d71e0;
    %load/vec4 v0x5625024da4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5625024d9e60_0;
    %assign/vec4 v0x5625024d98d0_0, 3000;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call 3 76 "$display", "resetl == 0" {0 0 0};
    %load/vec4 v0x5625024da7b0_0;
    %assign/vec4 v0x5625024d98d0_0, 3000;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5625024b6f70;
T_17 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5625024b6f70;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024dace0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5625024daf30_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5625024dae20_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5625024daff0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024dace0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5625024daf30_0, 0, 64;
    %wait E_0x5625024d5ef0;
    %wait E_0x5625024d71e0;
    %wait E_0x5625024d5ef0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5625024dace0_0, 0, 1;
T_18.0 ;
    %load/vec4 v0x5625024dad80_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_18.1, 5;
    %wait E_0x5625024d5ef0;
    %wait E_0x5625024d71e0;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x5625024dad80_0 {0 0 0};
    %jmp T_18.0;
T_18.1 ;
    %load/vec4 v0x5625024dabd0_0;
    %store/vec4 v0x5625024b6800_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x5625024b6c50_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x5625024b4dc0_0, 0, 257;
    %load/vec4 v0x5625024dae20_0;
    %store/vec4 v0x5625024b6e40_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5625024d4330;
    %join;
    %load/vec4 v0x5625024b6e40_0;
    %store/vec4 v0x5625024dae20_0, 0, 8;
    %load/vec4 v0x5625024dae20_0;
    %store/vec4 v0x5625024b65f0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5625024b6430_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x562502416cf0;
    %join;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5625024b6f70;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5625024dab10_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5625024b6f70;
T_20 ;
    %delay 60000, 0;
    %load/vec4 v0x5625024dab10_0;
    %inv;
    %store/vec4 v0x5625024dab10_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x5625024dab10_0;
    %inv;
    %store/vec4 v0x5625024dab10_0, 0, 1;
    %load/vec4 v0x5625024daff0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5625024daff0_0, 0, 16;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5625024b6f70;
T_21 ;
    %wait E_0x56250247e8d0;
    %load/vec4 v0x5625024daff0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 116 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
