#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000219a1c0 .scope module, "ICARUS_TB" "ICARUS_TB" 2 6;
 .timescale -8 -9;
v00000000021f36d0_0 .var "a", 0 0;
v00000000021f3590_0 .var "b", 0 0;
v00000000021f3450_0 .net "ccw", 0 0, v00000000021f2b40_0;  1 drivers
v00000000021f34f0_0 .var "clk", 0 0;
v00000000021f3770_0 .net/s "counter", 31 0, v00000000021f2c80_0;  1 drivers
v00000000021f39f0_0 .net "cw", 0 0, v00000000021f2d20_0;  1 drivers
v00000000021f3810_0 .var "reset", 0 0;
S_0000000002152720 .scope module, "quadratur_encodersimple" "QUADRATUR_ENCODER_SIMPLE" 2 49, 3 1 0, S_000000000219a1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "RESET"
    .port_info 4 /OUTPUT 32 "COUNTER"
    .port_info 5 /OUTPUT 1 "CW"
    .port_info 6 /OUTPUT 1 "CCW"
L_000000000218ff40 .functor AND 1, v00000000021f31d0_0, L_00000000021f3a90, C4<1>, C4<1>;
L_0000000002197860 .functor AND 1, L_00000000021f3b30, v00000000021f3130_0, C4<1>, C4<1>;
L_0000000002196730 .functor AND 1, v00000000021f38b0_0, L_00000000021f3bd0, C4<1>, C4<1>;
L_00000000021f3e70 .functor AND 1, L_00000000021f2f50, v00000000021f3310_0, C4<1>, C4<1>;
v000000000219a340_0 .net "A", 0 0, v00000000021f36d0_0;  1 drivers
v000000000218fea0_0 .net "Afe", 0 0, L_0000000002197860;  1 drivers
v00000000021528a0_0 .net "Are", 0 0, L_000000000218ff40;  1 drivers
v0000000002152940_0 .net "B", 0 0, v00000000021f3590_0;  1 drivers
v00000000021529e0_0 .net "Bfe", 0 0, L_00000000021f3e70;  1 drivers
v0000000002152a80_0 .net "Bre", 0 0, L_0000000002196730;  1 drivers
v00000000021f2b40_0 .var "CCW", 0 0;
v00000000021f2be0_0 .net "CLK", 0 0, v00000000021f34f0_0;  1 drivers
v00000000021f2c80_0 .var/s "COUNTER", 31 0;
v00000000021f2d20_0 .var "CW", 0 0;
v00000000021f2dc0_0 .net "RESET", 0 0, v00000000021f3810_0;  1 drivers
v00000000021f33b0_0 .net *"_s1", 0 0, L_00000000021f3a90;  1 drivers
v00000000021f3270_0 .net *"_s13", 0 0, L_00000000021f2f50;  1 drivers
v00000000021f3950_0 .net *"_s5", 0 0, L_00000000021f3b30;  1 drivers
v00000000021f3630_0 .net *"_s9", 0 0, L_00000000021f3bd0;  1 drivers
v00000000021f31d0_0 .var "hri1", 0 0;
v00000000021f3130_0 .var "hri2", 0 0;
v00000000021f38b0_0 .var "hri3", 0 0;
v00000000021f3310_0 .var "hri4", 0 0;
E_0000000002198a10 .event posedge, v00000000021f2be0_0;
L_00000000021f3a90 .reduce/nor v00000000021f3130_0;
L_00000000021f3b30 .reduce/nor v00000000021f31d0_0;
L_00000000021f3bd0 .reduce/nor v00000000021f3310_0;
L_00000000021f2f50 .reduce/nor v00000000021f38b0_0;
    .scope S_0000000002152720;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f2d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f2b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000021f2c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f31d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f3130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f38b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f3310_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000002152720;
T_1 ;
    %wait E_0000000002198a10;
    %load/vec4 v000000000219a340_0;
    %assign/vec4 v00000000021f31d0_0, 0;
    %load/vec4 v00000000021f31d0_0;
    %assign/vec4 v00000000021f3130_0, 0;
    %load/vec4 v0000000002152940_0;
    %assign/vec4 v00000000021f38b0_0, 0;
    %load/vec4 v00000000021f38b0_0;
    %assign/vec4 v00000000021f3310_0, 0;
    %load/vec4 v00000000021528a0_0;
    %load/vec4 v0000000002152940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0000000002152a80_0;
    %load/vec4 v000000000219a340_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v000000000218fea0_0;
    %load/vec4 v0000000002152940_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v00000000021529e0_0;
    %load/vec4 v000000000219a340_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.0, 9;
    %load/vec4 v00000000021f2c80_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000021f2c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f2d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f2b40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000021528a0_0;
    %load/vec4 v0000000002152940_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v00000000021529e0_0;
    %load/vec4 v000000000219a340_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v000000000218fea0_0;
    %load/vec4 v0000000002152940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0000000002152a80_0;
    %load/vec4 v000000000219a340_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.2, 9;
    %load/vec4 v00000000021f2c80_0;
    %subi 1, 0, 32;
    %assign/vec4 v00000000021f2c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f2d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f2b40_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v00000000021f2dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000021f2c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000021f2c80_0, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000219a1c0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f34f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f36d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f3590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f3810_0, 0;
    %vpi_call 2 23 "$dumpfile", "vcd\134icarus_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000219a1c0 {0 0 0};
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f36d0_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f3590_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f36d0_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f3590_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f36d0_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f3590_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f36d0_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f3590_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f36d0_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f3590_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f36d0_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f3590_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f36d0_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f3590_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000021f36d0_0, 0;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000021f3590_0, 0;
    %delay 5000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000219a1c0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v00000000021f34f0_0;
    %nor/r;
    %assign/vec4 v00000000021f34f0_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ICARUS_TB.v";
    "./QUADRATUR_ENCODER_SIMPLE.v";
