This folder conatins the verilog design files of the adders and multipliers used.

