{
  "module_name": "ccc.h",
  "hash_id": "7bc603b5ca909c72256bd609671e67deeecf5412c3f20d6955f3c1af53cb3809",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/i3c/ccc.h",
  "human_readable_source": " \n \n\n#ifndef I3C_CCC_H\n#define I3C_CCC_H\n\n#include <linux/bitops.h>\n#include <linux/i3c/device.h>\n\n \n#define I3C_CCC_DIRECT\t\t\tBIT(7)\n\n#define I3C_CCC_ID(id, broadcast)\t\\\n\t((id) | ((broadcast) ? 0 : I3C_CCC_DIRECT))\n\n \n#define I3C_CCC_ENEC(broadcast)\t\tI3C_CCC_ID(0x0, broadcast)\n#define I3C_CCC_DISEC(broadcast)\tI3C_CCC_ID(0x1, broadcast)\n#define I3C_CCC_ENTAS(as, broadcast)\tI3C_CCC_ID(0x2 + (as), broadcast)\n#define I3C_CCC_RSTDAA(broadcast)\tI3C_CCC_ID(0x6, broadcast)\n#define I3C_CCC_SETMWL(broadcast)\tI3C_CCC_ID(0x9, broadcast)\n#define I3C_CCC_SETMRL(broadcast)\tI3C_CCC_ID(0xa, broadcast)\n#define I3C_CCC_SETXTIME(broadcast)\t((broadcast) ? 0x28 : 0x98)\n#define I3C_CCC_VENDOR(id, broadcast)\t((id) + ((broadcast) ? 0x61 : 0xe0))\n\n \n#define I3C_CCC_ENTDAA\t\t\tI3C_CCC_ID(0x7, true)\n#define I3C_CCC_DEFSLVS\t\t\tI3C_CCC_ID(0x8, true)\n#define I3C_CCC_ENTTM\t\t\tI3C_CCC_ID(0xb, true)\n#define I3C_CCC_ENTHDR(x)\t\tI3C_CCC_ID(0x20 + (x), true)\n\n \n#define I3C_CCC_SETDASA\t\t\tI3C_CCC_ID(0x7, false)\n#define I3C_CCC_SETNEWDA\t\tI3C_CCC_ID(0x8, false)\n#define I3C_CCC_GETMWL\t\t\tI3C_CCC_ID(0xb, false)\n#define I3C_CCC_GETMRL\t\t\tI3C_CCC_ID(0xc, false)\n#define I3C_CCC_GETPID\t\t\tI3C_CCC_ID(0xd, false)\n#define I3C_CCC_GETBCR\t\t\tI3C_CCC_ID(0xe, false)\n#define I3C_CCC_GETDCR\t\t\tI3C_CCC_ID(0xf, false)\n#define I3C_CCC_GETSTATUS\t\tI3C_CCC_ID(0x10, false)\n#define I3C_CCC_GETACCMST\t\tI3C_CCC_ID(0x11, false)\n#define I3C_CCC_SETBRGTGT\t\tI3C_CCC_ID(0x13, false)\n#define I3C_CCC_GETMXDS\t\t\tI3C_CCC_ID(0x14, false)\n#define I3C_CCC_GETHDRCAP\t\tI3C_CCC_ID(0x15, false)\n#define I3C_CCC_GETXTIME\t\tI3C_CCC_ID(0x19, false)\n\n#define I3C_CCC_EVENT_SIR\t\tBIT(0)\n#define I3C_CCC_EVENT_MR\t\tBIT(1)\n#define I3C_CCC_EVENT_HJ\t\tBIT(3)\n\n \nstruct i3c_ccc_events {\n\tu8 events;\n};\n\n \nstruct i3c_ccc_mwl {\n\t__be16 len;\n};\n\n \nstruct i3c_ccc_mrl {\n\t__be16 read_len;\n\tu8 ibi_len;\n} __packed;\n\n \nstruct i3c_ccc_dev_desc {\n\tu8 dyn_addr;\n\tunion {\n\t\tu8 dcr;\n\t\tu8 lvr;\n\t};\n\tu8 bcr;\n\tu8 static_addr;\n};\n\n \nstruct i3c_ccc_defslvs {\n\tu8 count;\n\tstruct i3c_ccc_dev_desc master;\n\tstruct i3c_ccc_dev_desc slaves[];\n} __packed;\n\n \nenum i3c_ccc_test_mode {\n\tI3C_CCC_EXIT_TEST_MODE,\n\tI3C_CCC_VENDOR_TEST_MODE,\n};\n\n \nstruct i3c_ccc_enttm {\n\tu8 mode;\n};\n\n \nstruct i3c_ccc_setda {\n\tu8 addr;\n};\n\n \nstruct i3c_ccc_getpid {\n\tu8 pid[6];\n};\n\n \nstruct i3c_ccc_getbcr {\n\tu8 bcr;\n};\n\n \nstruct i3c_ccc_getdcr {\n\tu8 dcr;\n};\n\n#define I3C_CCC_STATUS_PENDING_INT(status)\t((status) & GENMASK(3, 0))\n#define I3C_CCC_STATUS_PROTOCOL_ERROR\t\tBIT(5)\n#define I3C_CCC_STATUS_ACTIVITY_MODE(status)\t\\\n\t(((status) & GENMASK(7, 6)) >> 6)\n\n \nstruct i3c_ccc_getstatus {\n\t__be16 status;\n};\n\n \nstruct i3c_ccc_getaccmst {\n\tu8 newmaster;\n};\n\n \nstruct i3c_ccc_bridged_slave_desc {\n\tu8 addr;\n\t__be16 id;\n} __packed;\n\n \nstruct i3c_ccc_setbrgtgt {\n\tu8 count;\n\tstruct i3c_ccc_bridged_slave_desc bslaves[];\n} __packed;\n\n \nenum i3c_sdr_max_data_rate {\n\tI3C_SDR0_FSCL_MAX,\n\tI3C_SDR1_FSCL_8MHZ,\n\tI3C_SDR2_FSCL_6MHZ,\n\tI3C_SDR3_FSCL_4MHZ,\n\tI3C_SDR4_FSCL_2MHZ,\n};\n\n \nenum i3c_tsco {\n\tI3C_TSCO_8NS,\n\tI3C_TSCO_9NS,\n\tI3C_TSCO_10NS,\n\tI3C_TSCO_11NS,\n\tI3C_TSCO_12NS,\n};\n\n#define I3C_CCC_MAX_SDR_FSCL_MASK\tGENMASK(2, 0)\n#define I3C_CCC_MAX_SDR_FSCL(x)\t\t((x) & I3C_CCC_MAX_SDR_FSCL_MASK)\n\n \nstruct i3c_ccc_getmxds {\n\tu8 maxwr;\n\tu8 maxrd;\n\tu8 maxrdturn[3];\n} __packed;\n\n#define I3C_CCC_HDR_MODE(mode)\t\tBIT(mode)\n\n \nstruct i3c_ccc_gethdrcap {\n\tu8 modes;\n} __packed;\n\n \nenum i3c_ccc_setxtime_subcmd {\n\tI3C_CCC_SETXTIME_ST = 0x7f,\n\tI3C_CCC_SETXTIME_DT = 0xbf,\n\tI3C_CCC_SETXTIME_ENTER_ASYNC_MODE0 = 0xdf,\n\tI3C_CCC_SETXTIME_ENTER_ASYNC_MODE1 = 0xef,\n\tI3C_CCC_SETXTIME_ENTER_ASYNC_MODE2 = 0xf7,\n\tI3C_CCC_SETXTIME_ENTER_ASYNC_MODE3 = 0xfb,\n\tI3C_CCC_SETXTIME_ASYNC_TRIGGER = 0xfd,\n\tI3C_CCC_SETXTIME_TPH = 0x3f,\n\tI3C_CCC_SETXTIME_TU = 0x9f,\n\tI3C_CCC_SETXTIME_ODR = 0x8f,\n};\n\n \nstruct i3c_ccc_setxtime {\n\tu8 subcmd;\n\tu8 data[];\n} __packed;\n\n#define I3C_CCC_GETXTIME_SYNC_MODE\tBIT(0)\n#define I3C_CCC_GETXTIME_ASYNC_MODE(x)\tBIT((x) + 1)\n#define I3C_CCC_GETXTIME_OVERFLOW\tBIT(7)\n\n \nstruct i3c_ccc_getxtime {\n\tu8 supported_modes;\n\tu8 state;\n\tu8 frequency;\n\tu8 inaccuracy;\n} __packed;\n\n \nstruct i3c_ccc_cmd_payload {\n\tu16 len;\n\tvoid *data;\n};\n\n \nstruct i3c_ccc_cmd_dest {\n\tu8 addr;\n\tstruct i3c_ccc_cmd_payload payload;\n};\n\n \nstruct i3c_ccc_cmd {\n\tu8 rnw;\n\tu8 id;\n\tunsigned int ndests;\n\tstruct i3c_ccc_cmd_dest *dests;\n\tenum i3c_error_code err;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}