<design name="lab0_v2">
	<external name="cell_lib">
		<module name="DFFRHQ" type="FFLATCH">
			<property name="edge" value="rise"/>
			<port name="D" direction="input"/>
			<port name="CK" direction="input" type="clock"/>
			<port name="RN" direction="input" type="reset"/>
			<port name="Q" direction="output"/>
		</module>
		<module name="DFFSHQ" type="FFLATCH">
			<property name="edge" value="rise"/>
			<port name="D" direction="input"/>
			<port name="CK" direction="input" type="clock"/>
			<port name="SN" direction="input" type="reset"/>
			<port name="Q" direction="output"/>
		</module>
		<module name="LUT2" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="LUT4" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="ADR2" direction="input"/>
			<port name="ADR3" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="LUT3" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="ADR2" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="IBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="CLKBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="IPAD" type="MACRO">
			<port name="PAD" direction="input"/>
		</module>
		<module name="OBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="OPAD" type="MACRO">
			<port name="PAD" direction="output"/>
		</module>
		<module name="LOGIC_1" type="MACRO">
			<property name="truthtable" value="|1"/>
			<port name="LOGIC_1_PIN" direction="output"/>
		</module>
		<module name="LOGIC_0" type="MACRO">
			<property name="truthtable" value="|0"/>
			<port name="LOGIC_0_PIN" direction="output"/>
		</module>
	</external>
	<library name="work_lib">
		<module name="lab0_v2" type="GENERIC">
			<port name="clk_cnt" msb="4" lsb="0" direction="input"/>
			<port name="clk" direction="input"/>
			<port name="rst" direction="input"/>
			<port name="nReset" direction="input"/>
			<port name="ena" direction="input"/>
			<port name="signal" direction="input"/>
			<port name="in" direction="input"/>
			<port name="out" direction="output"/>
			<port name="oen" direction="output"/>
			<port name="dout" direction="output"/>
			<port name="sSignal" direction="output"/>
			<contents>
				<instance name="cSignal_reg[0]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="cSignal_reg[1]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[0]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[1]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[2]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[3]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[4]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[5]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[6]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[7]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[8]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[9]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[10]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[11]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="filter_cnt_reg[12]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="fSignal_reg[1]" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="fSignal_reg[0]" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="fSignal_reg[2]" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="sSignal_reg" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="oen_reg" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="dout_reg" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="L0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="E"/>
				</instance>
				<instance name="L1" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="AAEB"/>
				</instance>
				<instance name="L2" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="E"/>
				</instance>
				<instance name="L3" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0040"/>
				</instance>
				<instance name="L4" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="6400"/>
				</instance>
				<instance name="L5" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0600"/>
				</instance>
				<instance name="L6" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0600"/>
				</instance>
				<instance name="L7" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0600"/>
				</instance>
				<instance name="L8" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0600"/>
				</instance>
				<instance name="L9" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0600"/>
				</instance>
				<instance name="L10" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0600"/>
				</instance>
				<instance name="L11" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0600"/>
				</instance>
				<instance name="L12" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0600"/>
				</instance>
				<instance name="L13" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EFEC"/>
				</instance>
				<instance name="L14" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EFEC"/>
				</instance>
				<instance name="L15" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EFEC"/>
				</instance>
				<instance name="L16" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L17" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L18" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="E"/>
				</instance>
				<instance name="L19" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="E"/>
				</instance>
				<instance name="L20" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="FFE8"/>
				</instance>
				<instance name="L21" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0800"/>
				</instance>
				<instance name="L22" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0010"/>
				</instance>
				<instance name="L23" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="2000"/>
				</instance>
				<instance name="L24" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="FB"/>
				</instance>
				<instance name="L25" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="2000"/>
				</instance>
				<instance name="L26" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0010"/>
				</instance>
				<instance name="L27" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="02"/>
				</instance>
				<instance name="L28" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L29" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L30" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0002"/>
				</instance>
				<instance name="L31" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0002"/>
				</instance>
				<instance name="L32" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="02"/>
				</instance>
				<instance name="L33" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L34" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0002"/>
				</instance>
				<instance name="L35" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="02"/>
				</instance>
				<instance name="L36" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L37" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0001"/>
				</instance>
				<instance name="L38" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="01"/>
				</instance>
				<instance name="L39" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="1E"/>
				</instance>
				<instance name="Buf-pad-clk_cnt[4]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[3]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[2]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[1]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk_cnt[0]" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-clk" moduleRef="CLKBUF" libraryRef="cell_lib"/>
				<instance name="IBuf-clkpad-clk" moduleRef="CLKBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-rst" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-nReset" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-ena" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-signal" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-in" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="clk_cnt[4]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[3]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[2]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[1]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_cnt[0]_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="clk_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="rst_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="nReset_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="ena_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="signal_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="in_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="Buf-pad-out" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-oen" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-dout" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-sSignal" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="out_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="oen_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="dout_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="sSignal_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="VCC" moduleRef="LOGIC_1" libraryRef="cell_lib"/>
				<instance name="GND" moduleRef="LOGIC_0" libraryRef="cell_lib"/>
				<net name="net_Buf-pad-clk_cnt[4]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[4]"/>
					<portRef name="ADR3" instanceRef="L25"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[3]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[3]"/>
					<portRef name="ADR3" instanceRef="L23"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[2]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[2]"/>
					<portRef name="ADR0" instanceRef="L21"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[1]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[1]"/>
				</net>
				<net name="net_Buf-pad-clk_cnt[0]">
					<portRef name="O" instanceRef="Buf-pad-clk_cnt[0]"/>
				</net>
				<net name="net_IBuf-clkpad-clk">
					<portRef name="O" instanceRef="IBuf-clkpad-clk"/>
					<portRef name="CK" instanceRef="cSignal_reg[0]"/>
					<portRef name="CK" instanceRef="cSignal_reg[1]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[0]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[1]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[2]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[3]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[4]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[5]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[6]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[7]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[8]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[9]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[10]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[11]"/>
					<portRef name="CK" instanceRef="filter_cnt_reg[12]"/>
					<portRef name="CK" instanceRef="fSignal_reg[1]"/>
					<portRef name="CK" instanceRef="fSignal_reg[0]"/>
					<portRef name="CK" instanceRef="fSignal_reg[2]"/>
					<portRef name="CK" instanceRef="sSignal_reg"/>
					<portRef name="CK" instanceRef="oen_reg"/>
					<portRef name="CK" instanceRef="dout_reg"/>
				</net>
				<net name="net_Buf-pad-rst">
					<portRef name="O" instanceRef="Buf-pad-rst"/>
					<portRef name="ADR3" instanceRef="L3"/>
					<portRef name="ADR1" instanceRef="L13"/>
					<portRef name="ADR1" instanceRef="L14"/>
					<portRef name="ADR1" instanceRef="L15"/>
					<portRef name="ADR1" instanceRef="L16"/>
					<portRef name="ADR1" instanceRef="L17"/>
					<portRef name="ADR1" instanceRef="L18"/>
					<portRef name="ADR1" instanceRef="L19"/>
					<portRef name="ADR3" instanceRef="L20"/>
					<portRef name="ADR2" instanceRef="L21"/>
					<portRef name="ADR3" instanceRef="L22"/>
					<portRef name="ADR1" instanceRef="L23"/>
					<portRef name="ADR2" instanceRef="L24"/>
					<portRef name="ADR1" instanceRef="L25"/>
					<portRef name="ADR3" instanceRef="L26"/>
					<portRef name="ADR1" instanceRef="L29"/>
				</net>
				<net name="net_Buf-pad-nReset">
					<portRef name="O" instanceRef="Buf-pad-nReset"/>
					<portRef name="RN" instanceRef="cSignal_reg[0]"/>
					<portRef name="RN" instanceRef="cSignal_reg[1]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[0]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[1]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[2]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[3]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[4]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[5]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[6]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[7]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[8]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[9]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[10]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[11]"/>
					<portRef name="RN" instanceRef="filter_cnt_reg[12]"/>
					<portRef name="SN" instanceRef="fSignal_reg[1]"/>
					<portRef name="SN" instanceRef="fSignal_reg[0]"/>
					<portRef name="SN" instanceRef="fSignal_reg[2]"/>
					<portRef name="SN" instanceRef="sSignal_reg"/>
					<portRef name="SN" instanceRef="oen_reg"/>
					<portRef name="SN" instanceRef="dout_reg"/>
				</net>
				<net name="net_Buf-pad-ena">
					<portRef name="O" instanceRef="Buf-pad-ena"/>
					<portRef name="ADR2" instanceRef="L3"/>
					<portRef name="ADR1" instanceRef="L21"/>
					<portRef name="ADR2" instanceRef="L22"/>
					<portRef name="ADR0" instanceRef="L23"/>
					<portRef name="ADR1" instanceRef="L24"/>
					<portRef name="ADR0" instanceRef="L25"/>
					<portRef name="ADR2" instanceRef="L26"/>
					<portRef name="ADR0" instanceRef="L29"/>
				</net>
				<net name="net_Buf-pad-signal">
					<portRef name="O" instanceRef="Buf-pad-signal"/>
					<portRef name="ADR0" instanceRef="L19"/>
				</net>
				<net name="net_Buf-pad-in">
					<portRef name="O" instanceRef="Buf-pad-in"/>
					<portRef name="ADR0" instanceRef="L17"/>
				</net>
				<net name="net_Buf-pad-oen">
					<portRef name="Q" instanceRef="oen_reg"/>
					<portRef name="ADR0" instanceRef="L18"/>
					<portRef name="I" instanceRef="Buf-pad-oen"/>
				</net>
				<net name="net_Buf-pad-dout">
					<portRef name="Q" instanceRef="dout_reg"/>
					<portRef name="I" instanceRef="Buf-pad-dout"/>
				</net>
				<net name="net_Buf-pad-sSignal">
					<portRef name="Q" instanceRef="sSignal_reg"/>
					<portRef name="I" instanceRef="Buf-pad-sSignal"/>
				</net>
				<net name="net_L17">
					<portRef name="O" instanceRef="L17"/>
					<portRef name="D" instanceRef="cSignal_reg[0]"/>
				</net>
				<net name="net_L16">
					<portRef name="O" instanceRef="L16"/>
					<portRef name="D" instanceRef="cSignal_reg[1]"/>
				</net>
				<net name="net_L20">
					<portRef name="O" instanceRef="L20"/>
					<portRef name="D" instanceRef="sSignal_reg"/>
				</net>
				<net name="net_L19">
					<portRef name="O" instanceRef="L19"/>
					<portRef name="D" instanceRef="oen_reg"/>
				</net>
				<net name="net_L18">
					<portRef name="O" instanceRef="L18"/>
					<portRef name="D" instanceRef="dout_reg"/>
				</net>
				<net name="net_L15">
					<portRef name="O" instanceRef="L15"/>
					<portRef name="D" instanceRef="fSignal_reg[2]"/>
				</net>
				<net name="net_L14">
					<portRef name="O" instanceRef="L14"/>
					<portRef name="D" instanceRef="fSignal_reg[1]"/>
				</net>
				<net name="net_L13">
					<portRef name="O" instanceRef="L13"/>
					<portRef name="D" instanceRef="fSignal_reg[0]"/>
				</net>
				<net name="net_L24">
					<portRef name="O" instanceRef="L24"/>
					<portRef name="ADR3" instanceRef="L1"/>
				</net>
				<net name="net_L39">
					<portRef name="O" instanceRef="L39"/>
					<portRef name="ADR0" instanceRef="L26"/>
				</net>
				<net name="net_L38">
					<portRef name="O" instanceRef="L38"/>
					<portRef name="ADR0" instanceRef="L12"/>
				</net>
				<net name="net_L27">
					<portRef name="O" instanceRef="L27"/>
					<portRef name="ADR0" instanceRef="L3"/>
				</net>
				<net name="net_L28">
					<portRef name="O" instanceRef="L28"/>
					<portRef name="ADR0" instanceRef="L4"/>
				</net>
				<net name="net_L30">
					<portRef name="O" instanceRef="L30"/>
					<portRef name="ADR0" instanceRef="L5"/>
					<portRef name="ADR0" instanceRef="L27"/>
					<portRef name="ADR0" instanceRef="L28"/>
					<portRef name="ADR0" instanceRef="L31"/>
				</net>
				<net name="net_L32">
					<portRef name="O" instanceRef="L32"/>
					<portRef name="ADR0" instanceRef="L6"/>
				</net>
				<net name="net_L33">
					<portRef name="O" instanceRef="L33"/>
					<portRef name="ADR0" instanceRef="L7"/>
				</net>
				<net name="net_L34">
					<portRef name="O" instanceRef="L34"/>
					<portRef name="ADR0" instanceRef="L8"/>
					<portRef name="ADR0" instanceRef="L30"/>
					<portRef name="ADR0" instanceRef="L32"/>
					<portRef name="ADR0" instanceRef="L33"/>
				</net>
				<net name="net_L35">
					<portRef name="O" instanceRef="L35"/>
					<portRef name="ADR0" instanceRef="L9"/>
				</net>
				<net name="net_L36">
					<portRef name="O" instanceRef="L36"/>
					<portRef name="ADR0" instanceRef="L10"/>
				</net>
				<net name="net_L37">
					<portRef name="O" instanceRef="L37"/>
					<portRef name="ADR0" instanceRef="L11"/>
					<portRef name="ADR0" instanceRef="L34"/>
					<portRef name="ADR0" instanceRef="L35"/>
					<portRef name="ADR0" instanceRef="L36"/>
				</net>
				<net name="net_L31">
					<portRef name="O" instanceRef="L31"/>
					<portRef name="ADR2" instanceRef="L5"/>
					<portRef name="ADR2" instanceRef="L6"/>
					<portRef name="ADR2" instanceRef="L7"/>
					<portRef name="ADR2" instanceRef="L8"/>
					<portRef name="ADR2" instanceRef="L9"/>
					<portRef name="ADR2" instanceRef="L10"/>
					<portRef name="ADR2" instanceRef="L11"/>
					<portRef name="ADR2" instanceRef="L12"/>
					<portRef name="ADR2" instanceRef="L13"/>
					<portRef name="ADR2" instanceRef="L14"/>
					<portRef name="ADR2" instanceRef="L15"/>
					<portRef name="ADR3" instanceRef="L21"/>
					<portRef name="ADR1" instanceRef="L22"/>
					<portRef name="ADR2" instanceRef="L23"/>
					<portRef name="ADR0" instanceRef="L24"/>
					<portRef name="ADR2" instanceRef="L25"/>
					<portRef name="ADR1" instanceRef="L26"/>
				</net>
				<net name="net_L0">
					<portRef name="O" instanceRef="L0"/>
					<portRef name="D" instanceRef="filter_cnt_reg[0]"/>
				</net>
				<net name="net_L1">
					<portRef name="O" instanceRef="L1"/>
					<portRef name="D" instanceRef="filter_cnt_reg[1]"/>
				</net>
				<net name="net_L2">
					<portRef name="O" instanceRef="L2"/>
					<portRef name="D" instanceRef="filter_cnt_reg[2]"/>
				</net>
				<net name="net_L3">
					<portRef name="O" instanceRef="L3"/>
					<portRef name="D" instanceRef="filter_cnt_reg[12]"/>
				</net>
				<net name="net_L4">
					<portRef name="O" instanceRef="L4"/>
					<portRef name="D" instanceRef="filter_cnt_reg[11]"/>
				</net>
				<net name="net_L5">
					<portRef name="O" instanceRef="L5"/>
					<portRef name="D" instanceRef="filter_cnt_reg[10]"/>
				</net>
				<net name="net_L6">
					<portRef name="O" instanceRef="L6"/>
					<portRef name="D" instanceRef="filter_cnt_reg[9]"/>
				</net>
				<net name="net_L7">
					<portRef name="O" instanceRef="L7"/>
					<portRef name="D" instanceRef="filter_cnt_reg[8]"/>
				</net>
				<net name="net_L8">
					<portRef name="O" instanceRef="L8"/>
					<portRef name="D" instanceRef="filter_cnt_reg[7]"/>
				</net>
				<net name="net_L9">
					<portRef name="O" instanceRef="L9"/>
					<portRef name="D" instanceRef="filter_cnt_reg[6]"/>
				</net>
				<net name="net_L10">
					<portRef name="O" instanceRef="L10"/>
					<portRef name="D" instanceRef="filter_cnt_reg[5]"/>
				</net>
				<net name="net_L11">
					<portRef name="O" instanceRef="L11"/>
					<portRef name="D" instanceRef="filter_cnt_reg[4]"/>
				</net>
				<net name="net_L12">
					<portRef name="O" instanceRef="L12"/>
					<portRef name="D" instanceRef="filter_cnt_reg[3]"/>
				</net>
				<net name="cSignal[1]">
					<portRef name="Q" instanceRef="cSignal_reg[1]"/>
					<portRef name="ADR0" instanceRef="L14"/>
				</net>
				<net name="cSignal[0]">
					<portRef name="Q" instanceRef="cSignal_reg[0]"/>
					<portRef name="ADR0" instanceRef="L13"/>
					<portRef name="ADR0" instanceRef="L16"/>
				</net>
				<net name="filter_cnt[12]">
					<portRef name="Q" instanceRef="filter_cnt_reg[12]"/>
					<portRef name="ADR1" instanceRef="L3"/>
					<portRef name="ADR2" instanceRef="L4"/>
					<portRef name="ADR3" instanceRef="L31"/>
				</net>
				<net name="filter_cnt[11]">
					<portRef name="Q" instanceRef="filter_cnt_reg[11]"/>
					<portRef name="ADR1" instanceRef="L4"/>
					<portRef name="ADR2" instanceRef="L27"/>
					<portRef name="ADR2" instanceRef="L31"/>
				</net>
				<net name="filter_cnt[10]">
					<portRef name="Q" instanceRef="filter_cnt_reg[10]"/>
					<portRef name="ADR1" instanceRef="L5"/>
					<portRef name="ADR1" instanceRef="L27"/>
					<portRef name="ADR1" instanceRef="L28"/>
					<portRef name="ADR1" instanceRef="L31"/>
				</net>
				<net name="filter_cnt[9]">
					<portRef name="Q" instanceRef="filter_cnt_reg[9]"/>
					<portRef name="ADR1" instanceRef="L6"/>
					<portRef name="ADR3" instanceRef="L30"/>
				</net>
				<net name="filter_cnt[8]">
					<portRef name="Q" instanceRef="filter_cnt_reg[8]"/>
					<portRef name="ADR1" instanceRef="L7"/>
					<portRef name="ADR2" instanceRef="L30"/>
					<portRef name="ADR2" instanceRef="L32"/>
				</net>
				<net name="filter_cnt[7]">
					<portRef name="Q" instanceRef="filter_cnt_reg[7]"/>
					<portRef name="ADR1" instanceRef="L8"/>
					<portRef name="ADR1" instanceRef="L30"/>
					<portRef name="ADR1" instanceRef="L32"/>
					<portRef name="ADR1" instanceRef="L33"/>
				</net>
				<net name="filter_cnt[6]">
					<portRef name="Q" instanceRef="filter_cnt_reg[6]"/>
					<portRef name="ADR1" instanceRef="L9"/>
					<portRef name="ADR3" instanceRef="L34"/>
				</net>
				<net name="filter_cnt[5]">
					<portRef name="Q" instanceRef="filter_cnt_reg[5]"/>
					<portRef name="ADR1" instanceRef="L10"/>
					<portRef name="ADR2" instanceRef="L34"/>
					<portRef name="ADR2" instanceRef="L35"/>
				</net>
				<net name="filter_cnt[4]">
					<portRef name="Q" instanceRef="filter_cnt_reg[4]"/>
					<portRef name="ADR1" instanceRef="L11"/>
					<portRef name="ADR1" instanceRef="L34"/>
					<portRef name="ADR1" instanceRef="L35"/>
					<portRef name="ADR1" instanceRef="L36"/>
				</net>
				<net name="filter_cnt[3]">
					<portRef name="Q" instanceRef="filter_cnt_reg[3]"/>
					<portRef name="ADR1" instanceRef="L12"/>
					<portRef name="ADR3" instanceRef="L37"/>
				</net>
				<net name="filter_cnt[2]">
					<portRef name="Q" instanceRef="filter_cnt_reg[2]"/>
					<portRef name="ADR2" instanceRef="L37"/>
					<portRef name="ADR2" instanceRef="L38"/>
					<portRef name="ADR2" instanceRef="L39"/>
				</net>
				<net name="filter_cnt[1]">
					<portRef name="Q" instanceRef="filter_cnt_reg[1]"/>
					<portRef name="ADR1" instanceRef="L1"/>
					<portRef name="ADR1" instanceRef="L37"/>
					<portRef name="ADR1" instanceRef="L38"/>
					<portRef name="ADR1" instanceRef="L39"/>
				</net>
				<net name="filter_cnt[0]">
					<portRef name="Q" instanceRef="filter_cnt_reg[0]"/>
					<portRef name="ADR2" instanceRef="L1"/>
					<portRef name="ADR0" instanceRef="L22"/>
					<portRef name="ADR0" instanceRef="L37"/>
					<portRef name="ADR0" instanceRef="L38"/>
					<portRef name="ADR0" instanceRef="L39"/>
				</net>
				<net name="fSignal[2]">
					<portRef name="Q" instanceRef="fSignal_reg[2]"/>
					<portRef name="ADR3" instanceRef="L15"/>
					<portRef name="ADR1" instanceRef="L20"/>
				</net>
				<net name="fSignal[1]">
					<portRef name="Q" instanceRef="fSignal_reg[1]"/>
					<portRef name="ADR3" instanceRef="L14"/>
					<portRef name="ADR0" instanceRef="L20"/>
				</net>
				<net name="fSignal[0]">
					<portRef name="Q" instanceRef="fSignal_reg[0]"/>
					<portRef name="ADR3" instanceRef="L13"/>
					<portRef name="ADR0" instanceRef="L15"/>
					<portRef name="ADR2" instanceRef="L20"/>
				</net>
				<net name="net_Buf-pad-out">
					<portRef name="LOGIC_0_PIN" instanceRef="GND"/>
					<portRef name="I" instanceRef="Buf-pad-out"/>
				</net>
				<net name="net_L21">
					<portRef name="O" instanceRef="L21"/>
					<portRef name="ADR0" instanceRef="L0"/>
				</net>
				<net name="net_L22">
					<portRef name="O" instanceRef="L22"/>
					<portRef name="ADR1" instanceRef="L0"/>
				</net>
				<net name="net_L23">
					<portRef name="O" instanceRef="L23"/>
					<portRef name="ADR0" instanceRef="L1"/>
				</net>
				<net name="net_L25">
					<portRef name="O" instanceRef="L25"/>
					<portRef name="ADR0" instanceRef="L2"/>
				</net>
				<net name="net_L26">
					<portRef name="O" instanceRef="L26"/>
					<portRef name="ADR1" instanceRef="L2"/>
				</net>
				<net name="net_L29">
					<portRef name="O" instanceRef="L29"/>
					<portRef name="ADR3" instanceRef="L4"/>
					<portRef name="ADR3" instanceRef="L5"/>
					<portRef name="ADR3" instanceRef="L6"/>
					<portRef name="ADR3" instanceRef="L7"/>
					<portRef name="ADR3" instanceRef="L8"/>
					<portRef name="ADR3" instanceRef="L9"/>
					<portRef name="ADR3" instanceRef="L10"/>
					<portRef name="ADR3" instanceRef="L11"/>
					<portRef name="ADR3" instanceRef="L12"/>
				</net>
				<net name="clk_cnt[4]">
					<portRef name="clk_cnt[4]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[4]"/>
					<portRef name="PAD" instanceRef="clk_cnt[4]_ipad"/>
				</net>
				<net name="clk_cnt[3]">
					<portRef name="clk_cnt[3]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[3]"/>
					<portRef name="PAD" instanceRef="clk_cnt[3]_ipad"/>
				</net>
				<net name="clk_cnt[2]">
					<portRef name="clk_cnt[2]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[2]"/>
					<portRef name="PAD" instanceRef="clk_cnt[2]_ipad"/>
				</net>
				<net name="clk_cnt[1]">
					<portRef name="clk_cnt[1]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[1]"/>
					<portRef name="PAD" instanceRef="clk_cnt[1]_ipad"/>
				</net>
				<net name="clk_cnt[0]">
					<portRef name="clk_cnt[0]"/>
					<portRef name="I" instanceRef="Buf-pad-clk_cnt[0]"/>
					<portRef name="PAD" instanceRef="clk_cnt[0]_ipad"/>
				</net>
				<net name="clk">
					<portRef name="clk"/>
					<portRef name="I" instanceRef="Buf-pad-clk"/>
					<portRef name="PAD" instanceRef="clk_ipad"/>
				</net>
				<net name="net_Buf-pad-clk">
					<portRef name="O" instanceRef="Buf-pad-clk"/>
					<portRef name="I" instanceRef="IBuf-clkpad-clk"/>
				</net>
				<net name="rst">
					<portRef name="rst"/>
					<portRef name="I" instanceRef="Buf-pad-rst"/>
					<portRef name="PAD" instanceRef="rst_ipad"/>
				</net>
				<net name="nReset">
					<portRef name="nReset"/>
					<portRef name="I" instanceRef="Buf-pad-nReset"/>
					<portRef name="PAD" instanceRef="nReset_ipad"/>
				</net>
				<net name="ena">
					<portRef name="ena"/>
					<portRef name="I" instanceRef="Buf-pad-ena"/>
					<portRef name="PAD" instanceRef="ena_ipad"/>
				</net>
				<net name="signal">
					<portRef name="signal"/>
					<portRef name="I" instanceRef="Buf-pad-signal"/>
					<portRef name="PAD" instanceRef="signal_ipad"/>
				</net>
				<net name="in">
					<portRef name="in"/>
					<portRef name="I" instanceRef="Buf-pad-in"/>
					<portRef name="PAD" instanceRef="in_ipad"/>
				</net>
				<net name="out">
					<portRef name="PAD" instanceRef="out_opad"/>
					<portRef name="O" instanceRef="Buf-pad-out"/>
					<portRef name="out"/>
				</net>
				<net name="oen">
					<portRef name="PAD" instanceRef="oen_opad"/>
					<portRef name="O" instanceRef="Buf-pad-oen"/>
					<portRef name="oen"/>
				</net>
				<net name="dout">
					<portRef name="PAD" instanceRef="dout_opad"/>
					<portRef name="O" instanceRef="Buf-pad-dout"/>
					<portRef name="dout"/>
				</net>
				<net name="sSignal">
					<portRef name="PAD" instanceRef="sSignal_opad"/>
					<portRef name="O" instanceRef="Buf-pad-sSignal"/>
					<portRef name="sSignal"/>
				</net>
			</contents>
		</module>
	</library>
	<topModule name="lab0_v2" libraryRef="work_lib"/>
</design>

