// Seed: 4201685998
module module_0 (
    output tri   id_0,
    output tri   id_1,
    input  wor   id_2
    , id_11,
    input  uwire id_3,
    output tri1  id_4,
    input  wor   id_5,
    output tri   id_6,
    output tri1  id_7,
    input  tri0  id_8,
    input  tri   id_9
);
  wire id_12;
  wire id_13;
  wire id_14 = ~id_11;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    inout wor id_2,
    output wand id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wire id_8,
    output wand id_9,
    output wire id_10,
    input wire id_11,
    input wand id_12,
    input tri0 id_13,
    input uwire id_14,
    input supply0 id_15,
    output tri id_16,
    output supply1 id_17,
    output tri id_18,
    input wand id_19,
    input wand id_20
    , id_47,
    input uwire id_21,
    input tri id_22
    , id_48,
    output tri0 id_23,
    input uwire id_24,
    input tri1 id_25,
    output tri id_26,
    input uwire id_27,
    input uwire id_28,
    input tri id_29,
    output tri0 id_30,
    input wand id_31,
    output wor id_32,
    output tri0 id_33,
    input tri id_34,
    input tri0 id_35,
    output tri0 id_36,
    input uwire id_37,
    input tri id_38,
    input wire id_39,
    output tri0 id_40,
    output tri0 id_41,
    input supply1 id_42,
    input tri0 id_43
    , id_49,
    output uwire id_44,
    input supply0 id_45
);
  wire id_50;
  module_0(
      id_4, id_36, id_11, id_29, id_10, id_39, id_44, id_9, id_15, id_7
  );
endmodule
