0.6
2019.2
Nov  6 2019
21:57:16
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab6/Lab6.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab6/Lab6.srcs/sim_1/new/sim.v,1583996523,verilog,,,,sim,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab6/Lab6.srcs/sources_1/new/lab6.v,1583996922,verilog,,D:/Users/Sander/Documents/GitHub/ECE3300L/Lab6/Lab6.srcs/sim_1/new/sim.v,,rtl,,,,,,,,
