module Decrypt_Message(
    input wire clk,
    input logic start,
    input wire [7:0] q,
    output logic [7:0] address,
    output logic [7:0] data,
    output logic wren,
    output logic finish,
);

    // State machine states for Task 2
    typedef enum logic [3:0] {
        
    } state_type;

    state_type state;

    always_ff @(posedge clk or negedge start) begin
        if (!start) begin

        end else begin
            case (state)
               
            endcase
        end
    end
endmodule
