

================================================================
== Vitis HLS Report for 'conv_2d_cl_ap_fixed_12_4_0_0_0_ap_fixed_25_10_5_3_0_config2_s'
================================================================
* Date:           Thu Jan 30 17:46:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.551 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_in_read = read i1200 @_ssdm_op_Read.ap_auto.i1200P0A, i1200 %x_in"   --->   Operation 2 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln32 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 9, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_conv2d_latency.h:32->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_buf = trunc i1200 %x_in_read" [firmware/nnet_utils/nnet_code_gen.h:23->firmware/nnet_utils/nnet_conv2d_latency.h:38->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 4 'trunc' 'data_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_buf_3 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 12, i32 23" [firmware/nnet_utils/nnet_code_gen.h:23->firmware/nnet_utils/nnet_conv2d_latency.h:38->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 5 'partselect' 'data_buf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_buf_4 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 120, i32 131" [firmware/nnet_utils/nnet_code_gen.h:23->firmware/nnet_utils/nnet_conv2d_latency.h:38->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 6 'partselect' 'data_buf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv_i_i_4376_i = sext i12 %data_buf" [firmware/nnet_utils/nnet_code_gen.h:23->firmware/nnet_utils/nnet_conv2d_latency.h:38->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 7 'sext' 'conv_i_i_4376_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.87ns)   --->   "%mul_ln73 = mul i20 %conv_i_i_4376_i, i20 90" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 8 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %mul_ln73, i32 5, i32 19" [firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i15 %trunc_ln" [firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 10 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i12 %data_buf_3" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 11 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp3 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 12, i32 23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 12 'partselect' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %tmp3, i2 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i14 %shl_ln" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 14 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%sub_ln73 = sub i15 %sext_ln73, i15 %sext_ln70" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 15 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %sub_ln73, i32 5, i32 14" [firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 16 'partselect' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i10 %trunc_ln55_1" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 17 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i12 %data_buf_4" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 18 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 120, i32 131" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 19 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %tmp_s, i4 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 20 'bitconcatenate' 'shl_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i16 %shl_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 21 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%sub_ln73_1 = sub i17 %sext_ln73_1, i17 %sext_ln70_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 22 'sub' 'sub_ln73_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln73_1, i32 5, i32 16" [firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 23 'partselect' 'trunc_ln55_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i12 %trunc_ln55_2" [firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 24 'sext' 'sext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 132, i32 143" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 25 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln73_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %tmp_1, i1 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 26 'bitconcatenate' 'shl_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln73_2 = sext i13 %shl_ln73_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 27 'sext' 'sext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.75ns)   --->   "%sub_ln73_2 = sub i14 0, i14 %sext_ln73_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 28 'sub' 'sub_ln73_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %sub_ln73_2, i32 5, i32 13" [firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 29 'partselect' 'trunc_ln55_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i9 %trunc_ln55_3" [firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 30 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln74 = add i16 %sext_ln55, i16 %sext_ln55_1" [firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 31 'add' 'add_ln74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.72ns)   --->   "%add_ln74_1 = add i11 %sext_ln70_2, i11 %sext_ln74" [firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 32 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln74_1 = sext i11 %add_ln74_1" [firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 33 'sext' 'sext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln74_2 = add i16 %sext_ln74_1, i16 %add_ln74" [firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 34 'add' 'add_ln74_2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %add_ln74_2, i5 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 35 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i21 %shl_ln1" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 36 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_0, i25 %sext_ln82" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 37 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_1, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 38 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_2, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 39 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_3, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 40 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_4, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 41 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_5, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 42 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_6, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 43 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_7, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 44 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_8, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 45 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_9, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 46 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_10, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 47 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_11, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 48 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_12, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 49 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_13, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 50 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_14, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 51 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_15, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 52 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_16, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 53 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_17, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 54 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_18, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 55 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_19, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 56 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_20, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 57 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_21, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 58 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_22, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 59 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_23, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 60 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_24, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 61 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_25, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 62 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_26, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 63 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_27, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 64 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_28, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 65 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_29, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 66 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_30, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 67 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_31, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 68 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_32, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 69 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_33, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 70 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_34, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 71 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_35, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 72 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_36, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 73 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_37, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 74 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_38, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 75 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_39, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 76 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_40, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 77 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_41, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 78 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_42, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 79 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_43, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 80 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_44, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 81 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_45, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 82 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_46, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 83 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_47, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 84 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_48, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 85 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_49, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 86 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_50, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 87 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_51, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 88 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_52, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 89 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_53, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 90 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_54, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 91 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_55, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 92 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_56, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 93 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_57, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 94 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_58, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 95 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_59, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 96 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_60, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 97 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_61, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 98 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_62, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 99 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_63, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 100 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_64, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 101 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_65, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 102 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_66, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 103 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_67, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 104 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_68, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 105 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_69, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 106 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_70, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 107 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_71, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 108 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_72, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 109 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_73, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 110 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_74, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 111 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_75, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 112 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_76, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 113 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_77, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 114 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_78, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 115 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_79, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 116 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_80, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 117 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_81, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 118 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_82, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 119 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_83, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 120 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_84, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 121 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_85, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 122 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_86, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 123 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_87, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 124 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_88, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 125 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_89, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 126 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_90, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 127 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_91, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 128 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_92, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 129 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_93, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 130 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_94, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 131 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_95, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 132 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_96, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 133 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_97, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 134 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_98, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 135 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %layer2_out_99, i25 0" [firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50]   --->   Operation 136 'write' 'write_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [firmware/nnet_utils/nnet_conv2d.h:54]   --->   Operation 137 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.551ns
The critical path consists of the following:
	wire read operation ('x_in_read') on port 'x_in' [102]  (0.000 ns)
	'mul' operation ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_conv2d_latency.h:55->firmware/nnet_utils/nnet_conv2d.h:50) [108]  (1.876 ns)
	'add' operation ('add_ln74', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50) [131]  (0.000 ns)
	'add' operation ('add_ln74_2', firmware/nnet_utils/nnet_conv2d_latency.h:74->firmware/nnet_utils/nnet_conv2d.h:50) [134]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
