#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 23 20:24:13 2024
# Process ID: 19528
# Current directory: D:/2024SPR/verilog/PipelineCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19864 D:\2024SPR\verilog\PipelineCPU\PipelineCPU.xpr
# Log file: D:/2024SPR/verilog/PipelineCPU/vivado.log
# Journal file: D:/2024SPR/verilog/PipelineCPU\vivado.jou
# Running On: LAPTOP-MF20BKH7, OS: Windows, CPU Frequency: 3993 MHz, CPU Physical cores: 16, Host memory: 16345 MB
#-----------------------------------------------------------
start_gui
open_project D:/2024SPR/verilog/PipelineCPU/PipelineCPU.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb.tcl
run all
set_property CONFIG.Coe_File {D:/2024SPR/verilog/project_test/uart_tools/testrom.coe} [get_ips InstMem]
generate_target all [get_files  D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/ip/InstMem/InstMem.xci]
export_ip_user_files -of_objects [get_files D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/2024SPR/verilog/PipelineCPU/PipelineCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/2024SPR/verilog/PipelineCPU/PipelineCPU.ip_user_files -ipstatic_source_dir D:/2024SPR/verilog/PipelineCPU/PipelineCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/modelsim} {questa=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/questa} {riviera=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/riviera} {activehdl=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tb.tcl
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/2024SPR/verilog/PipelineCPU/PipelineCPU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/2024SPR/verilog/PipelineCPU/PipelineCPU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
close_hw_manager
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {137.681} \
  CONFIG.CLKOUT1_PHASE_ERROR {105.461} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {9} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
] [get_ips cpuclk]
generate_target all [get_files  D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_ip_user_files -of_objects [get_files D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/2024SPR/verilog/PipelineCPU/PipelineCPU.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/2024SPR/verilog/PipelineCPU/PipelineCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/2024SPR/verilog/PipelineCPU/PipelineCPU.ip_user_files -ipstatic_source_dir D:/2024SPR/verilog/PipelineCPU/PipelineCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/modelsim} {questa=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/questa} {riviera=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/riviera} {activehdl=D:/2024SPR/verilog/PipelineCPU/PipelineCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tb.tcl
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/2024SPR/verilog/PipelineCPU/PipelineCPU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/2024SPR/verilog/PipelineCPU/PipelineCPU.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server
close_sim
