{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702427160432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702427160432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 19:26:00 2023 " "Processing started: Tue Dec 12 19:26:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702427160432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702427160432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project_287 -c Final_Project_287 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project_287 -c Final_Project_287" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702427160432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702427160791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702427160791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_287.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_287.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project_287 " "Found entity 1: Final_Project_287" {  } { { "Final_Project_287.v" "" { Text "C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/Final_Project_287.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702427167499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702427167499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702427167501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702427167501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project_287 " "Elaborating entity \"Final_Project_287\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702427167529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S Final_Project_287.v(52) " "Verilog HDL or VHDL warning at Final_Project_287.v(52): object \"S\" assigned a value but never read" {  } { { "Final_Project_287.v" "" { Text "C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/Final_Project_287.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702427167530 "|Final_Project_287"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "NS Final_Project_287.v(52) " "Verilog HDL warning at Final_Project_287.v(52): object NS used but never assigned" {  } { { "Final_Project_287.v" "" { Text "C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/Final_Project_287.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1702427167530 "|Final_Project_287"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "game_end Final_Project_287.v(15) " "Output port \"game_end\" at Final_Project_287.v(15) has no driver" {  } { { "Final_Project_287.v" "" { Text "C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/Final_Project_287.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702427167531 "|Final_Project_287"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga\"" {  } { { "Final_Project_287.v" "vga" { Text "C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/Final_Project_287.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702427167542 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SYNC vga " "Port \"SYNC\" does not exist in macrofunction \"vga\"" {  } { { "Final_Project_287.v" "vga" { Text "C:/Users/gmeek/OneDrive/Documents/Miami Work/Sophmore - Semester 1 - 2023/ECE 287/gavin_syd_project/Final_Project_287.v" 33 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702427167554 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702427167559 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702427167612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 12 19:26:07 2023 " "Processing ended: Tue Dec 12 19:26:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702427167612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702427167612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702427167612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702427167612 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702427168178 ""}
