;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <0, 0
	JMP 0, 32
	SUB -207, <-120
	JMP 200, 720
	SUB 0, @492
	SUB 0, @492
	SUB 0, 32
	JMP @12, #-202
	SUB 0, 32
	JMP @12, #-202
	SUB 0, 321
	SPL <-127, 100
	SUB @-127, 100
	ADD 12, 10
	SUB 0, 210
	SUB 0, @492
	SUB @21, 3
	SUB @-127, 100
	SUB @-127, 100
	DAT <40, #0
	SPL <-127, 100
	ADD -30, 9
	CMP -207, <-120
	JMN 1, @20
	SUB @-0, 0
	ADD 712, @10
	JMP @72, #200
	SPL 0, 321
	SUB 0, @492
	JMP -207, @-120
	SUB 0, @492
	ADD -30, 9
	SLT @-0, 0
	SUB 0, 322
	CMP -207, <-120
	SUB 78, @200
	CMP -207, <-120
	SLT 0, 0
	DAT <300, #90
	SUB @127, 106
	SUB -207, <-120
	SPL 0, <702
	SUB -207, <-120
	SPL 0, <702
	SPL 0, <702
	SUB 1, @-0
	DJN -1, @-20
