main_memory.v,verilog,xil_defaultlib,../../../ip/main_memory/sim/main_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
