Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Jan  3 11:20:04 2025
| Host         : xuser-pc running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_methodology -file mbblockdesign_wrapper_methodology_drc_routed.rpt -pb mbblockdesign_wrapper_methodology_drc_routed.pb -rpx mbblockdesign_wrapper_methodology_drc_routed.rpx
| Design       : mbblockdesign_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 15         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mbblockdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mbblockdesign_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[0] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[1] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[2] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[3] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_rxd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_o[0] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led_4bits_tri_o[0] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led_4bits_tri_o[1] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led_4bits_tri_o[2] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led_4bits_tri_o[3] relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on pwm0_0 relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_txd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name sys_clock -waveform {0.000 5.000} -add [get_ports sys_clock] (Source: /1work/fpgaproc/test_mb_pmod_maxsonar/test_mb_pmod_maxsonar.srcs/constrs_1/imports/pf_base_mb_bm_min_given/Arty-A7-100-Master.xdc (Line: 8))
Previous: create_clock -period 10.000 [get_ports sys_clock] (Source: /1work/fpgaproc/test_mb_pmod_maxsonar/test_mb_pmod_maxsonar.gen/sources_1/bd/mbblockdesign/ip/mbblockdesign_clk_wiz_0_1/mbblockdesign_clk_wiz_0_1.xdc (Line: 53))
Related violations: <none>


