read -sv run_verilog_mid/adder_32b_7_79_c481c912c0b9f04ed6f3b98af3ec4e24.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_79_c481c912c0b9f04ed6f3b98af3ec4e24_yosys.v
