// Seed: 210723235
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output uwire id_2,
    input tri id_3,
    output uwire id_4,
    input supply0 id_5,
    output wire id_6,
    input wor id_7,
    input tri0 id_8,
    input tri id_9,
    input wand id_10,
    output supply1 id_11
    , id_14,
    output tri1 id_12
);
  assign id_14 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    input tri1 id_10
);
  assign id_2 = 1;
  module_0(
      id_2, id_7, id_1, id_9, id_7, id_6, id_2, id_8, id_0, id_10, id_10, id_2, id_7
  );
endmodule
