
odom_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093e0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b0  080094f0  080094f0  000194f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009ba0  08009ba0  00019ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000010  08009ba8  08009ba8  00019ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009bb8  08009bb8  00019bb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009c0  20000000  08009bbc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002bc  200009c0  0800a57c  000209c0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000c7c  0800a57c  00020c7c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001fe04  00000000  00000000  000209e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000042f0  00000000  00000000  000407ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006b83  00000000  00000000  00044add  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000b98  00000000  00000000  0004b660  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000de0  00000000  00000000  0004c1f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0001b52f  00000000  00000000  0004cfd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000d1ea  00000000  00000000  00068507  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00081612  00000000  00000000  000756f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000f6d03  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003710  00000000  00000000  000f6d80  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         0000003c  00000000  00000000  000fa490  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      00000076  00000000  00000000  000fa4cc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009c0 	.word	0x200009c0
 800012c:	00000000 	.word	0x00000000
 8000130:	080094d8 	.word	0x080094d8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009c4 	.word	0x200009c4
 800014c:	080094d8 	.word	0x080094d8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000be4:	f1a2 0201 	sub.w	r2, r2, #1
 8000be8:	d1ed      	bne.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpun>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010dc:	d102      	bne.n	80010e4 <__aeabi_fcmpun+0x14>
 80010de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e2:	d108      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e8:	d102      	bne.n	80010f0 <__aeabi_fcmpun+0x20>
 80010ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ee:	d102      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0001 	mov.w	r0, #1
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2iz>:
 80010fc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001104:	d30f      	bcc.n	8001126 <__aeabi_f2iz+0x2a>
 8001106:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d90d      	bls.n	800112c <__aeabi_f2iz+0x30>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001118:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800111c:	fa23 f002 	lsr.w	r0, r3, r2
 8001120:	bf18      	it	ne
 8001122:	4240      	negne	r0, r0
 8001124:	4770      	bx	lr
 8001126:	f04f 0000 	mov.w	r0, #0
 800112a:	4770      	bx	lr
 800112c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001130:	d101      	bne.n	8001136 <__aeabi_f2iz+0x3a>
 8001132:	0242      	lsls	r2, r0, #9
 8001134:	d105      	bne.n	8001142 <__aeabi_f2iz+0x46>
 8001136:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800113a:	bf08      	it	eq
 800113c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001140:	4770      	bx	lr
 8001142:	f04f 0000 	mov.w	r0, #0
 8001146:	4770      	bx	lr

08001148 <__aeabi_uldivmod>:
 8001148:	b953      	cbnz	r3, 8001160 <__aeabi_uldivmod+0x18>
 800114a:	b94a      	cbnz	r2, 8001160 <__aeabi_uldivmod+0x18>
 800114c:	2900      	cmp	r1, #0
 800114e:	bf08      	it	eq
 8001150:	2800      	cmpeq	r0, #0
 8001152:	bf1c      	itt	ne
 8001154:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8001158:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800115c:	f000 b974 	b.w	8001448 <__aeabi_idiv0>
 8001160:	f1ad 0c08 	sub.w	ip, sp, #8
 8001164:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001168:	f000 f806 	bl	8001178 <__udivmoddi4>
 800116c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001170:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001174:	b004      	add	sp, #16
 8001176:	4770      	bx	lr

08001178 <__udivmoddi4>:
 8001178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800117c:	468c      	mov	ip, r1
 800117e:	4604      	mov	r4, r0
 8001180:	9e08      	ldr	r6, [sp, #32]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d14b      	bne.n	800121e <__udivmoddi4+0xa6>
 8001186:	428a      	cmp	r2, r1
 8001188:	4615      	mov	r5, r2
 800118a:	d967      	bls.n	800125c <__udivmoddi4+0xe4>
 800118c:	fab2 f282 	clz	r2, r2
 8001190:	b14a      	cbz	r2, 80011a6 <__udivmoddi4+0x2e>
 8001192:	f1c2 0720 	rsb	r7, r2, #32
 8001196:	fa01 f302 	lsl.w	r3, r1, r2
 800119a:	fa20 f707 	lsr.w	r7, r0, r7
 800119e:	4095      	lsls	r5, r2
 80011a0:	ea47 0c03 	orr.w	ip, r7, r3
 80011a4:	4094      	lsls	r4, r2
 80011a6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80011aa:	fbbc f7fe 	udiv	r7, ip, lr
 80011ae:	fa1f f885 	uxth.w	r8, r5
 80011b2:	fb0e c317 	mls	r3, lr, r7, ip
 80011b6:	fb07 f908 	mul.w	r9, r7, r8
 80011ba:	0c21      	lsrs	r1, r4, #16
 80011bc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80011c0:	4599      	cmp	r9, r3
 80011c2:	d909      	bls.n	80011d8 <__udivmoddi4+0x60>
 80011c4:	18eb      	adds	r3, r5, r3
 80011c6:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 80011ca:	f080 811c 	bcs.w	8001406 <__udivmoddi4+0x28e>
 80011ce:	4599      	cmp	r9, r3
 80011d0:	f240 8119 	bls.w	8001406 <__udivmoddi4+0x28e>
 80011d4:	3f02      	subs	r7, #2
 80011d6:	442b      	add	r3, r5
 80011d8:	eba3 0309 	sub.w	r3, r3, r9
 80011dc:	fbb3 f0fe 	udiv	r0, r3, lr
 80011e0:	fb0e 3310 	mls	r3, lr, r0, r3
 80011e4:	fb00 f108 	mul.w	r1, r0, r8
 80011e8:	b2a4      	uxth	r4, r4
 80011ea:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80011ee:	42a1      	cmp	r1, r4
 80011f0:	d909      	bls.n	8001206 <__udivmoddi4+0x8e>
 80011f2:	192c      	adds	r4, r5, r4
 80011f4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80011f8:	f080 8107 	bcs.w	800140a <__udivmoddi4+0x292>
 80011fc:	42a1      	cmp	r1, r4
 80011fe:	f240 8104 	bls.w	800140a <__udivmoddi4+0x292>
 8001202:	3802      	subs	r0, #2
 8001204:	442c      	add	r4, r5
 8001206:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800120a:	2700      	movs	r7, #0
 800120c:	1a64      	subs	r4, r4, r1
 800120e:	b11e      	cbz	r6, 8001218 <__udivmoddi4+0xa0>
 8001210:	2300      	movs	r3, #0
 8001212:	40d4      	lsrs	r4, r2
 8001214:	e9c6 4300 	strd	r4, r3, [r6]
 8001218:	4639      	mov	r1, r7
 800121a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800121e:	428b      	cmp	r3, r1
 8001220:	d909      	bls.n	8001236 <__udivmoddi4+0xbe>
 8001222:	2e00      	cmp	r6, #0
 8001224:	f000 80ec 	beq.w	8001400 <__udivmoddi4+0x288>
 8001228:	2700      	movs	r7, #0
 800122a:	e9c6 0100 	strd	r0, r1, [r6]
 800122e:	4638      	mov	r0, r7
 8001230:	4639      	mov	r1, r7
 8001232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001236:	fab3 f783 	clz	r7, r3
 800123a:	2f00      	cmp	r7, #0
 800123c:	d148      	bne.n	80012d0 <__udivmoddi4+0x158>
 800123e:	428b      	cmp	r3, r1
 8001240:	d302      	bcc.n	8001248 <__udivmoddi4+0xd0>
 8001242:	4282      	cmp	r2, r0
 8001244:	f200 80fb 	bhi.w	800143e <__udivmoddi4+0x2c6>
 8001248:	1a84      	subs	r4, r0, r2
 800124a:	eb61 0303 	sbc.w	r3, r1, r3
 800124e:	2001      	movs	r0, #1
 8001250:	469c      	mov	ip, r3
 8001252:	2e00      	cmp	r6, #0
 8001254:	d0e0      	beq.n	8001218 <__udivmoddi4+0xa0>
 8001256:	e9c6 4c00 	strd	r4, ip, [r6]
 800125a:	e7dd      	b.n	8001218 <__udivmoddi4+0xa0>
 800125c:	b902      	cbnz	r2, 8001260 <__udivmoddi4+0xe8>
 800125e:	deff      	udf	#255	; 0xff
 8001260:	fab2 f282 	clz	r2, r2
 8001264:	2a00      	cmp	r2, #0
 8001266:	f040 808f 	bne.w	8001388 <__udivmoddi4+0x210>
 800126a:	2701      	movs	r7, #1
 800126c:	1b49      	subs	r1, r1, r5
 800126e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8001272:	fa1f f985 	uxth.w	r9, r5
 8001276:	fbb1 fef8 	udiv	lr, r1, r8
 800127a:	fb08 111e 	mls	r1, r8, lr, r1
 800127e:	fb09 f00e 	mul.w	r0, r9, lr
 8001282:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8001286:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 800128a:	4298      	cmp	r0, r3
 800128c:	d907      	bls.n	800129e <__udivmoddi4+0x126>
 800128e:	18eb      	adds	r3, r5, r3
 8001290:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8001294:	d202      	bcs.n	800129c <__udivmoddi4+0x124>
 8001296:	4298      	cmp	r0, r3
 8001298:	f200 80cd 	bhi.w	8001436 <__udivmoddi4+0x2be>
 800129c:	468e      	mov	lr, r1
 800129e:	1a1b      	subs	r3, r3, r0
 80012a0:	fbb3 f0f8 	udiv	r0, r3, r8
 80012a4:	fb08 3310 	mls	r3, r8, r0, r3
 80012a8:	fb09 f900 	mul.w	r9, r9, r0
 80012ac:	b2a4      	uxth	r4, r4
 80012ae:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012b2:	45a1      	cmp	r9, r4
 80012b4:	d907      	bls.n	80012c6 <__udivmoddi4+0x14e>
 80012b6:	192c      	adds	r4, r5, r4
 80012b8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80012bc:	d202      	bcs.n	80012c4 <__udivmoddi4+0x14c>
 80012be:	45a1      	cmp	r9, r4
 80012c0:	f200 80b6 	bhi.w	8001430 <__udivmoddi4+0x2b8>
 80012c4:	4618      	mov	r0, r3
 80012c6:	eba4 0409 	sub.w	r4, r4, r9
 80012ca:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80012ce:	e79e      	b.n	800120e <__udivmoddi4+0x96>
 80012d0:	f1c7 0520 	rsb	r5, r7, #32
 80012d4:	40bb      	lsls	r3, r7
 80012d6:	fa22 fc05 	lsr.w	ip, r2, r5
 80012da:	ea4c 0c03 	orr.w	ip, ip, r3
 80012de:	fa21 f405 	lsr.w	r4, r1, r5
 80012e2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80012e6:	fbb4 f9fe 	udiv	r9, r4, lr
 80012ea:	fa1f f88c 	uxth.w	r8, ip
 80012ee:	fb0e 4419 	mls	r4, lr, r9, r4
 80012f2:	fa20 f305 	lsr.w	r3, r0, r5
 80012f6:	40b9      	lsls	r1, r7
 80012f8:	fb09 fa08 	mul.w	sl, r9, r8
 80012fc:	4319      	orrs	r1, r3
 80012fe:	0c0b      	lsrs	r3, r1, #16
 8001300:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001304:	45a2      	cmp	sl, r4
 8001306:	fa02 f207 	lsl.w	r2, r2, r7
 800130a:	fa00 f307 	lsl.w	r3, r0, r7
 800130e:	d90b      	bls.n	8001328 <__udivmoddi4+0x1b0>
 8001310:	eb1c 0404 	adds.w	r4, ip, r4
 8001314:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8001318:	f080 8088 	bcs.w	800142c <__udivmoddi4+0x2b4>
 800131c:	45a2      	cmp	sl, r4
 800131e:	f240 8085 	bls.w	800142c <__udivmoddi4+0x2b4>
 8001322:	f1a9 0902 	sub.w	r9, r9, #2
 8001326:	4464      	add	r4, ip
 8001328:	eba4 040a 	sub.w	r4, r4, sl
 800132c:	fbb4 f0fe 	udiv	r0, r4, lr
 8001330:	fb0e 4410 	mls	r4, lr, r0, r4
 8001334:	fb00 fa08 	mul.w	sl, r0, r8
 8001338:	b289      	uxth	r1, r1
 800133a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800133e:	45a2      	cmp	sl, r4
 8001340:	d908      	bls.n	8001354 <__udivmoddi4+0x1dc>
 8001342:	eb1c 0404 	adds.w	r4, ip, r4
 8001346:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800134a:	d26b      	bcs.n	8001424 <__udivmoddi4+0x2ac>
 800134c:	45a2      	cmp	sl, r4
 800134e:	d969      	bls.n	8001424 <__udivmoddi4+0x2ac>
 8001350:	3802      	subs	r0, #2
 8001352:	4464      	add	r4, ip
 8001354:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001358:	fba0 8902 	umull	r8, r9, r0, r2
 800135c:	eba4 040a 	sub.w	r4, r4, sl
 8001360:	454c      	cmp	r4, r9
 8001362:	4641      	mov	r1, r8
 8001364:	46ce      	mov	lr, r9
 8001366:	d354      	bcc.n	8001412 <__udivmoddi4+0x29a>
 8001368:	d051      	beq.n	800140e <__udivmoddi4+0x296>
 800136a:	2e00      	cmp	r6, #0
 800136c:	d069      	beq.n	8001442 <__udivmoddi4+0x2ca>
 800136e:	1a5a      	subs	r2, r3, r1
 8001370:	eb64 040e 	sbc.w	r4, r4, lr
 8001374:	fa04 f505 	lsl.w	r5, r4, r5
 8001378:	fa22 f307 	lsr.w	r3, r2, r7
 800137c:	40fc      	lsrs	r4, r7
 800137e:	431d      	orrs	r5, r3
 8001380:	e9c6 5400 	strd	r5, r4, [r6]
 8001384:	2700      	movs	r7, #0
 8001386:	e747      	b.n	8001218 <__udivmoddi4+0xa0>
 8001388:	4095      	lsls	r5, r2
 800138a:	f1c2 0320 	rsb	r3, r2, #32
 800138e:	fa21 f003 	lsr.w	r0, r1, r3
 8001392:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8001396:	fbb0 f7f8 	udiv	r7, r0, r8
 800139a:	fa1f f985 	uxth.w	r9, r5
 800139e:	fb08 0017 	mls	r0, r8, r7, r0
 80013a2:	fa24 f303 	lsr.w	r3, r4, r3
 80013a6:	4091      	lsls	r1, r2
 80013a8:	fb07 fc09 	mul.w	ip, r7, r9
 80013ac:	430b      	orrs	r3, r1
 80013ae:	0c19      	lsrs	r1, r3, #16
 80013b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013b4:	458c      	cmp	ip, r1
 80013b6:	fa04 f402 	lsl.w	r4, r4, r2
 80013ba:	d907      	bls.n	80013cc <__udivmoddi4+0x254>
 80013bc:	1869      	adds	r1, r5, r1
 80013be:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80013c2:	d231      	bcs.n	8001428 <__udivmoddi4+0x2b0>
 80013c4:	458c      	cmp	ip, r1
 80013c6:	d92f      	bls.n	8001428 <__udivmoddi4+0x2b0>
 80013c8:	3f02      	subs	r7, #2
 80013ca:	4429      	add	r1, r5
 80013cc:	eba1 010c 	sub.w	r1, r1, ip
 80013d0:	fbb1 f0f8 	udiv	r0, r1, r8
 80013d4:	fb08 1c10 	mls	ip, r8, r0, r1
 80013d8:	fb00 fe09 	mul.w	lr, r0, r9
 80013dc:	b299      	uxth	r1, r3
 80013de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80013e2:	458e      	cmp	lr, r1
 80013e4:	d907      	bls.n	80013f6 <__udivmoddi4+0x27e>
 80013e6:	1869      	adds	r1, r5, r1
 80013e8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80013ec:	d218      	bcs.n	8001420 <__udivmoddi4+0x2a8>
 80013ee:	458e      	cmp	lr, r1
 80013f0:	d916      	bls.n	8001420 <__udivmoddi4+0x2a8>
 80013f2:	3802      	subs	r0, #2
 80013f4:	4429      	add	r1, r5
 80013f6:	eba1 010e 	sub.w	r1, r1, lr
 80013fa:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80013fe:	e73a      	b.n	8001276 <__udivmoddi4+0xfe>
 8001400:	4637      	mov	r7, r6
 8001402:	4630      	mov	r0, r6
 8001404:	e708      	b.n	8001218 <__udivmoddi4+0xa0>
 8001406:	460f      	mov	r7, r1
 8001408:	e6e6      	b.n	80011d8 <__udivmoddi4+0x60>
 800140a:	4618      	mov	r0, r3
 800140c:	e6fb      	b.n	8001206 <__udivmoddi4+0x8e>
 800140e:	4543      	cmp	r3, r8
 8001410:	d2ab      	bcs.n	800136a <__udivmoddi4+0x1f2>
 8001412:	ebb8 0102 	subs.w	r1, r8, r2
 8001416:	eb69 020c 	sbc.w	r2, r9, ip
 800141a:	3801      	subs	r0, #1
 800141c:	4696      	mov	lr, r2
 800141e:	e7a4      	b.n	800136a <__udivmoddi4+0x1f2>
 8001420:	4618      	mov	r0, r3
 8001422:	e7e8      	b.n	80013f6 <__udivmoddi4+0x27e>
 8001424:	4608      	mov	r0, r1
 8001426:	e795      	b.n	8001354 <__udivmoddi4+0x1dc>
 8001428:	4607      	mov	r7, r0
 800142a:	e7cf      	b.n	80013cc <__udivmoddi4+0x254>
 800142c:	4681      	mov	r9, r0
 800142e:	e77b      	b.n	8001328 <__udivmoddi4+0x1b0>
 8001430:	3802      	subs	r0, #2
 8001432:	442c      	add	r4, r5
 8001434:	e747      	b.n	80012c6 <__udivmoddi4+0x14e>
 8001436:	f1ae 0e02 	sub.w	lr, lr, #2
 800143a:	442b      	add	r3, r5
 800143c:	e72f      	b.n	800129e <__udivmoddi4+0x126>
 800143e:	4638      	mov	r0, r7
 8001440:	e707      	b.n	8001252 <__udivmoddi4+0xda>
 8001442:	4637      	mov	r7, r6
 8001444:	e6e8      	b.n	8001218 <__udivmoddi4+0xa0>
 8001446:	bf00      	nop

08001448 <__aeabi_idiv0>:
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop

0800144c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800144c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800144e:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <HAL_InitTick+0x3c>)
{
 8001450:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001452:	7818      	ldrb	r0, [r3, #0]
 8001454:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001458:	fbb3 f3f0 	udiv	r3, r3, r0
 800145c:	4a0b      	ldr	r2, [pc, #44]	; (800148c <HAL_InitTick+0x40>)
 800145e:	6810      	ldr	r0, [r2, #0]
 8001460:	fbb0 f0f3 	udiv	r0, r0, r3
 8001464:	f000 fa0e 	bl	8001884 <HAL_SYSTICK_Config>
 8001468:	4604      	mov	r4, r0
 800146a:	b958      	cbnz	r0, 8001484 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800146c:	2d0f      	cmp	r5, #15
 800146e:	d809      	bhi.n	8001484 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001470:	4602      	mov	r2, r0
 8001472:	4629      	mov	r1, r5
 8001474:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001478:	f000 f9c4 	bl	8001804 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800147c:	4620      	mov	r0, r4
 800147e:	4b04      	ldr	r3, [pc, #16]	; (8001490 <HAL_InitTick+0x44>)
 8001480:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001482:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001484:	2001      	movs	r0, #1
 8001486:	e7fc      	b.n	8001482 <HAL_InitTick+0x36>
 8001488:	20000000 	.word	0x20000000
 800148c:	20000008 	.word	0x20000008
 8001490:	20000004 	.word	0x20000004

08001494 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001494:	4a07      	ldr	r2, [pc, #28]	; (80014b4 <HAL_Init+0x20>)
{
 8001496:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001498:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800149a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800149c:	f043 0310 	orr.w	r3, r3, #16
 80014a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a2:	f000 f99d 	bl	80017e0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80014a6:	2000      	movs	r0, #0
 80014a8:	f7ff ffd0 	bl	800144c <HAL_InitTick>
  HAL_MspInit();
 80014ac:	f003 f9dc 	bl	8004868 <HAL_MspInit>
}
 80014b0:	2000      	movs	r0, #0
 80014b2:	bd08      	pop	{r3, pc}
 80014b4:	40022000 	.word	0x40022000

080014b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80014b8:	4a03      	ldr	r2, [pc, #12]	; (80014c8 <HAL_IncTick+0x10>)
 80014ba:	4b04      	ldr	r3, [pc, #16]	; (80014cc <HAL_IncTick+0x14>)
 80014bc:	6811      	ldr	r1, [r2, #0]
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	440b      	add	r3, r1
 80014c2:	6013      	str	r3, [r2, #0]
}
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	20000c68 	.word	0x20000c68
 80014cc:	20000000 	.word	0x20000000

080014d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80014d0:	4b01      	ldr	r3, [pc, #4]	; (80014d8 <HAL_GetTick+0x8>)
 80014d2:	6818      	ldr	r0, [r3, #0]
}
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	20000c68 	.word	0x20000c68

080014dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014dc:	b538      	push	{r3, r4, r5, lr}
 80014de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80014e0:	f7ff fff6 	bl	80014d0 <HAL_GetTick>
 80014e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80014e8:	bf1e      	ittt	ne
 80014ea:	4b04      	ldrne	r3, [pc, #16]	; (80014fc <HAL_Delay+0x20>)
 80014ec:	781b      	ldrbne	r3, [r3, #0]
 80014ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014f0:	f7ff ffee 	bl	80014d0 <HAL_GetTick>
 80014f4:	1b40      	subs	r0, r0, r5
 80014f6:	42a0      	cmp	r0, r4
 80014f8:	d3fa      	bcc.n	80014f0 <HAL_Delay+0x14>
  {
  }
}
 80014fa:	bd38      	pop	{r3, r4, r5, pc}
 80014fc:	20000000 	.word	0x20000000

08001500 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001500:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001502:	4604      	mov	r4, r0
 8001504:	2800      	cmp	r0, #0
 8001506:	d06e      	beq.n	80015e6 <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001508:	f890 3020 	ldrb.w	r3, [r0, #32]
 800150c:	b90b      	cbnz	r3, 8001512 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800150e:	f003 f9cd 	bl	80048ac <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001512:	6822      	ldr	r2, [r4, #0]
 8001514:	6813      	ldr	r3, [r2, #0]
 8001516:	f023 0302 	bic.w	r3, r3, #2
 800151a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800151c:	f7ff ffd8 	bl	80014d0 <HAL_GetTick>
 8001520:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001522:	6823      	ldr	r3, [r4, #0]
 8001524:	685a      	ldr	r2, [r3, #4]
 8001526:	0791      	lsls	r1, r2, #30
 8001528:	d451      	bmi.n	80015ce <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	f042 0201 	orr.w	r2, r2, #1
 8001530:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001532:	f7ff ffcd 	bl	80014d0 <HAL_GetTick>
 8001536:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001538:	6823      	ldr	r3, [r4, #0]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	07d2      	lsls	r2, r2, #31
 800153e:	d554      	bpl.n	80015ea <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001540:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001542:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001544:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	bf0c      	ite	eq
 800154a:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800154e:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001552:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8001554:	7e62      	ldrb	r2, [r4, #25]
 8001556:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	bf0c      	ite	eq
 800155c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001560:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001564:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001566:	7ea2      	ldrb	r2, [r4, #26]
 8001568:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	bf0c      	ite	eq
 800156e:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001572:	f022 0220 	bicne.w	r2, r2, #32
 8001576:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001578:	7ee2      	ldrb	r2, [r4, #27]
 800157a:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	bf0c      	ite	eq
 8001580:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001584:	f042 0210 	orrne.w	r2, r2, #16
 8001588:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800158a:	7f22      	ldrb	r2, [r4, #28]
 800158c:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	bf0c      	ite	eq
 8001592:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001596:	f022 0208 	bicne.w	r2, r2, #8
 800159a:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800159c:	7f62      	ldrb	r2, [r4, #29]
 800159e:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	bf0c      	ite	eq
 80015a4:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015a8:	f022 0204 	bicne.w	r2, r2, #4
 80015ac:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80015ae:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80015b2:	430a      	orrs	r2, r1
 80015b4:	6921      	ldr	r1, [r4, #16]
 80015b6:	430a      	orrs	r2, r1
 80015b8:	6961      	ldr	r1, [r4, #20]
 80015ba:	430a      	orrs	r2, r1
 80015bc:	6861      	ldr	r1, [r4, #4]
 80015be:	3901      	subs	r1, #1
 80015c0:	430a      	orrs	r2, r1
 80015c2:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80015c4:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015c6:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80015c8:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 80015cc:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015ce:	f7ff ff7f 	bl	80014d0 <HAL_GetTick>
 80015d2:	1b40      	subs	r0, r0, r5
 80015d4:	280a      	cmp	r0, #10
 80015d6:	d9a4      	bls.n	8001522 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015de:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80015e0:	2305      	movs	r3, #5
 80015e2:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 80015e6:	2001      	movs	r0, #1
 80015e8:	e7f0      	b.n	80015cc <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015ea:	f7ff ff71 	bl	80014d0 <HAL_GetTick>
 80015ee:	1b40      	subs	r0, r0, r5
 80015f0:	280a      	cmp	r0, #10
 80015f2:	d9a1      	bls.n	8001538 <HAL_CAN_Init+0x38>
 80015f4:	e7f0      	b.n	80015d8 <HAL_CAN_Init+0xd8>

080015f6 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 80015f6:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 80015fa:	b570      	push	{r4, r5, r6, lr}

  if ((state == HAL_CAN_STATE_READY) ||
 80015fc:	3b01      	subs	r3, #1
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d85f      	bhi.n	80016c2 <HAL_CAN_ConfigFilter+0xcc>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001602:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 8001604:	6803      	ldr	r3, [r0, #0]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001606:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800160a:	f042 0201 	orr.w	r2, r2, #1
 800160e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001612:	694a      	ldr	r2, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001614:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001618:	f002 001f 	and.w	r0, r2, #31
 800161c:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001620:	43c4      	mvns	r4, r0
 8001622:	4025      	ands	r5, r4
 8001624:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001628:	69cd      	ldr	r5, [r1, #28]
 800162a:	bb85      	cbnz	r5, 800168e <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800162c:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001630:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001632:	4025      	ands	r5, r4
 8001634:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001638:	888d      	ldrh	r5, [r1, #4]
 800163a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800163e:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001642:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001646:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001648:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800164a:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800164e:	f8c2 5244 	str.w	r5, [r2, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001652:	698a      	ldr	r2, [r1, #24]
 8001654:	bb6a      	cbnz	r2, 80016b2 <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001656:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800165a:	4022      	ands	r2, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800165c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001660:	690a      	ldr	r2, [r1, #16]
 8001662:	bb52      	cbnz	r2, 80016ba <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001664:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001668:	4022      	ands	r2, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800166a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800166e:	6a0a      	ldr	r2, [r1, #32]
 8001670:	2a01      	cmp	r2, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001672:	bf02      	ittt	eq
 8001674:	f8d3 221c 	ldreq.w	r2, [r3, #540]	; 0x21c
 8001678:	4310      	orreq	r0, r2
 800167a:	f8c3 021c 	streq.w	r0, [r3, #540]	; 0x21c

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 800167e:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001680:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001684:	f022 0201 	bic.w	r2, r2, #1
 8001688:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 800168c:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800168e:	2d01      	cmp	r5, #1
 8001690:	d1df      	bne.n	8001652 <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001692:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001696:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001698:	4305      	orrs	r5, r0
 800169a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800169e:	888d      	ldrh	r5, [r1, #4]
 80016a0:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80016a4:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016a8:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016ac:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80016ae:	898d      	ldrh	r5, [r1, #12]
 80016b0:	e7cb      	b.n	800164a <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80016b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80016b6:	4302      	orrs	r2, r0
 80016b8:	e7d0      	b.n	800165c <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80016ba:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80016be:	4302      	orrs	r2, r0
 80016c0:	e7d3      	b.n	800166a <HAL_CAN_ConfigFilter+0x74>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016c2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80016c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016c8:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 80016ca:	2001      	movs	r0, #1
 80016cc:	e7de      	b.n	800168c <HAL_CAN_ConfigFilter+0x96>

080016ce <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80016ce:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80016d0:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 80016d4:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d11f      	bne.n	800171a <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80016da:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80016dc:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80016de:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80016e2:	6813      	ldr	r3, [r2, #0]
 80016e4:	f023 0301 	bic.w	r3, r3, #1
 80016e8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80016ea:	f7ff fef1 	bl	80014d0 <HAL_GetTick>
 80016ee:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80016f0:	6823      	ldr	r3, [r4, #0]
 80016f2:	6858      	ldr	r0, [r3, #4]
 80016f4:	f010 0001 	ands.w	r0, r0, #1
 80016f8:	d101      	bne.n	80016fe <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016fa:	6260      	str	r0, [r4, #36]	; 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 80016fc:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80016fe:	f7ff fee7 	bl	80014d0 <HAL_GetTick>
 8001702:	1b40      	subs	r0, r0, r5
 8001704:	280a      	cmp	r0, #10
 8001706:	d9f3      	bls.n	80016f0 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001708:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800170a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800170e:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8001710:	2305      	movs	r3, #5
 8001712:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8001716:	2001      	movs	r0, #1
 8001718:	e7f0      	b.n	80016fc <HAL_CAN_Start+0x2e>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800171a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800171c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001720:	6243      	str	r3, [r0, #36]	; 0x24
 8001722:	e7f8      	b.n	8001716 <HAL_CAN_Start+0x48>

08001724 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001724:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001726:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800172a:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800172c:	3d01      	subs	r5, #1
 800172e:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001730:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8001732:	d840      	bhi.n	80017b6 <HAL_CAN_AddTxMessage+0x92>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001734:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8001738:	d039      	beq.n	80017ae <HAL_CAN_AddTxMessage+0x8a>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800173a:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800173e:	2c03      	cmp	r4, #3
 8001740:	f04f 0501 	mov.w	r5, #1
 8001744:	d105      	bne.n	8001752 <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001746:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001748:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800174c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800174e:	2001      	movs	r0, #1
 8001750:	e027      	b.n	80017a2 <HAL_CAN_AddTxMessage+0x7e>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001752:	40a5      	lsls	r5, r4
 8001754:	601d      	str	r5, [r3, #0]
 8001756:	e9d1 0702 	ldrd	r0, r7, [r1, #8]
 800175a:	f104 0318 	add.w	r3, r4, #24
      if (pHeader->IDE == CAN_ID_STD)
 800175e:	bb08      	cbnz	r0, 80017a4 <HAL_CAN_AddTxMessage+0x80>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001760:	6808      	ldr	r0, [r1, #0]
 8001762:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001766:	011b      	lsls	r3, r3, #4
 8001768:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800176a:	6908      	ldr	r0, [r1, #16]
 800176c:	0124      	lsls	r4, r4, #4
 800176e:	1933      	adds	r3, r6, r4
 8001770:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      return HAL_OK;
 8001774:	2000      	movs	r0, #0
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001776:	7d09      	ldrb	r1, [r1, #20]
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001778:	4434      	add	r4, r6
      if (pHeader->TransmitGlobalTime == ENABLE)
 800177a:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800177c:	bf02      	ittt	eq
 800177e:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8001782:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 8001786:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800178a:	6851      	ldr	r1, [r2, #4]
 800178c:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001796:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800179a:	f042 0201 	orr.w	r2, r2, #1
 800179e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 80017a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017a4:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 80017a6:	4338      	orrs	r0, r7
 80017a8:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 80017ac:	e7db      	b.n	8001766 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80017ae:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80017b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017b4:	e7ca      	b.n	800174c <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017b6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80017b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017bc:	e7c6      	b.n	800174c <HAL_CAN_AddTxMessage+0x28>

080017be <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80017be:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80017c2:	3b01      	subs	r3, #1
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d805      	bhi.n	80017d4 <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80017c8:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 80017ca:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80017cc:	6953      	ldr	r3, [r2, #20]
 80017ce:	4319      	orrs	r1, r3
 80017d0:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 80017d2:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80017d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017da:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80017dc:	2001      	movs	r0, #1
  }
}
 80017de:	4770      	bx	lr

080017e0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e0:	4a07      	ldr	r2, [pc, #28]	; (8001800 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80017e2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80017e6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ea:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80017ee:	041b      	lsls	r3, r3, #16
 80017f0:	0c1b      	lsrs	r3, r3, #16
 80017f2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80017fa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80017fc:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80017fe:	4770      	bx	lr
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001804:	4b17      	ldr	r3, [pc, #92]	; (8001864 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001806:	b570      	push	{r4, r5, r6, lr}
 8001808:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800180a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800180e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001812:	f1c4 0507 	rsb	r5, r4, #7
 8001816:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001818:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800181c:	bf28      	it	cs
 800181e:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001820:	2b06      	cmp	r3, #6
 8001822:	bf98      	it	ls
 8001824:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001826:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800182a:	bf88      	it	hi
 800182c:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800182e:	ea21 0303 	bic.w	r3, r1, r3
 8001832:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001834:	fa06 f404 	lsl.w	r4, r6, r4
 8001838:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) < 0)
 800183c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800183e:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001842:	bfa8      	it	ge
 8001844:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 8001848:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184c:	bfb8      	it	lt
 800184e:	4a06      	ldrlt	r2, [pc, #24]	; (8001868 <HAL_NVIC_SetPriority+0x64>)
 8001850:	b2db      	uxtb	r3, r3
 8001852:	bfb5      	itete	lt
 8001854:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001858:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800185c:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800185e:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001862:	bd70      	pop	{r4, r5, r6, pc}
 8001864:	e000ed00 	.word	0xe000ed00
 8001868:	e000ed14 	.word	0xe000ed14

0800186c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800186c:	2301      	movs	r3, #1
 800186e:	0942      	lsrs	r2, r0, #5
 8001870:	f000 001f 	and.w	r0, r0, #31
 8001874:	fa03 f000 	lsl.w	r0, r3, r0
 8001878:	4b01      	ldr	r3, [pc, #4]	; (8001880 <HAL_NVIC_EnableIRQ+0x14>)
 800187a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800187e:	4770      	bx	lr
 8001880:	e000e100 	.word	0xe000e100

08001884 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001884:	3801      	subs	r0, #1
 8001886:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800188a:	d20a      	bcs.n	80018a2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800188c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800188e:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001890:	4a06      	ldr	r2, [pc, #24]	; (80018ac <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001892:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001894:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001898:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800189a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800189c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80018a2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	e000e010 	.word	0xe000e010
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018b0:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 80018b4:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d003      	beq.n	80018c2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018ba:	2304      	movs	r3, #4
 80018bc:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80018be:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80018c0:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018c2:	6803      	ldr	r3, [r0, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	f022 020e 	bic.w	r2, r2, #14
 80018ca:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	f022 0201 	bic.w	r2, r2, #1
 80018d2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80018d4:	4a18      	ldr	r2, [pc, #96]	; (8001938 <HAL_DMA_Abort_IT+0x88>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d01f      	beq.n	800191a <HAL_DMA_Abort_IT+0x6a>
 80018da:	3214      	adds	r2, #20
 80018dc:	4293      	cmp	r3, r2
 80018de:	d01e      	beq.n	800191e <HAL_DMA_Abort_IT+0x6e>
 80018e0:	3214      	adds	r2, #20
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d01d      	beq.n	8001922 <HAL_DMA_Abort_IT+0x72>
 80018e6:	3214      	adds	r2, #20
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d01d      	beq.n	8001928 <HAL_DMA_Abort_IT+0x78>
 80018ec:	3214      	adds	r2, #20
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d01d      	beq.n	800192e <HAL_DMA_Abort_IT+0x7e>
 80018f2:	3214      	adds	r2, #20
 80018f4:	4293      	cmp	r3, r2
 80018f6:	bf0c      	ite	eq
 80018f8:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80018fc:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001900:	4a0e      	ldr	r2, [pc, #56]	; (800193c <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8001902:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001904:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001906:	2301      	movs	r3, #1
 8001908:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 800190c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800190e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001912:	b17b      	cbz	r3, 8001934 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8001914:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001916:	4620      	mov	r0, r4
 8001918:	e7d2      	b.n	80018c0 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800191a:	2301      	movs	r3, #1
 800191c:	e7f0      	b.n	8001900 <HAL_DMA_Abort_IT+0x50>
 800191e:	2310      	movs	r3, #16
 8001920:	e7ee      	b.n	8001900 <HAL_DMA_Abort_IT+0x50>
 8001922:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001926:	e7eb      	b.n	8001900 <HAL_DMA_Abort_IT+0x50>
 8001928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800192c:	e7e8      	b.n	8001900 <HAL_DMA_Abort_IT+0x50>
 800192e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001932:	e7e5      	b.n	8001900 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001934:	4618      	mov	r0, r3
 8001936:	e7c3      	b.n	80018c0 <HAL_DMA_Abort_IT+0x10>
 8001938:	40020008 	.word	0x40020008
 800193c:	40020000 	.word	0x40020000

08001940 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001940:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001944:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001946:	4616      	mov	r6, r2
 8001948:	4b65      	ldr	r3, [pc, #404]	; (8001ae0 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800194a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001af0 <HAL_GPIO_Init+0x1b0>
 800194e:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001af4 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001952:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001956:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001958:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800195c:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001960:	45a0      	cmp	r8, r4
 8001962:	d17e      	bne.n	8001a62 <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 8001964:	684d      	ldr	r5, [r1, #4]
 8001966:	2d12      	cmp	r5, #18
 8001968:	f000 80ae 	beq.w	8001ac8 <HAL_GPIO_Init+0x188>
 800196c:	f200 8087 	bhi.w	8001a7e <HAL_GPIO_Init+0x13e>
 8001970:	2d02      	cmp	r5, #2
 8001972:	f000 80a6 	beq.w	8001ac2 <HAL_GPIO_Init+0x182>
 8001976:	d87b      	bhi.n	8001a70 <HAL_GPIO_Init+0x130>
 8001978:	2d00      	cmp	r5, #0
 800197a:	f000 808d 	beq.w	8001a98 <HAL_GPIO_Init+0x158>
 800197e:	2d01      	cmp	r5, #1
 8001980:	f000 809d 	beq.w	8001abe <HAL_GPIO_Init+0x17e>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001984:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001988:	2cff      	cmp	r4, #255	; 0xff
 800198a:	bf93      	iteet	ls
 800198c:	4682      	movls	sl, r0
 800198e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001992:	3d08      	subhi	r5, #8
 8001994:	f8d0 b000 	ldrls.w	fp, [r0]
 8001998:	bf92      	itee	ls
 800199a:	00b5      	lslls	r5, r6, #2
 800199c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80019a0:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019a2:	fa09 f805 	lsl.w	r8, r9, r5
 80019a6:	ea2b 0808 	bic.w	r8, fp, r8
 80019aa:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019ae:	bf88      	it	hi
 80019b0:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019b4:	ea48 0505 	orr.w	r5, r8, r5
 80019b8:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019bc:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80019c0:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80019c4:	d04d      	beq.n	8001a62 <HAL_GPIO_Init+0x122>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019c6:	4f47      	ldr	r7, [pc, #284]	; (8001ae4 <HAL_GPIO_Init+0x1a4>)
 80019c8:	f026 0803 	bic.w	r8, r6, #3
 80019cc:	69bd      	ldr	r5, [r7, #24]
 80019ce:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80019d2:	f045 0501 	orr.w	r5, r5, #1
 80019d6:	61bd      	str	r5, [r7, #24]
 80019d8:	69bd      	ldr	r5, [r7, #24]
 80019da:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 80019de:	f005 0501 	and.w	r5, r5, #1
 80019e2:	9501      	str	r5, [sp, #4]
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80019e4:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019e8:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80019ea:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80019ee:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80019f2:	fa09 f90b 	lsl.w	r9, r9, fp
 80019f6:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019fa:	4d3b      	ldr	r5, [pc, #236]	; (8001ae8 <HAL_GPIO_Init+0x1a8>)
 80019fc:	42a8      	cmp	r0, r5
 80019fe:	d068      	beq.n	8001ad2 <HAL_GPIO_Init+0x192>
 8001a00:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a04:	42a8      	cmp	r0, r5
 8001a06:	d066      	beq.n	8001ad6 <HAL_GPIO_Init+0x196>
 8001a08:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a0c:	42a8      	cmp	r0, r5
 8001a0e:	d064      	beq.n	8001ada <HAL_GPIO_Init+0x19a>
 8001a10:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a14:	42a8      	cmp	r0, r5
 8001a16:	bf0c      	ite	eq
 8001a18:	2503      	moveq	r5, #3
 8001a1a:	2504      	movne	r5, #4
 8001a1c:	fa05 f50b 	lsl.w	r5, r5, fp
 8001a20:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001a24:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a28:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a2a:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001a2e:	bf14      	ite	ne
 8001a30:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a32:	43a5      	biceq	r5, r4
 8001a34:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a36:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a38:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001a3c:	bf14      	ite	ne
 8001a3e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a40:	43a5      	biceq	r5, r4
 8001a42:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a44:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a46:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a4a:	bf14      	ite	ne
 8001a4c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a4e:	43a5      	biceq	r5, r4
 8001a50:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a52:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a54:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a58:	bf14      	ite	ne
 8001a5a:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a5c:	ea25 0404 	biceq.w	r4, r5, r4
 8001a60:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001a62:	3601      	adds	r6, #1
 8001a64:	2e10      	cmp	r6, #16
 8001a66:	f47f af74 	bne.w	8001952 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001a6a:	b003      	add	sp, #12
 8001a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001a70:	2d03      	cmp	r5, #3
 8001a72:	d022      	beq.n	8001aba <HAL_GPIO_Init+0x17a>
 8001a74:	2d11      	cmp	r5, #17
 8001a76:	d185      	bne.n	8001984 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a78:	68ca      	ldr	r2, [r1, #12]
 8001a7a:	3204      	adds	r2, #4
          break;
 8001a7c:	e782      	b.n	8001984 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001a7e:	4f1b      	ldr	r7, [pc, #108]	; (8001aec <HAL_GPIO_Init+0x1ac>)
 8001a80:	42bd      	cmp	r5, r7
 8001a82:	d009      	beq.n	8001a98 <HAL_GPIO_Init+0x158>
 8001a84:	d812      	bhi.n	8001aac <HAL_GPIO_Init+0x16c>
 8001a86:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8001af8 <HAL_GPIO_Init+0x1b8>
 8001a8a:	454d      	cmp	r5, r9
 8001a8c:	d004      	beq.n	8001a98 <HAL_GPIO_Init+0x158>
 8001a8e:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001a92:	454d      	cmp	r5, r9
 8001a94:	f47f af76 	bne.w	8001984 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a98:	688a      	ldr	r2, [r1, #8]
 8001a9a:	b1c2      	cbz	r2, 8001ace <HAL_GPIO_Init+0x18e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a9c:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001a9e:	bf0c      	ite	eq
 8001aa0:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001aa4:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa8:	2208      	movs	r2, #8
 8001aaa:	e76b      	b.n	8001984 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001aac:	4565      	cmp	r5, ip
 8001aae:	d0f3      	beq.n	8001a98 <HAL_GPIO_Init+0x158>
 8001ab0:	4575      	cmp	r5, lr
 8001ab2:	d0f1      	beq.n	8001a98 <HAL_GPIO_Init+0x158>
 8001ab4:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001afc <HAL_GPIO_Init+0x1bc>
 8001ab8:	e7eb      	b.n	8001a92 <HAL_GPIO_Init+0x152>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001aba:	2200      	movs	r2, #0
 8001abc:	e762      	b.n	8001984 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001abe:	68ca      	ldr	r2, [r1, #12]
          break;
 8001ac0:	e760      	b.n	8001984 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ac2:	68ca      	ldr	r2, [r1, #12]
 8001ac4:	3208      	adds	r2, #8
          break;
 8001ac6:	e75d      	b.n	8001984 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ac8:	68ca      	ldr	r2, [r1, #12]
 8001aca:	320c      	adds	r2, #12
          break;
 8001acc:	e75a      	b.n	8001984 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ace:	2204      	movs	r2, #4
 8001ad0:	e758      	b.n	8001984 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ad2:	2500      	movs	r5, #0
 8001ad4:	e7a2      	b.n	8001a1c <HAL_GPIO_Init+0xdc>
 8001ad6:	2501      	movs	r5, #1
 8001ad8:	e7a0      	b.n	8001a1c <HAL_GPIO_Init+0xdc>
 8001ada:	2502      	movs	r5, #2
 8001adc:	e79e      	b.n	8001a1c <HAL_GPIO_Init+0xdc>
 8001ade:	bf00      	nop
 8001ae0:	40010400 	.word	0x40010400
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	40010800 	.word	0x40010800
 8001aec:	10210000 	.word	0x10210000
 8001af0:	10310000 	.word	0x10310000
 8001af4:	10320000 	.word	0x10320000
 8001af8:	10110000 	.word	0x10110000
 8001afc:	10220000 	.word	0x10220000

08001b00 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b00:	b10a      	cbz	r2, 8001b06 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b02:	6101      	str	r1, [r0, #16]
  }
}
 8001b04:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b06:	0409      	lsls	r1, r1, #16
 8001b08:	e7fb      	b.n	8001b02 <HAL_GPIO_WritePin+0x2>
	...

08001b0c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0c:	6803      	ldr	r3, [r0, #0]
{
 8001b0e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b12:	07db      	lsls	r3, r3, #31
{
 8001b14:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b16:	d410      	bmi.n	8001b3a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b18:	682b      	ldr	r3, [r5, #0]
 8001b1a:	079f      	lsls	r7, r3, #30
 8001b1c:	d45e      	bmi.n	8001bdc <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b1e:	682b      	ldr	r3, [r5, #0]
 8001b20:	0719      	lsls	r1, r3, #28
 8001b22:	f100 8095 	bmi.w	8001c50 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b26:	682b      	ldr	r3, [r5, #0]
 8001b28:	075a      	lsls	r2, r3, #29
 8001b2a:	f100 80bf 	bmi.w	8001cac <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b2e:	69ea      	ldr	r2, [r5, #28]
 8001b30:	2a00      	cmp	r2, #0
 8001b32:	f040 812d 	bne.w	8001d90 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001b36:	2000      	movs	r0, #0
 8001b38:	e014      	b.n	8001b64 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b3a:	4c90      	ldr	r4, [pc, #576]	; (8001d7c <HAL_RCC_OscConfig+0x270>)
 8001b3c:	6863      	ldr	r3, [r4, #4]
 8001b3e:	f003 030c 	and.w	r3, r3, #12
 8001b42:	2b04      	cmp	r3, #4
 8001b44:	d007      	beq.n	8001b56 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b46:	6863      	ldr	r3, [r4, #4]
 8001b48:	f003 030c 	and.w	r3, r3, #12
 8001b4c:	2b08      	cmp	r3, #8
 8001b4e:	d10c      	bne.n	8001b6a <HAL_RCC_OscConfig+0x5e>
 8001b50:	6863      	ldr	r3, [r4, #4]
 8001b52:	03de      	lsls	r6, r3, #15
 8001b54:	d509      	bpl.n	8001b6a <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b56:	6823      	ldr	r3, [r4, #0]
 8001b58:	039c      	lsls	r4, r3, #14
 8001b5a:	d5dd      	bpl.n	8001b18 <HAL_RCC_OscConfig+0xc>
 8001b5c:	686b      	ldr	r3, [r5, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1da      	bne.n	8001b18 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001b62:	2001      	movs	r0, #1
}
 8001b64:	b002      	add	sp, #8
 8001b66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b6a:	686b      	ldr	r3, [r5, #4]
 8001b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b70:	d110      	bne.n	8001b94 <HAL_RCC_OscConfig+0x88>
 8001b72:	6823      	ldr	r3, [r4, #0]
 8001b74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b78:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b7a:	f7ff fca9 	bl	80014d0 <HAL_GetTick>
 8001b7e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b80:	6823      	ldr	r3, [r4, #0]
 8001b82:	0398      	lsls	r0, r3, #14
 8001b84:	d4c8      	bmi.n	8001b18 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b86:	f7ff fca3 	bl	80014d0 <HAL_GetTick>
 8001b8a:	1b80      	subs	r0, r0, r6
 8001b8c:	2864      	cmp	r0, #100	; 0x64
 8001b8e:	d9f7      	bls.n	8001b80 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001b90:	2003      	movs	r0, #3
 8001b92:	e7e7      	b.n	8001b64 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b94:	b99b      	cbnz	r3, 8001bbe <HAL_RCC_OscConfig+0xb2>
 8001b96:	6823      	ldr	r3, [r4, #0]
 8001b98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b9c:	6023      	str	r3, [r4, #0]
 8001b9e:	6823      	ldr	r3, [r4, #0]
 8001ba0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ba4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ba6:	f7ff fc93 	bl	80014d0 <HAL_GetTick>
 8001baa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bac:	6823      	ldr	r3, [r4, #0]
 8001bae:	0399      	lsls	r1, r3, #14
 8001bb0:	d5b2      	bpl.n	8001b18 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bb2:	f7ff fc8d 	bl	80014d0 <HAL_GetTick>
 8001bb6:	1b80      	subs	r0, r0, r6
 8001bb8:	2864      	cmp	r0, #100	; 0x64
 8001bba:	d9f7      	bls.n	8001bac <HAL_RCC_OscConfig+0xa0>
 8001bbc:	e7e8      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bbe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bc2:	6823      	ldr	r3, [r4, #0]
 8001bc4:	d103      	bne.n	8001bce <HAL_RCC_OscConfig+0xc2>
 8001bc6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bca:	6023      	str	r3, [r4, #0]
 8001bcc:	e7d1      	b.n	8001b72 <HAL_RCC_OscConfig+0x66>
 8001bce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd2:	6023      	str	r3, [r4, #0]
 8001bd4:	6823      	ldr	r3, [r4, #0]
 8001bd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bda:	e7cd      	b.n	8001b78 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001bdc:	4c67      	ldr	r4, [pc, #412]	; (8001d7c <HAL_RCC_OscConfig+0x270>)
 8001bde:	6863      	ldr	r3, [r4, #4]
 8001be0:	f013 0f0c 	tst.w	r3, #12
 8001be4:	d007      	beq.n	8001bf6 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001be6:	6863      	ldr	r3, [r4, #4]
 8001be8:	f003 030c 	and.w	r3, r3, #12
 8001bec:	2b08      	cmp	r3, #8
 8001bee:	d110      	bne.n	8001c12 <HAL_RCC_OscConfig+0x106>
 8001bf0:	6863      	ldr	r3, [r4, #4]
 8001bf2:	03da      	lsls	r2, r3, #15
 8001bf4:	d40d      	bmi.n	8001c12 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bf6:	6823      	ldr	r3, [r4, #0]
 8001bf8:	079b      	lsls	r3, r3, #30
 8001bfa:	d502      	bpl.n	8001c02 <HAL_RCC_OscConfig+0xf6>
 8001bfc:	692b      	ldr	r3, [r5, #16]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d1af      	bne.n	8001b62 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c02:	6823      	ldr	r3, [r4, #0]
 8001c04:	696a      	ldr	r2, [r5, #20]
 8001c06:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c0a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001c0e:	6023      	str	r3, [r4, #0]
 8001c10:	e785      	b.n	8001b1e <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c12:	692a      	ldr	r2, [r5, #16]
 8001c14:	4b5a      	ldr	r3, [pc, #360]	; (8001d80 <HAL_RCC_OscConfig+0x274>)
 8001c16:	b16a      	cbz	r2, 8001c34 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001c18:	2201      	movs	r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c1c:	f7ff fc58 	bl	80014d0 <HAL_GetTick>
 8001c20:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c22:	6823      	ldr	r3, [r4, #0]
 8001c24:	079f      	lsls	r7, r3, #30
 8001c26:	d4ec      	bmi.n	8001c02 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c28:	f7ff fc52 	bl	80014d0 <HAL_GetTick>
 8001c2c:	1b80      	subs	r0, r0, r6
 8001c2e:	2802      	cmp	r0, #2
 8001c30:	d9f7      	bls.n	8001c22 <HAL_RCC_OscConfig+0x116>
 8001c32:	e7ad      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001c34:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c36:	f7ff fc4b 	bl	80014d0 <HAL_GetTick>
 8001c3a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c3c:	6823      	ldr	r3, [r4, #0]
 8001c3e:	0798      	lsls	r0, r3, #30
 8001c40:	f57f af6d 	bpl.w	8001b1e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c44:	f7ff fc44 	bl	80014d0 <HAL_GetTick>
 8001c48:	1b80      	subs	r0, r0, r6
 8001c4a:	2802      	cmp	r0, #2
 8001c4c:	d9f6      	bls.n	8001c3c <HAL_RCC_OscConfig+0x130>
 8001c4e:	e79f      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c50:	69aa      	ldr	r2, [r5, #24]
 8001c52:	4c4a      	ldr	r4, [pc, #296]	; (8001d7c <HAL_RCC_OscConfig+0x270>)
 8001c54:	4b4b      	ldr	r3, [pc, #300]	; (8001d84 <HAL_RCC_OscConfig+0x278>)
 8001c56:	b1da      	cbz	r2, 8001c90 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001c58:	2201      	movs	r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c5c:	f7ff fc38 	bl	80014d0 <HAL_GetTick>
 8001c60:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c64:	079b      	lsls	r3, r3, #30
 8001c66:	d50d      	bpl.n	8001c84 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c68:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001c6c:	4b46      	ldr	r3, [pc, #280]	; (8001d88 <HAL_RCC_OscConfig+0x27c>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	fbb3 f3f2 	udiv	r3, r3, r2
 8001c74:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001c76:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001c78:	9b01      	ldr	r3, [sp, #4]
 8001c7a:	1e5a      	subs	r2, r3, #1
 8001c7c:	9201      	str	r2, [sp, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1f9      	bne.n	8001c76 <HAL_RCC_OscConfig+0x16a>
 8001c82:	e750      	b.n	8001b26 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c84:	f7ff fc24 	bl	80014d0 <HAL_GetTick>
 8001c88:	1b80      	subs	r0, r0, r6
 8001c8a:	2802      	cmp	r0, #2
 8001c8c:	d9e9      	bls.n	8001c62 <HAL_RCC_OscConfig+0x156>
 8001c8e:	e77f      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001c90:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c92:	f7ff fc1d 	bl	80014d0 <HAL_GetTick>
 8001c96:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c9a:	079f      	lsls	r7, r3, #30
 8001c9c:	f57f af43 	bpl.w	8001b26 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ca0:	f7ff fc16 	bl	80014d0 <HAL_GetTick>
 8001ca4:	1b80      	subs	r0, r0, r6
 8001ca6:	2802      	cmp	r0, #2
 8001ca8:	d9f6      	bls.n	8001c98 <HAL_RCC_OscConfig+0x18c>
 8001caa:	e771      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cac:	4c33      	ldr	r4, [pc, #204]	; (8001d7c <HAL_RCC_OscConfig+0x270>)
 8001cae:	69e3      	ldr	r3, [r4, #28]
 8001cb0:	00d8      	lsls	r0, r3, #3
 8001cb2:	d424      	bmi.n	8001cfe <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001cb4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cb6:	69e3      	ldr	r3, [r4, #28]
 8001cb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cbc:	61e3      	str	r3, [r4, #28]
 8001cbe:	69e3      	ldr	r3, [r4, #28]
 8001cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc8:	4e30      	ldr	r6, [pc, #192]	; (8001d8c <HAL_RCC_OscConfig+0x280>)
 8001cca:	6833      	ldr	r3, [r6, #0]
 8001ccc:	05d9      	lsls	r1, r3, #23
 8001cce:	d518      	bpl.n	8001d02 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cd0:	68eb      	ldr	r3, [r5, #12]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d126      	bne.n	8001d24 <HAL_RCC_OscConfig+0x218>
 8001cd6:	6a23      	ldr	r3, [r4, #32]
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001cde:	f7ff fbf7 	bl	80014d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ce2:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001ce6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ce8:	6a23      	ldr	r3, [r4, #32]
 8001cea:	079b      	lsls	r3, r3, #30
 8001cec:	d53f      	bpl.n	8001d6e <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8001cee:	2f00      	cmp	r7, #0
 8001cf0:	f43f af1d 	beq.w	8001b2e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf4:	69e3      	ldr	r3, [r4, #28]
 8001cf6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cfa:	61e3      	str	r3, [r4, #28]
 8001cfc:	e717      	b.n	8001b2e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001cfe:	2700      	movs	r7, #0
 8001d00:	e7e2      	b.n	8001cc8 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d02:	6833      	ldr	r3, [r6, #0]
 8001d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d08:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001d0a:	f7ff fbe1 	bl	80014d0 <HAL_GetTick>
 8001d0e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d10:	6833      	ldr	r3, [r6, #0]
 8001d12:	05da      	lsls	r2, r3, #23
 8001d14:	d4dc      	bmi.n	8001cd0 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d16:	f7ff fbdb 	bl	80014d0 <HAL_GetTick>
 8001d1a:	eba0 0008 	sub.w	r0, r0, r8
 8001d1e:	2864      	cmp	r0, #100	; 0x64
 8001d20:	d9f6      	bls.n	8001d10 <HAL_RCC_OscConfig+0x204>
 8001d22:	e735      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d24:	b9ab      	cbnz	r3, 8001d52 <HAL_RCC_OscConfig+0x246>
 8001d26:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d28:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d2c:	f023 0301 	bic.w	r3, r3, #1
 8001d30:	6223      	str	r3, [r4, #32]
 8001d32:	6a23      	ldr	r3, [r4, #32]
 8001d34:	f023 0304 	bic.w	r3, r3, #4
 8001d38:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001d3a:	f7ff fbc9 	bl	80014d0 <HAL_GetTick>
 8001d3e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d40:	6a23      	ldr	r3, [r4, #32]
 8001d42:	0798      	lsls	r0, r3, #30
 8001d44:	d5d3      	bpl.n	8001cee <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d46:	f7ff fbc3 	bl	80014d0 <HAL_GetTick>
 8001d4a:	1b80      	subs	r0, r0, r6
 8001d4c:	4540      	cmp	r0, r8
 8001d4e:	d9f7      	bls.n	8001d40 <HAL_RCC_OscConfig+0x234>
 8001d50:	e71e      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d52:	2b05      	cmp	r3, #5
 8001d54:	6a23      	ldr	r3, [r4, #32]
 8001d56:	d103      	bne.n	8001d60 <HAL_RCC_OscConfig+0x254>
 8001d58:	f043 0304 	orr.w	r3, r3, #4
 8001d5c:	6223      	str	r3, [r4, #32]
 8001d5e:	e7ba      	b.n	8001cd6 <HAL_RCC_OscConfig+0x1ca>
 8001d60:	f023 0301 	bic.w	r3, r3, #1
 8001d64:	6223      	str	r3, [r4, #32]
 8001d66:	6a23      	ldr	r3, [r4, #32]
 8001d68:	f023 0304 	bic.w	r3, r3, #4
 8001d6c:	e7b6      	b.n	8001cdc <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d6e:	f7ff fbaf 	bl	80014d0 <HAL_GetTick>
 8001d72:	eba0 0008 	sub.w	r0, r0, r8
 8001d76:	42b0      	cmp	r0, r6
 8001d78:	d9b6      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x1dc>
 8001d7a:	e709      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	42420000 	.word	0x42420000
 8001d84:	42420480 	.word	0x42420480
 8001d88:	20000008 	.word	0x20000008
 8001d8c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d90:	4c22      	ldr	r4, [pc, #136]	; (8001e1c <HAL_RCC_OscConfig+0x310>)
 8001d92:	6863      	ldr	r3, [r4, #4]
 8001d94:	f003 030c 	and.w	r3, r3, #12
 8001d98:	2b08      	cmp	r3, #8
 8001d9a:	f43f aee2 	beq.w	8001b62 <HAL_RCC_OscConfig+0x56>
 8001d9e:	2300      	movs	r3, #0
 8001da0:	4e1f      	ldr	r6, [pc, #124]	; (8001e20 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001da2:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001da4:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001da6:	d12b      	bne.n	8001e00 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001da8:	f7ff fb92 	bl	80014d0 <HAL_GetTick>
 8001dac:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dae:	6823      	ldr	r3, [r4, #0]
 8001db0:	0199      	lsls	r1, r3, #6
 8001db2:	d41f      	bmi.n	8001df4 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001db4:	6a2b      	ldr	r3, [r5, #32]
 8001db6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dba:	d105      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001dbc:	6862      	ldr	r2, [r4, #4]
 8001dbe:	68a9      	ldr	r1, [r5, #8]
 8001dc0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dc8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001dca:	6862      	ldr	r2, [r4, #4]
 8001dcc:	430b      	orrs	r3, r1
 8001dce:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001dda:	f7ff fb79 	bl	80014d0 <HAL_GetTick>
 8001dde:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001de0:	6823      	ldr	r3, [r4, #0]
 8001de2:	019a      	lsls	r2, r3, #6
 8001de4:	f53f aea7 	bmi.w	8001b36 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001de8:	f7ff fb72 	bl	80014d0 <HAL_GetTick>
 8001dec:	1b40      	subs	r0, r0, r5
 8001dee:	2802      	cmp	r0, #2
 8001df0:	d9f6      	bls.n	8001de0 <HAL_RCC_OscConfig+0x2d4>
 8001df2:	e6cd      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001df4:	f7ff fb6c 	bl	80014d0 <HAL_GetTick>
 8001df8:	1bc0      	subs	r0, r0, r7
 8001dfa:	2802      	cmp	r0, #2
 8001dfc:	d9d7      	bls.n	8001dae <HAL_RCC_OscConfig+0x2a2>
 8001dfe:	e6c7      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001e00:	f7ff fb66 	bl	80014d0 <HAL_GetTick>
 8001e04:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e06:	6823      	ldr	r3, [r4, #0]
 8001e08:	019b      	lsls	r3, r3, #6
 8001e0a:	f57f ae94 	bpl.w	8001b36 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e0e:	f7ff fb5f 	bl	80014d0 <HAL_GetTick>
 8001e12:	1b40      	subs	r0, r0, r5
 8001e14:	2802      	cmp	r0, #2
 8001e16:	d9f6      	bls.n	8001e06 <HAL_RCC_OscConfig+0x2fa>
 8001e18:	e6ba      	b.n	8001b90 <HAL_RCC_OscConfig+0x84>
 8001e1a:	bf00      	nop
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	42420060 	.word	0x42420060

08001e24 <HAL_RCC_GetSysClockFreq>:
{
 8001e24:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e26:	4b18      	ldr	r3, [pc, #96]	; (8001e88 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8001e28:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001e2a:	ac02      	add	r4, sp, #8
 8001e2c:	f103 0510 	add.w	r5, r3, #16
 8001e30:	4622      	mov	r2, r4
 8001e32:	6818      	ldr	r0, [r3, #0]
 8001e34:	6859      	ldr	r1, [r3, #4]
 8001e36:	3308      	adds	r3, #8
 8001e38:	c203      	stmia	r2!, {r0, r1}
 8001e3a:	42ab      	cmp	r3, r5
 8001e3c:	4614      	mov	r4, r2
 8001e3e:	d1f7      	bne.n	8001e30 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e40:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 8001e44:	4911      	ldr	r1, [pc, #68]	; (8001e8c <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001e46:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001e4a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001e4c:	f003 020c 	and.w	r2, r3, #12
 8001e50:	2a08      	cmp	r2, #8
 8001e52:	d117      	bne.n	8001e84 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e54:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001e58:	a806      	add	r0, sp, #24
 8001e5a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e5c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e5e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e62:	d50c      	bpl.n	8001e7e <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e64:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e66:	480a      	ldr	r0, [pc, #40]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e68:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e6c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e6e:	aa06      	add	r2, sp, #24
 8001e70:	4413      	add	r3, r2
 8001e72:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e76:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001e7a:	b007      	add	sp, #28
 8001e7c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e7e:	4805      	ldr	r0, [pc, #20]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x70>)
 8001e80:	4350      	muls	r0, r2
 8001e82:	e7fa      	b.n	8001e7a <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8001e84:	4802      	ldr	r0, [pc, #8]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8001e86:	e7f8      	b.n	8001e7a <HAL_RCC_GetSysClockFreq+0x56>
 8001e88:	080094f0 	.word	0x080094f0
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	007a1200 	.word	0x007a1200
 8001e94:	003d0900 	.word	0x003d0900

08001e98 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e98:	4a53      	ldr	r2, [pc, #332]	; (8001fe8 <HAL_RCC_ClockConfig+0x150>)
{
 8001e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e9e:	6813      	ldr	r3, [r2, #0]
{
 8001ea0:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	428b      	cmp	r3, r1
{
 8001ea8:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001eaa:	d328      	bcc.n	8001efe <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eac:	6829      	ldr	r1, [r5, #0]
 8001eae:	078c      	lsls	r4, r1, #30
 8001eb0:	d432      	bmi.n	8001f18 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eb2:	07ca      	lsls	r2, r1, #31
 8001eb4:	d445      	bmi.n	8001f42 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001eb6:	4a4c      	ldr	r2, [pc, #304]	; (8001fe8 <HAL_RCC_ClockConfig+0x150>)
 8001eb8:	6813      	ldr	r3, [r2, #0]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	42b3      	cmp	r3, r6
 8001ec0:	d87f      	bhi.n	8001fc2 <HAL_RCC_ClockConfig+0x12a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ec2:	682a      	ldr	r2, [r5, #0]
 8001ec4:	4c49      	ldr	r4, [pc, #292]	; (8001fec <HAL_RCC_ClockConfig+0x154>)
 8001ec6:	f012 0f04 	tst.w	r2, #4
 8001eca:	f040 8085 	bne.w	8001fd8 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ece:	0713      	lsls	r3, r2, #28
 8001ed0:	d506      	bpl.n	8001ee0 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ed2:	6863      	ldr	r3, [r4, #4]
 8001ed4:	692a      	ldr	r2, [r5, #16]
 8001ed6:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001eda:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001ede:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ee0:	f7ff ffa0 	bl	8001e24 <HAL_RCC_GetSysClockFreq>
 8001ee4:	6863      	ldr	r3, [r4, #4]
 8001ee6:	4a42      	ldr	r2, [pc, #264]	; (8001ff0 <HAL_RCC_ClockConfig+0x158>)
 8001ee8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001eec:	5cd3      	ldrb	r3, [r2, r3]
 8001eee:	40d8      	lsrs	r0, r3
 8001ef0:	4b40      	ldr	r3, [pc, #256]	; (8001ff4 <HAL_RCC_ClockConfig+0x15c>)
 8001ef2:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ef4:	2000      	movs	r0, #0
 8001ef6:	f7ff faa9 	bl	800144c <HAL_InitTick>
  return HAL_OK;
 8001efa:	2000      	movs	r0, #0
 8001efc:	e00a      	b.n	8001f14 <HAL_RCC_ClockConfig+0x7c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001efe:	6813      	ldr	r3, [r2, #0]
 8001f00:	f023 0307 	bic.w	r3, r3, #7
 8001f04:	430b      	orrs	r3, r1
 8001f06:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f08:	6813      	ldr	r3, [r2, #0]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	428b      	cmp	r3, r1
 8001f10:	d0cc      	beq.n	8001eac <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001f12:	2001      	movs	r0, #1
}
 8001f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f18:	4b34      	ldr	r3, [pc, #208]	; (8001fec <HAL_RCC_ClockConfig+0x154>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f1a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f1e:	bf1e      	ittt	ne
 8001f20:	685a      	ldrne	r2, [r3, #4]
 8001f22:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001f26:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f28:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f2a:	bf42      	ittt	mi
 8001f2c:	685a      	ldrmi	r2, [r3, #4]
 8001f2e:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001f32:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	68a8      	ldr	r0, [r5, #8]
 8001f38:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001f3c:	4302      	orrs	r2, r0
 8001f3e:	605a      	str	r2, [r3, #4]
 8001f40:	e7b7      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f42:	686a      	ldr	r2, [r5, #4]
 8001f44:	4c29      	ldr	r4, [pc, #164]	; (8001fec <HAL_RCC_ClockConfig+0x154>)
 8001f46:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f48:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f4a:	d11b      	bne.n	8001f84 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f4c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f50:	d0df      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f52:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f54:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f58:	f023 0303 	bic.w	r3, r3, #3
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001f60:	f7ff fab6 	bl	80014d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f64:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001f66:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d113      	bne.n	8001f94 <HAL_RCC_ClockConfig+0xfc>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f6c:	6863      	ldr	r3, [r4, #4]
 8001f6e:	f003 030c 	and.w	r3, r3, #12
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d09f      	beq.n	8001eb6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f76:	f7ff faab 	bl	80014d0 <HAL_GetTick>
 8001f7a:	1bc0      	subs	r0, r0, r7
 8001f7c:	4540      	cmp	r0, r8
 8001f7e:	d9f5      	bls.n	8001f6c <HAL_RCC_ClockConfig+0xd4>
          return HAL_TIMEOUT;
 8001f80:	2003      	movs	r0, #3
 8001f82:	e7c7      	b.n	8001f14 <HAL_RCC_ClockConfig+0x7c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f84:	2a02      	cmp	r2, #2
 8001f86:	d102      	bne.n	8001f8e <HAL_RCC_ClockConfig+0xf6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f88:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f8c:	e7e0      	b.n	8001f50 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f8e:	f013 0f02 	tst.w	r3, #2
 8001f92:	e7dd      	b.n	8001f50 <HAL_RCC_ClockConfig+0xb8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d10f      	bne.n	8001fb8 <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f98:	6863      	ldr	r3, [r4, #4]
 8001f9a:	f003 030c 	and.w	r3, r3, #12
 8001f9e:	2b08      	cmp	r3, #8
 8001fa0:	d089      	beq.n	8001eb6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fa2:	f7ff fa95 	bl	80014d0 <HAL_GetTick>
 8001fa6:	1bc0      	subs	r0, r0, r7
 8001fa8:	4540      	cmp	r0, r8
 8001faa:	d9f5      	bls.n	8001f98 <HAL_RCC_ClockConfig+0x100>
 8001fac:	e7e8      	b.n	8001f80 <HAL_RCC_ClockConfig+0xe8>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fae:	f7ff fa8f 	bl	80014d0 <HAL_GetTick>
 8001fb2:	1bc0      	subs	r0, r0, r7
 8001fb4:	4540      	cmp	r0, r8
 8001fb6:	d8e3      	bhi.n	8001f80 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fb8:	6863      	ldr	r3, [r4, #4]
 8001fba:	f013 0f0c 	tst.w	r3, #12
 8001fbe:	d1f6      	bne.n	8001fae <HAL_RCC_ClockConfig+0x116>
 8001fc0:	e779      	b.n	8001eb6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc2:	6813      	ldr	r3, [r2, #0]
 8001fc4:	f023 0307 	bic.w	r3, r3, #7
 8001fc8:	4333      	orrs	r3, r6
 8001fca:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001fcc:	6813      	ldr	r3, [r2, #0]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	42b3      	cmp	r3, r6
 8001fd4:	d19d      	bne.n	8001f12 <HAL_RCC_ClockConfig+0x7a>
 8001fd6:	e774      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fd8:	6863      	ldr	r3, [r4, #4]
 8001fda:	68e9      	ldr	r1, [r5, #12]
 8001fdc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	6063      	str	r3, [r4, #4]
 8001fe4:	e773      	b.n	8001ece <HAL_RCC_ClockConfig+0x36>
 8001fe6:	bf00      	nop
 8001fe8:	40022000 	.word	0x40022000
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	08009520 	.word	0x08009520
 8001ff4:	20000008 	.word	0x20000008

08001ff8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ff8:	4b04      	ldr	r3, [pc, #16]	; (800200c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001ffa:	4a05      	ldr	r2, [pc, #20]	; (8002010 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002002:	5cd3      	ldrb	r3, [r2, r3]
 8002004:	4a03      	ldr	r2, [pc, #12]	; (8002014 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002006:	6810      	ldr	r0, [r2, #0]
}    
 8002008:	40d8      	lsrs	r0, r3
 800200a:	4770      	bx	lr
 800200c:	40021000 	.word	0x40021000
 8002010:	08009530 	.word	0x08009530
 8002014:	20000008 	.word	0x20000008

08002018 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002018:	4b04      	ldr	r3, [pc, #16]	; (800202c <HAL_RCC_GetPCLK2Freq+0x14>)
 800201a:	4a05      	ldr	r2, [pc, #20]	; (8002030 <HAL_RCC_GetPCLK2Freq+0x18>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002022:	5cd3      	ldrb	r3, [r2, r3]
 8002024:	4a03      	ldr	r2, [pc, #12]	; (8002034 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002026:	6810      	ldr	r0, [r2, #0]
} 
 8002028:	40d8      	lsrs	r0, r3
 800202a:	4770      	bx	lr
 800202c:	40021000 	.word	0x40021000
 8002030:	08009530 	.word	0x08009530
 8002034:	20000008 	.word	0x20000008

08002038 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002038:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800203a:	4604      	mov	r4, r0
 800203c:	2800      	cmp	r0, #0
 800203e:	d034      	beq.n	80020aa <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002040:	2300      	movs	r3, #0
 8002042:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002044:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002048:	b90b      	cbnz	r3, 800204e <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800204a:	f002 fc73 	bl	8004934 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800204e:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002050:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002052:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002056:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002058:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800205a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800205e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002060:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8002064:	4303      	orrs	r3, r0
 8002066:	68e0      	ldr	r0, [r4, #12]
 8002068:	4303      	orrs	r3, r0
 800206a:	6920      	ldr	r0, [r4, #16]
 800206c:	4303      	orrs	r3, r0
 800206e:	6960      	ldr	r0, [r4, #20]
 8002070:	4303      	orrs	r3, r0
 8002072:	69e0      	ldr	r0, [r4, #28]
 8002074:	4303      	orrs	r3, r0
 8002076:	6a20      	ldr	r0, [r4, #32]
 8002078:	4303      	orrs	r3, r0
 800207a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800207c:	4303      	orrs	r3, r0
 800207e:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8002082:	4303      	orrs	r3, r0
 8002084:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002086:	0c12      	lsrs	r2, r2, #16
 8002088:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800208a:	f002 0204 	and.w	r2, r2, #4
 800208e:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002090:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002092:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002094:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002096:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002098:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800209a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800209e:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 80020a0:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020a2:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80020a4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
}
 80020a8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80020aa:	2001      	movs	r0, #1
 80020ac:	e7fc      	b.n	80020a8 <HAL_SPI_Init+0x70>

080020ae <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020ae:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 80020b0:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020b2:	68da      	ldr	r2, [r3, #12]
 80020b4:	f042 0201 	orr.w	r2, r2, #1
 80020b8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	f042 0201 	orr.w	r2, r2, #1
 80020c0:	601a      	str	r2, [r3, #0]
}
 80020c2:	4770      	bx	lr

080020c4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80020c4:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80020c6:	b189      	cbz	r1, 80020ec <HAL_TIM_Encoder_Start+0x28>
 80020c8:	2904      	cmp	r1, #4
 80020ca:	d007      	beq.n	80020dc <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80020cc:	6a1a      	ldr	r2, [r3, #32]
 80020ce:	f022 0201 	bic.w	r2, r2, #1
 80020d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80020d4:	6a1a      	ldr	r2, [r3, #32]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 80020dc:	6a1a      	ldr	r2, [r3, #32]
 80020de:	f022 0210 	bic.w	r2, r2, #16
 80020e2:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80020e4:	6a1a      	ldr	r2, [r3, #32]
 80020e6:	f042 0210 	orr.w	r2, r2, #16
 80020ea:	e006      	b.n	80020fa <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 80020ec:	6a1a      	ldr	r2, [r3, #32]
 80020ee:	f022 0201 	bic.w	r2, r2, #1
 80020f2:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80020f4:	6a1a      	ldr	r2, [r3, #32]
 80020f6:	f042 0201 	orr.w	r2, r2, #1
 80020fa:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 80020fc:	681a      	ldr	r2, [r3, #0]
}
 80020fe:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8002100:	f042 0201 	orr.w	r2, r2, #1
 8002104:	601a      	str	r2, [r3, #0]
}
 8002106:	4770      	bx	lr

08002108 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002108:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800210c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800210e:	2b01      	cmp	r3, #1
 8002110:	f04f 0302 	mov.w	r3, #2
 8002114:	d01c      	beq.n	8002150 <HAL_TIM_ConfigClockSource+0x48>
 8002116:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002118:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800211c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 800211e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002122:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002124:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002128:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800212c:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800212e:	680a      	ldr	r2, [r1, #0]
 8002130:	2a40      	cmp	r2, #64	; 0x40
 8002132:	d079      	beq.n	8002228 <HAL_TIM_ConfigClockSource+0x120>
 8002134:	d819      	bhi.n	800216a <HAL_TIM_ConfigClockSource+0x62>
 8002136:	2a10      	cmp	r2, #16
 8002138:	f000 8093 	beq.w	8002262 <HAL_TIM_ConfigClockSource+0x15a>
 800213c:	d80a      	bhi.n	8002154 <HAL_TIM_ConfigClockSource+0x4c>
 800213e:	2a00      	cmp	r2, #0
 8002140:	f000 8089 	beq.w	8002256 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8002144:	2301      	movs	r3, #1
 8002146:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800214a:	2300      	movs	r3, #0
 800214c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002150:	4618      	mov	r0, r3
}
 8002152:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002154:	2a20      	cmp	r2, #32
 8002156:	f000 808a 	beq.w	800226e <HAL_TIM_ConfigClockSource+0x166>
 800215a:	2a30      	cmp	r2, #48	; 0x30
 800215c:	d1f2      	bne.n	8002144 <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 800215e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002160:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002164:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8002168:	e036      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800216a:	2a70      	cmp	r2, #112	; 0x70
 800216c:	d036      	beq.n	80021dc <HAL_TIM_ConfigClockSource+0xd4>
 800216e:	d81b      	bhi.n	80021a8 <HAL_TIM_ConfigClockSource+0xa0>
 8002170:	2a50      	cmp	r2, #80	; 0x50
 8002172:	d042      	beq.n	80021fa <HAL_TIM_ConfigClockSource+0xf2>
 8002174:	2a60      	cmp	r2, #96	; 0x60
 8002176:	d1e5      	bne.n	8002144 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002178:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800217a:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800217c:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002180:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002182:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002184:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8002186:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002188:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800218c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002190:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002194:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002198:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800219a:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800219c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800219e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80021a2:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80021a6:	e017      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80021a8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80021ac:	d011      	beq.n	80021d2 <HAL_TIM_ConfigClockSource+0xca>
 80021ae:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80021b2:	d1c7      	bne.n	8002144 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80021b4:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80021b8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80021ba:	68c9      	ldr	r1, [r1, #12]
 80021bc:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021be:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80021c2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80021c6:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80021c8:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021d0:	e002      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80021d8:	609a      	str	r2, [r3, #8]
 80021da:	e7b3      	b.n	8002144 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr = TIMx->SMCR;
 80021dc:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80021de:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 80021e2:	68c9      	ldr	r1, [r1, #12]
 80021e4:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021e6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80021ea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80021ee:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80021f0:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80021f2:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80021f4:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 80021f8:	e7ee      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021fa:	684c      	ldr	r4, [r1, #4]
 80021fc:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80021fe:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002200:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002202:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002206:	f025 0501 	bic.w	r5, r5, #1
 800220a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800220c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800220e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002210:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002214:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002218:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800221a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800221c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800221e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002222:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8002226:	e7d7      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002228:	684c      	ldr	r4, [r1, #4]
 800222a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800222c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800222e:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002230:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002234:	f025 0501 	bic.w	r5, r5, #1
 8002238:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800223a:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800223c:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800223e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002242:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002246:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002248:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800224a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800224c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002250:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002254:	e7c0      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002256:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002258:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800225c:	f042 0207 	orr.w	r2, r2, #7
 8002260:	e7ba      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002262:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002264:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002268:	f042 0217 	orr.w	r2, r2, #23
 800226c:	e7b4      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800226e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002270:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002274:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8002278:	e7ae      	b.n	80021d8 <HAL_TIM_ConfigClockSource+0xd0>
	...

0800227c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800227c:	4a1a      	ldr	r2, [pc, #104]	; (80022e8 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800227e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002280:	4290      	cmp	r0, r2
 8002282:	d00a      	beq.n	800229a <TIM_Base_SetConfig+0x1e>
 8002284:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002288:	d007      	beq.n	800229a <TIM_Base_SetConfig+0x1e>
 800228a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800228e:	4290      	cmp	r0, r2
 8002290:	d003      	beq.n	800229a <TIM_Base_SetConfig+0x1e>
 8002292:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002296:	4290      	cmp	r0, r2
 8002298:	d115      	bne.n	80022c6 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800229a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800229c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80022a0:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022a2:	4a11      	ldr	r2, [pc, #68]	; (80022e8 <TIM_Base_SetConfig+0x6c>)
 80022a4:	4290      	cmp	r0, r2
 80022a6:	d00a      	beq.n	80022be <TIM_Base_SetConfig+0x42>
 80022a8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80022ac:	d007      	beq.n	80022be <TIM_Base_SetConfig+0x42>
 80022ae:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80022b2:	4290      	cmp	r0, r2
 80022b4:	d003      	beq.n	80022be <TIM_Base_SetConfig+0x42>
 80022b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022ba:	4290      	cmp	r0, r2
 80022bc:	d103      	bne.n	80022c6 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022be:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80022c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022c4:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80022c6:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 80022c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80022cc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80022ce:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022d0:	688b      	ldr	r3, [r1, #8]
 80022d2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80022d4:	680b      	ldr	r3, [r1, #0]
 80022d6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022d8:	4b03      	ldr	r3, [pc, #12]	; (80022e8 <TIM_Base_SetConfig+0x6c>)
 80022da:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80022dc:	bf04      	itt	eq
 80022de:	690b      	ldreq	r3, [r1, #16]
 80022e0:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80022e2:	2301      	movs	r3, #1
 80022e4:	6143      	str	r3, [r0, #20]
}
 80022e6:	4770      	bx	lr
 80022e8:	40012c00 	.word	0x40012c00

080022ec <HAL_TIM_Base_Init>:
{
 80022ec:	b510      	push	{r4, lr}
  if(htim == NULL)
 80022ee:	4604      	mov	r4, r0
 80022f0:	b1a0      	cbz	r0, 800231c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80022f2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80022f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80022fa:	b91b      	cbnz	r3, 8002304 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80022fc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002300:	f002 fbb0 	bl	8004a64 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002304:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002306:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002308:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800230c:	1d21      	adds	r1, r4, #4
 800230e:	f7ff ffb5 	bl	800227c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002312:	2301      	movs	r3, #1
  return HAL_OK;
 8002314:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002316:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800231a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800231c:	2001      	movs	r0, #1
 800231e:	e7fc      	b.n	800231a <HAL_TIM_Base_Init+0x2e>

08002320 <HAL_TIM_Encoder_Init>:
{
 8002320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002322:	460c      	mov	r4, r1
  if(htim == NULL)
 8002324:	4605      	mov	r5, r0
 8002326:	2800      	cmp	r0, #0
 8002328:	d041      	beq.n	80023ae <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 800232a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800232e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002332:	b91b      	cbnz	r3, 800233c <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8002334:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8002338:	f002 fb38 	bl	80049ac <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800233c:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;
 800233e:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002340:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;
 8002344:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002348:	6883      	ldr	r3, [r0, #8]
 800234a:	f023 0307 	bic.w	r3, r3, #7
 800234e:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002350:	f7ff ff94 	bl	800227c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002354:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8002356:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002358:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 800235a:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800235c:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 800235e:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002360:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002362:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002366:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800236a:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800236e:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002370:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002374:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002376:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800237e:	68e1      	ldr	r1, [r4, #12]
  tmpccer = htim->Instance->CCER;
 8002380:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002382:	430b      	orrs	r3, r1
 8002384:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002386:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800238a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 800238e:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002390:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002392:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002396:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8002398:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800239a:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 800239e:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80023a0:	4317      	orrs	r7, r2
  htim->State= HAL_TIM_STATE_READY;
 80023a2:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 80023a4:	6207      	str	r7, [r0, #32]
  return HAL_OK;
 80023a6:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80023a8:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
}
 80023ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80023ae:	2001      	movs	r0, #1
 80023b0:	e7fc      	b.n	80023ac <HAL_TIM_Encoder_Init+0x8c>

080023b2 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80023b2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80023b6:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	f04f 0302 	mov.w	r3, #2
 80023be:	d018      	beq.n	80023f2 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80023c0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80023c4:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80023c6:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80023c8:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80023ca:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80023cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80023d0:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	4322      	orrs	r2, r4
 80023d6:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023de:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80023e6:	2301      	movs	r3, #1
 80023e8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80023ec:	2300      	movs	r3, #0
 80023ee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80023f2:	4618      	mov	r0, r3

  return HAL_OK;
}
 80023f4:	bd10      	pop	{r4, pc}

080023f6 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023f6:	6803      	ldr	r3, [r0, #0]
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80023fe:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002400:	695a      	ldr	r2, [r3, #20]
 8002402:	f022 0201 	bic.w	r2, r2, #1
 8002406:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002408:	2320      	movs	r3, #32
 800240a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 800240e:	4770      	bx	lr

08002410 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002414:	4680      	mov	r8, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002416:	6803      	ldr	r3, [r0, #0]
 8002418:	68c1      	ldr	r1, [r0, #12]
 800241a:	691a      	ldr	r2, [r3, #16]
 800241c:	2419      	movs	r4, #25
 800241e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002422:	430a      	orrs	r2, r1
 8002424:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002426:	6882      	ldr	r2, [r0, #8]
 8002428:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, 
 800242a:	68d9      	ldr	r1, [r3, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800242c:	4302      	orrs	r2, r0
 800242e:	f8d8 0014 	ldr.w	r0, [r8, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002432:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8002436:	f021 010c 	bic.w	r1, r1, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800243a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, 
 800243c:	430a      	orrs	r2, r1
 800243e:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002440:	695a      	ldr	r2, [r3, #20]
 8002442:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8002446:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800244a:	430a      	orrs	r2, r1
 800244c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800244e:	4a3e      	ldr	r2, [pc, #248]	; (8002548 <UART_SetConfig+0x138>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d147      	bne.n	80024e4 <UART_SetConfig+0xd4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002454:	f7ff fde0 	bl	8002018 <HAL_RCC_GetPCLK2Freq>
 8002458:	fb04 f300 	mul.w	r3, r4, r0
 800245c:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8002460:	2764      	movs	r7, #100	; 0x64
 8002462:	00b6      	lsls	r6, r6, #2
 8002464:	fbb3 f3f6 	udiv	r3, r3, r6
 8002468:	fbb3 f3f7 	udiv	r3, r3, r7
 800246c:	011e      	lsls	r6, r3, #4
 800246e:	f7ff fdd3 	bl	8002018 <HAL_RCC_GetPCLK2Freq>
 8002472:	4360      	muls	r0, r4
 8002474:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	fbb0 f5f3 	udiv	r5, r0, r3
 800247e:	f7ff fdcb 	bl	8002018 <HAL_RCC_GetPCLK2Freq>
 8002482:	4360      	muls	r0, r4
 8002484:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	fbb0 f3f3 	udiv	r3, r0, r3
 800248e:	fbb3 f3f7 	udiv	r3, r3, r7
 8002492:	fb07 5313 	mls	r3, r7, r3, r5
 8002496:	011b      	lsls	r3, r3, #4
 8002498:	3332      	adds	r3, #50	; 0x32
 800249a:	fbb3 f3f7 	udiv	r3, r3, r7
 800249e:	f003 05f0 	and.w	r5, r3, #240	; 0xf0
 80024a2:	f7ff fdb9 	bl	8002018 <HAL_RCC_GetPCLK2Freq>
 80024a6:	4360      	muls	r0, r4
 80024a8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80024ac:	0092      	lsls	r2, r2, #2
 80024ae:	fbb0 f9f2 	udiv	r9, r0, r2
 80024b2:	f7ff fdb1 	bl	8002018 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80024b6:	4360      	muls	r0, r4
 80024b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80024bc:	f8d8 2000 	ldr.w	r2, [r8]
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80024c6:	fbb3 f3f7 	udiv	r3, r3, r7
 80024ca:	fb07 9313 	mls	r3, r7, r3, r9
 80024ce:	011b      	lsls	r3, r3, #4
 80024d0:	3332      	adds	r3, #50	; 0x32
 80024d2:	fbb3 f3f7 	udiv	r3, r3, r7
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	432b      	orrs	r3, r5
 80024dc:	4433      	add	r3, r6
 80024de:	6093      	str	r3, [r2, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 80024e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80024e4:	f7ff fd88 	bl	8001ff8 <HAL_RCC_GetPCLK1Freq>
 80024e8:	fb04 f300 	mul.w	r3, r4, r0
 80024ec:	f8d8 6004 	ldr.w	r6, [r8, #4]
 80024f0:	2764      	movs	r7, #100	; 0x64
 80024f2:	00b6      	lsls	r6, r6, #2
 80024f4:	fbb3 f3f6 	udiv	r3, r3, r6
 80024f8:	fbb3 f3f7 	udiv	r3, r3, r7
 80024fc:	011e      	lsls	r6, r3, #4
 80024fe:	f7ff fd7b 	bl	8001ff8 <HAL_RCC_GetPCLK1Freq>
 8002502:	4360      	muls	r0, r4
 8002504:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	fbb0 f5f3 	udiv	r5, r0, r3
 800250e:	f7ff fd73 	bl	8001ff8 <HAL_RCC_GetPCLK1Freq>
 8002512:	4360      	muls	r0, r4
 8002514:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	fbb0 f3f3 	udiv	r3, r0, r3
 800251e:	fbb3 f3f7 	udiv	r3, r3, r7
 8002522:	fb07 5313 	mls	r3, r7, r3, r5
 8002526:	011b      	lsls	r3, r3, #4
 8002528:	3332      	adds	r3, #50	; 0x32
 800252a:	fbb3 f3f7 	udiv	r3, r3, r7
 800252e:	f003 05f0 	and.w	r5, r3, #240	; 0xf0
 8002532:	f7ff fd61 	bl	8001ff8 <HAL_RCC_GetPCLK1Freq>
 8002536:	4360      	muls	r0, r4
 8002538:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800253c:	0092      	lsls	r2, r2, #2
 800253e:	fbb0 f9f2 	udiv	r9, r0, r2
 8002542:	f7ff fd59 	bl	8001ff8 <HAL_RCC_GetPCLK1Freq>
 8002546:	e7b6      	b.n	80024b6 <UART_SetConfig+0xa6>
 8002548:	40013800 	.word	0x40013800

0800254c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 800254c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800254e:	4604      	mov	r4, r0
 8002550:	460e      	mov	r6, r1
 8002552:	4617      	mov	r7, r2
 8002554:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002556:	6821      	ldr	r1, [r4, #0]
 8002558:	680b      	ldr	r3, [r1, #0]
 800255a:	ea36 0303 	bics.w	r3, r6, r3
 800255e:	d101      	bne.n	8002564 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002560:	2000      	movs	r0, #0
 8002562:	e014      	b.n	800258e <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if(Timeout != HAL_MAX_DELAY)
 8002564:	1c6b      	adds	r3, r5, #1
 8002566:	d0f7      	beq.n	8002558 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002568:	b995      	cbnz	r5, 8002590 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800256a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 800256c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800256e:	68da      	ldr	r2, [r3, #12]
 8002570:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002574:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002576:	695a      	ldr	r2, [r3, #20]
 8002578:	f022 0201 	bic.w	r2, r2, #1
 800257c:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800257e:	2320      	movs	r3, #32
 8002580:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002584:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002588:	2300      	movs	r3, #0
 800258a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 800258e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002590:	f7fe ff9e 	bl	80014d0 <HAL_GetTick>
 8002594:	1bc0      	subs	r0, r0, r7
 8002596:	4285      	cmp	r5, r0
 8002598:	d2dd      	bcs.n	8002556 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800259a:	e7e6      	b.n	800256a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

0800259c <HAL_UART_Init>:
{
 800259c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800259e:	4604      	mov	r4, r0
 80025a0:	b340      	cbz	r0, 80025f4 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80025a2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80025a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80025aa:	b91b      	cbnz	r3, 80025b4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80025ac:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80025b0:	f002 fa70 	bl	8004a94 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80025b4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80025b6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80025b8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80025bc:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80025be:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80025c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80025c4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80025c6:	f7ff ff23 	bl	8002410 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025ca:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025cc:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025ce:	691a      	ldr	r2, [r3, #16]
 80025d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025d6:	695a      	ldr	r2, [r3, #20]
 80025d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025dc:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80025de:	68da      	ldr	r2, [r3, #12]
 80025e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025e4:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80025e6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80025ea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80025ee:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80025f2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80025f4:	2001      	movs	r0, #1
 80025f6:	e7fc      	b.n	80025f2 <HAL_UART_Init+0x56>

080025f8 <HAL_UART_Transmit>:
{
 80025f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025fc:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 80025fe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002602:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8002604:	2b20      	cmp	r3, #32
{
 8002606:	460d      	mov	r5, r1
 8002608:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800260a:	d14c      	bne.n	80026a6 <HAL_UART_Transmit+0xae>
    if((pData == NULL) || (Size == 0U))
 800260c:	2900      	cmp	r1, #0
 800260e:	d048      	beq.n	80026a2 <HAL_UART_Transmit+0xaa>
 8002610:	2a00      	cmp	r2, #0
 8002612:	d046      	beq.n	80026a2 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8002614:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002618:	2b01      	cmp	r3, #1
 800261a:	d044      	beq.n	80026a6 <HAL_UART_Transmit+0xae>
 800261c:	2301      	movs	r3, #1
 800261e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002622:	2300      	movs	r3, #0
 8002624:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002626:	2321      	movs	r3, #33	; 0x21
 8002628:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 800262c:	f7fe ff50 	bl	80014d0 <HAL_GetTick>
 8002630:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002632:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002636:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800263a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800263c:	b29b      	uxth	r3, r3
 800263e:	b963      	cbnz	r3, 800265a <HAL_UART_Transmit+0x62>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002640:	463b      	mov	r3, r7
 8002642:	4632      	mov	r2, r6
 8002644:	2140      	movs	r1, #64	; 0x40
 8002646:	4620      	mov	r0, r4
 8002648:	f7ff ff80 	bl	800254c <UART_WaitOnFlagUntilTimeout.constprop.3>
 800264c:	b9a0      	cbnz	r0, 8002678 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 800264e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002650:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002654:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002658:	e00f      	b.n	800267a <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 800265a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800265c:	4632      	mov	r2, r6
      huart->TxXferCount--;
 800265e:	3b01      	subs	r3, #1
 8002660:	b29b      	uxth	r3, r3
 8002662:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002664:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002666:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002668:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800266c:	4620      	mov	r0, r4
 800266e:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002670:	d10e      	bne.n	8002690 <HAL_UART_Transmit+0x98>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002672:	f7ff ff6b 	bl	800254c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002676:	b110      	cbz	r0, 800267e <HAL_UART_Transmit+0x86>
          return HAL_TIMEOUT;
 8002678:	2003      	movs	r0, #3
}
 800267a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800267e:	882b      	ldrh	r3, [r5, #0]
 8002680:	6822      	ldr	r2, [r4, #0]
 8002682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002686:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002688:	6923      	ldr	r3, [r4, #16]
 800268a:	b943      	cbnz	r3, 800269e <HAL_UART_Transmit+0xa6>
          pData +=2U;
 800268c:	3502      	adds	r5, #2
 800268e:	e7d4      	b.n	800263a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002690:	f7ff ff5c 	bl	800254c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002694:	2800      	cmp	r0, #0
 8002696:	d1ef      	bne.n	8002678 <HAL_UART_Transmit+0x80>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002698:	6823      	ldr	r3, [r4, #0]
 800269a:	782a      	ldrb	r2, [r5, #0]
 800269c:	605a      	str	r2, [r3, #4]
 800269e:	3501      	adds	r5, #1
 80026a0:	e7cb      	b.n	800263a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80026a2:	2001      	movs	r0, #1
 80026a4:	e7e9      	b.n	800267a <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 80026a6:	2002      	movs	r0, #2
 80026a8:	e7e7      	b.n	800267a <HAL_UART_Transmit+0x82>

080026aa <HAL_UART_TxCpltCallback>:
 80026aa:	4770      	bx	lr

080026ac <HAL_UART_RxCpltCallback>:
 80026ac:	4770      	bx	lr

080026ae <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80026ae:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80026b2:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80026b4:	2b22      	cmp	r3, #34	; 0x22
 80026b6:	d133      	bne.n	8002720 <UART_Receive_IT+0x72>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80026b8:	6881      	ldr	r1, [r0, #8]
 80026ba:	6904      	ldr	r4, [r0, #16]
 80026bc:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80026c0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80026c2:	6802      	ldr	r2, [r0, #0]
 80026c4:	d123      	bne.n	800270e <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026c6:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80026c8:	b9ec      	cbnz	r4, 8002706 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026ce:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 80026d2:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 80026d4:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80026d6:	3c01      	subs	r4, #1
 80026d8:	b2a4      	uxth	r4, r4
 80026da:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80026dc:	b98c      	cbnz	r4, 8002702 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80026de:	6803      	ldr	r3, [r0, #0]
 80026e0:	68da      	ldr	r2, [r3, #12]
 80026e2:	f022 0220 	bic.w	r2, r2, #32
 80026e6:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026ee:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80026f0:	695a      	ldr	r2, [r3, #20]
 80026f2:	f022 0201 	bic.w	r2, r2, #1
 80026f6:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80026f8:	2320      	movs	r3, #32
 80026fa:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80026fe:	f7ff ffd5 	bl	80026ac <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002702:	2000      	movs	r0, #0
 8002704:	e00d      	b.n	8002722 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002706:	b2d2      	uxtb	r2, r2
 8002708:	f823 2b01 	strh.w	r2, [r3], #1
 800270c:	e7e1      	b.n	80026d2 <UART_Receive_IT+0x24>
 800270e:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002710:	6852      	ldr	r2, [r2, #4]
 8002712:	6281      	str	r1, [r0, #40]	; 0x28
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002714:	b90c      	cbnz	r4, 800271a <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002716:	701a      	strb	r2, [r3, #0]
 8002718:	e7dc      	b.n	80026d4 <UART_Receive_IT+0x26>
 800271a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800271e:	e7fa      	b.n	8002716 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002720:	2002      	movs	r0, #2
}
 8002722:	bd10      	pop	{r4, pc}

08002724 <HAL_UART_ErrorCallback>:
 8002724:	4770      	bx	lr
	...

08002728 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002728:	6803      	ldr	r3, [r0, #0]
{
 800272a:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800272c:	681a      	ldr	r2, [r3, #0]
{
 800272e:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002730:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002732:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002734:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002736:	d107      	bne.n	8002748 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002738:	0696      	lsls	r6, r2, #26
 800273a:	d558      	bpl.n	80027ee <HAL_UART_IRQHandler+0xc6>
 800273c:	068d      	lsls	r5, r1, #26
 800273e:	d556      	bpl.n	80027ee <HAL_UART_IRQHandler+0xc6>
}
 8002740:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002744:	f7ff bfb3 	b.w	80026ae <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002748:	f015 0501 	ands.w	r5, r5, #1
 800274c:	d102      	bne.n	8002754 <HAL_UART_IRQHandler+0x2c>
 800274e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002752:	d04c      	beq.n	80027ee <HAL_UART_IRQHandler+0xc6>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002754:	07d3      	lsls	r3, r2, #31
 8002756:	d505      	bpl.n	8002764 <HAL_UART_IRQHandler+0x3c>
 8002758:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800275a:	bf42      	ittt	mi
 800275c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800275e:	f043 0301 	orrmi.w	r3, r3, #1
 8002762:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002764:	0750      	lsls	r0, r2, #29
 8002766:	d504      	bpl.n	8002772 <HAL_UART_IRQHandler+0x4a>
 8002768:	b11d      	cbz	r5, 8002772 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800276a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800276c:	f043 0302 	orr.w	r3, r3, #2
 8002770:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002772:	0793      	lsls	r3, r2, #30
 8002774:	d504      	bpl.n	8002780 <HAL_UART_IRQHandler+0x58>
 8002776:	b11d      	cbz	r5, 8002780 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002778:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800277a:	f043 0304 	orr.w	r3, r3, #4
 800277e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002780:	0716      	lsls	r6, r2, #28
 8002782:	d504      	bpl.n	800278e <HAL_UART_IRQHandler+0x66>
 8002784:	b11d      	cbz	r5, 800278e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002786:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002788:	f043 0308 	orr.w	r3, r3, #8
 800278c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800278e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002790:	b343      	cbz	r3, 80027e4 <HAL_UART_IRQHandler+0xbc>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002792:	0695      	lsls	r5, r2, #26
 8002794:	d504      	bpl.n	80027a0 <HAL_UART_IRQHandler+0x78>
 8002796:	0688      	lsls	r0, r1, #26
 8002798:	d502      	bpl.n	80027a0 <HAL_UART_IRQHandler+0x78>
        UART_Receive_IT(huart);
 800279a:	4620      	mov	r0, r4
 800279c:	f7ff ff87 	bl	80026ae <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80027a0:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80027a2:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80027a4:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80027a6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80027a8:	0711      	lsls	r1, r2, #28
 80027aa:	d402      	bmi.n	80027b2 <HAL_UART_IRQHandler+0x8a>
 80027ac:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80027b0:	d019      	beq.n	80027e6 <HAL_UART_IRQHandler+0xbe>
        UART_EndRxTransfer(huart);
 80027b2:	f7ff fe20 	bl	80023f6 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027b6:	6823      	ldr	r3, [r4, #0]
 80027b8:	695a      	ldr	r2, [r3, #20]
 80027ba:	0652      	lsls	r2, r2, #25
 80027bc:	d50f      	bpl.n	80027de <HAL_UART_IRQHandler+0xb6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027be:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80027c0:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027c6:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 80027c8:	b148      	cbz	r0, 80027de <HAL_UART_IRQHandler+0xb6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027ca:	4b26      	ldr	r3, [pc, #152]	; (8002864 <HAL_UART_IRQHandler+0x13c>)
 80027cc:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027ce:	f7ff f86f 	bl	80018b0 <HAL_DMA_Abort_IT>
 80027d2:	b138      	cbz	r0, 80027e4 <HAL_UART_IRQHandler+0xbc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027d4:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80027d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027da:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80027dc:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80027de:	4620      	mov	r0, r4
 80027e0:	f7ff ffa0 	bl	8002724 <HAL_UART_ErrorCallback>
}
 80027e4:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80027e6:	f7ff ff9d 	bl	8002724 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ea:	63e5      	str	r5, [r4, #60]	; 0x3c
 80027ec:	e7fa      	b.n	80027e4 <HAL_UART_IRQHandler+0xbc>
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80027ee:	0616      	lsls	r6, r2, #24
 80027f0:	d528      	bpl.n	8002844 <HAL_UART_IRQHandler+0x11c>
 80027f2:	060d      	lsls	r5, r1, #24
 80027f4:	d526      	bpl.n	8002844 <HAL_UART_IRQHandler+0x11c>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80027f6:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80027fa:	2a21      	cmp	r2, #33	; 0x21
 80027fc:	d1f2      	bne.n	80027e4 <HAL_UART_IRQHandler+0xbc>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80027fe:	68a1      	ldr	r1, [r4, #8]
 8002800:	6a22      	ldr	r2, [r4, #32]
 8002802:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8002806:	d118      	bne.n	800283a <HAL_UART_IRQHandler+0x112>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002808:	8811      	ldrh	r1, [r2, #0]
 800280a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800280e:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002810:	6921      	ldr	r1, [r4, #16]
 8002812:	b981      	cbnz	r1, 8002836 <HAL_UART_IRQHandler+0x10e>
        huart->pTxBuffPtr += 2U;
 8002814:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002816:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002818:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800281a:	3a01      	subs	r2, #1
 800281c:	b292      	uxth	r2, r2
 800281e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002820:	2a00      	cmp	r2, #0
 8002822:	d1df      	bne.n	80027e4 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800282a:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800282c:	68da      	ldr	r2, [r3, #12]
 800282e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002832:	60da      	str	r2, [r3, #12]
 8002834:	e7d6      	b.n	80027e4 <HAL_UART_IRQHandler+0xbc>
        huart->pTxBuffPtr += 1U;
 8002836:	3201      	adds	r2, #1
 8002838:	e7ed      	b.n	8002816 <HAL_UART_IRQHandler+0xee>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800283a:	1c51      	adds	r1, r2, #1
 800283c:	6221      	str	r1, [r4, #32]
 800283e:	7812      	ldrb	r2, [r2, #0]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	e7e9      	b.n	8002818 <HAL_UART_IRQHandler+0xf0>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002844:	0650      	lsls	r0, r2, #25
 8002846:	d5cd      	bpl.n	80027e4 <HAL_UART_IRQHandler+0xbc>
 8002848:	064a      	lsls	r2, r1, #25
 800284a:	d5cb      	bpl.n	80027e4 <HAL_UART_IRQHandler+0xbc>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800284c:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800284e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002850:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002854:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002856:	2320      	movs	r3, #32
 8002858:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800285c:	f7ff ff25 	bl	80026aa <HAL_UART_TxCpltCallback>
 8002860:	e7c0      	b.n	80027e4 <HAL_UART_IRQHandler+0xbc>
 8002862:	bf00      	nop
 8002864:	08002869 	.word	0x08002869

08002868 <UART_DMAAbortOnError>:
{
 8002868:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800286a:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800286c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800286e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002870:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002872:	f7ff ff57 	bl	8002724 <HAL_UART_ErrorCallback>
}
 8002876:	bd08      	pop	{r3, pc}

08002878 <_ZN7MPU9250C1EP11SPI_TypeDefP12GPIO_TypeDefm>:
#include "MPU9250.h"
//#include "Global.h"
//#include "Timer.h"
//#include <exception>

MPU9250::MPU9250(SPI_TypeDef * const spi, GPIO_TypeDef * const ss_gpio, const uint32_t ss_pin)
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
 8002884:	603b      	str	r3, [r7, #0]
	: _spi(spi), _ss_gpio(ss_gpio), _ss_pin(ss_pin)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	609a      	str	r2, [r3, #8]
{
	this->_gyroZ_bias = 0.0;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	60da      	str	r2, [r3, #12]
}
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	4618      	mov	r0, r3
 80028a4:	3714      	adds	r7, #20
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <_ZNK7MPU92509_spiWriteEh>:

uint8_t MPU9250::_spiWrite(const uint8_t data) const
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	460b      	mov	r3, r1
 80028b6:	70fb      	strb	r3, [r7, #3]
	while(!(_spi->SR & SPI_SR_TXE)) ;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	bf0c      	ite	eq
 80028c6:	2301      	moveq	r3, #1
 80028c8:	2300      	movne	r3, #0
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d000      	beq.n	80028d2 <_ZNK7MPU92509_spiWriteEh+0x26>
 80028d0:	e7f2      	b.n	80028b8 <_ZNK7MPU92509_spiWriteEh+0xc>
	_spi->DR = data;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	78fa      	ldrb	r2, [r7, #3]
 80028d8:	60da      	str	r2, [r3, #12]
	while(!(_spi->SR & SPI_SR_RXNE)) ;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	bf0c      	ite	eq
 80028e8:	2301      	moveq	r3, #1
 80028ea:	2300      	movne	r3, #0
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d000      	beq.n	80028f4 <_ZNK7MPU92509_spiWriteEh+0x48>
 80028f2:	e7f2      	b.n	80028da <_ZNK7MPU92509_spiWriteEh+0x2e>
	return (uint8_t)_spi->DR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	b2db      	uxtb	r3, r3
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr

08002906 <_ZNK7MPU925014_spiChipSelectEv>:

void MPU9250::_spiChipSelect(void) const
{
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
	_ss_gpio->BSRR = (_ss_pin << 16);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	0412      	lsls	r2, r2, #16
 8002918:	611a      	str	r2, [r3, #16]
}
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr

08002924 <_ZNK7MPU925016_spiChipDeselectEv>:

void MPU9250::_spiChipDeselect(void) const
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
	_ss_gpio->BSRR = _ss_pin;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	6892      	ldr	r2, [r2, #8]
 8002934:	611a      	str	r2, [r3, #16]
}
 8002936:	bf00      	nop
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr

08002940 <_ZNK7MPU92509WriteByteEhh>:

uint8_t MPU9250::WriteByte(const uint8_t addr, const uint8_t data) const
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	460b      	mov	r3, r1
 800294a:	70fb      	strb	r3, [r7, #3]
 800294c:	4613      	mov	r3, r2
 800294e:	70bb      	strb	r3, [r7, #2]
	volatile uint8_t result = 0x00;
 8002950:	2300      	movs	r3, #0
 8002952:	73fb      	strb	r3, [r7, #15]

	_spiChipSelect();
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f7ff ffd6 	bl	8002906 <_ZNK7MPU925014_spiChipSelectEv>

	_spiWrite(addr);
 800295a:	78fb      	ldrb	r3, [r7, #3]
 800295c:	4619      	mov	r1, r3
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7ff ffa4 	bl	80028ac <_ZNK7MPU92509_spiWriteEh>

	result = _spiWrite(data);
 8002964:	78bb      	ldrb	r3, [r7, #2]
 8002966:	4619      	mov	r1, r3
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7ff ff9f 	bl	80028ac <_ZNK7MPU92509_spiWriteEh>
 800296e:	4603      	mov	r3, r0
 8002970:	73fb      	strb	r3, [r7, #15]

	_spiChipDeselect();
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f7ff ffd6 	bl	8002924 <_ZNK7MPU925016_spiChipDeselectEv>

	return result;
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	b2db      	uxtb	r3, r3
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <_ZNK7MPU92509WriteWordEht>:

uint16_t MPU9250::WriteWord(const uint8_t addr, const uint16_t data) const
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	70fb      	strb	r3, [r7, #3]
 8002990:	4613      	mov	r3, r2
 8002992:	803b      	strh	r3, [r7, #0]
	volatile uint16_t result = 0x00;
 8002994:	2300      	movs	r3, #0
 8002996:	81fb      	strh	r3, [r7, #14]

	_spiChipSelect();
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f7ff ffb4 	bl	8002906 <_ZNK7MPU925014_spiChipSelectEv>

	_spiWrite(addr);
 800299e:	78fb      	ldrb	r3, [r7, #3]
 80029a0:	4619      	mov	r1, r3
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7ff ff82 	bl	80028ac <_ZNK7MPU92509_spiWriteEh>

	result = (uint16_t)(_spiWrite((uint8_t)((data >> 8) & 0xff)) << 8);
 80029a8:	883b      	ldrh	r3, [r7, #0]
 80029aa:	0a1b      	lsrs	r3, r3, #8
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	4619      	mov	r1, r3
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7ff ff7a 	bl	80028ac <_ZNK7MPU92509_spiWriteEh>
 80029b8:	4603      	mov	r3, r0
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	021b      	lsls	r3, r3, #8
 80029be:	b29b      	uxth	r3, r3
 80029c0:	81fb      	strh	r3, [r7, #14]

	result = (uint16_t)(result | _spiWrite((uint8_t)(data & 0xff)));
 80029c2:	883b      	ldrh	r3, [r7, #0]
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	4619      	mov	r1, r3
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff ff6f 	bl	80028ac <_ZNK7MPU92509_spiWriteEh>
 80029ce:	4603      	mov	r3, r0
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	89fb      	ldrh	r3, [r7, #14]
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	4313      	orrs	r3, r2
 80029d8:	b29b      	uxth	r3, r3
 80029da:	81fb      	strh	r3, [r7, #14]

	_spiChipDeselect();
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7ff ffa1 	bl	8002924 <_ZNK7MPU925016_spiChipDeselectEv>

	return result;
 80029e2:	89fb      	ldrh	r3, [r7, #14]
 80029e4:	b29b      	uxth	r3, r3
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <_ZN8MadgwickC1Ev>:
// Functions

//-------------------------------------------------------------------------------------------
// AHRS algorithm update

Madgwick::Madgwick() {
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
	beta = betaDef;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4a10      	ldr	r2, [pc, #64]	; (8002a3c <_ZN8MadgwickC1Ev+0x4c>)
 80029fc:	601a      	str	r2, [r3, #0]
	q0 = 1.0f;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002a04:	605a      	str	r2, [r3, #4]
	q1 = 0.0f;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f04f 0200 	mov.w	r2, #0
 8002a0c:	609a      	str	r2, [r3, #8]
	q2 = 0.0f;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f04f 0200 	mov.w	r2, #0
 8002a14:	60da      	str	r2, [r3, #12]
	q3 = 0.0f;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	611a      	str	r2, [r3, #16]
	invSampleFreq = 1.0f / sampleFreqDef;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f04f 526c 	mov.w	r2, #989855744	; 0x3b000000
 8002a24:	615a      	str	r2, [r3, #20]
	anglesComputed = 0;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4618      	mov	r0, r3
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bc80      	pop	{r7}
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	3dcccccd 	.word	0x3dcccccd

08002a40 <_ZN8Madgwick9updateIMUEffffff>:

//-------------------------------------------------------------------------------------------
// IMU algorithm update

void Madgwick::updateIMU(float gx, float gy, float gz, float ax, float ay,
		float az) {
 8002a40:	b590      	push	{r4, r7, lr}
 8002a42:	b09b      	sub	sp, #108	; 0x6c
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
 8002a4c:	603b      	str	r3, [r7, #0]
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1,
			q2q2, q3q3;

	// Convert gyroscope degrees/sec to radians/sec
	gx *= 0.0174533f;
 8002a4e:	4967      	ldr	r1, [pc, #412]	; (8002bec <_ZN8Madgwick9updateIMUEffffff+0x1ac>)
 8002a50:	68b8      	ldr	r0, [r7, #8]
 8002a52:	f7fe f977 	bl	8000d44 <__aeabi_fmul>
 8002a56:	4603      	mov	r3, r0
 8002a58:	60bb      	str	r3, [r7, #8]
	gy *= 0.0174533f;
 8002a5a:	4964      	ldr	r1, [pc, #400]	; (8002bec <_ZN8Madgwick9updateIMUEffffff+0x1ac>)
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7fe f971 	bl	8000d44 <__aeabi_fmul>
 8002a62:	4603      	mov	r3, r0
 8002a64:	607b      	str	r3, [r7, #4]
	gz *= 0.0174533f;
 8002a66:	4961      	ldr	r1, [pc, #388]	; (8002bec <_ZN8Madgwick9updateIMUEffffff+0x1ac>)
 8002a68:	6838      	ldr	r0, [r7, #0]
 8002a6a:	f7fe f96b 	bl	8000d44 <__aeabi_fmul>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	603b      	str	r3, [r7, #0]

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002a7a:	68b9      	ldr	r1, [r7, #8]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7fe f961 	bl	8000d44 <__aeabi_fmul>
 8002a82:	4603      	mov	r3, r0
 8002a84:	461c      	mov	r4, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7fe f959 	bl	8000d44 <__aeabi_fmul>
 8002a92:	4603      	mov	r3, r0
 8002a94:	4619      	mov	r1, r3
 8002a96:	4620      	mov	r0, r4
 8002a98:	f7fe f84a 	bl	8000b30 <__aeabi_fsub>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	461c      	mov	r4, r3
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	6839      	ldr	r1, [r7, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7fe f94c 	bl	8000d44 <__aeabi_fmul>
 8002aac:	4603      	mov	r3, r0
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4620      	mov	r0, r4
 8002ab2:	f7fe f83d 	bl	8000b30 <__aeabi_fsub>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fe f941 	bl	8000d44 <__aeabi_fmul>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	667b      	str	r3, [r7, #100]	; 0x64
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	68b9      	ldr	r1, [r7, #8]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7fe f939 	bl	8000d44 <__aeabi_fmul>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	461c      	mov	r4, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	6839      	ldr	r1, [r7, #0]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe f931 	bl	8000d44 <__aeabi_fmul>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4620      	mov	r0, r4
 8002ae8:	f7fe f824 	bl	8000b34 <__addsf3>
 8002aec:	4603      	mov	r3, r0
 8002aee:	461c      	mov	r4, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7fe f924 	bl	8000d44 <__aeabi_fmul>
 8002afc:	4603      	mov	r3, r0
 8002afe:	4619      	mov	r1, r3
 8002b00:	4620      	mov	r0, r4
 8002b02:	f7fe f815 	bl	8000b30 <__aeabi_fsub>
 8002b06:	4603      	mov	r3, r0
 8002b08:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe f919 	bl	8000d44 <__aeabi_fmul>
 8002b12:	4603      	mov	r3, r0
 8002b14:	663b      	str	r3, [r7, #96]	; 0x60
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	6879      	ldr	r1, [r7, #4]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fe f911 	bl	8000d44 <__aeabi_fmul>
 8002b22:	4603      	mov	r3, r0
 8002b24:	461c      	mov	r4, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	6839      	ldr	r1, [r7, #0]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fe f909 	bl	8000d44 <__aeabi_fmul>
 8002b32:	4603      	mov	r3, r0
 8002b34:	4619      	mov	r1, r3
 8002b36:	4620      	mov	r0, r4
 8002b38:	f7fd fffa 	bl	8000b30 <__aeabi_fsub>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	461c      	mov	r4, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	68b9      	ldr	r1, [r7, #8]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fe f8fc 	bl	8000d44 <__aeabi_fmul>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4620      	mov	r0, r4
 8002b52:	f7fd ffef 	bl	8000b34 <__addsf3>
 8002b56:	4603      	mov	r3, r0
 8002b58:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fe f8f1 	bl	8000d44 <__aeabi_fmul>
 8002b62:	4603      	mov	r3, r0
 8002b64:	65fb      	str	r3, [r7, #92]	; 0x5c
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	6839      	ldr	r1, [r7, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7fe f8e9 	bl	8000d44 <__aeabi_fmul>
 8002b72:	4603      	mov	r3, r0
 8002b74:	461c      	mov	r4, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe f8e1 	bl	8000d44 <__aeabi_fmul>
 8002b82:	4603      	mov	r3, r0
 8002b84:	4619      	mov	r1, r3
 8002b86:	4620      	mov	r0, r4
 8002b88:	f7fd ffd4 	bl	8000b34 <__addsf3>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	461c      	mov	r4, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	68b9      	ldr	r1, [r7, #8]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7fe f8d4 	bl	8000d44 <__aeabi_fmul>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4620      	mov	r0, r4
 8002ba2:	f7fd ffc5 	bl	8000b30 <__aeabi_fsub>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fe f8c9 	bl	8000d44 <__aeabi_fmul>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	65bb      	str	r3, [r7, #88]	; 0x58

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002bb6:	f04f 0100 	mov.w	r1, #0
 8002bba:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002bbc:	f7fe fa56 	bl	800106c <__aeabi_fcmpeq>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d014      	beq.n	8002bf0 <_ZN8Madgwick9updateIMUEffffff+0x1b0>
 8002bc6:	f04f 0100 	mov.w	r1, #0
 8002bca:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002bcc:	f7fe fa4e 	bl	800106c <__aeabi_fcmpeq>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00c      	beq.n	8002bf0 <_ZN8Madgwick9updateIMUEffffff+0x1b0>
 8002bd6:	f04f 0100 	mov.w	r1, #0
 8002bda:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002bde:	f7fe fa45 	bl	800106c <__aeabi_fcmpeq>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f040 8231 	bne.w	800304c <_ZN8Madgwick9updateIMUEffffff+0x60c>
 8002bea:	e001      	b.n	8002bf0 <_ZN8Madgwick9updateIMUEffffff+0x1b0>
 8002bec:	3c8efa39 	.word	0x3c8efa39

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8002bf0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002bf2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002bf4:	f7fe f8a6 	bl	8000d44 <__aeabi_fmul>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	461c      	mov	r4, r3
 8002bfc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002bfe:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002c00:	f7fe f8a0 	bl	8000d44 <__aeabi_fmul>
 8002c04:	4603      	mov	r3, r0
 8002c06:	4619      	mov	r1, r3
 8002c08:	4620      	mov	r0, r4
 8002c0a:	f7fd ff93 	bl	8000b34 <__addsf3>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	461c      	mov	r4, r3
 8002c12:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8002c16:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002c1a:	f7fe f893 	bl	8000d44 <__aeabi_fmul>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	4619      	mov	r1, r3
 8002c22:	4620      	mov	r0, r4
 8002c24:	f7fd ff86 	bl	8000b34 <__addsf3>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f000 fabc 	bl	80031a8 <_ZN8Madgwick7invSqrtEf>
 8002c30:	6578      	str	r0, [r7, #84]	; 0x54
		ax *= recipNorm;
 8002c32:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c34:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002c36:	f7fe f885 	bl	8000d44 <__aeabi_fmul>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	67bb      	str	r3, [r7, #120]	; 0x78
		ay *= recipNorm;
 8002c3e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c40:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8002c42:	f7fe f87f 	bl	8000d44 <__aeabi_fmul>
 8002c46:	4603      	mov	r3, r0
 8002c48:	67fb      	str	r3, [r7, #124]	; 0x7c
		az *= recipNorm;
 8002c4a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c4c:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8002c50:	f7fe f878 	bl	8000d44 <__aeabi_fmul>
 8002c54:	4603      	mov	r3, r0
 8002c56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fd ff67 	bl	8000b34 <__addsf3>
 8002c66:	4603      	mov	r3, r0
 8002c68:	653b      	str	r3, [r7, #80]	; 0x50
		_2q1 = 2.0f * q1;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	4619      	mov	r1, r3
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7fd ff5f 	bl	8000b34 <__addsf3>
 8002c76:	4603      	mov	r3, r0
 8002c78:	64fb      	str	r3, [r7, #76]	; 0x4c
		_2q2 = 2.0f * q2;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	4619      	mov	r1, r3
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7fd ff57 	bl	8000b34 <__addsf3>
 8002c86:	4603      	mov	r3, r0
 8002c88:	64bb      	str	r3, [r7, #72]	; 0x48
		_2q3 = 2.0f * q3;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	4619      	mov	r1, r3
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7fd ff4f 	bl	8000b34 <__addsf3>
 8002c96:	4603      	mov	r3, r0
 8002c98:	647b      	str	r3, [r7, #68]	; 0x44
		_4q0 = 4.0f * q0;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7fe f84e 	bl	8000d44 <__aeabi_fmul>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	643b      	str	r3, [r7, #64]	; 0x40
		_4q1 = 4.0f * q1;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7fe f845 	bl	8000d44 <__aeabi_fmul>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	63fb      	str	r3, [r7, #60]	; 0x3c
		_4q2 = 4.0f * q2;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7fe f83c 	bl	8000d44 <__aeabi_fmul>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	63bb      	str	r3, [r7, #56]	; 0x38
		_8q1 = 8.0f * q1;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fe f833 	bl	8000d44 <__aeabi_fmul>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	637b      	str	r3, [r7, #52]	; 0x34
		_8q2 = 8.0f * q2;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7fe f82a 	bl	8000d44 <__aeabi_fmul>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	633b      	str	r3, [r7, #48]	; 0x30
		q0q0 = q0 * q0;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4610      	mov	r0, r2
 8002d00:	f7fe f820 	bl	8000d44 <__aeabi_fmul>
 8002d04:	4603      	mov	r3, r0
 8002d06:	62fb      	str	r3, [r7, #44]	; 0x2c
		q1q1 = q1 * q1;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	4619      	mov	r1, r3
 8002d12:	4610      	mov	r0, r2
 8002d14:	f7fe f816 	bl	8000d44 <__aeabi_fmul>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	62bb      	str	r3, [r7, #40]	; 0x28
		q2q2 = q2 * q2;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	68da      	ldr	r2, [r3, #12]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	4619      	mov	r1, r3
 8002d26:	4610      	mov	r0, r2
 8002d28:	f7fe f80c 	bl	8000d44 <__aeabi_fmul>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	627b      	str	r3, [r7, #36]	; 0x24
		q3q3 = q3 * q3;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	691a      	ldr	r2, [r3, #16]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	f7fe f802 	bl	8000d44 <__aeabi_fmul>
 8002d40:	4603      	mov	r3, r0
 8002d42:	623b      	str	r3, [r7, #32]

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002d44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d46:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002d48:	f7fd fffc 	bl	8000d44 <__aeabi_fmul>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	461c      	mov	r4, r3
 8002d50:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002d52:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002d54:	f7fd fff6 	bl	8000d44 <__aeabi_fmul>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	4620      	mov	r0, r4
 8002d5e:	f7fd fee9 	bl	8000b34 <__addsf3>
 8002d62:	4603      	mov	r3, r0
 8002d64:	461c      	mov	r4, r3
 8002d66:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d68:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002d6a:	f7fd ffeb 	bl	8000d44 <__aeabi_fmul>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	4619      	mov	r1, r3
 8002d72:	4620      	mov	r0, r4
 8002d74:	f7fd fede 	bl	8000b34 <__addsf3>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	461c      	mov	r4, r3
 8002d7c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002d7e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002d80:	f7fd ffe0 	bl	8000d44 <__aeabi_fmul>
 8002d84:	4603      	mov	r3, r0
 8002d86:	4619      	mov	r1, r3
 8002d88:	4620      	mov	r0, r4
 8002d8a:	f7fd fed1 	bl	8000b30 <__aeabi_fsub>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	61fb      	str	r3, [r7, #28]
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1
 8002d92:	6a39      	ldr	r1, [r7, #32]
 8002d94:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002d96:	f7fd ffd5 	bl	8000d44 <__aeabi_fmul>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	461c      	mov	r4, r3
 8002d9e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002da0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002da2:	f7fd ffcf 	bl	8000d44 <__aeabi_fmul>
 8002da6:	4603      	mov	r3, r0
 8002da8:	4619      	mov	r1, r3
 8002daa:	4620      	mov	r0, r4
 8002dac:	f7fd fec0 	bl	8000b30 <__aeabi_fsub>
 8002db0:	4603      	mov	r3, r0
 8002db2:	461c      	mov	r4, r3
 8002db4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002db8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002dba:	f7fd ffc3 	bl	8000d44 <__aeabi_fmul>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	4610      	mov	r0, r2
 8002dca:	f7fd ffbb 	bl	8000d44 <__aeabi_fmul>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4620      	mov	r0, r4
 8002dd4:	f7fd feae 	bl	8000b34 <__addsf3>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	461c      	mov	r4, r3
 8002ddc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002dde:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002de0:	f7fd ffb0 	bl	8000d44 <__aeabi_fmul>
 8002de4:	4603      	mov	r3, r0
 8002de6:	4619      	mov	r1, r3
 8002de8:	4620      	mov	r0, r4
 8002dea:	f7fd fea1 	bl	8000b30 <__aeabi_fsub>
 8002dee:	4603      	mov	r3, r0
 8002df0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fd fe9c 	bl	8000b30 <__aeabi_fsub>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	461c      	mov	r4, r3
				+ _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8002dfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dfe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002e00:	f7fd ffa0 	bl	8000d44 <__aeabi_fmul>
 8002e04:	4603      	mov	r3, r0
 8002e06:	4619      	mov	r1, r3
 8002e08:	4620      	mov	r0, r4
 8002e0a:	f7fd fe93 	bl	8000b34 <__addsf3>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	461c      	mov	r4, r3
 8002e12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e14:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002e16:	f7fd ff95 	bl	8000d44 <__aeabi_fmul>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4620      	mov	r0, r4
 8002e20:	f7fd fe88 	bl	8000b34 <__addsf3>
 8002e24:	4603      	mov	r3, r0
 8002e26:	461c      	mov	r4, r3
 8002e28:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8002e2c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002e2e:	f7fd ff89 	bl	8000d44 <__aeabi_fmul>
 8002e32:	4603      	mov	r3, r0
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1
 8002e34:	4619      	mov	r1, r3
 8002e36:	4620      	mov	r0, r4
 8002e38:	f7fd fe7c 	bl	8000b34 <__addsf3>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	61bb      	str	r3, [r7, #24]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2
 8002e40:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002e44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002e46:	f7fd ff7d 	bl	8000d44 <__aeabi_fmul>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	4619      	mov	r1, r3
 8002e54:	4610      	mov	r0, r2
 8002e56:	f7fd ff75 	bl	8000d44 <__aeabi_fmul>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	461c      	mov	r4, r3
 8002e5e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002e60:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002e62:	f7fd ff6f 	bl	8000d44 <__aeabi_fmul>
 8002e66:	4603      	mov	r3, r0
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4620      	mov	r0, r4
 8002e6c:	f7fd fe62 	bl	8000b34 <__addsf3>
 8002e70:	4603      	mov	r3, r0
 8002e72:	461c      	mov	r4, r3
 8002e74:	6a39      	ldr	r1, [r7, #32]
 8002e76:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002e78:	f7fd ff64 	bl	8000d44 <__aeabi_fmul>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4620      	mov	r0, r4
 8002e82:	f7fd fe57 	bl	8000b34 <__addsf3>
 8002e86:	4603      	mov	r3, r0
 8002e88:	461c      	mov	r4, r3
 8002e8a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002e8c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002e8e:	f7fd ff59 	bl	8000d44 <__aeabi_fmul>
 8002e92:	4603      	mov	r3, r0
 8002e94:	4619      	mov	r1, r3
 8002e96:	4620      	mov	r0, r4
 8002e98:	f7fd fe4a 	bl	8000b30 <__aeabi_fsub>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fd fe45 	bl	8000b30 <__aeabi_fsub>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	461c      	mov	r4, r3
				+ _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8002eaa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002eac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002eae:	f7fd ff49 	bl	8000d44 <__aeabi_fmul>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4620      	mov	r0, r4
 8002eb8:	f7fd fe3c 	bl	8000b34 <__addsf3>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	461c      	mov	r4, r3
 8002ec0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ec2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ec4:	f7fd ff3e 	bl	8000d44 <__aeabi_fmul>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4620      	mov	r0, r4
 8002ece:	f7fd fe31 	bl	8000b34 <__addsf3>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	461c      	mov	r4, r3
 8002ed6:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8002eda:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002edc:	f7fd ff32 	bl	8000d44 <__aeabi_fmul>
 8002ee0:	4603      	mov	r3, r0
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4620      	mov	r0, r4
 8002ee6:	f7fd fe25 	bl	8000b34 <__addsf3>
 8002eea:	4603      	mov	r3, r0
 8002eec:	617b      	str	r3, [r7, #20]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8002eee:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002ef2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ef4:	f7fd ff26 	bl	8000d44 <__aeabi_fmul>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	461a      	mov	r2, r3
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	4619      	mov	r1, r3
 8002f02:	4610      	mov	r0, r2
 8002f04:	f7fd ff1e 	bl	8000d44 <__aeabi_fmul>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	461c      	mov	r4, r3
 8002f0c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8002f0e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002f10:	f7fd ff18 	bl	8000d44 <__aeabi_fmul>
 8002f14:	4603      	mov	r3, r0
 8002f16:	4619      	mov	r1, r3
 8002f18:	4620      	mov	r0, r4
 8002f1a:	f7fd fe09 	bl	8000b30 <__aeabi_fsub>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	461c      	mov	r4, r3
 8002f22:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002f26:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f28:	f7fd ff0c 	bl	8000d44 <__aeabi_fmul>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	461a      	mov	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	4619      	mov	r1, r3
 8002f36:	4610      	mov	r0, r2
 8002f38:	f7fd ff04 	bl	8000d44 <__aeabi_fmul>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4620      	mov	r0, r4
 8002f42:	f7fd fdf7 	bl	8000b34 <__addsf3>
 8002f46:	4603      	mov	r3, r0
 8002f48:	461c      	mov	r4, r3
 8002f4a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002f4c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002f4e:	f7fd fef9 	bl	8000d44 <__aeabi_fmul>
 8002f52:	4603      	mov	r3, r0
 8002f54:	4619      	mov	r1, r3
 8002f56:	4620      	mov	r0, r4
 8002f58:	f7fd fdea 	bl	8000b30 <__aeabi_fsub>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	613b      	str	r3, [r7, #16]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002f60:	69f9      	ldr	r1, [r7, #28]
 8002f62:	69f8      	ldr	r0, [r7, #28]
 8002f64:	f7fd feee 	bl	8000d44 <__aeabi_fmul>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	461c      	mov	r4, r3
 8002f6c:	69b9      	ldr	r1, [r7, #24]
 8002f6e:	69b8      	ldr	r0, [r7, #24]
 8002f70:	f7fd fee8 	bl	8000d44 <__aeabi_fmul>
 8002f74:	4603      	mov	r3, r0
 8002f76:	4619      	mov	r1, r3
 8002f78:	4620      	mov	r0, r4
 8002f7a:	f7fd fddb 	bl	8000b34 <__addsf3>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	461c      	mov	r4, r3
 8002f82:	6979      	ldr	r1, [r7, #20]
 8002f84:	6978      	ldr	r0, [r7, #20]
 8002f86:	f7fd fedd 	bl	8000d44 <__aeabi_fmul>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	4620      	mov	r0, r4
 8002f90:	f7fd fdd0 	bl	8000b34 <__addsf3>
 8002f94:	4603      	mov	r3, r0
 8002f96:	461c      	mov	r4, r3
 8002f98:	6939      	ldr	r1, [r7, #16]
 8002f9a:	6938      	ldr	r0, [r7, #16]
 8002f9c:	f7fd fed2 	bl	8000d44 <__aeabi_fmul>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	4620      	mov	r0, r4
 8002fa6:	f7fd fdc5 	bl	8000b34 <__addsf3>
 8002faa:	4603      	mov	r3, r0
 8002fac:	4618      	mov	r0, r3
 8002fae:	f000 f8fb 	bl	80031a8 <_ZN8Madgwick7invSqrtEf>
 8002fb2:	6578      	str	r0, [r7, #84]	; 0x54
		s0 *= recipNorm;
 8002fb4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002fb6:	69f8      	ldr	r0, [r7, #28]
 8002fb8:	f7fd fec4 	bl	8000d44 <__aeabi_fmul>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	61fb      	str	r3, [r7, #28]
		s1 *= recipNorm;
 8002fc0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002fc2:	69b8      	ldr	r0, [r7, #24]
 8002fc4:	f7fd febe 	bl	8000d44 <__aeabi_fmul>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	61bb      	str	r3, [r7, #24]
		s2 *= recipNorm;
 8002fcc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002fce:	6978      	ldr	r0, [r7, #20]
 8002fd0:	f7fd feb8 	bl	8000d44 <__aeabi_fmul>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	617b      	str	r3, [r7, #20]
		s3 *= recipNorm;
 8002fd8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002fda:	6938      	ldr	r0, [r7, #16]
 8002fdc:	f7fd feb2 	bl	8000d44 <__aeabi_fmul>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	613b      	str	r3, [r7, #16]

		// Apply feedback step
		qDot1 -= beta * s0;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	69f9      	ldr	r1, [r7, #28]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f7fd feaa 	bl	8000d44 <__aeabi_fmul>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002ff6:	f7fd fd9b 	bl	8000b30 <__aeabi_fsub>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	667b      	str	r3, [r7, #100]	; 0x64
		qDot2 -= beta * s1;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	69b9      	ldr	r1, [r7, #24]
 8003004:	4618      	mov	r0, r3
 8003006:	f7fd fe9d 	bl	8000d44 <__aeabi_fmul>
 800300a:	4603      	mov	r3, r0
 800300c:	4619      	mov	r1, r3
 800300e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003010:	f7fd fd8e 	bl	8000b30 <__aeabi_fsub>
 8003014:	4603      	mov	r3, r0
 8003016:	663b      	str	r3, [r7, #96]	; 0x60
		qDot3 -= beta * s2;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6979      	ldr	r1, [r7, #20]
 800301e:	4618      	mov	r0, r3
 8003020:	f7fd fe90 	bl	8000d44 <__aeabi_fmul>
 8003024:	4603      	mov	r3, r0
 8003026:	4619      	mov	r1, r3
 8003028:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800302a:	f7fd fd81 	bl	8000b30 <__aeabi_fsub>
 800302e:	4603      	mov	r3, r0
 8003030:	65fb      	str	r3, [r7, #92]	; 0x5c
		qDot4 -= beta * s3;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6939      	ldr	r1, [r7, #16]
 8003038:	4618      	mov	r0, r3
 800303a:	f7fd fe83 	bl	8000d44 <__aeabi_fmul>
 800303e:	4603      	mov	r3, r0
 8003040:	4619      	mov	r1, r3
 8003042:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003044:	f7fd fd74 	bl	8000b30 <__aeabi_fsub>
 8003048:	4603      	mov	r3, r0
 800304a:	65bb      	str	r3, [r7, #88]	; 0x58
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * invSampleFreq;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	685c      	ldr	r4, [r3, #4]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003056:	4618      	mov	r0, r3
 8003058:	f7fd fe74 	bl	8000d44 <__aeabi_fmul>
 800305c:	4603      	mov	r3, r0
 800305e:	4619      	mov	r1, r3
 8003060:	4620      	mov	r0, r4
 8003062:	f7fd fd67 	bl	8000b34 <__addsf3>
 8003066:	4603      	mov	r3, r0
 8003068:	461a      	mov	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	605a      	str	r2, [r3, #4]
	q1 += qDot2 * invSampleFreq;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	689c      	ldr	r4, [r3, #8]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003078:	4618      	mov	r0, r3
 800307a:	f7fd fe63 	bl	8000d44 <__aeabi_fmul>
 800307e:	4603      	mov	r3, r0
 8003080:	4619      	mov	r1, r3
 8003082:	4620      	mov	r0, r4
 8003084:	f7fd fd56 	bl	8000b34 <__addsf3>
 8003088:	4603      	mov	r3, r0
 800308a:	461a      	mov	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	609a      	str	r2, [r3, #8]
	q2 += qDot3 * invSampleFreq;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	68dc      	ldr	r4, [r3, #12]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800309a:	4618      	mov	r0, r3
 800309c:	f7fd fe52 	bl	8000d44 <__aeabi_fmul>
 80030a0:	4603      	mov	r3, r0
 80030a2:	4619      	mov	r1, r3
 80030a4:	4620      	mov	r0, r4
 80030a6:	f7fd fd45 	bl	8000b34 <__addsf3>
 80030aa:	4603      	mov	r3, r0
 80030ac:	461a      	mov	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	60da      	str	r2, [r3, #12]
	q3 += qDot4 * invSampleFreq;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	691c      	ldr	r4, [r3, #16]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fd fe41 	bl	8000d44 <__aeabi_fmul>
 80030c2:	4603      	mov	r3, r0
 80030c4:	4619      	mov	r1, r3
 80030c6:	4620      	mov	r0, r4
 80030c8:	f7fd fd34 	bl	8000b34 <__addsf3>
 80030cc:	4603      	mov	r3, r0
 80030ce:	461a      	mov	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	611a      	str	r2, [r3, #16]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	685a      	ldr	r2, [r3, #4]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	4619      	mov	r1, r3
 80030de:	4610      	mov	r0, r2
 80030e0:	f7fd fe30 	bl	8000d44 <__aeabi_fmul>
 80030e4:	4603      	mov	r3, r0
 80030e6:	461c      	mov	r4, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	4619      	mov	r1, r3
 80030f2:	4610      	mov	r0, r2
 80030f4:	f7fd fe26 	bl	8000d44 <__aeabi_fmul>
 80030f8:	4603      	mov	r3, r0
 80030fa:	4619      	mov	r1, r3
 80030fc:	4620      	mov	r0, r4
 80030fe:	f7fd fd19 	bl	8000b34 <__addsf3>
 8003102:	4603      	mov	r3, r0
 8003104:	461c      	mov	r4, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	68da      	ldr	r2, [r3, #12]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	4619      	mov	r1, r3
 8003110:	4610      	mov	r0, r2
 8003112:	f7fd fe17 	bl	8000d44 <__aeabi_fmul>
 8003116:	4603      	mov	r3, r0
 8003118:	4619      	mov	r1, r3
 800311a:	4620      	mov	r0, r4
 800311c:	f7fd fd0a 	bl	8000b34 <__addsf3>
 8003120:	4603      	mov	r3, r0
 8003122:	461c      	mov	r4, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	691a      	ldr	r2, [r3, #16]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	4619      	mov	r1, r3
 800312e:	4610      	mov	r0, r2
 8003130:	f7fd fe08 	bl	8000d44 <__aeabi_fmul>
 8003134:	4603      	mov	r3, r0
 8003136:	4619      	mov	r1, r3
 8003138:	4620      	mov	r0, r4
 800313a:	f7fd fcfb 	bl	8000b34 <__addsf3>
 800313e:	4603      	mov	r3, r0
 8003140:	4618      	mov	r0, r3
 8003142:	f000 f831 	bl	80031a8 <_ZN8Madgwick7invSqrtEf>
 8003146:	6578      	str	r0, [r7, #84]	; 0x54
	q0 *= recipNorm;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800314e:	4618      	mov	r0, r3
 8003150:	f7fd fdf8 	bl	8000d44 <__aeabi_fmul>
 8003154:	4603      	mov	r3, r0
 8003156:	461a      	mov	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	605a      	str	r2, [r3, #4]
	q1 *= recipNorm;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003162:	4618      	mov	r0, r3
 8003164:	f7fd fdee 	bl	8000d44 <__aeabi_fmul>
 8003168:	4603      	mov	r3, r0
 800316a:	461a      	mov	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	609a      	str	r2, [r3, #8]
	q2 *= recipNorm;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003176:	4618      	mov	r0, r3
 8003178:	f7fd fde4 	bl	8000d44 <__aeabi_fmul>
 800317c:	4603      	mov	r3, r0
 800317e:	461a      	mov	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	60da      	str	r2, [r3, #12]
	q3 *= recipNorm;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800318a:	4618      	mov	r0, r3
 800318c:	f7fd fdda 	bl	8000d44 <__aeabi_fmul>
 8003190:	4603      	mov	r3, r0
 8003192:	461a      	mov	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	611a      	str	r2, [r3, #16]
	anglesComputed = 0;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 80031a0:	bf00      	nop
 80031a2:	376c      	adds	r7, #108	; 0x6c
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd90      	pop	{r4, r7, pc}

080031a8 <_ZN8Madgwick7invSqrtEf>:

//-------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float Madgwick::invSqrt(float x) {
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
	float halfx = 0.5f * x;
 80031b0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f7fd fdc5 	bl	8000d44 <__aeabi_fmul>
 80031ba:	4603      	mov	r3, r0
 80031bc:	617b      	str	r3, [r7, #20]
	float y = x;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	613b      	str	r3, [r7, #16]
	long i = *(long*) &y;
 80031c2:	f107 0310 	add.w	r3, r7, #16
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i >> 1);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	105a      	asrs	r2, r3, #1
 80031ce:	4b21      	ldr	r3, [pc, #132]	; (8003254 <_ZN8Madgwick7invSqrtEf+0xac>)
 80031d0:	1a9b      	subs	r3, r3, r2
 80031d2:	60fb      	str	r3, [r7, #12]
	y = *(float*) &i;
 80031d4:	f107 030c 	add.w	r3, r7, #12
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	6979      	ldr	r1, [r7, #20]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fd fdaf 	bl	8000d44 <__aeabi_fmul>
 80031e6:	4603      	mov	r3, r0
 80031e8:	461a      	mov	r2, r3
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	4619      	mov	r1, r3
 80031ee:	4610      	mov	r0, r2
 80031f0:	f7fd fda8 	bl	8000d44 <__aeabi_fmul>
 80031f4:	4603      	mov	r3, r0
 80031f6:	4619      	mov	r1, r3
 80031f8:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 80031fc:	f7fd fc98 	bl	8000b30 <__aeabi_fsub>
 8003200:	4603      	mov	r3, r0
 8003202:	461a      	mov	r2, r3
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	4619      	mov	r1, r3
 8003208:	4610      	mov	r0, r2
 800320a:	f7fd fd9b 	bl	8000d44 <__aeabi_fmul>
 800320e:	4603      	mov	r3, r0
 8003210:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	6979      	ldr	r1, [r7, #20]
 8003216:	4618      	mov	r0, r3
 8003218:	f7fd fd94 	bl	8000d44 <__aeabi_fmul>
 800321c:	4603      	mov	r3, r0
 800321e:	461a      	mov	r2, r3
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	4619      	mov	r1, r3
 8003224:	4610      	mov	r0, r2
 8003226:	f7fd fd8d 	bl	8000d44 <__aeabi_fmul>
 800322a:	4603      	mov	r3, r0
 800322c:	4619      	mov	r1, r3
 800322e:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 8003232:	f7fd fc7d 	bl	8000b30 <__aeabi_fsub>
 8003236:	4603      	mov	r3, r0
 8003238:	461a      	mov	r2, r3
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	4619      	mov	r1, r3
 800323e:	4610      	mov	r0, r2
 8003240:	f7fd fd80 	bl	8000d44 <__aeabi_fmul>
 8003244:	4603      	mov	r3, r0
 8003246:	613b      	str	r3, [r7, #16]
	return y;
 8003248:	693b      	ldr	r3, [r7, #16]
}
 800324a:	4618      	mov	r0, r3
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	5f3759df 	.word	0x5f3759df

08003258 <_ZN8Madgwick13computeAnglesEv>:

//-------------------------------------------------------------------------------------------

void Madgwick::computeAngles() {
 8003258:	b5b0      	push	{r4, r5, r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
	roll = atan2f(q0 * q1 + q2 * q3, 0.5f - q1 * q1 - q2 * q2);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	4619      	mov	r1, r3
 800326a:	4610      	mov	r0, r2
 800326c:	f7fd fd6a 	bl	8000d44 <__aeabi_fmul>
 8003270:	4603      	mov	r3, r0
 8003272:	461c      	mov	r4, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68da      	ldr	r2, [r3, #12]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	4619      	mov	r1, r3
 800327e:	4610      	mov	r0, r2
 8003280:	f7fd fd60 	bl	8000d44 <__aeabi_fmul>
 8003284:	4603      	mov	r3, r0
 8003286:	4619      	mov	r1, r3
 8003288:	4620      	mov	r0, r4
 800328a:	f7fd fc53 	bl	8000b34 <__addsf3>
 800328e:	4603      	mov	r3, r0
 8003290:	461c      	mov	r4, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689a      	ldr	r2, [r3, #8]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	4619      	mov	r1, r3
 800329c:	4610      	mov	r0, r2
 800329e:	f7fd fd51 	bl	8000d44 <__aeabi_fmul>
 80032a2:	4603      	mov	r3, r0
 80032a4:	4619      	mov	r1, r3
 80032a6:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80032aa:	f7fd fc41 	bl	8000b30 <__aeabi_fsub>
 80032ae:	4603      	mov	r3, r0
 80032b0:	461d      	mov	r5, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	4619      	mov	r1, r3
 80032bc:	4610      	mov	r0, r2
 80032be:	f7fd fd41 	bl	8000d44 <__aeabi_fmul>
 80032c2:	4603      	mov	r3, r0
 80032c4:	4619      	mov	r1, r3
 80032c6:	4628      	mov	r0, r5
 80032c8:	f7fd fc32 	bl	8000b30 <__aeabi_fsub>
 80032cc:	4603      	mov	r3, r0
 80032ce:	4619      	mov	r1, r3
 80032d0:	4620      	mov	r0, r4
 80032d2:	f001 fd53 	bl	8004d7c <atan2f>
 80032d6:	4602      	mov	r2, r0
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	619a      	str	r2, [r3, #24]
	pitch = asinf(-2.0f * (q1 * q3 - q0 * q2));
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	4619      	mov	r1, r3
 80032e6:	4610      	mov	r0, r2
 80032e8:	f7fd fd2c 	bl	8000d44 <__aeabi_fmul>
 80032ec:	4603      	mov	r3, r0
 80032ee:	461c      	mov	r4, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	4619      	mov	r1, r3
 80032fa:	4610      	mov	r0, r2
 80032fc:	f7fd fd22 	bl	8000d44 <__aeabi_fmul>
 8003300:	4603      	mov	r3, r0
 8003302:	4619      	mov	r1, r3
 8003304:	4620      	mov	r0, r4
 8003306:	f7fd fc13 	bl	8000b30 <__aeabi_fsub>
 800330a:	4603      	mov	r3, r0
 800330c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8003310:	4618      	mov	r0, r3
 8003312:	f7fd fd17 	bl	8000d44 <__aeabi_fmul>
 8003316:	4603      	mov	r3, r0
 8003318:	4618      	mov	r0, r3
 800331a:	f001 fce1 	bl	8004ce0 <asinf>
 800331e:	4602      	mov	r2, r0
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	61da      	str	r2, [r3, #28]
	yaw = atan2f(q1 * q2 + q0 * q3, 0.5f - q2 * q2 - q3 * q3);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	689a      	ldr	r2, [r3, #8]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	4619      	mov	r1, r3
 800332e:	4610      	mov	r0, r2
 8003330:	f7fd fd08 	bl	8000d44 <__aeabi_fmul>
 8003334:	4603      	mov	r3, r0
 8003336:	461c      	mov	r4, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	4619      	mov	r1, r3
 8003342:	4610      	mov	r0, r2
 8003344:	f7fd fcfe 	bl	8000d44 <__aeabi_fmul>
 8003348:	4603      	mov	r3, r0
 800334a:	4619      	mov	r1, r3
 800334c:	4620      	mov	r0, r4
 800334e:	f7fd fbf1 	bl	8000b34 <__addsf3>
 8003352:	4603      	mov	r3, r0
 8003354:	461c      	mov	r4, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68da      	ldr	r2, [r3, #12]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	4619      	mov	r1, r3
 8003360:	4610      	mov	r0, r2
 8003362:	f7fd fcef 	bl	8000d44 <__aeabi_fmul>
 8003366:	4603      	mov	r3, r0
 8003368:	4619      	mov	r1, r3
 800336a:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800336e:	f7fd fbdf 	bl	8000b30 <__aeabi_fsub>
 8003372:	4603      	mov	r3, r0
 8003374:	461d      	mov	r5, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	691a      	ldr	r2, [r3, #16]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	4619      	mov	r1, r3
 8003380:	4610      	mov	r0, r2
 8003382:	f7fd fcdf 	bl	8000d44 <__aeabi_fmul>
 8003386:	4603      	mov	r3, r0
 8003388:	4619      	mov	r1, r3
 800338a:	4628      	mov	r0, r5
 800338c:	f7fd fbd0 	bl	8000b30 <__aeabi_fsub>
 8003390:	4603      	mov	r3, r0
 8003392:	4619      	mov	r1, r3
 8003394:	4620      	mov	r0, r4
 8003396:	f001 fcf1 	bl	8004d7c <atan2f>
 800339a:	4602      	mov	r2, r0
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	621a      	str	r2, [r3, #32]
	anglesComputed = 1;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 80033a8:	bf00      	nop
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bdb0      	pop	{r4, r5, r7, pc}

080033b0 <_ZN8Madgwick5beginEf>:

//-------------------------------------------------------------------------------------------
// Function declarations
public:
    Madgwick(void);
    void begin(float sampleFrequency) { invSampleFreq = 1.0f / sampleFrequency; }
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
 80033ba:	6839      	ldr	r1, [r7, #0]
 80033bc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80033c0:	f7fd fd74 	bl	8000eac <__aeabi_fdiv>
 80033c4:	4603      	mov	r3, r0
 80033c6:	461a      	mov	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	615a      	str	r2, [r3, #20]
 80033cc:	bf00      	nop
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <_ZN8Madgwick13getYawRadiansEv>:
    }
    float getPitchRadians() {
        if (!anglesComputed) computeAngles();
        return pitch;
    }
    float getYawRadians() {
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
        if (!anglesComputed) computeAngles();
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d102      	bne.n	80033ec <_ZN8Madgwick13getYawRadiansEv+0x18>
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7ff ff36 	bl	8003258 <_ZN8Madgwick13computeAnglesEv>
        return yaw;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a1b      	ldr	r3, [r3, #32]
    }
 80033f0:	4618      	mov	r0, r3
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <_ZN8OdometryC1Ev>:

#include <cmath>

Madgwick MDGF;

Odometry::Odometry(void) {
 80033f8:	b590      	push	{r4, r7, lr}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	60da      	str	r2, [r3, #12]

	this->x = 0.0f;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f04f 0200 	mov.w	r2, #0
 800340c:	601a      	str	r2, [r3, #0]
	this->y = 0.0f;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f04f 0200 	mov.w	r2, #0
 8003414:	605a      	str	r2, [r3, #4]
	this->yaw = 0.0f;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f04f 0200 	mov.w	r2, #0
 800341c:	609a      	str	r2, [r3, #8]

	//this->mpu9250 = new MPU9250(SPI_MPU9250, GPIOC, GPIO_PIN_0);
	this->mpu9250 = new MPU9250(SPI_MPU9250, GPIO_MPU9250, PIN_MPU9250);
 800341e:	2010      	movs	r0, #16
 8003420:	f001 fbd9 	bl	8004bd6 <_Znwj>
 8003424:	4603      	mov	r3, r0
 8003426:	461c      	mov	r4, r3
 8003428:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800342c:	4a05      	ldr	r2, [pc, #20]	; (8003444 <_ZN8OdometryC1Ev+0x4c>)
 800342e:	4906      	ldr	r1, [pc, #24]	; (8003448 <_ZN8OdometryC1Ev+0x50>)
 8003430:	4620      	mov	r0, r4
 8003432:	f7ff fa21 	bl	8002878 <_ZN7MPU9250C1EP11SPI_TypeDefP12GPIO_TypeDefm>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	60dc      	str	r4, [r3, #12]
}
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4618      	mov	r0, r3
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	bd90      	pop	{r4, r7, pc}
 8003444:	40010c00 	.word	0x40010c00
 8003448:	40003800 	.word	0x40003800

0800344c <_ZNK8Odometry7GetBiasEPfS0_>:

void Odometry::GetBias(float * const avg, float * const stdev) const {
 800344c:	b590      	push	{r4, r7, lr}
 800344e:	b09b      	sub	sp, #108	; 0x6c
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
	static constexpr int NumOfTrial = 256;

	float _avg[6] = { };
 8003458:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800345c:	2200      	movs	r2, #0
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	605a      	str	r2, [r3, #4]
 8003462:	609a      	str	r2, [r3, #8]
 8003464:	60da      	str	r2, [r3, #12]
 8003466:	611a      	str	r2, [r3, #16]
 8003468:	615a      	str	r2, [r3, #20]
	float _stdev[6] = { };
 800346a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	605a      	str	r2, [r3, #4]
 8003474:	609a      	str	r2, [r3, #8]
 8003476:	60da      	str	r2, [r3, #12]
 8003478:	611a      	str	r2, [r3, #16]
 800347a:	615a      	str	r2, [r3, #20]

	for (int i = 0; i < NumOfTrial; i++) {
 800347c:	2300      	movs	r3, #0
 800347e:	667b      	str	r3, [r7, #100]	; 0x64
 8003480:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003482:	2bff      	cmp	r3, #255	; 0xff
 8003484:	f300 80ee 	bgt.w	8003664 <_ZNK8Odometry7GetBiasEPfS0_+0x218>
		float reading[6] = { };
 8003488:	f107 0314 	add.w	r3, r7, #20
 800348c:	2200      	movs	r2, #0
 800348e:	601a      	str	r2, [r3, #0]
 8003490:	605a      	str	r2, [r3, #4]
 8003492:	609a      	str	r2, [r3, #8]
 8003494:	60da      	str	r2, [r3, #12]
 8003496:	611a      	str	r2, [r3, #16]
 8003498:	615a      	str	r2, [r3, #20]
		reading[0] = (int16_t) mpu9250->WriteWord(
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	21c3      	movs	r1, #195	; 0xc3
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7ff fa6e 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 80034a8:	4603      	mov	r3, r0
 80034aa:	b21b      	sxth	r3, r3
		READ_FLAG | MPUREG_GYRO_XOUT_H, 0x0000) * 1000.0f
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7fd fbf5 	bl	8000c9c <__aeabi_i2f>
 80034b2:	4603      	mov	r3, r0
 80034b4:	49b3      	ldr	r1, [pc, #716]	; (8003784 <_ZNK8Odometry7GetBiasEPfS0_+0x338>)
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fd fc44 	bl	8000d44 <__aeabi_fmul>
 80034bc:	4603      	mov	r3, r0
				/ GyroSensitivityScaleFactor;
 80034be:	49b2      	ldr	r1, [pc, #712]	; (8003788 <_ZNK8Odometry7GetBiasEPfS0_+0x33c>)
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fd fcf3 	bl	8000eac <__aeabi_fdiv>
 80034c6:	4603      	mov	r3, r0
		reading[0] = (int16_t) mpu9250->WriteWord(
 80034c8:	617b      	str	r3, [r7, #20]
		reading[1] = (int16_t) mpu9250->WriteWord(
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	21c5      	movs	r1, #197	; 0xc5
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7ff fa56 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 80034d8:	4603      	mov	r3, r0
 80034da:	b21b      	sxth	r3, r3
		READ_FLAG | MPUREG_GYRO_YOUT_H, 0x0000) * 1000.0f
 80034dc:	4618      	mov	r0, r3
 80034de:	f7fd fbdd 	bl	8000c9c <__aeabi_i2f>
 80034e2:	4603      	mov	r3, r0
 80034e4:	49a7      	ldr	r1, [pc, #668]	; (8003784 <_ZNK8Odometry7GetBiasEPfS0_+0x338>)
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7fd fc2c 	bl	8000d44 <__aeabi_fmul>
 80034ec:	4603      	mov	r3, r0
				/ GyroSensitivityScaleFactor;
 80034ee:	49a6      	ldr	r1, [pc, #664]	; (8003788 <_ZNK8Odometry7GetBiasEPfS0_+0x33c>)
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7fd fcdb 	bl	8000eac <__aeabi_fdiv>
 80034f6:	4603      	mov	r3, r0
		reading[1] = (int16_t) mpu9250->WriteWord(
 80034f8:	61bb      	str	r3, [r7, #24]
		reading[2] = (int16_t) mpu9250->WriteWord(
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	21c7      	movs	r1, #199	; 0xc7
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff fa3e 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 8003508:	4603      	mov	r3, r0
 800350a:	b21b      	sxth	r3, r3
		READ_FLAG | MPUREG_GYRO_ZOUT_H, 0x0000) * 1000.0f
 800350c:	4618      	mov	r0, r3
 800350e:	f7fd fbc5 	bl	8000c9c <__aeabi_i2f>
 8003512:	4603      	mov	r3, r0
 8003514:	499b      	ldr	r1, [pc, #620]	; (8003784 <_ZNK8Odometry7GetBiasEPfS0_+0x338>)
 8003516:	4618      	mov	r0, r3
 8003518:	f7fd fc14 	bl	8000d44 <__aeabi_fmul>
 800351c:	4603      	mov	r3, r0
				/ GyroSensitivityScaleFactor;
 800351e:	499a      	ldr	r1, [pc, #616]	; (8003788 <_ZNK8Odometry7GetBiasEPfS0_+0x33c>)
 8003520:	4618      	mov	r0, r3
 8003522:	f7fd fcc3 	bl	8000eac <__aeabi_fdiv>
 8003526:	4603      	mov	r3, r0
		reading[2] = (int16_t) mpu9250->WriteWord(
 8003528:	61fb      	str	r3, [r7, #28]
		reading[3] = (int16_t) mpu9250->WriteWord(
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	21bb      	movs	r1, #187	; 0xbb
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff fa26 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 8003538:	4603      	mov	r3, r0
 800353a:	b21b      	sxth	r3, r3
		READ_FLAG | MPUREG_ACCEL_XOUT_H, 0x0000) * 1000.0f
 800353c:	4618      	mov	r0, r3
 800353e:	f7fd fbad 	bl	8000c9c <__aeabi_i2f>
 8003542:	4603      	mov	r3, r0
 8003544:	498f      	ldr	r1, [pc, #572]	; (8003784 <_ZNK8Odometry7GetBiasEPfS0_+0x338>)
 8003546:	4618      	mov	r0, r3
 8003548:	f7fd fbfc 	bl	8000d44 <__aeabi_fmul>
 800354c:	4603      	mov	r3, r0
				/ AccSensitivityScaleFactor;
 800354e:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 8003552:	4618      	mov	r0, r3
 8003554:	f7fd fcaa 	bl	8000eac <__aeabi_fdiv>
 8003558:	4603      	mov	r3, r0
		reading[3] = (int16_t) mpu9250->WriteWord(
 800355a:	623b      	str	r3, [r7, #32]
		reading[4] = (int16_t) mpu9250->WriteWord(
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	21bd      	movs	r1, #189	; 0xbd
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff fa0d 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 800356a:	4603      	mov	r3, r0
 800356c:	b21b      	sxth	r3, r3
		READ_FLAG | MPUREG_ACCEL_YOUT_H, 0x0000) * 1000.0f
 800356e:	4618      	mov	r0, r3
 8003570:	f7fd fb94 	bl	8000c9c <__aeabi_i2f>
 8003574:	4603      	mov	r3, r0
 8003576:	4983      	ldr	r1, [pc, #524]	; (8003784 <_ZNK8Odometry7GetBiasEPfS0_+0x338>)
 8003578:	4618      	mov	r0, r3
 800357a:	f7fd fbe3 	bl	8000d44 <__aeabi_fmul>
 800357e:	4603      	mov	r3, r0
				/ AccSensitivityScaleFactor;
 8003580:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 8003584:	4618      	mov	r0, r3
 8003586:	f7fd fc91 	bl	8000eac <__aeabi_fdiv>
 800358a:	4603      	mov	r3, r0
		reading[4] = (int16_t) mpu9250->WriteWord(
 800358c:	627b      	str	r3, [r7, #36]	; 0x24
		reading[5] = (int16_t) mpu9250->WriteWord(
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	21bf      	movs	r1, #191	; 0xbf
 8003596:	4618      	mov	r0, r3
 8003598:	f7ff f9f4 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 800359c:	4603      	mov	r3, r0
 800359e:	b21b      	sxth	r3, r3
		READ_FLAG | MPUREG_ACCEL_ZOUT_H, 0x0000) * 1000.0f
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7fd fb7b 	bl	8000c9c <__aeabi_i2f>
 80035a6:	4603      	mov	r3, r0
 80035a8:	4976      	ldr	r1, [pc, #472]	; (8003784 <_ZNK8Odometry7GetBiasEPfS0_+0x338>)
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7fd fbca 	bl	8000d44 <__aeabi_fmul>
 80035b0:	4603      	mov	r3, r0
				/ AccSensitivityScaleFactor;
 80035b2:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7fd fc78 	bl	8000eac <__aeabi_fdiv>
 80035bc:	4603      	mov	r3, r0
		reading[5] = (int16_t) mpu9250->WriteWord(
 80035be:	62bb      	str	r3, [r7, #40]	; 0x28
		for (int j = 0; j < 6; j++) {
 80035c0:	2300      	movs	r3, #0
 80035c2:	663b      	str	r3, [r7, #96]	; 0x60
 80035c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035c6:	2b05      	cmp	r3, #5
 80035c8:	dc45      	bgt.n	8003656 <_ZNK8Odometry7GetBiasEPfS0_+0x20a>
			_avg[j] += reading[j];
 80035ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80035d2:	4413      	add	r3, r2
 80035d4:	f853 2c24 	ldr.w	r2, [r3, #-36]
 80035d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80035e0:	440b      	add	r3, r1
 80035e2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80035e6:	4619      	mov	r1, r3
 80035e8:	4610      	mov	r0, r2
 80035ea:	f7fd faa3 	bl	8000b34 <__addsf3>
 80035ee:	4603      	mov	r3, r0
 80035f0:	461a      	mov	r2, r3
 80035f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80035fa:	440b      	add	r3, r1
 80035fc:	f843 2c24 	str.w	r2, [r3, #-36]
			_stdev[j] += reading[j] * reading[j];
 8003600:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003608:	4413      	add	r3, r2
 800360a:	f853 4c3c 	ldr.w	r4, [r3, #-60]
 800360e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003616:	4413      	add	r3, r2
 8003618:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800361c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003624:	440b      	add	r3, r1
 8003626:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800362a:	4619      	mov	r1, r3
 800362c:	4610      	mov	r0, r2
 800362e:	f7fd fb89 	bl	8000d44 <__aeabi_fmul>
 8003632:	4603      	mov	r3, r0
 8003634:	4619      	mov	r1, r3
 8003636:	4620      	mov	r0, r4
 8003638:	f7fd fa7c 	bl	8000b34 <__addsf3>
 800363c:	4603      	mov	r3, r0
 800363e:	461a      	mov	r2, r3
 8003640:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003648:	440b      	add	r3, r1
 800364a:	f843 2c3c 	str.w	r2, [r3, #-60]
		for (int j = 0; j < 6; j++) {
 800364e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003650:	3301      	adds	r3, #1
 8003652:	663b      	str	r3, [r7, #96]	; 0x60
 8003654:	e7b6      	b.n	80035c4 <_ZNK8Odometry7GetBiasEPfS0_+0x178>
		}
		//Timer::sleep(5);
		HAL_Delay(4); // 5->1
 8003656:	2004      	movs	r0, #4
 8003658:	f7fd ff40 	bl	80014dc <HAL_Delay>
	for (int i = 0; i < NumOfTrial; i++) {
 800365c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800365e:	3301      	adds	r3, #1
 8003660:	667b      	str	r3, [r7, #100]	; 0x64
 8003662:	e70d      	b.n	8003480 <_ZNK8Odometry7GetBiasEPfS0_+0x34>
	}

	for (int k = 0; k < 6; k++) {
 8003664:	2300      	movs	r3, #0
 8003666:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003668:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800366a:	2b05      	cmp	r3, #5
 800366c:	f300 8085 	bgt.w	800377a <_ZNK8Odometry7GetBiasEPfS0_+0x32e>
		_avg[k] /= NumOfTrial;
 8003670:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003678:	4413      	add	r3, r2
 800367a:	f853 3c24 	ldr.w	r3, [r3, #-36]
 800367e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8003682:	4618      	mov	r0, r3
 8003684:	f7fd fc12 	bl	8000eac <__aeabi_fdiv>
 8003688:	4603      	mov	r3, r0
 800368a:	461a      	mov	r2, r3
 800368c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003694:	440b      	add	r3, r1
 8003696:	f843 2c24 	str.w	r2, [r3, #-36]

		_stdev[k] -= NumOfTrial * _avg[k] * _avg[k];
 800369a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80036a2:	4413      	add	r3, r2
 80036a4:	f853 4c3c 	ldr.w	r4, [r3, #-60]
 80036a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80036b0:	4413      	add	r3, r2
 80036b2:	f853 3c24 	ldr.w	r3, [r3, #-36]
 80036b6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fd fb42 	bl	8000d44 <__aeabi_fmul>
 80036c0:	4603      	mov	r3, r0
 80036c2:	461a      	mov	r2, r3
 80036c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80036cc:	440b      	add	r3, r1
 80036ce:	f853 3c24 	ldr.w	r3, [r3, #-36]
 80036d2:	4619      	mov	r1, r3
 80036d4:	4610      	mov	r0, r2
 80036d6:	f7fd fb35 	bl	8000d44 <__aeabi_fmul>
 80036da:	4603      	mov	r3, r0
 80036dc:	4619      	mov	r1, r3
 80036de:	4620      	mov	r0, r4
 80036e0:	f7fd fa26 	bl	8000b30 <__aeabi_fsub>
 80036e4:	4603      	mov	r3, r0
 80036e6:	461a      	mov	r2, r3
 80036e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80036f0:	440b      	add	r3, r1
 80036f2:	f843 2c3c 	str.w	r2, [r3, #-60]
		_stdev[k] /= NumOfTrial - 1;
 80036f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80036fe:	4413      	add	r3, r2
 8003700:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003704:	4921      	ldr	r1, [pc, #132]	; (800378c <_ZNK8Odometry7GetBiasEPfS0_+0x340>)
 8003706:	4618      	mov	r0, r3
 8003708:	f7fd fbd0 	bl	8000eac <__aeabi_fdiv>
 800370c:	4603      	mov	r3, r0
 800370e:	461a      	mov	r2, r3
 8003710:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003718:	440b      	add	r3, r1
 800371a:	f843 2c3c 	str.w	r2, [r3, #-60]
		_stdev[k] = sqrtf(_stdev[k]);
 800371e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003726:	4413      	add	r3, r2
 8003728:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800372c:	4618      	mov	r0, r3
 800372e:	f001 fb27 	bl	8004d80 <sqrtf>
 8003732:	4602      	mov	r2, r0
 8003734:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800373c:	440b      	add	r3, r1
 800373e:	f843 2c3c 	str.w	r2, [r3, #-60]

		avg[k] = _avg[k];
 8003742:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	441a      	add	r2, r3
 800374a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003752:	440b      	add	r3, r1
 8003754:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8003758:	6013      	str	r3, [r2, #0]
		stdev[k] = _stdev[k];
 800375a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	441a      	add	r2, r3
 8003762:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800376a:	440b      	add	r3, r1
 800376c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003770:	6013      	str	r3, [r2, #0]
	for (int k = 0; k < 6; k++) {
 8003772:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003774:	3301      	adds	r3, #1
 8003776:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003778:	e776      	b.n	8003668 <_ZNK8Odometry7GetBiasEPfS0_+0x21c>
	}
}
 800377a:	bf00      	nop
 800377c:	376c      	adds	r7, #108	; 0x6c
 800377e:	46bd      	mov	sp, r7
 8003780:	bd90      	pop	{r4, r7, pc}
 8003782:	bf00      	nop
 8003784:	447a0000 	.word	0x447a0000
 8003788:	42033333 	.word	0x42033333
 800378c:	437f0000 	.word	0x437f0000

08003790 <_ZN8Odometry8InitGyroEv>:

bool Odometry::InitGyro(void) {
 8003790:	b5b0      	push	{r4, r5, r7, lr}
 8003792:	b090      	sub	sp, #64	; 0x40
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
	uint8_t whoami = mpu9250->WriteByte(READ_FLAG | MPUREG_WHOAMI, 0x00);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	21f5      	movs	r1, #245	; 0xf5
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7ff f8cd 	bl	8002940 <_ZNK7MPU92509WriteByteEhh>
 80037a6:	4603      	mov	r3, r0
 80037a8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

	if (whoami != 0x71) {
 80037ac:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80037b0:	2b71      	cmp	r3, #113	; 0x71
 80037b2:	d007      	beq.n	80037c4 <_ZN8Odometry8InitGyroEv+0x34>
		delete mpu9250;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	2110      	movs	r1, #16
 80037ba:	4618      	mov	r0, r3
 80037bc:	f001 fa09 	bl	8004bd2 <_ZdlPvj>
		return false;
 80037c0:	2300      	movs	r3, #0
 80037c2:	e0ab      	b.n	800391c <_ZN8Odometry8InitGyroEv+0x18c>
	}

	// get stable time source
	mpu9250->WriteByte(MPUREG_PWR_MGMT_1, 0x03); // Set clock source to be PLL with z-axis gyroscope reference, bits 2:0 = 011
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	2203      	movs	r2, #3
 80037ca:	216b      	movs	r1, #107	; 0x6b
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff f8b7 	bl	8002940 <_ZNK7MPU92509WriteByteEhh>
	// Configure Gyro and Accelerometer
	// Disable FSYNC and set accelerometer and gyro bandwidth to 4000 and 250 Hz, respectively;
	// DLPF_CFG = bits 2:0 = 000; this sets the sample rate at 8 kHz for both
	// Maximum delay is 0.97 ms which is just over a 1 kHz maximum rate
	//mpu9250->WriteByte(MPUREG_CONFIG, 0x00);
	mpu9250->WriteByte(MPUREG_CONFIG, 0x03);	//1khz
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	2203      	movs	r2, #3
 80037d8:	211a      	movs	r1, #26
 80037da:	4618      	mov	r0, r3
 80037dc:	f7ff f8b0 	bl	8002940 <_ZNK7MPU92509WriteByteEhh>

	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	//mpu9250->WriteByte(MPUREG_SMPLRT_DIV, 0x07);  // Use a 1 kHz rate; the same rate set in CONFIG above
	//mpu9250->WriteByte(MPUREG_SMPLRT_DIV, 0x04);  // Use a 200 Hz rate; the same rate set in CONFIG above
	mpu9250->WriteByte(MPUREG_SMPLRT_DIV, 0x00); //1khz
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	2119      	movs	r1, #25
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7ff f8a9 	bl	8002940 <_ZNK7MPU92509WriteByteEhh>

	mpu9250->WriteByte(MPUREG_GYRO_CONFIG, BITS_FS_1000DPS);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	2210      	movs	r2, #16
 80037f4:	211b      	movs	r1, #27
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff f8a2 	bl	8002940 <_ZNK7MPU92509WriteByteEhh>
	mpu9250->WriteByte(MPUREG_ACCEL_CONFIG, 0b11000);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	2218      	movs	r2, #24
 8003802:	211c      	movs	r1, #28
 8003804:	4618      	mov	r0, r3
 8003806:	f7ff f89b 	bl	8002940 <_ZNK7MPU92509WriteByteEhh>

	//Timer::sleep(100);
	HAL_Delay(100);
 800380a:	2064      	movs	r0, #100	; 0x64
 800380c:	f7fd fe66 	bl	80014dc <HAL_Delay>

	float avg[6] = { };
 8003810:	f107 0320 	add.w	r3, r7, #32
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	605a      	str	r2, [r3, #4]
 800381a:	609a      	str	r2, [r3, #8]
 800381c:	60da      	str	r2, [r3, #12]
 800381e:	611a      	str	r2, [r3, #16]
 8003820:	615a      	str	r2, [r3, #20]
	float stdev[6] = { 1000.0, 1000.0, 1000.0, 1000.0, 1000.0, 1000.0 };
 8003822:	4b40      	ldr	r3, [pc, #256]	; (8003924 <_ZN8Odometry8InitGyroEv+0x194>)
 8003824:	f107 0408 	add.w	r4, r7, #8
 8003828:	461d      	mov	r5, r3
 800382a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800382c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800382e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003832:	e884 0003 	stmia.w	r4, {r0, r1}

	for (int i = 0; i < 10; i++) {
 8003836:	2300      	movs	r3, #0
 8003838:	63fb      	str	r3, [r7, #60]	; 0x3c
 800383a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800383c:	2b09      	cmp	r3, #9
 800383e:	dc6c      	bgt.n	800391a <_ZN8Odometry8InitGyroEv+0x18a>
		this->GetBias(avg, stdev);
 8003840:	f107 0208 	add.w	r2, r7, #8
 8003844:	f107 0320 	add.w	r3, r7, #32
 8003848:	4619      	mov	r1, r3
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f7ff fdfe 	bl	800344c <_ZNK8Odometry7GetBiasEPfS0_>

		if (stdev[0] < 700 && stdev[1] < 700 && stdev[2] < 700 && stdev[3] < 700
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	4935      	ldr	r1, [pc, #212]	; (8003928 <_ZN8Odometry8InitGyroEv+0x198>)
 8003854:	4618      	mov	r0, r3
 8003856:	f7fd fc13 	bl	8001080 <__aeabi_fcmplt>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d058      	beq.n	8003912 <_ZN8Odometry8InitGyroEv+0x182>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4931      	ldr	r1, [pc, #196]	; (8003928 <_ZN8Odometry8InitGyroEv+0x198>)
 8003864:	4618      	mov	r0, r3
 8003866:	f7fd fc0b 	bl	8001080 <__aeabi_fcmplt>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d050      	beq.n	8003912 <_ZN8Odometry8InitGyroEv+0x182>
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	492d      	ldr	r1, [pc, #180]	; (8003928 <_ZN8Odometry8InitGyroEv+0x198>)
 8003874:	4618      	mov	r0, r3
 8003876:	f7fd fc03 	bl	8001080 <__aeabi_fcmplt>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d048      	beq.n	8003912 <_ZN8Odometry8InitGyroEv+0x182>
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	4929      	ldr	r1, [pc, #164]	; (8003928 <_ZN8Odometry8InitGyroEv+0x198>)
 8003884:	4618      	mov	r0, r3
 8003886:	f7fd fbfb 	bl	8001080 <__aeabi_fcmplt>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d040      	beq.n	8003912 <_ZN8Odometry8InitGyroEv+0x182>
				&& stdev[4] < 700 && stdev[5] < 700) {
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	4925      	ldr	r1, [pc, #148]	; (8003928 <_ZN8Odometry8InitGyroEv+0x198>)
 8003894:	4618      	mov	r0, r3
 8003896:	f7fd fbf3 	bl	8001080 <__aeabi_fcmplt>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d038      	beq.n	8003912 <_ZN8Odometry8InitGyroEv+0x182>
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	4921      	ldr	r1, [pc, #132]	; (8003928 <_ZN8Odometry8InitGyroEv+0x198>)
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7fd fbeb 	bl	8001080 <__aeabi_fcmplt>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d030      	beq.n	8003912 <_ZN8Odometry8InitGyroEv+0x182>
			movavg[0] = (int32_t) avg[0];
 80038b0:	6a3b      	ldr	r3, [r7, #32]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7fd fc22 	bl	80010fc <__aeabi_f2iz>
 80038b8:	4602      	mov	r2, r0
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	611a      	str	r2, [r3, #16]
			movavg[1] = (int32_t) avg[1];
 80038be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7fd fc1b 	bl	80010fc <__aeabi_f2iz>
 80038c6:	4602      	mov	r2, r0
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	615a      	str	r2, [r3, #20]
			movavg[2] = (int32_t) avg[2];
 80038cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7fd fc14 	bl	80010fc <__aeabi_f2iz>
 80038d4:	4602      	mov	r2, r0
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	619a      	str	r2, [r3, #24]
			movavg[3] = (int32_t) avg[3];
 80038da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fd fc0d 	bl	80010fc <__aeabi_f2iz>
 80038e2:	4602      	mov	r2, r0
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	61da      	str	r2, [r3, #28]
			movavg[4] = (int32_t) avg[4];
 80038e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fd fc06 	bl	80010fc <__aeabi_f2iz>
 80038f0:	4602      	mov	r2, r0
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	621a      	str	r2, [r3, #32]
			movavg[5] = (int32_t) avg[5];
 80038f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fd fbff 	bl	80010fc <__aeabi_f2iz>
 80038fe:	4602      	mov	r2, r0
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	625a      	str	r2, [r3, #36]	; 0x24

			MDGF.begin(this->SamplingFrequency);
 8003904:	f04f 4188 	mov.w	r1, #1140850688	; 0x44000000
 8003908:	4808      	ldr	r0, [pc, #32]	; (800392c <_ZN8Odometry8InitGyroEv+0x19c>)
 800390a:	f7ff fd51 	bl	80033b0 <_ZN8Madgwick5beginEf>

			return true;
 800390e:	2301      	movs	r3, #1
 8003910:	e004      	b.n	800391c <_ZN8Odometry8InitGyroEv+0x18c>
	for (int i = 0; i < 10; i++) {
 8003912:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003914:	3301      	adds	r3, #1
 8003916:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003918:	e78f      	b.n	800383a <_ZN8Odometry8InitGyroEv+0xaa>
		}
	}

	// gyro unit is not in desirable state (not stabilized)
	return false;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3740      	adds	r7, #64	; 0x40
 8003920:	46bd      	mov	sp, r7
 8003922:	bdb0      	pop	{r4, r5, r7, pc}
 8003924:	08009500 	.word	0x08009500
 8003928:	442f0000 	.word	0x442f0000
 800392c:	200009dc 	.word	0x200009dc

08003930 <_ZN8Odometry11ReadEncoderEv>:

void Odometry::ReadEncoder(void) {
 8003930:	b590      	push	{r4, r7, lr}
 8003932:	b087      	sub	sp, #28
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
	volatile int16_t _p1 = static_cast<int16_t>(TIM3->CNT);
 8003938:	4b3b      	ldr	r3, [pc, #236]	; (8003a28 <_ZN8Odometry11ReadEncoderEv+0xf8>)
 800393a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393c:	b21b      	sxth	r3, r3
 800393e:	817b      	strh	r3, [r7, #10]
	TIM3->CNT = 0;
 8003940:	4b39      	ldr	r3, [pc, #228]	; (8003a28 <_ZN8Odometry11ReadEncoderEv+0xf8>)
 8003942:	2200      	movs	r2, #0
 8003944:	625a      	str	r2, [r3, #36]	; 0x24

	volatile int16_t _p2 = (-1)*static_cast<int16_t>(TIM4->CNT);
 8003946:	4b39      	ldr	r3, [pc, #228]	; (8003a2c <_ZN8Odometry11ReadEncoderEv+0xfc>)
 8003948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394a:	b29b      	uxth	r3, r3
 800394c:	425b      	negs	r3, r3
 800394e:	b29b      	uxth	r3, r3
 8003950:	b21b      	sxth	r3, r3
 8003952:	813b      	strh	r3, [r7, #8]
	TIM4->CNT = 0;
 8003954:	4b35      	ldr	r3, [pc, #212]	; (8003a2c <_ZN8Odometry11ReadEncoderEv+0xfc>)
 8003956:	2200      	movs	r2, #0
 8003958:	625a      	str	r2, [r3, #36]	; 0x24

	// just a simple rotation matrix
	// translate encoder rates to velocity on x-y plane
	float _yaw = yaw; //- ((float) M_PI / 4.0f); //
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	617b      	str	r3, [r7, #20]
	float _cos = cosf(_yaw);
 8003960:	6978      	ldr	r0, [r7, #20]
 8003962:	f001 f953 	bl	8004c0c <cosf>
 8003966:	6138      	str	r0, [r7, #16]
	float _sin = sinf(_yaw);
 8003968:	6978      	ldr	r0, [r7, #20]
 800396a:	f001 f983 	bl	8004c74 <sinf>
 800396e:	60f8      	str	r0, [r7, #12]

	x += ((_p1 * _cos) - (_p2 * _sin)) * MPerPulse;
 8003970:	897b      	ldrh	r3, [r7, #10]
 8003972:	b21b      	sxth	r3, r3
 8003974:	4618      	mov	r0, r3
 8003976:	f7fd f991 	bl	8000c9c <__aeabi_i2f>
 800397a:	4603      	mov	r3, r0
 800397c:	6939      	ldr	r1, [r7, #16]
 800397e:	4618      	mov	r0, r3
 8003980:	f7fd f9e0 	bl	8000d44 <__aeabi_fmul>
 8003984:	4603      	mov	r3, r0
 8003986:	461c      	mov	r4, r3
 8003988:	893b      	ldrh	r3, [r7, #8]
 800398a:	b21b      	sxth	r3, r3
 800398c:	4618      	mov	r0, r3
 800398e:	f7fd f985 	bl	8000c9c <__aeabi_i2f>
 8003992:	4603      	mov	r3, r0
 8003994:	68f9      	ldr	r1, [r7, #12]
 8003996:	4618      	mov	r0, r3
 8003998:	f7fd f9d4 	bl	8000d44 <__aeabi_fmul>
 800399c:	4603      	mov	r3, r0
 800399e:	4619      	mov	r1, r3
 80039a0:	4620      	mov	r0, r4
 80039a2:	f7fd f8c5 	bl	8000b30 <__aeabi_fsub>
 80039a6:	4603      	mov	r3, r0
 80039a8:	4921      	ldr	r1, [pc, #132]	; (8003a30 <_ZN8Odometry11ReadEncoderEv+0x100>)
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fd f9ca 	bl	8000d44 <__aeabi_fmul>
 80039b0:	4603      	mov	r3, r0
 80039b2:	461a      	mov	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4619      	mov	r1, r3
 80039ba:	4610      	mov	r0, r2
 80039bc:	f7fd f8ba 	bl	8000b34 <__addsf3>
 80039c0:	4603      	mov	r3, r0
 80039c2:	461a      	mov	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	601a      	str	r2, [r3, #0]
	y += ((_p1 * _sin) + (_p2 * _cos)) * MPerPulse;
 80039c8:	897b      	ldrh	r3, [r7, #10]
 80039ca:	b21b      	sxth	r3, r3
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fd f965 	bl	8000c9c <__aeabi_i2f>
 80039d2:	4603      	mov	r3, r0
 80039d4:	68f9      	ldr	r1, [r7, #12]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fd f9b4 	bl	8000d44 <__aeabi_fmul>
 80039dc:	4603      	mov	r3, r0
 80039de:	461c      	mov	r4, r3
 80039e0:	893b      	ldrh	r3, [r7, #8]
 80039e2:	b21b      	sxth	r3, r3
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7fd f959 	bl	8000c9c <__aeabi_i2f>
 80039ea:	4603      	mov	r3, r0
 80039ec:	6939      	ldr	r1, [r7, #16]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fd f9a8 	bl	8000d44 <__aeabi_fmul>
 80039f4:	4603      	mov	r3, r0
 80039f6:	4619      	mov	r1, r3
 80039f8:	4620      	mov	r0, r4
 80039fa:	f7fd f89b 	bl	8000b34 <__addsf3>
 80039fe:	4603      	mov	r3, r0
 8003a00:	490b      	ldr	r1, [pc, #44]	; (8003a30 <_ZN8Odometry11ReadEncoderEv+0x100>)
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7fd f99e 	bl	8000d44 <__aeabi_fmul>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	4619      	mov	r1, r3
 8003a12:	4610      	mov	r0, r2
 8003a14:	f7fd f88e 	bl	8000b34 <__addsf3>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	605a      	str	r2, [r3, #4]
}
 8003a20:	bf00      	nop
 8003a22:	371c      	adds	r7, #28
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd90      	pop	{r4, r7, pc}
 8003a28:	40000400 	.word	0x40000400
 8003a2c:	40000800 	.word	0x40000800
 8003a30:	39d12e7e 	.word	0x39d12e7e

08003a34 <_ZN8Odometry11ReadAccGyroEv>:

void Odometry::ReadAccGyro(void) {
 8003a34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a38:	b091      	sub	sp, #68	; 0x44
 8003a3a:	af04      	add	r7, sp, #16
 8003a3c:	6078      	str	r0, [r7, #4]
//		static uint16_t dt=0;

	int raw[6];
	float data[3];

	raw[0] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_XOUT_H,
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	21c3      	movs	r1, #195	; 0xc3
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7fe ff9c 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	b21b      	sxth	r3, r3
 8003a50:	461a      	mov	r2, r3
			0x0000)) * 1000 / GyroSensitivityScaleFactor) + 0.5f;
 8003a52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a56:	fb03 f302 	mul.w	r3, r3, r2
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f7fd f91e 	bl	8000c9c <__aeabi_i2f>
 8003a60:	4603      	mov	r3, r0
 8003a62:	49a9      	ldr	r1, [pc, #676]	; (8003d08 <_ZN8Odometry11ReadAccGyroEv+0x2d4>)
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7fd fa21 	bl	8000eac <__aeabi_fdiv>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7fd f85f 	bl	8000b34 <__addsf3>
 8003a76:	4603      	mov	r3, r0
	raw[0] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_XOUT_H,
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7fd fb3f 	bl	80010fc <__aeabi_f2iz>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	617b      	str	r3, [r7, #20]
	raw[1] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_YOUT_H,
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	21c5      	movs	r1, #197	; 0xc5
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe ff7a 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 8003a90:	4603      	mov	r3, r0
 8003a92:	b21b      	sxth	r3, r3
 8003a94:	461a      	mov	r2, r3
			0x0000)) * 1000 / GyroSensitivityScaleFactor) + 0.5f;
 8003a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a9a:	fb03 f302 	mul.w	r3, r3, r2
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd f8fc 	bl	8000c9c <__aeabi_i2f>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	4998      	ldr	r1, [pc, #608]	; (8003d08 <_ZN8Odometry11ReadAccGyroEv+0x2d4>)
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fd f9ff 	bl	8000eac <__aeabi_fdiv>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7fd f83d 	bl	8000b34 <__addsf3>
 8003aba:	4603      	mov	r3, r0
	raw[1] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_YOUT_H,
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fd fb1d 	bl	80010fc <__aeabi_f2iz>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	61bb      	str	r3, [r7, #24]
	raw[2] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_ZOUT_H,
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	21c7      	movs	r1, #199	; 0xc7
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fe ff58 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	b21b      	sxth	r3, r3
 8003ad8:	461a      	mov	r2, r3
			0x0000)) * 1000 / GyroSensitivityScaleFactor) + 0.5f;
 8003ada:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ade:	fb03 f302 	mul.w	r3, r3, r2
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fd f8da 	bl	8000c9c <__aeabi_i2f>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	4987      	ldr	r1, [pc, #540]	; (8003d08 <_ZN8Odometry11ReadAccGyroEv+0x2d4>)
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7fd f9dd 	bl	8000eac <__aeabi_fdiv>
 8003af2:	4603      	mov	r3, r0
 8003af4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fd f81b 	bl	8000b34 <__addsf3>
 8003afe:	4603      	mov	r3, r0
	raw[2] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_ZOUT_H,
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7fd fafb 	bl	80010fc <__aeabi_f2iz>
 8003b06:	4603      	mov	r3, r0
 8003b08:	61fb      	str	r3, [r7, #28]
	raw[3] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_XOUT_H,
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	21bb      	movs	r1, #187	; 0xbb
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fe ff36 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	b21b      	sxth	r3, r3
			0x0000))  / AccSensitivityScaleFactor) + 0.5f;
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	da01      	bge.n	8003b24 <_ZN8Odometry11ReadAccGyroEv+0xf0>
 8003b20:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8003b24:	12db      	asrs	r3, r3, #11
 8003b26:	b21b      	sxth	r3, r3
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7fd f8b7 	bl	8000c9c <__aeabi_i2f>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7fc fffd 	bl	8000b34 <__addsf3>
 8003b3a:	4603      	mov	r3, r0
	raw[3] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_XOUT_H,
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fd fadd 	bl	80010fc <__aeabi_f2iz>
 8003b42:	4603      	mov	r3, r0
 8003b44:	623b      	str	r3, [r7, #32]
	raw[4] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_YOUT_H,
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	21bd      	movs	r1, #189	; 0xbd
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fe ff18 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 8003b54:	4603      	mov	r3, r0
 8003b56:	b21b      	sxth	r3, r3
			0x0000))  / AccSensitivityScaleFactor) + 0.5f;
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	da01      	bge.n	8003b60 <_ZN8Odometry11ReadAccGyroEv+0x12c>
 8003b5c:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8003b60:	12db      	asrs	r3, r3, #11
 8003b62:	b21b      	sxth	r3, r3
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7fd f899 	bl	8000c9c <__aeabi_i2f>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fc ffdf 	bl	8000b34 <__addsf3>
 8003b76:	4603      	mov	r3, r0
	raw[4] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_YOUT_H,
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7fd fabf 	bl	80010fc <__aeabi_f2iz>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	627b      	str	r3, [r7, #36]	; 0x24
	raw[5] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_ZOUT_H,
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	21bf      	movs	r1, #191	; 0xbf
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7fe fefa 	bl	8002984 <_ZNK7MPU92509WriteWordEht>
 8003b90:	4603      	mov	r3, r0
 8003b92:	b21b      	sxth	r3, r3
			0x0000))  / AccSensitivityScaleFactor) + 0.5f;
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	da01      	bge.n	8003b9c <_ZN8Odometry11ReadAccGyroEv+0x168>
 8003b98:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8003b9c:	12db      	asrs	r3, r3, #11
 8003b9e:	b21b      	sxth	r3, r3
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7fd f87b 	bl	8000c9c <__aeabi_i2f>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7fc ffc1 	bl	8000b34 <__addsf3>
 8003bb2:	4603      	mov	r3, r0
	raw[5] = (((int16_t) mpu9250->WriteWord(READ_FLAG | MPUREG_ACCEL_ZOUT_H,
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7fd faa1 	bl	80010fc <__aeabi_f2iz>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	62bb      	str	r3, [r7, #40]	; 0x28
//	int dy_raw_mdps = (((int16_t) mpu9250->WriteWord(
//	READ_FLAG | MPUREG_GYRO_ZOUT_H, 0x0000)) * 1000 / SensitivityScaleFactor)
//			+ 0.5f;
	//temp = mpu9250->WriteWord(READ_FLAG | MPUREG_TEMP_OUT_H, 0x0000);

	for (int i = 0; i < 3; i++) {
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	dc77      	bgt.n	8003cb8 <_ZN8Odometry11ReadAccGyroEv+0x284>
		biased[i] = raw[i] - movavg[i];
 8003bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003bd0:	4413      	add	r3, r2
 8003bd2:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003bda:	3104      	adds	r1, #4
 8003bdc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003be0:	1ad1      	subs	r1, r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003be6:	320a      	adds	r2, #10
 8003be8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		if (biased[i] < -ang_movband || ang_movband < biased[i]) {
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bf0:	320a      	adds	r2, #10
 8003bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bf6:	f113 0ffa 	cmn.w	r3, #250	; 0xfa
 8003bfa:	db06      	blt.n	8003c0a <_ZN8Odometry11ReadAccGyroEv+0x1d6>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c00:	320a      	adds	r2, #10
 8003c02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c06:	2bfa      	cmp	r3, #250	; 0xfa
 8003c08:	dd16      	ble.n	8003c38 <_ZN8Odometry11ReadAccGyroEv+0x204>
//			yaw -= (2.0f * (float) M_PI);
//		} else if (yaw < -(float) M_PI) {
//			yaw += (2.0f * (float) M_PI);
//		}

			data[i] = biased[i] / 1000.0f;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c0e:	320a      	adds	r2, #10
 8003c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7fd f841 	bl	8000c9c <__aeabi_i2f>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	493b      	ldr	r1, [pc, #236]	; (8003d0c <_ZN8Odometry11ReadAccGyroEv+0x2d8>)
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fd f944 	bl	8000eac <__aeabi_fdiv>
 8003c24:	4603      	mov	r3, r0
 8003c26:	461a      	mov	r2, r3
 8003c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8003c30:	440b      	add	r3, r1
 8003c32:	f843 2c28 	str.w	r2, [r3, #-40]
 8003c36:	e03b      	b.n	8003cb0 <_ZN8Odometry11ReadAccGyroEv+0x27c>
		} else {
			data[i] = 0.0f;
 8003c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003c40:	4413      	add	r3, r2
 8003c42:	f04f 0200 	mov.w	r2, #0
 8003c46:	f843 2c28 	str.w	r2, [r3, #-40]
			movavg[i] = (int) ((((float) movavg[i] * (1 - ang_w))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c4e:	3204      	adds	r2, #4
 8003c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c54:	4618      	mov	r0, r3
 8003c56:	f7fd f821 	bl	8000c9c <__aeabi_i2f>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	492c      	ldr	r1, [pc, #176]	; (8003d10 <_ZN8Odometry11ReadAccGyroEv+0x2dc>)
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7fd f870 	bl	8000d44 <__aeabi_fmul>
 8003c64:	4603      	mov	r3, r0
 8003c66:	461c      	mov	r4, r3
					+ ((float) raw[i] * ang_w)) + 0.5f);
 8003c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003c70:	4413      	add	r3, r2
 8003c72:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7fd f810 	bl	8000c9c <__aeabi_i2f>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	4925      	ldr	r1, [pc, #148]	; (8003d14 <_ZN8Odometry11ReadAccGyroEv+0x2e0>)
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7fd f85f 	bl	8000d44 <__aeabi_fmul>
 8003c86:	4603      	mov	r3, r0
 8003c88:	4619      	mov	r1, r3
 8003c8a:	4620      	mov	r0, r4
 8003c8c:	f7fc ff52 	bl	8000b34 <__addsf3>
 8003c90:	4603      	mov	r3, r0
 8003c92:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003c96:	4618      	mov	r0, r3
 8003c98:	f7fc ff4c 	bl	8000b34 <__addsf3>
 8003c9c:	4603      	mov	r3, r0
			movavg[i] = (int) ((((float) movavg[i] * (1 - ang_w))
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fd fa2c 	bl	80010fc <__aeabi_f2iz>
 8003ca4:	4601      	mov	r1, r0
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003caa:	3204      	adds	r2, #4
 8003cac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (int i = 0; i < 3; i++) {
 8003cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cb6:	e784      	b.n	8003bc2 <_ZN8Odometry11ReadAccGyroEv+0x18e>
		}
	}

	MDGF.updateIMU(data[0], data[1], data[2], raw[3], raw[4], raw[5]);
 8003cb8:	68bc      	ldr	r4, [r7, #8]
 8003cba:	68fd      	ldr	r5, [r7, #12]
 8003cbc:	693e      	ldr	r6, [r7, #16]
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7fc ffeb 	bl	8000c9c <__aeabi_i2f>
 8003cc6:	4680      	mov	r8, r0
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fc ffe6 	bl	8000c9c <__aeabi_i2f>
 8003cd0:	4681      	mov	r9, r0
 8003cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7fc ffe1 	bl	8000c9c <__aeabi_i2f>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	9302      	str	r3, [sp, #8]
 8003cde:	f8cd 9004 	str.w	r9, [sp, #4]
 8003ce2:	f8cd 8000 	str.w	r8, [sp]
 8003ce6:	4633      	mov	r3, r6
 8003ce8:	462a      	mov	r2, r5
 8003cea:	4621      	mov	r1, r4
 8003cec:	480a      	ldr	r0, [pc, #40]	; (8003d18 <_ZN8Odometry11ReadAccGyroEv+0x2e4>)
 8003cee:	f7fe fea7 	bl	8002a40 <_ZN8Madgwick9updateIMUEffffff>
//	dt = HAL_GetTick()-lasttime;
//	lasttime=HAL_GetTick();
	this->yaw = MDGF.getYawRadians();
 8003cf2:	4809      	ldr	r0, [pc, #36]	; (8003d18 <_ZN8Odometry11ReadAccGyroEv+0x2e4>)
 8003cf4:	f7ff fb6e 	bl	80033d4 <_ZN8Madgwick13getYawRadiansEv>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	609a      	str	r2, [r3, #8]
}
 8003cfe:	bf00      	nop
 8003d00:	3734      	adds	r7, #52	; 0x34
 8003d02:	46bd      	mov	sp, r7
 8003d04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d08:	42033333 	.word	0x42033333
 8003d0c:	447a0000 	.word	0x447a0000
 8003d10:	3f7d70a4 	.word	0x3f7d70a4
 8003d14:	3c23d70a 	.word	0x3c23d70a
 8003d18:	200009dc 	.word	0x200009dc

08003d1c <_ZN8Odometry10InitializeEv>:

bool Odometry::Initialize(void) {
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
	return this->InitGyro();
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f7ff fd33 	bl	8003790 <_ZN8Odometry8InitGyroEv>
 8003d2a:	4603      	mov	r3, r0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3708      	adds	r7, #8
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <_ZN8Odometry6SampleEv>:

void Odometry::Sample(void) {
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
	this->ReadEncoder();
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff fdf7 	bl	8003930 <_ZN8Odometry11ReadEncoderEv>
	this->ReadAccGyro();
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7ff fe76 	bl	8003a34 <_ZN8Odometry11ReadAccGyroEv>
}
 8003d48:	bf00      	nop
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <_ZN8Odometry7GetPoseEPfS0_S0_>:
	this->x = x;
	this->y = y;
	this->yaw = yaw;
}

void Odometry::GetPose(float * const x, float * const y, float * const yaw) {
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
 8003d5c:	603b      	str	r3, [r7, #0]
	*x = this->x;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	601a      	str	r2, [r3, #0]
	*y = this->y;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	601a      	str	r2, [r3, #0]
	*yaw = this->yaw;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	689a      	ldr	r2, [r3, #8]
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	601a      	str	r2, [r3, #0]
}
 8003d76:	bf00      	nop
 8003d78:	3714      	adds	r7, #20
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr

08003d80 <_Z41__static_initialization_and_destruction_0ii>:
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d107      	bne.n	8003da0 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d102      	bne.n	8003da0 <_Z41__static_initialization_and_destruction_0ii+0x20>
Madgwick MDGF;
 8003d9a:	4803      	ldr	r0, [pc, #12]	; (8003da8 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003d9c:	f7fe fe28 	bl	80029f0 <_ZN8MadgwickC1Ev>
}
 8003da0:	bf00      	nop
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	200009dc 	.word	0x200009dc

08003dac <_GLOBAL__sub_I_MDGF>:
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003db4:	2001      	movs	r0, #1
 8003db6:	f7ff ffe3 	bl	8003d80 <_Z41__static_initialization_and_destruction_0ii>
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <can_init>:
CAN_FilterTypeDef filter;
uint32_t prescaler;
enum can_bus_state bus_state;

void can_init(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
    // default to 125 kbit/s
    prescaler = 48;
 8003dc0:	4b06      	ldr	r3, [pc, #24]	; (8003ddc <can_init+0x20>)
 8003dc2:	2230      	movs	r2, #48	; 0x30
 8003dc4:	601a      	str	r2, [r3, #0]
    hcan.Instance = CAN1;
 8003dc6:	4b06      	ldr	r3, [pc, #24]	; (8003de0 <can_init+0x24>)
 8003dc8:	4a06      	ldr	r2, [pc, #24]	; (8003de4 <can_init+0x28>)
 8003dca:	601a      	str	r2, [r3, #0]
    bus_state = OFF_BUS;
 8003dcc:	4b06      	ldr	r3, [pc, #24]	; (8003de8 <can_init+0x2c>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	701a      	strb	r2, [r3, #0]
}
 8003dd2:	bf00      	nop
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bc80      	pop	{r7}
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	20000a2c 	.word	0x20000a2c
 8003de0:	20000b94 	.word	0x20000b94
 8003de4:	40006400 	.word	0x40006400
 8003de8:	20000a30 	.word	0x20000a30

08003dec <can_set_filter>:

void can_set_filter(uint32_t id, uint32_t mask)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
    // see page 825 of RM0091 for details on filters
    // set the standard ID part
    filter.FilterIdHigh = (id & 0x7FF) << 5;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	015b      	lsls	r3, r3, #5
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	4a24      	ldr	r2, [pc, #144]	; (8003e90 <can_set_filter+0xa4>)
 8003dfe:	6013      	str	r3, [r2, #0]
    // add the top 5 bits of the extended ID
    filter.FilterIdHigh += (id >> 24) & 0xFFFF;
 8003e00:	4b23      	ldr	r3, [pc, #140]	; (8003e90 <can_set_filter+0xa4>)
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	0e1b      	lsrs	r3, r3, #24
 8003e08:	4413      	add	r3, r2
 8003e0a:	4a21      	ldr	r2, [pc, #132]	; (8003e90 <can_set_filter+0xa4>)
 8003e0c:	6013      	str	r3, [r2, #0]
    // set the low part to the remaining extended ID bits
    filter.FilterIdLow += ((id & 0x1FFFF800) << 3);
 8003e0e:	4b20      	ldr	r3, [pc, #128]	; (8003e90 <can_set_filter+0xa4>)
 8003e10:	685a      	ldr	r2, [r3, #4]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	00db      	lsls	r3, r3, #3
 8003e16:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003e1a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e1e:	4413      	add	r3, r2
 8003e20:	4a1b      	ldr	r2, [pc, #108]	; (8003e90 <can_set_filter+0xa4>)
 8003e22:	6053      	str	r3, [r2, #4]

    // set the standard ID part
    filter.FilterMaskIdHigh = (mask & 0x7FF) << 5;
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	015b      	lsls	r3, r3, #5
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	4a19      	ldr	r2, [pc, #100]	; (8003e90 <can_set_filter+0xa4>)
 8003e2c:	6093      	str	r3, [r2, #8]
    // add the top 5 bits of the extended ID
    filter.FilterMaskIdHigh += (mask >> 24) & 0xFFFF;
 8003e2e:	4b18      	ldr	r3, [pc, #96]	; (8003e90 <can_set_filter+0xa4>)
 8003e30:	689a      	ldr	r2, [r3, #8]
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	0e1b      	lsrs	r3, r3, #24
 8003e36:	4413      	add	r3, r2
 8003e38:	4a15      	ldr	r2, [pc, #84]	; (8003e90 <can_set_filter+0xa4>)
 8003e3a:	6093      	str	r3, [r2, #8]
    // set the low part to the remaining extended ID bits
    filter.FilterMaskIdLow += ((mask & 0x1FFFF800) << 3);
 8003e3c:	4b14      	ldr	r3, [pc, #80]	; (8003e90 <can_set_filter+0xa4>)
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003e48:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003e4c:	4413      	add	r3, r2
 8003e4e:	4a10      	ldr	r2, [pc, #64]	; (8003e90 <can_set_filter+0xa4>)
 8003e50:	60d3      	str	r3, [r2, #12]

    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8003e52:	4b0f      	ldr	r3, [pc, #60]	; (8003e90 <can_set_filter+0xa4>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	619a      	str	r2, [r3, #24]
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8003e58:	4b0d      	ldr	r3, [pc, #52]	; (8003e90 <can_set_filter+0xa4>)
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	61da      	str	r2, [r3, #28]
    filter.FilterBank = 0;
 8003e5e:	4b0c      	ldr	r3, [pc, #48]	; (8003e90 <can_set_filter+0xa4>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	615a      	str	r2, [r3, #20]
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8003e64:	4b0a      	ldr	r3, [pc, #40]	; (8003e90 <can_set_filter+0xa4>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	611a      	str	r2, [r3, #16]
    filter.SlaveStartFilterBank = 0;
 8003e6a:	4b09      	ldr	r3, [pc, #36]	; (8003e90 <can_set_filter+0xa4>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	625a      	str	r2, [r3, #36]	; 0x24
    filter.FilterActivation = ENABLE;
 8003e70:	4b07      	ldr	r3, [pc, #28]	; (8003e90 <can_set_filter+0xa4>)
 8003e72:	2201      	movs	r2, #1
 8003e74:	621a      	str	r2, [r3, #32]

    if (bus_state == ON_BUS)
 8003e76:	4b07      	ldr	r3, [pc, #28]	; (8003e94 <can_set_filter+0xa8>)
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d103      	bne.n	8003e86 <can_set_filter+0x9a>
    {
        HAL_CAN_ConfigFilter(&hcan, &filter);
 8003e7e:	4904      	ldr	r1, [pc, #16]	; (8003e90 <can_set_filter+0xa4>)
 8003e80:	4805      	ldr	r0, [pc, #20]	; (8003e98 <can_set_filter+0xac>)
 8003e82:	f7fd fbb8 	bl	80015f6 <HAL_CAN_ConfigFilter>
    }
}
 8003e86:	bf00      	nop
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	20000a04 	.word	0x20000a04
 8003e94:	20000a30 	.word	0x20000a30
 8003e98:	20000b94 	.word	0x20000b94

08003e9c <can_enable>:

void can_enable(void)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
    if (bus_state == OFF_BUS)
 8003ea0:	4b28      	ldr	r3, [pc, #160]	; (8003f44 <can_enable+0xa8>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d148      	bne.n	8003f3a <can_enable+0x9e>
    {
        hcan.Init.Prescaler = prescaler;
 8003ea8:	4b27      	ldr	r3, [pc, #156]	; (8003f48 <can_enable+0xac>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a27      	ldr	r2, [pc, #156]	; (8003f4c <can_enable+0xb0>)
 8003eae:	6053      	str	r3, [r2, #4]
        hcan.Init.Mode = CAN_MODE_NORMAL;
 8003eb0:	4b26      	ldr	r3, [pc, #152]	; (8003f4c <can_enable+0xb0>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	609a      	str	r2, [r3, #8]
        hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003eb6:	4b25      	ldr	r3, [pc, #148]	; (8003f4c <can_enable+0xb0>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	60da      	str	r2, [r3, #12]
        hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8003ebc:	4b23      	ldr	r3, [pc, #140]	; (8003f4c <can_enable+0xb0>)
 8003ebe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003ec2:	611a      	str	r2, [r3, #16]
        hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003ec4:	4b21      	ldr	r3, [pc, #132]	; (8003f4c <can_enable+0xb0>)
 8003ec6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003eca:	615a      	str	r2, [r3, #20]
        hcan.Init.TimeTriggeredMode = DISABLE;
 8003ecc:	4b1f      	ldr	r3, [pc, #124]	; (8003f4c <can_enable+0xb0>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	761a      	strb	r2, [r3, #24]
        hcan.Init.AutoBusOff = ENABLE;
 8003ed2:	4b1e      	ldr	r3, [pc, #120]	; (8003f4c <can_enable+0xb0>)
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	765a      	strb	r2, [r3, #25]
        hcan.Init.AutoWakeUp = DISABLE;
 8003ed8:	4b1c      	ldr	r3, [pc, #112]	; (8003f4c <can_enable+0xb0>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	769a      	strb	r2, [r3, #26]
        hcan.Init.AutoRetransmission = ENABLE;
 8003ede:	4b1b      	ldr	r3, [pc, #108]	; (8003f4c <can_enable+0xb0>)
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	76da      	strb	r2, [r3, #27]
        hcan.Init.ReceiveFifoLocked = DISABLE;
 8003ee4:	4b19      	ldr	r3, [pc, #100]	; (8003f4c <can_enable+0xb0>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	771a      	strb	r2, [r3, #28]
        hcan.Init.TransmitFifoPriority = DISABLE;
 8003eea:	4b18      	ldr	r3, [pc, #96]	; (8003f4c <can_enable+0xb0>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	775a      	strb	r2, [r3, #29]
        //hcan.pTxMsg = NULL;
        HAL_CAN_Init(&hcan);
 8003ef0:	4816      	ldr	r0, [pc, #88]	; (8003f4c <can_enable+0xb0>)
 8003ef2:	f7fd fb05 	bl	8001500 <HAL_CAN_Init>
        bus_state = ON_BUS;
 8003ef6:	4b13      	ldr	r3, [pc, #76]	; (8003f44 <can_enable+0xa8>)
 8003ef8:	2201      	movs	r2, #1
 8003efa:	701a      	strb	r2, [r3, #0]
        can_set_filter(0, 0);
 8003efc:	2100      	movs	r1, #0
 8003efe:	2000      	movs	r0, #0
 8003f00:	f7ff ff74 	bl	8003dec <can_set_filter>



        /* Start the CAN peripheral */
        if (HAL_CAN_Start(&hcan) != HAL_OK)
 8003f04:	4811      	ldr	r0, [pc, #68]	; (8003f4c <can_enable+0xb0>)
 8003f06:	f7fd fbe2 	bl	80016ce <HAL_CAN_Start>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	bf14      	ite	ne
 8003f10:	2301      	movne	r3, #1
 8003f12:	2300      	moveq	r3, #0
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d001      	beq.n	8003f1e <can_enable+0x82>
        {
          /* Start Error */
          Error_Handler();
 8003f1a:	f000 fc4f 	bl	80047bc <Error_Handler>
        }

        /* Activate CAN RX notification */
        if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8003f1e:	2102      	movs	r1, #2
 8003f20:	480a      	ldr	r0, [pc, #40]	; (8003f4c <can_enable+0xb0>)
 8003f22:	f7fd fc4c 	bl	80017be <HAL_CAN_ActivateNotification>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf14      	ite	ne
 8003f2c:	2301      	movne	r3, #1
 8003f2e:	2300      	moveq	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <can_enable+0x9e>
        {
          /* Notification Error */
          Error_Handler();
 8003f36:	f000 fc41 	bl	80047bc <Error_Handler>
        }
    }

    GPIOB->BSRR = GPIO_BSRR_BS1;
 8003f3a:	4b05      	ldr	r3, [pc, #20]	; (8003f50 <can_enable+0xb4>)
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	611a      	str	r2, [r3, #16]
}
 8003f40:	bf00      	nop
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20000a30 	.word	0x20000a30
 8003f48:	20000a2c 	.word	0x20000a2c
 8003f4c:	20000b94 	.word	0x20000b94
 8003f50:	40010c00 	.word	0x40010c00

08003f54 <can_set_bitrate>:
    GPIOB->BSRR = GPIO_BSRR_BR1;
    GPIOC->BSRR = GPIO_BSRR_BR13;
}

void can_set_bitrate(enum can_bitrate bitrate)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	71fb      	strb	r3, [r7, #7]
    if (bus_state == ON_BUS)
 8003f5e:	4b24      	ldr	r3, [pc, #144]	; (8003ff0 <can_set_bitrate+0x9c>)
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d03e      	beq.n	8003fe4 <can_set_bitrate+0x90>
    {
        // cannot set bitrate while on bus
        return;
    }

    switch (bitrate)
 8003f66:	79fb      	ldrb	r3, [r7, #7]
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	d83c      	bhi.n	8003fe6 <can_set_bitrate+0x92>
 8003f6c:	a201      	add	r2, pc, #4	; (adr r2, 8003f74 <can_set_bitrate+0x20>)
 8003f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f72:	bf00      	nop
 8003f74:	08003f99 	.word	0x08003f99
 8003f78:	08003fa3 	.word	0x08003fa3
 8003f7c:	08003fab 	.word	0x08003fab
 8003f80:	08003fb3 	.word	0x08003fb3
 8003f84:	08003fbb 	.word	0x08003fbb
 8003f88:	08003fc3 	.word	0x08003fc3
 8003f8c:	08003fcb 	.word	0x08003fcb
 8003f90:	08003fd3 	.word	0x08003fd3
 8003f94:	08003fdb 	.word	0x08003fdb
    {
        case CAN_BITRATE_10K:
            prescaler = 450;
 8003f98:	4b16      	ldr	r3, [pc, #88]	; (8003ff4 <can_set_bitrate+0xa0>)
 8003f9a:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 8003f9e:	601a      	str	r2, [r3, #0]
            break;
 8003fa0:	e021      	b.n	8003fe6 <can_set_bitrate+0x92>
        case CAN_BITRATE_20K:
            prescaler = 225;
 8003fa2:	4b14      	ldr	r3, [pc, #80]	; (8003ff4 <can_set_bitrate+0xa0>)
 8003fa4:	22e1      	movs	r2, #225	; 0xe1
 8003fa6:	601a      	str	r2, [r3, #0]
            break;
 8003fa8:	e01d      	b.n	8003fe6 <can_set_bitrate+0x92>
        case CAN_BITRATE_50K:
            prescaler = 90;
 8003faa:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <can_set_bitrate+0xa0>)
 8003fac:	225a      	movs	r2, #90	; 0x5a
 8003fae:	601a      	str	r2, [r3, #0]
            break;
 8003fb0:	e019      	b.n	8003fe6 <can_set_bitrate+0x92>
        case CAN_BITRATE_100K:
            prescaler = 45;
 8003fb2:	4b10      	ldr	r3, [pc, #64]	; (8003ff4 <can_set_bitrate+0xa0>)
 8003fb4:	222d      	movs	r2, #45	; 0x2d
 8003fb6:	601a      	str	r2, [r3, #0]
            break;
 8003fb8:	e015      	b.n	8003fe6 <can_set_bitrate+0x92>
        case CAN_BITRATE_125K:
            prescaler = 36;
 8003fba:	4b0e      	ldr	r3, [pc, #56]	; (8003ff4 <can_set_bitrate+0xa0>)
 8003fbc:	2224      	movs	r2, #36	; 0x24
 8003fbe:	601a      	str	r2, [r3, #0]
            break;
 8003fc0:	e011      	b.n	8003fe6 <can_set_bitrate+0x92>
        case CAN_BITRATE_250K:
            prescaler = 18;
 8003fc2:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <can_set_bitrate+0xa0>)
 8003fc4:	2212      	movs	r2, #18
 8003fc6:	601a      	str	r2, [r3, #0]
            break;
 8003fc8:	e00d      	b.n	8003fe6 <can_set_bitrate+0x92>
        case CAN_BITRATE_500K:
            prescaler = 4;
 8003fca:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <can_set_bitrate+0xa0>)
 8003fcc:	2204      	movs	r2, #4
 8003fce:	601a      	str	r2, [r3, #0]
            break;
 8003fd0:	e009      	b.n	8003fe6 <can_set_bitrate+0x92>
        case CAN_BITRATE_750K:
            prescaler = 3;
 8003fd2:	4b08      	ldr	r3, [pc, #32]	; (8003ff4 <can_set_bitrate+0xa0>)
 8003fd4:	2203      	movs	r2, #3
 8003fd6:	601a      	str	r2, [r3, #0]
            break;
 8003fd8:	e005      	b.n	8003fe6 <can_set_bitrate+0x92>
        case CAN_BITRATE_1000K:
            prescaler = 2;
 8003fda:	4b06      	ldr	r3, [pc, #24]	; (8003ff4 <can_set_bitrate+0xa0>)
 8003fdc:	2202      	movs	r2, #2
 8003fde:	601a      	str	r2, [r3, #0]
            break;
 8003fe0:	bf00      	nop
 8003fe2:	e000      	b.n	8003fe6 <can_set_bitrate+0x92>
        return;
 8003fe4:	bf00      	nop
    }
}
 8003fe6:	370c      	adds	r7, #12
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bc80      	pop	{r7}
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	20000a30 	.word	0x20000a30
 8003ff4:	20000a2c 	.word	0x20000a2c

08003ff8 <can_tx>:
        hcan.Init.Mode = CAN_MODE_NORMAL;
    }
}

uint32_t can_tx(CAN_TxHeaderTypeDef *tx_header, uint8_t (&buf)[CAN_MTU])
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
    // transmit can frame
    //hcan.pTxMsg = tx_msg;
    //status = HAL_CAN_Transmit(&hcan, timeout);

    uint32_t tx_mailbox;
    status = HAL_CAN_AddTxMessage(&hcan, tx_header, buf, &tx_mailbox);
 8004002:	f107 0308 	add.w	r3, r7, #8
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	6879      	ldr	r1, [r7, #4]
 800400a:	4806      	ldr	r0, [pc, #24]	; (8004024 <can_tx+0x2c>)
 800400c:	f7fd fb8a 	bl	8001724 <HAL_CAN_AddTxMessage>
 8004010:	4603      	mov	r3, r0
 8004012:	60fb      	str	r3, [r7, #12]

//    GPIOC->BSRR=GPIO_BSRR_BS13;
//    GPIOC->BSRR=GPIO_BSRR_BR13;

    led_on();
 8004014:	f000 f808 	bl	8004028 <led_on>
    return status;
 8004018:	68fb      	ldr	r3, [r7, #12]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	20000b94 	.word	0x20000b94

08004028 <led_on>:
static uint32_t led_laston = 0;
static uint32_t led_lastoff = 0;

// Attempt to turn on status LED
void led_on(void)
{
 8004028:	b510      	push	{r4, lr}
	// Make sure the LED has been off for at least LED_DURATION before turning on again
	// This prevents a solid status LED on a busy canbus
	if(led_laston == 0 && HAL_GetTick() - led_lastoff > LED_DURATION)
 800402a:	4c09      	ldr	r4, [pc, #36]	; (8004050 <led_on+0x28>)
 800402c:	6823      	ldr	r3, [r4, #0]
 800402e:	b96b      	cbnz	r3, 800404c <led_on+0x24>
 8004030:	f7fd fa4e 	bl	80014d0 <HAL_GetTick>
 8004034:	4b07      	ldr	r3, [pc, #28]	; (8004054 <led_on+0x2c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	1ac0      	subs	r0, r0, r3
 800403a:	280a      	cmp	r0, #10
 800403c:	d906      	bls.n	800404c <led_on+0x24>
	{
	    GPIOC->BSRR = GPIO_BSRR_BS13;
 800403e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004042:	4b05      	ldr	r3, [pc, #20]	; (8004058 <led_on+0x30>)
 8004044:	611a      	str	r2, [r3, #16]
		led_laston = HAL_GetTick();
 8004046:	f7fd fa43 	bl	80014d0 <HAL_GetTick>
 800404a:	6020      	str	r0, [r4, #0]
	}
}
 800404c:	bd10      	pop	{r4, pc}
 800404e:	bf00      	nop
 8004050:	20000a38 	.word	0x20000a38
 8004054:	20000a34 	.word	0x20000a34
 8004058:	40011000 	.word	0x40011000

0800405c <led_process>:


// Process time-based LED events
void led_process(void)
{
 800405c:	b510      	push	{r4, lr}
	// If LED has been on for long enough, turn it off
	if(led_laston > 0 && HAL_GetTick() - led_laston > LED_DURATION)
 800405e:	4c0a      	ldr	r4, [pc, #40]	; (8004088 <led_process+0x2c>)
 8004060:	6823      	ldr	r3, [r4, #0]
 8004062:	b17b      	cbz	r3, 8004084 <led_process+0x28>
 8004064:	f7fd fa34 	bl	80014d0 <HAL_GetTick>
 8004068:	6823      	ldr	r3, [r4, #0]
 800406a:	1ac0      	subs	r0, r0, r3
 800406c:	280a      	cmp	r0, #10
 800406e:	d909      	bls.n	8004084 <led_process+0x28>
	{
        GPIOC->BSRR = GPIO_BSRR_BR13;
 8004070:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004074:	4b05      	ldr	r3, [pc, #20]	; (800408c <led_process+0x30>)
 8004076:	611a      	str	r2, [r3, #16]
		led_laston = 0;
 8004078:	2300      	movs	r3, #0
 800407a:	6023      	str	r3, [r4, #0]
		led_lastoff = HAL_GetTick();
 800407c:	f7fd fa28 	bl	80014d0 <HAL_GetTick>
 8004080:	4b03      	ldr	r3, [pc, #12]	; (8004090 <led_process+0x34>)
 8004082:	6018      	str	r0, [r3, #0]
	}
}
 8004084:	bd10      	pop	{r4, pc}
 8004086:	bf00      	nop
 8004088:	20000a38 	.word	0x20000a38
 800408c:	40011000 	.word	0x40011000
 8004090:	20000a34 	.word	0x20000a34

08004094 <NVIC_SetPriority>:
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	4603      	mov	r3, r0
 800409c:	6039      	str	r1, [r7, #0]
 800409e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80040a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	da0c      	bge.n	80040c2 <NVIC_SetPriority+0x2e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	b2da      	uxtb	r2, r3
 80040ac:	490d      	ldr	r1, [pc, #52]	; (80040e4 <NVIC_SetPriority+0x50>)
 80040ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b2:	f003 030f 	and.w	r3, r3, #15
 80040b6:	3b04      	subs	r3, #4
 80040b8:	0112      	lsls	r2, r2, #4
 80040ba:	b2d2      	uxtb	r2, r2
 80040bc:	440b      	add	r3, r1
 80040be:	761a      	strb	r2, [r3, #24]
}
 80040c0:	e00b      	b.n	80040da <NVIC_SetPriority+0x46>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	4a08      	ldr	r2, [pc, #32]	; (80040e8 <NVIC_SetPriority+0x54>)
 80040c8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80040cc:	4608      	mov	r0, r1
 80040ce:	011b      	lsls	r3, r3, #4
 80040d0:	b2d9      	uxtb	r1, r3
 80040d2:	1813      	adds	r3, r2, r0
 80040d4:	460a      	mov	r2, r1
 80040d6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	bc80      	pop	{r7}
 80040e2:	4770      	bx	lr
 80040e4:	e000ed00 	.word	0xe000ed00
 80040e8:	e000e100 	.word	0xe000e100

080040ec <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80040ec:	b590      	push	{r4, r7, lr}
 80040ee:	b087      	sub	sp, #28
 80040f0:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 80040f2:	f7fd f9cf 	bl	8001494 <HAL_Init>

	/* USER CODE BEGIN Init */
	MX_GPIO_Init();
 80040f6:	f000 faf3 	bl	80046e0 <_ZL12MX_GPIO_Initv>
	MX_TIM2_Init();
 80040fa:	f000 fa67 	bl	80045cc <_ZL12MX_TIM2_Initv>
	MX_TIM3_Init();
 80040fe:	f000 fa07 	bl	8004510 <_ZL12MX_TIM3_Initv>
	MX_TIM4_Init();
 8004102:	f000 f9a7 	bl	8004454 <_ZL12MX_TIM4_Initv>
//	MX_CAN_Init(); //
	MX_SPI2_Init();
 8004106:	f000 f969 	bl	80043dc <_ZL12MX_SPI2_Initv>
	MX_USART1_UART_Init(); //
 800410a:	f000 fabb 	bl	8004684 <_ZL19MX_USART1_UART_Initv>
	// CAN
	can_init();
 800410e:	f7ff fe55 	bl	8003dbc <can_init>

	/* USER CODE END Init */

	/* Configure the system clock */
	NVIC_SetPriority(SysTick_IRQn, 1); //HAL_Delaysystick
 8004112:	2101      	movs	r1, #1
 8004114:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004118:	f7ff ffbc 	bl	8004094 <NVIC_SetPriority>
	SystemClock_Config();
 800411c:	f000 f90e 	bl	800433c <_Z18SystemClock_Configv>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */

	/* USER CODE BEGIN 2 */
	SPI2->CR1 |= SPI_CR1_SPE;
 8004120:	4b4a      	ldr	r3, [pc, #296]	; (800424c <main+0x160>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a49      	ldr	r2, [pc, #292]	; (800424c <main+0x160>)
 8004126:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800412a:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(&htim2); //
 800412c:	4848      	ldr	r0, [pc, #288]	; (8004250 <main+0x164>)
 800412e:	f7fd ffbe 	bl	80020ae <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); //
 8004132:	2118      	movs	r1, #24
 8004134:	4847      	ldr	r0, [pc, #284]	; (8004254 <main+0x168>)
 8004136:	f7fd ffc5 	bl	80020c4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800413a:	2118      	movs	r1, #24
 800413c:	4846      	ldr	r0, [pc, #280]	; (8004258 <main+0x16c>)
 800413e:	f7fd ffc1 	bl	80020c4 <HAL_TIM_Encoder_Start>

	//CAN
	can_set_bitrate(CAN_BITRATE_1000K);
 8004142:	2008      	movs	r0, #8
 8004144:	f7ff ff06 	bl	8003f54 <can_set_bitrate>
//	HAL_Delay(250);
//
//	GPIOC->BSRR = GPIO_BSRR_BR13;
//	GPIOB->BSRR = GPIO_BSRR_BS0 | GPIO_BSRR_BR1 | GPIO_BSRR_BR2;

	bool r = odom->Initialize(); //
 8004148:	4b44      	ldr	r3, [pc, #272]	; (800425c <main+0x170>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff fde5 	bl	8003d1c <_ZN8Odometry10InitializeEv>
 8004152:	4603      	mov	r3, r0
 8004154:	74fb      	strb	r3, [r7, #19]
	if (!r) {
 8004156:	7cfb      	ldrb	r3, [r7, #19]
 8004158:	f083 0301 	eor.w	r3, r3, #1
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00e      	beq.n	8004180 <main+0x94>
		while (1) {
			HAL_Delay(100);
 8004162:	2064      	movs	r0, #100	; 0x64
 8004164:	f7fd f9ba 	bl	80014dc <HAL_Delay>
			GPIOB->BSRR = GPIO_BSRR_BR9;
 8004168:	4b3d      	ldr	r3, [pc, #244]	; (8004260 <main+0x174>)
 800416a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800416e:	611a      	str	r2, [r3, #16]
			HAL_Delay(100);
 8004170:	2064      	movs	r0, #100	; 0x64
 8004172:	f7fd f9b3 	bl	80014dc <HAL_Delay>
			GPIOB->BSRR = GPIO_BSRR_BS9;
 8004176:	4b3a      	ldr	r3, [pc, #232]	; (8004260 <main+0x174>)
 8004178:	f44f 7200 	mov.w	r2, #512	; 0x200
 800417c:	611a      	str	r2, [r3, #16]
			HAL_Delay(100);
 800417e:	e7f0      	b.n	8004162 <main+0x76>
		}
	}

	can_enable();
 8004180:	f7ff fe8c 	bl	8003e9c <can_enable>

	HAL_NVIC_EnableIRQ(TIM2_IRQn); // odom->Initialize 
 8004184:	201c      	movs	r0, #28
 8004186:	f7fd fb71 	bl	800186c <HAL_NVIC_EnableIRQ>

	CANtxinit();
 800418a:	f000 f8a3 	bl	80042d4 <_ZL9CANtxinitv>

	static float X;
	static float Y;
	static float Yaw;
	uint32_t last_time = 0;
 800418e:	2300      	movs	r3, #0
 8004190:	617b      	str	r3, [r7, #20]
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if (HAL_GetTick() - last_time >= (1000 / CAN_Freq)) {
 8004192:	f7fd f99d 	bl	80014d0 <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b04      	cmp	r3, #4
 800419e:	bf8c      	ite	hi
 80041a0:	2301      	movhi	r3, #1
 80041a2:	2300      	movls	r3, #0
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0f3      	beq.n	8004192 <main+0xa6>
			odom->GetPose(&X, &Y, &Yaw);
 80041aa:	4b2c      	ldr	r3, [pc, #176]	; (800425c <main+0x170>)
 80041ac:	6818      	ldr	r0, [r3, #0]
 80041ae:	4b2d      	ldr	r3, [pc, #180]	; (8004264 <main+0x178>)
 80041b0:	4a2d      	ldr	r2, [pc, #180]	; (8004268 <main+0x17c>)
 80041b2:	492e      	ldr	r1, [pc, #184]	; (800426c <main+0x180>)
 80041b4:	f7ff fdcc 	bl	8003d50 <_ZN8Odometry7GetPoseEPfS0_S0_>
			can_pack(tx_payload_x, X);
 80041b8:	4b2c      	ldr	r3, [pc, #176]	; (800426c <main+0x180>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4619      	mov	r1, r3
 80041be:	482c      	ldr	r0, [pc, #176]	; (8004270 <main+0x184>)
 80041c0:	f000 fb02 	bl	80047c8 <_Z8can_packIfEvRA8_hT_>
			can_pack(tx_payload_y, Y);
 80041c4:	4b28      	ldr	r3, [pc, #160]	; (8004268 <main+0x17c>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4619      	mov	r1, r3
 80041ca:	482a      	ldr	r0, [pc, #168]	; (8004274 <main+0x188>)
 80041cc:	f000 fafc 	bl	80047c8 <_Z8can_packIfEvRA8_hT_>
			can_pack(tx_payload_yaw, Yaw);
 80041d0:	4b24      	ldr	r3, [pc, #144]	; (8004264 <main+0x178>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4619      	mov	r1, r3
 80041d6:	4828      	ldr	r0, [pc, #160]	; (8004278 <main+0x18c>)
 80041d8:	f000 faf6 	bl	80047c8 <_Z8can_packIfEvRA8_hT_>

			can_tx(&tx_header_x, tx_payload_x); //can pack  tx_payload
 80041dc:	4924      	ldr	r1, [pc, #144]	; (8004270 <main+0x184>)
 80041de:	4827      	ldr	r0, [pc, #156]	; (800427c <main+0x190>)
 80041e0:	f7ff ff0a 	bl	8003ff8 <can_tx>
			asm("NOP");
 80041e4:	bf00      	nop
			asm("NOP");
 80041e6:	bf00      	nop
			asm("NOP");
 80041e8:	bf00      	nop
			asm("NOP");
 80041ea:	bf00      	nop
			asm("NOP");
 80041ec:	bf00      	nop
			asm("NOP");
 80041ee:	bf00      	nop
			asm("NOP");
 80041f0:	bf00      	nop
			asm("NOP");
 80041f2:	bf00      	nop
			asm("NOP");
 80041f4:	bf00      	nop
			asm("NOP");
 80041f6:	bf00      	nop
			can_tx(&tx_header_y, tx_payload_y);
 80041f8:	491e      	ldr	r1, [pc, #120]	; (8004274 <main+0x188>)
 80041fa:	4821      	ldr	r0, [pc, #132]	; (8004280 <main+0x194>)
 80041fc:	f7ff fefc 	bl	8003ff8 <can_tx>
			asm("NOP");
 8004200:	bf00      	nop
			asm("NOP");
 8004202:	bf00      	nop
			asm("NOP");
 8004204:	bf00      	nop
			asm("NOP");
 8004206:	bf00      	nop
			asm("NOP");
 8004208:	bf00      	nop
			asm("NOP");
 800420a:	bf00      	nop
			asm("NOP");
 800420c:	bf00      	nop
			asm("NOP");
 800420e:	bf00      	nop
			asm("NOP");
 8004210:	bf00      	nop
			asm("NOP");
 8004212:	bf00      	nop
			can_tx(&tx_header_yaw, tx_payload_yaw);
 8004214:	4918      	ldr	r1, [pc, #96]	; (8004278 <main+0x18c>)
 8004216:	481b      	ldr	r0, [pc, #108]	; (8004284 <main+0x198>)
 8004218:	f7ff feee 	bl	8003ff8 <can_tx>

			// UART
			char kakudo[12];
			sprintf(kakudo, "%1.7f\n\r", Yaw);
 800421c:	4b11      	ldr	r3, [pc, #68]	; (8004264 <main+0x178>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4618      	mov	r0, r3
 8004222:	f7fc f901 	bl	8000428 <__aeabi_f2d>
 8004226:	4603      	mov	r3, r0
 8004228:	460c      	mov	r4, r1
 800422a:	1d38      	adds	r0, r7, #4
 800422c:	461a      	mov	r2, r3
 800422e:	4623      	mov	r3, r4
 8004230:	4915      	ldr	r1, [pc, #84]	; (8004288 <main+0x19c>)
 8004232:	f002 f98d 	bl	8006550 <sprintf>
			HAL_UART_Transmit(&huart1, (uint8_t *) kakudo, 12, 1000);
 8004236:	1d39      	adds	r1, r7, #4
 8004238:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800423c:	220c      	movs	r2, #12
 800423e:	4813      	ldr	r0, [pc, #76]	; (800428c <main+0x1a0>)
 8004240:	f7fe f9da 	bl	80025f8 <HAL_UART_Transmit>
//			char buf[] = "unchi";
//			HAL_UART_Transmit(&huart1, (uint8_t *) buf, sizeof(buf), 1000);

			last_time = HAL_GetTick();
 8004244:	f7fd f944 	bl	80014d0 <HAL_GetTick>
 8004248:	6178      	str	r0, [r7, #20]
		}
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
	}
 800424a:	e7a2      	b.n	8004192 <main+0xa6>
 800424c:	40003800 	.word	0x40003800
 8004250:	20000a94 	.word	0x20000a94
 8004254:	20000ad4 	.word	0x20000ad4
 8004258:	20000b14 	.word	0x20000b14
 800425c:	20000c04 	.word	0x20000c04
 8004260:	40010c00 	.word	0x40010c00
 8004264:	20000c28 	.word	0x20000c28
 8004268:	20000c24 	.word	0x20000c24
 800426c:	20000c20 	.word	0x20000c20
 8004270:	20000c08 	.word	0x20000c08
 8004274:	20000c10 	.word	0x20000c10
 8004278:	20000c18 	.word	0x20000c18
 800427c:	20000bbc 	.word	0x20000bbc
 8004280:	20000bd4 	.word	0x20000bd4
 8004284:	20000bec 	.word	0x20000bec
 8004288:	08009518 	.word	0x08009518
 800428c:	20000b54 	.word	0x20000b54

08004290 <TIM2_IRQHandler>:
}

extern "C" void TIM2_IRQHandler(void) {
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_UIF) {
 8004294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b00      	cmp	r3, #0
 80042a0:	bf14      	ite	ne
 80042a2:	2301      	movne	r3, #1
 80042a4:	2300      	moveq	r3, #0
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00c      	beq.n	80042c6 <TIM2_IRQHandler+0x36>
		odom->Sample();
 80042ac:	4b08      	ldr	r3, [pc, #32]	; (80042d0 <TIM2_IRQHandler+0x40>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7ff fd3f 	bl	8003d34 <_ZN8Odometry6SampleEv>

		TIM2->SR &= ~TIM_SR_UIF;
 80042b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80042c0:	f023 0301 	bic.w	r3, r3, #1
 80042c4:	6113      	str	r3, [r2, #16]
	}

	led_process();
 80042c6:	f7ff fec9 	bl	800405c <led_process>
}
 80042ca:	bf00      	nop
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	20000c04 	.word	0x20000c04

080042d4 <_ZL9CANtxinitv>:

void CANtxinit(void) {
 80042d4:	b480      	push	{r7}
 80042d6:	af00      	add	r7, sp, #0

	tx_header_x.RTR = CAN_RTR_DATA;
 80042d8:	4b15      	ldr	r3, [pc, #84]	; (8004330 <_ZL9CANtxinitv+0x5c>)
 80042da:	2200      	movs	r2, #0
 80042dc:	60da      	str	r2, [r3, #12]
	tx_header_x.IDE = CAN_ID_STD;
 80042de:	4b14      	ldr	r3, [pc, #80]	; (8004330 <_ZL9CANtxinitv+0x5c>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	609a      	str	r2, [r3, #8]
	tx_header_x.StdId = 0x205; //ID
 80042e4:	4b12      	ldr	r3, [pc, #72]	; (8004330 <_ZL9CANtxinitv+0x5c>)
 80042e6:	f240 2205 	movw	r2, #517	; 0x205
 80042ea:	601a      	str	r2, [r3, #0]
	tx_header_x.DLC = 4;
 80042ec:	4b10      	ldr	r3, [pc, #64]	; (8004330 <_ZL9CANtxinitv+0x5c>)
 80042ee:	2204      	movs	r2, #4
 80042f0:	611a      	str	r2, [r3, #16]
	tx_header_y.RTR = CAN_RTR_DATA;
 80042f2:	4b10      	ldr	r3, [pc, #64]	; (8004334 <_ZL9CANtxinitv+0x60>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	60da      	str	r2, [r3, #12]
	tx_header_y.IDE = CAN_ID_STD;
 80042f8:	4b0e      	ldr	r3, [pc, #56]	; (8004334 <_ZL9CANtxinitv+0x60>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	609a      	str	r2, [r3, #8]
	tx_header_y.StdId = 0x206;
 80042fe:	4b0d      	ldr	r3, [pc, #52]	; (8004334 <_ZL9CANtxinitv+0x60>)
 8004300:	f240 2206 	movw	r2, #518	; 0x206
 8004304:	601a      	str	r2, [r3, #0]
	tx_header_y.DLC = 4;
 8004306:	4b0b      	ldr	r3, [pc, #44]	; (8004334 <_ZL9CANtxinitv+0x60>)
 8004308:	2204      	movs	r2, #4
 800430a:	611a      	str	r2, [r3, #16]
	tx_header_yaw.RTR = CAN_RTR_DATA;
 800430c:	4b0a      	ldr	r3, [pc, #40]	; (8004338 <_ZL9CANtxinitv+0x64>)
 800430e:	2200      	movs	r2, #0
 8004310:	60da      	str	r2, [r3, #12]
	tx_header_yaw.IDE = CAN_ID_STD;
 8004312:	4b09      	ldr	r3, [pc, #36]	; (8004338 <_ZL9CANtxinitv+0x64>)
 8004314:	2200      	movs	r2, #0
 8004316:	609a      	str	r2, [r3, #8]
	tx_header_yaw.StdId = 0x207;
 8004318:	4b07      	ldr	r3, [pc, #28]	; (8004338 <_ZL9CANtxinitv+0x64>)
 800431a:	f240 2207 	movw	r2, #519	; 0x207
 800431e:	601a      	str	r2, [r3, #0]
	tx_header_yaw.DLC = 4;
 8004320:	4b05      	ldr	r3, [pc, #20]	; (8004338 <_ZL9CANtxinitv+0x64>)
 8004322:	2204      	movs	r2, #4
 8004324:	611a      	str	r2, [r3, #16]
}
 8004326:	bf00      	nop
 8004328:	46bd      	mov	sp, r7
 800432a:	bc80      	pop	{r7}
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	20000bbc 	.word	0x20000bbc
 8004334:	20000bd4 	.word	0x20000bd4
 8004338:	20000bec 	.word	0x20000bec

0800433c <_Z18SystemClock_Configv>:
/* USER CODE END 3 */
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800433c:	b580      	push	{r7, lr}
 800433e:	b090      	sub	sp, #64	; 0x40
 8004340:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004342:	f107 0318 	add.w	r3, r7, #24
 8004346:	2228      	movs	r2, #40	; 0x28
 8004348:	2100      	movs	r1, #0
 800434a:	4618      	mov	r0, r3
 800434c:	f002 f896 	bl	800647c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004350:	1d3b      	adds	r3, r7, #4
 8004352:	2200      	movs	r2, #0
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	605a      	str	r2, [r3, #4]
 8004358:	609a      	str	r2, [r3, #8]
 800435a:	60da      	str	r2, [r3, #12]
 800435c:	611a      	str	r2, [r3, #16]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800435e:	2301      	movs	r3, #1
 8004360:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004362:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004366:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004368:	2300      	movs	r3, #0
 800436a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800436c:	2301      	movs	r3, #1
 800436e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004370:	2302      	movs	r3, #2
 8004372:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004374:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004378:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800437a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800437e:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004380:	f107 0318 	add.w	r3, r7, #24
 8004384:	4618      	mov	r0, r3
 8004386:	f7fd fbc1 	bl	8001b0c <HAL_RCC_OscConfig>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	bf14      	ite	ne
 8004390:	2301      	movne	r3, #1
 8004392:	2300      	moveq	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d001      	beq.n	800439e <_Z18SystemClock_Configv+0x62>
		Error_Handler();
 800439a:	f000 fa0f 	bl	80047bc <Error_Handler>
	}
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800439e:	230f      	movs	r3, #15
 80043a0:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80043a2:	2302      	movs	r3, #2
 80043a4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80043a6:	2300      	movs	r3, #0
 80043a8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80043aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043ae:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80043b0:	2300      	movs	r3, #0
 80043b2:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80043b4:	1d3b      	adds	r3, r7, #4
 80043b6:	2102      	movs	r1, #2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7fd fd6d 	bl	8001e98 <HAL_RCC_ClockConfig>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	bf14      	ite	ne
 80043c4:	2301      	movne	r3, #1
 80043c6:	2300      	moveq	r3, #0
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <_Z18SystemClock_Configv+0x96>
		Error_Handler();
 80043ce:	f000 f9f5 	bl	80047bc <Error_Handler>
	}
}
 80043d2:	bf00      	nop
 80043d4:	3740      	adds	r7, #64	; 0x40
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
	...

080043dc <_ZL12MX_SPI2_Initv>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80043e0:	4b1a      	ldr	r3, [pc, #104]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 80043e2:	4a1b      	ldr	r2, [pc, #108]	; (8004450 <_ZL12MX_SPI2_Initv+0x74>)
 80043e4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80043e6:	4b19      	ldr	r3, [pc, #100]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 80043e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80043ec:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80043ee:	4b17      	ldr	r3, [pc, #92]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 80043f0:	2200      	movs	r2, #0
 80043f2:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80043f4:	4b15      	ldr	r3, [pc, #84]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80043fa:	4b14      	ldr	r3, [pc, #80]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004400:	4b12      	ldr	r3, [pc, #72]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 8004402:	2200      	movs	r2, #0
 8004404:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8004406:	4b11      	ldr	r3, [pc, #68]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 8004408:	f44f 7200 	mov.w	r2, #512	; 0x200
 800440c:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800440e:	4b0f      	ldr	r3, [pc, #60]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 8004410:	2228      	movs	r2, #40	; 0x28
 8004412:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004414:	4b0d      	ldr	r3, [pc, #52]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 8004416:	2200      	movs	r2, #0
 8004418:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800441a:	4b0c      	ldr	r3, [pc, #48]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 800441c:	2200      	movs	r2, #0
 800441e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004420:	4b0a      	ldr	r3, [pc, #40]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 8004422:	2200      	movs	r2, #0
 8004424:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 8004426:	4b09      	ldr	r3, [pc, #36]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 8004428:	2207      	movs	r2, #7
 800442a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 800442c:	4807      	ldr	r0, [pc, #28]	; (800444c <_ZL12MX_SPI2_Initv+0x70>)
 800442e:	f7fd fe03 	bl	8002038 <HAL_SPI_Init>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	bf14      	ite	ne
 8004438:	2301      	movne	r3, #1
 800443a:	2300      	moveq	r3, #0
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d001      	beq.n	8004446 <_ZL12MX_SPI2_Initv+0x6a>
		Error_Handler();
 8004442:	f000 f9bb 	bl	80047bc <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8004446:	bf00      	nop
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	20000a3c 	.word	0x20000a3c
 8004450:	40003800 	.word	0x40003800

08004454 <_ZL12MX_TIM4_Initv>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8004454:	b580      	push	{r7, lr}
 8004456:	b08c      	sub	sp, #48	; 0x30
 8004458:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 800445a:	f107 030c 	add.w	r3, r7, #12
 800445e:	2224      	movs	r2, #36	; 0x24
 8004460:	2100      	movs	r1, #0
 8004462:	4618      	mov	r0, r3
 8004464:	f002 f80a 	bl	800647c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004468:	1d3b      	adds	r3, r7, #4
 800446a:	2200      	movs	r2, #0
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8004470:	4b25      	ldr	r3, [pc, #148]	; (8004508 <_ZL12MX_TIM4_Initv+0xb4>)
 8004472:	4a26      	ldr	r2, [pc, #152]	; (800450c <_ZL12MX_TIM4_Initv+0xb8>)
 8004474:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 8004476:	4b24      	ldr	r3, [pc, #144]	; (8004508 <_ZL12MX_TIM4_Initv+0xb4>)
 8004478:	2200      	movs	r2, #0
 800447a:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800447c:	4b22      	ldr	r3, [pc, #136]	; (8004508 <_ZL12MX_TIM4_Initv+0xb4>)
 800447e:	2200      	movs	r2, #0
 8004480:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0xffff;
 8004482:	4b21      	ldr	r3, [pc, #132]	; (8004508 <_ZL12MX_TIM4_Initv+0xb4>)
 8004484:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004488:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800448a:	4b1f      	ldr	r3, [pc, #124]	; (8004508 <_ZL12MX_TIM4_Initv+0xb4>)
 800448c:	2200      	movs	r2, #0
 800448e:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004490:	4b1d      	ldr	r3, [pc, #116]	; (8004508 <_ZL12MX_TIM4_Initv+0xb4>)
 8004492:	2200      	movs	r2, #0
 8004494:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004496:	2303      	movs	r3, #3
 8004498:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800449a:	2300      	movs	r3, #0
 800449c:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800449e:	2301      	movs	r3, #1
 80044a0:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80044a2:	2300      	movs	r3, #0
 80044a4:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 80044a6:	2300      	movs	r3, #0
 80044a8:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80044aa:	2300      	movs	r3, #0
 80044ac:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80044ae:	2301      	movs	r3, #1
 80044b0:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80044b2:	2300      	movs	r3, #0
 80044b4:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 80044b6:	2300      	movs	r3, #0
 80044b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK) {
 80044ba:	f107 030c 	add.w	r3, r7, #12
 80044be:	4619      	mov	r1, r3
 80044c0:	4811      	ldr	r0, [pc, #68]	; (8004508 <_ZL12MX_TIM4_Initv+0xb4>)
 80044c2:	f7fd ff2d 	bl	8002320 <HAL_TIM_Encoder_Init>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	bf14      	ite	ne
 80044cc:	2301      	movne	r3, #1
 80044ce:	2300      	moveq	r3, #0
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d001      	beq.n	80044da <_ZL12MX_TIM4_Initv+0x86>
		Error_Handler();
 80044d6:	f000 f971 	bl	80047bc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044da:	2300      	movs	r3, #0
 80044dc:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044de:	2300      	movs	r3, #0
 80044e0:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80044e2:	1d3b      	adds	r3, r7, #4
 80044e4:	4619      	mov	r1, r3
 80044e6:	4808      	ldr	r0, [pc, #32]	; (8004508 <_ZL12MX_TIM4_Initv+0xb4>)
 80044e8:	f7fd ff63 	bl	80023b2 <HAL_TIMEx_MasterConfigSynchronization>
 80044ec:	4603      	mov	r3, r0
			!= HAL_OK) {
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	bf14      	ite	ne
 80044f2:	2301      	movne	r3, #1
 80044f4:	2300      	moveq	r3, #0
 80044f6:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <_ZL12MX_TIM4_Initv+0xac>
		Error_Handler();
 80044fc:	f000 f95e 	bl	80047bc <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8004500:	bf00      	nop
 8004502:	3730      	adds	r7, #48	; 0x30
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	20000b14 	.word	0x20000b14
 800450c:	40000800 	.word	0x40000800

08004510 <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8004510:	b580      	push	{r7, lr}
 8004512:	b08c      	sub	sp, #48	; 0x30
 8004514:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8004516:	f107 030c 	add.w	r3, r7, #12
 800451a:	2224      	movs	r2, #36	; 0x24
 800451c:	2100      	movs	r1, #0
 800451e:	4618      	mov	r0, r3
 8004520:	f001 ffac 	bl	800647c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004524:	1d3b      	adds	r3, r7, #4
 8004526:	2200      	movs	r2, #0
 8004528:	601a      	str	r2, [r3, #0]
 800452a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800452c:	4b25      	ldr	r3, [pc, #148]	; (80045c4 <_ZL12MX_TIM3_Initv+0xb4>)
 800452e:	4a26      	ldr	r2, [pc, #152]	; (80045c8 <_ZL12MX_TIM3_Initv+0xb8>)
 8004530:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8004532:	4b24      	ldr	r3, [pc, #144]	; (80045c4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004534:	2200      	movs	r2, #0
 8004536:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004538:	4b22      	ldr	r3, [pc, #136]	; (80045c4 <_ZL12MX_TIM3_Initv+0xb4>)
 800453a:	2200      	movs	r2, #0
 800453c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 0xffff;
 800453e:	4b21      	ldr	r3, [pc, #132]	; (80045c4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004540:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004544:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004546:	4b1f      	ldr	r3, [pc, #124]	; (80045c4 <_ZL12MX_TIM3_Initv+0xb4>)
 8004548:	2200      	movs	r2, #0
 800454a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800454c:	4b1d      	ldr	r3, [pc, #116]	; (80045c4 <_ZL12MX_TIM3_Initv+0xb4>)
 800454e:	2200      	movs	r2, #0
 8004550:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004552:	2303      	movs	r3, #3
 8004554:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004556:	2300      	movs	r3, #0
 8004558:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800455a:	2301      	movs	r3, #1
 800455c:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800455e:	2300      	movs	r3, #0
 8004560:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8004562:	2300      	movs	r3, #0
 8004564:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004566:	2300      	movs	r3, #0
 8004568:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800456a:	2301      	movs	r3, #1
 800456c:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800456e:	2300      	movs	r3, #0
 8004570:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8004572:	2300      	movs	r3, #0
 8004574:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 8004576:	f107 030c 	add.w	r3, r7, #12
 800457a:	4619      	mov	r1, r3
 800457c:	4811      	ldr	r0, [pc, #68]	; (80045c4 <_ZL12MX_TIM3_Initv+0xb4>)
 800457e:	f7fd fecf 	bl	8002320 <HAL_TIM_Encoder_Init>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	bf14      	ite	ne
 8004588:	2301      	movne	r3, #1
 800458a:	2300      	moveq	r3, #0
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <_ZL12MX_TIM3_Initv+0x86>
		Error_Handler();
 8004592:	f000 f913 	bl	80047bc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004596:	2300      	movs	r3, #0
 8004598:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800459a:	2300      	movs	r3, #0
 800459c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800459e:	1d3b      	adds	r3, r7, #4
 80045a0:	4619      	mov	r1, r3
 80045a2:	4808      	ldr	r0, [pc, #32]	; (80045c4 <_ZL12MX_TIM3_Initv+0xb4>)
 80045a4:	f7fd ff05 	bl	80023b2 <HAL_TIMEx_MasterConfigSynchronization>
 80045a8:	4603      	mov	r3, r0
			!= HAL_OK) {
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	bf14      	ite	ne
 80045ae:	2301      	movne	r3, #1
 80045b0:	2300      	moveq	r3, #0
 80045b2:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d001      	beq.n	80045bc <_ZL12MX_TIM3_Initv+0xac>
		Error_Handler();
 80045b8:	f000 f900 	bl	80047bc <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80045bc:	bf00      	nop
 80045be:	3730      	adds	r7, #48	; 0x30
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	20000ad4 	.word	0x20000ad4
 80045c8:	40000400 	.word	0x40000400

080045cc <_ZL12MX_TIM2_Initv>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80045d2:	f107 0308 	add.w	r3, r7, #8
 80045d6:	2200      	movs	r2, #0
 80045d8:	601a      	str	r2, [r3, #0]
 80045da:	605a      	str	r2, [r3, #4]
 80045dc:	609a      	str	r2, [r3, #8]
 80045de:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80045e0:	463b      	mov	r3, r7
 80045e2:	2200      	movs	r2, #0
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80045e8:	4b25      	ldr	r3, [pc, #148]	; (8004680 <_ZL12MX_TIM2_Initv+0xb4>)
 80045ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80045ee:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 9 - 1; //512Hz
 80045f0:	4b23      	ldr	r3, [pc, #140]	; (8004680 <_ZL12MX_TIM2_Initv+0xb4>)
 80045f2:	2208      	movs	r2, #8
 80045f4:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045f6:	4b22      	ldr	r3, [pc, #136]	; (8004680 <_ZL12MX_TIM2_Initv+0xb4>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 15625-1;
 80045fc:	4b20      	ldr	r3, [pc, #128]	; (8004680 <_ZL12MX_TIM2_Initv+0xb4>)
 80045fe:	f643 5208 	movw	r2, #15624	; 0x3d08
 8004602:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8004604:	4b1e      	ldr	r3, [pc, #120]	; (8004680 <_ZL12MX_TIM2_Initv+0xb4>)
 8004606:	f44f 7200 	mov.w	r2, #512	; 0x200
 800460a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800460c:	4b1c      	ldr	r3, [pc, #112]	; (8004680 <_ZL12MX_TIM2_Initv+0xb4>)
 800460e:	2200      	movs	r2, #0
 8004610:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8004612:	481b      	ldr	r0, [pc, #108]	; (8004680 <_ZL12MX_TIM2_Initv+0xb4>)
 8004614:	f7fd fe6a 	bl	80022ec <HAL_TIM_Base_Init>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	bf14      	ite	ne
 800461e:	2301      	movne	r3, #1
 8004620:	2300      	moveq	r3, #0
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	d001      	beq.n	800462c <_ZL12MX_TIM2_Initv+0x60>
		Error_Handler();
 8004628:	f000 f8c8 	bl	80047bc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800462c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004630:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8004632:	f107 0308 	add.w	r3, r7, #8
 8004636:	4619      	mov	r1, r3
 8004638:	4811      	ldr	r0, [pc, #68]	; (8004680 <_ZL12MX_TIM2_Initv+0xb4>)
 800463a:	f7fd fd65 	bl	8002108 <HAL_TIM_ConfigClockSource>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	bf14      	ite	ne
 8004644:	2301      	movne	r3, #1
 8004646:	2300      	moveq	r3, #0
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <_ZL12MX_TIM2_Initv+0x86>
		Error_Handler();
 800464e:	f000 f8b5 	bl	80047bc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004652:	2300      	movs	r3, #0
 8004654:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004656:	2300      	movs	r3, #0
 8004658:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800465a:	463b      	mov	r3, r7
 800465c:	4619      	mov	r1, r3
 800465e:	4808      	ldr	r0, [pc, #32]	; (8004680 <_ZL12MX_TIM2_Initv+0xb4>)
 8004660:	f7fd fea7 	bl	80023b2 <HAL_TIMEx_MasterConfigSynchronization>
 8004664:	4603      	mov	r3, r0
			!= HAL_OK) {
 8004666:	2b00      	cmp	r3, #0
 8004668:	bf14      	ite	ne
 800466a:	2301      	movne	r3, #1
 800466c:	2300      	moveq	r3, #0
 800466e:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <_ZL12MX_TIM2_Initv+0xac>
		Error_Handler();
 8004674:	f000 f8a2 	bl	80047bc <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8004678:	bf00      	nop
 800467a:	3718      	adds	r7, #24
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	20000a94 	.word	0x20000a94

08004684 <_ZL19MX_USART1_UART_Initv>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8004688:	4b13      	ldr	r3, [pc, #76]	; (80046d8 <_ZL19MX_USART1_UART_Initv+0x54>)
 800468a:	4a14      	ldr	r2, [pc, #80]	; (80046dc <_ZL19MX_USART1_UART_Initv+0x58>)
 800468c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200; //
 800468e:	4b12      	ldr	r3, [pc, #72]	; (80046d8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8004690:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004694:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004696:	4b10      	ldr	r3, [pc, #64]	; (80046d8 <_ZL19MX_USART1_UART_Initv+0x54>)
 8004698:	2200      	movs	r2, #0
 800469a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800469c:	4b0e      	ldr	r3, [pc, #56]	; (80046d8 <_ZL19MX_USART1_UART_Initv+0x54>)
 800469e:	2200      	movs	r2, #0
 80046a0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80046a2:	4b0d      	ldr	r3, [pc, #52]	; (80046d8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80046a8:	4b0b      	ldr	r3, [pc, #44]	; (80046d8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80046aa:	220c      	movs	r2, #12
 80046ac:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046ae:	4b0a      	ldr	r3, [pc, #40]	; (80046d8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80046b4:	4b08      	ldr	r3, [pc, #32]	; (80046d8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80046ba:	4807      	ldr	r0, [pc, #28]	; (80046d8 <_ZL19MX_USART1_UART_Initv+0x54>)
 80046bc:	f7fd ff6e 	bl	800259c <HAL_UART_Init>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	bf14      	ite	ne
 80046c6:	2301      	movne	r3, #1
 80046c8:	2300      	moveq	r3, #0
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d001      	beq.n	80046d4 <_ZL19MX_USART1_UART_Initv+0x50>
		Error_Handler();
 80046d0:	f000 f874 	bl	80047bc <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */
	/* USER CODE END USART1_Init 2 */

}
 80046d4:	bf00      	nop
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	20000b54 	.word	0x20000b54
 80046dc:	40013800 	.word	0x40013800

080046e0 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b088      	sub	sp, #32
 80046e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80046e6:	f107 0310 	add.w	r3, r7, #16
 80046ea:	2200      	movs	r2, #0
 80046ec:	601a      	str	r2, [r3, #0]
 80046ee:	605a      	str	r2, [r3, #4]
 80046f0:	609a      	str	r2, [r3, #8]
 80046f2:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80046f4:	4b2e      	ldr	r3, [pc, #184]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	4a2d      	ldr	r2, [pc, #180]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 80046fa:	f043 0310 	orr.w	r3, r3, #16
 80046fe:	6193      	str	r3, [r2, #24]
 8004700:	4b2b      	ldr	r3, [pc, #172]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	f003 0310 	and.w	r3, r3, #16
 8004708:	60fb      	str	r3, [r7, #12]
 800470a:	68fb      	ldr	r3, [r7, #12]
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
 800470c:	4b28      	ldr	r3, [pc, #160]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	4a27      	ldr	r2, [pc, #156]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 8004712:	f043 0320 	orr.w	r3, r3, #32
 8004716:	6193      	str	r3, [r2, #24]
 8004718:	4b25      	ldr	r3, [pc, #148]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	f003 0320 	and.w	r3, r3, #32
 8004720:	60bb      	str	r3, [r7, #8]
 8004722:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8004724:	4b22      	ldr	r3, [pc, #136]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	4a21      	ldr	r2, [pc, #132]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 800472a:	f043 0304 	orr.w	r3, r3, #4
 800472e:	6193      	str	r3, [r2, #24]
 8004730:	4b1f      	ldr	r3, [pc, #124]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	607b      	str	r3, [r7, #4]
 800473a:	687b      	ldr	r3, [r7, #4]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 800473c:	4b1c      	ldr	r3, [pc, #112]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	4a1b      	ldr	r2, [pc, #108]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 8004742:	f043 0308 	orr.w	r3, r3, #8
 8004746:	6193      	str	r3, [r2, #24]
 8004748:	4b19      	ldr	r3, [pc, #100]	; (80047b0 <_ZL12MX_GPIO_Initv+0xd0>)
 800474a:	699b      	ldr	r3, [r3, #24]
 800474c:	f003 0308 	and.w	r3, r3, #8
 8004750:	603b      	str	r3, [r7, #0]
 8004752:	683b      	ldr	r3, [r7, #0]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8004754:	2200      	movs	r2, #0
 8004756:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800475a:	4816      	ldr	r0, [pc, #88]	; (80047b4 <_ZL12MX_GPIO_Initv+0xd4>)
 800475c:	f7fd f9d0 	bl	8001b00 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8004760:	2200      	movs	r2, #0
 8004762:	f241 6107 	movw	r1, #5639	; 0x1607
 8004766:	4814      	ldr	r0, [pc, #80]	; (80047b8 <_ZL12MX_GPIO_Initv+0xd8>)
 8004768:	f7fd f9ca 	bl	8001b00 <HAL_GPIO_WritePin>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_10 | GPIO_PIN_12
					| GPIO_PIN_9, GPIO_PIN_RESET);

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800476c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004770:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004772:	2301      	movs	r3, #1
 8004774:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004776:	2300      	movs	r3, #0
 8004778:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800477a:	2302      	movs	r3, #2
 800477c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800477e:	f107 0310 	add.w	r3, r7, #16
 8004782:	4619      	mov	r1, r3
 8004784:	480b      	ldr	r0, [pc, #44]	; (80047b4 <_ZL12MX_GPIO_Initv+0xd4>)
 8004786:	f7fd f8db 	bl	8001940 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB2 PB10
	 PB12 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_10
 800478a:	f241 6307 	movw	r3, #5639	; 0x1607
 800478e:	613b      	str	r3, [r7, #16]
			| GPIO_PIN_12 | GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004790:	2301      	movs	r3, #1
 8004792:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004794:	2300      	movs	r3, #0
 8004796:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004798:	2302      	movs	r3, #2
 800479a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800479c:	f107 0310 	add.w	r3, r7, #16
 80047a0:	4619      	mov	r1, r3
 80047a2:	4805      	ldr	r0, [pc, #20]	; (80047b8 <_ZL12MX_GPIO_Initv+0xd8>)
 80047a4:	f7fd f8cc 	bl	8001940 <HAL_GPIO_Init>

	//GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
	//GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
	//LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
}
 80047a8:	bf00      	nop
 80047aa:	3720      	adds	r7, #32
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40021000 	.word	0x40021000
 80047b4:	40011000 	.word	0x40011000
 80047b8:	40010c00 	.word	0x40010c00

080047bc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80047bc:	b480      	push	{r7}
 80047be:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80047c0:	bf00      	nop
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bc80      	pop	{r7}
 80047c6:	4770      	bx	lr

080047c8 <_Z8can_packIfEvRA8_hT_>:
     data = _e.data;
 }

 // packs can payload
 template<typename T>
 void can_pack(uint8_t (&buf)[CAN_MTU], const T data) //
 80047c8:	b490      	push	{r4, r7}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
 {
     _Encapsulator<T> _e;
     _e.data = data;
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	60bb      	str	r3, [r7, #8]

     for (int i = sizeof(T); i > 0;)
 80047d6:	2304      	movs	r3, #4
 80047d8:	617b      	str	r3, [r7, #20]
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	dd17      	ble.n	8004810 <_Z8can_packIfEvRA8_hT_+0x48>
     {
         i--;
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	3b01      	subs	r3, #1
 80047e4:	617b      	str	r3, [r7, #20]
         buf[i] = _e.i & 0xff;
 80047e6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80047ea:	b2d9      	uxtb	r1, r3
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	4413      	add	r3, r2
 80047f2:	460a      	mov	r2, r1
 80047f4:	701a      	strb	r2, [r3, #0]
         _e.i >>= 8;
 80047f6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80047fa:	f04f 0300 	mov.w	r3, #0
 80047fe:	f04f 0400 	mov.w	r4, #0
 8004802:	0a0b      	lsrs	r3, r1, #8
 8004804:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004808:	0a14      	lsrs	r4, r2, #8
 800480a:	e9c7 3402 	strd	r3, r4, [r7, #8]
     for (int i = sizeof(T); i > 0;)
 800480e:	e7e4      	b.n	80047da <_Z8can_packIfEvRA8_hT_+0x12>
     }
 }
 8004810:	bf00      	nop
 8004812:	3718      	adds	r7, #24
 8004814:	46bd      	mov	sp, r7
 8004816:	bc90      	pop	{r4, r7}
 8004818:	4770      	bx	lr
	...

0800481c <_Z41__static_initialization_and_destruction_0ii>:
 800481c:	b590      	push	{r4, r7, lr}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b01      	cmp	r3, #1
 800482a:	d10e      	bne.n	800484a <_Z41__static_initialization_and_destruction_0ii+0x2e>
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004832:	4293      	cmp	r3, r2
 8004834:	d109      	bne.n	800484a <_Z41__static_initialization_and_destruction_0ii+0x2e>
Odometry *odom = new Odometry();
 8004836:	2040      	movs	r0, #64	; 0x40
 8004838:	f000 f9cd 	bl	8004bd6 <_Znwj>
 800483c:	4603      	mov	r3, r0
 800483e:	461c      	mov	r4, r3
 8004840:	4620      	mov	r0, r4
 8004842:	f7fe fdd9 	bl	80033f8 <_ZN8OdometryC1Ev>
 8004846:	4b03      	ldr	r3, [pc, #12]	; (8004854 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8004848:	601c      	str	r4, [r3, #0]
}
 800484a:	bf00      	nop
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	bd90      	pop	{r4, r7, pc}
 8004852:	bf00      	nop
 8004854:	20000c04 	.word	0x20000c04

08004858 <_GLOBAL__sub_I_hspi2>:
 8004858:	b580      	push	{r7, lr}
 800485a:	af00      	add	r7, sp, #0
 800485c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004860:	2001      	movs	r0, #1
 8004862:	f7ff ffdb 	bl	800481c <_Z41__static_initialization_and_destruction_0ii>
 8004866:	bd80      	pop	{r7, pc}

08004868 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004868:	4b0e      	ldr	r3, [pc, #56]	; (80048a4 <HAL_MspInit+0x3c>)
{
 800486a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 800486c:	699a      	ldr	r2, [r3, #24]
 800486e:	f042 0201 	orr.w	r2, r2, #1
 8004872:	619a      	str	r2, [r3, #24]
 8004874:	699a      	ldr	r2, [r3, #24]
 8004876:	f002 0201 	and.w	r2, r2, #1
 800487a:	9200      	str	r2, [sp, #0]
 800487c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800487e:	69da      	ldr	r2, [r3, #28]
 8004880:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004884:	61da      	str	r2, [r3, #28]
 8004886:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004888:	4a07      	ldr	r2, [pc, #28]	; (80048a8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800488a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800488e:	9301      	str	r3, [sp, #4]
 8004890:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004892:	6853      	ldr	r3, [r2, #4]
 8004894:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004898:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800489c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800489e:	b002      	add	sp, #8
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	40021000 	.word	0x40021000
 80048a8:	40010000 	.word	0x40010000

080048ac <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80048ac:	b510      	push	{r4, lr}
 80048ae:	4604      	mov	r4, r0
 80048b0:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048b2:	2210      	movs	r2, #16
 80048b4:	2100      	movs	r1, #0
 80048b6:	a802      	add	r0, sp, #8
 80048b8:	f001 fde0 	bl	800647c <memset>
  if(hcan->Instance==CAN1)
 80048bc:	6822      	ldr	r2, [r4, #0]
 80048be:	4b1a      	ldr	r3, [pc, #104]	; (8004928 <HAL_CAN_MspInit+0x7c>)
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d12e      	bne.n	8004922 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80048c4:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 80048c8:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ca:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80048cc:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80048d0:	61da      	str	r2, [r3, #28]
 80048d2:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048d4:	4815      	ldr	r0, [pc, #84]	; (800492c <HAL_CAN_MspInit+0x80>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80048d6:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80048da:	9200      	str	r2, [sp, #0]
 80048dc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE(); //GPIOB
 80048de:	699a      	ldr	r2, [r3, #24]
 80048e0:	f042 0204 	orr.w	r2, r2, #4
 80048e4:	619a      	str	r2, [r3, #24]
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	f003 0304 	and.w	r3, r3, #4
 80048ec:	9301      	str	r3, [sp, #4]
 80048ee:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80048f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80048f4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048f6:	f7fd f823 	bl	8001940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048fe:	2302      	movs	r3, #2
 8004900:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004904:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004906:	a902      	add	r1, sp, #8
 8004908:	4808      	ldr	r0, [pc, #32]	; (800492c <HAL_CAN_MspInit+0x80>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800490a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800490c:	f7fd f818 	bl	8001940 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */
    __HAL_AFIO_REMAP_CAN1_2();
 8004910:	4a07      	ldr	r2, [pc, #28]	; (8004930 <HAL_CAN_MspInit+0x84>)
 8004912:	6853      	ldr	r3, [r2, #4]
 8004914:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8004918:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800491c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004920:	6053      	str	r3, [r2, #4]
  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004922:	b006      	add	sp, #24
 8004924:	bd10      	pop	{r4, pc}
 8004926:	bf00      	nop
 8004928:	40006400 	.word	0x40006400
 800492c:	40010c00 	.word	0x40010c00
 8004930:	40010000 	.word	0x40010000

08004934 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004934:	b510      	push	{r4, lr}
 8004936:	4604      	mov	r4, r0
 8004938:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800493a:	2210      	movs	r2, #16
 800493c:	2100      	movs	r1, #0
 800493e:	a802      	add	r0, sp, #8
 8004940:	f001 fd9c 	bl	800647c <memset>
  if(hspi->Instance==SPI2)
 8004944:	6822      	ldr	r2, [r4, #0]
 8004946:	4b17      	ldr	r3, [pc, #92]	; (80049a4 <HAL_SPI_MspInit+0x70>)
 8004948:	429a      	cmp	r2, r3
 800494a:	d128      	bne.n	800499e <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800494c:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 8004950:	69da      	ldr	r2, [r3, #28]
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004952:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004954:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004958:	61da      	str	r2, [r3, #28]
 800495a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800495c:	4812      	ldr	r0, [pc, #72]	; (80049a8 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800495e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004962:	9200      	str	r2, [sp, #0]
 8004964:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004966:	699a      	ldr	r2, [r3, #24]
 8004968:	f042 0208 	orr.w	r2, r2, #8
 800496c:	619a      	str	r2, [r3, #24]
 800496e:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004970:	f44f 4220 	mov.w	r2, #40960	; 0xa000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004974:	f003 0308 	and.w	r3, r3, #8
 8004978:	9301      	str	r3, [sp, #4]
 800497a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800497c:	2302      	movs	r3, #2
 800497e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004982:	2303      	movs	r3, #3
 8004984:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004986:	f7fc ffdb 	bl	8001940 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800498a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800498e:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004990:	4805      	ldr	r0, [pc, #20]	; (80049a8 <HAL_SPI_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004992:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004996:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004998:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800499a:	f7fc ffd1 	bl	8001940 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800499e:	b006      	add	sp, #24
 80049a0:	bd10      	pop	{r4, pc}
 80049a2:	bf00      	nop
 80049a4:	40003800 	.word	0x40003800
 80049a8:	40010c00 	.word	0x40010c00

080049ac <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049ac:	2210      	movs	r2, #16
{
 80049ae:	b510      	push	{r4, lr}
 80049b0:	4604      	mov	r4, r0
 80049b2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049b4:	eb0d 0002 	add.w	r0, sp, r2
 80049b8:	2100      	movs	r1, #0
 80049ba:	f001 fd5f 	bl	800647c <memset>
  if(htim_encoder->Instance==TIM3)
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	4a23      	ldr	r2, [pc, #140]	; (8004a50 <HAL_TIM_Encoder_MspInit+0xa4>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d125      	bne.n	8004a12 <HAL_TIM_Encoder_MspInit+0x66>
    {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
      /* Peripheral clock enable */
      __HAL_RCC_TIM3_CLK_ENABLE();
 80049c6:	4b23      	ldr	r3, [pc, #140]	; (8004a54 <HAL_TIM_Encoder_MspInit+0xa8>)
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049c8:	a904      	add	r1, sp, #16
      __HAL_RCC_TIM3_CLK_ENABLE();
 80049ca:	69da      	ldr	r2, [r3, #28]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049cc:	4822      	ldr	r0, [pc, #136]	; (8004a58 <HAL_TIM_Encoder_MspInit+0xac>)
      __HAL_RCC_TIM3_CLK_ENABLE();
 80049ce:	f042 0202 	orr.w	r2, r2, #2
 80049d2:	61da      	str	r2, [r3, #28]
 80049d4:	69da      	ldr	r2, [r3, #28]
 80049d6:	f002 0202 	and.w	r2, r2, #2
 80049da:	9200      	str	r2, [sp, #0]
 80049dc:	9a00      	ldr	r2, [sp, #0]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 80049de:	699a      	ldr	r2, [r3, #24]
 80049e0:	f042 0208 	orr.w	r2, r2, #8
 80049e4:	619a      	str	r2, [r3, #24]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	f003 0308 	and.w	r3, r3, #8
 80049ec:	9301      	str	r3, [sp, #4]
 80049ee:	9b01      	ldr	r3, [sp, #4]
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80049f0:	2330      	movs	r3, #48	; 0x30
 80049f2:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049f4:	2301      	movs	r3, #1
 80049f6:	9306      	str	r3, [sp, #24]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049f8:	f7fc ffa2 	bl	8001940 <HAL_GPIO_Init>

      __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80049fc:	4a17      	ldr	r2, [pc, #92]	; (8004a5c <HAL_TIM_Encoder_MspInit+0xb0>)
 80049fe:	6853      	ldr	r3, [r2, #4]
 8004a00:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a04:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004a08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a0c:	6053      	str	r3, [r2, #4]

  /* USER CODE END TIM4_MspInit 1 */
  }


}
 8004a0e:	b008      	add	sp, #32
 8004a10:	bd10      	pop	{r4, pc}
  else if(htim_encoder->Instance==TIM4)
 8004a12:	4a13      	ldr	r2, [pc, #76]	; (8004a60 <HAL_TIM_Encoder_MspInit+0xb4>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d1fa      	bne.n	8004a0e <HAL_TIM_Encoder_MspInit+0x62>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004a18:	4b0e      	ldr	r3, [pc, #56]	; (8004a54 <HAL_TIM_Encoder_MspInit+0xa8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a1a:	a904      	add	r1, sp, #16
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004a1c:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a1e:	480e      	ldr	r0, [pc, #56]	; (8004a58 <HAL_TIM_Encoder_MspInit+0xac>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004a20:	f042 0204 	orr.w	r2, r2, #4
 8004a24:	61da      	str	r2, [r3, #28]
 8004a26:	69da      	ldr	r2, [r3, #28]
 8004a28:	f002 0204 	and.w	r2, r2, #4
 8004a2c:	9202      	str	r2, [sp, #8]
 8004a2e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a30:	699a      	ldr	r2, [r3, #24]
 8004a32:	f042 0208 	orr.w	r2, r2, #8
 8004a36:	619a      	str	r2, [r3, #24]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	f003 0308 	and.w	r3, r3, #8
 8004a3e:	9303      	str	r3, [sp, #12]
 8004a40:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a42:	23c0      	movs	r3, #192	; 0xc0
 8004a44:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a46:	2301      	movs	r3, #1
 8004a48:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a4a:	f7fc ff79 	bl	8001940 <HAL_GPIO_Init>
}
 8004a4e:	e7de      	b.n	8004a0e <HAL_TIM_Encoder_MspInit+0x62>
 8004a50:	40000400 	.word	0x40000400
 8004a54:	40021000 	.word	0x40021000
 8004a58:	40010c00 	.word	0x40010c00
 8004a5c:	40010000 	.word	0x40010000
 8004a60:	40000800 	.word	0x40000800

08004a64 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8004a64:	6803      	ldr	r3, [r0, #0]
{
 8004a66:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 8004a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a6c:	d110      	bne.n	8004a90 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a6e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8004a72:	69da      	ldr	r2, [r3, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004a74:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a80:	69db      	ldr	r3, [r3, #28]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	9301      	str	r3, [sp, #4]
 8004a88:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004a8a:	b002      	add	sp, #8
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004a8c:	f7fc beba 	b.w	8001804 <HAL_NVIC_SetPriority>
}
 8004a90:	b002      	add	sp, #8
 8004a92:	4770      	bx	lr

08004a94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a94:	b510      	push	{r4, lr}
 8004a96:	4604      	mov	r4, r0
 8004a98:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a9a:	2210      	movs	r2, #16
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	a802      	add	r0, sp, #8
 8004aa0:	f001 fcec 	bl	800647c <memset>
  if(huart->Instance==USART1)
 8004aa4:	6822      	ldr	r2, [r4, #0]
 8004aa6:	4b1b      	ldr	r3, [pc, #108]	; (8004b14 <HAL_UART_MspInit+0x80>)
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d131      	bne.n	8004b10 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004aac:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8004ab0:	699a      	ldr	r2, [r3, #24]
    PA10    ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ab2:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ab4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ab8:	619a      	str	r2, [r3, #24]
 8004aba:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004abc:	4816      	ldr	r0, [pc, #88]	; (8004b18 <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004abe:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004ac2:	9200      	str	r2, [sp, #0]
 8004ac4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ac6:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ac8:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aca:	f042 0204 	orr.w	r2, r2, #4
 8004ace:	619a      	str	r2, [r3, #24]
 8004ad0:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ad2:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ad6:	f003 0304 	and.w	r3, r3, #4
 8004ada:	9301      	str	r3, [sp, #4]
 8004adc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ade:	2302      	movs	r3, #2
 8004ae0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ae8:	f7fc ff2a 	bl	8001940 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004aec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004af0:	e9cd 3402 	strd	r3, r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004af4:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004af6:	a902      	add	r1, sp, #8
 8004af8:	4807      	ldr	r0, [pc, #28]	; (8004b18 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004afa:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004afc:	f7fc ff20 	bl	8001940 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004b00:	2025      	movs	r0, #37	; 0x25
 8004b02:	4622      	mov	r2, r4
 8004b04:	4621      	mov	r1, r4
 8004b06:	f7fc fe7d 	bl	8001804 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b0a:	2025      	movs	r0, #37	; 0x25
 8004b0c:	f7fc feae 	bl	800186c <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004b10:	b006      	add	sp, #24
 8004b12:	bd10      	pop	{r4, pc}
 8004b14:	40013800 	.word	0x40013800
 8004b18:	40010800 	.word	0x40010800

08004b1c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004b1c:	4770      	bx	lr

08004b1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b1e:	e7fe      	b.n	8004b1e <HardFault_Handler>

08004b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b20:	e7fe      	b.n	8004b20 <MemManage_Handler>

08004b22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b22:	e7fe      	b.n	8004b22 <BusFault_Handler>

08004b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b24:	e7fe      	b.n	8004b24 <UsageFault_Handler>

08004b26 <SVC_Handler>:
 8004b26:	4770      	bx	lr

08004b28 <DebugMon_Handler>:
 8004b28:	4770      	bx	lr

08004b2a <PendSV_Handler>:
 8004b2a:	4770      	bx	lr

08004b2c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b2c:	f7fc bcc4 	b.w	80014b8 <HAL_IncTick>

08004b30 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004b30:	4801      	ldr	r0, [pc, #4]	; (8004b38 <USART1_IRQHandler+0x8>)
 8004b32:	f7fd bdf9 	b.w	8002728 <HAL_UART_IRQHandler>
 8004b36:	bf00      	nop
 8004b38:	20000b54 	.word	0x20000b54

08004b3c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004b3c:	4b0f      	ldr	r3, [pc, #60]	; (8004b7c <SystemInit+0x40>)
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	f042 0201 	orr.w	r2, r2, #1
 8004b44:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8004b46:	6859      	ldr	r1, [r3, #4]
 8004b48:	4a0d      	ldr	r2, [pc, #52]	; (8004b80 <SystemInit+0x44>)
 8004b4a:	400a      	ands	r2, r1
 8004b4c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004b54:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004b58:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b60:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004b68:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004b6a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004b6e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004b70:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b74:	4b03      	ldr	r3, [pc, #12]	; (8004b84 <SystemInit+0x48>)
 8004b76:	609a      	str	r2, [r3, #8]
#endif 
}
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40021000 	.word	0x40021000
 8004b80:	f8ff0000 	.word	0xf8ff0000
 8004b84:	e000ed00 	.word	0xe000ed00

08004b88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004b88:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004b8a:	e003      	b.n	8004b94 <LoopCopyDataInit>

08004b8c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004b8c:	4b0b      	ldr	r3, [pc, #44]	; (8004bbc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004b8e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004b90:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004b92:	3104      	adds	r1, #4

08004b94 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004b94:	480a      	ldr	r0, [pc, #40]	; (8004bc0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004b96:	4b0b      	ldr	r3, [pc, #44]	; (8004bc4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004b98:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004b9a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004b9c:	d3f6      	bcc.n	8004b8c <CopyDataInit>
  ldr r2, =_sbss
 8004b9e:	4a0a      	ldr	r2, [pc, #40]	; (8004bc8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004ba0:	e002      	b.n	8004ba8 <LoopFillZerobss>

08004ba2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004ba2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004ba4:	f842 3b04 	str.w	r3, [r2], #4

08004ba8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004ba8:	4b08      	ldr	r3, [pc, #32]	; (8004bcc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004baa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004bac:	d3f9      	bcc.n	8004ba2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004bae:	f7ff ffc5 	bl	8004b3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004bb2:	f001 f9f9 	bl	8005fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004bb6:	f7ff fa99 	bl	80040ec <main>
  bx lr
 8004bba:	4770      	bx	lr
  ldr r3, =_sidata
 8004bbc:	08009bbc 	.word	0x08009bbc
  ldr r0, =_sdata
 8004bc0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004bc4:	200009c0 	.word	0x200009c0
  ldr r2, =_sbss
 8004bc8:	200009c0 	.word	0x200009c0
  ldr r3, = _ebss
 8004bcc:	20000c7c 	.word	0x20000c7c

08004bd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004bd0:	e7fe      	b.n	8004bd0 <ADC1_2_IRQHandler>

08004bd2 <_ZdlPvj>:
 8004bd2:	f000 b819 	b.w	8004c08 <_ZdlPv>

08004bd6 <_Znwj>:
 8004bd6:	b510      	push	{r4, lr}
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	bf14      	ite	ne
 8004bdc:	4604      	movne	r4, r0
 8004bde:	2401      	moveq	r4, #1
 8004be0:	4620      	mov	r0, r4
 8004be2:	f001 fa05 	bl	8005ff0 <malloc>
 8004be6:	b930      	cbnz	r0, 8004bf6 <_Znwj+0x20>
 8004be8:	f000 f806 	bl	8004bf8 <_ZSt15get_new_handlerv>
 8004bec:	b908      	cbnz	r0, 8004bf2 <_Znwj+0x1c>
 8004bee:	f001 f9cd 	bl	8005f8c <abort>
 8004bf2:	4780      	blx	r0
 8004bf4:	e7f4      	b.n	8004be0 <_Znwj+0xa>
 8004bf6:	bd10      	pop	{r4, pc}

08004bf8 <_ZSt15get_new_handlerv>:
 8004bf8:	4b02      	ldr	r3, [pc, #8]	; (8004c04 <_ZSt15get_new_handlerv+0xc>)
 8004bfa:	6818      	ldr	r0, [r3, #0]
 8004bfc:	f3bf 8f5b 	dmb	ish
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	20000c2c 	.word	0x20000c2c

08004c08 <_ZdlPv>:
 8004c08:	f001 b9fa 	b.w	8006000 <free>

08004c0c <cosf>:
 8004c0c:	b507      	push	{r0, r1, r2, lr}
 8004c0e:	4a18      	ldr	r2, [pc, #96]	; (8004c70 <cosf+0x64>)
 8004c10:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8004c14:	4293      	cmp	r3, r2
 8004c16:	4601      	mov	r1, r0
 8004c18:	dc03      	bgt.n	8004c22 <cosf+0x16>
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	f000 fc78 	bl	8005510 <__kernel_cosf>
 8004c20:	e004      	b.n	8004c2c <cosf+0x20>
 8004c22:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004c26:	db04      	blt.n	8004c32 <cosf+0x26>
 8004c28:	f7fb ff82 	bl	8000b30 <__aeabi_fsub>
 8004c2c:	b003      	add	sp, #12
 8004c2e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c32:	4669      	mov	r1, sp
 8004c34:	f000 fac0 	bl	80051b8 <__ieee754_rem_pio2f>
 8004c38:	f000 0203 	and.w	r2, r0, #3
 8004c3c:	2a01      	cmp	r2, #1
 8004c3e:	d005      	beq.n	8004c4c <cosf+0x40>
 8004c40:	2a02      	cmp	r2, #2
 8004c42:	d00a      	beq.n	8004c5a <cosf+0x4e>
 8004c44:	b972      	cbnz	r2, 8004c64 <cosf+0x58>
 8004c46:	9901      	ldr	r1, [sp, #4]
 8004c48:	9800      	ldr	r0, [sp, #0]
 8004c4a:	e7e7      	b.n	8004c1c <cosf+0x10>
 8004c4c:	9901      	ldr	r1, [sp, #4]
 8004c4e:	9800      	ldr	r0, [sp, #0]
 8004c50:	f000 ff7c 	bl	8005b4c <__kernel_sinf>
 8004c54:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004c58:	e7e8      	b.n	8004c2c <cosf+0x20>
 8004c5a:	9901      	ldr	r1, [sp, #4]
 8004c5c:	9800      	ldr	r0, [sp, #0]
 8004c5e:	f000 fc57 	bl	8005510 <__kernel_cosf>
 8004c62:	e7f7      	b.n	8004c54 <cosf+0x48>
 8004c64:	2201      	movs	r2, #1
 8004c66:	9901      	ldr	r1, [sp, #4]
 8004c68:	9800      	ldr	r0, [sp, #0]
 8004c6a:	f000 ff6f 	bl	8005b4c <__kernel_sinf>
 8004c6e:	e7dd      	b.n	8004c2c <cosf+0x20>
 8004c70:	3f490fd8 	.word	0x3f490fd8

08004c74 <sinf>:
 8004c74:	b507      	push	{r0, r1, r2, lr}
 8004c76:	4a19      	ldr	r2, [pc, #100]	; (8004cdc <sinf+0x68>)
 8004c78:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	4601      	mov	r1, r0
 8004c80:	dc04      	bgt.n	8004c8c <sinf+0x18>
 8004c82:	2200      	movs	r2, #0
 8004c84:	2100      	movs	r1, #0
 8004c86:	f000 ff61 	bl	8005b4c <__kernel_sinf>
 8004c8a:	e004      	b.n	8004c96 <sinf+0x22>
 8004c8c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004c90:	db04      	blt.n	8004c9c <sinf+0x28>
 8004c92:	f7fb ff4d 	bl	8000b30 <__aeabi_fsub>
 8004c96:	b003      	add	sp, #12
 8004c98:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c9c:	4669      	mov	r1, sp
 8004c9e:	f000 fa8b 	bl	80051b8 <__ieee754_rem_pio2f>
 8004ca2:	f000 0003 	and.w	r0, r0, #3
 8004ca6:	2801      	cmp	r0, #1
 8004ca8:	d006      	beq.n	8004cb8 <sinf+0x44>
 8004caa:	2802      	cmp	r0, #2
 8004cac:	d009      	beq.n	8004cc2 <sinf+0x4e>
 8004cae:	b980      	cbnz	r0, 8004cd2 <sinf+0x5e>
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	9901      	ldr	r1, [sp, #4]
 8004cb4:	9800      	ldr	r0, [sp, #0]
 8004cb6:	e7e6      	b.n	8004c86 <sinf+0x12>
 8004cb8:	9901      	ldr	r1, [sp, #4]
 8004cba:	9800      	ldr	r0, [sp, #0]
 8004cbc:	f000 fc28 	bl	8005510 <__kernel_cosf>
 8004cc0:	e7e9      	b.n	8004c96 <sinf+0x22>
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	9901      	ldr	r1, [sp, #4]
 8004cc6:	9800      	ldr	r0, [sp, #0]
 8004cc8:	f000 ff40 	bl	8005b4c <__kernel_sinf>
 8004ccc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004cd0:	e7e1      	b.n	8004c96 <sinf+0x22>
 8004cd2:	9901      	ldr	r1, [sp, #4]
 8004cd4:	9800      	ldr	r0, [sp, #0]
 8004cd6:	f000 fc1b 	bl	8005510 <__kernel_cosf>
 8004cda:	e7f7      	b.n	8004ccc <sinf+0x58>
 8004cdc:	3f490fd8 	.word	0x3f490fd8

08004ce0 <asinf>:
 8004ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ce2:	b08b      	sub	sp, #44	; 0x2c
 8004ce4:	4604      	mov	r4, r0
 8004ce6:	f000 f895 	bl	8004e14 <__ieee754_asinf>
 8004cea:	4e21      	ldr	r6, [pc, #132]	; (8004d70 <asinf+0x90>)
 8004cec:	4605      	mov	r5, r0
 8004cee:	f996 3000 	ldrsb.w	r3, [r6]
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	d038      	beq.n	8004d68 <asinf+0x88>
 8004cf6:	4621      	mov	r1, r4
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	f7fc f9e9 	bl	80010d0 <__aeabi_fcmpun>
 8004cfe:	4607      	mov	r7, r0
 8004d00:	2800      	cmp	r0, #0
 8004d02:	d131      	bne.n	8004d68 <asinf+0x88>
 8004d04:	4620      	mov	r0, r4
 8004d06:	f001 f8ab 	bl	8005e60 <fabsf>
 8004d0a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004d0e:	f7fc f9d5 	bl	80010bc <__aeabi_fcmpgt>
 8004d12:	b348      	cbz	r0, 8004d68 <asinf+0x88>
 8004d14:	2301      	movs	r3, #1
 8004d16:	9300      	str	r3, [sp, #0]
 8004d18:	4b16      	ldr	r3, [pc, #88]	; (8004d74 <asinf+0x94>)
 8004d1a:	4620      	mov	r0, r4
 8004d1c:	9301      	str	r3, [sp, #4]
 8004d1e:	9708      	str	r7, [sp, #32]
 8004d20:	f7fb fb82 	bl	8000428 <__aeabi_f2d>
 8004d24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d2c:	4812      	ldr	r0, [pc, #72]	; (8004d78 <asinf+0x98>)
 8004d2e:	f000 ff85 	bl	8005c3c <nan>
 8004d32:	f996 3000 	ldrsb.w	r3, [r6]
 8004d36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d104      	bne.n	8004d48 <asinf+0x68>
 8004d3e:	f001 f92d 	bl	8005f9c <__errno>
 8004d42:	2321      	movs	r3, #33	; 0x21
 8004d44:	6003      	str	r3, [r0, #0]
 8004d46:	e004      	b.n	8004d52 <asinf+0x72>
 8004d48:	4668      	mov	r0, sp
 8004d4a:	f000 ff75 	bl	8005c38 <matherr>
 8004d4e:	2800      	cmp	r0, #0
 8004d50:	d0f5      	beq.n	8004d3e <asinf+0x5e>
 8004d52:	9b08      	ldr	r3, [sp, #32]
 8004d54:	b11b      	cbz	r3, 8004d5e <asinf+0x7e>
 8004d56:	f001 f921 	bl	8005f9c <__errno>
 8004d5a:	9b08      	ldr	r3, [sp, #32]
 8004d5c:	6003      	str	r3, [r0, #0]
 8004d5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d62:	f7fb fe91 	bl	8000a88 <__aeabi_d2f>
 8004d66:	4605      	mov	r5, r0
 8004d68:	4628      	mov	r0, r5
 8004d6a:	b00b      	add	sp, #44	; 0x2c
 8004d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	2000000c 	.word	0x2000000c
 8004d74:	08009538 	.word	0x08009538
 8004d78:	08009a9d 	.word	0x08009a9d

08004d7c <atan2f>:
 8004d7c:	f000 b98c 	b.w	8005098 <__ieee754_atan2f>

08004d80 <sqrtf>:
 8004d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d82:	b08b      	sub	sp, #44	; 0x2c
 8004d84:	4604      	mov	r4, r0
 8004d86:	f000 fb6f 	bl	8005468 <__ieee754_sqrtf>
 8004d8a:	4b20      	ldr	r3, [pc, #128]	; (8004e0c <sqrtf+0x8c>)
 8004d8c:	4606      	mov	r6, r0
 8004d8e:	f993 5000 	ldrsb.w	r5, [r3]
 8004d92:	1c6b      	adds	r3, r5, #1
 8004d94:	d02a      	beq.n	8004dec <sqrtf+0x6c>
 8004d96:	4621      	mov	r1, r4
 8004d98:	4620      	mov	r0, r4
 8004d9a:	f7fc f999 	bl	80010d0 <__aeabi_fcmpun>
 8004d9e:	4607      	mov	r7, r0
 8004da0:	bb20      	cbnz	r0, 8004dec <sqrtf+0x6c>
 8004da2:	2100      	movs	r1, #0
 8004da4:	4620      	mov	r0, r4
 8004da6:	f7fc f96b 	bl	8001080 <__aeabi_fcmplt>
 8004daa:	b1f8      	cbz	r0, 8004dec <sqrtf+0x6c>
 8004dac:	2301      	movs	r3, #1
 8004dae:	9300      	str	r3, [sp, #0]
 8004db0:	4b17      	ldr	r3, [pc, #92]	; (8004e10 <sqrtf+0x90>)
 8004db2:	4620      	mov	r0, r4
 8004db4:	9301      	str	r3, [sp, #4]
 8004db6:	9708      	str	r7, [sp, #32]
 8004db8:	f7fb fb36 	bl	8000428 <__aeabi_f2d>
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004dc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	b99d      	cbnz	r5, 8004df2 <sqrtf+0x72>
 8004dca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004dce:	4668      	mov	r0, sp
 8004dd0:	f000 ff32 	bl	8005c38 <matherr>
 8004dd4:	b1a8      	cbz	r0, 8004e02 <sqrtf+0x82>
 8004dd6:	9b08      	ldr	r3, [sp, #32]
 8004dd8:	b11b      	cbz	r3, 8004de2 <sqrtf+0x62>
 8004dda:	f001 f8df 	bl	8005f9c <__errno>
 8004dde:	9b08      	ldr	r3, [sp, #32]
 8004de0:	6003      	str	r3, [r0, #0]
 8004de2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004de6:	f7fb fe4f 	bl	8000a88 <__aeabi_d2f>
 8004dea:	4606      	mov	r6, r0
 8004dec:	4630      	mov	r0, r6
 8004dee:	b00b      	add	sp, #44	; 0x2c
 8004df0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004df2:	4610      	mov	r0, r2
 8004df4:	4619      	mov	r1, r3
 8004df6:	f7fb fc99 	bl	800072c <__aeabi_ddiv>
 8004dfa:	2d02      	cmp	r5, #2
 8004dfc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004e00:	d1e5      	bne.n	8004dce <sqrtf+0x4e>
 8004e02:	f001 f8cb 	bl	8005f9c <__errno>
 8004e06:	2321      	movs	r3, #33	; 0x21
 8004e08:	6003      	str	r3, [r0, #0]
 8004e0a:	e7e4      	b.n	8004dd6 <sqrtf+0x56>
 8004e0c:	2000000c 	.word	0x2000000c
 8004e10:	0800953e 	.word	0x0800953e

08004e14 <__ieee754_asinf>:
 8004e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e18:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8004e1c:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8004e20:	4604      	mov	r4, r0
 8004e22:	4607      	mov	r7, r0
 8004e24:	d10c      	bne.n	8004e40 <__ieee754_asinf+0x2c>
 8004e26:	498c      	ldr	r1, [pc, #560]	; (8005058 <__ieee754_asinf+0x244>)
 8004e28:	f7fb ff8c 	bl	8000d44 <__aeabi_fmul>
 8004e2c:	498b      	ldr	r1, [pc, #556]	; (800505c <__ieee754_asinf+0x248>)
 8004e2e:	4605      	mov	r5, r0
 8004e30:	4620      	mov	r0, r4
 8004e32:	f7fb ff87 	bl	8000d44 <__aeabi_fmul>
 8004e36:	4601      	mov	r1, r0
 8004e38:	4628      	mov	r0, r5
 8004e3a:	f7fb fe7b 	bl	8000b34 <__addsf3>
 8004e3e:	e006      	b.n	8004e4e <__ieee754_asinf+0x3a>
 8004e40:	dd09      	ble.n	8004e56 <__ieee754_asinf+0x42>
 8004e42:	4601      	mov	r1, r0
 8004e44:	f7fb fe74 	bl	8000b30 <__aeabi_fsub>
 8004e48:	4601      	mov	r1, r0
 8004e4a:	f7fc f82f 	bl	8000eac <__aeabi_fdiv>
 8004e4e:	4604      	mov	r4, r0
 8004e50:	4620      	mov	r0, r4
 8004e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e56:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8004e5a:	da0b      	bge.n	8004e74 <__ieee754_asinf+0x60>
 8004e5c:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
 8004e60:	da73      	bge.n	8004f4a <__ieee754_asinf+0x136>
 8004e62:	497f      	ldr	r1, [pc, #508]	; (8005060 <__ieee754_asinf+0x24c>)
 8004e64:	f7fb fe66 	bl	8000b34 <__addsf3>
 8004e68:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004e6c:	f7fc f926 	bl	80010bc <__aeabi_fcmpgt>
 8004e70:	2800      	cmp	r0, #0
 8004e72:	d1ed      	bne.n	8004e50 <__ieee754_asinf+0x3c>
 8004e74:	4620      	mov	r0, r4
 8004e76:	f000 fff3 	bl	8005e60 <fabsf>
 8004e7a:	4601      	mov	r1, r0
 8004e7c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004e80:	f7fb fe56 	bl	8000b30 <__aeabi_fsub>
 8004e84:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004e88:	f7fb ff5c 	bl	8000d44 <__aeabi_fmul>
 8004e8c:	4604      	mov	r4, r0
 8004e8e:	4975      	ldr	r1, [pc, #468]	; (8005064 <__ieee754_asinf+0x250>)
 8004e90:	f7fb ff58 	bl	8000d44 <__aeabi_fmul>
 8004e94:	4974      	ldr	r1, [pc, #464]	; (8005068 <__ieee754_asinf+0x254>)
 8004e96:	f7fb fe4d 	bl	8000b34 <__addsf3>
 8004e9a:	4621      	mov	r1, r4
 8004e9c:	f7fb ff52 	bl	8000d44 <__aeabi_fmul>
 8004ea0:	4972      	ldr	r1, [pc, #456]	; (800506c <__ieee754_asinf+0x258>)
 8004ea2:	f7fb fe45 	bl	8000b30 <__aeabi_fsub>
 8004ea6:	4621      	mov	r1, r4
 8004ea8:	f7fb ff4c 	bl	8000d44 <__aeabi_fmul>
 8004eac:	4970      	ldr	r1, [pc, #448]	; (8005070 <__ieee754_asinf+0x25c>)
 8004eae:	f7fb fe41 	bl	8000b34 <__addsf3>
 8004eb2:	4621      	mov	r1, r4
 8004eb4:	f7fb ff46 	bl	8000d44 <__aeabi_fmul>
 8004eb8:	496e      	ldr	r1, [pc, #440]	; (8005074 <__ieee754_asinf+0x260>)
 8004eba:	f7fb fe39 	bl	8000b30 <__aeabi_fsub>
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	f7fb ff40 	bl	8000d44 <__aeabi_fmul>
 8004ec4:	496c      	ldr	r1, [pc, #432]	; (8005078 <__ieee754_asinf+0x264>)
 8004ec6:	f7fb fe35 	bl	8000b34 <__addsf3>
 8004eca:	4621      	mov	r1, r4
 8004ecc:	f7fb ff3a 	bl	8000d44 <__aeabi_fmul>
 8004ed0:	496a      	ldr	r1, [pc, #424]	; (800507c <__ieee754_asinf+0x268>)
 8004ed2:	4680      	mov	r8, r0
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	f7fb ff35 	bl	8000d44 <__aeabi_fmul>
 8004eda:	4969      	ldr	r1, [pc, #420]	; (8005080 <__ieee754_asinf+0x26c>)
 8004edc:	f7fb fe28 	bl	8000b30 <__aeabi_fsub>
 8004ee0:	4621      	mov	r1, r4
 8004ee2:	f7fb ff2f 	bl	8000d44 <__aeabi_fmul>
 8004ee6:	4967      	ldr	r1, [pc, #412]	; (8005084 <__ieee754_asinf+0x270>)
 8004ee8:	f7fb fe24 	bl	8000b34 <__addsf3>
 8004eec:	4621      	mov	r1, r4
 8004eee:	f7fb ff29 	bl	8000d44 <__aeabi_fmul>
 8004ef2:	4965      	ldr	r1, [pc, #404]	; (8005088 <__ieee754_asinf+0x274>)
 8004ef4:	f7fb fe1c 	bl	8000b30 <__aeabi_fsub>
 8004ef8:	4621      	mov	r1, r4
 8004efa:	f7fb ff23 	bl	8000d44 <__aeabi_fmul>
 8004efe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004f02:	f7fb fe17 	bl	8000b34 <__addsf3>
 8004f06:	4681      	mov	r9, r0
 8004f08:	4620      	mov	r0, r4
 8004f0a:	f000 faad 	bl	8005468 <__ieee754_sqrtf>
 8004f0e:	4b5f      	ldr	r3, [pc, #380]	; (800508c <__ieee754_asinf+0x278>)
 8004f10:	4606      	mov	r6, r0
 8004f12:	429d      	cmp	r5, r3
 8004f14:	dd63      	ble.n	8004fde <__ieee754_asinf+0x1ca>
 8004f16:	4649      	mov	r1, r9
 8004f18:	4640      	mov	r0, r8
 8004f1a:	f7fb ffc7 	bl	8000eac <__aeabi_fdiv>
 8004f1e:	4631      	mov	r1, r6
 8004f20:	f7fb ff10 	bl	8000d44 <__aeabi_fmul>
 8004f24:	4631      	mov	r1, r6
 8004f26:	f7fb fe05 	bl	8000b34 <__addsf3>
 8004f2a:	4601      	mov	r1, r0
 8004f2c:	f7fb fe02 	bl	8000b34 <__addsf3>
 8004f30:	4957      	ldr	r1, [pc, #348]	; (8005090 <__ieee754_asinf+0x27c>)
 8004f32:	f7fb fdff 	bl	8000b34 <__addsf3>
 8004f36:	4601      	mov	r1, r0
 8004f38:	4847      	ldr	r0, [pc, #284]	; (8005058 <__ieee754_asinf+0x244>)
 8004f3a:	f7fb fdf9 	bl	8000b30 <__aeabi_fsub>
 8004f3e:	2f00      	cmp	r7, #0
 8004f40:	4604      	mov	r4, r0
 8004f42:	bfd8      	it	le
 8004f44:	f100 4400 	addle.w	r4, r0, #2147483648	; 0x80000000
 8004f48:	e782      	b.n	8004e50 <__ieee754_asinf+0x3c>
 8004f4a:	4601      	mov	r1, r0
 8004f4c:	f7fb fefa 	bl	8000d44 <__aeabi_fmul>
 8004f50:	4605      	mov	r5, r0
 8004f52:	4944      	ldr	r1, [pc, #272]	; (8005064 <__ieee754_asinf+0x250>)
 8004f54:	f7fb fef6 	bl	8000d44 <__aeabi_fmul>
 8004f58:	4943      	ldr	r1, [pc, #268]	; (8005068 <__ieee754_asinf+0x254>)
 8004f5a:	f7fb fdeb 	bl	8000b34 <__addsf3>
 8004f5e:	4629      	mov	r1, r5
 8004f60:	f7fb fef0 	bl	8000d44 <__aeabi_fmul>
 8004f64:	4941      	ldr	r1, [pc, #260]	; (800506c <__ieee754_asinf+0x258>)
 8004f66:	f7fb fde3 	bl	8000b30 <__aeabi_fsub>
 8004f6a:	4629      	mov	r1, r5
 8004f6c:	f7fb feea 	bl	8000d44 <__aeabi_fmul>
 8004f70:	493f      	ldr	r1, [pc, #252]	; (8005070 <__ieee754_asinf+0x25c>)
 8004f72:	f7fb fddf 	bl	8000b34 <__addsf3>
 8004f76:	4629      	mov	r1, r5
 8004f78:	f7fb fee4 	bl	8000d44 <__aeabi_fmul>
 8004f7c:	493d      	ldr	r1, [pc, #244]	; (8005074 <__ieee754_asinf+0x260>)
 8004f7e:	f7fb fdd7 	bl	8000b30 <__aeabi_fsub>
 8004f82:	4629      	mov	r1, r5
 8004f84:	f7fb fede 	bl	8000d44 <__aeabi_fmul>
 8004f88:	493b      	ldr	r1, [pc, #236]	; (8005078 <__ieee754_asinf+0x264>)
 8004f8a:	f7fb fdd3 	bl	8000b34 <__addsf3>
 8004f8e:	4629      	mov	r1, r5
 8004f90:	f7fb fed8 	bl	8000d44 <__aeabi_fmul>
 8004f94:	4939      	ldr	r1, [pc, #228]	; (800507c <__ieee754_asinf+0x268>)
 8004f96:	4606      	mov	r6, r0
 8004f98:	4628      	mov	r0, r5
 8004f9a:	f7fb fed3 	bl	8000d44 <__aeabi_fmul>
 8004f9e:	4938      	ldr	r1, [pc, #224]	; (8005080 <__ieee754_asinf+0x26c>)
 8004fa0:	f7fb fdc6 	bl	8000b30 <__aeabi_fsub>
 8004fa4:	4629      	mov	r1, r5
 8004fa6:	f7fb fecd 	bl	8000d44 <__aeabi_fmul>
 8004faa:	4936      	ldr	r1, [pc, #216]	; (8005084 <__ieee754_asinf+0x270>)
 8004fac:	f7fb fdc2 	bl	8000b34 <__addsf3>
 8004fb0:	4629      	mov	r1, r5
 8004fb2:	f7fb fec7 	bl	8000d44 <__aeabi_fmul>
 8004fb6:	4934      	ldr	r1, [pc, #208]	; (8005088 <__ieee754_asinf+0x274>)
 8004fb8:	f7fb fdba 	bl	8000b30 <__aeabi_fsub>
 8004fbc:	4629      	mov	r1, r5
 8004fbe:	f7fb fec1 	bl	8000d44 <__aeabi_fmul>
 8004fc2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004fc6:	f7fb fdb5 	bl	8000b34 <__addsf3>
 8004fca:	4601      	mov	r1, r0
 8004fcc:	4630      	mov	r0, r6
 8004fce:	f7fb ff6d 	bl	8000eac <__aeabi_fdiv>
 8004fd2:	4621      	mov	r1, r4
 8004fd4:	f7fb feb6 	bl	8000d44 <__aeabi_fmul>
 8004fd8:	4601      	mov	r1, r0
 8004fda:	4620      	mov	r0, r4
 8004fdc:	e72d      	b.n	8004e3a <__ieee754_asinf+0x26>
 8004fde:	4601      	mov	r1, r0
 8004fe0:	f420 657f 	bic.w	r5, r0, #4080	; 0xff0
 8004fe4:	f7fb fda6 	bl	8000b34 <__addsf3>
 8004fe8:	4649      	mov	r1, r9
 8004fea:	4682      	mov	sl, r0
 8004fec:	4640      	mov	r0, r8
 8004fee:	f7fb ff5d 	bl	8000eac <__aeabi_fdiv>
 8004ff2:	4601      	mov	r1, r0
 8004ff4:	4650      	mov	r0, sl
 8004ff6:	f7fb fea5 	bl	8000d44 <__aeabi_fmul>
 8004ffa:	f025 050f 	bic.w	r5, r5, #15
 8004ffe:	4680      	mov	r8, r0
 8005000:	4629      	mov	r1, r5
 8005002:	4628      	mov	r0, r5
 8005004:	f7fb fe9e 	bl	8000d44 <__aeabi_fmul>
 8005008:	4601      	mov	r1, r0
 800500a:	4620      	mov	r0, r4
 800500c:	f7fb fd90 	bl	8000b30 <__aeabi_fsub>
 8005010:	4631      	mov	r1, r6
 8005012:	4604      	mov	r4, r0
 8005014:	4628      	mov	r0, r5
 8005016:	f7fb fd8d 	bl	8000b34 <__addsf3>
 800501a:	4601      	mov	r1, r0
 800501c:	4620      	mov	r0, r4
 800501e:	f7fb ff45 	bl	8000eac <__aeabi_fdiv>
 8005022:	4601      	mov	r1, r0
 8005024:	f7fb fd86 	bl	8000b34 <__addsf3>
 8005028:	4601      	mov	r1, r0
 800502a:	480c      	ldr	r0, [pc, #48]	; (800505c <__ieee754_asinf+0x248>)
 800502c:	f7fb fd80 	bl	8000b30 <__aeabi_fsub>
 8005030:	4601      	mov	r1, r0
 8005032:	4640      	mov	r0, r8
 8005034:	f7fb fd7c 	bl	8000b30 <__aeabi_fsub>
 8005038:	4629      	mov	r1, r5
 800503a:	4604      	mov	r4, r0
 800503c:	4628      	mov	r0, r5
 800503e:	f7fb fd79 	bl	8000b34 <__addsf3>
 8005042:	4601      	mov	r1, r0
 8005044:	4813      	ldr	r0, [pc, #76]	; (8005094 <__ieee754_asinf+0x280>)
 8005046:	f7fb fd73 	bl	8000b30 <__aeabi_fsub>
 800504a:	4601      	mov	r1, r0
 800504c:	4620      	mov	r0, r4
 800504e:	f7fb fd6f 	bl	8000b30 <__aeabi_fsub>
 8005052:	4601      	mov	r1, r0
 8005054:	480f      	ldr	r0, [pc, #60]	; (8005094 <__ieee754_asinf+0x280>)
 8005056:	e770      	b.n	8004f3a <__ieee754_asinf+0x126>
 8005058:	3fc90fdb 	.word	0x3fc90fdb
 800505c:	b33bbd2e 	.word	0xb33bbd2e
 8005060:	7149f2ca 	.word	0x7149f2ca
 8005064:	3811ef08 	.word	0x3811ef08
 8005068:	3a4f7f04 	.word	0x3a4f7f04
 800506c:	3d241146 	.word	0x3d241146
 8005070:	3e4e0aa8 	.word	0x3e4e0aa8
 8005074:	3ea6b090 	.word	0x3ea6b090
 8005078:	3e2aaaab 	.word	0x3e2aaaab
 800507c:	3d9dc62e 	.word	0x3d9dc62e
 8005080:	3f303361 	.word	0x3f303361
 8005084:	4001572d 	.word	0x4001572d
 8005088:	4019d139 	.word	0x4019d139
 800508c:	3f799999 	.word	0x3f799999
 8005090:	333bbd2e 	.word	0x333bbd2e
 8005094:	3f490fdb 	.word	0x3f490fdb

08005098 <__ieee754_atan2f>:
 8005098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800509a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800509e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80050a2:	4603      	mov	r3, r0
 80050a4:	dc05      	bgt.n	80050b2 <__ieee754_atan2f+0x1a>
 80050a6:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80050aa:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80050ae:	4607      	mov	r7, r0
 80050b0:	dd04      	ble.n	80050bc <__ieee754_atan2f+0x24>
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7fb fd3e 	bl	8000b34 <__addsf3>
 80050b8:	4603      	mov	r3, r0
 80050ba:	e024      	b.n	8005106 <__ieee754_atan2f+0x6e>
 80050bc:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 80050c0:	d103      	bne.n	80050ca <__ieee754_atan2f+0x32>
 80050c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80050c6:	f000 bdbf 	b.w	8005c48 <atanf>
 80050ca:	178c      	asrs	r4, r1, #30
 80050cc:	f004 0402 	and.w	r4, r4, #2
 80050d0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80050d4:	b92a      	cbnz	r2, 80050e2 <__ieee754_atan2f+0x4a>
 80050d6:	2c02      	cmp	r4, #2
 80050d8:	d057      	beq.n	800518a <__ieee754_atan2f+0xf2>
 80050da:	2c03      	cmp	r4, #3
 80050dc:	d113      	bne.n	8005106 <__ieee754_atan2f+0x6e>
 80050de:	4b2d      	ldr	r3, [pc, #180]	; (8005194 <__ieee754_atan2f+0xfc>)
 80050e0:	e011      	b.n	8005106 <__ieee754_atan2f+0x6e>
 80050e2:	b91e      	cbnz	r6, 80050ec <__ieee754_atan2f+0x54>
 80050e4:	2f00      	cmp	r7, #0
 80050e6:	da52      	bge.n	800518e <__ieee754_atan2f+0xf6>
 80050e8:	4b2b      	ldr	r3, [pc, #172]	; (8005198 <__ieee754_atan2f+0x100>)
 80050ea:	e00c      	b.n	8005106 <__ieee754_atan2f+0x6e>
 80050ec:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80050f0:	d11a      	bne.n	8005128 <__ieee754_atan2f+0x90>
 80050f2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80050f6:	d10c      	bne.n	8005112 <__ieee754_atan2f+0x7a>
 80050f8:	2c02      	cmp	r4, #2
 80050fa:	d006      	beq.n	800510a <__ieee754_atan2f+0x72>
 80050fc:	2c03      	cmp	r4, #3
 80050fe:	d006      	beq.n	800510e <__ieee754_atan2f+0x76>
 8005100:	2c01      	cmp	r4, #1
 8005102:	d140      	bne.n	8005186 <__ieee754_atan2f+0xee>
 8005104:	4b25      	ldr	r3, [pc, #148]	; (800519c <__ieee754_atan2f+0x104>)
 8005106:	4618      	mov	r0, r3
 8005108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800510a:	4b25      	ldr	r3, [pc, #148]	; (80051a0 <__ieee754_atan2f+0x108>)
 800510c:	e7fb      	b.n	8005106 <__ieee754_atan2f+0x6e>
 800510e:	4b25      	ldr	r3, [pc, #148]	; (80051a4 <__ieee754_atan2f+0x10c>)
 8005110:	e7f9      	b.n	8005106 <__ieee754_atan2f+0x6e>
 8005112:	2c02      	cmp	r4, #2
 8005114:	d039      	beq.n	800518a <__ieee754_atan2f+0xf2>
 8005116:	2c03      	cmp	r4, #3
 8005118:	d0e1      	beq.n	80050de <__ieee754_atan2f+0x46>
 800511a:	2c01      	cmp	r4, #1
 800511c:	d102      	bne.n	8005124 <__ieee754_atan2f+0x8c>
 800511e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005122:	e7f0      	b.n	8005106 <__ieee754_atan2f+0x6e>
 8005124:	2300      	movs	r3, #0
 8005126:	e7ee      	b.n	8005106 <__ieee754_atan2f+0x6e>
 8005128:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800512c:	d0da      	beq.n	80050e4 <__ieee754_atan2f+0x4c>
 800512e:	1b92      	subs	r2, r2, r6
 8005130:	15d2      	asrs	r2, r2, #23
 8005132:	2a3c      	cmp	r2, #60	; 0x3c
 8005134:	dc17      	bgt.n	8005166 <__ieee754_atan2f+0xce>
 8005136:	2900      	cmp	r1, #0
 8005138:	da01      	bge.n	800513e <__ieee754_atan2f+0xa6>
 800513a:	323c      	adds	r2, #60	; 0x3c
 800513c:	db15      	blt.n	800516a <__ieee754_atan2f+0xd2>
 800513e:	4618      	mov	r0, r3
 8005140:	f7fb feb4 	bl	8000eac <__aeabi_fdiv>
 8005144:	f000 fe8c 	bl	8005e60 <fabsf>
 8005148:	f000 fd7e 	bl	8005c48 <atanf>
 800514c:	4603      	mov	r3, r0
 800514e:	2c01      	cmp	r4, #1
 8005150:	d00d      	beq.n	800516e <__ieee754_atan2f+0xd6>
 8005152:	2c02      	cmp	r4, #2
 8005154:	d00e      	beq.n	8005174 <__ieee754_atan2f+0xdc>
 8005156:	2c00      	cmp	r4, #0
 8005158:	d0d5      	beq.n	8005106 <__ieee754_atan2f+0x6e>
 800515a:	4913      	ldr	r1, [pc, #76]	; (80051a8 <__ieee754_atan2f+0x110>)
 800515c:	4618      	mov	r0, r3
 800515e:	f7fb fce9 	bl	8000b34 <__addsf3>
 8005162:	4912      	ldr	r1, [pc, #72]	; (80051ac <__ieee754_atan2f+0x114>)
 8005164:	e00c      	b.n	8005180 <__ieee754_atan2f+0xe8>
 8005166:	4b12      	ldr	r3, [pc, #72]	; (80051b0 <__ieee754_atan2f+0x118>)
 8005168:	e7f1      	b.n	800514e <__ieee754_atan2f+0xb6>
 800516a:	2300      	movs	r3, #0
 800516c:	e7ef      	b.n	800514e <__ieee754_atan2f+0xb6>
 800516e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005172:	e7c8      	b.n	8005106 <__ieee754_atan2f+0x6e>
 8005174:	490c      	ldr	r1, [pc, #48]	; (80051a8 <__ieee754_atan2f+0x110>)
 8005176:	4618      	mov	r0, r3
 8005178:	f7fb fcdc 	bl	8000b34 <__addsf3>
 800517c:	4601      	mov	r1, r0
 800517e:	480b      	ldr	r0, [pc, #44]	; (80051ac <__ieee754_atan2f+0x114>)
 8005180:	f7fb fcd6 	bl	8000b30 <__aeabi_fsub>
 8005184:	e798      	b.n	80050b8 <__ieee754_atan2f+0x20>
 8005186:	4b0b      	ldr	r3, [pc, #44]	; (80051b4 <__ieee754_atan2f+0x11c>)
 8005188:	e7bd      	b.n	8005106 <__ieee754_atan2f+0x6e>
 800518a:	4b08      	ldr	r3, [pc, #32]	; (80051ac <__ieee754_atan2f+0x114>)
 800518c:	e7bb      	b.n	8005106 <__ieee754_atan2f+0x6e>
 800518e:	4b08      	ldr	r3, [pc, #32]	; (80051b0 <__ieee754_atan2f+0x118>)
 8005190:	e7b9      	b.n	8005106 <__ieee754_atan2f+0x6e>
 8005192:	bf00      	nop
 8005194:	c0490fdb 	.word	0xc0490fdb
 8005198:	bfc90fdb 	.word	0xbfc90fdb
 800519c:	bf490fdb 	.word	0xbf490fdb
 80051a0:	4016cbe4 	.word	0x4016cbe4
 80051a4:	c016cbe4 	.word	0xc016cbe4
 80051a8:	33bbbd2e 	.word	0x33bbbd2e
 80051ac:	40490fdb 	.word	0x40490fdb
 80051b0:	3fc90fdb 	.word	0x3fc90fdb
 80051b4:	3f490fdb 	.word	0x3f490fdb

080051b8 <__ieee754_rem_pio2f>:
 80051b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051bc:	4a9d      	ldr	r2, [pc, #628]	; (8005434 <__ieee754_rem_pio2f+0x27c>)
 80051be:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 80051c2:	4295      	cmp	r5, r2
 80051c4:	b087      	sub	sp, #28
 80051c6:	460c      	mov	r4, r1
 80051c8:	4607      	mov	r7, r0
 80051ca:	dc04      	bgt.n	80051d6 <__ieee754_rem_pio2f+0x1e>
 80051cc:	2300      	movs	r3, #0
 80051ce:	6020      	str	r0, [r4, #0]
 80051d0:	604b      	str	r3, [r1, #4]
 80051d2:	2600      	movs	r6, #0
 80051d4:	e01a      	b.n	800520c <__ieee754_rem_pio2f+0x54>
 80051d6:	4a98      	ldr	r2, [pc, #608]	; (8005438 <__ieee754_rem_pio2f+0x280>)
 80051d8:	4295      	cmp	r5, r2
 80051da:	dc4b      	bgt.n	8005274 <__ieee754_rem_pio2f+0xbc>
 80051dc:	2800      	cmp	r0, #0
 80051de:	f025 050f 	bic.w	r5, r5, #15
 80051e2:	4996      	ldr	r1, [pc, #600]	; (800543c <__ieee754_rem_pio2f+0x284>)
 80051e4:	4e96      	ldr	r6, [pc, #600]	; (8005440 <__ieee754_rem_pio2f+0x288>)
 80051e6:	dd23      	ble.n	8005230 <__ieee754_rem_pio2f+0x78>
 80051e8:	f7fb fca2 	bl	8000b30 <__aeabi_fsub>
 80051ec:	42b5      	cmp	r5, r6
 80051ee:	4607      	mov	r7, r0
 80051f0:	d010      	beq.n	8005214 <__ieee754_rem_pio2f+0x5c>
 80051f2:	4994      	ldr	r1, [pc, #592]	; (8005444 <__ieee754_rem_pio2f+0x28c>)
 80051f4:	f7fb fc9c 	bl	8000b30 <__aeabi_fsub>
 80051f8:	4601      	mov	r1, r0
 80051fa:	6020      	str	r0, [r4, #0]
 80051fc:	4638      	mov	r0, r7
 80051fe:	f7fb fc97 	bl	8000b30 <__aeabi_fsub>
 8005202:	4990      	ldr	r1, [pc, #576]	; (8005444 <__ieee754_rem_pio2f+0x28c>)
 8005204:	f7fb fc94 	bl	8000b30 <__aeabi_fsub>
 8005208:	2601      	movs	r6, #1
 800520a:	6060      	str	r0, [r4, #4]
 800520c:	4630      	mov	r0, r6
 800520e:	b007      	add	sp, #28
 8005210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005214:	498c      	ldr	r1, [pc, #560]	; (8005448 <__ieee754_rem_pio2f+0x290>)
 8005216:	f7fb fc8b 	bl	8000b30 <__aeabi_fsub>
 800521a:	498c      	ldr	r1, [pc, #560]	; (800544c <__ieee754_rem_pio2f+0x294>)
 800521c:	4605      	mov	r5, r0
 800521e:	f7fb fc87 	bl	8000b30 <__aeabi_fsub>
 8005222:	4601      	mov	r1, r0
 8005224:	6020      	str	r0, [r4, #0]
 8005226:	4628      	mov	r0, r5
 8005228:	f7fb fc82 	bl	8000b30 <__aeabi_fsub>
 800522c:	4987      	ldr	r1, [pc, #540]	; (800544c <__ieee754_rem_pio2f+0x294>)
 800522e:	e7e9      	b.n	8005204 <__ieee754_rem_pio2f+0x4c>
 8005230:	f7fb fc80 	bl	8000b34 <__addsf3>
 8005234:	42b5      	cmp	r5, r6
 8005236:	4607      	mov	r7, r0
 8005238:	d00e      	beq.n	8005258 <__ieee754_rem_pio2f+0xa0>
 800523a:	4982      	ldr	r1, [pc, #520]	; (8005444 <__ieee754_rem_pio2f+0x28c>)
 800523c:	f7fb fc7a 	bl	8000b34 <__addsf3>
 8005240:	4601      	mov	r1, r0
 8005242:	6020      	str	r0, [r4, #0]
 8005244:	4638      	mov	r0, r7
 8005246:	f7fb fc73 	bl	8000b30 <__aeabi_fsub>
 800524a:	497e      	ldr	r1, [pc, #504]	; (8005444 <__ieee754_rem_pio2f+0x28c>)
 800524c:	f7fb fc72 	bl	8000b34 <__addsf3>
 8005250:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8005254:	6060      	str	r0, [r4, #4]
 8005256:	e7d9      	b.n	800520c <__ieee754_rem_pio2f+0x54>
 8005258:	497b      	ldr	r1, [pc, #492]	; (8005448 <__ieee754_rem_pio2f+0x290>)
 800525a:	f7fb fc6b 	bl	8000b34 <__addsf3>
 800525e:	497b      	ldr	r1, [pc, #492]	; (800544c <__ieee754_rem_pio2f+0x294>)
 8005260:	4605      	mov	r5, r0
 8005262:	f7fb fc67 	bl	8000b34 <__addsf3>
 8005266:	4601      	mov	r1, r0
 8005268:	6020      	str	r0, [r4, #0]
 800526a:	4628      	mov	r0, r5
 800526c:	f7fb fc60 	bl	8000b30 <__aeabi_fsub>
 8005270:	4976      	ldr	r1, [pc, #472]	; (800544c <__ieee754_rem_pio2f+0x294>)
 8005272:	e7eb      	b.n	800524c <__ieee754_rem_pio2f+0x94>
 8005274:	4a76      	ldr	r2, [pc, #472]	; (8005450 <__ieee754_rem_pio2f+0x298>)
 8005276:	4295      	cmp	r5, r2
 8005278:	f300 808c 	bgt.w	8005394 <__ieee754_rem_pio2f+0x1dc>
 800527c:	f000 fdf0 	bl	8005e60 <fabsf>
 8005280:	4974      	ldr	r1, [pc, #464]	; (8005454 <__ieee754_rem_pio2f+0x29c>)
 8005282:	4680      	mov	r8, r0
 8005284:	f7fb fd5e 	bl	8000d44 <__aeabi_fmul>
 8005288:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800528c:	f7fb fc52 	bl	8000b34 <__addsf3>
 8005290:	f7fb ff34 	bl	80010fc <__aeabi_f2iz>
 8005294:	4606      	mov	r6, r0
 8005296:	f7fb fd01 	bl	8000c9c <__aeabi_i2f>
 800529a:	4968      	ldr	r1, [pc, #416]	; (800543c <__ieee754_rem_pio2f+0x284>)
 800529c:	4682      	mov	sl, r0
 800529e:	f7fb fd51 	bl	8000d44 <__aeabi_fmul>
 80052a2:	4601      	mov	r1, r0
 80052a4:	4640      	mov	r0, r8
 80052a6:	f7fb fc43 	bl	8000b30 <__aeabi_fsub>
 80052aa:	4966      	ldr	r1, [pc, #408]	; (8005444 <__ieee754_rem_pio2f+0x28c>)
 80052ac:	4680      	mov	r8, r0
 80052ae:	4650      	mov	r0, sl
 80052b0:	f7fb fd48 	bl	8000d44 <__aeabi_fmul>
 80052b4:	2e1f      	cmp	r6, #31
 80052b6:	4681      	mov	r9, r0
 80052b8:	dc0c      	bgt.n	80052d4 <__ieee754_rem_pio2f+0x11c>
 80052ba:	4a67      	ldr	r2, [pc, #412]	; (8005458 <__ieee754_rem_pio2f+0x2a0>)
 80052bc:	1e71      	subs	r1, r6, #1
 80052be:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80052c2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d004      	beq.n	80052d4 <__ieee754_rem_pio2f+0x11c>
 80052ca:	4649      	mov	r1, r9
 80052cc:	4640      	mov	r0, r8
 80052ce:	f7fb fc2f 	bl	8000b30 <__aeabi_fsub>
 80052d2:	e009      	b.n	80052e8 <__ieee754_rem_pio2f+0x130>
 80052d4:	4649      	mov	r1, r9
 80052d6:	4640      	mov	r0, r8
 80052d8:	f7fb fc2a 	bl	8000b30 <__aeabi_fsub>
 80052dc:	15ed      	asrs	r5, r5, #23
 80052de:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80052e2:	1aeb      	subs	r3, r5, r3
 80052e4:	2b08      	cmp	r3, #8
 80052e6:	dc01      	bgt.n	80052ec <__ieee754_rem_pio2f+0x134>
 80052e8:	6020      	str	r0, [r4, #0]
 80052ea:	e024      	b.n	8005336 <__ieee754_rem_pio2f+0x17e>
 80052ec:	4956      	ldr	r1, [pc, #344]	; (8005448 <__ieee754_rem_pio2f+0x290>)
 80052ee:	4650      	mov	r0, sl
 80052f0:	f7fb fd28 	bl	8000d44 <__aeabi_fmul>
 80052f4:	4681      	mov	r9, r0
 80052f6:	4601      	mov	r1, r0
 80052f8:	4640      	mov	r0, r8
 80052fa:	f7fb fc19 	bl	8000b30 <__aeabi_fsub>
 80052fe:	4601      	mov	r1, r0
 8005300:	4683      	mov	fp, r0
 8005302:	4640      	mov	r0, r8
 8005304:	f7fb fc14 	bl	8000b30 <__aeabi_fsub>
 8005308:	4649      	mov	r1, r9
 800530a:	f7fb fc11 	bl	8000b30 <__aeabi_fsub>
 800530e:	4680      	mov	r8, r0
 8005310:	494e      	ldr	r1, [pc, #312]	; (800544c <__ieee754_rem_pio2f+0x294>)
 8005312:	4650      	mov	r0, sl
 8005314:	f7fb fd16 	bl	8000d44 <__aeabi_fmul>
 8005318:	4641      	mov	r1, r8
 800531a:	f7fb fc09 	bl	8000b30 <__aeabi_fsub>
 800531e:	4601      	mov	r1, r0
 8005320:	4681      	mov	r9, r0
 8005322:	4658      	mov	r0, fp
 8005324:	f7fb fc04 	bl	8000b30 <__aeabi_fsub>
 8005328:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800532c:	1aed      	subs	r5, r5, r3
 800532e:	2d19      	cmp	r5, #25
 8005330:	dc15      	bgt.n	800535e <__ieee754_rem_pio2f+0x1a6>
 8005332:	46d8      	mov	r8, fp
 8005334:	6020      	str	r0, [r4, #0]
 8005336:	6825      	ldr	r5, [r4, #0]
 8005338:	4640      	mov	r0, r8
 800533a:	4629      	mov	r1, r5
 800533c:	f7fb fbf8 	bl	8000b30 <__aeabi_fsub>
 8005340:	4649      	mov	r1, r9
 8005342:	f7fb fbf5 	bl	8000b30 <__aeabi_fsub>
 8005346:	2f00      	cmp	r7, #0
 8005348:	6060      	str	r0, [r4, #4]
 800534a:	f6bf af5f 	bge.w	800520c <__ieee754_rem_pio2f+0x54>
 800534e:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8005352:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005356:	6025      	str	r5, [r4, #0]
 8005358:	6060      	str	r0, [r4, #4]
 800535a:	4276      	negs	r6, r6
 800535c:	e756      	b.n	800520c <__ieee754_rem_pio2f+0x54>
 800535e:	493f      	ldr	r1, [pc, #252]	; (800545c <__ieee754_rem_pio2f+0x2a4>)
 8005360:	4650      	mov	r0, sl
 8005362:	f7fb fcef 	bl	8000d44 <__aeabi_fmul>
 8005366:	4605      	mov	r5, r0
 8005368:	4601      	mov	r1, r0
 800536a:	4658      	mov	r0, fp
 800536c:	f7fb fbe0 	bl	8000b30 <__aeabi_fsub>
 8005370:	4601      	mov	r1, r0
 8005372:	4680      	mov	r8, r0
 8005374:	4658      	mov	r0, fp
 8005376:	f7fb fbdb 	bl	8000b30 <__aeabi_fsub>
 800537a:	4629      	mov	r1, r5
 800537c:	f7fb fbd8 	bl	8000b30 <__aeabi_fsub>
 8005380:	4605      	mov	r5, r0
 8005382:	4937      	ldr	r1, [pc, #220]	; (8005460 <__ieee754_rem_pio2f+0x2a8>)
 8005384:	4650      	mov	r0, sl
 8005386:	f7fb fcdd 	bl	8000d44 <__aeabi_fmul>
 800538a:	4629      	mov	r1, r5
 800538c:	f7fb fbd0 	bl	8000b30 <__aeabi_fsub>
 8005390:	4681      	mov	r9, r0
 8005392:	e79a      	b.n	80052ca <__ieee754_rem_pio2f+0x112>
 8005394:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8005398:	db05      	blt.n	80053a6 <__ieee754_rem_pio2f+0x1ee>
 800539a:	4601      	mov	r1, r0
 800539c:	f7fb fbc8 	bl	8000b30 <__aeabi_fsub>
 80053a0:	6060      	str	r0, [r4, #4]
 80053a2:	6020      	str	r0, [r4, #0]
 80053a4:	e715      	b.n	80051d2 <__ieee754_rem_pio2f+0x1a>
 80053a6:	15ee      	asrs	r6, r5, #23
 80053a8:	3e86      	subs	r6, #134	; 0x86
 80053aa:	eba5 55c6 	sub.w	r5, r5, r6, lsl #23
 80053ae:	4628      	mov	r0, r5
 80053b0:	f7fb fea4 	bl	80010fc <__aeabi_f2iz>
 80053b4:	f7fb fc72 	bl	8000c9c <__aeabi_i2f>
 80053b8:	4601      	mov	r1, r0
 80053ba:	9003      	str	r0, [sp, #12]
 80053bc:	4628      	mov	r0, r5
 80053be:	f7fb fbb7 	bl	8000b30 <__aeabi_fsub>
 80053c2:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80053c6:	f7fb fcbd 	bl	8000d44 <__aeabi_fmul>
 80053ca:	4680      	mov	r8, r0
 80053cc:	f7fb fe96 	bl	80010fc <__aeabi_f2iz>
 80053d0:	f7fb fc64 	bl	8000c9c <__aeabi_i2f>
 80053d4:	4601      	mov	r1, r0
 80053d6:	9004      	str	r0, [sp, #16]
 80053d8:	4605      	mov	r5, r0
 80053da:	4640      	mov	r0, r8
 80053dc:	f7fb fba8 	bl	8000b30 <__aeabi_fsub>
 80053e0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80053e4:	f7fb fcae 	bl	8000d44 <__aeabi_fmul>
 80053e8:	2100      	movs	r1, #0
 80053ea:	9005      	str	r0, [sp, #20]
 80053ec:	f7fb fe3e 	bl	800106c <__aeabi_fcmpeq>
 80053f0:	b1e8      	cbz	r0, 800542e <__ieee754_rem_pio2f+0x276>
 80053f2:	2100      	movs	r1, #0
 80053f4:	4628      	mov	r0, r5
 80053f6:	f7fb fe39 	bl	800106c <__aeabi_fcmpeq>
 80053fa:	2800      	cmp	r0, #0
 80053fc:	bf14      	ite	ne
 80053fe:	2301      	movne	r3, #1
 8005400:	2302      	moveq	r3, #2
 8005402:	4a18      	ldr	r2, [pc, #96]	; (8005464 <__ieee754_rem_pio2f+0x2ac>)
 8005404:	4621      	mov	r1, r4
 8005406:	9201      	str	r2, [sp, #4]
 8005408:	2202      	movs	r2, #2
 800540a:	a803      	add	r0, sp, #12
 800540c:	9200      	str	r2, [sp, #0]
 800540e:	4632      	mov	r2, r6
 8005410:	f000 f8fe 	bl	8005610 <__kernel_rem_pio2f>
 8005414:	2f00      	cmp	r7, #0
 8005416:	4606      	mov	r6, r0
 8005418:	f6bf aef8 	bge.w	800520c <__ieee754_rem_pio2f+0x54>
 800541c:	6823      	ldr	r3, [r4, #0]
 800541e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005422:	6023      	str	r3, [r4, #0]
 8005424:	6863      	ldr	r3, [r4, #4]
 8005426:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800542a:	6063      	str	r3, [r4, #4]
 800542c:	e795      	b.n	800535a <__ieee754_rem_pio2f+0x1a2>
 800542e:	2303      	movs	r3, #3
 8005430:	e7e7      	b.n	8005402 <__ieee754_rem_pio2f+0x24a>
 8005432:	bf00      	nop
 8005434:	3f490fd8 	.word	0x3f490fd8
 8005438:	4016cbe3 	.word	0x4016cbe3
 800543c:	3fc90f80 	.word	0x3fc90f80
 8005440:	3fc90fd0 	.word	0x3fc90fd0
 8005444:	37354443 	.word	0x37354443
 8005448:	37354400 	.word	0x37354400
 800544c:	2e85a308 	.word	0x2e85a308
 8005450:	43490f80 	.word	0x43490f80
 8005454:	3f22f984 	.word	0x3f22f984
 8005458:	08009544 	.word	0x08009544
 800545c:	2e85a300 	.word	0x2e85a300
 8005460:	248d3132 	.word	0x248d3132
 8005464:	080095c4 	.word	0x080095c4

08005468 <__ieee754_sqrtf>:
 8005468:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800546c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005470:	b570      	push	{r4, r5, r6, lr}
 8005472:	4603      	mov	r3, r0
 8005474:	4604      	mov	r4, r0
 8005476:	d309      	bcc.n	800548c <__ieee754_sqrtf+0x24>
 8005478:	4601      	mov	r1, r0
 800547a:	f7fb fc63 	bl	8000d44 <__aeabi_fmul>
 800547e:	4601      	mov	r1, r0
 8005480:	4620      	mov	r0, r4
 8005482:	f7fb fb57 	bl	8000b34 <__addsf3>
 8005486:	4604      	mov	r4, r0
 8005488:	4620      	mov	r0, r4
 800548a:	bd70      	pop	{r4, r5, r6, pc}
 800548c:	2a00      	cmp	r2, #0
 800548e:	d0fb      	beq.n	8005488 <__ieee754_sqrtf+0x20>
 8005490:	2800      	cmp	r0, #0
 8005492:	da06      	bge.n	80054a2 <__ieee754_sqrtf+0x3a>
 8005494:	4601      	mov	r1, r0
 8005496:	f7fb fb4b 	bl	8000b30 <__aeabi_fsub>
 800549a:	4601      	mov	r1, r0
 800549c:	f7fb fd06 	bl	8000eac <__aeabi_fdiv>
 80054a0:	e7f1      	b.n	8005486 <__ieee754_sqrtf+0x1e>
 80054a2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80054a6:	ea4f 54e0 	mov.w	r4, r0, asr #23
 80054aa:	d32e      	bcc.n	800550a <__ieee754_sqrtf+0xa2>
 80054ac:	3c7f      	subs	r4, #127	; 0x7f
 80054ae:	07e2      	lsls	r2, r4, #31
 80054b0:	f04f 0200 	mov.w	r2, #0
 80054b4:	ea4f 0164 	mov.w	r1, r4, asr #1
 80054b8:	4616      	mov	r6, r2
 80054ba:	f04f 0419 	mov.w	r4, #25
 80054be:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80054c2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80054c6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80054ca:	bf48      	it	mi
 80054cc:	005b      	lslmi	r3, r3, #1
 80054ce:	005b      	lsls	r3, r3, #1
 80054d0:	1835      	adds	r5, r6, r0
 80054d2:	429d      	cmp	r5, r3
 80054d4:	bfde      	ittt	le
 80054d6:	182e      	addle	r6, r5, r0
 80054d8:	1b5b      	suble	r3, r3, r5
 80054da:	1812      	addle	r2, r2, r0
 80054dc:	3c01      	subs	r4, #1
 80054de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80054e2:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80054e6:	d1f3      	bne.n	80054d0 <__ieee754_sqrtf+0x68>
 80054e8:	b113      	cbz	r3, 80054f0 <__ieee754_sqrtf+0x88>
 80054ea:	3201      	adds	r2, #1
 80054ec:	f022 0201 	bic.w	r2, r2, #1
 80054f0:	1054      	asrs	r4, r2, #1
 80054f2:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 80054f6:	eb04 54c1 	add.w	r4, r4, r1, lsl #23
 80054fa:	e7c5      	b.n	8005488 <__ieee754_sqrtf+0x20>
 80054fc:	005b      	lsls	r3, r3, #1
 80054fe:	3201      	adds	r2, #1
 8005500:	0219      	lsls	r1, r3, #8
 8005502:	d5fb      	bpl.n	80054fc <__ieee754_sqrtf+0x94>
 8005504:	3a01      	subs	r2, #1
 8005506:	1aa4      	subs	r4, r4, r2
 8005508:	e7d0      	b.n	80054ac <__ieee754_sqrtf+0x44>
 800550a:	2200      	movs	r2, #0
 800550c:	e7f8      	b.n	8005500 <__ieee754_sqrtf+0x98>
	...

08005510 <__kernel_cosf>:
 8005510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005514:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8005518:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800551c:	4606      	mov	r6, r0
 800551e:	4688      	mov	r8, r1
 8005520:	da03      	bge.n	800552a <__kernel_cosf+0x1a>
 8005522:	f7fb fdeb 	bl	80010fc <__aeabi_f2iz>
 8005526:	2800      	cmp	r0, #0
 8005528:	d05c      	beq.n	80055e4 <__kernel_cosf+0xd4>
 800552a:	4631      	mov	r1, r6
 800552c:	4630      	mov	r0, r6
 800552e:	f7fb fc09 	bl	8000d44 <__aeabi_fmul>
 8005532:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005536:	4605      	mov	r5, r0
 8005538:	f7fb fc04 	bl	8000d44 <__aeabi_fmul>
 800553c:	492b      	ldr	r1, [pc, #172]	; (80055ec <__kernel_cosf+0xdc>)
 800553e:	4607      	mov	r7, r0
 8005540:	4628      	mov	r0, r5
 8005542:	f7fb fbff 	bl	8000d44 <__aeabi_fmul>
 8005546:	492a      	ldr	r1, [pc, #168]	; (80055f0 <__kernel_cosf+0xe0>)
 8005548:	f7fb faf4 	bl	8000b34 <__addsf3>
 800554c:	4629      	mov	r1, r5
 800554e:	f7fb fbf9 	bl	8000d44 <__aeabi_fmul>
 8005552:	4928      	ldr	r1, [pc, #160]	; (80055f4 <__kernel_cosf+0xe4>)
 8005554:	f7fb faec 	bl	8000b30 <__aeabi_fsub>
 8005558:	4629      	mov	r1, r5
 800555a:	f7fb fbf3 	bl	8000d44 <__aeabi_fmul>
 800555e:	4926      	ldr	r1, [pc, #152]	; (80055f8 <__kernel_cosf+0xe8>)
 8005560:	f7fb fae8 	bl	8000b34 <__addsf3>
 8005564:	4629      	mov	r1, r5
 8005566:	f7fb fbed 	bl	8000d44 <__aeabi_fmul>
 800556a:	4924      	ldr	r1, [pc, #144]	; (80055fc <__kernel_cosf+0xec>)
 800556c:	f7fb fae0 	bl	8000b30 <__aeabi_fsub>
 8005570:	4629      	mov	r1, r5
 8005572:	f7fb fbe7 	bl	8000d44 <__aeabi_fmul>
 8005576:	4922      	ldr	r1, [pc, #136]	; (8005600 <__kernel_cosf+0xf0>)
 8005578:	f7fb fadc 	bl	8000b34 <__addsf3>
 800557c:	4629      	mov	r1, r5
 800557e:	f7fb fbe1 	bl	8000d44 <__aeabi_fmul>
 8005582:	4629      	mov	r1, r5
 8005584:	f7fb fbde 	bl	8000d44 <__aeabi_fmul>
 8005588:	4641      	mov	r1, r8
 800558a:	4605      	mov	r5, r0
 800558c:	4630      	mov	r0, r6
 800558e:	f7fb fbd9 	bl	8000d44 <__aeabi_fmul>
 8005592:	4601      	mov	r1, r0
 8005594:	4628      	mov	r0, r5
 8005596:	f7fb facb 	bl	8000b30 <__aeabi_fsub>
 800559a:	4b1a      	ldr	r3, [pc, #104]	; (8005604 <__kernel_cosf+0xf4>)
 800559c:	4605      	mov	r5, r0
 800559e:	429c      	cmp	r4, r3
 80055a0:	dc0a      	bgt.n	80055b8 <__kernel_cosf+0xa8>
 80055a2:	4601      	mov	r1, r0
 80055a4:	4638      	mov	r0, r7
 80055a6:	f7fb fac3 	bl	8000b30 <__aeabi_fsub>
 80055aa:	4601      	mov	r1, r0
 80055ac:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80055b0:	f7fb fabe 	bl	8000b30 <__aeabi_fsub>
 80055b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055b8:	4b13      	ldr	r3, [pc, #76]	; (8005608 <__kernel_cosf+0xf8>)
 80055ba:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80055be:	429c      	cmp	r4, r3
 80055c0:	bfcc      	ite	gt
 80055c2:	4c12      	ldrgt	r4, [pc, #72]	; (800560c <__kernel_cosf+0xfc>)
 80055c4:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 80055c8:	4621      	mov	r1, r4
 80055ca:	f7fb fab1 	bl	8000b30 <__aeabi_fsub>
 80055ce:	4621      	mov	r1, r4
 80055d0:	4606      	mov	r6, r0
 80055d2:	4638      	mov	r0, r7
 80055d4:	f7fb faac 	bl	8000b30 <__aeabi_fsub>
 80055d8:	4629      	mov	r1, r5
 80055da:	f7fb faa9 	bl	8000b30 <__aeabi_fsub>
 80055de:	4601      	mov	r1, r0
 80055e0:	4630      	mov	r0, r6
 80055e2:	e7e5      	b.n	80055b0 <__kernel_cosf+0xa0>
 80055e4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80055e8:	e7e4      	b.n	80055b4 <__kernel_cosf+0xa4>
 80055ea:	bf00      	nop
 80055ec:	ad47d74e 	.word	0xad47d74e
 80055f0:	310f74f6 	.word	0x310f74f6
 80055f4:	3493f27c 	.word	0x3493f27c
 80055f8:	37d00d01 	.word	0x37d00d01
 80055fc:	3ab60b61 	.word	0x3ab60b61
 8005600:	3d2aaaab 	.word	0x3d2aaaab
 8005604:	3e999999 	.word	0x3e999999
 8005608:	3f480000 	.word	0x3f480000
 800560c:	3e900000 	.word	0x3e900000

08005610 <__kernel_rem_pio2f>:
 8005610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005614:	b0d9      	sub	sp, #356	; 0x164
 8005616:	9304      	str	r3, [sp, #16]
 8005618:	9101      	str	r1, [sp, #4]
 800561a:	4bc3      	ldr	r3, [pc, #780]	; (8005928 <__kernel_rem_pio2f+0x318>)
 800561c:	9962      	ldr	r1, [sp, #392]	; 0x188
 800561e:	1ed4      	subs	r4, r2, #3
 8005620:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005624:	2500      	movs	r5, #0
 8005626:	9302      	str	r3, [sp, #8]
 8005628:	9b04      	ldr	r3, [sp, #16]
 800562a:	f04f 0a00 	mov.w	sl, #0
 800562e:	3b01      	subs	r3, #1
 8005630:	9303      	str	r3, [sp, #12]
 8005632:	2308      	movs	r3, #8
 8005634:	fb94 f4f3 	sdiv	r4, r4, r3
 8005638:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800563c:	1c66      	adds	r6, r4, #1
 800563e:	eba2 06c6 	sub.w	r6, r2, r6, lsl #3
 8005642:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005646:	eb03 0802 	add.w	r8, r3, r2
 800564a:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 800564c:	1aa7      	subs	r7, r4, r2
 800564e:	9005      	str	r0, [sp, #20]
 8005650:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005654:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
 8005658:	4545      	cmp	r5, r8
 800565a:	dd7f      	ble.n	800575c <__kernel_rem_pio2f+0x14c>
 800565c:	f04f 0800 	mov.w	r8, #0
 8005660:	f04f 0a00 	mov.w	sl, #0
 8005664:	f06f 0b03 	mvn.w	fp, #3
 8005668:	9b04      	ldr	r3, [sp, #16]
 800566a:	aa1c      	add	r2, sp, #112	; 0x70
 800566c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8005670:	ab44      	add	r3, sp, #272	; 0x110
 8005672:	9a02      	ldr	r2, [sp, #8]
 8005674:	4590      	cmp	r8, r2
 8005676:	f340 8097 	ble.w	80057a8 <__kernel_rem_pio2f+0x198>
 800567a:	4613      	mov	r3, r2
 800567c:	aa08      	add	r2, sp, #32
 800567e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005682:	9307      	str	r3, [sp, #28]
 8005684:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8005686:	9f02      	ldr	r7, [sp, #8]
 8005688:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800568c:	9306      	str	r3, [sp, #24]
 800568e:	46ba      	mov	sl, r7
 8005690:	f04f 4887 	mov.w	r8, #1132462080	; 0x43800000
 8005694:	ab58      	add	r3, sp, #352	; 0x160
 8005696:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800569a:	f853 4c50 	ldr.w	r4, [r3, #-80]
 800569e:	ad07      	add	r5, sp, #28
 80056a0:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 80056a4:	f1ba 0f00 	cmp.w	sl, #0
 80056a8:	f300 8081 	bgt.w	80057ae <__kernel_rem_pio2f+0x19e>
 80056ac:	4631      	mov	r1, r6
 80056ae:	4620      	mov	r0, r4
 80056b0:	f000 fc1a 	bl	8005ee8 <scalbnf>
 80056b4:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 80056b8:	4604      	mov	r4, r0
 80056ba:	f7fb fb43 	bl	8000d44 <__aeabi_fmul>
 80056be:	f000 fbd3 	bl	8005e68 <floorf>
 80056c2:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80056c6:	f7fb fb3d 	bl	8000d44 <__aeabi_fmul>
 80056ca:	4601      	mov	r1, r0
 80056cc:	4620      	mov	r0, r4
 80056ce:	f7fb fa2f 	bl	8000b30 <__aeabi_fsub>
 80056d2:	4604      	mov	r4, r0
 80056d4:	f7fb fd12 	bl	80010fc <__aeabi_f2iz>
 80056d8:	4681      	mov	r9, r0
 80056da:	f7fb fadf 	bl	8000c9c <__aeabi_i2f>
 80056de:	4601      	mov	r1, r0
 80056e0:	4620      	mov	r0, r4
 80056e2:	f7fb fa25 	bl	8000b30 <__aeabi_fsub>
 80056e6:	2e00      	cmp	r6, #0
 80056e8:	4604      	mov	r4, r0
 80056ea:	dd7e      	ble.n	80057ea <__kernel_rem_pio2f+0x1da>
 80056ec:	1e7b      	subs	r3, r7, #1
 80056ee:	aa08      	add	r2, sp, #32
 80056f0:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80056f4:	f1c6 0208 	rsb	r2, r6, #8
 80056f8:	fa45 f002 	asr.w	r0, r5, r2
 80056fc:	4481      	add	r9, r0
 80056fe:	4090      	lsls	r0, r2
 8005700:	1a2d      	subs	r5, r5, r0
 8005702:	aa08      	add	r2, sp, #32
 8005704:	f1c6 0007 	rsb	r0, r6, #7
 8005708:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 800570c:	4105      	asrs	r5, r0
 800570e:	2d00      	cmp	r5, #0
 8005710:	dd79      	ble.n	8005806 <__kernel_rem_pio2f+0x1f6>
 8005712:	2200      	movs	r2, #0
 8005714:	4690      	mov	r8, r2
 8005716:	f109 0901 	add.w	r9, r9, #1
 800571a:	4297      	cmp	r7, r2
 800571c:	f300 80ae 	bgt.w	800587c <__kernel_rem_pio2f+0x26c>
 8005720:	2e00      	cmp	r6, #0
 8005722:	dd05      	ble.n	8005730 <__kernel_rem_pio2f+0x120>
 8005724:	2e01      	cmp	r6, #1
 8005726:	f000 80c0 	beq.w	80058aa <__kernel_rem_pio2f+0x29a>
 800572a:	2e02      	cmp	r6, #2
 800572c:	f000 80c7 	beq.w	80058be <__kernel_rem_pio2f+0x2ae>
 8005730:	2d02      	cmp	r5, #2
 8005732:	d168      	bne.n	8005806 <__kernel_rem_pio2f+0x1f6>
 8005734:	4621      	mov	r1, r4
 8005736:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800573a:	f7fb f9f9 	bl	8000b30 <__aeabi_fsub>
 800573e:	4604      	mov	r4, r0
 8005740:	f1b8 0f00 	cmp.w	r8, #0
 8005744:	d05f      	beq.n	8005806 <__kernel_rem_pio2f+0x1f6>
 8005746:	4631      	mov	r1, r6
 8005748:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800574c:	f000 fbcc 	bl	8005ee8 <scalbnf>
 8005750:	4601      	mov	r1, r0
 8005752:	4620      	mov	r0, r4
 8005754:	f7fb f9ec 	bl	8000b30 <__aeabi_fsub>
 8005758:	4604      	mov	r4, r0
 800575a:	e054      	b.n	8005806 <__kernel_rem_pio2f+0x1f6>
 800575c:	42ef      	cmn	r7, r5
 800575e:	d407      	bmi.n	8005770 <__kernel_rem_pio2f+0x160>
 8005760:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8005764:	f7fb fa9a 	bl	8000c9c <__aeabi_i2f>
 8005768:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 800576c:	3501      	adds	r5, #1
 800576e:	e773      	b.n	8005658 <__kernel_rem_pio2f+0x48>
 8005770:	4650      	mov	r0, sl
 8005772:	e7f9      	b.n	8005768 <__kernel_rem_pio2f+0x158>
 8005774:	fb0b 5207 	mla	r2, fp, r7, r5
 8005778:	9306      	str	r3, [sp, #24]
 800577a:	9b05      	ldr	r3, [sp, #20]
 800577c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8005780:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 8005784:	f7fb fade 	bl	8000d44 <__aeabi_fmul>
 8005788:	4601      	mov	r1, r0
 800578a:	4648      	mov	r0, r9
 800578c:	f7fb f9d2 	bl	8000b34 <__addsf3>
 8005790:	4681      	mov	r9, r0
 8005792:	9b06      	ldr	r3, [sp, #24]
 8005794:	3701      	adds	r7, #1
 8005796:	9a03      	ldr	r2, [sp, #12]
 8005798:	4297      	cmp	r7, r2
 800579a:	ddeb      	ble.n	8005774 <__kernel_rem_pio2f+0x164>
 800579c:	f843 9028 	str.w	r9, [r3, r8, lsl #2]
 80057a0:	3504      	adds	r5, #4
 80057a2:	f108 0801 	add.w	r8, r8, #1
 80057a6:	e764      	b.n	8005672 <__kernel_rem_pio2f+0x62>
 80057a8:	46d1      	mov	r9, sl
 80057aa:	2700      	movs	r7, #0
 80057ac:	e7f3      	b.n	8005796 <__kernel_rem_pio2f+0x186>
 80057ae:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80057b2:	4620      	mov	r0, r4
 80057b4:	f7fb fac6 	bl	8000d44 <__aeabi_fmul>
 80057b8:	f7fb fca0 	bl	80010fc <__aeabi_f2iz>
 80057bc:	f7fb fa6e 	bl	8000c9c <__aeabi_i2f>
 80057c0:	4641      	mov	r1, r8
 80057c2:	4683      	mov	fp, r0
 80057c4:	f7fb fabe 	bl	8000d44 <__aeabi_fmul>
 80057c8:	4601      	mov	r1, r0
 80057ca:	4620      	mov	r0, r4
 80057cc:	f7fb f9b0 	bl	8000b30 <__aeabi_fsub>
 80057d0:	f7fb fc94 	bl	80010fc <__aeabi_f2iz>
 80057d4:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80057d8:	f845 0f04 	str.w	r0, [r5, #4]!
 80057dc:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
 80057e0:	4658      	mov	r0, fp
 80057e2:	f7fb f9a7 	bl	8000b34 <__addsf3>
 80057e6:	4604      	mov	r4, r0
 80057e8:	e75c      	b.n	80056a4 <__kernel_rem_pio2f+0x94>
 80057ea:	d105      	bne.n	80057f8 <__kernel_rem_pio2f+0x1e8>
 80057ec:	1e7b      	subs	r3, r7, #1
 80057ee:	aa08      	add	r2, sp, #32
 80057f0:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80057f4:	122d      	asrs	r5, r5, #8
 80057f6:	e78a      	b.n	800570e <__kernel_rem_pio2f+0xfe>
 80057f8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80057fc:	f7fb fc54 	bl	80010a8 <__aeabi_fcmpge>
 8005800:	2800      	cmp	r0, #0
 8005802:	d139      	bne.n	8005878 <__kernel_rem_pio2f+0x268>
 8005804:	4605      	mov	r5, r0
 8005806:	2100      	movs	r1, #0
 8005808:	4620      	mov	r0, r4
 800580a:	f7fb fc2f 	bl	800106c <__aeabi_fcmpeq>
 800580e:	2800      	cmp	r0, #0
 8005810:	f000 80a0 	beq.w	8005954 <__kernel_rem_pio2f+0x344>
 8005814:	1e7c      	subs	r4, r7, #1
 8005816:	4623      	mov	r3, r4
 8005818:	2200      	movs	r2, #0
 800581a:	9902      	ldr	r1, [sp, #8]
 800581c:	428b      	cmp	r3, r1
 800581e:	da55      	bge.n	80058cc <__kernel_rem_pio2f+0x2bc>
 8005820:	2a00      	cmp	r2, #0
 8005822:	d07e      	beq.n	8005922 <__kernel_rem_pio2f+0x312>
 8005824:	ab08      	add	r3, sp, #32
 8005826:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800582a:	3e08      	subs	r6, #8
 800582c:	2b00      	cmp	r3, #0
 800582e:	f000 808f 	beq.w	8005950 <__kernel_rem_pio2f+0x340>
 8005832:	4631      	mov	r1, r6
 8005834:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005838:	f000 fb56 	bl	8005ee8 <scalbnf>
 800583c:	46a0      	mov	r8, r4
 800583e:	4682      	mov	sl, r0
 8005840:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
 8005844:	af44      	add	r7, sp, #272	; 0x110
 8005846:	f1b8 0f00 	cmp.w	r8, #0
 800584a:	f280 80b5 	bge.w	80059b8 <__kernel_rem_pio2f+0x3a8>
 800584e:	f04f 0a00 	mov.w	sl, #0
 8005852:	2300      	movs	r3, #0
 8005854:	00a6      	lsls	r6, r4, #2
 8005856:	4a35      	ldr	r2, [pc, #212]	; (800592c <__kernel_rem_pio2f+0x31c>)
 8005858:	4437      	add	r7, r6
 800585a:	eba4 010a 	sub.w	r1, r4, sl
 800585e:	2900      	cmp	r1, #0
 8005860:	f280 80db 	bge.w	8005a1a <__kernel_rem_pio2f+0x40a>
 8005864:	9b62      	ldr	r3, [sp, #392]	; 0x188
 8005866:	2b03      	cmp	r3, #3
 8005868:	f200 80ff 	bhi.w	8005a6a <__kernel_rem_pio2f+0x45a>
 800586c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005870:	01200102 	.word	0x01200102
 8005874:	00d90120 	.word	0x00d90120
 8005878:	2502      	movs	r5, #2
 800587a:	e74a      	b.n	8005712 <__kernel_rem_pio2f+0x102>
 800587c:	ab08      	add	r3, sp, #32
 800587e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005882:	f1b8 0f00 	cmp.w	r8, #0
 8005886:	d109      	bne.n	800589c <__kernel_rem_pio2f+0x28c>
 8005888:	b12b      	cbz	r3, 8005896 <__kernel_rem_pio2f+0x286>
 800588a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800588e:	a908      	add	r1, sp, #32
 8005890:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005894:	2301      	movs	r3, #1
 8005896:	3201      	adds	r2, #1
 8005898:	4698      	mov	r8, r3
 800589a:	e73e      	b.n	800571a <__kernel_rem_pio2f+0x10a>
 800589c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80058a0:	a908      	add	r1, sp, #32
 80058a2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80058a6:	4643      	mov	r3, r8
 80058a8:	e7f5      	b.n	8005896 <__kernel_rem_pio2f+0x286>
 80058aa:	1e7a      	subs	r2, r7, #1
 80058ac:	ab08      	add	r3, sp, #32
 80058ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058b6:	a908      	add	r1, sp, #32
 80058b8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80058bc:	e738      	b.n	8005730 <__kernel_rem_pio2f+0x120>
 80058be:	1e7a      	subs	r2, r7, #1
 80058c0:	ab08      	add	r3, sp, #32
 80058c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058ca:	e7f4      	b.n	80058b6 <__kernel_rem_pio2f+0x2a6>
 80058cc:	a908      	add	r1, sp, #32
 80058ce:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80058d2:	3b01      	subs	r3, #1
 80058d4:	430a      	orrs	r2, r1
 80058d6:	e7a0      	b.n	800581a <__kernel_rem_pio2f+0x20a>
 80058d8:	3301      	adds	r3, #1
 80058da:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80058de:	2900      	cmp	r1, #0
 80058e0:	d0fa      	beq.n	80058d8 <__kernel_rem_pio2f+0x2c8>
 80058e2:	f06f 0803 	mvn.w	r8, #3
 80058e6:	9a04      	ldr	r2, [sp, #16]
 80058e8:	1c7d      	adds	r5, r7, #1
 80058ea:	18bc      	adds	r4, r7, r2
 80058ec:	aa1c      	add	r2, sp, #112	; 0x70
 80058ee:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80058f2:	441f      	add	r7, r3
 80058f4:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 80058f8:	42af      	cmp	r7, r5
 80058fa:	f6ff aec8 	blt.w	800568e <__kernel_rem_pio2f+0x7e>
 80058fe:	9b06      	ldr	r3, [sp, #24]
 8005900:	f04f 0a00 	mov.w	sl, #0
 8005904:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005908:	f7fb f9c8 	bl	8000c9c <__aeabi_i2f>
 800590c:	f04f 0b00 	mov.w	fp, #0
 8005910:	6020      	str	r0, [r4, #0]
 8005912:	9b03      	ldr	r3, [sp, #12]
 8005914:	459a      	cmp	sl, r3
 8005916:	dd0b      	ble.n	8005930 <__kernel_rem_pio2f+0x320>
 8005918:	f849 b025 	str.w	fp, [r9, r5, lsl #2]
 800591c:	3404      	adds	r4, #4
 800591e:	3501      	adds	r5, #1
 8005920:	e7ea      	b.n	80058f8 <__kernel_rem_pio2f+0x2e8>
 8005922:	9a07      	ldr	r2, [sp, #28]
 8005924:	2301      	movs	r3, #1
 8005926:	e7d8      	b.n	80058da <__kernel_rem_pio2f+0x2ca>
 8005928:	08009908 	.word	0x08009908
 800592c:	080098dc 	.word	0x080098dc
 8005930:	fb08 f30a 	mul.w	r3, r8, sl
 8005934:	9a05      	ldr	r2, [sp, #20]
 8005936:	58e0      	ldr	r0, [r4, r3]
 8005938:	f852 102a 	ldr.w	r1, [r2, sl, lsl #2]
 800593c:	f7fb fa02 	bl	8000d44 <__aeabi_fmul>
 8005940:	4601      	mov	r1, r0
 8005942:	4658      	mov	r0, fp
 8005944:	f7fb f8f6 	bl	8000b34 <__addsf3>
 8005948:	f10a 0a01 	add.w	sl, sl, #1
 800594c:	4683      	mov	fp, r0
 800594e:	e7e0      	b.n	8005912 <__kernel_rem_pio2f+0x302>
 8005950:	3c01      	subs	r4, #1
 8005952:	e767      	b.n	8005824 <__kernel_rem_pio2f+0x214>
 8005954:	4271      	negs	r1, r6
 8005956:	4620      	mov	r0, r4
 8005958:	f000 fac6 	bl	8005ee8 <scalbnf>
 800595c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8005960:	4604      	mov	r4, r0
 8005962:	f7fb fba1 	bl	80010a8 <__aeabi_fcmpge>
 8005966:	b1f8      	cbz	r0, 80059a8 <__kernel_rem_pio2f+0x398>
 8005968:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800596c:	4620      	mov	r0, r4
 800596e:	f7fb f9e9 	bl	8000d44 <__aeabi_fmul>
 8005972:	f7fb fbc3 	bl	80010fc <__aeabi_f2iz>
 8005976:	f7fb f991 	bl	8000c9c <__aeabi_i2f>
 800597a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800597e:	4680      	mov	r8, r0
 8005980:	f7fb f9e0 	bl	8000d44 <__aeabi_fmul>
 8005984:	4601      	mov	r1, r0
 8005986:	4620      	mov	r0, r4
 8005988:	f7fb f8d2 	bl	8000b30 <__aeabi_fsub>
 800598c:	f7fb fbb6 	bl	80010fc <__aeabi_f2iz>
 8005990:	ab08      	add	r3, sp, #32
 8005992:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8005996:	4640      	mov	r0, r8
 8005998:	f7fb fbb0 	bl	80010fc <__aeabi_f2iz>
 800599c:	1c7c      	adds	r4, r7, #1
 800599e:	ab08      	add	r3, sp, #32
 80059a0:	3608      	adds	r6, #8
 80059a2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80059a6:	e744      	b.n	8005832 <__kernel_rem_pio2f+0x222>
 80059a8:	4620      	mov	r0, r4
 80059aa:	f7fb fba7 	bl	80010fc <__aeabi_f2iz>
 80059ae:	ab08      	add	r3, sp, #32
 80059b0:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80059b4:	463c      	mov	r4, r7
 80059b6:	e73c      	b.n	8005832 <__kernel_rem_pio2f+0x222>
 80059b8:	ab08      	add	r3, sp, #32
 80059ba:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80059be:	f7fb f96d 	bl	8000c9c <__aeabi_i2f>
 80059c2:	4651      	mov	r1, sl
 80059c4:	f7fb f9be 	bl	8000d44 <__aeabi_fmul>
 80059c8:	4631      	mov	r1, r6
 80059ca:	f847 0028 	str.w	r0, [r7, r8, lsl #2]
 80059ce:	4650      	mov	r0, sl
 80059d0:	f7fb f9b8 	bl	8000d44 <__aeabi_fmul>
 80059d4:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80059d8:	4682      	mov	sl, r0
 80059da:	e734      	b.n	8005846 <__kernel_rem_pio2f+0x236>
 80059dc:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 80059e0:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 80059e4:	9304      	str	r3, [sp, #16]
 80059e6:	9203      	str	r2, [sp, #12]
 80059e8:	f7fb f9ac 	bl	8000d44 <__aeabi_fmul>
 80059ec:	4601      	mov	r1, r0
 80059ee:	4658      	mov	r0, fp
 80059f0:	f7fb f8a0 	bl	8000b34 <__addsf3>
 80059f4:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 80059f8:	4683      	mov	fp, r0
 80059fa:	f108 0801 	add.w	r8, r8, #1
 80059fe:	9902      	ldr	r1, [sp, #8]
 8005a00:	4588      	cmp	r8, r1
 8005a02:	dc01      	bgt.n	8005a08 <__kernel_rem_pio2f+0x3f8>
 8005a04:	45c2      	cmp	sl, r8
 8005a06:	dae9      	bge.n	80059dc <__kernel_rem_pio2f+0x3cc>
 8005a08:	a958      	add	r1, sp, #352	; 0x160
 8005a0a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005a0e:	f841 bca0 	str.w	fp, [r1, #-160]
 8005a12:	f10a 0a01 	add.w	sl, sl, #1
 8005a16:	3f04      	subs	r7, #4
 8005a18:	e71f      	b.n	800585a <__kernel_rem_pio2f+0x24a>
 8005a1a:	469b      	mov	fp, r3
 8005a1c:	f04f 0800 	mov.w	r8, #0
 8005a20:	e7ed      	b.n	80059fe <__kernel_rem_pio2f+0x3ee>
 8005a22:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
 8005a26:	4456      	add	r6, sl
 8005a28:	4637      	mov	r7, r6
 8005a2a:	46a0      	mov	r8, r4
 8005a2c:	f1b8 0f00 	cmp.w	r8, #0
 8005a30:	dc4a      	bgt.n	8005ac8 <__kernel_rem_pio2f+0x4b8>
 8005a32:	4627      	mov	r7, r4
 8005a34:	2f01      	cmp	r7, #1
 8005a36:	dc60      	bgt.n	8005afa <__kernel_rem_pio2f+0x4ea>
 8005a38:	2000      	movs	r0, #0
 8005a3a:	2c01      	cmp	r4, #1
 8005a3c:	dc74      	bgt.n	8005b28 <__kernel_rem_pio2f+0x518>
 8005a3e:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 8005a40:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005a42:	2d00      	cmp	r5, #0
 8005a44:	d176      	bne.n	8005b34 <__kernel_rem_pio2f+0x524>
 8005a46:	9901      	ldr	r1, [sp, #4]
 8005a48:	600a      	str	r2, [r1, #0]
 8005a4a:	460a      	mov	r2, r1
 8005a4c:	604b      	str	r3, [r1, #4]
 8005a4e:	6090      	str	r0, [r2, #8]
 8005a50:	e00b      	b.n	8005a6a <__kernel_rem_pio2f+0x45a>
 8005a52:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 8005a56:	f7fb f86d 	bl	8000b34 <__addsf3>
 8005a5a:	3c01      	subs	r4, #1
 8005a5c:	2c00      	cmp	r4, #0
 8005a5e:	daf8      	bge.n	8005a52 <__kernel_rem_pio2f+0x442>
 8005a60:	b10d      	cbz	r5, 8005a66 <__kernel_rem_pio2f+0x456>
 8005a62:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005a66:	9b01      	ldr	r3, [sp, #4]
 8005a68:	6018      	str	r0, [r3, #0]
 8005a6a:	f009 0007 	and.w	r0, r9, #7
 8005a6e:	b059      	add	sp, #356	; 0x164
 8005a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a74:	2000      	movs	r0, #0
 8005a76:	ae30      	add	r6, sp, #192	; 0xc0
 8005a78:	e7f0      	b.n	8005a5c <__kernel_rem_pio2f+0x44c>
 8005a7a:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8005a7e:	f7fb f859 	bl	8000b34 <__addsf3>
 8005a82:	3e01      	subs	r6, #1
 8005a84:	2e00      	cmp	r6, #0
 8005a86:	daf8      	bge.n	8005a7a <__kernel_rem_pio2f+0x46a>
 8005a88:	b1b5      	cbz	r5, 8005ab8 <__kernel_rem_pio2f+0x4a8>
 8005a8a:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8005a8e:	9a01      	ldr	r2, [sp, #4]
 8005a90:	af58      	add	r7, sp, #352	; 0x160
 8005a92:	4601      	mov	r1, r0
 8005a94:	6013      	str	r3, [r2, #0]
 8005a96:	f857 0da0 	ldr.w	r0, [r7, #-160]!
 8005a9a:	f7fb f849 	bl	8000b30 <__aeabi_fsub>
 8005a9e:	2601      	movs	r6, #1
 8005aa0:	42b4      	cmp	r4, r6
 8005aa2:	da0b      	bge.n	8005abc <__kernel_rem_pio2f+0x4ac>
 8005aa4:	b10d      	cbz	r5, 8005aaa <__kernel_rem_pio2f+0x49a>
 8005aa6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005aaa:	9b01      	ldr	r3, [sp, #4]
 8005aac:	6058      	str	r0, [r3, #4]
 8005aae:	e7dc      	b.n	8005a6a <__kernel_rem_pio2f+0x45a>
 8005ab0:	4626      	mov	r6, r4
 8005ab2:	2000      	movs	r0, #0
 8005ab4:	af30      	add	r7, sp, #192	; 0xc0
 8005ab6:	e7e5      	b.n	8005a84 <__kernel_rem_pio2f+0x474>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	e7e8      	b.n	8005a8e <__kernel_rem_pio2f+0x47e>
 8005abc:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8005ac0:	f7fb f838 	bl	8000b34 <__addsf3>
 8005ac4:	3601      	adds	r6, #1
 8005ac6:	e7eb      	b.n	8005aa0 <__kernel_rem_pio2f+0x490>
 8005ac8:	f857 2d04 	ldr.w	r2, [r7, #-4]!
 8005acc:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4610      	mov	r0, r2
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	9303      	str	r3, [sp, #12]
 8005ad8:	9202      	str	r2, [sp, #8]
 8005ada:	f7fb f82b 	bl	8000b34 <__addsf3>
 8005ade:	9a02      	ldr	r2, [sp, #8]
 8005ae0:	4601      	mov	r1, r0
 8005ae2:	4683      	mov	fp, r0
 8005ae4:	4610      	mov	r0, r2
 8005ae6:	f7fb f823 	bl	8000b30 <__aeabi_fsub>
 8005aea:	9b03      	ldr	r3, [sp, #12]
 8005aec:	4619      	mov	r1, r3
 8005aee:	f7fb f821 	bl	8000b34 <__addsf3>
 8005af2:	f8c7 b000 	str.w	fp, [r7]
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	e798      	b.n	8005a2c <__kernel_rem_pio2f+0x41c>
 8005afa:	f856 3d04 	ldr.w	r3, [r6, #-4]!
 8005afe:	3f01      	subs	r7, #1
 8005b00:	f8d6 b004 	ldr.w	fp, [r6, #4]
 8005b04:	4618      	mov	r0, r3
 8005b06:	4659      	mov	r1, fp
 8005b08:	9302      	str	r3, [sp, #8]
 8005b0a:	f7fb f813 	bl	8000b34 <__addsf3>
 8005b0e:	9b02      	ldr	r3, [sp, #8]
 8005b10:	4601      	mov	r1, r0
 8005b12:	4680      	mov	r8, r0
 8005b14:	4618      	mov	r0, r3
 8005b16:	f7fb f80b 	bl	8000b30 <__aeabi_fsub>
 8005b1a:	4659      	mov	r1, fp
 8005b1c:	f7fb f80a 	bl	8000b34 <__addsf3>
 8005b20:	f8c6 8000 	str.w	r8, [r6]
 8005b24:	6070      	str	r0, [r6, #4]
 8005b26:	e785      	b.n	8005a34 <__kernel_rem_pio2f+0x424>
 8005b28:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8005b2c:	f7fb f802 	bl	8000b34 <__addsf3>
 8005b30:	3c01      	subs	r4, #1
 8005b32:	e782      	b.n	8005a3a <__kernel_rem_pio2f+0x42a>
 8005b34:	9901      	ldr	r1, [sp, #4]
 8005b36:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8005b3a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005b3e:	600a      	str	r2, [r1, #0]
 8005b40:	604b      	str	r3, [r1, #4]
 8005b42:	460a      	mov	r2, r1
 8005b44:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005b48:	e781      	b.n	8005a4e <__kernel_rem_pio2f+0x43e>
 8005b4a:	bf00      	nop

08005b4c <__kernel_sinf>:
 8005b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b50:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8005b54:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8005b58:	4604      	mov	r4, r0
 8005b5a:	460f      	mov	r7, r1
 8005b5c:	4691      	mov	r9, r2
 8005b5e:	da03      	bge.n	8005b68 <__kernel_sinf+0x1c>
 8005b60:	f7fb facc 	bl	80010fc <__aeabi_f2iz>
 8005b64:	2800      	cmp	r0, #0
 8005b66:	d035      	beq.n	8005bd4 <__kernel_sinf+0x88>
 8005b68:	4621      	mov	r1, r4
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f7fb f8ea 	bl	8000d44 <__aeabi_fmul>
 8005b70:	4605      	mov	r5, r0
 8005b72:	4601      	mov	r1, r0
 8005b74:	4620      	mov	r0, r4
 8005b76:	f7fb f8e5 	bl	8000d44 <__aeabi_fmul>
 8005b7a:	4929      	ldr	r1, [pc, #164]	; (8005c20 <__kernel_sinf+0xd4>)
 8005b7c:	4606      	mov	r6, r0
 8005b7e:	4628      	mov	r0, r5
 8005b80:	f7fb f8e0 	bl	8000d44 <__aeabi_fmul>
 8005b84:	4927      	ldr	r1, [pc, #156]	; (8005c24 <__kernel_sinf+0xd8>)
 8005b86:	f7fa ffd3 	bl	8000b30 <__aeabi_fsub>
 8005b8a:	4629      	mov	r1, r5
 8005b8c:	f7fb f8da 	bl	8000d44 <__aeabi_fmul>
 8005b90:	4925      	ldr	r1, [pc, #148]	; (8005c28 <__kernel_sinf+0xdc>)
 8005b92:	f7fa ffcf 	bl	8000b34 <__addsf3>
 8005b96:	4629      	mov	r1, r5
 8005b98:	f7fb f8d4 	bl	8000d44 <__aeabi_fmul>
 8005b9c:	4923      	ldr	r1, [pc, #140]	; (8005c2c <__kernel_sinf+0xe0>)
 8005b9e:	f7fa ffc7 	bl	8000b30 <__aeabi_fsub>
 8005ba2:	4629      	mov	r1, r5
 8005ba4:	f7fb f8ce 	bl	8000d44 <__aeabi_fmul>
 8005ba8:	4921      	ldr	r1, [pc, #132]	; (8005c30 <__kernel_sinf+0xe4>)
 8005baa:	f7fa ffc3 	bl	8000b34 <__addsf3>
 8005bae:	4680      	mov	r8, r0
 8005bb0:	f1b9 0f00 	cmp.w	r9, #0
 8005bb4:	d111      	bne.n	8005bda <__kernel_sinf+0x8e>
 8005bb6:	4601      	mov	r1, r0
 8005bb8:	4628      	mov	r0, r5
 8005bba:	f7fb f8c3 	bl	8000d44 <__aeabi_fmul>
 8005bbe:	491d      	ldr	r1, [pc, #116]	; (8005c34 <__kernel_sinf+0xe8>)
 8005bc0:	f7fa ffb6 	bl	8000b30 <__aeabi_fsub>
 8005bc4:	4631      	mov	r1, r6
 8005bc6:	f7fb f8bd 	bl	8000d44 <__aeabi_fmul>
 8005bca:	4601      	mov	r1, r0
 8005bcc:	4620      	mov	r0, r4
 8005bce:	f7fa ffb1 	bl	8000b34 <__addsf3>
 8005bd2:	4604      	mov	r4, r0
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bda:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005bde:	4638      	mov	r0, r7
 8005be0:	f7fb f8b0 	bl	8000d44 <__aeabi_fmul>
 8005be4:	4641      	mov	r1, r8
 8005be6:	4681      	mov	r9, r0
 8005be8:	4630      	mov	r0, r6
 8005bea:	f7fb f8ab 	bl	8000d44 <__aeabi_fmul>
 8005bee:	4601      	mov	r1, r0
 8005bf0:	4648      	mov	r0, r9
 8005bf2:	f7fa ff9d 	bl	8000b30 <__aeabi_fsub>
 8005bf6:	4629      	mov	r1, r5
 8005bf8:	f7fb f8a4 	bl	8000d44 <__aeabi_fmul>
 8005bfc:	4639      	mov	r1, r7
 8005bfe:	f7fa ff97 	bl	8000b30 <__aeabi_fsub>
 8005c02:	490c      	ldr	r1, [pc, #48]	; (8005c34 <__kernel_sinf+0xe8>)
 8005c04:	4605      	mov	r5, r0
 8005c06:	4630      	mov	r0, r6
 8005c08:	f7fb f89c 	bl	8000d44 <__aeabi_fmul>
 8005c0c:	4601      	mov	r1, r0
 8005c0e:	4628      	mov	r0, r5
 8005c10:	f7fa ff90 	bl	8000b34 <__addsf3>
 8005c14:	4601      	mov	r1, r0
 8005c16:	4620      	mov	r0, r4
 8005c18:	f7fa ff8a 	bl	8000b30 <__aeabi_fsub>
 8005c1c:	e7d9      	b.n	8005bd2 <__kernel_sinf+0x86>
 8005c1e:	bf00      	nop
 8005c20:	2f2ec9d3 	.word	0x2f2ec9d3
 8005c24:	32d72f34 	.word	0x32d72f34
 8005c28:	3638ef1b 	.word	0x3638ef1b
 8005c2c:	39500d01 	.word	0x39500d01
 8005c30:	3c088889 	.word	0x3c088889
 8005c34:	3e2aaaab 	.word	0x3e2aaaab

08005c38 <matherr>:
 8005c38:	2000      	movs	r0, #0
 8005c3a:	4770      	bx	lr

08005c3c <nan>:
 8005c3c:	2000      	movs	r0, #0
 8005c3e:	4901      	ldr	r1, [pc, #4]	; (8005c44 <nan+0x8>)
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	7ff80000 	.word	0x7ff80000

08005c48 <atanf>:
 8005c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c4c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8005c50:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8005c54:	4604      	mov	r4, r0
 8005c56:	4607      	mov	r7, r0
 8005c58:	db0e      	blt.n	8005c78 <atanf+0x30>
 8005c5a:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8005c5e:	dd04      	ble.n	8005c6a <atanf+0x22>
 8005c60:	4601      	mov	r1, r0
 8005c62:	f7fa ff67 	bl	8000b34 <__addsf3>
 8005c66:	4604      	mov	r4, r0
 8005c68:	e003      	b.n	8005c72 <atanf+0x2a>
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	f340 80cd 	ble.w	8005e0a <atanf+0x1c2>
 8005c70:	4c67      	ldr	r4, [pc, #412]	; (8005e10 <atanf+0x1c8>)
 8005c72:	4620      	mov	r0, r4
 8005c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c78:	4b66      	ldr	r3, [pc, #408]	; (8005e14 <atanf+0x1cc>)
 8005c7a:	429d      	cmp	r5, r3
 8005c7c:	dc0e      	bgt.n	8005c9c <atanf+0x54>
 8005c7e:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8005c82:	da08      	bge.n	8005c96 <atanf+0x4e>
 8005c84:	4964      	ldr	r1, [pc, #400]	; (8005e18 <atanf+0x1d0>)
 8005c86:	f7fa ff55 	bl	8000b34 <__addsf3>
 8005c8a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005c8e:	f7fb fa15 	bl	80010bc <__aeabi_fcmpgt>
 8005c92:	2800      	cmp	r0, #0
 8005c94:	d1ed      	bne.n	8005c72 <atanf+0x2a>
 8005c96:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8005c9a:	e01c      	b.n	8005cd6 <atanf+0x8e>
 8005c9c:	f000 f8e0 	bl	8005e60 <fabsf>
 8005ca0:	4b5e      	ldr	r3, [pc, #376]	; (8005e1c <atanf+0x1d4>)
 8005ca2:	4604      	mov	r4, r0
 8005ca4:	429d      	cmp	r5, r3
 8005ca6:	dc7c      	bgt.n	8005da2 <atanf+0x15a>
 8005ca8:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8005cac:	429d      	cmp	r5, r3
 8005cae:	dc67      	bgt.n	8005d80 <atanf+0x138>
 8005cb0:	4601      	mov	r1, r0
 8005cb2:	f7fa ff3f 	bl	8000b34 <__addsf3>
 8005cb6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005cba:	f7fa ff39 	bl	8000b30 <__aeabi_fsub>
 8005cbe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005cc2:	4605      	mov	r5, r0
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	f7fa ff35 	bl	8000b34 <__addsf3>
 8005cca:	4601      	mov	r1, r0
 8005ccc:	4628      	mov	r0, r5
 8005cce:	f7fb f8ed 	bl	8000eac <__aeabi_fdiv>
 8005cd2:	2600      	movs	r6, #0
 8005cd4:	4604      	mov	r4, r0
 8005cd6:	4621      	mov	r1, r4
 8005cd8:	4620      	mov	r0, r4
 8005cda:	f7fb f833 	bl	8000d44 <__aeabi_fmul>
 8005cde:	4601      	mov	r1, r0
 8005ce0:	4680      	mov	r8, r0
 8005ce2:	f7fb f82f 	bl	8000d44 <__aeabi_fmul>
 8005ce6:	4605      	mov	r5, r0
 8005ce8:	494d      	ldr	r1, [pc, #308]	; (8005e20 <atanf+0x1d8>)
 8005cea:	f7fb f82b 	bl	8000d44 <__aeabi_fmul>
 8005cee:	494d      	ldr	r1, [pc, #308]	; (8005e24 <atanf+0x1dc>)
 8005cf0:	f7fa ff20 	bl	8000b34 <__addsf3>
 8005cf4:	4629      	mov	r1, r5
 8005cf6:	f7fb f825 	bl	8000d44 <__aeabi_fmul>
 8005cfa:	494b      	ldr	r1, [pc, #300]	; (8005e28 <atanf+0x1e0>)
 8005cfc:	f7fa ff1a 	bl	8000b34 <__addsf3>
 8005d00:	4629      	mov	r1, r5
 8005d02:	f7fb f81f 	bl	8000d44 <__aeabi_fmul>
 8005d06:	4949      	ldr	r1, [pc, #292]	; (8005e2c <atanf+0x1e4>)
 8005d08:	f7fa ff14 	bl	8000b34 <__addsf3>
 8005d0c:	4629      	mov	r1, r5
 8005d0e:	f7fb f819 	bl	8000d44 <__aeabi_fmul>
 8005d12:	4947      	ldr	r1, [pc, #284]	; (8005e30 <atanf+0x1e8>)
 8005d14:	f7fa ff0e 	bl	8000b34 <__addsf3>
 8005d18:	4629      	mov	r1, r5
 8005d1a:	f7fb f813 	bl	8000d44 <__aeabi_fmul>
 8005d1e:	4945      	ldr	r1, [pc, #276]	; (8005e34 <atanf+0x1ec>)
 8005d20:	f7fa ff08 	bl	8000b34 <__addsf3>
 8005d24:	4641      	mov	r1, r8
 8005d26:	f7fb f80d 	bl	8000d44 <__aeabi_fmul>
 8005d2a:	4943      	ldr	r1, [pc, #268]	; (8005e38 <atanf+0x1f0>)
 8005d2c:	4680      	mov	r8, r0
 8005d2e:	4628      	mov	r0, r5
 8005d30:	f7fb f808 	bl	8000d44 <__aeabi_fmul>
 8005d34:	4941      	ldr	r1, [pc, #260]	; (8005e3c <atanf+0x1f4>)
 8005d36:	f7fa fefb 	bl	8000b30 <__aeabi_fsub>
 8005d3a:	4629      	mov	r1, r5
 8005d3c:	f7fb f802 	bl	8000d44 <__aeabi_fmul>
 8005d40:	493f      	ldr	r1, [pc, #252]	; (8005e40 <atanf+0x1f8>)
 8005d42:	f7fa fef5 	bl	8000b30 <__aeabi_fsub>
 8005d46:	4629      	mov	r1, r5
 8005d48:	f7fa fffc 	bl	8000d44 <__aeabi_fmul>
 8005d4c:	493d      	ldr	r1, [pc, #244]	; (8005e44 <atanf+0x1fc>)
 8005d4e:	f7fa feef 	bl	8000b30 <__aeabi_fsub>
 8005d52:	4629      	mov	r1, r5
 8005d54:	f7fa fff6 	bl	8000d44 <__aeabi_fmul>
 8005d58:	493b      	ldr	r1, [pc, #236]	; (8005e48 <atanf+0x200>)
 8005d5a:	f7fa fee9 	bl	8000b30 <__aeabi_fsub>
 8005d5e:	4629      	mov	r1, r5
 8005d60:	f7fa fff0 	bl	8000d44 <__aeabi_fmul>
 8005d64:	4601      	mov	r1, r0
 8005d66:	4640      	mov	r0, r8
 8005d68:	f7fa fee4 	bl	8000b34 <__addsf3>
 8005d6c:	4621      	mov	r1, r4
 8005d6e:	f7fa ffe9 	bl	8000d44 <__aeabi_fmul>
 8005d72:	1c73      	adds	r3, r6, #1
 8005d74:	4601      	mov	r1, r0
 8005d76:	d133      	bne.n	8005de0 <atanf+0x198>
 8005d78:	4620      	mov	r0, r4
 8005d7a:	f7fa fed9 	bl	8000b30 <__aeabi_fsub>
 8005d7e:	e772      	b.n	8005c66 <atanf+0x1e>
 8005d80:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005d84:	f7fa fed4 	bl	8000b30 <__aeabi_fsub>
 8005d88:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005d8c:	4605      	mov	r5, r0
 8005d8e:	4620      	mov	r0, r4
 8005d90:	f7fa fed0 	bl	8000b34 <__addsf3>
 8005d94:	4601      	mov	r1, r0
 8005d96:	4628      	mov	r0, r5
 8005d98:	f7fb f888 	bl	8000eac <__aeabi_fdiv>
 8005d9c:	2601      	movs	r6, #1
 8005d9e:	4604      	mov	r4, r0
 8005da0:	e799      	b.n	8005cd6 <atanf+0x8e>
 8005da2:	4b2a      	ldr	r3, [pc, #168]	; (8005e4c <atanf+0x204>)
 8005da4:	429d      	cmp	r5, r3
 8005da6:	dc14      	bgt.n	8005dd2 <atanf+0x18a>
 8005da8:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8005dac:	f7fa fec0 	bl	8000b30 <__aeabi_fsub>
 8005db0:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8005db4:	4605      	mov	r5, r0
 8005db6:	4620      	mov	r0, r4
 8005db8:	f7fa ffc4 	bl	8000d44 <__aeabi_fmul>
 8005dbc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005dc0:	f7fa feb8 	bl	8000b34 <__addsf3>
 8005dc4:	4601      	mov	r1, r0
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	f7fb f870 	bl	8000eac <__aeabi_fdiv>
 8005dcc:	2602      	movs	r6, #2
 8005dce:	4604      	mov	r4, r0
 8005dd0:	e781      	b.n	8005cd6 <atanf+0x8e>
 8005dd2:	4601      	mov	r1, r0
 8005dd4:	481e      	ldr	r0, [pc, #120]	; (8005e50 <atanf+0x208>)
 8005dd6:	f7fb f869 	bl	8000eac <__aeabi_fdiv>
 8005dda:	2603      	movs	r6, #3
 8005ddc:	4604      	mov	r4, r0
 8005dde:	e77a      	b.n	8005cd6 <atanf+0x8e>
 8005de0:	4b1c      	ldr	r3, [pc, #112]	; (8005e54 <atanf+0x20c>)
 8005de2:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8005de6:	f7fa fea3 	bl	8000b30 <__aeabi_fsub>
 8005dea:	4621      	mov	r1, r4
 8005dec:	f7fa fea0 	bl	8000b30 <__aeabi_fsub>
 8005df0:	4b19      	ldr	r3, [pc, #100]	; (8005e58 <atanf+0x210>)
 8005df2:	4601      	mov	r1, r0
 8005df4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005df8:	f7fa fe9a 	bl	8000b30 <__aeabi_fsub>
 8005dfc:	2f00      	cmp	r7, #0
 8005dfe:	4604      	mov	r4, r0
 8005e00:	f6bf af37 	bge.w	8005c72 <atanf+0x2a>
 8005e04:	f100 4400 	add.w	r4, r0, #2147483648	; 0x80000000
 8005e08:	e733      	b.n	8005c72 <atanf+0x2a>
 8005e0a:	4c14      	ldr	r4, [pc, #80]	; (8005e5c <atanf+0x214>)
 8005e0c:	e731      	b.n	8005c72 <atanf+0x2a>
 8005e0e:	bf00      	nop
 8005e10:	3fc90fdb 	.word	0x3fc90fdb
 8005e14:	3edfffff 	.word	0x3edfffff
 8005e18:	7149f2ca 	.word	0x7149f2ca
 8005e1c:	3f97ffff 	.word	0x3f97ffff
 8005e20:	3c8569d7 	.word	0x3c8569d7
 8005e24:	3d4bda59 	.word	0x3d4bda59
 8005e28:	3d886b35 	.word	0x3d886b35
 8005e2c:	3dba2e6e 	.word	0x3dba2e6e
 8005e30:	3e124925 	.word	0x3e124925
 8005e34:	3eaaaaab 	.word	0x3eaaaaab
 8005e38:	bd15a221 	.word	0xbd15a221
 8005e3c:	3d6ef16b 	.word	0x3d6ef16b
 8005e40:	3d9d8795 	.word	0x3d9d8795
 8005e44:	3de38e38 	.word	0x3de38e38
 8005e48:	3e4ccccd 	.word	0x3e4ccccd
 8005e4c:	401bffff 	.word	0x401bffff
 8005e50:	bf800000 	.word	0xbf800000
 8005e54:	08009924 	.word	0x08009924
 8005e58:	08009914 	.word	0x08009914
 8005e5c:	bfc90fdb 	.word	0xbfc90fdb

08005e60 <fabsf>:
 8005e60:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005e64:	4770      	bx	lr
	...

08005e68 <floorf>:
 8005e68:	b570      	push	{r4, r5, r6, lr}
 8005e6a:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8005e6e:	0df5      	lsrs	r5, r6, #23
 8005e70:	3d7f      	subs	r5, #127	; 0x7f
 8005e72:	2d16      	cmp	r5, #22
 8005e74:	4601      	mov	r1, r0
 8005e76:	4604      	mov	r4, r0
 8005e78:	dc26      	bgt.n	8005ec8 <floorf+0x60>
 8005e7a:	2d00      	cmp	r5, #0
 8005e7c:	da0e      	bge.n	8005e9c <floorf+0x34>
 8005e7e:	4917      	ldr	r1, [pc, #92]	; (8005edc <floorf+0x74>)
 8005e80:	f7fa fe58 	bl	8000b34 <__addsf3>
 8005e84:	2100      	movs	r1, #0
 8005e86:	f7fb f919 	bl	80010bc <__aeabi_fcmpgt>
 8005e8a:	b128      	cbz	r0, 8005e98 <floorf+0x30>
 8005e8c:	2c00      	cmp	r4, #0
 8005e8e:	da23      	bge.n	8005ed8 <floorf+0x70>
 8005e90:	4b13      	ldr	r3, [pc, #76]	; (8005ee0 <floorf+0x78>)
 8005e92:	2e00      	cmp	r6, #0
 8005e94:	bf18      	it	ne
 8005e96:	461c      	movne	r4, r3
 8005e98:	4621      	mov	r1, r4
 8005e9a:	e01b      	b.n	8005ed4 <floorf+0x6c>
 8005e9c:	4e11      	ldr	r6, [pc, #68]	; (8005ee4 <floorf+0x7c>)
 8005e9e:	412e      	asrs	r6, r5
 8005ea0:	4230      	tst	r0, r6
 8005ea2:	d017      	beq.n	8005ed4 <floorf+0x6c>
 8005ea4:	490d      	ldr	r1, [pc, #52]	; (8005edc <floorf+0x74>)
 8005ea6:	f7fa fe45 	bl	8000b34 <__addsf3>
 8005eaa:	2100      	movs	r1, #0
 8005eac:	f7fb f906 	bl	80010bc <__aeabi_fcmpgt>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	d0f1      	beq.n	8005e98 <floorf+0x30>
 8005eb4:	2c00      	cmp	r4, #0
 8005eb6:	bfbe      	ittt	lt
 8005eb8:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8005ebc:	fa43 f505 	asrlt.w	r5, r3, r5
 8005ec0:	1964      	addlt	r4, r4, r5
 8005ec2:	ea24 0406 	bic.w	r4, r4, r6
 8005ec6:	e7e7      	b.n	8005e98 <floorf+0x30>
 8005ec8:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8005ecc:	d302      	bcc.n	8005ed4 <floorf+0x6c>
 8005ece:	f7fa fe31 	bl	8000b34 <__addsf3>
 8005ed2:	4601      	mov	r1, r0
 8005ed4:	4608      	mov	r0, r1
 8005ed6:	bd70      	pop	{r4, r5, r6, pc}
 8005ed8:	2400      	movs	r4, #0
 8005eda:	e7dd      	b.n	8005e98 <floorf+0x30>
 8005edc:	7149f2ca 	.word	0x7149f2ca
 8005ee0:	bf800000 	.word	0xbf800000
 8005ee4:	007fffff 	.word	0x007fffff

08005ee8 <scalbnf>:
 8005ee8:	f030 4300 	bics.w	r3, r0, #2147483648	; 0x80000000
 8005eec:	b510      	push	{r4, lr}
 8005eee:	4602      	mov	r2, r0
 8005ef0:	460c      	mov	r4, r1
 8005ef2:	4601      	mov	r1, r0
 8005ef4:	d027      	beq.n	8005f46 <scalbnf+0x5e>
 8005ef6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8005efa:	d303      	bcc.n	8005f04 <scalbnf+0x1c>
 8005efc:	f7fa fe1a 	bl	8000b34 <__addsf3>
 8005f00:	4602      	mov	r2, r0
 8005f02:	e020      	b.n	8005f46 <scalbnf+0x5e>
 8005f04:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005f08:	d215      	bcs.n	8005f36 <scalbnf+0x4e>
 8005f0a:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8005f0e:	f7fa ff19 	bl	8000d44 <__aeabi_fmul>
 8005f12:	4b18      	ldr	r3, [pc, #96]	; (8005f74 <scalbnf+0x8c>)
 8005f14:	4602      	mov	r2, r0
 8005f16:	429c      	cmp	r4, r3
 8005f18:	db22      	blt.n	8005f60 <scalbnf+0x78>
 8005f1a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8005f1e:	3b19      	subs	r3, #25
 8005f20:	4423      	add	r3, r4
 8005f22:	2bfe      	cmp	r3, #254	; 0xfe
 8005f24:	dd09      	ble.n	8005f3a <scalbnf+0x52>
 8005f26:	4611      	mov	r1, r2
 8005f28:	4813      	ldr	r0, [pc, #76]	; (8005f78 <scalbnf+0x90>)
 8005f2a:	f000 f829 	bl	8005f80 <copysignf>
 8005f2e:	4912      	ldr	r1, [pc, #72]	; (8005f78 <scalbnf+0x90>)
 8005f30:	f7fa ff08 	bl	8000d44 <__aeabi_fmul>
 8005f34:	e7e4      	b.n	8005f00 <scalbnf+0x18>
 8005f36:	0ddb      	lsrs	r3, r3, #23
 8005f38:	e7f2      	b.n	8005f20 <scalbnf+0x38>
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	dd05      	ble.n	8005f4a <scalbnf+0x62>
 8005f3e:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8005f42:	ea40 52c3 	orr.w	r2, r0, r3, lsl #23
 8005f46:	4610      	mov	r0, r2
 8005f48:	bd10      	pop	{r4, pc}
 8005f4a:	f113 0f16 	cmn.w	r3, #22
 8005f4e:	da09      	bge.n	8005f64 <scalbnf+0x7c>
 8005f50:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005f54:	429c      	cmp	r4, r3
 8005f56:	4611      	mov	r1, r2
 8005f58:	dce6      	bgt.n	8005f28 <scalbnf+0x40>
 8005f5a:	4808      	ldr	r0, [pc, #32]	; (8005f7c <scalbnf+0x94>)
 8005f5c:	f000 f810 	bl	8005f80 <copysignf>
 8005f60:	4906      	ldr	r1, [pc, #24]	; (8005f7c <scalbnf+0x94>)
 8005f62:	e7e5      	b.n	8005f30 <scalbnf+0x48>
 8005f64:	3319      	adds	r3, #25
 8005f66:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8005f6a:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8005f6e:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8005f72:	e7dd      	b.n	8005f30 <scalbnf+0x48>
 8005f74:	ffff3cb0 	.word	0xffff3cb0
 8005f78:	7149f2ca 	.word	0x7149f2ca
 8005f7c:	0da24260 	.word	0x0da24260

08005f80 <copysignf>:
 8005f80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005f84:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005f88:	4308      	orrs	r0, r1
 8005f8a:	4770      	bx	lr

08005f8c <abort>:
 8005f8c:	b508      	push	{r3, lr}
 8005f8e:	2006      	movs	r0, #6
 8005f90:	f000 fac2 	bl	8006518 <raise>
 8005f94:	2001      	movs	r0, #1
 8005f96:	f003 fa9d 	bl	80094d4 <_exit>
	...

08005f9c <__errno>:
 8005f9c:	4b01      	ldr	r3, [pc, #4]	; (8005fa4 <__errno+0x8>)
 8005f9e:	6818      	ldr	r0, [r3, #0]
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	20000010 	.word	0x20000010

08005fa8 <__libc_init_array>:
 8005fa8:	b570      	push	{r4, r5, r6, lr}
 8005faa:	2500      	movs	r5, #0
 8005fac:	4e0c      	ldr	r6, [pc, #48]	; (8005fe0 <__libc_init_array+0x38>)
 8005fae:	4c0d      	ldr	r4, [pc, #52]	; (8005fe4 <__libc_init_array+0x3c>)
 8005fb0:	1ba4      	subs	r4, r4, r6
 8005fb2:	10a4      	asrs	r4, r4, #2
 8005fb4:	42a5      	cmp	r5, r4
 8005fb6:	d109      	bne.n	8005fcc <__libc_init_array+0x24>
 8005fb8:	f003 fa8e 	bl	80094d8 <_init>
 8005fbc:	2500      	movs	r5, #0
 8005fbe:	4e0a      	ldr	r6, [pc, #40]	; (8005fe8 <__libc_init_array+0x40>)
 8005fc0:	4c0a      	ldr	r4, [pc, #40]	; (8005fec <__libc_init_array+0x44>)
 8005fc2:	1ba4      	subs	r4, r4, r6
 8005fc4:	10a4      	asrs	r4, r4, #2
 8005fc6:	42a5      	cmp	r5, r4
 8005fc8:	d105      	bne.n	8005fd6 <__libc_init_array+0x2e>
 8005fca:	bd70      	pop	{r4, r5, r6, pc}
 8005fcc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fd0:	4798      	blx	r3
 8005fd2:	3501      	adds	r5, #1
 8005fd4:	e7ee      	b.n	8005fb4 <__libc_init_array+0xc>
 8005fd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005fda:	4798      	blx	r3
 8005fdc:	3501      	adds	r5, #1
 8005fde:	e7f2      	b.n	8005fc6 <__libc_init_array+0x1e>
 8005fe0:	08009ba8 	.word	0x08009ba8
 8005fe4:	08009ba8 	.word	0x08009ba8
 8005fe8:	08009ba8 	.word	0x08009ba8
 8005fec:	08009bb8 	.word	0x08009bb8

08005ff0 <malloc>:
 8005ff0:	4b02      	ldr	r3, [pc, #8]	; (8005ffc <malloc+0xc>)
 8005ff2:	4601      	mov	r1, r0
 8005ff4:	6818      	ldr	r0, [r3, #0]
 8005ff6:	f000 b80b 	b.w	8006010 <_malloc_r>
 8005ffa:	bf00      	nop
 8005ffc:	20000010 	.word	0x20000010

08006000 <free>:
 8006000:	4b02      	ldr	r3, [pc, #8]	; (800600c <free+0xc>)
 8006002:	4601      	mov	r1, r0
 8006004:	6818      	ldr	r0, [r3, #0]
 8006006:	f002 bb89 	b.w	800871c <_free_r>
 800600a:	bf00      	nop
 800600c:	20000010 	.word	0x20000010

08006010 <_malloc_r>:
 8006010:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006014:	f101 050b 	add.w	r5, r1, #11
 8006018:	2d16      	cmp	r5, #22
 800601a:	4606      	mov	r6, r0
 800601c:	d906      	bls.n	800602c <_malloc_r+0x1c>
 800601e:	f035 0507 	bics.w	r5, r5, #7
 8006022:	d504      	bpl.n	800602e <_malloc_r+0x1e>
 8006024:	230c      	movs	r3, #12
 8006026:	6033      	str	r3, [r6, #0]
 8006028:	2400      	movs	r4, #0
 800602a:	e1a8      	b.n	800637e <_malloc_r+0x36e>
 800602c:	2510      	movs	r5, #16
 800602e:	428d      	cmp	r5, r1
 8006030:	d3f8      	bcc.n	8006024 <_malloc_r+0x14>
 8006032:	4630      	mov	r0, r6
 8006034:	f000 fa2a 	bl	800648c <__malloc_lock>
 8006038:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800603c:	4fc0      	ldr	r7, [pc, #768]	; (8006340 <_malloc_r+0x330>)
 800603e:	d238      	bcs.n	80060b2 <_malloc_r+0xa2>
 8006040:	f105 0208 	add.w	r2, r5, #8
 8006044:	443a      	add	r2, r7
 8006046:	6854      	ldr	r4, [r2, #4]
 8006048:	f1a2 0108 	sub.w	r1, r2, #8
 800604c:	428c      	cmp	r4, r1
 800604e:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 8006052:	d102      	bne.n	800605a <_malloc_r+0x4a>
 8006054:	68d4      	ldr	r4, [r2, #12]
 8006056:	42a2      	cmp	r2, r4
 8006058:	d010      	beq.n	800607c <_malloc_r+0x6c>
 800605a:	6863      	ldr	r3, [r4, #4]
 800605c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8006060:	f023 0303 	bic.w	r3, r3, #3
 8006064:	60ca      	str	r2, [r1, #12]
 8006066:	4423      	add	r3, r4
 8006068:	6091      	str	r1, [r2, #8]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	f042 0201 	orr.w	r2, r2, #1
 8006070:	605a      	str	r2, [r3, #4]
 8006072:	4630      	mov	r0, r6
 8006074:	f000 fa10 	bl	8006498 <__malloc_unlock>
 8006078:	3408      	adds	r4, #8
 800607a:	e180      	b.n	800637e <_malloc_r+0x36e>
 800607c:	3302      	adds	r3, #2
 800607e:	4ab1      	ldr	r2, [pc, #708]	; (8006344 <_malloc_r+0x334>)
 8006080:	693c      	ldr	r4, [r7, #16]
 8006082:	4611      	mov	r1, r2
 8006084:	4294      	cmp	r4, r2
 8006086:	d075      	beq.n	8006174 <_malloc_r+0x164>
 8006088:	6860      	ldr	r0, [r4, #4]
 800608a:	f020 0c03 	bic.w	ip, r0, #3
 800608e:	ebac 0005 	sub.w	r0, ip, r5
 8006092:	280f      	cmp	r0, #15
 8006094:	dd48      	ble.n	8006128 <_malloc_r+0x118>
 8006096:	1963      	adds	r3, r4, r5
 8006098:	f045 0501 	orr.w	r5, r5, #1
 800609c:	6065      	str	r5, [r4, #4]
 800609e:	e9c7 3304 	strd	r3, r3, [r7, #16]
 80060a2:	e9c3 2202 	strd	r2, r2, [r3, #8]
 80060a6:	f040 0201 	orr.w	r2, r0, #1
 80060aa:	605a      	str	r2, [r3, #4]
 80060ac:	f844 000c 	str.w	r0, [r4, ip]
 80060b0:	e7df      	b.n	8006072 <_malloc_r+0x62>
 80060b2:	0a6b      	lsrs	r3, r5, #9
 80060b4:	d02a      	beq.n	800610c <_malloc_r+0xfc>
 80060b6:	2b04      	cmp	r3, #4
 80060b8:	d812      	bhi.n	80060e0 <_malloc_r+0xd0>
 80060ba:	09ab      	lsrs	r3, r5, #6
 80060bc:	3338      	adds	r3, #56	; 0x38
 80060be:	1c5a      	adds	r2, r3, #1
 80060c0:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 80060c4:	6854      	ldr	r4, [r2, #4]
 80060c6:	f1a2 0c08 	sub.w	ip, r2, #8
 80060ca:	4564      	cmp	r4, ip
 80060cc:	d006      	beq.n	80060dc <_malloc_r+0xcc>
 80060ce:	6862      	ldr	r2, [r4, #4]
 80060d0:	f022 0203 	bic.w	r2, r2, #3
 80060d4:	1b50      	subs	r0, r2, r5
 80060d6:	280f      	cmp	r0, #15
 80060d8:	dd1c      	ble.n	8006114 <_malloc_r+0x104>
 80060da:	3b01      	subs	r3, #1
 80060dc:	3301      	adds	r3, #1
 80060de:	e7ce      	b.n	800607e <_malloc_r+0x6e>
 80060e0:	2b14      	cmp	r3, #20
 80060e2:	d801      	bhi.n	80060e8 <_malloc_r+0xd8>
 80060e4:	335b      	adds	r3, #91	; 0x5b
 80060e6:	e7ea      	b.n	80060be <_malloc_r+0xae>
 80060e8:	2b54      	cmp	r3, #84	; 0x54
 80060ea:	d802      	bhi.n	80060f2 <_malloc_r+0xe2>
 80060ec:	0b2b      	lsrs	r3, r5, #12
 80060ee:	336e      	adds	r3, #110	; 0x6e
 80060f0:	e7e5      	b.n	80060be <_malloc_r+0xae>
 80060f2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80060f6:	d802      	bhi.n	80060fe <_malloc_r+0xee>
 80060f8:	0beb      	lsrs	r3, r5, #15
 80060fa:	3377      	adds	r3, #119	; 0x77
 80060fc:	e7df      	b.n	80060be <_malloc_r+0xae>
 80060fe:	f240 5254 	movw	r2, #1364	; 0x554
 8006102:	4293      	cmp	r3, r2
 8006104:	d804      	bhi.n	8006110 <_malloc_r+0x100>
 8006106:	0cab      	lsrs	r3, r5, #18
 8006108:	337c      	adds	r3, #124	; 0x7c
 800610a:	e7d8      	b.n	80060be <_malloc_r+0xae>
 800610c:	233f      	movs	r3, #63	; 0x3f
 800610e:	e7d6      	b.n	80060be <_malloc_r+0xae>
 8006110:	237e      	movs	r3, #126	; 0x7e
 8006112:	e7d4      	b.n	80060be <_malloc_r+0xae>
 8006114:	2800      	cmp	r0, #0
 8006116:	68e1      	ldr	r1, [r4, #12]
 8006118:	db04      	blt.n	8006124 <_malloc_r+0x114>
 800611a:	68a3      	ldr	r3, [r4, #8]
 800611c:	60d9      	str	r1, [r3, #12]
 800611e:	608b      	str	r3, [r1, #8]
 8006120:	18a3      	adds	r3, r4, r2
 8006122:	e7a2      	b.n	800606a <_malloc_r+0x5a>
 8006124:	460c      	mov	r4, r1
 8006126:	e7d0      	b.n	80060ca <_malloc_r+0xba>
 8006128:	2800      	cmp	r0, #0
 800612a:	e9c7 2204 	strd	r2, r2, [r7, #16]
 800612e:	db07      	blt.n	8006140 <_malloc_r+0x130>
 8006130:	44a4      	add	ip, r4
 8006132:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006136:	f043 0301 	orr.w	r3, r3, #1
 800613a:	f8cc 3004 	str.w	r3, [ip, #4]
 800613e:	e798      	b.n	8006072 <_malloc_r+0x62>
 8006140:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f080 8099 	bcs.w	800627c <_malloc_r+0x26c>
 800614a:	2201      	movs	r2, #1
 800614c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 8006150:	ea4f 0eac 	mov.w	lr, ip, asr #2
 8006154:	fa02 f20e 	lsl.w	r2, r2, lr
 8006158:	4310      	orrs	r0, r2
 800615a:	f10c 0c01 	add.w	ip, ip, #1
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8006164:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 8006168:	3a08      	subs	r2, #8
 800616a:	e9c4 0202 	strd	r0, r2, [r4, #8]
 800616e:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 8006172:	60c4      	str	r4, [r0, #12]
 8006174:	2001      	movs	r0, #1
 8006176:	109a      	asrs	r2, r3, #2
 8006178:	fa00 f202 	lsl.w	r2, r0, r2
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	4290      	cmp	r0, r2
 8006180:	d326      	bcc.n	80061d0 <_malloc_r+0x1c0>
 8006182:	4210      	tst	r0, r2
 8006184:	d106      	bne.n	8006194 <_malloc_r+0x184>
 8006186:	f023 0303 	bic.w	r3, r3, #3
 800618a:	0052      	lsls	r2, r2, #1
 800618c:	4210      	tst	r0, r2
 800618e:	f103 0304 	add.w	r3, r3, #4
 8006192:	d0fa      	beq.n	800618a <_malloc_r+0x17a>
 8006194:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 8006198:	46e1      	mov	r9, ip
 800619a:	4698      	mov	r8, r3
 800619c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 80061a0:	454c      	cmp	r4, r9
 80061a2:	f040 80af 	bne.w	8006304 <_malloc_r+0x2f4>
 80061a6:	f108 0801 	add.w	r8, r8, #1
 80061aa:	f018 0f03 	tst.w	r8, #3
 80061ae:	f109 0908 	add.w	r9, r9, #8
 80061b2:	d1f3      	bne.n	800619c <_malloc_r+0x18c>
 80061b4:	0798      	lsls	r0, r3, #30
 80061b6:	f040 80e8 	bne.w	800638a <_malloc_r+0x37a>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	ea23 0302 	bic.w	r3, r3, r2
 80061c0:	607b      	str	r3, [r7, #4]
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	0052      	lsls	r2, r2, #1
 80061c6:	4290      	cmp	r0, r2
 80061c8:	d302      	bcc.n	80061d0 <_malloc_r+0x1c0>
 80061ca:	2a00      	cmp	r2, #0
 80061cc:	f040 80eb 	bne.w	80063a6 <_malloc_r+0x396>
 80061d0:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80061d4:	f8da 4004 	ldr.w	r4, [sl, #4]
 80061d8:	f024 0203 	bic.w	r2, r4, #3
 80061dc:	42aa      	cmp	r2, r5
 80061de:	d303      	bcc.n	80061e8 <_malloc_r+0x1d8>
 80061e0:	1b53      	subs	r3, r2, r5
 80061e2:	2b0f      	cmp	r3, #15
 80061e4:	f300 813f 	bgt.w	8006466 <_malloc_r+0x456>
 80061e8:	4b57      	ldr	r3, [pc, #348]	; (8006348 <_malloc_r+0x338>)
 80061ea:	2008      	movs	r0, #8
 80061ec:	681c      	ldr	r4, [r3, #0]
 80061ee:	9200      	str	r2, [sp, #0]
 80061f0:	f001 fbdc 	bl	80079ac <sysconf>
 80061f4:	4b55      	ldr	r3, [pc, #340]	; (800634c <_malloc_r+0x33c>)
 80061f6:	3410      	adds	r4, #16
 80061f8:	6819      	ldr	r1, [r3, #0]
 80061fa:	442c      	add	r4, r5
 80061fc:	3101      	adds	r1, #1
 80061fe:	bf1f      	itttt	ne
 8006200:	f104 34ff 	addne.w	r4, r4, #4294967295	; 0xffffffff
 8006204:	1824      	addne	r4, r4, r0
 8006206:	4241      	negne	r1, r0
 8006208:	400c      	andne	r4, r1
 800620a:	9a00      	ldr	r2, [sp, #0]
 800620c:	4680      	mov	r8, r0
 800620e:	4621      	mov	r1, r4
 8006210:	4630      	mov	r0, r6
 8006212:	e9cd 2300 	strd	r2, r3, [sp]
 8006216:	f000 f945 	bl	80064a4 <_sbrk_r>
 800621a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800621e:	4683      	mov	fp, r0
 8006220:	f000 80fa 	beq.w	8006418 <_malloc_r+0x408>
 8006224:	9a00      	ldr	r2, [sp, #0]
 8006226:	9b01      	ldr	r3, [sp, #4]
 8006228:	eb0a 0102 	add.w	r1, sl, r2
 800622c:	4281      	cmp	r1, r0
 800622e:	d902      	bls.n	8006236 <_malloc_r+0x226>
 8006230:	45ba      	cmp	sl, r7
 8006232:	f040 80f1 	bne.w	8006418 <_malloc_r+0x408>
 8006236:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8006358 <_malloc_r+0x348>
 800623a:	4559      	cmp	r1, fp
 800623c:	f8d9 0000 	ldr.w	r0, [r9]
 8006240:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8006244:	eb00 0e04 	add.w	lr, r0, r4
 8006248:	f8c9 e000 	str.w	lr, [r9]
 800624c:	f040 80ad 	bne.w	80063aa <_malloc_r+0x39a>
 8006250:	ea11 0f0c 	tst.w	r1, ip
 8006254:	f040 80a9 	bne.w	80063aa <_malloc_r+0x39a>
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	4414      	add	r4, r2
 800625c:	f044 0401 	orr.w	r4, r4, #1
 8006260:	605c      	str	r4, [r3, #4]
 8006262:	4a3b      	ldr	r2, [pc, #236]	; (8006350 <_malloc_r+0x340>)
 8006264:	f8d9 3000 	ldr.w	r3, [r9]
 8006268:	6811      	ldr	r1, [r2, #0]
 800626a:	428b      	cmp	r3, r1
 800626c:	bf88      	it	hi
 800626e:	6013      	strhi	r3, [r2, #0]
 8006270:	4a38      	ldr	r2, [pc, #224]	; (8006354 <_malloc_r+0x344>)
 8006272:	6811      	ldr	r1, [r2, #0]
 8006274:	428b      	cmp	r3, r1
 8006276:	bf88      	it	hi
 8006278:	6013      	strhi	r3, [r2, #0]
 800627a:	e0cd      	b.n	8006418 <_malloc_r+0x408>
 800627c:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8006280:	2a04      	cmp	r2, #4
 8006282:	d818      	bhi.n	80062b6 <_malloc_r+0x2a6>
 8006284:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8006288:	3238      	adds	r2, #56	; 0x38
 800628a:	f102 0e01 	add.w	lr, r2, #1
 800628e:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 8006292:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 8006296:	45f0      	cmp	r8, lr
 8006298:	d12b      	bne.n	80062f2 <_malloc_r+0x2e2>
 800629a:	f04f 0c01 	mov.w	ip, #1
 800629e:	1092      	asrs	r2, r2, #2
 80062a0:	fa0c f202 	lsl.w	r2, ip, r2
 80062a4:	4310      	orrs	r0, r2
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	e9c4 e802 	strd	lr, r8, [r4, #8]
 80062ac:	f8c8 4008 	str.w	r4, [r8, #8]
 80062b0:	f8ce 400c 	str.w	r4, [lr, #12]
 80062b4:	e75e      	b.n	8006174 <_malloc_r+0x164>
 80062b6:	2a14      	cmp	r2, #20
 80062b8:	d801      	bhi.n	80062be <_malloc_r+0x2ae>
 80062ba:	325b      	adds	r2, #91	; 0x5b
 80062bc:	e7e5      	b.n	800628a <_malloc_r+0x27a>
 80062be:	2a54      	cmp	r2, #84	; 0x54
 80062c0:	d803      	bhi.n	80062ca <_malloc_r+0x2ba>
 80062c2:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80062c6:	326e      	adds	r2, #110	; 0x6e
 80062c8:	e7df      	b.n	800628a <_malloc_r+0x27a>
 80062ca:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80062ce:	d803      	bhi.n	80062d8 <_malloc_r+0x2c8>
 80062d0:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80062d4:	3277      	adds	r2, #119	; 0x77
 80062d6:	e7d8      	b.n	800628a <_malloc_r+0x27a>
 80062d8:	f240 5e54 	movw	lr, #1364	; 0x554
 80062dc:	4572      	cmp	r2, lr
 80062de:	bf9a      	itte	ls
 80062e0:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80062e4:	327c      	addls	r2, #124	; 0x7c
 80062e6:	227e      	movhi	r2, #126	; 0x7e
 80062e8:	e7cf      	b.n	800628a <_malloc_r+0x27a>
 80062ea:	f8de e008 	ldr.w	lr, [lr, #8]
 80062ee:	45f0      	cmp	r8, lr
 80062f0:	d005      	beq.n	80062fe <_malloc_r+0x2ee>
 80062f2:	f8de 2004 	ldr.w	r2, [lr, #4]
 80062f6:	f022 0203 	bic.w	r2, r2, #3
 80062fa:	4562      	cmp	r2, ip
 80062fc:	d8f5      	bhi.n	80062ea <_malloc_r+0x2da>
 80062fe:	f8de 800c 	ldr.w	r8, [lr, #12]
 8006302:	e7d1      	b.n	80062a8 <_malloc_r+0x298>
 8006304:	6860      	ldr	r0, [r4, #4]
 8006306:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800630a:	f020 0003 	bic.w	r0, r0, #3
 800630e:	eba0 0a05 	sub.w	sl, r0, r5
 8006312:	f1ba 0f0f 	cmp.w	sl, #15
 8006316:	dd21      	ble.n	800635c <_malloc_r+0x34c>
 8006318:	68a2      	ldr	r2, [r4, #8]
 800631a:	1963      	adds	r3, r4, r5
 800631c:	f045 0501 	orr.w	r5, r5, #1
 8006320:	6065      	str	r5, [r4, #4]
 8006322:	f8c2 e00c 	str.w	lr, [r2, #12]
 8006326:	f8ce 2008 	str.w	r2, [lr, #8]
 800632a:	f04a 0201 	orr.w	r2, sl, #1
 800632e:	e9c7 3304 	strd	r3, r3, [r7, #16]
 8006332:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8006336:	605a      	str	r2, [r3, #4]
 8006338:	f844 a000 	str.w	sl, [r4, r0]
 800633c:	e699      	b.n	8006072 <_malloc_r+0x62>
 800633e:	bf00      	nop
 8006340:	20000440 	.word	0x20000440
 8006344:	20000448 	.word	0x20000448
 8006348:	20000c60 	.word	0x20000c60
 800634c:	20000848 	.word	0x20000848
 8006350:	20000c58 	.word	0x20000c58
 8006354:	20000c5c 	.word	0x20000c5c
 8006358:	20000c30 	.word	0x20000c30
 800635c:	f1ba 0f00 	cmp.w	sl, #0
 8006360:	db11      	blt.n	8006386 <_malloc_r+0x376>
 8006362:	4420      	add	r0, r4
 8006364:	6843      	ldr	r3, [r0, #4]
 8006366:	f043 0301 	orr.w	r3, r3, #1
 800636a:	6043      	str	r3, [r0, #4]
 800636c:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8006370:	4630      	mov	r0, r6
 8006372:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006376:	f8ce 3008 	str.w	r3, [lr, #8]
 800637a:	f000 f88d 	bl	8006498 <__malloc_unlock>
 800637e:	4620      	mov	r0, r4
 8006380:	b003      	add	sp, #12
 8006382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006386:	4674      	mov	r4, lr
 8006388:	e70a      	b.n	80061a0 <_malloc_r+0x190>
 800638a:	f1ac 0008 	sub.w	r0, ip, #8
 800638e:	f8dc c000 	ldr.w	ip, [ip]
 8006392:	3b01      	subs	r3, #1
 8006394:	4584      	cmp	ip, r0
 8006396:	f43f af0d 	beq.w	80061b4 <_malloc_r+0x1a4>
 800639a:	e712      	b.n	80061c2 <_malloc_r+0x1b2>
 800639c:	3304      	adds	r3, #4
 800639e:	0052      	lsls	r2, r2, #1
 80063a0:	4210      	tst	r0, r2
 80063a2:	d0fb      	beq.n	800639c <_malloc_r+0x38c>
 80063a4:	e6f6      	b.n	8006194 <_malloc_r+0x184>
 80063a6:	4643      	mov	r3, r8
 80063a8:	e7fa      	b.n	80063a0 <_malloc_r+0x390>
 80063aa:	6818      	ldr	r0, [r3, #0]
 80063ac:	9200      	str	r2, [sp, #0]
 80063ae:	3001      	adds	r0, #1
 80063b0:	bf1b      	ittet	ne
 80063b2:	ebab 0101 	subne.w	r1, fp, r1
 80063b6:	4471      	addne	r1, lr
 80063b8:	f8c3 b000 	streq.w	fp, [r3]
 80063bc:	f8c9 1000 	strne.w	r1, [r9]
 80063c0:	f01b 0307 	ands.w	r3, fp, #7
 80063c4:	bf1c      	itt	ne
 80063c6:	f1c3 0308 	rsbne	r3, r3, #8
 80063ca:	449b      	addne	fp, r3
 80063cc:	445c      	add	r4, fp
 80063ce:	4498      	add	r8, r3
 80063d0:	ea04 030c 	and.w	r3, r4, ip
 80063d4:	eba8 0803 	sub.w	r8, r8, r3
 80063d8:	4641      	mov	r1, r8
 80063da:	4630      	mov	r0, r6
 80063dc:	f000 f862 	bl	80064a4 <_sbrk_r>
 80063e0:	1c43      	adds	r3, r0, #1
 80063e2:	bf04      	itt	eq
 80063e4:	4658      	moveq	r0, fp
 80063e6:	f04f 0800 	moveq.w	r8, #0
 80063ea:	f8d9 3000 	ldr.w	r3, [r9]
 80063ee:	eba0 000b 	sub.w	r0, r0, fp
 80063f2:	4440      	add	r0, r8
 80063f4:	4443      	add	r3, r8
 80063f6:	f040 0001 	orr.w	r0, r0, #1
 80063fa:	45ba      	cmp	sl, r7
 80063fc:	f8c7 b008 	str.w	fp, [r7, #8]
 8006400:	9a00      	ldr	r2, [sp, #0]
 8006402:	f8c9 3000 	str.w	r3, [r9]
 8006406:	f8cb 0004 	str.w	r0, [fp, #4]
 800640a:	f43f af2a 	beq.w	8006262 <_malloc_r+0x252>
 800640e:	2a0f      	cmp	r2, #15
 8006410:	d810      	bhi.n	8006434 <_malloc_r+0x424>
 8006412:	2301      	movs	r3, #1
 8006414:	f8cb 3004 	str.w	r3, [fp, #4]
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	685a      	ldr	r2, [r3, #4]
 800641c:	f022 0203 	bic.w	r2, r2, #3
 8006420:	42aa      	cmp	r2, r5
 8006422:	eba2 0305 	sub.w	r3, r2, r5
 8006426:	d301      	bcc.n	800642c <_malloc_r+0x41c>
 8006428:	2b0f      	cmp	r3, #15
 800642a:	dc1c      	bgt.n	8006466 <_malloc_r+0x456>
 800642c:	4630      	mov	r0, r6
 800642e:	f000 f833 	bl	8006498 <__malloc_unlock>
 8006432:	e5f9      	b.n	8006028 <_malloc_r+0x18>
 8006434:	f1a2 040c 	sub.w	r4, r2, #12
 8006438:	2205      	movs	r2, #5
 800643a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800643e:	f024 0407 	bic.w	r4, r4, #7
 8006442:	f003 0301 	and.w	r3, r3, #1
 8006446:	4323      	orrs	r3, r4
 8006448:	f8ca 3004 	str.w	r3, [sl, #4]
 800644c:	2c0f      	cmp	r4, #15
 800644e:	eb0a 0304 	add.w	r3, sl, r4
 8006452:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8006456:	f67f af04 	bls.w	8006262 <_malloc_r+0x252>
 800645a:	f10a 0108 	add.w	r1, sl, #8
 800645e:	4630      	mov	r0, r6
 8006460:	f002 f95c 	bl	800871c <_free_r>
 8006464:	e6fd      	b.n	8006262 <_malloc_r+0x252>
 8006466:	68bc      	ldr	r4, [r7, #8]
 8006468:	f045 0201 	orr.w	r2, r5, #1
 800646c:	f043 0301 	orr.w	r3, r3, #1
 8006470:	4425      	add	r5, r4
 8006472:	6062      	str	r2, [r4, #4]
 8006474:	60bd      	str	r5, [r7, #8]
 8006476:	606b      	str	r3, [r5, #4]
 8006478:	e5fb      	b.n	8006072 <_malloc_r+0x62>
 800647a:	bf00      	nop

0800647c <memset>:
 800647c:	4603      	mov	r3, r0
 800647e:	4402      	add	r2, r0
 8006480:	4293      	cmp	r3, r2
 8006482:	d100      	bne.n	8006486 <memset+0xa>
 8006484:	4770      	bx	lr
 8006486:	f803 1b01 	strb.w	r1, [r3], #1
 800648a:	e7f9      	b.n	8006480 <memset+0x4>

0800648c <__malloc_lock>:
 800648c:	4801      	ldr	r0, [pc, #4]	; (8006494 <__malloc_lock+0x8>)
 800648e:	f002 ba0f 	b.w	80088b0 <__retarget_lock_acquire_recursive>
 8006492:	bf00      	nop
 8006494:	20000c70 	.word	0x20000c70

08006498 <__malloc_unlock>:
 8006498:	4801      	ldr	r0, [pc, #4]	; (80064a0 <__malloc_unlock+0x8>)
 800649a:	f002 ba0a 	b.w	80088b2 <__retarget_lock_release_recursive>
 800649e:	bf00      	nop
 80064a0:	20000c70 	.word	0x20000c70

080064a4 <_sbrk_r>:
 80064a4:	b538      	push	{r3, r4, r5, lr}
 80064a6:	2300      	movs	r3, #0
 80064a8:	4c05      	ldr	r4, [pc, #20]	; (80064c0 <_sbrk_r+0x1c>)
 80064aa:	4605      	mov	r5, r0
 80064ac:	4608      	mov	r0, r1
 80064ae:	6023      	str	r3, [r4, #0]
 80064b0:	f003 f802 	bl	80094b8 <_sbrk>
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d102      	bne.n	80064be <_sbrk_r+0x1a>
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	b103      	cbz	r3, 80064be <_sbrk_r+0x1a>
 80064bc:	602b      	str	r3, [r5, #0]
 80064be:	bd38      	pop	{r3, r4, r5, pc}
 80064c0:	20000c78 	.word	0x20000c78

080064c4 <_raise_r>:
 80064c4:	291f      	cmp	r1, #31
 80064c6:	b538      	push	{r3, r4, r5, lr}
 80064c8:	4604      	mov	r4, r0
 80064ca:	460d      	mov	r5, r1
 80064cc:	d904      	bls.n	80064d8 <_raise_r+0x14>
 80064ce:	2316      	movs	r3, #22
 80064d0:	6003      	str	r3, [r0, #0]
 80064d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064d6:	bd38      	pop	{r3, r4, r5, pc}
 80064d8:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 80064dc:	b112      	cbz	r2, 80064e4 <_raise_r+0x20>
 80064de:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064e2:	b94b      	cbnz	r3, 80064f8 <_raise_r+0x34>
 80064e4:	4620      	mov	r0, r4
 80064e6:	f000 f831 	bl	800654c <_getpid_r>
 80064ea:	462a      	mov	r2, r5
 80064ec:	4601      	mov	r1, r0
 80064ee:	4620      	mov	r0, r4
 80064f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064f4:	f000 b818 	b.w	8006528 <_kill_r>
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d00a      	beq.n	8006512 <_raise_r+0x4e>
 80064fc:	1c59      	adds	r1, r3, #1
 80064fe:	d103      	bne.n	8006508 <_raise_r+0x44>
 8006500:	2316      	movs	r3, #22
 8006502:	6003      	str	r3, [r0, #0]
 8006504:	2001      	movs	r0, #1
 8006506:	e7e6      	b.n	80064d6 <_raise_r+0x12>
 8006508:	2400      	movs	r4, #0
 800650a:	4628      	mov	r0, r5
 800650c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006510:	4798      	blx	r3
 8006512:	2000      	movs	r0, #0
 8006514:	e7df      	b.n	80064d6 <_raise_r+0x12>
	...

08006518 <raise>:
 8006518:	4b02      	ldr	r3, [pc, #8]	; (8006524 <raise+0xc>)
 800651a:	4601      	mov	r1, r0
 800651c:	6818      	ldr	r0, [r3, #0]
 800651e:	f7ff bfd1 	b.w	80064c4 <_raise_r>
 8006522:	bf00      	nop
 8006524:	20000010 	.word	0x20000010

08006528 <_kill_r>:
 8006528:	b538      	push	{r3, r4, r5, lr}
 800652a:	2300      	movs	r3, #0
 800652c:	4c06      	ldr	r4, [pc, #24]	; (8006548 <_kill_r+0x20>)
 800652e:	4605      	mov	r5, r0
 8006530:	4608      	mov	r0, r1
 8006532:	4611      	mov	r1, r2
 8006534:	6023      	str	r3, [r4, #0]
 8006536:	f002 ffb7 	bl	80094a8 <_kill>
 800653a:	1c43      	adds	r3, r0, #1
 800653c:	d102      	bne.n	8006544 <_kill_r+0x1c>
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	b103      	cbz	r3, 8006544 <_kill_r+0x1c>
 8006542:	602b      	str	r3, [r5, #0]
 8006544:	bd38      	pop	{r3, r4, r5, pc}
 8006546:	bf00      	nop
 8006548:	20000c78 	.word	0x20000c78

0800654c <_getpid_r>:
 800654c:	f002 bfa4 	b.w	8009498 <_getpid>

08006550 <sprintf>:
 8006550:	b40e      	push	{r1, r2, r3}
 8006552:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006556:	b500      	push	{lr}
 8006558:	b09c      	sub	sp, #112	; 0x70
 800655a:	ab1d      	add	r3, sp, #116	; 0x74
 800655c:	9002      	str	r0, [sp, #8]
 800655e:	9006      	str	r0, [sp, #24]
 8006560:	9107      	str	r1, [sp, #28]
 8006562:	9104      	str	r1, [sp, #16]
 8006564:	4808      	ldr	r0, [pc, #32]	; (8006588 <sprintf+0x38>)
 8006566:	4909      	ldr	r1, [pc, #36]	; (800658c <sprintf+0x3c>)
 8006568:	f853 2b04 	ldr.w	r2, [r3], #4
 800656c:	9105      	str	r1, [sp, #20]
 800656e:	6800      	ldr	r0, [r0, #0]
 8006570:	a902      	add	r1, sp, #8
 8006572:	9301      	str	r3, [sp, #4]
 8006574:	f000 f80c 	bl	8006590 <_svfprintf_r>
 8006578:	2200      	movs	r2, #0
 800657a:	9b02      	ldr	r3, [sp, #8]
 800657c:	701a      	strb	r2, [r3, #0]
 800657e:	b01c      	add	sp, #112	; 0x70
 8006580:	f85d eb04 	ldr.w	lr, [sp], #4
 8006584:	b003      	add	sp, #12
 8006586:	4770      	bx	lr
 8006588:	20000010 	.word	0x20000010
 800658c:	ffff0208 	.word	0xffff0208

08006590 <_svfprintf_r>:
 8006590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006594:	b0d5      	sub	sp, #340	; 0x154
 8006596:	4689      	mov	r9, r1
 8006598:	4693      	mov	fp, r2
 800659a:	461e      	mov	r6, r3
 800659c:	9007      	str	r0, [sp, #28]
 800659e:	f002 f979 	bl	8008894 <_localeconv_r>
 80065a2:	6803      	ldr	r3, [r0, #0]
 80065a4:	4618      	mov	r0, r3
 80065a6:	931a      	str	r3, [sp, #104]	; 0x68
 80065a8:	f7f9 fdd2 	bl	8000150 <strlen>
 80065ac:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80065b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80065b2:	0618      	lsls	r0, r3, #24
 80065b4:	d518      	bpl.n	80065e8 <_svfprintf_r+0x58>
 80065b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80065ba:	b9ab      	cbnz	r3, 80065e8 <_svfprintf_r+0x58>
 80065bc:	2140      	movs	r1, #64	; 0x40
 80065be:	9807      	ldr	r0, [sp, #28]
 80065c0:	f7ff fd26 	bl	8006010 <_malloc_r>
 80065c4:	f8c9 0000 	str.w	r0, [r9]
 80065c8:	f8c9 0010 	str.w	r0, [r9, #16]
 80065cc:	b948      	cbnz	r0, 80065e2 <_svfprintf_r+0x52>
 80065ce:	230c      	movs	r3, #12
 80065d0:	9a07      	ldr	r2, [sp, #28]
 80065d2:	6013      	str	r3, [r2, #0]
 80065d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065d8:	9310      	str	r3, [sp, #64]	; 0x40
 80065da:	9810      	ldr	r0, [sp, #64]	; 0x40
 80065dc:	b055      	add	sp, #340	; 0x154
 80065de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065e2:	2340      	movs	r3, #64	; 0x40
 80065e4:	f8c9 3014 	str.w	r3, [r9, #20]
 80065e8:	2300      	movs	r3, #0
 80065ea:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 80065ee:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 80065f2:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 80065f6:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 80065fa:	ac2b      	add	r4, sp, #172	; 0xac
 80065fc:	9428      	str	r4, [sp, #160]	; 0xa0
 80065fe:	9308      	str	r3, [sp, #32]
 8006600:	930d      	str	r3, [sp, #52]	; 0x34
 8006602:	9316      	str	r3, [sp, #88]	; 0x58
 8006604:	931d      	str	r3, [sp, #116]	; 0x74
 8006606:	9310      	str	r3, [sp, #64]	; 0x40
 8006608:	465d      	mov	r5, fp
 800660a:	462b      	mov	r3, r5
 800660c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006610:	b112      	cbz	r2, 8006618 <_svfprintf_r+0x88>
 8006612:	2a25      	cmp	r2, #37	; 0x25
 8006614:	f040 80e4 	bne.w	80067e0 <_svfprintf_r+0x250>
 8006618:	ebb5 070b 	subs.w	r7, r5, fp
 800661c:	d00e      	beq.n	800663c <_svfprintf_r+0xac>
 800661e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8006620:	e9c4 b700 	strd	fp, r7, [r4]
 8006624:	443b      	add	r3, r7
 8006626:	932a      	str	r3, [sp, #168]	; 0xa8
 8006628:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800662a:	3301      	adds	r3, #1
 800662c:	2b07      	cmp	r3, #7
 800662e:	9329      	str	r3, [sp, #164]	; 0xa4
 8006630:	f300 80d8 	bgt.w	80067e4 <_svfprintf_r+0x254>
 8006634:	3408      	adds	r4, #8
 8006636:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006638:	443b      	add	r3, r7
 800663a:	9310      	str	r3, [sp, #64]	; 0x40
 800663c:	782b      	ldrb	r3, [r5, #0]
 800663e:	2b00      	cmp	r3, #0
 8006640:	f001 81a4 	beq.w	800798c <_svfprintf_r+0x13fc>
 8006644:	1c6b      	adds	r3, r5, #1
 8006646:	930e      	str	r3, [sp, #56]	; 0x38
 8006648:	2300      	movs	r3, #0
 800664a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800664e:	469a      	mov	sl, r3
 8006650:	270a      	movs	r7, #10
 8006652:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8006656:	9311      	str	r3, [sp, #68]	; 0x44
 8006658:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	930a      	str	r3, [sp, #40]	; 0x28
 800665e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006660:	3301      	adds	r3, #1
 8006662:	930e      	str	r3, [sp, #56]	; 0x38
 8006664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006666:	3b20      	subs	r3, #32
 8006668:	2b5a      	cmp	r3, #90	; 0x5a
 800666a:	f200 8614 	bhi.w	8007296 <_svfprintf_r+0xd06>
 800666e:	a201      	add	r2, pc, #4	; (adr r2, 8006674 <_svfprintf_r+0xe4>)
 8006670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006674:	08006877 	.word	0x08006877
 8006678:	08007297 	.word	0x08007297
 800667c:	08007297 	.word	0x08007297
 8006680:	08006889 	.word	0x08006889
 8006684:	08007297 	.word	0x08007297
 8006688:	08007297 	.word	0x08007297
 800668c:	08007297 	.word	0x08007297
 8006690:	0800683d 	.word	0x0800683d
 8006694:	08007297 	.word	0x08007297
 8006698:	08007297 	.word	0x08007297
 800669c:	0800688f 	.word	0x0800688f
 80066a0:	080068a5 	.word	0x080068a5
 80066a4:	08007297 	.word	0x08007297
 80066a8:	0800689f 	.word	0x0800689f
 80066ac:	080068a9 	.word	0x080068a9
 80066b0:	08007297 	.word	0x08007297
 80066b4:	080068db 	.word	0x080068db
 80066b8:	080068e1 	.word	0x080068e1
 80066bc:	080068e1 	.word	0x080068e1
 80066c0:	080068e1 	.word	0x080068e1
 80066c4:	080068e1 	.word	0x080068e1
 80066c8:	080068e1 	.word	0x080068e1
 80066cc:	080068e1 	.word	0x080068e1
 80066d0:	080068e1 	.word	0x080068e1
 80066d4:	080068e1 	.word	0x080068e1
 80066d8:	080068e1 	.word	0x080068e1
 80066dc:	08007297 	.word	0x08007297
 80066e0:	08007297 	.word	0x08007297
 80066e4:	08007297 	.word	0x08007297
 80066e8:	08007297 	.word	0x08007297
 80066ec:	08007297 	.word	0x08007297
 80066f0:	08007297 	.word	0x08007297
 80066f4:	08007297 	.word	0x08007297
 80066f8:	080069cf 	.word	0x080069cf
 80066fc:	08007297 	.word	0x08007297
 8006700:	0800693b 	.word	0x0800693b
 8006704:	0800695d 	.word	0x0800695d
 8006708:	080069cf 	.word	0x080069cf
 800670c:	080069cf 	.word	0x080069cf
 8006710:	080069cf 	.word	0x080069cf
 8006714:	08007297 	.word	0x08007297
 8006718:	08007297 	.word	0x08007297
 800671c:	08007297 	.word	0x08007297
 8006720:	08007297 	.word	0x08007297
 8006724:	08006901 	.word	0x08006901
 8006728:	08007297 	.word	0x08007297
 800672c:	08007297 	.word	0x08007297
 8006730:	08006e9d 	.word	0x08006e9d
 8006734:	08007297 	.word	0x08007297
 8006738:	08007297 	.word	0x08007297
 800673c:	08007297 	.word	0x08007297
 8006740:	08006f29 	.word	0x08006f29
 8006744:	08007297 	.word	0x08007297
 8006748:	08007105 	.word	0x08007105
 800674c:	08007297 	.word	0x08007297
 8006750:	08007297 	.word	0x08007297
 8006754:	080067fd 	.word	0x080067fd
 8006758:	08007297 	.word	0x08007297
 800675c:	08007297 	.word	0x08007297
 8006760:	08007297 	.word	0x08007297
 8006764:	08007297 	.word	0x08007297
 8006768:	08007297 	.word	0x08007297
 800676c:	08007297 	.word	0x08007297
 8006770:	08007297 	.word	0x08007297
 8006774:	08007297 	.word	0x08007297
 8006778:	080069cf 	.word	0x080069cf
 800677c:	08007297 	.word	0x08007297
 8006780:	0800693b 	.word	0x0800693b
 8006784:	08006961 	.word	0x08006961
 8006788:	080069cf 	.word	0x080069cf
 800678c:	080069cf 	.word	0x080069cf
 8006790:	080069cf 	.word	0x080069cf
 8006794:	08006907 	.word	0x08006907
 8006798:	08006961 	.word	0x08006961
 800679c:	0800692f 	.word	0x0800692f
 80067a0:	08007297 	.word	0x08007297
 80067a4:	08006921 	.word	0x08006921
 80067a8:	08007297 	.word	0x08007297
 80067ac:	08006e57 	.word	0x08006e57
 80067b0:	08006ea1 	.word	0x08006ea1
 80067b4:	08006f09 	.word	0x08006f09
 80067b8:	0800692f 	.word	0x0800692f
 80067bc:	08007297 	.word	0x08007297
 80067c0:	08006f29 	.word	0x08006f29
 80067c4:	08006659 	.word	0x08006659
 80067c8:	08007109 	.word	0x08007109
 80067cc:	08007297 	.word	0x08007297
 80067d0:	08007297 	.word	0x08007297
 80067d4:	08007147 	.word	0x08007147
 80067d8:	08007297 	.word	0x08007297
 80067dc:	08006659 	.word	0x08006659
 80067e0:	461d      	mov	r5, r3
 80067e2:	e712      	b.n	800660a <_svfprintf_r+0x7a>
 80067e4:	aa28      	add	r2, sp, #160	; 0xa0
 80067e6:	4649      	mov	r1, r9
 80067e8:	9807      	ldr	r0, [sp, #28]
 80067ea:	f002 fb74 	bl	8008ed6 <__ssprint_r>
 80067ee:	2800      	cmp	r0, #0
 80067f0:	f040 8157 	bne.w	8006aa2 <_svfprintf_r+0x512>
 80067f4:	ac2b      	add	r4, sp, #172	; 0xac
 80067f6:	e71e      	b.n	8006636 <_svfprintf_r+0xa6>
 80067f8:	461e      	mov	r6, r3
 80067fa:	e72d      	b.n	8006658 <_svfprintf_r+0xc8>
 80067fc:	4bad      	ldr	r3, [pc, #692]	; (8006ab4 <_svfprintf_r+0x524>)
 80067fe:	f01a 0f20 	tst.w	sl, #32
 8006802:	931c      	str	r3, [sp, #112]	; 0x70
 8006804:	f000 84a2 	beq.w	800714c <_svfprintf_r+0xbbc>
 8006808:	3607      	adds	r6, #7
 800680a:	f026 0607 	bic.w	r6, r6, #7
 800680e:	f106 0308 	add.w	r3, r6, #8
 8006812:	930c      	str	r3, [sp, #48]	; 0x30
 8006814:	e9d6 6700 	ldrd	r6, r7, [r6]
 8006818:	f01a 0f01 	tst.w	sl, #1
 800681c:	d00a      	beq.n	8006834 <_svfprintf_r+0x2a4>
 800681e:	ea56 0307 	orrs.w	r3, r6, r7
 8006822:	d007      	beq.n	8006834 <_svfprintf_r+0x2a4>
 8006824:	2330      	movs	r3, #48	; 0x30
 8006826:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800682a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800682c:	f04a 0a02 	orr.w	sl, sl, #2
 8006830:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8006834:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8006838:	2302      	movs	r3, #2
 800683a:	e33f      	b.n	8006ebc <_svfprintf_r+0x92c>
 800683c:	9807      	ldr	r0, [sp, #28]
 800683e:	f002 f829 	bl	8008894 <_localeconv_r>
 8006842:	6843      	ldr	r3, [r0, #4]
 8006844:	4618      	mov	r0, r3
 8006846:	931d      	str	r3, [sp, #116]	; 0x74
 8006848:	f7f9 fc82 	bl	8000150 <strlen>
 800684c:	9016      	str	r0, [sp, #88]	; 0x58
 800684e:	9807      	ldr	r0, [sp, #28]
 8006850:	f002 f820 	bl	8008894 <_localeconv_r>
 8006854:	6883      	ldr	r3, [r0, #8]
 8006856:	930d      	str	r3, [sp, #52]	; 0x34
 8006858:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800685a:	2b00      	cmp	r3, #0
 800685c:	f43f aefc 	beq.w	8006658 <_svfprintf_r+0xc8>
 8006860:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006862:	2b00      	cmp	r3, #0
 8006864:	f43f aef8 	beq.w	8006658 <_svfprintf_r+0xc8>
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	2b00      	cmp	r3, #0
 800686c:	f43f aef4 	beq.w	8006658 <_svfprintf_r+0xc8>
 8006870:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8006874:	e6f0      	b.n	8006658 <_svfprintf_r+0xc8>
 8006876:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 800687a:	2b00      	cmp	r3, #0
 800687c:	f47f aeec 	bne.w	8006658 <_svfprintf_r+0xc8>
 8006880:	2320      	movs	r3, #32
 8006882:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8006886:	e6e7      	b.n	8006658 <_svfprintf_r+0xc8>
 8006888:	f04a 0a01 	orr.w	sl, sl, #1
 800688c:	e6e4      	b.n	8006658 <_svfprintf_r+0xc8>
 800688e:	6832      	ldr	r2, [r6, #0]
 8006890:	1d33      	adds	r3, r6, #4
 8006892:	2a00      	cmp	r2, #0
 8006894:	9211      	str	r2, [sp, #68]	; 0x44
 8006896:	daaf      	bge.n	80067f8 <_svfprintf_r+0x268>
 8006898:	461e      	mov	r6, r3
 800689a:	4252      	negs	r2, r2
 800689c:	9211      	str	r2, [sp, #68]	; 0x44
 800689e:	f04a 0a04 	orr.w	sl, sl, #4
 80068a2:	e6d9      	b.n	8006658 <_svfprintf_r+0xc8>
 80068a4:	232b      	movs	r3, #43	; 0x2b
 80068a6:	e7ec      	b.n	8006882 <_svfprintf_r+0x2f2>
 80068a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80068aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068ac:	7812      	ldrb	r2, [r2, #0]
 80068ae:	3301      	adds	r3, #1
 80068b0:	2a2a      	cmp	r2, #42	; 0x2a
 80068b2:	920a      	str	r2, [sp, #40]	; 0x28
 80068b4:	d10f      	bne.n	80068d6 <_svfprintf_r+0x346>
 80068b6:	6835      	ldr	r5, [r6, #0]
 80068b8:	930e      	str	r3, [sp, #56]	; 0x38
 80068ba:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 80068be:	3604      	adds	r6, #4
 80068c0:	e6ca      	b.n	8006658 <_svfprintf_r+0xc8>
 80068c2:	fb07 2505 	mla	r5, r7, r5, r2
 80068c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068ca:	920a      	str	r2, [sp, #40]	; 0x28
 80068cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068ce:	3a30      	subs	r2, #48	; 0x30
 80068d0:	2a09      	cmp	r2, #9
 80068d2:	d9f6      	bls.n	80068c2 <_svfprintf_r+0x332>
 80068d4:	e6c5      	b.n	8006662 <_svfprintf_r+0xd2>
 80068d6:	2500      	movs	r5, #0
 80068d8:	e7f8      	b.n	80068cc <_svfprintf_r+0x33c>
 80068da:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80068de:	e6bb      	b.n	8006658 <_svfprintf_r+0xc8>
 80068e0:	2200      	movs	r2, #0
 80068e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068e4:	9211      	str	r2, [sp, #68]	; 0x44
 80068e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068e8:	9911      	ldr	r1, [sp, #68]	; 0x44
 80068ea:	3a30      	subs	r2, #48	; 0x30
 80068ec:	fb07 2201 	mla	r2, r7, r1, r2
 80068f0:	9211      	str	r2, [sp, #68]	; 0x44
 80068f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068f6:	920a      	str	r2, [sp, #40]	; 0x28
 80068f8:	3a30      	subs	r2, #48	; 0x30
 80068fa:	2a09      	cmp	r2, #9
 80068fc:	d9f3      	bls.n	80068e6 <_svfprintf_r+0x356>
 80068fe:	e6b0      	b.n	8006662 <_svfprintf_r+0xd2>
 8006900:	f04a 0a08 	orr.w	sl, sl, #8
 8006904:	e6a8      	b.n	8006658 <_svfprintf_r+0xc8>
 8006906:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	2b68      	cmp	r3, #104	; 0x68
 800690c:	bf01      	itttt	eq
 800690e:	9b0e      	ldreq	r3, [sp, #56]	; 0x38
 8006910:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8006914:	3301      	addeq	r3, #1
 8006916:	930e      	streq	r3, [sp, #56]	; 0x38
 8006918:	bf18      	it	ne
 800691a:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800691e:	e69b      	b.n	8006658 <_svfprintf_r+0xc8>
 8006920:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	2b6c      	cmp	r3, #108	; 0x6c
 8006926:	d105      	bne.n	8006934 <_svfprintf_r+0x3a4>
 8006928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800692a:	3301      	adds	r3, #1
 800692c:	930e      	str	r3, [sp, #56]	; 0x38
 800692e:	f04a 0a20 	orr.w	sl, sl, #32
 8006932:	e691      	b.n	8006658 <_svfprintf_r+0xc8>
 8006934:	f04a 0a10 	orr.w	sl, sl, #16
 8006938:	e68e      	b.n	8006658 <_svfprintf_r+0xc8>
 800693a:	2000      	movs	r0, #0
 800693c:	1d33      	adds	r3, r6, #4
 800693e:	930c      	str	r3, [sp, #48]	; 0x30
 8006940:	6833      	ldr	r3, [r6, #0]
 8006942:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 8006946:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 800694a:	4680      	mov	r8, r0
 800694c:	2501      	movs	r5, #1
 800694e:	9012      	str	r0, [sp, #72]	; 0x48
 8006950:	4607      	mov	r7, r0
 8006952:	900b      	str	r0, [sp, #44]	; 0x2c
 8006954:	4606      	mov	r6, r0
 8006956:	f10d 0bec 	add.w	fp, sp, #236	; 0xec
 800695a:	e2fe      	b.n	8006f5a <_svfprintf_r+0x9ca>
 800695c:	f04a 0a10 	orr.w	sl, sl, #16
 8006960:	f01a 0f20 	tst.w	sl, #32
 8006964:	d020      	beq.n	80069a8 <_svfprintf_r+0x418>
 8006966:	3607      	adds	r6, #7
 8006968:	f026 0607 	bic.w	r6, r6, #7
 800696c:	f106 0308 	add.w	r3, r6, #8
 8006970:	930c      	str	r3, [sp, #48]	; 0x30
 8006972:	e9d6 6700 	ldrd	r6, r7, [r6]
 8006976:	2e00      	cmp	r6, #0
 8006978:	f177 0300 	sbcs.w	r3, r7, #0
 800697c:	da05      	bge.n	800698a <_svfprintf_r+0x3fa>
 800697e:	232d      	movs	r3, #45	; 0x2d
 8006980:	4276      	negs	r6, r6
 8006982:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006986:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 800698a:	1c6b      	adds	r3, r5, #1
 800698c:	f040 83f1 	bne.w	8007172 <_svfprintf_r+0xbe2>
 8006990:	2f00      	cmp	r7, #0
 8006992:	bf08      	it	eq
 8006994:	2e0a      	cmpeq	r6, #10
 8006996:	f080 8423 	bcs.w	80071e0 <_svfprintf_r+0xc50>
 800699a:	3630      	adds	r6, #48	; 0x30
 800699c:	f50d 7ba8 	add.w	fp, sp, #336	; 0x150
 80069a0:	f80b 6d01 	strb.w	r6, [fp, #-1]!
 80069a4:	f000 bc08 	b.w	80071b8 <_svfprintf_r+0xc28>
 80069a8:	1d33      	adds	r3, r6, #4
 80069aa:	f01a 0f10 	tst.w	sl, #16
 80069ae:	930c      	str	r3, [sp, #48]	; 0x30
 80069b0:	d002      	beq.n	80069b8 <_svfprintf_r+0x428>
 80069b2:	6836      	ldr	r6, [r6, #0]
 80069b4:	17f7      	asrs	r7, r6, #31
 80069b6:	e7de      	b.n	8006976 <_svfprintf_r+0x3e6>
 80069b8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80069bc:	6836      	ldr	r6, [r6, #0]
 80069be:	d001      	beq.n	80069c4 <_svfprintf_r+0x434>
 80069c0:	b236      	sxth	r6, r6
 80069c2:	e7f7      	b.n	80069b4 <_svfprintf_r+0x424>
 80069c4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80069c8:	bf18      	it	ne
 80069ca:	b276      	sxtbne	r6, r6
 80069cc:	e7f2      	b.n	80069b4 <_svfprintf_r+0x424>
 80069ce:	3607      	adds	r6, #7
 80069d0:	f026 0607 	bic.w	r6, r6, #7
 80069d4:	f106 0308 	add.w	r3, r6, #8
 80069d8:	930c      	str	r3, [sp, #48]	; 0x30
 80069da:	6833      	ldr	r3, [r6, #0]
 80069dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069e0:	9314      	str	r3, [sp, #80]	; 0x50
 80069e2:	6873      	ldr	r3, [r6, #4]
 80069e4:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80069e6:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 80069ea:	9313      	str	r3, [sp, #76]	; 0x4c
 80069ec:	4638      	mov	r0, r7
 80069ee:	4b32      	ldr	r3, [pc, #200]	; (8006ab8 <_svfprintf_r+0x528>)
 80069f0:	4631      	mov	r1, r6
 80069f2:	f7fa f80b 	bl	8000a0c <__aeabi_dcmpun>
 80069f6:	bb00      	cbnz	r0, 8006a3a <_svfprintf_r+0x4aa>
 80069f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069fc:	4b2e      	ldr	r3, [pc, #184]	; (8006ab8 <_svfprintf_r+0x528>)
 80069fe:	4638      	mov	r0, r7
 8006a00:	4631      	mov	r1, r6
 8006a02:	f7f9 ffe5 	bl	80009d0 <__aeabi_dcmple>
 8006a06:	b9c0      	cbnz	r0, 8006a3a <_svfprintf_r+0x4aa>
 8006a08:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8006a0c:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8006a10:	f7f9 ffd4 	bl	80009bc <__aeabi_dcmplt>
 8006a14:	b110      	cbz	r0, 8006a1c <_svfprintf_r+0x48c>
 8006a16:	232d      	movs	r3, #45	; 0x2d
 8006a18:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8006a1c:	4a27      	ldr	r2, [pc, #156]	; (8006abc <_svfprintf_r+0x52c>)
 8006a1e:	4b28      	ldr	r3, [pc, #160]	; (8006ac0 <_svfprintf_r+0x530>)
 8006a20:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006a22:	f04f 0800 	mov.w	r8, #0
 8006a26:	2947      	cmp	r1, #71	; 0x47
 8006a28:	bfcc      	ite	gt
 8006a2a:	4693      	movgt	fp, r2
 8006a2c:	469b      	movle	fp, r3
 8006a2e:	2503      	movs	r5, #3
 8006a30:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8006a34:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8006a38:	e3c4      	b.n	80071c4 <_svfprintf_r+0xc34>
 8006a3a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8006a3e:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8006a42:	f7f9 ffe3 	bl	8000a0c <__aeabi_dcmpun>
 8006a46:	4680      	mov	r8, r0
 8006a48:	b140      	cbz	r0, 8006a5c <_svfprintf_r+0x4cc>
 8006a4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006a4c:	4a1d      	ldr	r2, [pc, #116]	; (8006ac4 <_svfprintf_r+0x534>)
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	bfbc      	itt	lt
 8006a52:	232d      	movlt	r3, #45	; 0x2d
 8006a54:	f88d 3083 	strblt.w	r3, [sp, #131]	; 0x83
 8006a58:	4b1b      	ldr	r3, [pc, #108]	; (8006ac8 <_svfprintf_r+0x538>)
 8006a5a:	e7e1      	b.n	8006a20 <_svfprintf_r+0x490>
 8006a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a5e:	f023 0320 	bic.w	r3, r3, #32
 8006a62:	2b41      	cmp	r3, #65	; 0x41
 8006a64:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a66:	d131      	bne.n	8006acc <_svfprintf_r+0x53c>
 8006a68:	2330      	movs	r3, #48	; 0x30
 8006a6a:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8006a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a70:	f04a 0a02 	orr.w	sl, sl, #2
 8006a74:	2b61      	cmp	r3, #97	; 0x61
 8006a76:	bf14      	ite	ne
 8006a78:	2358      	movne	r3, #88	; 0x58
 8006a7a:	2378      	moveq	r3, #120	; 0x78
 8006a7c:	2d63      	cmp	r5, #99	; 0x63
 8006a7e:	f88d 3085 	strb.w	r3, [sp, #133]	; 0x85
 8006a82:	f340 8111 	ble.w	8006ca8 <_svfprintf_r+0x718>
 8006a86:	1c69      	adds	r1, r5, #1
 8006a88:	9807      	ldr	r0, [sp, #28]
 8006a8a:	f7ff fac1 	bl	8006010 <_malloc_r>
 8006a8e:	4683      	mov	fp, r0
 8006a90:	2800      	cmp	r0, #0
 8006a92:	f040 810c 	bne.w	8006cae <_svfprintf_r+0x71e>
 8006a96:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006a9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a9e:	f8a9 300c 	strh.w	r3, [r9, #12]
 8006aa2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006aa6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006aaa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006aac:	bf18      	it	ne
 8006aae:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8006ab2:	e591      	b.n	80065d8 <_svfprintf_r+0x48>
 8006ab4:	08009955 	.word	0x08009955
 8006ab8:	7fefffff 	.word	0x7fefffff
 8006abc:	0800953a 	.word	0x0800953a
 8006ac0:	08009938 	.word	0x08009938
 8006ac4:	08009940 	.word	0x08009940
 8006ac8:	0800993c 	.word	0x0800993c
 8006acc:	1c69      	adds	r1, r5, #1
 8006ace:	f000 80f0 	beq.w	8006cb2 <_svfprintf_r+0x722>
 8006ad2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ad4:	2b47      	cmp	r3, #71	; 0x47
 8006ad6:	d102      	bne.n	8006ade <_svfprintf_r+0x54e>
 8006ad8:	2d00      	cmp	r5, #0
 8006ada:	f000 80ec 	beq.w	8006cb6 <_svfprintf_r+0x726>
 8006ade:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8006ae2:	9315      	str	r3, [sp, #84]	; 0x54
 8006ae4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ae6:	1e1e      	subs	r6, r3, #0
 8006ae8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006aea:	9308      	str	r3, [sp, #32]
 8006aec:	bfb7      	itett	lt
 8006aee:	4633      	movlt	r3, r6
 8006af0:	2300      	movge	r3, #0
 8006af2:	f103 4600 	addlt.w	r6, r3, #2147483648	; 0x80000000
 8006af6:	232d      	movlt	r3, #45	; 0x2d
 8006af8:	9319      	str	r3, [sp, #100]	; 0x64
 8006afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006afc:	2b41      	cmp	r3, #65	; 0x41
 8006afe:	f040 80eb 	bne.w	8006cd8 <_svfprintf_r+0x748>
 8006b02:	aa22      	add	r2, sp, #136	; 0x88
 8006b04:	9808      	ldr	r0, [sp, #32]
 8006b06:	4631      	mov	r1, r6
 8006b08:	f002 f99e 	bl	8008e48 <frexp>
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006b12:	f7f9 fce1 	bl	80004d8 <__aeabi_dmul>
 8006b16:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8006b1a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006b1e:	f7f9 ff43 	bl	80009a8 <__aeabi_dcmpeq>
 8006b22:	b108      	cbz	r0, 8006b28 <_svfprintf_r+0x598>
 8006b24:	2301      	movs	r3, #1
 8006b26:	9322      	str	r3, [sp, #136]	; 0x88
 8006b28:	4fac      	ldr	r7, [pc, #688]	; (8006ddc <_svfprintf_r+0x84c>)
 8006b2a:	4bad      	ldr	r3, [pc, #692]	; (8006de0 <_svfprintf_r+0x850>)
 8006b2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b2e:	465e      	mov	r6, fp
 8006b30:	2a61      	cmp	r2, #97	; 0x61
 8006b32:	bf08      	it	eq
 8006b34:	461f      	moveq	r7, r3
 8006b36:	9712      	str	r7, [sp, #72]	; 0x48
 8006b38:	1e6f      	subs	r7, r5, #1
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b40:	4ba8      	ldr	r3, [pc, #672]	; (8006de4 <_svfprintf_r+0x854>)
 8006b42:	f7f9 fcc9 	bl	80004d8 <__aeabi_dmul>
 8006b46:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006b4a:	f7f9 ff75 	bl	8000a38 <__aeabi_d2iz>
 8006b4e:	901e      	str	r0, [sp, #120]	; 0x78
 8006b50:	f7f9 fc58 	bl	8000404 <__aeabi_i2d>
 8006b54:	4602      	mov	r2, r0
 8006b56:	460b      	mov	r3, r1
 8006b58:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b5c:	f7f9 fb04 	bl	8000168 <__aeabi_dsub>
 8006b60:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006b62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b64:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006b68:	5c9b      	ldrb	r3, [r3, r2]
 8006b6a:	1c7a      	adds	r2, r7, #1
 8006b6c:	f806 3b01 	strb.w	r3, [r6], #1
 8006b70:	971f      	str	r7, [sp, #124]	; 0x7c
 8006b72:	d006      	beq.n	8006b82 <_svfprintf_r+0x5f2>
 8006b74:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8006b78:	3f01      	subs	r7, #1
 8006b7a:	f7f9 ff15 	bl	80009a8 <__aeabi_dcmpeq>
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	d0db      	beq.n	8006b3a <_svfprintf_r+0x5aa>
 8006b82:	2200      	movs	r2, #0
 8006b84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b88:	4b97      	ldr	r3, [pc, #604]	; (8006de8 <_svfprintf_r+0x858>)
 8006b8a:	f7f9 ff35 	bl	80009f8 <__aeabi_dcmpgt>
 8006b8e:	b960      	cbnz	r0, 8006baa <_svfprintf_r+0x61a>
 8006b90:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b94:	2200      	movs	r2, #0
 8006b96:	4b94      	ldr	r3, [pc, #592]	; (8006de8 <_svfprintf_r+0x858>)
 8006b98:	f7f9 ff06 	bl	80009a8 <__aeabi_dcmpeq>
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	f000 8096 	beq.w	8006cce <_svfprintf_r+0x73e>
 8006ba2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006ba4:	07db      	lsls	r3, r3, #31
 8006ba6:	f140 8092 	bpl.w	8006cce <_svfprintf_r+0x73e>
 8006baa:	2030      	movs	r0, #48	; 0x30
 8006bac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bae:	9626      	str	r6, [sp, #152]	; 0x98
 8006bb0:	7bd9      	ldrb	r1, [r3, #15]
 8006bb2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006bb4:	1e53      	subs	r3, r2, #1
 8006bb6:	9326      	str	r3, [sp, #152]	; 0x98
 8006bb8:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006bbc:	428b      	cmp	r3, r1
 8006bbe:	d07d      	beq.n	8006cbc <_svfprintf_r+0x72c>
 8006bc0:	2b39      	cmp	r3, #57	; 0x39
 8006bc2:	bf0b      	itete	eq
 8006bc4:	9b12      	ldreq	r3, [sp, #72]	; 0x48
 8006bc6:	3301      	addne	r3, #1
 8006bc8:	7a9b      	ldrbeq	r3, [r3, #10]
 8006bca:	b2db      	uxtbne	r3, r3
 8006bcc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006bd0:	4633      	mov	r3, r6
 8006bd2:	eba3 030b 	sub.w	r3, r3, fp
 8006bd6:	9308      	str	r3, [sp, #32]
 8006bd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bda:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8006bdc:	2b47      	cmp	r3, #71	; 0x47
 8006bde:	f040 80c7 	bne.w	8006d70 <_svfprintf_r+0x7e0>
 8006be2:	1cf7      	adds	r7, r6, #3
 8006be4:	db02      	blt.n	8006bec <_svfprintf_r+0x65c>
 8006be6:	42b5      	cmp	r5, r6
 8006be8:	f280 80ed 	bge.w	8006dc6 <_svfprintf_r+0x836>
 8006bec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bee:	3b02      	subs	r3, #2
 8006bf0:	930a      	str	r3, [sp, #40]	; 0x28
 8006bf2:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006bf4:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8006bf8:	f021 0120 	bic.w	r1, r1, #32
 8006bfc:	2941      	cmp	r1, #65	; 0x41
 8006bfe:	bf08      	it	eq
 8006c00:	320f      	addeq	r2, #15
 8006c02:	f106 33ff 	add.w	r3, r6, #4294967295	; 0xffffffff
 8006c06:	bf06      	itte	eq
 8006c08:	b2d2      	uxtbeq	r2, r2
 8006c0a:	2101      	moveq	r1, #1
 8006c0c:	2100      	movne	r1, #0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 8006c14:	bfb4      	ite	lt
 8006c16:	222d      	movlt	r2, #45	; 0x2d
 8006c18:	222b      	movge	r2, #43	; 0x2b
 8006c1a:	9322      	str	r3, [sp, #136]	; 0x88
 8006c1c:	bfb8      	it	lt
 8006c1e:	f1c6 0301 	rsblt	r3, r6, #1
 8006c22:	2b09      	cmp	r3, #9
 8006c24:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 8006c28:	f340 80b9 	ble.w	8006d9e <_svfprintf_r+0x80e>
 8006c2c:	250a      	movs	r5, #10
 8006c2e:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 8006c32:	fb93 f0f5 	sdiv	r0, r3, r5
 8006c36:	fb05 3310 	mls	r3, r5, r0, r3
 8006c3a:	2809      	cmp	r0, #9
 8006c3c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8006c40:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006c44:	f102 31ff 	add.w	r1, r2, #4294967295	; 0xffffffff
 8006c48:	4603      	mov	r3, r0
 8006c4a:	f300 80a1 	bgt.w	8006d90 <_svfprintf_r+0x800>
 8006c4e:	3330      	adds	r3, #48	; 0x30
 8006c50:	f801 3c01 	strb.w	r3, [r1, #-1]
 8006c54:	3a02      	subs	r2, #2
 8006c56:	f10d 0392 	add.w	r3, sp, #146	; 0x92
 8006c5a:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 8006c5e:	4282      	cmp	r2, r0
 8006c60:	4619      	mov	r1, r3
 8006c62:	f0c0 8097 	bcc.w	8006d94 <_svfprintf_r+0x804>
 8006c66:	9a08      	ldr	r2, [sp, #32]
 8006c68:	ab24      	add	r3, sp, #144	; 0x90
 8006c6a:	1acb      	subs	r3, r1, r3
 8006c6c:	2a01      	cmp	r2, #1
 8006c6e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006c70:	eb03 0502 	add.w	r5, r3, r2
 8006c74:	dc02      	bgt.n	8006c7c <_svfprintf_r+0x6ec>
 8006c76:	f01a 0f01 	tst.w	sl, #1
 8006c7a:	d001      	beq.n	8006c80 <_svfprintf_r+0x6f0>
 8006c7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c7e:	441d      	add	r5, r3
 8006c80:	2700      	movs	r7, #0
 8006c82:	463e      	mov	r6, r7
 8006c84:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8006c88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c8c:	9315      	str	r3, [sp, #84]	; 0x54
 8006c8e:	970b      	str	r7, [sp, #44]	; 0x2c
 8006c90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	f000 830b 	beq.w	80072ae <_svfprintf_r+0xd1e>
 8006c98:	232d      	movs	r3, #45	; 0x2d
 8006c9a:	f88d 3083 	strb.w	r3, [sp, #131]	; 0x83
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8006ca4:	9312      	str	r3, [sp, #72]	; 0x48
 8006ca6:	e158      	b.n	8006f5a <_svfprintf_r+0x9ca>
 8006ca8:	f10d 0bec 	add.w	fp, sp, #236	; 0xec
 8006cac:	e717      	b.n	8006ade <_svfprintf_r+0x54e>
 8006cae:	4680      	mov	r8, r0
 8006cb0:	e715      	b.n	8006ade <_svfprintf_r+0x54e>
 8006cb2:	2506      	movs	r5, #6
 8006cb4:	e713      	b.n	8006ade <_svfprintf_r+0x54e>
 8006cb6:	46a8      	mov	r8, r5
 8006cb8:	2501      	movs	r5, #1
 8006cba:	e710      	b.n	8006ade <_svfprintf_r+0x54e>
 8006cbc:	f802 0c01 	strb.w	r0, [r2, #-1]
 8006cc0:	e777      	b.n	8006bb2 <_svfprintf_r+0x622>
 8006cc2:	f803 1b01 	strb.w	r1, [r3], #1
 8006cc6:	1af2      	subs	r2, r6, r3
 8006cc8:	2a00      	cmp	r2, #0
 8006cca:	dafa      	bge.n	8006cc2 <_svfprintf_r+0x732>
 8006ccc:	e781      	b.n	8006bd2 <_svfprintf_r+0x642>
 8006cce:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006cd0:	4633      	mov	r3, r6
 8006cd2:	2130      	movs	r1, #48	; 0x30
 8006cd4:	4416      	add	r6, r2
 8006cd6:	e7f6      	b.n	8006cc6 <_svfprintf_r+0x736>
 8006cd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cda:	2b46      	cmp	r3, #70	; 0x46
 8006cdc:	d004      	beq.n	8006ce8 <_svfprintf_r+0x758>
 8006cde:	2b45      	cmp	r3, #69	; 0x45
 8006ce0:	d140      	bne.n	8006d64 <_svfprintf_r+0x7d4>
 8006ce2:	1c6f      	adds	r7, r5, #1
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	e001      	b.n	8006cec <_svfprintf_r+0x75c>
 8006ce8:	462f      	mov	r7, r5
 8006cea:	2303      	movs	r3, #3
 8006cec:	aa26      	add	r2, sp, #152	; 0x98
 8006cee:	9204      	str	r2, [sp, #16]
 8006cf0:	aa23      	add	r2, sp, #140	; 0x8c
 8006cf2:	9203      	str	r2, [sp, #12]
 8006cf4:	aa22      	add	r2, sp, #136	; 0x88
 8006cf6:	e9cd 7201 	strd	r7, r2, [sp, #4]
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	9a08      	ldr	r2, [sp, #32]
 8006cfe:	4633      	mov	r3, r6
 8006d00:	9807      	ldr	r0, [sp, #28]
 8006d02:	f000 ff01 	bl	8007b08 <_dtoa_r>
 8006d06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d08:	4683      	mov	fp, r0
 8006d0a:	2b47      	cmp	r3, #71	; 0x47
 8006d0c:	d102      	bne.n	8006d14 <_svfprintf_r+0x784>
 8006d0e:	f01a 0f01 	tst.w	sl, #1
 8006d12:	d02b      	beq.n	8006d6c <_svfprintf_r+0x7dc>
 8006d14:	eb0b 0307 	add.w	r3, fp, r7
 8006d18:	9312      	str	r3, [sp, #72]	; 0x48
 8006d1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d1c:	2b46      	cmp	r3, #70	; 0x46
 8006d1e:	d111      	bne.n	8006d44 <_svfprintf_r+0x7b4>
 8006d20:	f89b 3000 	ldrb.w	r3, [fp]
 8006d24:	2b30      	cmp	r3, #48	; 0x30
 8006d26:	d109      	bne.n	8006d3c <_svfprintf_r+0x7ac>
 8006d28:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8006d2c:	9808      	ldr	r0, [sp, #32]
 8006d2e:	4631      	mov	r1, r6
 8006d30:	f7f9 fe3a 	bl	80009a8 <__aeabi_dcmpeq>
 8006d34:	b910      	cbnz	r0, 8006d3c <_svfprintf_r+0x7ac>
 8006d36:	f1c7 0701 	rsb	r7, r7, #1
 8006d3a:	9722      	str	r7, [sp, #136]	; 0x88
 8006d3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d3e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d40:	441a      	add	r2, r3
 8006d42:	9212      	str	r2, [sp, #72]	; 0x48
 8006d44:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8006d48:	9808      	ldr	r0, [sp, #32]
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	f7f9 fe2c 	bl	80009a8 <__aeabi_dcmpeq>
 8006d50:	b950      	cbnz	r0, 8006d68 <_svfprintf_r+0x7d8>
 8006d52:	2230      	movs	r2, #48	; 0x30
 8006d54:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d56:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006d58:	4299      	cmp	r1, r3
 8006d5a:	d907      	bls.n	8006d6c <_svfprintf_r+0x7dc>
 8006d5c:	1c59      	adds	r1, r3, #1
 8006d5e:	9126      	str	r1, [sp, #152]	; 0x98
 8006d60:	701a      	strb	r2, [r3, #0]
 8006d62:	e7f7      	b.n	8006d54 <_svfprintf_r+0x7c4>
 8006d64:	462f      	mov	r7, r5
 8006d66:	e7bd      	b.n	8006ce4 <_svfprintf_r+0x754>
 8006d68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d6a:	9326      	str	r3, [sp, #152]	; 0x98
 8006d6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d6e:	e730      	b.n	8006bd2 <_svfprintf_r+0x642>
 8006d70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d72:	2b46      	cmp	r3, #70	; 0x46
 8006d74:	f47f af3d 	bne.w	8006bf2 <_svfprintf_r+0x662>
 8006d78:	2e00      	cmp	r6, #0
 8006d7a:	dd1d      	ble.n	8006db8 <_svfprintf_r+0x828>
 8006d7c:	b915      	cbnz	r5, 8006d84 <_svfprintf_r+0x7f4>
 8006d7e:	f01a 0f01 	tst.w	sl, #1
 8006d82:	d03d      	beq.n	8006e00 <_svfprintf_r+0x870>
 8006d84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d86:	18f3      	adds	r3, r6, r3
 8006d88:	441d      	add	r5, r3
 8006d8a:	2366      	movs	r3, #102	; 0x66
 8006d8c:	930a      	str	r3, [sp, #40]	; 0x28
 8006d8e:	e03c      	b.n	8006e0a <_svfprintf_r+0x87a>
 8006d90:	460a      	mov	r2, r1
 8006d92:	e74e      	b.n	8006c32 <_svfprintf_r+0x6a2>
 8006d94:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006d98:	f803 1b01 	strb.w	r1, [r3], #1
 8006d9c:	e75f      	b.n	8006c5e <_svfprintf_r+0x6ce>
 8006d9e:	b941      	cbnz	r1, 8006db2 <_svfprintf_r+0x822>
 8006da0:	2230      	movs	r2, #48	; 0x30
 8006da2:	f88d 2092 	strb.w	r2, [sp, #146]	; 0x92
 8006da6:	f10d 0293 	add.w	r2, sp, #147	; 0x93
 8006daa:	3330      	adds	r3, #48	; 0x30
 8006dac:	1c51      	adds	r1, r2, #1
 8006dae:	7013      	strb	r3, [r2, #0]
 8006db0:	e759      	b.n	8006c66 <_svfprintf_r+0x6d6>
 8006db2:	f10d 0292 	add.w	r2, sp, #146	; 0x92
 8006db6:	e7f8      	b.n	8006daa <_svfprintf_r+0x81a>
 8006db8:	b915      	cbnz	r5, 8006dc0 <_svfprintf_r+0x830>
 8006dba:	f01a 0f01 	tst.w	sl, #1
 8006dbe:	d021      	beq.n	8006e04 <_svfprintf_r+0x874>
 8006dc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	e7e0      	b.n	8006d88 <_svfprintf_r+0x7f8>
 8006dc6:	9b08      	ldr	r3, [sp, #32]
 8006dc8:	42b3      	cmp	r3, r6
 8006dca:	dc0f      	bgt.n	8006dec <_svfprintf_r+0x85c>
 8006dcc:	f01a 0f01 	tst.w	sl, #1
 8006dd0:	d02e      	beq.n	8006e30 <_svfprintf_r+0x8a0>
 8006dd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006dd4:	18f5      	adds	r5, r6, r3
 8006dd6:	2367      	movs	r3, #103	; 0x67
 8006dd8:	e7d8      	b.n	8006d8c <_svfprintf_r+0x7fc>
 8006dda:	bf00      	nop
 8006ddc:	08009955 	.word	0x08009955
 8006de0:	08009944 	.word	0x08009944
 8006de4:	40300000 	.word	0x40300000
 8006de8:	3fe00000 	.word	0x3fe00000
 8006dec:	9b08      	ldr	r3, [sp, #32]
 8006dee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006df0:	2e00      	cmp	r6, #0
 8006df2:	eb03 0502 	add.w	r5, r3, r2
 8006df6:	dcee      	bgt.n	8006dd6 <_svfprintf_r+0x846>
 8006df8:	f1c6 0301 	rsb	r3, r6, #1
 8006dfc:	441d      	add	r5, r3
 8006dfe:	e7ea      	b.n	8006dd6 <_svfprintf_r+0x846>
 8006e00:	4635      	mov	r5, r6
 8006e02:	e7c2      	b.n	8006d8a <_svfprintf_r+0x7fa>
 8006e04:	2366      	movs	r3, #102	; 0x66
 8006e06:	2501      	movs	r5, #1
 8006e08:	930a      	str	r3, [sp, #40]	; 0x28
 8006e0a:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8006e0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e10:	d01f      	beq.n	8006e52 <_svfprintf_r+0x8c2>
 8006e12:	2700      	movs	r7, #0
 8006e14:	2e00      	cmp	r6, #0
 8006e16:	970b      	str	r7, [sp, #44]	; 0x2c
 8006e18:	f77f af3a 	ble.w	8006c90 <_svfprintf_r+0x700>
 8006e1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	2bff      	cmp	r3, #255	; 0xff
 8006e22:	d107      	bne.n	8006e34 <_svfprintf_r+0x8a4>
 8006e24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e26:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006e28:	443b      	add	r3, r7
 8006e2a:	fb02 5503 	mla	r5, r2, r3, r5
 8006e2e:	e72f      	b.n	8006c90 <_svfprintf_r+0x700>
 8006e30:	4635      	mov	r5, r6
 8006e32:	e7d0      	b.n	8006dd6 <_svfprintf_r+0x846>
 8006e34:	42b3      	cmp	r3, r6
 8006e36:	daf5      	bge.n	8006e24 <_svfprintf_r+0x894>
 8006e38:	1af6      	subs	r6, r6, r3
 8006e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e3c:	785b      	ldrb	r3, [r3, #1]
 8006e3e:	b133      	cbz	r3, 8006e4e <_svfprintf_r+0x8be>
 8006e40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e42:	3301      	adds	r3, #1
 8006e44:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e48:	3301      	adds	r3, #1
 8006e4a:	930d      	str	r3, [sp, #52]	; 0x34
 8006e4c:	e7e6      	b.n	8006e1c <_svfprintf_r+0x88c>
 8006e4e:	3701      	adds	r7, #1
 8006e50:	e7e4      	b.n	8006e1c <_svfprintf_r+0x88c>
 8006e52:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8006e54:	e71c      	b.n	8006c90 <_svfprintf_r+0x700>
 8006e56:	4632      	mov	r2, r6
 8006e58:	f852 3b04 	ldr.w	r3, [r2], #4
 8006e5c:	f01a 0f20 	tst.w	sl, #32
 8006e60:	920c      	str	r2, [sp, #48]	; 0x30
 8006e62:	d009      	beq.n	8006e78 <_svfprintf_r+0x8e8>
 8006e64:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006e66:	4610      	mov	r0, r2
 8006e68:	17d1      	asrs	r1, r2, #31
 8006e6a:	e9c3 0100 	strd	r0, r1, [r3]
 8006e6e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006e70:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8006e74:	f7ff bbc8 	b.w	8006608 <_svfprintf_r+0x78>
 8006e78:	f01a 0f10 	tst.w	sl, #16
 8006e7c:	d002      	beq.n	8006e84 <_svfprintf_r+0x8f4>
 8006e7e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006e80:	601a      	str	r2, [r3, #0]
 8006e82:	e7f4      	b.n	8006e6e <_svfprintf_r+0x8de>
 8006e84:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006e88:	d002      	beq.n	8006e90 <_svfprintf_r+0x900>
 8006e8a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006e8c:	801a      	strh	r2, [r3, #0]
 8006e8e:	e7ee      	b.n	8006e6e <_svfprintf_r+0x8de>
 8006e90:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006e94:	d0f3      	beq.n	8006e7e <_svfprintf_r+0x8ee>
 8006e96:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006e98:	701a      	strb	r2, [r3, #0]
 8006e9a:	e7e8      	b.n	8006e6e <_svfprintf_r+0x8de>
 8006e9c:	f04a 0a10 	orr.w	sl, sl, #16
 8006ea0:	f01a 0f20 	tst.w	sl, #32
 8006ea4:	d01e      	beq.n	8006ee4 <_svfprintf_r+0x954>
 8006ea6:	3607      	adds	r6, #7
 8006ea8:	f026 0607 	bic.w	r6, r6, #7
 8006eac:	f106 0308 	add.w	r3, r6, #8
 8006eb0:	930c      	str	r3, [sp, #48]	; 0x30
 8006eb2:	e9d6 6700 	ldrd	r6, r7, [r6]
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	1c69      	adds	r1, r5, #1
 8006ec0:	f88d 2083 	strb.w	r2, [sp, #131]	; 0x83
 8006ec4:	f000 8158 	beq.w	8007178 <_svfprintf_r+0xbe8>
 8006ec8:	4652      	mov	r2, sl
 8006eca:	ea56 0107 	orrs.w	r1, r6, r7
 8006ece:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8006ed2:	f040 8151 	bne.w	8007178 <_svfprintf_r+0xbe8>
 8006ed6:	2d00      	cmp	r5, #0
 8006ed8:	f000 81d3 	beq.w	8007282 <_svfprintf_r+0xcf2>
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	f040 814e 	bne.w	800717e <_svfprintf_r+0xbee>
 8006ee2:	e55a      	b.n	800699a <_svfprintf_r+0x40a>
 8006ee4:	1d33      	adds	r3, r6, #4
 8006ee6:	f01a 0f10 	tst.w	sl, #16
 8006eea:	930c      	str	r3, [sp, #48]	; 0x30
 8006eec:	d001      	beq.n	8006ef2 <_svfprintf_r+0x962>
 8006eee:	6836      	ldr	r6, [r6, #0]
 8006ef0:	e003      	b.n	8006efa <_svfprintf_r+0x96a>
 8006ef2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006ef6:	d002      	beq.n	8006efe <_svfprintf_r+0x96e>
 8006ef8:	8836      	ldrh	r6, [r6, #0]
 8006efa:	2700      	movs	r7, #0
 8006efc:	e7db      	b.n	8006eb6 <_svfprintf_r+0x926>
 8006efe:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006f02:	d0f4      	beq.n	8006eee <_svfprintf_r+0x95e>
 8006f04:	7836      	ldrb	r6, [r6, #0]
 8006f06:	e7f8      	b.n	8006efa <_svfprintf_r+0x96a>
 8006f08:	1d33      	adds	r3, r6, #4
 8006f0a:	930c      	str	r3, [sp, #48]	; 0x30
 8006f0c:	f647 0330 	movw	r3, #30768	; 0x7830
 8006f10:	2278      	movs	r2, #120	; 0x78
 8006f12:	f8ad 3084 	strh.w	r3, [sp, #132]	; 0x84
 8006f16:	4baf      	ldr	r3, [pc, #700]	; (80071d4 <_svfprintf_r+0xc44>)
 8006f18:	6836      	ldr	r6, [r6, #0]
 8006f1a:	931c      	str	r3, [sp, #112]	; 0x70
 8006f1c:	2700      	movs	r7, #0
 8006f1e:	f04a 0a02 	orr.w	sl, sl, #2
 8006f22:	2302      	movs	r3, #2
 8006f24:	920a      	str	r2, [sp, #40]	; 0x28
 8006f26:	e7c9      	b.n	8006ebc <_svfprintf_r+0x92c>
 8006f28:	1d33      	adds	r3, r6, #4
 8006f2a:	f8d6 b000 	ldr.w	fp, [r6]
 8006f2e:	2600      	movs	r6, #0
 8006f30:	1c68      	adds	r0, r5, #1
 8006f32:	930c      	str	r3, [sp, #48]	; 0x30
 8006f34:	f88d 6083 	strb.w	r6, [sp, #131]	; 0x83
 8006f38:	f000 80de 	beq.w	80070f8 <_svfprintf_r+0xb68>
 8006f3c:	462a      	mov	r2, r5
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4658      	mov	r0, fp
 8006f42:	f001 fcb7 	bl	80088b4 <memchr>
 8006f46:	4680      	mov	r8, r0
 8006f48:	2800      	cmp	r0, #0
 8006f4a:	f43f ad73 	beq.w	8006a34 <_svfprintf_r+0x4a4>
 8006f4e:	46b0      	mov	r8, r6
 8006f50:	4637      	mov	r7, r6
 8006f52:	eba0 050b 	sub.w	r5, r0, fp
 8006f56:	9612      	str	r6, [sp, #72]	; 0x48
 8006f58:	960b      	str	r6, [sp, #44]	; 0x2c
 8006f5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f5c:	42ab      	cmp	r3, r5
 8006f5e:	bfb8      	it	lt
 8006f60:	462b      	movlt	r3, r5
 8006f62:	9315      	str	r3, [sp, #84]	; 0x54
 8006f64:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8006f68:	b113      	cbz	r3, 8006f70 <_svfprintf_r+0x9e0>
 8006f6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	9315      	str	r3, [sp, #84]	; 0x54
 8006f70:	f01a 0302 	ands.w	r3, sl, #2
 8006f74:	931e      	str	r3, [sp, #120]	; 0x78
 8006f76:	bf1e      	ittt	ne
 8006f78:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8006f7a:	3302      	addne	r3, #2
 8006f7c:	9315      	strne	r3, [sp, #84]	; 0x54
 8006f7e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8006f82:	931f      	str	r3, [sp, #124]	; 0x7c
 8006f84:	d121      	bne.n	8006fca <_svfprintf_r+0xa3a>
 8006f86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f88:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f8a:	1a9b      	subs	r3, r3, r2
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	9319      	str	r3, [sp, #100]	; 0x64
 8006f90:	dd1b      	ble.n	8006fca <_svfprintf_r+0xa3a>
 8006f92:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8006f96:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006f98:	3201      	adds	r2, #1
 8006f9a:	2810      	cmp	r0, #16
 8006f9c:	488e      	ldr	r0, [pc, #568]	; (80071d8 <_svfprintf_r+0xc48>)
 8006f9e:	f104 0108 	add.w	r1, r4, #8
 8006fa2:	6020      	str	r0, [r4, #0]
 8006fa4:	f300 8187 	bgt.w	80072b6 <_svfprintf_r+0xd26>
 8006fa8:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006faa:	2a07      	cmp	r2, #7
 8006fac:	4403      	add	r3, r0
 8006fae:	6060      	str	r0, [r4, #4]
 8006fb0:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8006fb4:	f340 8194 	ble.w	80072e0 <_svfprintf_r+0xd50>
 8006fb8:	aa28      	add	r2, sp, #160	; 0xa0
 8006fba:	4649      	mov	r1, r9
 8006fbc:	9807      	ldr	r0, [sp, #28]
 8006fbe:	f001 ff8a 	bl	8008ed6 <__ssprint_r>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	f040 84c0 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8006fc8:	ac2b      	add	r4, sp, #172	; 0xac
 8006fca:	f89d 3083 	ldrb.w	r3, [sp, #131]	; 0x83
 8006fce:	b173      	cbz	r3, 8006fee <_svfprintf_r+0xa5e>
 8006fd0:	f10d 0383 	add.w	r3, sp, #131	; 0x83
 8006fd4:	6023      	str	r3, [r4, #0]
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	6063      	str	r3, [r4, #4]
 8006fda:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8006fdc:	3301      	adds	r3, #1
 8006fde:	932a      	str	r3, [sp, #168]	; 0xa8
 8006fe0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	2b07      	cmp	r3, #7
 8006fe6:	9329      	str	r3, [sp, #164]	; 0xa4
 8006fe8:	f300 817c 	bgt.w	80072e4 <_svfprintf_r+0xd54>
 8006fec:	3408      	adds	r4, #8
 8006fee:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006ff0:	b16b      	cbz	r3, 800700e <_svfprintf_r+0xa7e>
 8006ff2:	ab21      	add	r3, sp, #132	; 0x84
 8006ff4:	6023      	str	r3, [r4, #0]
 8006ff6:	2302      	movs	r3, #2
 8006ff8:	6063      	str	r3, [r4, #4]
 8006ffa:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8006ffc:	3302      	adds	r3, #2
 8006ffe:	932a      	str	r3, [sp, #168]	; 0xa8
 8007000:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007002:	3301      	adds	r3, #1
 8007004:	2b07      	cmp	r3, #7
 8007006:	9329      	str	r3, [sp, #164]	; 0xa4
 8007008:	f300 8176 	bgt.w	80072f8 <_svfprintf_r+0xd68>
 800700c:	3408      	adds	r4, #8
 800700e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007010:	2b80      	cmp	r3, #128	; 0x80
 8007012:	d121      	bne.n	8007058 <_svfprintf_r+0xac8>
 8007014:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007016:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007018:	1a9b      	subs	r3, r3, r2
 800701a:	2b00      	cmp	r3, #0
 800701c:	9319      	str	r3, [sp, #100]	; 0x64
 800701e:	dd1b      	ble.n	8007058 <_svfprintf_r+0xac8>
 8007020:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8007024:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007026:	3201      	adds	r2, #1
 8007028:	2810      	cmp	r0, #16
 800702a:	486c      	ldr	r0, [pc, #432]	; (80071dc <_svfprintf_r+0xc4c>)
 800702c:	f104 0108 	add.w	r1, r4, #8
 8007030:	6020      	str	r0, [r4, #0]
 8007032:	f300 816b 	bgt.w	800730c <_svfprintf_r+0xd7c>
 8007036:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007038:	2a07      	cmp	r2, #7
 800703a:	4403      	add	r3, r0
 800703c:	6060      	str	r0, [r4, #4]
 800703e:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8007042:	f340 8178 	ble.w	8007336 <_svfprintf_r+0xda6>
 8007046:	aa28      	add	r2, sp, #160	; 0xa0
 8007048:	4649      	mov	r1, r9
 800704a:	9807      	ldr	r0, [sp, #28]
 800704c:	f001 ff43 	bl	8008ed6 <__ssprint_r>
 8007050:	2800      	cmp	r0, #0
 8007052:	f040 8479 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007056:	ac2b      	add	r4, sp, #172	; 0xac
 8007058:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800705a:	1b5b      	subs	r3, r3, r5
 800705c:	2b00      	cmp	r3, #0
 800705e:	9312      	str	r3, [sp, #72]	; 0x48
 8007060:	dd1b      	ble.n	800709a <_svfprintf_r+0xb0a>
 8007062:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8007066:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007068:	3201      	adds	r2, #1
 800706a:	2810      	cmp	r0, #16
 800706c:	485b      	ldr	r0, [pc, #364]	; (80071dc <_svfprintf_r+0xc4c>)
 800706e:	f104 0108 	add.w	r1, r4, #8
 8007072:	6020      	str	r0, [r4, #0]
 8007074:	f300 8161 	bgt.w	800733a <_svfprintf_r+0xdaa>
 8007078:	9812      	ldr	r0, [sp, #72]	; 0x48
 800707a:	2a07      	cmp	r2, #7
 800707c:	4403      	add	r3, r0
 800707e:	6060      	str	r0, [r4, #4]
 8007080:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8007084:	f340 816e 	ble.w	8007364 <_svfprintf_r+0xdd4>
 8007088:	aa28      	add	r2, sp, #160	; 0xa0
 800708a:	4649      	mov	r1, r9
 800708c:	9807      	ldr	r0, [sp, #28]
 800708e:	f001 ff22 	bl	8008ed6 <__ssprint_r>
 8007092:	2800      	cmp	r0, #0
 8007094:	f040 8458 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007098:	ac2b      	add	r4, sp, #172	; 0xac
 800709a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800709c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80070a0:	9312      	str	r3, [sp, #72]	; 0x48
 80070a2:	f040 8161 	bne.w	8007368 <_svfprintf_r+0xdd8>
 80070a6:	e9c4 b500 	strd	fp, r5, [r4]
 80070aa:	441d      	add	r5, r3
 80070ac:	952a      	str	r5, [sp, #168]	; 0xa8
 80070ae:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80070b0:	3301      	adds	r3, #1
 80070b2:	2b07      	cmp	r3, #7
 80070b4:	9329      	str	r3, [sp, #164]	; 0xa4
 80070b6:	f300 819d 	bgt.w	80073f4 <_svfprintf_r+0xe64>
 80070ba:	3408      	adds	r4, #8
 80070bc:	f01a 0f04 	tst.w	sl, #4
 80070c0:	f040 8424 	bne.w	800790c <_svfprintf_r+0x137c>
 80070c4:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 80070c8:	9915      	ldr	r1, [sp, #84]	; 0x54
 80070ca:	428a      	cmp	r2, r1
 80070cc:	bfac      	ite	ge
 80070ce:	189b      	addge	r3, r3, r2
 80070d0:	185b      	addlt	r3, r3, r1
 80070d2:	9310      	str	r3, [sp, #64]	; 0x40
 80070d4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80070d6:	b13b      	cbz	r3, 80070e8 <_svfprintf_r+0xb58>
 80070d8:	aa28      	add	r2, sp, #160	; 0xa0
 80070da:	4649      	mov	r1, r9
 80070dc:	9807      	ldr	r0, [sp, #28]
 80070de:	f001 fefa 	bl	8008ed6 <__ssprint_r>
 80070e2:	2800      	cmp	r0, #0
 80070e4:	f040 8430 	bne.w	8007948 <_svfprintf_r+0x13b8>
 80070e8:	2300      	movs	r3, #0
 80070ea:	9329      	str	r3, [sp, #164]	; 0xa4
 80070ec:	f1b8 0f00 	cmp.w	r8, #0
 80070f0:	f040 8446 	bne.w	8007980 <_svfprintf_r+0x13f0>
 80070f4:	ac2b      	add	r4, sp, #172	; 0xac
 80070f6:	e6ba      	b.n	8006e6e <_svfprintf_r+0x8de>
 80070f8:	4658      	mov	r0, fp
 80070fa:	f7f9 f829 	bl	8000150 <strlen>
 80070fe:	46b0      	mov	r8, r6
 8007100:	4605      	mov	r5, r0
 8007102:	e497      	b.n	8006a34 <_svfprintf_r+0x4a4>
 8007104:	f04a 0a10 	orr.w	sl, sl, #16
 8007108:	f01a 0f20 	tst.w	sl, #32
 800710c:	d009      	beq.n	8007122 <_svfprintf_r+0xb92>
 800710e:	3607      	adds	r6, #7
 8007110:	f026 0607 	bic.w	r6, r6, #7
 8007114:	f106 0308 	add.w	r3, r6, #8
 8007118:	930c      	str	r3, [sp, #48]	; 0x30
 800711a:	e9d6 6700 	ldrd	r6, r7, [r6]
 800711e:	2301      	movs	r3, #1
 8007120:	e6cc      	b.n	8006ebc <_svfprintf_r+0x92c>
 8007122:	1d33      	adds	r3, r6, #4
 8007124:	f01a 0f10 	tst.w	sl, #16
 8007128:	930c      	str	r3, [sp, #48]	; 0x30
 800712a:	d001      	beq.n	8007130 <_svfprintf_r+0xba0>
 800712c:	6836      	ldr	r6, [r6, #0]
 800712e:	e003      	b.n	8007138 <_svfprintf_r+0xba8>
 8007130:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007134:	d002      	beq.n	800713c <_svfprintf_r+0xbac>
 8007136:	8836      	ldrh	r6, [r6, #0]
 8007138:	2700      	movs	r7, #0
 800713a:	e7f0      	b.n	800711e <_svfprintf_r+0xb8e>
 800713c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007140:	d0f4      	beq.n	800712c <_svfprintf_r+0xb9c>
 8007142:	7836      	ldrb	r6, [r6, #0]
 8007144:	e7f8      	b.n	8007138 <_svfprintf_r+0xba8>
 8007146:	4b23      	ldr	r3, [pc, #140]	; (80071d4 <_svfprintf_r+0xc44>)
 8007148:	f7ff bb59 	b.w	80067fe <_svfprintf_r+0x26e>
 800714c:	1d33      	adds	r3, r6, #4
 800714e:	f01a 0f10 	tst.w	sl, #16
 8007152:	930c      	str	r3, [sp, #48]	; 0x30
 8007154:	d001      	beq.n	800715a <_svfprintf_r+0xbca>
 8007156:	6836      	ldr	r6, [r6, #0]
 8007158:	e003      	b.n	8007162 <_svfprintf_r+0xbd2>
 800715a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800715e:	d003      	beq.n	8007168 <_svfprintf_r+0xbd8>
 8007160:	8836      	ldrh	r6, [r6, #0]
 8007162:	2700      	movs	r7, #0
 8007164:	f7ff bb58 	b.w	8006818 <_svfprintf_r+0x288>
 8007168:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800716c:	d0f3      	beq.n	8007156 <_svfprintf_r+0xbc6>
 800716e:	7836      	ldrb	r6, [r6, #0]
 8007170:	e7f7      	b.n	8007162 <_svfprintf_r+0xbd2>
 8007172:	4652      	mov	r2, sl
 8007174:	2301      	movs	r3, #1
 8007176:	e6a8      	b.n	8006eca <_svfprintf_r+0x93a>
 8007178:	2b01      	cmp	r3, #1
 800717a:	f43f ac09 	beq.w	8006990 <_svfprintf_r+0x400>
 800717e:	2b02      	cmp	r3, #2
 8007180:	d06d      	beq.n	800725e <_svfprintf_r+0xcce>
 8007182:	ab54      	add	r3, sp, #336	; 0x150
 8007184:	08f1      	lsrs	r1, r6, #3
 8007186:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800718a:	08f8      	lsrs	r0, r7, #3
 800718c:	f006 0207 	and.w	r2, r6, #7
 8007190:	4607      	mov	r7, r0
 8007192:	460e      	mov	r6, r1
 8007194:	3230      	adds	r2, #48	; 0x30
 8007196:	ea56 0107 	orrs.w	r1, r6, r7
 800719a:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800719e:	f803 2c01 	strb.w	r2, [r3, #-1]
 80071a2:	d114      	bne.n	80071ce <_svfprintf_r+0xc3e>
 80071a4:	f01a 0f01 	tst.w	sl, #1
 80071a8:	d006      	beq.n	80071b8 <_svfprintf_r+0xc28>
 80071aa:	2a30      	cmp	r2, #48	; 0x30
 80071ac:	d004      	beq.n	80071b8 <_svfprintf_r+0xc28>
 80071ae:	2230      	movs	r2, #48	; 0x30
 80071b0:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80071b4:	f1a3 0b02 	sub.w	fp, r3, #2
 80071b8:	f04f 0800 	mov.w	r8, #0
 80071bc:	ab54      	add	r3, sp, #336	; 0x150
 80071be:	9512      	str	r5, [sp, #72]	; 0x48
 80071c0:	eba3 050b 	sub.w	r5, r3, fp
 80071c4:	4647      	mov	r7, r8
 80071c6:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 80071ca:	4646      	mov	r6, r8
 80071cc:	e6c5      	b.n	8006f5a <_svfprintf_r+0x9ca>
 80071ce:	465b      	mov	r3, fp
 80071d0:	e7d8      	b.n	8007184 <_svfprintf_r+0xbf4>
 80071d2:	bf00      	nop
 80071d4:	08009944 	.word	0x08009944
 80071d8:	08009968 	.word	0x08009968
 80071dc:	08009978 	.word	0x08009978
 80071e0:	2300      	movs	r3, #0
 80071e2:	9308      	str	r3, [sp, #32]
 80071e4:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 80071e8:	f50d 78a8 	add.w	r8, sp, #336	; 0x150
 80071ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80071ee:	220a      	movs	r2, #10
 80071f0:	2300      	movs	r3, #0
 80071f2:	4630      	mov	r0, r6
 80071f4:	4639      	mov	r1, r7
 80071f6:	f7f9 ffa7 	bl	8001148 <__aeabi_uldivmod>
 80071fa:	9b08      	ldr	r3, [sp, #32]
 80071fc:	3230      	adds	r2, #48	; 0x30
 80071fe:	3301      	adds	r3, #1
 8007200:	9308      	str	r3, [sp, #32]
 8007202:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007204:	f108 3bff 	add.w	fp, r8, #4294967295	; 0xffffffff
 8007208:	f808 2c01 	strb.w	r2, [r8, #-1]
 800720c:	b1d3      	cbz	r3, 8007244 <_svfprintf_r+0xcb4>
 800720e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007210:	9a08      	ldr	r2, [sp, #32]
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	429a      	cmp	r2, r3
 8007216:	d115      	bne.n	8007244 <_svfprintf_r+0xcb4>
 8007218:	2aff      	cmp	r2, #255	; 0xff
 800721a:	d013      	beq.n	8007244 <_svfprintf_r+0xcb4>
 800721c:	2f00      	cmp	r7, #0
 800721e:	bf08      	it	eq
 8007220:	2e0a      	cmpeq	r6, #10
 8007222:	d30f      	bcc.n	8007244 <_svfprintf_r+0xcb4>
 8007224:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007226:	991d      	ldr	r1, [sp, #116]	; 0x74
 8007228:	ebab 0b03 	sub.w	fp, fp, r3
 800722c:	461a      	mov	r2, r3
 800722e:	4658      	mov	r0, fp
 8007230:	f001 fe3c 	bl	8008eac <strncpy>
 8007234:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007236:	785b      	ldrb	r3, [r3, #1]
 8007238:	b11b      	cbz	r3, 8007242 <_svfprintf_r+0xcb2>
 800723a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800723c:	3301      	adds	r3, #1
 800723e:	930d      	str	r3, [sp, #52]	; 0x34
 8007240:	2300      	movs	r3, #0
 8007242:	9308      	str	r3, [sp, #32]
 8007244:	2300      	movs	r3, #0
 8007246:	4630      	mov	r0, r6
 8007248:	4639      	mov	r1, r7
 800724a:	220a      	movs	r2, #10
 800724c:	f7f9 ff7c 	bl	8001148 <__aeabi_uldivmod>
 8007250:	4606      	mov	r6, r0
 8007252:	460f      	mov	r7, r1
 8007254:	ea56 0307 	orrs.w	r3, r6, r7
 8007258:	d0ae      	beq.n	80071b8 <_svfprintf_r+0xc28>
 800725a:	46d8      	mov	r8, fp
 800725c:	e7c7      	b.n	80071ee <_svfprintf_r+0xc5e>
 800725e:	f50d 7ba8 	add.w	fp, sp, #336	; 0x150
 8007262:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007264:	f006 030f 	and.w	r3, r6, #15
 8007268:	5cd3      	ldrb	r3, [r2, r3]
 800726a:	093a      	lsrs	r2, r7, #4
 800726c:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8007270:	0933      	lsrs	r3, r6, #4
 8007272:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007276:	461e      	mov	r6, r3
 8007278:	4617      	mov	r7, r2
 800727a:	ea56 0307 	orrs.w	r3, r6, r7
 800727e:	d1f0      	bne.n	8007262 <_svfprintf_r+0xcd2>
 8007280:	e79a      	b.n	80071b8 <_svfprintf_r+0xc28>
 8007282:	f50d 7ba8 	add.w	fp, sp, #336	; 0x150
 8007286:	2b00      	cmp	r3, #0
 8007288:	d196      	bne.n	80071b8 <_svfprintf_r+0xc28>
 800728a:	07d2      	lsls	r2, r2, #31
 800728c:	bf44      	itt	mi
 800728e:	2330      	movmi	r3, #48	; 0x30
 8007290:	f80b 3d01 	strbmi.w	r3, [fp, #-1]!
 8007294:	e790      	b.n	80071b8 <_svfprintf_r+0xc28>
 8007296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 8377 	beq.w	800798c <_svfprintf_r+0x13fc>
 800729e:	2000      	movs	r0, #0
 80072a0:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 80072a4:	f88d 0083 	strb.w	r0, [sp, #131]	; 0x83
 80072a8:	960c      	str	r6, [sp, #48]	; 0x30
 80072aa:	f7ff bb4e 	b.w	800694a <_svfprintf_r+0x3ba>
 80072ae:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80072b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80072b4:	e4f6      	b.n	8006ca4 <_svfprintf_r+0x714>
 80072b6:	2010      	movs	r0, #16
 80072b8:	2a07      	cmp	r2, #7
 80072ba:	4403      	add	r3, r0
 80072bc:	6060      	str	r0, [r4, #4]
 80072be:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 80072c2:	dd08      	ble.n	80072d6 <_svfprintf_r+0xd46>
 80072c4:	aa28      	add	r2, sp, #160	; 0xa0
 80072c6:	4649      	mov	r1, r9
 80072c8:	9807      	ldr	r0, [sp, #28]
 80072ca:	f001 fe04 	bl	8008ed6 <__ssprint_r>
 80072ce:	2800      	cmp	r0, #0
 80072d0:	f040 833a 	bne.w	8007948 <_svfprintf_r+0x13b8>
 80072d4:	a92b      	add	r1, sp, #172	; 0xac
 80072d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80072d8:	460c      	mov	r4, r1
 80072da:	3b10      	subs	r3, #16
 80072dc:	9319      	str	r3, [sp, #100]	; 0x64
 80072de:	e658      	b.n	8006f92 <_svfprintf_r+0xa02>
 80072e0:	460c      	mov	r4, r1
 80072e2:	e672      	b.n	8006fca <_svfprintf_r+0xa3a>
 80072e4:	aa28      	add	r2, sp, #160	; 0xa0
 80072e6:	4649      	mov	r1, r9
 80072e8:	9807      	ldr	r0, [sp, #28]
 80072ea:	f001 fdf4 	bl	8008ed6 <__ssprint_r>
 80072ee:	2800      	cmp	r0, #0
 80072f0:	f040 832a 	bne.w	8007948 <_svfprintf_r+0x13b8>
 80072f4:	ac2b      	add	r4, sp, #172	; 0xac
 80072f6:	e67a      	b.n	8006fee <_svfprintf_r+0xa5e>
 80072f8:	aa28      	add	r2, sp, #160	; 0xa0
 80072fa:	4649      	mov	r1, r9
 80072fc:	9807      	ldr	r0, [sp, #28]
 80072fe:	f001 fdea 	bl	8008ed6 <__ssprint_r>
 8007302:	2800      	cmp	r0, #0
 8007304:	f040 8320 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007308:	ac2b      	add	r4, sp, #172	; 0xac
 800730a:	e680      	b.n	800700e <_svfprintf_r+0xa7e>
 800730c:	2010      	movs	r0, #16
 800730e:	2a07      	cmp	r2, #7
 8007310:	4403      	add	r3, r0
 8007312:	6060      	str	r0, [r4, #4]
 8007314:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8007318:	dd08      	ble.n	800732c <_svfprintf_r+0xd9c>
 800731a:	aa28      	add	r2, sp, #160	; 0xa0
 800731c:	4649      	mov	r1, r9
 800731e:	9807      	ldr	r0, [sp, #28]
 8007320:	f001 fdd9 	bl	8008ed6 <__ssprint_r>
 8007324:	2800      	cmp	r0, #0
 8007326:	f040 830f 	bne.w	8007948 <_svfprintf_r+0x13b8>
 800732a:	a92b      	add	r1, sp, #172	; 0xac
 800732c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800732e:	460c      	mov	r4, r1
 8007330:	3b10      	subs	r3, #16
 8007332:	9319      	str	r3, [sp, #100]	; 0x64
 8007334:	e674      	b.n	8007020 <_svfprintf_r+0xa90>
 8007336:	460c      	mov	r4, r1
 8007338:	e68e      	b.n	8007058 <_svfprintf_r+0xac8>
 800733a:	2010      	movs	r0, #16
 800733c:	2a07      	cmp	r2, #7
 800733e:	4403      	add	r3, r0
 8007340:	6060      	str	r0, [r4, #4]
 8007342:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8007346:	dd08      	ble.n	800735a <_svfprintf_r+0xdca>
 8007348:	aa28      	add	r2, sp, #160	; 0xa0
 800734a:	4649      	mov	r1, r9
 800734c:	9807      	ldr	r0, [sp, #28]
 800734e:	f001 fdc2 	bl	8008ed6 <__ssprint_r>
 8007352:	2800      	cmp	r0, #0
 8007354:	f040 82f8 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007358:	a92b      	add	r1, sp, #172	; 0xac
 800735a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800735c:	460c      	mov	r4, r1
 800735e:	3b10      	subs	r3, #16
 8007360:	9312      	str	r3, [sp, #72]	; 0x48
 8007362:	e67e      	b.n	8007062 <_svfprintf_r+0xad2>
 8007364:	460c      	mov	r4, r1
 8007366:	e698      	b.n	800709a <_svfprintf_r+0xb0a>
 8007368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800736a:	2b65      	cmp	r3, #101	; 0x65
 800736c:	f340 8234 	ble.w	80077d8 <_svfprintf_r+0x1248>
 8007370:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 8007374:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8007378:	f7f9 fb16 	bl	80009a8 <__aeabi_dcmpeq>
 800737c:	2800      	cmp	r0, #0
 800737e:	d069      	beq.n	8007454 <_svfprintf_r+0xec4>
 8007380:	4b6e      	ldr	r3, [pc, #440]	; (800753c <_svfprintf_r+0xfac>)
 8007382:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8007384:	6023      	str	r3, [r4, #0]
 8007386:	2301      	movs	r3, #1
 8007388:	441d      	add	r5, r3
 800738a:	6063      	str	r3, [r4, #4]
 800738c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800738e:	952a      	str	r5, [sp, #168]	; 0xa8
 8007390:	3301      	adds	r3, #1
 8007392:	2b07      	cmp	r3, #7
 8007394:	9329      	str	r3, [sp, #164]	; 0xa4
 8007396:	dc37      	bgt.n	8007408 <_svfprintf_r+0xe78>
 8007398:	3408      	adds	r4, #8
 800739a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800739c:	9a08      	ldr	r2, [sp, #32]
 800739e:	4293      	cmp	r3, r2
 80073a0:	db03      	blt.n	80073aa <_svfprintf_r+0xe1a>
 80073a2:	f01a 0f01 	tst.w	sl, #1
 80073a6:	f43f ae89 	beq.w	80070bc <_svfprintf_r+0xb2c>
 80073aa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80073ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80073ae:	6023      	str	r3, [r4, #0]
 80073b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073b2:	6063      	str	r3, [r4, #4]
 80073b4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80073b6:	4413      	add	r3, r2
 80073b8:	932a      	str	r3, [sp, #168]	; 0xa8
 80073ba:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80073bc:	3301      	adds	r3, #1
 80073be:	2b07      	cmp	r3, #7
 80073c0:	9329      	str	r3, [sp, #164]	; 0xa4
 80073c2:	dc2b      	bgt.n	800741c <_svfprintf_r+0xe8c>
 80073c4:	3408      	adds	r4, #8
 80073c6:	9b08      	ldr	r3, [sp, #32]
 80073c8:	1e5d      	subs	r5, r3, #1
 80073ca:	2d00      	cmp	r5, #0
 80073cc:	f77f ae76 	ble.w	80070bc <_svfprintf_r+0xb2c>
 80073d0:	2710      	movs	r7, #16
 80073d2:	4e5b      	ldr	r6, [pc, #364]	; (8007540 <_svfprintf_r+0xfb0>)
 80073d4:	2d10      	cmp	r5, #16
 80073d6:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 80073da:	f104 0108 	add.w	r1, r4, #8
 80073de:	f103 0301 	add.w	r3, r3, #1
 80073e2:	6026      	str	r6, [r4, #0]
 80073e4:	dc24      	bgt.n	8007430 <_svfprintf_r+0xea0>
 80073e6:	6065      	str	r5, [r4, #4]
 80073e8:	2b07      	cmp	r3, #7
 80073ea:	4415      	add	r5, r2
 80073ec:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 80073f0:	f340 8289 	ble.w	8007906 <_svfprintf_r+0x1376>
 80073f4:	aa28      	add	r2, sp, #160	; 0xa0
 80073f6:	4649      	mov	r1, r9
 80073f8:	9807      	ldr	r0, [sp, #28]
 80073fa:	f001 fd6c 	bl	8008ed6 <__ssprint_r>
 80073fe:	2800      	cmp	r0, #0
 8007400:	f040 82a2 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007404:	ac2b      	add	r4, sp, #172	; 0xac
 8007406:	e659      	b.n	80070bc <_svfprintf_r+0xb2c>
 8007408:	aa28      	add	r2, sp, #160	; 0xa0
 800740a:	4649      	mov	r1, r9
 800740c:	9807      	ldr	r0, [sp, #28]
 800740e:	f001 fd62 	bl	8008ed6 <__ssprint_r>
 8007412:	2800      	cmp	r0, #0
 8007414:	f040 8298 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007418:	ac2b      	add	r4, sp, #172	; 0xac
 800741a:	e7be      	b.n	800739a <_svfprintf_r+0xe0a>
 800741c:	aa28      	add	r2, sp, #160	; 0xa0
 800741e:	4649      	mov	r1, r9
 8007420:	9807      	ldr	r0, [sp, #28]
 8007422:	f001 fd58 	bl	8008ed6 <__ssprint_r>
 8007426:	2800      	cmp	r0, #0
 8007428:	f040 828e 	bne.w	8007948 <_svfprintf_r+0x13b8>
 800742c:	ac2b      	add	r4, sp, #172	; 0xac
 800742e:	e7ca      	b.n	80073c6 <_svfprintf_r+0xe36>
 8007430:	3210      	adds	r2, #16
 8007432:	2b07      	cmp	r3, #7
 8007434:	6067      	str	r7, [r4, #4]
 8007436:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 800743a:	dd08      	ble.n	800744e <_svfprintf_r+0xebe>
 800743c:	aa28      	add	r2, sp, #160	; 0xa0
 800743e:	4649      	mov	r1, r9
 8007440:	9807      	ldr	r0, [sp, #28]
 8007442:	f001 fd48 	bl	8008ed6 <__ssprint_r>
 8007446:	2800      	cmp	r0, #0
 8007448:	f040 827e 	bne.w	8007948 <_svfprintf_r+0x13b8>
 800744c:	a92b      	add	r1, sp, #172	; 0xac
 800744e:	3d10      	subs	r5, #16
 8007450:	460c      	mov	r4, r1
 8007452:	e7bf      	b.n	80073d4 <_svfprintf_r+0xe44>
 8007454:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007456:	2b00      	cmp	r3, #0
 8007458:	dc74      	bgt.n	8007544 <_svfprintf_r+0xfb4>
 800745a:	4b38      	ldr	r3, [pc, #224]	; (800753c <_svfprintf_r+0xfac>)
 800745c:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800745e:	6023      	str	r3, [r4, #0]
 8007460:	2301      	movs	r3, #1
 8007462:	441d      	add	r5, r3
 8007464:	6063      	str	r3, [r4, #4]
 8007466:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007468:	952a      	str	r5, [sp, #168]	; 0xa8
 800746a:	3301      	adds	r3, #1
 800746c:	2b07      	cmp	r3, #7
 800746e:	9329      	str	r3, [sp, #164]	; 0xa4
 8007470:	dc3e      	bgt.n	80074f0 <_svfprintf_r+0xf60>
 8007472:	3408      	adds	r4, #8
 8007474:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007476:	b92b      	cbnz	r3, 8007484 <_svfprintf_r+0xef4>
 8007478:	9b08      	ldr	r3, [sp, #32]
 800747a:	b91b      	cbnz	r3, 8007484 <_svfprintf_r+0xef4>
 800747c:	f01a 0f01 	tst.w	sl, #1
 8007480:	f43f ae1c 	beq.w	80070bc <_svfprintf_r+0xb2c>
 8007484:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007486:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007488:	6023      	str	r3, [r4, #0]
 800748a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800748c:	6063      	str	r3, [r4, #4]
 800748e:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8007490:	4413      	add	r3, r2
 8007492:	932a      	str	r3, [sp, #168]	; 0xa8
 8007494:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007496:	3301      	adds	r3, #1
 8007498:	2b07      	cmp	r3, #7
 800749a:	9329      	str	r3, [sp, #164]	; 0xa4
 800749c:	dc32      	bgt.n	8007504 <_svfprintf_r+0xf74>
 800749e:	3408      	adds	r4, #8
 80074a0:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80074a2:	2d00      	cmp	r5, #0
 80074a4:	da1b      	bge.n	80074de <_svfprintf_r+0xf4e>
 80074a6:	4623      	mov	r3, r4
 80074a8:	2710      	movs	r7, #16
 80074aa:	4e25      	ldr	r6, [pc, #148]	; (8007540 <_svfprintf_r+0xfb0>)
 80074ac:	426d      	negs	r5, r5
 80074ae:	2d10      	cmp	r5, #16
 80074b0:	e9dd 2129 	ldrd	r2, r1, [sp, #164]	; 0xa4
 80074b4:	f104 0408 	add.w	r4, r4, #8
 80074b8:	f102 0201 	add.w	r2, r2, #1
 80074bc:	601e      	str	r6, [r3, #0]
 80074be:	dc2b      	bgt.n	8007518 <_svfprintf_r+0xf88>
 80074c0:	605d      	str	r5, [r3, #4]
 80074c2:	2a07      	cmp	r2, #7
 80074c4:	440d      	add	r5, r1
 80074c6:	e9cd 2529 	strd	r2, r5, [sp, #164]	; 0xa4
 80074ca:	dd08      	ble.n	80074de <_svfprintf_r+0xf4e>
 80074cc:	aa28      	add	r2, sp, #160	; 0xa0
 80074ce:	4649      	mov	r1, r9
 80074d0:	9807      	ldr	r0, [sp, #28]
 80074d2:	f001 fd00 	bl	8008ed6 <__ssprint_r>
 80074d6:	2800      	cmp	r0, #0
 80074d8:	f040 8236 	bne.w	8007948 <_svfprintf_r+0x13b8>
 80074dc:	ac2b      	add	r4, sp, #172	; 0xac
 80074de:	9b08      	ldr	r3, [sp, #32]
 80074e0:	9a08      	ldr	r2, [sp, #32]
 80074e2:	6063      	str	r3, [r4, #4]
 80074e4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80074e6:	f8c4 b000 	str.w	fp, [r4]
 80074ea:	4413      	add	r3, r2
 80074ec:	932a      	str	r3, [sp, #168]	; 0xa8
 80074ee:	e5de      	b.n	80070ae <_svfprintf_r+0xb1e>
 80074f0:	aa28      	add	r2, sp, #160	; 0xa0
 80074f2:	4649      	mov	r1, r9
 80074f4:	9807      	ldr	r0, [sp, #28]
 80074f6:	f001 fcee 	bl	8008ed6 <__ssprint_r>
 80074fa:	2800      	cmp	r0, #0
 80074fc:	f040 8224 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007500:	ac2b      	add	r4, sp, #172	; 0xac
 8007502:	e7b7      	b.n	8007474 <_svfprintf_r+0xee4>
 8007504:	aa28      	add	r2, sp, #160	; 0xa0
 8007506:	4649      	mov	r1, r9
 8007508:	9807      	ldr	r0, [sp, #28]
 800750a:	f001 fce4 	bl	8008ed6 <__ssprint_r>
 800750e:	2800      	cmp	r0, #0
 8007510:	f040 821a 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007514:	ac2b      	add	r4, sp, #172	; 0xac
 8007516:	e7c3      	b.n	80074a0 <_svfprintf_r+0xf10>
 8007518:	3110      	adds	r1, #16
 800751a:	2a07      	cmp	r2, #7
 800751c:	605f      	str	r7, [r3, #4]
 800751e:	e9cd 2129 	strd	r2, r1, [sp, #164]	; 0xa4
 8007522:	dd08      	ble.n	8007536 <_svfprintf_r+0xfa6>
 8007524:	aa28      	add	r2, sp, #160	; 0xa0
 8007526:	4649      	mov	r1, r9
 8007528:	9807      	ldr	r0, [sp, #28]
 800752a:	f001 fcd4 	bl	8008ed6 <__ssprint_r>
 800752e:	2800      	cmp	r0, #0
 8007530:	f040 820a 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007534:	ac2b      	add	r4, sp, #172	; 0xac
 8007536:	3d10      	subs	r5, #16
 8007538:	4623      	mov	r3, r4
 800753a:	e7b8      	b.n	80074ae <_svfprintf_r+0xf1e>
 800753c:	08009966 	.word	0x08009966
 8007540:	08009978 	.word	0x08009978
 8007544:	9b08      	ldr	r3, [sp, #32]
 8007546:	42b3      	cmp	r3, r6
 8007548:	bfa8      	it	ge
 800754a:	4633      	movge	r3, r6
 800754c:	2b00      	cmp	r3, #0
 800754e:	461d      	mov	r5, r3
 8007550:	dd0b      	ble.n	800756a <_svfprintf_r+0xfda>
 8007552:	e9c4 b300 	strd	fp, r3, [r4]
 8007556:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007558:	442b      	add	r3, r5
 800755a:	932a      	str	r3, [sp, #168]	; 0xa8
 800755c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800755e:	3301      	adds	r3, #1
 8007560:	2b07      	cmp	r3, #7
 8007562:	9329      	str	r3, [sp, #164]	; 0xa4
 8007564:	f300 8086 	bgt.w	8007674 <_svfprintf_r+0x10e4>
 8007568:	3408      	adds	r4, #8
 800756a:	2d00      	cmp	r5, #0
 800756c:	bfb4      	ite	lt
 800756e:	4635      	movlt	r5, r6
 8007570:	1b75      	subge	r5, r6, r5
 8007572:	2d00      	cmp	r5, #0
 8007574:	dd19      	ble.n	80075aa <_svfprintf_r+0x101a>
 8007576:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 800757a:	4896      	ldr	r0, [pc, #600]	; (80077d4 <_svfprintf_r+0x1244>)
 800757c:	2d10      	cmp	r5, #16
 800757e:	f103 0301 	add.w	r3, r3, #1
 8007582:	f104 0108 	add.w	r1, r4, #8
 8007586:	6020      	str	r0, [r4, #0]
 8007588:	dc7e      	bgt.n	8007688 <_svfprintf_r+0x10f8>
 800758a:	6065      	str	r5, [r4, #4]
 800758c:	2b07      	cmp	r3, #7
 800758e:	4415      	add	r5, r2
 8007590:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8007594:	f340 808b 	ble.w	80076ae <_svfprintf_r+0x111e>
 8007598:	aa28      	add	r2, sp, #160	; 0xa0
 800759a:	4649      	mov	r1, r9
 800759c:	9807      	ldr	r0, [sp, #28]
 800759e:	f001 fc9a 	bl	8008ed6 <__ssprint_r>
 80075a2:	2800      	cmp	r0, #0
 80075a4:	f040 81d0 	bne.w	8007948 <_svfprintf_r+0x13b8>
 80075a8:	ac2b      	add	r4, sp, #172	; 0xac
 80075aa:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 80075ae:	445e      	add	r6, fp
 80075b0:	d009      	beq.n	80075c6 <_svfprintf_r+0x1036>
 80075b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d17c      	bne.n	80076b2 <_svfprintf_r+0x1122>
 80075b8:	2f00      	cmp	r7, #0
 80075ba:	d17c      	bne.n	80076b6 <_svfprintf_r+0x1126>
 80075bc:	9b08      	ldr	r3, [sp, #32]
 80075be:	445b      	add	r3, fp
 80075c0:	429e      	cmp	r6, r3
 80075c2:	bf28      	it	cs
 80075c4:	461e      	movcs	r6, r3
 80075c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075c8:	9a08      	ldr	r2, [sp, #32]
 80075ca:	4293      	cmp	r3, r2
 80075cc:	db02      	blt.n	80075d4 <_svfprintf_r+0x1044>
 80075ce:	f01a 0f01 	tst.w	sl, #1
 80075d2:	d00e      	beq.n	80075f2 <_svfprintf_r+0x1062>
 80075d4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80075d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80075d8:	6023      	str	r3, [r4, #0]
 80075da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075dc:	6063      	str	r3, [r4, #4]
 80075de:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80075e0:	4413      	add	r3, r2
 80075e2:	932a      	str	r3, [sp, #168]	; 0xa8
 80075e4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80075e6:	3301      	adds	r3, #1
 80075e8:	2b07      	cmp	r3, #7
 80075ea:	9329      	str	r3, [sp, #164]	; 0xa4
 80075ec:	f300 80dd 	bgt.w	80077aa <_svfprintf_r+0x121a>
 80075f0:	3408      	adds	r4, #8
 80075f2:	9b08      	ldr	r3, [sp, #32]
 80075f4:	9a08      	ldr	r2, [sp, #32]
 80075f6:	eb0b 0503 	add.w	r5, fp, r3
 80075fa:	1bab      	subs	r3, r5, r6
 80075fc:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80075fe:	1b55      	subs	r5, r2, r5
 8007600:	429d      	cmp	r5, r3
 8007602:	bfa8      	it	ge
 8007604:	461d      	movge	r5, r3
 8007606:	2d00      	cmp	r5, #0
 8007608:	dd0b      	ble.n	8007622 <_svfprintf_r+0x1092>
 800760a:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800760c:	e9c4 6500 	strd	r6, r5, [r4]
 8007610:	442b      	add	r3, r5
 8007612:	932a      	str	r3, [sp, #168]	; 0xa8
 8007614:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007616:	3301      	adds	r3, #1
 8007618:	2b07      	cmp	r3, #7
 800761a:	9329      	str	r3, [sp, #164]	; 0xa4
 800761c:	f300 80cf 	bgt.w	80077be <_svfprintf_r+0x122e>
 8007620:	3408      	adds	r4, #8
 8007622:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007624:	9a08      	ldr	r2, [sp, #32]
 8007626:	2d00      	cmp	r5, #0
 8007628:	eba2 0303 	sub.w	r3, r2, r3
 800762c:	bfb4      	ite	lt
 800762e:	461d      	movlt	r5, r3
 8007630:	1b5d      	subge	r5, r3, r5
 8007632:	2d00      	cmp	r5, #0
 8007634:	f77f ad42 	ble.w	80070bc <_svfprintf_r+0xb2c>
 8007638:	2710      	movs	r7, #16
 800763a:	4e66      	ldr	r6, [pc, #408]	; (80077d4 <_svfprintf_r+0x1244>)
 800763c:	2d10      	cmp	r5, #16
 800763e:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8007642:	f104 0108 	add.w	r1, r4, #8
 8007646:	f103 0301 	add.w	r3, r3, #1
 800764a:	6026      	str	r6, [r4, #0]
 800764c:	f77f aecb 	ble.w	80073e6 <_svfprintf_r+0xe56>
 8007650:	3210      	adds	r2, #16
 8007652:	2b07      	cmp	r3, #7
 8007654:	6067      	str	r7, [r4, #4]
 8007656:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 800765a:	dd08      	ble.n	800766e <_svfprintf_r+0x10de>
 800765c:	aa28      	add	r2, sp, #160	; 0xa0
 800765e:	4649      	mov	r1, r9
 8007660:	9807      	ldr	r0, [sp, #28]
 8007662:	f001 fc38 	bl	8008ed6 <__ssprint_r>
 8007666:	2800      	cmp	r0, #0
 8007668:	f040 816e 	bne.w	8007948 <_svfprintf_r+0x13b8>
 800766c:	a92b      	add	r1, sp, #172	; 0xac
 800766e:	3d10      	subs	r5, #16
 8007670:	460c      	mov	r4, r1
 8007672:	e7e3      	b.n	800763c <_svfprintf_r+0x10ac>
 8007674:	aa28      	add	r2, sp, #160	; 0xa0
 8007676:	4649      	mov	r1, r9
 8007678:	9807      	ldr	r0, [sp, #28]
 800767a:	f001 fc2c 	bl	8008ed6 <__ssprint_r>
 800767e:	2800      	cmp	r0, #0
 8007680:	f040 8162 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007684:	ac2b      	add	r4, sp, #172	; 0xac
 8007686:	e770      	b.n	800756a <_svfprintf_r+0xfda>
 8007688:	2010      	movs	r0, #16
 800768a:	2b07      	cmp	r3, #7
 800768c:	4402      	add	r2, r0
 800768e:	6060      	str	r0, [r4, #4]
 8007690:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8007694:	dd08      	ble.n	80076a8 <_svfprintf_r+0x1118>
 8007696:	aa28      	add	r2, sp, #160	; 0xa0
 8007698:	4649      	mov	r1, r9
 800769a:	9807      	ldr	r0, [sp, #28]
 800769c:	f001 fc1b 	bl	8008ed6 <__ssprint_r>
 80076a0:	2800      	cmp	r0, #0
 80076a2:	f040 8151 	bne.w	8007948 <_svfprintf_r+0x13b8>
 80076a6:	a92b      	add	r1, sp, #172	; 0xac
 80076a8:	3d10      	subs	r5, #16
 80076aa:	460c      	mov	r4, r1
 80076ac:	e763      	b.n	8007576 <_svfprintf_r+0xfe6>
 80076ae:	460c      	mov	r4, r1
 80076b0:	e77b      	b.n	80075aa <_svfprintf_r+0x101a>
 80076b2:	2f00      	cmp	r7, #0
 80076b4:	d049      	beq.n	800774a <_svfprintf_r+0x11ba>
 80076b6:	3f01      	subs	r7, #1
 80076b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80076ba:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80076bc:	6023      	str	r3, [r4, #0]
 80076be:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80076c0:	6063      	str	r3, [r4, #4]
 80076c2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80076c4:	4413      	add	r3, r2
 80076c6:	932a      	str	r3, [sp, #168]	; 0xa8
 80076c8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80076ca:	3301      	adds	r3, #1
 80076cc:	2b07      	cmp	r3, #7
 80076ce:	9329      	str	r3, [sp, #164]	; 0xa4
 80076d0:	dc42      	bgt.n	8007758 <_svfprintf_r+0x11c8>
 80076d2:	3408      	adds	r4, #8
 80076d4:	9b08      	ldr	r3, [sp, #32]
 80076d6:	445b      	add	r3, fp
 80076d8:	1b9a      	subs	r2, r3, r6
 80076da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	4293      	cmp	r3, r2
 80076e0:	bfa8      	it	ge
 80076e2:	4613      	movge	r3, r2
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	461d      	mov	r5, r3
 80076e8:	dd0a      	ble.n	8007700 <_svfprintf_r+0x1170>
 80076ea:	e9c4 6300 	strd	r6, r3, [r4]
 80076ee:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80076f0:	442b      	add	r3, r5
 80076f2:	932a      	str	r3, [sp, #168]	; 0xa8
 80076f4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80076f6:	3301      	adds	r3, #1
 80076f8:	2b07      	cmp	r3, #7
 80076fa:	9329      	str	r3, [sp, #164]	; 0xa4
 80076fc:	dc36      	bgt.n	800776c <_svfprintf_r+0x11dc>
 80076fe:	3408      	adds	r4, #8
 8007700:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007702:	2d00      	cmp	r5, #0
 8007704:	781b      	ldrb	r3, [r3, #0]
 8007706:	bfb4      	ite	lt
 8007708:	461d      	movlt	r5, r3
 800770a:	1b5d      	subge	r5, r3, r5
 800770c:	2d00      	cmp	r5, #0
 800770e:	dd18      	ble.n	8007742 <_svfprintf_r+0x11b2>
 8007710:	e9dd 2329 	ldrd	r2, r3, [sp, #164]	; 0xa4
 8007714:	482f      	ldr	r0, [pc, #188]	; (80077d4 <_svfprintf_r+0x1244>)
 8007716:	2d10      	cmp	r5, #16
 8007718:	f102 0201 	add.w	r2, r2, #1
 800771c:	f104 0108 	add.w	r1, r4, #8
 8007720:	6020      	str	r0, [r4, #0]
 8007722:	dc2d      	bgt.n	8007780 <_svfprintf_r+0x11f0>
 8007724:	442b      	add	r3, r5
 8007726:	2a07      	cmp	r2, #7
 8007728:	6065      	str	r5, [r4, #4]
 800772a:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 800772e:	dd3a      	ble.n	80077a6 <_svfprintf_r+0x1216>
 8007730:	aa28      	add	r2, sp, #160	; 0xa0
 8007732:	4649      	mov	r1, r9
 8007734:	9807      	ldr	r0, [sp, #28]
 8007736:	f001 fbce 	bl	8008ed6 <__ssprint_r>
 800773a:	2800      	cmp	r0, #0
 800773c:	f040 8104 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007740:	ac2b      	add	r4, sp, #172	; 0xac
 8007742:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	441e      	add	r6, r3
 8007748:	e733      	b.n	80075b2 <_svfprintf_r+0x1022>
 800774a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800774c:	3b01      	subs	r3, #1
 800774e:	930d      	str	r3, [sp, #52]	; 0x34
 8007750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007752:	3b01      	subs	r3, #1
 8007754:	930b      	str	r3, [sp, #44]	; 0x2c
 8007756:	e7af      	b.n	80076b8 <_svfprintf_r+0x1128>
 8007758:	aa28      	add	r2, sp, #160	; 0xa0
 800775a:	4649      	mov	r1, r9
 800775c:	9807      	ldr	r0, [sp, #28]
 800775e:	f001 fbba 	bl	8008ed6 <__ssprint_r>
 8007762:	2800      	cmp	r0, #0
 8007764:	f040 80f0 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007768:	ac2b      	add	r4, sp, #172	; 0xac
 800776a:	e7b3      	b.n	80076d4 <_svfprintf_r+0x1144>
 800776c:	aa28      	add	r2, sp, #160	; 0xa0
 800776e:	4649      	mov	r1, r9
 8007770:	9807      	ldr	r0, [sp, #28]
 8007772:	f001 fbb0 	bl	8008ed6 <__ssprint_r>
 8007776:	2800      	cmp	r0, #0
 8007778:	f040 80e6 	bne.w	8007948 <_svfprintf_r+0x13b8>
 800777c:	ac2b      	add	r4, sp, #172	; 0xac
 800777e:	e7bf      	b.n	8007700 <_svfprintf_r+0x1170>
 8007780:	2010      	movs	r0, #16
 8007782:	2a07      	cmp	r2, #7
 8007784:	4403      	add	r3, r0
 8007786:	6060      	str	r0, [r4, #4]
 8007788:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 800778c:	dd08      	ble.n	80077a0 <_svfprintf_r+0x1210>
 800778e:	aa28      	add	r2, sp, #160	; 0xa0
 8007790:	4649      	mov	r1, r9
 8007792:	9807      	ldr	r0, [sp, #28]
 8007794:	f001 fb9f 	bl	8008ed6 <__ssprint_r>
 8007798:	2800      	cmp	r0, #0
 800779a:	f040 80d5 	bne.w	8007948 <_svfprintf_r+0x13b8>
 800779e:	a92b      	add	r1, sp, #172	; 0xac
 80077a0:	3d10      	subs	r5, #16
 80077a2:	460c      	mov	r4, r1
 80077a4:	e7b4      	b.n	8007710 <_svfprintf_r+0x1180>
 80077a6:	460c      	mov	r4, r1
 80077a8:	e7cb      	b.n	8007742 <_svfprintf_r+0x11b2>
 80077aa:	aa28      	add	r2, sp, #160	; 0xa0
 80077ac:	4649      	mov	r1, r9
 80077ae:	9807      	ldr	r0, [sp, #28]
 80077b0:	f001 fb91 	bl	8008ed6 <__ssprint_r>
 80077b4:	2800      	cmp	r0, #0
 80077b6:	f040 80c7 	bne.w	8007948 <_svfprintf_r+0x13b8>
 80077ba:	ac2b      	add	r4, sp, #172	; 0xac
 80077bc:	e719      	b.n	80075f2 <_svfprintf_r+0x1062>
 80077be:	aa28      	add	r2, sp, #160	; 0xa0
 80077c0:	4649      	mov	r1, r9
 80077c2:	9807      	ldr	r0, [sp, #28]
 80077c4:	f001 fb87 	bl	8008ed6 <__ssprint_r>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	f040 80bd 	bne.w	8007948 <_svfprintf_r+0x13b8>
 80077ce:	ac2b      	add	r4, sp, #172	; 0xac
 80077d0:	e727      	b.n	8007622 <_svfprintf_r+0x1092>
 80077d2:	bf00      	nop
 80077d4:	08009978 	.word	0x08009978
 80077d8:	9a08      	ldr	r2, [sp, #32]
 80077da:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80077dc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80077de:	2a01      	cmp	r2, #1
 80077e0:	f105 0501 	add.w	r5, r5, #1
 80077e4:	f103 0301 	add.w	r3, r3, #1
 80077e8:	f104 0608 	add.w	r6, r4, #8
 80077ec:	dc02      	bgt.n	80077f4 <_svfprintf_r+0x1264>
 80077ee:	f01a 0f01 	tst.w	sl, #1
 80077f2:	d07d      	beq.n	80078f0 <_svfprintf_r+0x1360>
 80077f4:	2201      	movs	r2, #1
 80077f6:	2b07      	cmp	r3, #7
 80077f8:	f8c4 b000 	str.w	fp, [r4]
 80077fc:	6062      	str	r2, [r4, #4]
 80077fe:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8007802:	dd08      	ble.n	8007816 <_svfprintf_r+0x1286>
 8007804:	aa28      	add	r2, sp, #160	; 0xa0
 8007806:	4649      	mov	r1, r9
 8007808:	9807      	ldr	r0, [sp, #28]
 800780a:	f001 fb64 	bl	8008ed6 <__ssprint_r>
 800780e:	2800      	cmp	r0, #0
 8007810:	f040 809a 	bne.w	8007948 <_svfprintf_r+0x13b8>
 8007814:	ae2b      	add	r6, sp, #172	; 0xac
 8007816:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007818:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800781a:	6033      	str	r3, [r6, #0]
 800781c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800781e:	6073      	str	r3, [r6, #4]
 8007820:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8007822:	4413      	add	r3, r2
 8007824:	932a      	str	r3, [sp, #168]	; 0xa8
 8007826:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007828:	3301      	adds	r3, #1
 800782a:	2b07      	cmp	r3, #7
 800782c:	9329      	str	r3, [sp, #164]	; 0xa4
 800782e:	dc31      	bgt.n	8007894 <_svfprintf_r+0x1304>
 8007830:	3608      	adds	r6, #8
 8007832:	9b08      	ldr	r3, [sp, #32]
 8007834:	e9dd 1013 	ldrd	r1, r0, [sp, #76]	; 0x4c
 8007838:	1e5c      	subs	r4, r3, #1
 800783a:	e9dd 2317 	ldrd	r2, r3, [sp, #92]	; 0x5c
 800783e:	f7f9 f8b3 	bl	80009a8 <__aeabi_dcmpeq>
 8007842:	2800      	cmp	r0, #0
 8007844:	d12f      	bne.n	80078a6 <_svfprintf_r+0x1316>
 8007846:	f10b 0301 	add.w	r3, fp, #1
 800784a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800784c:	e9c6 3400 	strd	r3, r4, [r6]
 8007850:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8007852:	9908      	ldr	r1, [sp, #32]
 8007854:	3201      	adds	r2, #1
 8007856:	3b01      	subs	r3, #1
 8007858:	440b      	add	r3, r1
 800785a:	2a07      	cmp	r2, #7
 800785c:	e9cd 2329 	strd	r2, r3, [sp, #164]	; 0xa4
 8007860:	dd4f      	ble.n	8007902 <_svfprintf_r+0x1372>
 8007862:	aa28      	add	r2, sp, #160	; 0xa0
 8007864:	4649      	mov	r1, r9
 8007866:	9807      	ldr	r0, [sp, #28]
 8007868:	f001 fb35 	bl	8008ed6 <__ssprint_r>
 800786c:	2800      	cmp	r0, #0
 800786e:	d16b      	bne.n	8007948 <_svfprintf_r+0x13b8>
 8007870:	ae2b      	add	r6, sp, #172	; 0xac
 8007872:	ab24      	add	r3, sp, #144	; 0x90
 8007874:	6033      	str	r3, [r6, #0]
 8007876:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007878:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800787a:	6073      	str	r3, [r6, #4]
 800787c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800787e:	4413      	add	r3, r2
 8007880:	932a      	str	r3, [sp, #168]	; 0xa8
 8007882:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8007884:	3301      	adds	r3, #1
 8007886:	2b07      	cmp	r3, #7
 8007888:	9329      	str	r3, [sp, #164]	; 0xa4
 800788a:	f73f adb3 	bgt.w	80073f4 <_svfprintf_r+0xe64>
 800788e:	f106 0408 	add.w	r4, r6, #8
 8007892:	e413      	b.n	80070bc <_svfprintf_r+0xb2c>
 8007894:	aa28      	add	r2, sp, #160	; 0xa0
 8007896:	4649      	mov	r1, r9
 8007898:	9807      	ldr	r0, [sp, #28]
 800789a:	f001 fb1c 	bl	8008ed6 <__ssprint_r>
 800789e:	2800      	cmp	r0, #0
 80078a0:	d152      	bne.n	8007948 <_svfprintf_r+0x13b8>
 80078a2:	ae2b      	add	r6, sp, #172	; 0xac
 80078a4:	e7c5      	b.n	8007832 <_svfprintf_r+0x12a2>
 80078a6:	2c00      	cmp	r4, #0
 80078a8:	dde3      	ble.n	8007872 <_svfprintf_r+0x12e2>
 80078aa:	2710      	movs	r7, #16
 80078ac:	4d3d      	ldr	r5, [pc, #244]	; (80079a4 <_svfprintf_r+0x1414>)
 80078ae:	2c10      	cmp	r4, #16
 80078b0:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 80078b4:	f106 0108 	add.w	r1, r6, #8
 80078b8:	f103 0301 	add.w	r3, r3, #1
 80078bc:	6035      	str	r5, [r6, #0]
 80078be:	dc07      	bgt.n	80078d0 <_svfprintf_r+0x1340>
 80078c0:	6074      	str	r4, [r6, #4]
 80078c2:	2b07      	cmp	r3, #7
 80078c4:	4414      	add	r4, r2
 80078c6:	e9cd 3429 	strd	r3, r4, [sp, #164]	; 0xa4
 80078ca:	dcca      	bgt.n	8007862 <_svfprintf_r+0x12d2>
 80078cc:	460e      	mov	r6, r1
 80078ce:	e7d0      	b.n	8007872 <_svfprintf_r+0x12e2>
 80078d0:	3210      	adds	r2, #16
 80078d2:	2b07      	cmp	r3, #7
 80078d4:	6077      	str	r7, [r6, #4]
 80078d6:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 80078da:	dd06      	ble.n	80078ea <_svfprintf_r+0x135a>
 80078dc:	aa28      	add	r2, sp, #160	; 0xa0
 80078de:	4649      	mov	r1, r9
 80078e0:	9807      	ldr	r0, [sp, #28]
 80078e2:	f001 faf8 	bl	8008ed6 <__ssprint_r>
 80078e6:	bb78      	cbnz	r0, 8007948 <_svfprintf_r+0x13b8>
 80078e8:	a92b      	add	r1, sp, #172	; 0xac
 80078ea:	3c10      	subs	r4, #16
 80078ec:	460e      	mov	r6, r1
 80078ee:	e7de      	b.n	80078ae <_svfprintf_r+0x131e>
 80078f0:	2201      	movs	r2, #1
 80078f2:	2b07      	cmp	r3, #7
 80078f4:	f8c4 b000 	str.w	fp, [r4]
 80078f8:	6062      	str	r2, [r4, #4]
 80078fa:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 80078fe:	ddb8      	ble.n	8007872 <_svfprintf_r+0x12e2>
 8007900:	e7af      	b.n	8007862 <_svfprintf_r+0x12d2>
 8007902:	3608      	adds	r6, #8
 8007904:	e7b5      	b.n	8007872 <_svfprintf_r+0x12e2>
 8007906:	460c      	mov	r4, r1
 8007908:	f7ff bbd8 	b.w	80070bc <_svfprintf_r+0xb2c>
 800790c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800790e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007910:	1a9d      	subs	r5, r3, r2
 8007912:	2d00      	cmp	r5, #0
 8007914:	f77f abd6 	ble.w	80070c4 <_svfprintf_r+0xb34>
 8007918:	2710      	movs	r7, #16
 800791a:	4e23      	ldr	r6, [pc, #140]	; (80079a8 <_svfprintf_r+0x1418>)
 800791c:	2d10      	cmp	r5, #16
 800791e:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 8007922:	6026      	str	r6, [r4, #0]
 8007924:	f103 0301 	add.w	r3, r3, #1
 8007928:	dc18      	bgt.n	800795c <_svfprintf_r+0x13cc>
 800792a:	6065      	str	r5, [r4, #4]
 800792c:	2b07      	cmp	r3, #7
 800792e:	4415      	add	r5, r2
 8007930:	e9cd 3529 	strd	r3, r5, [sp, #164]	; 0xa4
 8007934:	f77f abc6 	ble.w	80070c4 <_svfprintf_r+0xb34>
 8007938:	aa28      	add	r2, sp, #160	; 0xa0
 800793a:	4649      	mov	r1, r9
 800793c:	9807      	ldr	r0, [sp, #28]
 800793e:	f001 faca 	bl	8008ed6 <__ssprint_r>
 8007942:	2800      	cmp	r0, #0
 8007944:	f43f abbe 	beq.w	80070c4 <_svfprintf_r+0xb34>
 8007948:	f1b8 0f00 	cmp.w	r8, #0
 800794c:	f43f a8a9 	beq.w	8006aa2 <_svfprintf_r+0x512>
 8007950:	4641      	mov	r1, r8
 8007952:	9807      	ldr	r0, [sp, #28]
 8007954:	f000 fee2 	bl	800871c <_free_r>
 8007958:	f7ff b8a3 	b.w	8006aa2 <_svfprintf_r+0x512>
 800795c:	3210      	adds	r2, #16
 800795e:	2b07      	cmp	r3, #7
 8007960:	6067      	str	r7, [r4, #4]
 8007962:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 8007966:	dc02      	bgt.n	800796e <_svfprintf_r+0x13de>
 8007968:	3408      	adds	r4, #8
 800796a:	3d10      	subs	r5, #16
 800796c:	e7d6      	b.n	800791c <_svfprintf_r+0x138c>
 800796e:	aa28      	add	r2, sp, #160	; 0xa0
 8007970:	4649      	mov	r1, r9
 8007972:	9807      	ldr	r0, [sp, #28]
 8007974:	f001 faaf 	bl	8008ed6 <__ssprint_r>
 8007978:	2800      	cmp	r0, #0
 800797a:	d1e5      	bne.n	8007948 <_svfprintf_r+0x13b8>
 800797c:	ac2b      	add	r4, sp, #172	; 0xac
 800797e:	e7f4      	b.n	800796a <_svfprintf_r+0x13da>
 8007980:	4641      	mov	r1, r8
 8007982:	9807      	ldr	r0, [sp, #28]
 8007984:	f000 feca 	bl	800871c <_free_r>
 8007988:	f7ff bbb4 	b.w	80070f4 <_svfprintf_r+0xb64>
 800798c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800798e:	2b00      	cmp	r3, #0
 8007990:	f43f a887 	beq.w	8006aa2 <_svfprintf_r+0x512>
 8007994:	aa28      	add	r2, sp, #160	; 0xa0
 8007996:	4649      	mov	r1, r9
 8007998:	9807      	ldr	r0, [sp, #28]
 800799a:	f001 fa9c 	bl	8008ed6 <__ssprint_r>
 800799e:	f7ff b880 	b.w	8006aa2 <_svfprintf_r+0x512>
 80079a2:	bf00      	nop
 80079a4:	08009978 	.word	0x08009978
 80079a8:	08009968 	.word	0x08009968

080079ac <sysconf>:
 80079ac:	2808      	cmp	r0, #8
 80079ae:	b508      	push	{r3, lr}
 80079b0:	d006      	beq.n	80079c0 <sysconf+0x14>
 80079b2:	f7fe faf3 	bl	8005f9c <__errno>
 80079b6:	2316      	movs	r3, #22
 80079b8:	6003      	str	r3, [r0, #0]
 80079ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079be:	bd08      	pop	{r3, pc}
 80079c0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80079c4:	e7fb      	b.n	80079be <sysconf+0x12>
	...

080079c8 <register_fini>:
 80079c8:	4b02      	ldr	r3, [pc, #8]	; (80079d4 <register_fini+0xc>)
 80079ca:	b113      	cbz	r3, 80079d2 <register_fini+0xa>
 80079cc:	4802      	ldr	r0, [pc, #8]	; (80079d8 <register_fini+0x10>)
 80079ce:	f000 b805 	b.w	80079dc <atexit>
 80079d2:	4770      	bx	lr
 80079d4:	00000000 	.word	0x00000000
 80079d8:	0800864d 	.word	0x0800864d

080079dc <atexit>:
 80079dc:	2300      	movs	r3, #0
 80079de:	4601      	mov	r1, r0
 80079e0:	461a      	mov	r2, r3
 80079e2:	4618      	mov	r0, r3
 80079e4:	f001 baf0 	b.w	8008fc8 <__register_exitproc>

080079e8 <quorem>:
 80079e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ec:	6903      	ldr	r3, [r0, #16]
 80079ee:	690c      	ldr	r4, [r1, #16]
 80079f0:	4680      	mov	r8, r0
 80079f2:	42a3      	cmp	r3, r4
 80079f4:	f2c0 8084 	blt.w	8007b00 <quorem+0x118>
 80079f8:	3c01      	subs	r4, #1
 80079fa:	f101 0714 	add.w	r7, r1, #20
 80079fe:	f100 0614 	add.w	r6, r0, #20
 8007a02:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007a06:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007a0a:	3501      	adds	r5, #1
 8007a0c:	fbb0 f5f5 	udiv	r5, r0, r5
 8007a10:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007a14:	eb06 030c 	add.w	r3, r6, ip
 8007a18:	eb07 090c 	add.w	r9, r7, ip
 8007a1c:	9301      	str	r3, [sp, #4]
 8007a1e:	b39d      	cbz	r5, 8007a88 <quorem+0xa0>
 8007a20:	f04f 0a00 	mov.w	sl, #0
 8007a24:	4638      	mov	r0, r7
 8007a26:	46b6      	mov	lr, r6
 8007a28:	46d3      	mov	fp, sl
 8007a2a:	f850 2b04 	ldr.w	r2, [r0], #4
 8007a2e:	b293      	uxth	r3, r2
 8007a30:	fb05 a303 	mla	r3, r5, r3, sl
 8007a34:	0c12      	lsrs	r2, r2, #16
 8007a36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a3a:	fb05 a202 	mla	r2, r5, r2, sl
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	ebab 0303 	sub.w	r3, fp, r3
 8007a44:	f8de b000 	ldr.w	fp, [lr]
 8007a48:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007a4c:	fa1f fb8b 	uxth.w	fp, fp
 8007a50:	445b      	add	r3, fp
 8007a52:	fa1f fb82 	uxth.w	fp, r2
 8007a56:	f8de 2000 	ldr.w	r2, [lr]
 8007a5a:	4581      	cmp	r9, r0
 8007a5c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007a60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a6a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007a6e:	f84e 3b04 	str.w	r3, [lr], #4
 8007a72:	d2da      	bcs.n	8007a2a <quorem+0x42>
 8007a74:	f856 300c 	ldr.w	r3, [r6, ip]
 8007a78:	b933      	cbnz	r3, 8007a88 <quorem+0xa0>
 8007a7a:	9b01      	ldr	r3, [sp, #4]
 8007a7c:	3b04      	subs	r3, #4
 8007a7e:	429e      	cmp	r6, r3
 8007a80:	461a      	mov	r2, r3
 8007a82:	d331      	bcc.n	8007ae8 <quorem+0x100>
 8007a84:	f8c8 4010 	str.w	r4, [r8, #16]
 8007a88:	4640      	mov	r0, r8
 8007a8a:	f001 f915 	bl	8008cb8 <__mcmp>
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	db26      	blt.n	8007ae0 <quorem+0xf8>
 8007a92:	4630      	mov	r0, r6
 8007a94:	f04f 0c00 	mov.w	ip, #0
 8007a98:	3501      	adds	r5, #1
 8007a9a:	f857 1b04 	ldr.w	r1, [r7], #4
 8007a9e:	f8d0 e000 	ldr.w	lr, [r0]
 8007aa2:	b28b      	uxth	r3, r1
 8007aa4:	ebac 0303 	sub.w	r3, ip, r3
 8007aa8:	fa1f f28e 	uxth.w	r2, lr
 8007aac:	4413      	add	r3, r2
 8007aae:	0c0a      	lsrs	r2, r1, #16
 8007ab0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007ab4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007abe:	45b9      	cmp	r9, r7
 8007ac0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007ac4:	f840 3b04 	str.w	r3, [r0], #4
 8007ac8:	d2e7      	bcs.n	8007a9a <quorem+0xb2>
 8007aca:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007ace:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007ad2:	b92a      	cbnz	r2, 8007ae0 <quorem+0xf8>
 8007ad4:	3b04      	subs	r3, #4
 8007ad6:	429e      	cmp	r6, r3
 8007ad8:	461a      	mov	r2, r3
 8007ada:	d30b      	bcc.n	8007af4 <quorem+0x10c>
 8007adc:	f8c8 4010 	str.w	r4, [r8, #16]
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	b003      	add	sp, #12
 8007ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ae8:	6812      	ldr	r2, [r2, #0]
 8007aea:	3b04      	subs	r3, #4
 8007aec:	2a00      	cmp	r2, #0
 8007aee:	d1c9      	bne.n	8007a84 <quorem+0x9c>
 8007af0:	3c01      	subs	r4, #1
 8007af2:	e7c4      	b.n	8007a7e <quorem+0x96>
 8007af4:	6812      	ldr	r2, [r2, #0]
 8007af6:	3b04      	subs	r3, #4
 8007af8:	2a00      	cmp	r2, #0
 8007afa:	d1ef      	bne.n	8007adc <quorem+0xf4>
 8007afc:	3c01      	subs	r4, #1
 8007afe:	e7ea      	b.n	8007ad6 <quorem+0xee>
 8007b00:	2000      	movs	r0, #0
 8007b02:	e7ee      	b.n	8007ae2 <quorem+0xfa>
 8007b04:	0000      	movs	r0, r0
	...

08007b08 <_dtoa_r>:
 8007b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b0c:	4616      	mov	r6, r2
 8007b0e:	461f      	mov	r7, r3
 8007b10:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007b12:	b095      	sub	sp, #84	; 0x54
 8007b14:	4604      	mov	r4, r0
 8007b16:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8007b18:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007b1c:	b141      	cbz	r1, 8007b30 <_dtoa_r+0x28>
 8007b1e:	2301      	movs	r3, #1
 8007b20:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007b22:	4093      	lsls	r3, r2
 8007b24:	608b      	str	r3, [r1, #8]
 8007b26:	604a      	str	r2, [r1, #4]
 8007b28:	f000 ff02 	bl	8008930 <_Bfree>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	6423      	str	r3, [r4, #64]	; 0x40
 8007b30:	1e3b      	subs	r3, r7, #0
 8007b32:	bfaf      	iteee	ge
 8007b34:	2300      	movge	r3, #0
 8007b36:	2201      	movlt	r2, #1
 8007b38:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007b3c:	9303      	strlt	r3, [sp, #12]
 8007b3e:	bfa8      	it	ge
 8007b40:	602b      	strge	r3, [r5, #0]
 8007b42:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007b46:	4bb0      	ldr	r3, [pc, #704]	; (8007e08 <_dtoa_r+0x300>)
 8007b48:	bfb8      	it	lt
 8007b4a:	602a      	strlt	r2, [r5, #0]
 8007b4c:	ea33 0308 	bics.w	r3, r3, r8
 8007b50:	d116      	bne.n	8007b80 <_dtoa_r+0x78>
 8007b52:	f242 730f 	movw	r3, #9999	; 0x270f
 8007b56:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007b58:	6013      	str	r3, [r2, #0]
 8007b5a:	9b02      	ldr	r3, [sp, #8]
 8007b5c:	b923      	cbnz	r3, 8007b68 <_dtoa_r+0x60>
 8007b5e:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007b62:	2800      	cmp	r0, #0
 8007b64:	f000 853f 	beq.w	80085e6 <_dtoa_r+0xade>
 8007b68:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b6a:	f8df b2b0 	ldr.w	fp, [pc, #688]	; 8007e1c <_dtoa_r+0x314>
 8007b6e:	b11b      	cbz	r3, 8007b78 <_dtoa_r+0x70>
 8007b70:	f10b 0303 	add.w	r3, fp, #3
 8007b74:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007b76:	6013      	str	r3, [r2, #0]
 8007b78:	4658      	mov	r0, fp
 8007b7a:	b015      	add	sp, #84	; 0x54
 8007b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b84:	2200      	movs	r2, #0
 8007b86:	2300      	movs	r3, #0
 8007b88:	4630      	mov	r0, r6
 8007b8a:	4639      	mov	r1, r7
 8007b8c:	f7f8 ff0c 	bl	80009a8 <__aeabi_dcmpeq>
 8007b90:	4682      	mov	sl, r0
 8007b92:	b160      	cbz	r0, 8007bae <_dtoa_r+0xa6>
 8007b94:	2301      	movs	r3, #1
 8007b96:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007b98:	6013      	str	r3, [r2, #0]
 8007b9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	f000 851e 	beq.w	80085de <_dtoa_r+0xad6>
 8007ba2:	4b9a      	ldr	r3, [pc, #616]	; (8007e0c <_dtoa_r+0x304>)
 8007ba4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007ba6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8007baa:	6013      	str	r3, [r2, #0]
 8007bac:	e7e4      	b.n	8007b78 <_dtoa_r+0x70>
 8007bae:	ab12      	add	r3, sp, #72	; 0x48
 8007bb0:	9301      	str	r3, [sp, #4]
 8007bb2:	ab13      	add	r3, sp, #76	; 0x4c
 8007bb4:	9300      	str	r3, [sp, #0]
 8007bb6:	4632      	mov	r2, r6
 8007bb8:	463b      	mov	r3, r7
 8007bba:	4620      	mov	r0, r4
 8007bbc:	f001 f8f4 	bl	8008da8 <__d2b>
 8007bc0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007bc4:	9006      	str	r0, [sp, #24]
 8007bc6:	2d00      	cmp	r5, #0
 8007bc8:	d07d      	beq.n	8007cc6 <_dtoa_r+0x1be>
 8007bca:	46b0      	mov	r8, r6
 8007bcc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007bd0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8007bd4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8007bd8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007bdc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8007be0:	2200      	movs	r2, #0
 8007be2:	4b8b      	ldr	r3, [pc, #556]	; (8007e10 <_dtoa_r+0x308>)
 8007be4:	4640      	mov	r0, r8
 8007be6:	4649      	mov	r1, r9
 8007be8:	f7f8 fabe 	bl	8000168 <__aeabi_dsub>
 8007bec:	a380      	add	r3, pc, #512	; (adr r3, 8007df0 <_dtoa_r+0x2e8>)
 8007bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf2:	f7f8 fc71 	bl	80004d8 <__aeabi_dmul>
 8007bf6:	a380      	add	r3, pc, #512	; (adr r3, 8007df8 <_dtoa_r+0x2f0>)
 8007bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bfc:	f7f8 fab6 	bl	800016c <__adddf3>
 8007c00:	4606      	mov	r6, r0
 8007c02:	4628      	mov	r0, r5
 8007c04:	460f      	mov	r7, r1
 8007c06:	f7f8 fbfd 	bl	8000404 <__aeabi_i2d>
 8007c0a:	a37d      	add	r3, pc, #500	; (adr r3, 8007e00 <_dtoa_r+0x2f8>)
 8007c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c10:	f7f8 fc62 	bl	80004d8 <__aeabi_dmul>
 8007c14:	4602      	mov	r2, r0
 8007c16:	460b      	mov	r3, r1
 8007c18:	4630      	mov	r0, r6
 8007c1a:	4639      	mov	r1, r7
 8007c1c:	f7f8 faa6 	bl	800016c <__adddf3>
 8007c20:	4606      	mov	r6, r0
 8007c22:	460f      	mov	r7, r1
 8007c24:	f7f8 ff08 	bl	8000a38 <__aeabi_d2iz>
 8007c28:	2200      	movs	r2, #0
 8007c2a:	4682      	mov	sl, r0
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	4630      	mov	r0, r6
 8007c30:	4639      	mov	r1, r7
 8007c32:	f7f8 fec3 	bl	80009bc <__aeabi_dcmplt>
 8007c36:	b148      	cbz	r0, 8007c4c <_dtoa_r+0x144>
 8007c38:	4650      	mov	r0, sl
 8007c3a:	f7f8 fbe3 	bl	8000404 <__aeabi_i2d>
 8007c3e:	4632      	mov	r2, r6
 8007c40:	463b      	mov	r3, r7
 8007c42:	f7f8 feb1 	bl	80009a8 <__aeabi_dcmpeq>
 8007c46:	b908      	cbnz	r0, 8007c4c <_dtoa_r+0x144>
 8007c48:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007c4c:	f1ba 0f16 	cmp.w	sl, #22
 8007c50:	d85a      	bhi.n	8007d08 <_dtoa_r+0x200>
 8007c52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c56:	496f      	ldr	r1, [pc, #444]	; (8007e14 <_dtoa_r+0x30c>)
 8007c58:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007c5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c60:	f7f8 feca 	bl	80009f8 <__aeabi_dcmpgt>
 8007c64:	2800      	cmp	r0, #0
 8007c66:	d051      	beq.n	8007d0c <_dtoa_r+0x204>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007c6e:	930d      	str	r3, [sp, #52]	; 0x34
 8007c70:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c72:	1b5d      	subs	r5, r3, r5
 8007c74:	1e6b      	subs	r3, r5, #1
 8007c76:	9307      	str	r3, [sp, #28]
 8007c78:	bf43      	ittte	mi
 8007c7a:	2300      	movmi	r3, #0
 8007c7c:	f1c5 0901 	rsbmi	r9, r5, #1
 8007c80:	9307      	strmi	r3, [sp, #28]
 8007c82:	f04f 0900 	movpl.w	r9, #0
 8007c86:	f1ba 0f00 	cmp.w	sl, #0
 8007c8a:	db41      	blt.n	8007d10 <_dtoa_r+0x208>
 8007c8c:	9b07      	ldr	r3, [sp, #28]
 8007c8e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007c92:	4453      	add	r3, sl
 8007c94:	9307      	str	r3, [sp, #28]
 8007c96:	2300      	movs	r3, #0
 8007c98:	9308      	str	r3, [sp, #32]
 8007c9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007c9c:	2b09      	cmp	r3, #9
 8007c9e:	f200 808c 	bhi.w	8007dba <_dtoa_r+0x2b2>
 8007ca2:	2b05      	cmp	r3, #5
 8007ca4:	bfc4      	itt	gt
 8007ca6:	3b04      	subgt	r3, #4
 8007ca8:	931e      	strgt	r3, [sp, #120]	; 0x78
 8007caa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007cac:	bfc8      	it	gt
 8007cae:	2500      	movgt	r5, #0
 8007cb0:	f1a3 0302 	sub.w	r3, r3, #2
 8007cb4:	bfd8      	it	le
 8007cb6:	2501      	movle	r5, #1
 8007cb8:	2b03      	cmp	r3, #3
 8007cba:	f200 808a 	bhi.w	8007dd2 <_dtoa_r+0x2ca>
 8007cbe:	e8df f003 	tbb	[pc, r3]
 8007cc2:	7a78      	.short	0x7a78
 8007cc4:	6c2f      	.short	0x6c2f
 8007cc6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007cca:	441d      	add	r5, r3
 8007ccc:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007cd0:	2820      	cmp	r0, #32
 8007cd2:	dd13      	ble.n	8007cfc <_dtoa_r+0x1f4>
 8007cd4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007cd8:	9b02      	ldr	r3, [sp, #8]
 8007cda:	fa08 f800 	lsl.w	r8, r8, r0
 8007cde:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007ce2:	fa23 f000 	lsr.w	r0, r3, r0
 8007ce6:	ea48 0000 	orr.w	r0, r8, r0
 8007cea:	f7f8 fb7b 	bl	80003e4 <__aeabi_ui2d>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	4680      	mov	r8, r0
 8007cf2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8007cf6:	3d01      	subs	r5, #1
 8007cf8:	9310      	str	r3, [sp, #64]	; 0x40
 8007cfa:	e771      	b.n	8007be0 <_dtoa_r+0xd8>
 8007cfc:	9b02      	ldr	r3, [sp, #8]
 8007cfe:	f1c0 0020 	rsb	r0, r0, #32
 8007d02:	fa03 f000 	lsl.w	r0, r3, r0
 8007d06:	e7f0      	b.n	8007cea <_dtoa_r+0x1e2>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e7b0      	b.n	8007c6e <_dtoa_r+0x166>
 8007d0c:	900d      	str	r0, [sp, #52]	; 0x34
 8007d0e:	e7af      	b.n	8007c70 <_dtoa_r+0x168>
 8007d10:	f1ca 0300 	rsb	r3, sl, #0
 8007d14:	9308      	str	r3, [sp, #32]
 8007d16:	2300      	movs	r3, #0
 8007d18:	eba9 090a 	sub.w	r9, r9, sl
 8007d1c:	930c      	str	r3, [sp, #48]	; 0x30
 8007d1e:	e7bc      	b.n	8007c9a <_dtoa_r+0x192>
 8007d20:	2301      	movs	r3, #1
 8007d22:	9309      	str	r3, [sp, #36]	; 0x24
 8007d24:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	dd56      	ble.n	8007dd8 <_dtoa_r+0x2d0>
 8007d2a:	4698      	mov	r8, r3
 8007d2c:	9304      	str	r3, [sp, #16]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	6462      	str	r2, [r4, #68]	; 0x44
 8007d32:	2204      	movs	r2, #4
 8007d34:	f102 0014 	add.w	r0, r2, #20
 8007d38:	4298      	cmp	r0, r3
 8007d3a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007d3c:	d951      	bls.n	8007de2 <_dtoa_r+0x2da>
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f000 fdd1 	bl	80088e6 <_Balloc>
 8007d44:	f1b8 0f0e 	cmp.w	r8, #14
 8007d48:	4683      	mov	fp, r0
 8007d4a:	6420      	str	r0, [r4, #64]	; 0x40
 8007d4c:	f200 80ed 	bhi.w	8007f2a <_dtoa_r+0x422>
 8007d50:	2d00      	cmp	r5, #0
 8007d52:	f000 80ea 	beq.w	8007f2a <_dtoa_r+0x422>
 8007d56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d5a:	f1ba 0f00 	cmp.w	sl, #0
 8007d5e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007d62:	dd77      	ble.n	8007e54 <_dtoa_r+0x34c>
 8007d64:	4a2b      	ldr	r2, [pc, #172]	; (8007e14 <_dtoa_r+0x30c>)
 8007d66:	f00a 030f 	and.w	r3, sl, #15
 8007d6a:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007d6e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007d72:	06f0      	lsls	r0, r6, #27
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007d7c:	d568      	bpl.n	8007e50 <_dtoa_r+0x348>
 8007d7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007d82:	4b25      	ldr	r3, [pc, #148]	; (8007e18 <_dtoa_r+0x310>)
 8007d84:	2503      	movs	r5, #3
 8007d86:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007d8a:	f7f8 fccf 	bl	800072c <__aeabi_ddiv>
 8007d8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d92:	f006 060f 	and.w	r6, r6, #15
 8007d96:	4f20      	ldr	r7, [pc, #128]	; (8007e18 <_dtoa_r+0x310>)
 8007d98:	e04f      	b.n	8007e3a <_dtoa_r+0x332>
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d9e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007da0:	4453      	add	r3, sl
 8007da2:	f103 0801 	add.w	r8, r3, #1
 8007da6:	9304      	str	r3, [sp, #16]
 8007da8:	4643      	mov	r3, r8
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	bfb8      	it	lt
 8007dae:	2301      	movlt	r3, #1
 8007db0:	e7bd      	b.n	8007d2e <_dtoa_r+0x226>
 8007db2:	2300      	movs	r3, #0
 8007db4:	e7b5      	b.n	8007d22 <_dtoa_r+0x21a>
 8007db6:	2300      	movs	r3, #0
 8007db8:	e7f0      	b.n	8007d9c <_dtoa_r+0x294>
 8007dba:	2501      	movs	r5, #1
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	9509      	str	r5, [sp, #36]	; 0x24
 8007dc0:	931e      	str	r3, [sp, #120]	; 0x78
 8007dc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	9304      	str	r3, [sp, #16]
 8007dca:	4698      	mov	r8, r3
 8007dcc:	2312      	movs	r3, #18
 8007dce:	921f      	str	r2, [sp, #124]	; 0x7c
 8007dd0:	e7ad      	b.n	8007d2e <_dtoa_r+0x226>
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd6:	e7f4      	b.n	8007dc2 <_dtoa_r+0x2ba>
 8007dd8:	2301      	movs	r3, #1
 8007dda:	9304      	str	r3, [sp, #16]
 8007ddc:	4698      	mov	r8, r3
 8007dde:	461a      	mov	r2, r3
 8007de0:	e7f5      	b.n	8007dce <_dtoa_r+0x2c6>
 8007de2:	3101      	adds	r1, #1
 8007de4:	6461      	str	r1, [r4, #68]	; 0x44
 8007de6:	0052      	lsls	r2, r2, #1
 8007de8:	e7a4      	b.n	8007d34 <_dtoa_r+0x22c>
 8007dea:	bf00      	nop
 8007dec:	f3af 8000 	nop.w
 8007df0:	636f4361 	.word	0x636f4361
 8007df4:	3fd287a7 	.word	0x3fd287a7
 8007df8:	8b60c8b3 	.word	0x8b60c8b3
 8007dfc:	3fc68a28 	.word	0x3fc68a28
 8007e00:	509f79fb 	.word	0x509f79fb
 8007e04:	3fd34413 	.word	0x3fd34413
 8007e08:	7ff00000 	.word	0x7ff00000
 8007e0c:	08009967 	.word	0x08009967
 8007e10:	3ff80000 	.word	0x3ff80000
 8007e14:	080099c0 	.word	0x080099c0
 8007e18:	08009998 	.word	0x08009998
 8007e1c:	08009991 	.word	0x08009991
 8007e20:	07f1      	lsls	r1, r6, #31
 8007e22:	d508      	bpl.n	8007e36 <_dtoa_r+0x32e>
 8007e24:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e2c:	f7f8 fb54 	bl	80004d8 <__aeabi_dmul>
 8007e30:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007e34:	3501      	adds	r5, #1
 8007e36:	1076      	asrs	r6, r6, #1
 8007e38:	3708      	adds	r7, #8
 8007e3a:	2e00      	cmp	r6, #0
 8007e3c:	d1f0      	bne.n	8007e20 <_dtoa_r+0x318>
 8007e3e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e46:	f7f8 fc71 	bl	800072c <__aeabi_ddiv>
 8007e4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e4e:	e01b      	b.n	8007e88 <_dtoa_r+0x380>
 8007e50:	2502      	movs	r5, #2
 8007e52:	e7a0      	b.n	8007d96 <_dtoa_r+0x28e>
 8007e54:	f000 80a4 	beq.w	8007fa0 <_dtoa_r+0x498>
 8007e58:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007e5c:	f1ca 0600 	rsb	r6, sl, #0
 8007e60:	4ba0      	ldr	r3, [pc, #640]	; (80080e4 <_dtoa_r+0x5dc>)
 8007e62:	f006 020f 	and.w	r2, r6, #15
 8007e66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6e:	f7f8 fb33 	bl	80004d8 <__aeabi_dmul>
 8007e72:	2502      	movs	r5, #2
 8007e74:	2300      	movs	r3, #0
 8007e76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e7a:	4f9b      	ldr	r7, [pc, #620]	; (80080e8 <_dtoa_r+0x5e0>)
 8007e7c:	1136      	asrs	r6, r6, #4
 8007e7e:	2e00      	cmp	r6, #0
 8007e80:	f040 8083 	bne.w	8007f8a <_dtoa_r+0x482>
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1e0      	bne.n	8007e4a <_dtoa_r+0x342>
 8007e88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	f000 808a 	beq.w	8007fa4 <_dtoa_r+0x49c>
 8007e90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e94:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007e98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	4b93      	ldr	r3, [pc, #588]	; (80080ec <_dtoa_r+0x5e4>)
 8007ea0:	f7f8 fd8c 	bl	80009bc <__aeabi_dcmplt>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	d07d      	beq.n	8007fa4 <_dtoa_r+0x49c>
 8007ea8:	f1b8 0f00 	cmp.w	r8, #0
 8007eac:	d07a      	beq.n	8007fa4 <_dtoa_r+0x49c>
 8007eae:	9b04      	ldr	r3, [sp, #16]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	dd36      	ble.n	8007f22 <_dtoa_r+0x41a>
 8007eb4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007eb8:	2200      	movs	r2, #0
 8007eba:	4b8d      	ldr	r3, [pc, #564]	; (80080f0 <_dtoa_r+0x5e8>)
 8007ebc:	f7f8 fb0c 	bl	80004d8 <__aeabi_dmul>
 8007ec0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ec4:	9e04      	ldr	r6, [sp, #16]
 8007ec6:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 8007eca:	3501      	adds	r5, #1
 8007ecc:	4628      	mov	r0, r5
 8007ece:	f7f8 fa99 	bl	8000404 <__aeabi_i2d>
 8007ed2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ed6:	f7f8 faff 	bl	80004d8 <__aeabi_dmul>
 8007eda:	2200      	movs	r2, #0
 8007edc:	4b85      	ldr	r3, [pc, #532]	; (80080f4 <_dtoa_r+0x5ec>)
 8007ede:	f7f8 f945 	bl	800016c <__adddf3>
 8007ee2:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8007ee6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007eea:	950b      	str	r5, [sp, #44]	; 0x2c
 8007eec:	2e00      	cmp	r6, #0
 8007eee:	d15c      	bne.n	8007faa <_dtoa_r+0x4a2>
 8007ef0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	4b80      	ldr	r3, [pc, #512]	; (80080f8 <_dtoa_r+0x5f0>)
 8007ef8:	f7f8 f936 	bl	8000168 <__aeabi_dsub>
 8007efc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007efe:	462b      	mov	r3, r5
 8007f00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f04:	f7f8 fd78 	bl	80009f8 <__aeabi_dcmpgt>
 8007f08:	2800      	cmp	r0, #0
 8007f0a:	f040 8282 	bne.w	8008412 <_dtoa_r+0x90a>
 8007f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f14:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007f18:	f7f8 fd50 	bl	80009bc <__aeabi_dcmplt>
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	f040 8276 	bne.w	800840e <_dtoa_r+0x906>
 8007f22:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007f26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007f2a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f2c0 814c 	blt.w	80081ca <_dtoa_r+0x6c2>
 8007f32:	f1ba 0f0e 	cmp.w	sl, #14
 8007f36:	f300 8148 	bgt.w	80081ca <_dtoa_r+0x6c2>
 8007f3a:	4b6a      	ldr	r3, [pc, #424]	; (80080e4 <_dtoa_r+0x5dc>)
 8007f3c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f44:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f48:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	f280 80d8 	bge.w	8008100 <_dtoa_r+0x5f8>
 8007f50:	f1b8 0f00 	cmp.w	r8, #0
 8007f54:	f300 80d4 	bgt.w	8008100 <_dtoa_r+0x5f8>
 8007f58:	f040 8258 	bne.w	800840c <_dtoa_r+0x904>
 8007f5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f60:	2200      	movs	r2, #0
 8007f62:	4b65      	ldr	r3, [pc, #404]	; (80080f8 <_dtoa_r+0x5f0>)
 8007f64:	f7f8 fab8 	bl	80004d8 <__aeabi_dmul>
 8007f68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f6c:	f7f8 fd3a 	bl	80009e4 <__aeabi_dcmpge>
 8007f70:	4646      	mov	r6, r8
 8007f72:	4647      	mov	r7, r8
 8007f74:	2800      	cmp	r0, #0
 8007f76:	f040 822e 	bne.w	80083d6 <_dtoa_r+0x8ce>
 8007f7a:	2331      	movs	r3, #49	; 0x31
 8007f7c:	f10b 0501 	add.w	r5, fp, #1
 8007f80:	f88b 3000 	strb.w	r3, [fp]
 8007f84:	f10a 0a01 	add.w	sl, sl, #1
 8007f88:	e229      	b.n	80083de <_dtoa_r+0x8d6>
 8007f8a:	07f2      	lsls	r2, r6, #31
 8007f8c:	d505      	bpl.n	8007f9a <_dtoa_r+0x492>
 8007f8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f92:	f7f8 faa1 	bl	80004d8 <__aeabi_dmul>
 8007f96:	2301      	movs	r3, #1
 8007f98:	3501      	adds	r5, #1
 8007f9a:	1076      	asrs	r6, r6, #1
 8007f9c:	3708      	adds	r7, #8
 8007f9e:	e76e      	b.n	8007e7e <_dtoa_r+0x376>
 8007fa0:	2502      	movs	r5, #2
 8007fa2:	e771      	b.n	8007e88 <_dtoa_r+0x380>
 8007fa4:	4657      	mov	r7, sl
 8007fa6:	4646      	mov	r6, r8
 8007fa8:	e790      	b.n	8007ecc <_dtoa_r+0x3c4>
 8007faa:	4b4e      	ldr	r3, [pc, #312]	; (80080e4 <_dtoa_r+0x5dc>)
 8007fac:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007fb0:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d048      	beq.n	800804c <_dtoa_r+0x544>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	2000      	movs	r0, #0
 8007fc0:	494e      	ldr	r1, [pc, #312]	; (80080fc <_dtoa_r+0x5f4>)
 8007fc2:	f7f8 fbb3 	bl	800072c <__aeabi_ddiv>
 8007fc6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007fca:	f7f8 f8cd 	bl	8000168 <__aeabi_dsub>
 8007fce:	465d      	mov	r5, fp
 8007fd0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007fd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fd8:	f7f8 fd2e 	bl	8000a38 <__aeabi_d2iz>
 8007fdc:	9011      	str	r0, [sp, #68]	; 0x44
 8007fde:	f7f8 fa11 	bl	8000404 <__aeabi_i2d>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fea:	f7f8 f8bd 	bl	8000168 <__aeabi_dsub>
 8007fee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ff0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ff4:	3330      	adds	r3, #48	; 0x30
 8007ff6:	f805 3b01 	strb.w	r3, [r5], #1
 8007ffa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007ffe:	f7f8 fcdd 	bl	80009bc <__aeabi_dcmplt>
 8008002:	2800      	cmp	r0, #0
 8008004:	d163      	bne.n	80080ce <_dtoa_r+0x5c6>
 8008006:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800800a:	2000      	movs	r0, #0
 800800c:	4937      	ldr	r1, [pc, #220]	; (80080ec <_dtoa_r+0x5e4>)
 800800e:	f7f8 f8ab 	bl	8000168 <__aeabi_dsub>
 8008012:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008016:	f7f8 fcd1 	bl	80009bc <__aeabi_dcmplt>
 800801a:	2800      	cmp	r0, #0
 800801c:	f040 80b6 	bne.w	800818c <_dtoa_r+0x684>
 8008020:	eba5 030b 	sub.w	r3, r5, fp
 8008024:	429e      	cmp	r6, r3
 8008026:	f77f af7c 	ble.w	8007f22 <_dtoa_r+0x41a>
 800802a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800802e:	2200      	movs	r2, #0
 8008030:	4b2f      	ldr	r3, [pc, #188]	; (80080f0 <_dtoa_r+0x5e8>)
 8008032:	f7f8 fa51 	bl	80004d8 <__aeabi_dmul>
 8008036:	2200      	movs	r2, #0
 8008038:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800803c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008040:	4b2b      	ldr	r3, [pc, #172]	; (80080f0 <_dtoa_r+0x5e8>)
 8008042:	f7f8 fa49 	bl	80004d8 <__aeabi_dmul>
 8008046:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800804a:	e7c3      	b.n	8007fd4 <_dtoa_r+0x4cc>
 800804c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008050:	f7f8 fa42 	bl	80004d8 <__aeabi_dmul>
 8008054:	eb0b 0506 	add.w	r5, fp, r6
 8008058:	465e      	mov	r6, fp
 800805a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800805e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008062:	f7f8 fce9 	bl	8000a38 <__aeabi_d2iz>
 8008066:	9011      	str	r0, [sp, #68]	; 0x44
 8008068:	f7f8 f9cc 	bl	8000404 <__aeabi_i2d>
 800806c:	4602      	mov	r2, r0
 800806e:	460b      	mov	r3, r1
 8008070:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008074:	f7f8 f878 	bl	8000168 <__aeabi_dsub>
 8008078:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800807a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800807e:	3330      	adds	r3, #48	; 0x30
 8008080:	f806 3b01 	strb.w	r3, [r6], #1
 8008084:	42ae      	cmp	r6, r5
 8008086:	f04f 0200 	mov.w	r2, #0
 800808a:	d124      	bne.n	80080d6 <_dtoa_r+0x5ce>
 800808c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008090:	4b1a      	ldr	r3, [pc, #104]	; (80080fc <_dtoa_r+0x5f4>)
 8008092:	f7f8 f86b 	bl	800016c <__adddf3>
 8008096:	4602      	mov	r2, r0
 8008098:	460b      	mov	r3, r1
 800809a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800809e:	f7f8 fcab 	bl	80009f8 <__aeabi_dcmpgt>
 80080a2:	2800      	cmp	r0, #0
 80080a4:	d172      	bne.n	800818c <_dtoa_r+0x684>
 80080a6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80080aa:	2000      	movs	r0, #0
 80080ac:	4913      	ldr	r1, [pc, #76]	; (80080fc <_dtoa_r+0x5f4>)
 80080ae:	f7f8 f85b 	bl	8000168 <__aeabi_dsub>
 80080b2:	4602      	mov	r2, r0
 80080b4:	460b      	mov	r3, r1
 80080b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080ba:	f7f8 fc7f 	bl	80009bc <__aeabi_dcmplt>
 80080be:	2800      	cmp	r0, #0
 80080c0:	f43f af2f 	beq.w	8007f22 <_dtoa_r+0x41a>
 80080c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80080c8:	1e6a      	subs	r2, r5, #1
 80080ca:	2b30      	cmp	r3, #48	; 0x30
 80080cc:	d001      	beq.n	80080d2 <_dtoa_r+0x5ca>
 80080ce:	46ba      	mov	sl, r7
 80080d0:	e04b      	b.n	800816a <_dtoa_r+0x662>
 80080d2:	4615      	mov	r5, r2
 80080d4:	e7f6      	b.n	80080c4 <_dtoa_r+0x5bc>
 80080d6:	4b06      	ldr	r3, [pc, #24]	; (80080f0 <_dtoa_r+0x5e8>)
 80080d8:	f7f8 f9fe 	bl	80004d8 <__aeabi_dmul>
 80080dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080e0:	e7bd      	b.n	800805e <_dtoa_r+0x556>
 80080e2:	bf00      	nop
 80080e4:	080099c0 	.word	0x080099c0
 80080e8:	08009998 	.word	0x08009998
 80080ec:	3ff00000 	.word	0x3ff00000
 80080f0:	40240000 	.word	0x40240000
 80080f4:	401c0000 	.word	0x401c0000
 80080f8:	40140000 	.word	0x40140000
 80080fc:	3fe00000 	.word	0x3fe00000
 8008100:	465d      	mov	r5, fp
 8008102:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008106:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800810a:	4630      	mov	r0, r6
 800810c:	4639      	mov	r1, r7
 800810e:	f7f8 fb0d 	bl	800072c <__aeabi_ddiv>
 8008112:	f7f8 fc91 	bl	8000a38 <__aeabi_d2iz>
 8008116:	4681      	mov	r9, r0
 8008118:	f7f8 f974 	bl	8000404 <__aeabi_i2d>
 800811c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008120:	f7f8 f9da 	bl	80004d8 <__aeabi_dmul>
 8008124:	4602      	mov	r2, r0
 8008126:	460b      	mov	r3, r1
 8008128:	4630      	mov	r0, r6
 800812a:	4639      	mov	r1, r7
 800812c:	f7f8 f81c 	bl	8000168 <__aeabi_dsub>
 8008130:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8008134:	f805 6b01 	strb.w	r6, [r5], #1
 8008138:	eba5 060b 	sub.w	r6, r5, fp
 800813c:	45b0      	cmp	r8, r6
 800813e:	4602      	mov	r2, r0
 8008140:	460b      	mov	r3, r1
 8008142:	d135      	bne.n	80081b0 <_dtoa_r+0x6a8>
 8008144:	f7f8 f812 	bl	800016c <__adddf3>
 8008148:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800814c:	4606      	mov	r6, r0
 800814e:	460f      	mov	r7, r1
 8008150:	f7f8 fc52 	bl	80009f8 <__aeabi_dcmpgt>
 8008154:	b9c8      	cbnz	r0, 800818a <_dtoa_r+0x682>
 8008156:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800815a:	4630      	mov	r0, r6
 800815c:	4639      	mov	r1, r7
 800815e:	f7f8 fc23 	bl	80009a8 <__aeabi_dcmpeq>
 8008162:	b110      	cbz	r0, 800816a <_dtoa_r+0x662>
 8008164:	f019 0f01 	tst.w	r9, #1
 8008168:	d10f      	bne.n	800818a <_dtoa_r+0x682>
 800816a:	9906      	ldr	r1, [sp, #24]
 800816c:	4620      	mov	r0, r4
 800816e:	f000 fbdf 	bl	8008930 <_Bfree>
 8008172:	2300      	movs	r3, #0
 8008174:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008176:	702b      	strb	r3, [r5, #0]
 8008178:	f10a 0301 	add.w	r3, sl, #1
 800817c:	6013      	str	r3, [r2, #0]
 800817e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008180:	2b00      	cmp	r3, #0
 8008182:	f43f acf9 	beq.w	8007b78 <_dtoa_r+0x70>
 8008186:	601d      	str	r5, [r3, #0]
 8008188:	e4f6      	b.n	8007b78 <_dtoa_r+0x70>
 800818a:	4657      	mov	r7, sl
 800818c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008190:	1e6b      	subs	r3, r5, #1
 8008192:	2a39      	cmp	r2, #57	; 0x39
 8008194:	d106      	bne.n	80081a4 <_dtoa_r+0x69c>
 8008196:	459b      	cmp	fp, r3
 8008198:	d108      	bne.n	80081ac <_dtoa_r+0x6a4>
 800819a:	2330      	movs	r3, #48	; 0x30
 800819c:	f88b 3000 	strb.w	r3, [fp]
 80081a0:	465b      	mov	r3, fp
 80081a2:	3701      	adds	r7, #1
 80081a4:	781a      	ldrb	r2, [r3, #0]
 80081a6:	3201      	adds	r2, #1
 80081a8:	701a      	strb	r2, [r3, #0]
 80081aa:	e790      	b.n	80080ce <_dtoa_r+0x5c6>
 80081ac:	461d      	mov	r5, r3
 80081ae:	e7ed      	b.n	800818c <_dtoa_r+0x684>
 80081b0:	2200      	movs	r2, #0
 80081b2:	4b99      	ldr	r3, [pc, #612]	; (8008418 <_dtoa_r+0x910>)
 80081b4:	f7f8 f990 	bl	80004d8 <__aeabi_dmul>
 80081b8:	2200      	movs	r2, #0
 80081ba:	2300      	movs	r3, #0
 80081bc:	4606      	mov	r6, r0
 80081be:	460f      	mov	r7, r1
 80081c0:	f7f8 fbf2 	bl	80009a8 <__aeabi_dcmpeq>
 80081c4:	2800      	cmp	r0, #0
 80081c6:	d09e      	beq.n	8008106 <_dtoa_r+0x5fe>
 80081c8:	e7cf      	b.n	800816a <_dtoa_r+0x662>
 80081ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081cc:	2a00      	cmp	r2, #0
 80081ce:	f000 8088 	beq.w	80082e2 <_dtoa_r+0x7da>
 80081d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80081d4:	2a01      	cmp	r2, #1
 80081d6:	dc6d      	bgt.n	80082b4 <_dtoa_r+0x7ac>
 80081d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80081da:	2a00      	cmp	r2, #0
 80081dc:	d066      	beq.n	80082ac <_dtoa_r+0x7a4>
 80081de:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80081e2:	464d      	mov	r5, r9
 80081e4:	9e08      	ldr	r6, [sp, #32]
 80081e6:	9a07      	ldr	r2, [sp, #28]
 80081e8:	2101      	movs	r1, #1
 80081ea:	441a      	add	r2, r3
 80081ec:	4620      	mov	r0, r4
 80081ee:	4499      	add	r9, r3
 80081f0:	9207      	str	r2, [sp, #28]
 80081f2:	f000 fc2f 	bl	8008a54 <__i2b>
 80081f6:	4607      	mov	r7, r0
 80081f8:	2d00      	cmp	r5, #0
 80081fa:	dd0b      	ble.n	8008214 <_dtoa_r+0x70c>
 80081fc:	9b07      	ldr	r3, [sp, #28]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	dd08      	ble.n	8008214 <_dtoa_r+0x70c>
 8008202:	42ab      	cmp	r3, r5
 8008204:	bfa8      	it	ge
 8008206:	462b      	movge	r3, r5
 8008208:	9a07      	ldr	r2, [sp, #28]
 800820a:	eba9 0903 	sub.w	r9, r9, r3
 800820e:	1aed      	subs	r5, r5, r3
 8008210:	1ad3      	subs	r3, r2, r3
 8008212:	9307      	str	r3, [sp, #28]
 8008214:	9b08      	ldr	r3, [sp, #32]
 8008216:	b1eb      	cbz	r3, 8008254 <_dtoa_r+0x74c>
 8008218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800821a:	2b00      	cmp	r3, #0
 800821c:	d065      	beq.n	80082ea <_dtoa_r+0x7e2>
 800821e:	b18e      	cbz	r6, 8008244 <_dtoa_r+0x73c>
 8008220:	4639      	mov	r1, r7
 8008222:	4632      	mov	r2, r6
 8008224:	4620      	mov	r0, r4
 8008226:	f000 fcb3 	bl	8008b90 <__pow5mult>
 800822a:	9a06      	ldr	r2, [sp, #24]
 800822c:	4601      	mov	r1, r0
 800822e:	4607      	mov	r7, r0
 8008230:	4620      	mov	r0, r4
 8008232:	f000 fc18 	bl	8008a66 <__multiply>
 8008236:	9906      	ldr	r1, [sp, #24]
 8008238:	900a      	str	r0, [sp, #40]	; 0x28
 800823a:	4620      	mov	r0, r4
 800823c:	f000 fb78 	bl	8008930 <_Bfree>
 8008240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008242:	9306      	str	r3, [sp, #24]
 8008244:	9b08      	ldr	r3, [sp, #32]
 8008246:	1b9a      	subs	r2, r3, r6
 8008248:	d004      	beq.n	8008254 <_dtoa_r+0x74c>
 800824a:	9906      	ldr	r1, [sp, #24]
 800824c:	4620      	mov	r0, r4
 800824e:	f000 fc9f 	bl	8008b90 <__pow5mult>
 8008252:	9006      	str	r0, [sp, #24]
 8008254:	2101      	movs	r1, #1
 8008256:	4620      	mov	r0, r4
 8008258:	f000 fbfc 	bl	8008a54 <__i2b>
 800825c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800825e:	4606      	mov	r6, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	f000 81ca 	beq.w	80085fa <_dtoa_r+0xaf2>
 8008266:	461a      	mov	r2, r3
 8008268:	4601      	mov	r1, r0
 800826a:	4620      	mov	r0, r4
 800826c:	f000 fc90 	bl	8008b90 <__pow5mult>
 8008270:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008272:	4606      	mov	r6, r0
 8008274:	2b01      	cmp	r3, #1
 8008276:	dc3e      	bgt.n	80082f6 <_dtoa_r+0x7ee>
 8008278:	9b02      	ldr	r3, [sp, #8]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d137      	bne.n	80082ee <_dtoa_r+0x7e6>
 800827e:	9b03      	ldr	r3, [sp, #12]
 8008280:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008284:	2b00      	cmp	r3, #0
 8008286:	d134      	bne.n	80082f2 <_dtoa_r+0x7ea>
 8008288:	9b03      	ldr	r3, [sp, #12]
 800828a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800828e:	0d1b      	lsrs	r3, r3, #20
 8008290:	051b      	lsls	r3, r3, #20
 8008292:	b12b      	cbz	r3, 80082a0 <_dtoa_r+0x798>
 8008294:	9b07      	ldr	r3, [sp, #28]
 8008296:	f109 0901 	add.w	r9, r9, #1
 800829a:	3301      	adds	r3, #1
 800829c:	9307      	str	r3, [sp, #28]
 800829e:	2301      	movs	r3, #1
 80082a0:	9308      	str	r3, [sp, #32]
 80082a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d128      	bne.n	80082fa <_dtoa_r+0x7f2>
 80082a8:	2001      	movs	r0, #1
 80082aa:	e02e      	b.n	800830a <_dtoa_r+0x802>
 80082ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80082ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80082b2:	e796      	b.n	80081e2 <_dtoa_r+0x6da>
 80082b4:	9b08      	ldr	r3, [sp, #32]
 80082b6:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 80082ba:	42b3      	cmp	r3, r6
 80082bc:	bfb7      	itett	lt
 80082be:	9b08      	ldrlt	r3, [sp, #32]
 80082c0:	1b9e      	subge	r6, r3, r6
 80082c2:	1af2      	sublt	r2, r6, r3
 80082c4:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80082c6:	bfbf      	itttt	lt
 80082c8:	9608      	strlt	r6, [sp, #32]
 80082ca:	189b      	addlt	r3, r3, r2
 80082cc:	930c      	strlt	r3, [sp, #48]	; 0x30
 80082ce:	2600      	movlt	r6, #0
 80082d0:	f1b8 0f00 	cmp.w	r8, #0
 80082d4:	bfb9      	ittee	lt
 80082d6:	eba9 0508 	sublt.w	r5, r9, r8
 80082da:	2300      	movlt	r3, #0
 80082dc:	464d      	movge	r5, r9
 80082de:	4643      	movge	r3, r8
 80082e0:	e781      	b.n	80081e6 <_dtoa_r+0x6de>
 80082e2:	9e08      	ldr	r6, [sp, #32]
 80082e4:	464d      	mov	r5, r9
 80082e6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80082e8:	e786      	b.n	80081f8 <_dtoa_r+0x6f0>
 80082ea:	9a08      	ldr	r2, [sp, #32]
 80082ec:	e7ad      	b.n	800824a <_dtoa_r+0x742>
 80082ee:	2300      	movs	r3, #0
 80082f0:	e7d6      	b.n	80082a0 <_dtoa_r+0x798>
 80082f2:	9b02      	ldr	r3, [sp, #8]
 80082f4:	e7d4      	b.n	80082a0 <_dtoa_r+0x798>
 80082f6:	2300      	movs	r3, #0
 80082f8:	9308      	str	r3, [sp, #32]
 80082fa:	6933      	ldr	r3, [r6, #16]
 80082fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008300:	6918      	ldr	r0, [r3, #16]
 8008302:	f000 fb59 	bl	80089b8 <__hi0bits>
 8008306:	f1c0 0020 	rsb	r0, r0, #32
 800830a:	9b07      	ldr	r3, [sp, #28]
 800830c:	4418      	add	r0, r3
 800830e:	f010 001f 	ands.w	r0, r0, #31
 8008312:	d047      	beq.n	80083a4 <_dtoa_r+0x89c>
 8008314:	f1c0 0320 	rsb	r3, r0, #32
 8008318:	2b04      	cmp	r3, #4
 800831a:	dd3b      	ble.n	8008394 <_dtoa_r+0x88c>
 800831c:	9b07      	ldr	r3, [sp, #28]
 800831e:	f1c0 001c 	rsb	r0, r0, #28
 8008322:	4481      	add	r9, r0
 8008324:	4405      	add	r5, r0
 8008326:	4403      	add	r3, r0
 8008328:	9307      	str	r3, [sp, #28]
 800832a:	f1b9 0f00 	cmp.w	r9, #0
 800832e:	dd05      	ble.n	800833c <_dtoa_r+0x834>
 8008330:	464a      	mov	r2, r9
 8008332:	9906      	ldr	r1, [sp, #24]
 8008334:	4620      	mov	r0, r4
 8008336:	f000 fc6b 	bl	8008c10 <__lshift>
 800833a:	9006      	str	r0, [sp, #24]
 800833c:	9b07      	ldr	r3, [sp, #28]
 800833e:	2b00      	cmp	r3, #0
 8008340:	dd05      	ble.n	800834e <_dtoa_r+0x846>
 8008342:	4631      	mov	r1, r6
 8008344:	461a      	mov	r2, r3
 8008346:	4620      	mov	r0, r4
 8008348:	f000 fc62 	bl	8008c10 <__lshift>
 800834c:	4606      	mov	r6, r0
 800834e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008350:	b353      	cbz	r3, 80083a8 <_dtoa_r+0x8a0>
 8008352:	4631      	mov	r1, r6
 8008354:	9806      	ldr	r0, [sp, #24]
 8008356:	f000 fcaf 	bl	8008cb8 <__mcmp>
 800835a:	2800      	cmp	r0, #0
 800835c:	da24      	bge.n	80083a8 <_dtoa_r+0x8a0>
 800835e:	2300      	movs	r3, #0
 8008360:	220a      	movs	r2, #10
 8008362:	9906      	ldr	r1, [sp, #24]
 8008364:	4620      	mov	r0, r4
 8008366:	f000 faec 	bl	8008942 <__multadd>
 800836a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800836c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008370:	9006      	str	r0, [sp, #24]
 8008372:	2b00      	cmp	r3, #0
 8008374:	f000 8148 	beq.w	8008608 <_dtoa_r+0xb00>
 8008378:	2300      	movs	r3, #0
 800837a:	4639      	mov	r1, r7
 800837c:	220a      	movs	r2, #10
 800837e:	4620      	mov	r0, r4
 8008380:	f000 fadf 	bl	8008942 <__multadd>
 8008384:	9b04      	ldr	r3, [sp, #16]
 8008386:	4607      	mov	r7, r0
 8008388:	2b00      	cmp	r3, #0
 800838a:	dc4d      	bgt.n	8008428 <_dtoa_r+0x920>
 800838c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800838e:	2b02      	cmp	r3, #2
 8008390:	dd4a      	ble.n	8008428 <_dtoa_r+0x920>
 8008392:	e011      	b.n	80083b8 <_dtoa_r+0x8b0>
 8008394:	d0c9      	beq.n	800832a <_dtoa_r+0x822>
 8008396:	9a07      	ldr	r2, [sp, #28]
 8008398:	331c      	adds	r3, #28
 800839a:	441a      	add	r2, r3
 800839c:	4499      	add	r9, r3
 800839e:	441d      	add	r5, r3
 80083a0:	4613      	mov	r3, r2
 80083a2:	e7c1      	b.n	8008328 <_dtoa_r+0x820>
 80083a4:	4603      	mov	r3, r0
 80083a6:	e7f6      	b.n	8008396 <_dtoa_r+0x88e>
 80083a8:	f1b8 0f00 	cmp.w	r8, #0
 80083ac:	dc36      	bgt.n	800841c <_dtoa_r+0x914>
 80083ae:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	dd33      	ble.n	800841c <_dtoa_r+0x914>
 80083b4:	f8cd 8010 	str.w	r8, [sp, #16]
 80083b8:	9b04      	ldr	r3, [sp, #16]
 80083ba:	b963      	cbnz	r3, 80083d6 <_dtoa_r+0x8ce>
 80083bc:	4631      	mov	r1, r6
 80083be:	2205      	movs	r2, #5
 80083c0:	4620      	mov	r0, r4
 80083c2:	f000 fabe 	bl	8008942 <__multadd>
 80083c6:	4601      	mov	r1, r0
 80083c8:	4606      	mov	r6, r0
 80083ca:	9806      	ldr	r0, [sp, #24]
 80083cc:	f000 fc74 	bl	8008cb8 <__mcmp>
 80083d0:	2800      	cmp	r0, #0
 80083d2:	f73f add2 	bgt.w	8007f7a <_dtoa_r+0x472>
 80083d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80083d8:	465d      	mov	r5, fp
 80083da:	ea6f 0a03 	mvn.w	sl, r3
 80083de:	f04f 0900 	mov.w	r9, #0
 80083e2:	4631      	mov	r1, r6
 80083e4:	4620      	mov	r0, r4
 80083e6:	f000 faa3 	bl	8008930 <_Bfree>
 80083ea:	2f00      	cmp	r7, #0
 80083ec:	f43f aebd 	beq.w	800816a <_dtoa_r+0x662>
 80083f0:	f1b9 0f00 	cmp.w	r9, #0
 80083f4:	d005      	beq.n	8008402 <_dtoa_r+0x8fa>
 80083f6:	45b9      	cmp	r9, r7
 80083f8:	d003      	beq.n	8008402 <_dtoa_r+0x8fa>
 80083fa:	4649      	mov	r1, r9
 80083fc:	4620      	mov	r0, r4
 80083fe:	f000 fa97 	bl	8008930 <_Bfree>
 8008402:	4639      	mov	r1, r7
 8008404:	4620      	mov	r0, r4
 8008406:	f000 fa93 	bl	8008930 <_Bfree>
 800840a:	e6ae      	b.n	800816a <_dtoa_r+0x662>
 800840c:	2600      	movs	r6, #0
 800840e:	4637      	mov	r7, r6
 8008410:	e7e1      	b.n	80083d6 <_dtoa_r+0x8ce>
 8008412:	46ba      	mov	sl, r7
 8008414:	4637      	mov	r7, r6
 8008416:	e5b0      	b.n	8007f7a <_dtoa_r+0x472>
 8008418:	40240000 	.word	0x40240000
 800841c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800841e:	f8cd 8010 	str.w	r8, [sp, #16]
 8008422:	2b00      	cmp	r3, #0
 8008424:	f000 80f7 	beq.w	8008616 <_dtoa_r+0xb0e>
 8008428:	2d00      	cmp	r5, #0
 800842a:	dd05      	ble.n	8008438 <_dtoa_r+0x930>
 800842c:	4639      	mov	r1, r7
 800842e:	462a      	mov	r2, r5
 8008430:	4620      	mov	r0, r4
 8008432:	f000 fbed 	bl	8008c10 <__lshift>
 8008436:	4607      	mov	r7, r0
 8008438:	9b08      	ldr	r3, [sp, #32]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d04c      	beq.n	80084d8 <_dtoa_r+0x9d0>
 800843e:	6879      	ldr	r1, [r7, #4]
 8008440:	4620      	mov	r0, r4
 8008442:	f000 fa50 	bl	80088e6 <_Balloc>
 8008446:	4605      	mov	r5, r0
 8008448:	693a      	ldr	r2, [r7, #16]
 800844a:	f107 010c 	add.w	r1, r7, #12
 800844e:	3202      	adds	r2, #2
 8008450:	0092      	lsls	r2, r2, #2
 8008452:	300c      	adds	r0, #12
 8008454:	f000 fa3c 	bl	80088d0 <memcpy>
 8008458:	2201      	movs	r2, #1
 800845a:	4629      	mov	r1, r5
 800845c:	4620      	mov	r0, r4
 800845e:	f000 fbd7 	bl	8008c10 <__lshift>
 8008462:	46b9      	mov	r9, r7
 8008464:	4607      	mov	r7, r0
 8008466:	9b02      	ldr	r3, [sp, #8]
 8008468:	f8cd b01c 	str.w	fp, [sp, #28]
 800846c:	f003 0301 	and.w	r3, r3, #1
 8008470:	9308      	str	r3, [sp, #32]
 8008472:	4631      	mov	r1, r6
 8008474:	9806      	ldr	r0, [sp, #24]
 8008476:	f7ff fab7 	bl	80079e8 <quorem>
 800847a:	4649      	mov	r1, r9
 800847c:	4605      	mov	r5, r0
 800847e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008482:	9806      	ldr	r0, [sp, #24]
 8008484:	f000 fc18 	bl	8008cb8 <__mcmp>
 8008488:	463a      	mov	r2, r7
 800848a:	9002      	str	r0, [sp, #8]
 800848c:	4631      	mov	r1, r6
 800848e:	4620      	mov	r0, r4
 8008490:	f000 fc2c 	bl	8008cec <__mdiff>
 8008494:	68c3      	ldr	r3, [r0, #12]
 8008496:	4602      	mov	r2, r0
 8008498:	bb03      	cbnz	r3, 80084dc <_dtoa_r+0x9d4>
 800849a:	4601      	mov	r1, r0
 800849c:	9009      	str	r0, [sp, #36]	; 0x24
 800849e:	9806      	ldr	r0, [sp, #24]
 80084a0:	f000 fc0a 	bl	8008cb8 <__mcmp>
 80084a4:	4603      	mov	r3, r0
 80084a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084a8:	4611      	mov	r1, r2
 80084aa:	4620      	mov	r0, r4
 80084ac:	9309      	str	r3, [sp, #36]	; 0x24
 80084ae:	f000 fa3f 	bl	8008930 <_Bfree>
 80084b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084b4:	b9a3      	cbnz	r3, 80084e0 <_dtoa_r+0x9d8>
 80084b6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80084b8:	b992      	cbnz	r2, 80084e0 <_dtoa_r+0x9d8>
 80084ba:	9a08      	ldr	r2, [sp, #32]
 80084bc:	b982      	cbnz	r2, 80084e0 <_dtoa_r+0x9d8>
 80084be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80084c2:	d029      	beq.n	8008518 <_dtoa_r+0xa10>
 80084c4:	9b02      	ldr	r3, [sp, #8]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	dd01      	ble.n	80084ce <_dtoa_r+0x9c6>
 80084ca:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80084ce:	9b07      	ldr	r3, [sp, #28]
 80084d0:	1c5d      	adds	r5, r3, #1
 80084d2:	f883 8000 	strb.w	r8, [r3]
 80084d6:	e784      	b.n	80083e2 <_dtoa_r+0x8da>
 80084d8:	4638      	mov	r0, r7
 80084da:	e7c2      	b.n	8008462 <_dtoa_r+0x95a>
 80084dc:	2301      	movs	r3, #1
 80084de:	e7e3      	b.n	80084a8 <_dtoa_r+0x9a0>
 80084e0:	9a02      	ldr	r2, [sp, #8]
 80084e2:	2a00      	cmp	r2, #0
 80084e4:	db04      	blt.n	80084f0 <_dtoa_r+0x9e8>
 80084e6:	d124      	bne.n	8008532 <_dtoa_r+0xa2a>
 80084e8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80084ea:	bb12      	cbnz	r2, 8008532 <_dtoa_r+0xa2a>
 80084ec:	9a08      	ldr	r2, [sp, #32]
 80084ee:	bb02      	cbnz	r2, 8008532 <_dtoa_r+0xa2a>
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	ddec      	ble.n	80084ce <_dtoa_r+0x9c6>
 80084f4:	2201      	movs	r2, #1
 80084f6:	9906      	ldr	r1, [sp, #24]
 80084f8:	4620      	mov	r0, r4
 80084fa:	f000 fb89 	bl	8008c10 <__lshift>
 80084fe:	4631      	mov	r1, r6
 8008500:	9006      	str	r0, [sp, #24]
 8008502:	f000 fbd9 	bl	8008cb8 <__mcmp>
 8008506:	2800      	cmp	r0, #0
 8008508:	dc03      	bgt.n	8008512 <_dtoa_r+0xa0a>
 800850a:	d1e0      	bne.n	80084ce <_dtoa_r+0x9c6>
 800850c:	f018 0f01 	tst.w	r8, #1
 8008510:	d0dd      	beq.n	80084ce <_dtoa_r+0x9c6>
 8008512:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008516:	d1d8      	bne.n	80084ca <_dtoa_r+0x9c2>
 8008518:	9b07      	ldr	r3, [sp, #28]
 800851a:	9a07      	ldr	r2, [sp, #28]
 800851c:	1c5d      	adds	r5, r3, #1
 800851e:	2339      	movs	r3, #57	; 0x39
 8008520:	7013      	strb	r3, [r2, #0]
 8008522:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008526:	1e6a      	subs	r2, r5, #1
 8008528:	2b39      	cmp	r3, #57	; 0x39
 800852a:	d04e      	beq.n	80085ca <_dtoa_r+0xac2>
 800852c:	3301      	adds	r3, #1
 800852e:	7013      	strb	r3, [r2, #0]
 8008530:	e757      	b.n	80083e2 <_dtoa_r+0x8da>
 8008532:	9a07      	ldr	r2, [sp, #28]
 8008534:	2b00      	cmp	r3, #0
 8008536:	f102 0501 	add.w	r5, r2, #1
 800853a:	dd06      	ble.n	800854a <_dtoa_r+0xa42>
 800853c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008540:	d0ea      	beq.n	8008518 <_dtoa_r+0xa10>
 8008542:	f108 0801 	add.w	r8, r8, #1
 8008546:	9b07      	ldr	r3, [sp, #28]
 8008548:	e7c3      	b.n	80084d2 <_dtoa_r+0x9ca>
 800854a:	9a04      	ldr	r2, [sp, #16]
 800854c:	eba5 030b 	sub.w	r3, r5, fp
 8008550:	4293      	cmp	r3, r2
 8008552:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008556:	d021      	beq.n	800859c <_dtoa_r+0xa94>
 8008558:	2300      	movs	r3, #0
 800855a:	220a      	movs	r2, #10
 800855c:	9906      	ldr	r1, [sp, #24]
 800855e:	4620      	mov	r0, r4
 8008560:	f000 f9ef 	bl	8008942 <__multadd>
 8008564:	45b9      	cmp	r9, r7
 8008566:	9006      	str	r0, [sp, #24]
 8008568:	f04f 0300 	mov.w	r3, #0
 800856c:	f04f 020a 	mov.w	r2, #10
 8008570:	4649      	mov	r1, r9
 8008572:	4620      	mov	r0, r4
 8008574:	d105      	bne.n	8008582 <_dtoa_r+0xa7a>
 8008576:	f000 f9e4 	bl	8008942 <__multadd>
 800857a:	4681      	mov	r9, r0
 800857c:	4607      	mov	r7, r0
 800857e:	9507      	str	r5, [sp, #28]
 8008580:	e777      	b.n	8008472 <_dtoa_r+0x96a>
 8008582:	f000 f9de 	bl	8008942 <__multadd>
 8008586:	4639      	mov	r1, r7
 8008588:	4681      	mov	r9, r0
 800858a:	2300      	movs	r3, #0
 800858c:	220a      	movs	r2, #10
 800858e:	4620      	mov	r0, r4
 8008590:	f000 f9d7 	bl	8008942 <__multadd>
 8008594:	4607      	mov	r7, r0
 8008596:	e7f2      	b.n	800857e <_dtoa_r+0xa76>
 8008598:	f04f 0900 	mov.w	r9, #0
 800859c:	2201      	movs	r2, #1
 800859e:	9906      	ldr	r1, [sp, #24]
 80085a0:	4620      	mov	r0, r4
 80085a2:	f000 fb35 	bl	8008c10 <__lshift>
 80085a6:	4631      	mov	r1, r6
 80085a8:	9006      	str	r0, [sp, #24]
 80085aa:	f000 fb85 	bl	8008cb8 <__mcmp>
 80085ae:	2800      	cmp	r0, #0
 80085b0:	dcb7      	bgt.n	8008522 <_dtoa_r+0xa1a>
 80085b2:	d102      	bne.n	80085ba <_dtoa_r+0xab2>
 80085b4:	f018 0f01 	tst.w	r8, #1
 80085b8:	d1b3      	bne.n	8008522 <_dtoa_r+0xa1a>
 80085ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80085be:	1e6a      	subs	r2, r5, #1
 80085c0:	2b30      	cmp	r3, #48	; 0x30
 80085c2:	f47f af0e 	bne.w	80083e2 <_dtoa_r+0x8da>
 80085c6:	4615      	mov	r5, r2
 80085c8:	e7f7      	b.n	80085ba <_dtoa_r+0xab2>
 80085ca:	4593      	cmp	fp, r2
 80085cc:	d105      	bne.n	80085da <_dtoa_r+0xad2>
 80085ce:	2331      	movs	r3, #49	; 0x31
 80085d0:	f10a 0a01 	add.w	sl, sl, #1
 80085d4:	f88b 3000 	strb.w	r3, [fp]
 80085d8:	e703      	b.n	80083e2 <_dtoa_r+0x8da>
 80085da:	4615      	mov	r5, r2
 80085dc:	e7a1      	b.n	8008522 <_dtoa_r+0xa1a>
 80085de:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008644 <_dtoa_r+0xb3c>
 80085e2:	f7ff bac9 	b.w	8007b78 <_dtoa_r+0x70>
 80085e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085e8:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8008648 <_dtoa_r+0xb40>
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f43f aac3 	beq.w	8007b78 <_dtoa_r+0x70>
 80085f2:	f10b 0308 	add.w	r3, fp, #8
 80085f6:	f7ff babd 	b.w	8007b74 <_dtoa_r+0x6c>
 80085fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	f77f ae3b 	ble.w	8008278 <_dtoa_r+0x770>
 8008602:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008604:	9308      	str	r3, [sp, #32]
 8008606:	e64f      	b.n	80082a8 <_dtoa_r+0x7a0>
 8008608:	9b04      	ldr	r3, [sp, #16]
 800860a:	2b00      	cmp	r3, #0
 800860c:	dc03      	bgt.n	8008616 <_dtoa_r+0xb0e>
 800860e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008610:	2b02      	cmp	r3, #2
 8008612:	f73f aed1 	bgt.w	80083b8 <_dtoa_r+0x8b0>
 8008616:	465d      	mov	r5, fp
 8008618:	4631      	mov	r1, r6
 800861a:	9806      	ldr	r0, [sp, #24]
 800861c:	f7ff f9e4 	bl	80079e8 <quorem>
 8008620:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008624:	f805 8b01 	strb.w	r8, [r5], #1
 8008628:	9a04      	ldr	r2, [sp, #16]
 800862a:	eba5 030b 	sub.w	r3, r5, fp
 800862e:	429a      	cmp	r2, r3
 8008630:	ddb2      	ble.n	8008598 <_dtoa_r+0xa90>
 8008632:	2300      	movs	r3, #0
 8008634:	220a      	movs	r2, #10
 8008636:	9906      	ldr	r1, [sp, #24]
 8008638:	4620      	mov	r0, r4
 800863a:	f000 f982 	bl	8008942 <__multadd>
 800863e:	9006      	str	r0, [sp, #24]
 8008640:	e7ea      	b.n	8008618 <_dtoa_r+0xb10>
 8008642:	bf00      	nop
 8008644:	08009966 	.word	0x08009966
 8008648:	08009988 	.word	0x08009988

0800864c <__libc_fini_array>:
 800864c:	b538      	push	{r3, r4, r5, lr}
 800864e:	4d07      	ldr	r5, [pc, #28]	; (800866c <__libc_fini_array+0x20>)
 8008650:	4c07      	ldr	r4, [pc, #28]	; (8008670 <__libc_fini_array+0x24>)
 8008652:	1b64      	subs	r4, r4, r5
 8008654:	10a4      	asrs	r4, r4, #2
 8008656:	b91c      	cbnz	r4, 8008660 <__libc_fini_array+0x14>
 8008658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800865c:	f000 bf42 	b.w	80094e4 <_fini>
 8008660:	3c01      	subs	r4, #1
 8008662:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8008666:	4798      	blx	r3
 8008668:	e7f5      	b.n	8008656 <__libc_fini_array+0xa>
 800866a:	bf00      	nop
 800866c:	08009bb8 	.word	0x08009bb8
 8008670:	08009bbc 	.word	0x08009bbc

08008674 <_malloc_trim_r>:
 8008674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008678:	4605      	mov	r5, r0
 800867a:	2008      	movs	r0, #8
 800867c:	460c      	mov	r4, r1
 800867e:	f7ff f995 	bl	80079ac <sysconf>
 8008682:	4680      	mov	r8, r0
 8008684:	4f22      	ldr	r7, [pc, #136]	; (8008710 <_malloc_trim_r+0x9c>)
 8008686:	4628      	mov	r0, r5
 8008688:	f7fd ff00 	bl	800648c <__malloc_lock>
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	685e      	ldr	r6, [r3, #4]
 8008690:	f026 0603 	bic.w	r6, r6, #3
 8008694:	1b34      	subs	r4, r6, r4
 8008696:	3c11      	subs	r4, #17
 8008698:	4444      	add	r4, r8
 800869a:	fbb4 f4f8 	udiv	r4, r4, r8
 800869e:	3c01      	subs	r4, #1
 80086a0:	fb08 f404 	mul.w	r4, r8, r4
 80086a4:	45a0      	cmp	r8, r4
 80086a6:	dd05      	ble.n	80086b4 <_malloc_trim_r+0x40>
 80086a8:	4628      	mov	r0, r5
 80086aa:	f7fd fef5 	bl	8006498 <__malloc_unlock>
 80086ae:	2000      	movs	r0, #0
 80086b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086b4:	2100      	movs	r1, #0
 80086b6:	4628      	mov	r0, r5
 80086b8:	f7fd fef4 	bl	80064a4 <_sbrk_r>
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	4433      	add	r3, r6
 80086c0:	4298      	cmp	r0, r3
 80086c2:	d1f1      	bne.n	80086a8 <_malloc_trim_r+0x34>
 80086c4:	4261      	negs	r1, r4
 80086c6:	4628      	mov	r0, r5
 80086c8:	f7fd feec 	bl	80064a4 <_sbrk_r>
 80086cc:	3001      	adds	r0, #1
 80086ce:	d110      	bne.n	80086f2 <_malloc_trim_r+0x7e>
 80086d0:	2100      	movs	r1, #0
 80086d2:	4628      	mov	r0, r5
 80086d4:	f7fd fee6 	bl	80064a4 <_sbrk_r>
 80086d8:	68ba      	ldr	r2, [r7, #8]
 80086da:	1a83      	subs	r3, r0, r2
 80086dc:	2b0f      	cmp	r3, #15
 80086de:	dde3      	ble.n	80086a8 <_malloc_trim_r+0x34>
 80086e0:	490c      	ldr	r1, [pc, #48]	; (8008714 <_malloc_trim_r+0xa0>)
 80086e2:	f043 0301 	orr.w	r3, r3, #1
 80086e6:	6809      	ldr	r1, [r1, #0]
 80086e8:	6053      	str	r3, [r2, #4]
 80086ea:	1a40      	subs	r0, r0, r1
 80086ec:	490a      	ldr	r1, [pc, #40]	; (8008718 <_malloc_trim_r+0xa4>)
 80086ee:	6008      	str	r0, [r1, #0]
 80086f0:	e7da      	b.n	80086a8 <_malloc_trim_r+0x34>
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	4a08      	ldr	r2, [pc, #32]	; (8008718 <_malloc_trim_r+0xa4>)
 80086f6:	1b36      	subs	r6, r6, r4
 80086f8:	f046 0601 	orr.w	r6, r6, #1
 80086fc:	605e      	str	r6, [r3, #4]
 80086fe:	6813      	ldr	r3, [r2, #0]
 8008700:	4628      	mov	r0, r5
 8008702:	1b1c      	subs	r4, r3, r4
 8008704:	6014      	str	r4, [r2, #0]
 8008706:	f7fd fec7 	bl	8006498 <__malloc_unlock>
 800870a:	2001      	movs	r0, #1
 800870c:	e7d0      	b.n	80086b0 <_malloc_trim_r+0x3c>
 800870e:	bf00      	nop
 8008710:	20000440 	.word	0x20000440
 8008714:	20000848 	.word	0x20000848
 8008718:	20000c30 	.word	0x20000c30

0800871c <_free_r>:
 800871c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008720:	4604      	mov	r4, r0
 8008722:	4688      	mov	r8, r1
 8008724:	2900      	cmp	r1, #0
 8008726:	f000 80ab 	beq.w	8008880 <_free_r+0x164>
 800872a:	f7fd feaf 	bl	800648c <__malloc_lock>
 800872e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8008732:	4d54      	ldr	r5, [pc, #336]	; (8008884 <_free_r+0x168>)
 8008734:	f022 0001 	bic.w	r0, r2, #1
 8008738:	f1a8 0308 	sub.w	r3, r8, #8
 800873c:	181f      	adds	r7, r3, r0
 800873e:	68a9      	ldr	r1, [r5, #8]
 8008740:	687e      	ldr	r6, [r7, #4]
 8008742:	42b9      	cmp	r1, r7
 8008744:	f026 0603 	bic.w	r6, r6, #3
 8008748:	f002 0201 	and.w	r2, r2, #1
 800874c:	d11b      	bne.n	8008786 <_free_r+0x6a>
 800874e:	4430      	add	r0, r6
 8008750:	b93a      	cbnz	r2, 8008762 <_free_r+0x46>
 8008752:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8008756:	1a9b      	subs	r3, r3, r2
 8008758:	4410      	add	r0, r2
 800875a:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800875e:	60ca      	str	r2, [r1, #12]
 8008760:	6091      	str	r1, [r2, #8]
 8008762:	f040 0201 	orr.w	r2, r0, #1
 8008766:	605a      	str	r2, [r3, #4]
 8008768:	60ab      	str	r3, [r5, #8]
 800876a:	4b47      	ldr	r3, [pc, #284]	; (8008888 <_free_r+0x16c>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4283      	cmp	r3, r0
 8008770:	d804      	bhi.n	800877c <_free_r+0x60>
 8008772:	4b46      	ldr	r3, [pc, #280]	; (800888c <_free_r+0x170>)
 8008774:	4620      	mov	r0, r4
 8008776:	6819      	ldr	r1, [r3, #0]
 8008778:	f7ff ff7c 	bl	8008674 <_malloc_trim_r>
 800877c:	4620      	mov	r0, r4
 800877e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008782:	f7fd be89 	b.w	8006498 <__malloc_unlock>
 8008786:	607e      	str	r6, [r7, #4]
 8008788:	2a00      	cmp	r2, #0
 800878a:	d139      	bne.n	8008800 <_free_r+0xe4>
 800878c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8008790:	f105 0c08 	add.w	ip, r5, #8
 8008794:	1a5b      	subs	r3, r3, r1
 8008796:	4408      	add	r0, r1
 8008798:	6899      	ldr	r1, [r3, #8]
 800879a:	4561      	cmp	r1, ip
 800879c:	d032      	beq.n	8008804 <_free_r+0xe8>
 800879e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80087a2:	f8c1 c00c 	str.w	ip, [r1, #12]
 80087a6:	f8cc 1008 	str.w	r1, [ip, #8]
 80087aa:	19b9      	adds	r1, r7, r6
 80087ac:	6849      	ldr	r1, [r1, #4]
 80087ae:	07c9      	lsls	r1, r1, #31
 80087b0:	d40a      	bmi.n	80087c8 <_free_r+0xac>
 80087b2:	4430      	add	r0, r6
 80087b4:	68b9      	ldr	r1, [r7, #8]
 80087b6:	bb3a      	cbnz	r2, 8008808 <_free_r+0xec>
 80087b8:	4e35      	ldr	r6, [pc, #212]	; (8008890 <_free_r+0x174>)
 80087ba:	42b1      	cmp	r1, r6
 80087bc:	d124      	bne.n	8008808 <_free_r+0xec>
 80087be:	2201      	movs	r2, #1
 80087c0:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80087c4:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80087c8:	f040 0101 	orr.w	r1, r0, #1
 80087cc:	6059      	str	r1, [r3, #4]
 80087ce:	5018      	str	r0, [r3, r0]
 80087d0:	2a00      	cmp	r2, #0
 80087d2:	d1d3      	bne.n	800877c <_free_r+0x60>
 80087d4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80087d8:	d21a      	bcs.n	8008810 <_free_r+0xf4>
 80087da:	2201      	movs	r2, #1
 80087dc:	08c0      	lsrs	r0, r0, #3
 80087de:	1081      	asrs	r1, r0, #2
 80087e0:	408a      	lsls	r2, r1
 80087e2:	6869      	ldr	r1, [r5, #4]
 80087e4:	3001      	adds	r0, #1
 80087e6:	430a      	orrs	r2, r1
 80087e8:	606a      	str	r2, [r5, #4]
 80087ea:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80087ee:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80087f2:	3a08      	subs	r2, #8
 80087f4:	e9c3 1202 	strd	r1, r2, [r3, #8]
 80087f8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80087fc:	60cb      	str	r3, [r1, #12]
 80087fe:	e7bd      	b.n	800877c <_free_r+0x60>
 8008800:	2200      	movs	r2, #0
 8008802:	e7d2      	b.n	80087aa <_free_r+0x8e>
 8008804:	2201      	movs	r2, #1
 8008806:	e7d0      	b.n	80087aa <_free_r+0x8e>
 8008808:	68fe      	ldr	r6, [r7, #12]
 800880a:	60ce      	str	r6, [r1, #12]
 800880c:	60b1      	str	r1, [r6, #8]
 800880e:	e7db      	b.n	80087c8 <_free_r+0xac>
 8008810:	0a42      	lsrs	r2, r0, #9
 8008812:	2a04      	cmp	r2, #4
 8008814:	d813      	bhi.n	800883e <_free_r+0x122>
 8008816:	0982      	lsrs	r2, r0, #6
 8008818:	3238      	adds	r2, #56	; 0x38
 800881a:	1c51      	adds	r1, r2, #1
 800881c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8008820:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8008824:	428e      	cmp	r6, r1
 8008826:	d124      	bne.n	8008872 <_free_r+0x156>
 8008828:	2001      	movs	r0, #1
 800882a:	1092      	asrs	r2, r2, #2
 800882c:	fa00 f202 	lsl.w	r2, r0, r2
 8008830:	6868      	ldr	r0, [r5, #4]
 8008832:	4302      	orrs	r2, r0
 8008834:	606a      	str	r2, [r5, #4]
 8008836:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800883a:	60b3      	str	r3, [r6, #8]
 800883c:	e7de      	b.n	80087fc <_free_r+0xe0>
 800883e:	2a14      	cmp	r2, #20
 8008840:	d801      	bhi.n	8008846 <_free_r+0x12a>
 8008842:	325b      	adds	r2, #91	; 0x5b
 8008844:	e7e9      	b.n	800881a <_free_r+0xfe>
 8008846:	2a54      	cmp	r2, #84	; 0x54
 8008848:	d802      	bhi.n	8008850 <_free_r+0x134>
 800884a:	0b02      	lsrs	r2, r0, #12
 800884c:	326e      	adds	r2, #110	; 0x6e
 800884e:	e7e4      	b.n	800881a <_free_r+0xfe>
 8008850:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008854:	d802      	bhi.n	800885c <_free_r+0x140>
 8008856:	0bc2      	lsrs	r2, r0, #15
 8008858:	3277      	adds	r2, #119	; 0x77
 800885a:	e7de      	b.n	800881a <_free_r+0xfe>
 800885c:	f240 5154 	movw	r1, #1364	; 0x554
 8008860:	428a      	cmp	r2, r1
 8008862:	bf9a      	itte	ls
 8008864:	0c82      	lsrls	r2, r0, #18
 8008866:	327c      	addls	r2, #124	; 0x7c
 8008868:	227e      	movhi	r2, #126	; 0x7e
 800886a:	e7d6      	b.n	800881a <_free_r+0xfe>
 800886c:	6889      	ldr	r1, [r1, #8]
 800886e:	428e      	cmp	r6, r1
 8008870:	d004      	beq.n	800887c <_free_r+0x160>
 8008872:	684a      	ldr	r2, [r1, #4]
 8008874:	f022 0203 	bic.w	r2, r2, #3
 8008878:	4282      	cmp	r2, r0
 800887a:	d8f7      	bhi.n	800886c <_free_r+0x150>
 800887c:	68ce      	ldr	r6, [r1, #12]
 800887e:	e7da      	b.n	8008836 <_free_r+0x11a>
 8008880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008884:	20000440 	.word	0x20000440
 8008888:	2000084c 	.word	0x2000084c
 800888c:	20000c60 	.word	0x20000c60
 8008890:	20000448 	.word	0x20000448

08008894 <_localeconv_r>:
 8008894:	4b04      	ldr	r3, [pc, #16]	; (80088a8 <_localeconv_r+0x14>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800889a:	4b04      	ldr	r3, [pc, #16]	; (80088ac <_localeconv_r+0x18>)
 800889c:	2800      	cmp	r0, #0
 800889e:	bf08      	it	eq
 80088a0:	4618      	moveq	r0, r3
 80088a2:	30f0      	adds	r0, #240	; 0xf0
 80088a4:	4770      	bx	lr
 80088a6:	bf00      	nop
 80088a8:	20000010 	.word	0x20000010
 80088ac:	20000854 	.word	0x20000854

080088b0 <__retarget_lock_acquire_recursive>:
 80088b0:	4770      	bx	lr

080088b2 <__retarget_lock_release_recursive>:
 80088b2:	4770      	bx	lr

080088b4 <memchr>:
 80088b4:	b510      	push	{r4, lr}
 80088b6:	b2c9      	uxtb	r1, r1
 80088b8:	4402      	add	r2, r0
 80088ba:	4290      	cmp	r0, r2
 80088bc:	4603      	mov	r3, r0
 80088be:	d101      	bne.n	80088c4 <memchr+0x10>
 80088c0:	2300      	movs	r3, #0
 80088c2:	e003      	b.n	80088cc <memchr+0x18>
 80088c4:	781c      	ldrb	r4, [r3, #0]
 80088c6:	3001      	adds	r0, #1
 80088c8:	428c      	cmp	r4, r1
 80088ca:	d1f6      	bne.n	80088ba <memchr+0x6>
 80088cc:	4618      	mov	r0, r3
 80088ce:	bd10      	pop	{r4, pc}

080088d0 <memcpy>:
 80088d0:	b510      	push	{r4, lr}
 80088d2:	1e43      	subs	r3, r0, #1
 80088d4:	440a      	add	r2, r1
 80088d6:	4291      	cmp	r1, r2
 80088d8:	d100      	bne.n	80088dc <memcpy+0xc>
 80088da:	bd10      	pop	{r4, pc}
 80088dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088e4:	e7f7      	b.n	80088d6 <memcpy+0x6>

080088e6 <_Balloc>:
 80088e6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80088e8:	b570      	push	{r4, r5, r6, lr}
 80088ea:	4605      	mov	r5, r0
 80088ec:	460c      	mov	r4, r1
 80088ee:	b17b      	cbz	r3, 8008910 <_Balloc+0x2a>
 80088f0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80088f2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80088f6:	b9a0      	cbnz	r0, 8008922 <_Balloc+0x3c>
 80088f8:	2101      	movs	r1, #1
 80088fa:	fa01 f604 	lsl.w	r6, r1, r4
 80088fe:	1d72      	adds	r2, r6, #5
 8008900:	0092      	lsls	r2, r2, #2
 8008902:	4628      	mov	r0, r5
 8008904:	f000 fbb6 	bl	8009074 <_calloc_r>
 8008908:	b148      	cbz	r0, 800891e <_Balloc+0x38>
 800890a:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800890e:	e00b      	b.n	8008928 <_Balloc+0x42>
 8008910:	2221      	movs	r2, #33	; 0x21
 8008912:	2104      	movs	r1, #4
 8008914:	f000 fbae 	bl	8009074 <_calloc_r>
 8008918:	64e8      	str	r0, [r5, #76]	; 0x4c
 800891a:	2800      	cmp	r0, #0
 800891c:	d1e8      	bne.n	80088f0 <_Balloc+0xa>
 800891e:	2000      	movs	r0, #0
 8008920:	bd70      	pop	{r4, r5, r6, pc}
 8008922:	6802      	ldr	r2, [r0, #0]
 8008924:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8008928:	2300      	movs	r3, #0
 800892a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800892e:	e7f7      	b.n	8008920 <_Balloc+0x3a>

08008930 <_Bfree>:
 8008930:	b131      	cbz	r1, 8008940 <_Bfree+0x10>
 8008932:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008934:	684a      	ldr	r2, [r1, #4]
 8008936:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800893a:	6008      	str	r0, [r1, #0]
 800893c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008940:	4770      	bx	lr

08008942 <__multadd>:
 8008942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008946:	461f      	mov	r7, r3
 8008948:	4606      	mov	r6, r0
 800894a:	460c      	mov	r4, r1
 800894c:	2300      	movs	r3, #0
 800894e:	690d      	ldr	r5, [r1, #16]
 8008950:	f101 0c14 	add.w	ip, r1, #20
 8008954:	f8dc 0000 	ldr.w	r0, [ip]
 8008958:	3301      	adds	r3, #1
 800895a:	b281      	uxth	r1, r0
 800895c:	fb02 7101 	mla	r1, r2, r1, r7
 8008960:	0c00      	lsrs	r0, r0, #16
 8008962:	0c0f      	lsrs	r7, r1, #16
 8008964:	fb02 7000 	mla	r0, r2, r0, r7
 8008968:	b289      	uxth	r1, r1
 800896a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800896e:	429d      	cmp	r5, r3
 8008970:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008974:	f84c 1b04 	str.w	r1, [ip], #4
 8008978:	dcec      	bgt.n	8008954 <__multadd+0x12>
 800897a:	b1d7      	cbz	r7, 80089b2 <__multadd+0x70>
 800897c:	68a3      	ldr	r3, [r4, #8]
 800897e:	42ab      	cmp	r3, r5
 8008980:	dc12      	bgt.n	80089a8 <__multadd+0x66>
 8008982:	6861      	ldr	r1, [r4, #4]
 8008984:	4630      	mov	r0, r6
 8008986:	3101      	adds	r1, #1
 8008988:	f7ff ffad 	bl	80088e6 <_Balloc>
 800898c:	4680      	mov	r8, r0
 800898e:	6922      	ldr	r2, [r4, #16]
 8008990:	f104 010c 	add.w	r1, r4, #12
 8008994:	3202      	adds	r2, #2
 8008996:	0092      	lsls	r2, r2, #2
 8008998:	300c      	adds	r0, #12
 800899a:	f7ff ff99 	bl	80088d0 <memcpy>
 800899e:	4621      	mov	r1, r4
 80089a0:	4630      	mov	r0, r6
 80089a2:	f7ff ffc5 	bl	8008930 <_Bfree>
 80089a6:	4644      	mov	r4, r8
 80089a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80089ac:	3501      	adds	r5, #1
 80089ae:	615f      	str	r7, [r3, #20]
 80089b0:	6125      	str	r5, [r4, #16]
 80089b2:	4620      	mov	r0, r4
 80089b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080089b8 <__hi0bits>:
 80089b8:	0c02      	lsrs	r2, r0, #16
 80089ba:	0412      	lsls	r2, r2, #16
 80089bc:	4603      	mov	r3, r0
 80089be:	b9b2      	cbnz	r2, 80089ee <__hi0bits+0x36>
 80089c0:	0403      	lsls	r3, r0, #16
 80089c2:	2010      	movs	r0, #16
 80089c4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80089c8:	bf04      	itt	eq
 80089ca:	021b      	lsleq	r3, r3, #8
 80089cc:	3008      	addeq	r0, #8
 80089ce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80089d2:	bf04      	itt	eq
 80089d4:	011b      	lsleq	r3, r3, #4
 80089d6:	3004      	addeq	r0, #4
 80089d8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80089dc:	bf04      	itt	eq
 80089de:	009b      	lsleq	r3, r3, #2
 80089e0:	3002      	addeq	r0, #2
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	db06      	blt.n	80089f4 <__hi0bits+0x3c>
 80089e6:	005b      	lsls	r3, r3, #1
 80089e8:	d503      	bpl.n	80089f2 <__hi0bits+0x3a>
 80089ea:	3001      	adds	r0, #1
 80089ec:	4770      	bx	lr
 80089ee:	2000      	movs	r0, #0
 80089f0:	e7e8      	b.n	80089c4 <__hi0bits+0xc>
 80089f2:	2020      	movs	r0, #32
 80089f4:	4770      	bx	lr

080089f6 <__lo0bits>:
 80089f6:	6803      	ldr	r3, [r0, #0]
 80089f8:	4601      	mov	r1, r0
 80089fa:	f013 0207 	ands.w	r2, r3, #7
 80089fe:	d00b      	beq.n	8008a18 <__lo0bits+0x22>
 8008a00:	07da      	lsls	r2, r3, #31
 8008a02:	d423      	bmi.n	8008a4c <__lo0bits+0x56>
 8008a04:	0798      	lsls	r0, r3, #30
 8008a06:	bf49      	itett	mi
 8008a08:	085b      	lsrmi	r3, r3, #1
 8008a0a:	089b      	lsrpl	r3, r3, #2
 8008a0c:	2001      	movmi	r0, #1
 8008a0e:	600b      	strmi	r3, [r1, #0]
 8008a10:	bf5c      	itt	pl
 8008a12:	600b      	strpl	r3, [r1, #0]
 8008a14:	2002      	movpl	r0, #2
 8008a16:	4770      	bx	lr
 8008a18:	b298      	uxth	r0, r3
 8008a1a:	b9a8      	cbnz	r0, 8008a48 <__lo0bits+0x52>
 8008a1c:	2010      	movs	r0, #16
 8008a1e:	0c1b      	lsrs	r3, r3, #16
 8008a20:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008a24:	bf04      	itt	eq
 8008a26:	0a1b      	lsreq	r3, r3, #8
 8008a28:	3008      	addeq	r0, #8
 8008a2a:	071a      	lsls	r2, r3, #28
 8008a2c:	bf04      	itt	eq
 8008a2e:	091b      	lsreq	r3, r3, #4
 8008a30:	3004      	addeq	r0, #4
 8008a32:	079a      	lsls	r2, r3, #30
 8008a34:	bf04      	itt	eq
 8008a36:	089b      	lsreq	r3, r3, #2
 8008a38:	3002      	addeq	r0, #2
 8008a3a:	07da      	lsls	r2, r3, #31
 8008a3c:	d402      	bmi.n	8008a44 <__lo0bits+0x4e>
 8008a3e:	085b      	lsrs	r3, r3, #1
 8008a40:	d006      	beq.n	8008a50 <__lo0bits+0x5a>
 8008a42:	3001      	adds	r0, #1
 8008a44:	600b      	str	r3, [r1, #0]
 8008a46:	4770      	bx	lr
 8008a48:	4610      	mov	r0, r2
 8008a4a:	e7e9      	b.n	8008a20 <__lo0bits+0x2a>
 8008a4c:	2000      	movs	r0, #0
 8008a4e:	4770      	bx	lr
 8008a50:	2020      	movs	r0, #32
 8008a52:	4770      	bx	lr

08008a54 <__i2b>:
 8008a54:	b510      	push	{r4, lr}
 8008a56:	460c      	mov	r4, r1
 8008a58:	2101      	movs	r1, #1
 8008a5a:	f7ff ff44 	bl	80088e6 <_Balloc>
 8008a5e:	2201      	movs	r2, #1
 8008a60:	6144      	str	r4, [r0, #20]
 8008a62:	6102      	str	r2, [r0, #16]
 8008a64:	bd10      	pop	{r4, pc}

08008a66 <__multiply>:
 8008a66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a6a:	4614      	mov	r4, r2
 8008a6c:	690a      	ldr	r2, [r1, #16]
 8008a6e:	6923      	ldr	r3, [r4, #16]
 8008a70:	4688      	mov	r8, r1
 8008a72:	429a      	cmp	r2, r3
 8008a74:	bfbe      	ittt	lt
 8008a76:	460b      	movlt	r3, r1
 8008a78:	46a0      	movlt	r8, r4
 8008a7a:	461c      	movlt	r4, r3
 8008a7c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008a80:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008a84:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a88:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008a8c:	eb07 0609 	add.w	r6, r7, r9
 8008a90:	42b3      	cmp	r3, r6
 8008a92:	bfb8      	it	lt
 8008a94:	3101      	addlt	r1, #1
 8008a96:	f7ff ff26 	bl	80088e6 <_Balloc>
 8008a9a:	f100 0514 	add.w	r5, r0, #20
 8008a9e:	462b      	mov	r3, r5
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008aa6:	4573      	cmp	r3, lr
 8008aa8:	d316      	bcc.n	8008ad8 <__multiply+0x72>
 8008aaa:	f104 0214 	add.w	r2, r4, #20
 8008aae:	f108 0114 	add.w	r1, r8, #20
 8008ab2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008ab6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008aba:	9300      	str	r3, [sp, #0]
 8008abc:	9b00      	ldr	r3, [sp, #0]
 8008abe:	9201      	str	r2, [sp, #4]
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d80c      	bhi.n	8008ade <__multiply+0x78>
 8008ac4:	2e00      	cmp	r6, #0
 8008ac6:	dd03      	ble.n	8008ad0 <__multiply+0x6a>
 8008ac8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d05d      	beq.n	8008b8c <__multiply+0x126>
 8008ad0:	6106      	str	r6, [r0, #16]
 8008ad2:	b003      	add	sp, #12
 8008ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ad8:	f843 2b04 	str.w	r2, [r3], #4
 8008adc:	e7e3      	b.n	8008aa6 <__multiply+0x40>
 8008ade:	f8b2 b000 	ldrh.w	fp, [r2]
 8008ae2:	f1bb 0f00 	cmp.w	fp, #0
 8008ae6:	d023      	beq.n	8008b30 <__multiply+0xca>
 8008ae8:	4689      	mov	r9, r1
 8008aea:	46ac      	mov	ip, r5
 8008aec:	f04f 0800 	mov.w	r8, #0
 8008af0:	f859 4b04 	ldr.w	r4, [r9], #4
 8008af4:	f8dc a000 	ldr.w	sl, [ip]
 8008af8:	b2a3      	uxth	r3, r4
 8008afa:	fa1f fa8a 	uxth.w	sl, sl
 8008afe:	fb0b a303 	mla	r3, fp, r3, sl
 8008b02:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008b06:	f8dc 4000 	ldr.w	r4, [ip]
 8008b0a:	4443      	add	r3, r8
 8008b0c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008b10:	fb0b 840a 	mla	r4, fp, sl, r8
 8008b14:	46e2      	mov	sl, ip
 8008b16:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008b20:	454f      	cmp	r7, r9
 8008b22:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008b26:	f84a 3b04 	str.w	r3, [sl], #4
 8008b2a:	d82b      	bhi.n	8008b84 <__multiply+0x11e>
 8008b2c:	f8cc 8004 	str.w	r8, [ip, #4]
 8008b30:	9b01      	ldr	r3, [sp, #4]
 8008b32:	3204      	adds	r2, #4
 8008b34:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008b38:	f1ba 0f00 	cmp.w	sl, #0
 8008b3c:	d020      	beq.n	8008b80 <__multiply+0x11a>
 8008b3e:	4689      	mov	r9, r1
 8008b40:	46a8      	mov	r8, r5
 8008b42:	f04f 0b00 	mov.w	fp, #0
 8008b46:	682b      	ldr	r3, [r5, #0]
 8008b48:	f8b9 c000 	ldrh.w	ip, [r9]
 8008b4c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	fb0a 440c 	mla	r4, sl, ip, r4
 8008b56:	46c4      	mov	ip, r8
 8008b58:	445c      	add	r4, fp
 8008b5a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008b5e:	f84c 3b04 	str.w	r3, [ip], #4
 8008b62:	f859 3b04 	ldr.w	r3, [r9], #4
 8008b66:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008b6a:	0c1b      	lsrs	r3, r3, #16
 8008b6c:	fb0a b303 	mla	r3, sl, r3, fp
 8008b70:	454f      	cmp	r7, r9
 8008b72:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008b76:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008b7a:	d805      	bhi.n	8008b88 <__multiply+0x122>
 8008b7c:	f8c8 3004 	str.w	r3, [r8, #4]
 8008b80:	3504      	adds	r5, #4
 8008b82:	e79b      	b.n	8008abc <__multiply+0x56>
 8008b84:	46d4      	mov	ip, sl
 8008b86:	e7b3      	b.n	8008af0 <__multiply+0x8a>
 8008b88:	46e0      	mov	r8, ip
 8008b8a:	e7dd      	b.n	8008b48 <__multiply+0xe2>
 8008b8c:	3e01      	subs	r6, #1
 8008b8e:	e799      	b.n	8008ac4 <__multiply+0x5e>

08008b90 <__pow5mult>:
 8008b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b94:	4615      	mov	r5, r2
 8008b96:	f012 0203 	ands.w	r2, r2, #3
 8008b9a:	4606      	mov	r6, r0
 8008b9c:	460f      	mov	r7, r1
 8008b9e:	d007      	beq.n	8008bb0 <__pow5mult+0x20>
 8008ba0:	4c1a      	ldr	r4, [pc, #104]	; (8008c0c <__pow5mult+0x7c>)
 8008ba2:	3a01      	subs	r2, #1
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008baa:	f7ff feca 	bl	8008942 <__multadd>
 8008bae:	4607      	mov	r7, r0
 8008bb0:	10ad      	asrs	r5, r5, #2
 8008bb2:	d027      	beq.n	8008c04 <__pow5mult+0x74>
 8008bb4:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8008bb6:	b944      	cbnz	r4, 8008bca <__pow5mult+0x3a>
 8008bb8:	f240 2171 	movw	r1, #625	; 0x271
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	f7ff ff49 	bl	8008a54 <__i2b>
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	4604      	mov	r4, r0
 8008bc6:	64b0      	str	r0, [r6, #72]	; 0x48
 8008bc8:	6003      	str	r3, [r0, #0]
 8008bca:	f04f 0800 	mov.w	r8, #0
 8008bce:	07eb      	lsls	r3, r5, #31
 8008bd0:	d50a      	bpl.n	8008be8 <__pow5mult+0x58>
 8008bd2:	4639      	mov	r1, r7
 8008bd4:	4622      	mov	r2, r4
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	f7ff ff45 	bl	8008a66 <__multiply>
 8008bdc:	4681      	mov	r9, r0
 8008bde:	4639      	mov	r1, r7
 8008be0:	4630      	mov	r0, r6
 8008be2:	f7ff fea5 	bl	8008930 <_Bfree>
 8008be6:	464f      	mov	r7, r9
 8008be8:	106d      	asrs	r5, r5, #1
 8008bea:	d00b      	beq.n	8008c04 <__pow5mult+0x74>
 8008bec:	6820      	ldr	r0, [r4, #0]
 8008bee:	b938      	cbnz	r0, 8008c00 <__pow5mult+0x70>
 8008bf0:	4622      	mov	r2, r4
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	f7ff ff36 	bl	8008a66 <__multiply>
 8008bfa:	6020      	str	r0, [r4, #0]
 8008bfc:	f8c0 8000 	str.w	r8, [r0]
 8008c00:	4604      	mov	r4, r0
 8008c02:	e7e4      	b.n	8008bce <__pow5mult+0x3e>
 8008c04:	4638      	mov	r0, r7
 8008c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c0a:	bf00      	nop
 8008c0c:	08009a88 	.word	0x08009a88

08008c10 <__lshift>:
 8008c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c14:	460c      	mov	r4, r1
 8008c16:	4607      	mov	r7, r0
 8008c18:	4616      	mov	r6, r2
 8008c1a:	6923      	ldr	r3, [r4, #16]
 8008c1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c20:	eb0a 0903 	add.w	r9, sl, r3
 8008c24:	6849      	ldr	r1, [r1, #4]
 8008c26:	68a3      	ldr	r3, [r4, #8]
 8008c28:	f109 0501 	add.w	r5, r9, #1
 8008c2c:	42ab      	cmp	r3, r5
 8008c2e:	db32      	blt.n	8008c96 <__lshift+0x86>
 8008c30:	4638      	mov	r0, r7
 8008c32:	f7ff fe58 	bl	80088e6 <_Balloc>
 8008c36:	2300      	movs	r3, #0
 8008c38:	4680      	mov	r8, r0
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	f100 0114 	add.w	r1, r0, #20
 8008c40:	4553      	cmp	r3, sl
 8008c42:	db2b      	blt.n	8008c9c <__lshift+0x8c>
 8008c44:	6920      	ldr	r0, [r4, #16]
 8008c46:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c4a:	f104 0314 	add.w	r3, r4, #20
 8008c4e:	f016 021f 	ands.w	r2, r6, #31
 8008c52:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c56:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c5a:	d025      	beq.n	8008ca8 <__lshift+0x98>
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	f1c2 0e20 	rsb	lr, r2, #32
 8008c62:	468a      	mov	sl, r1
 8008c64:	681e      	ldr	r6, [r3, #0]
 8008c66:	4096      	lsls	r6, r2
 8008c68:	4330      	orrs	r0, r6
 8008c6a:	f84a 0b04 	str.w	r0, [sl], #4
 8008c6e:	f853 0b04 	ldr.w	r0, [r3], #4
 8008c72:	459c      	cmp	ip, r3
 8008c74:	fa20 f00e 	lsr.w	r0, r0, lr
 8008c78:	d814      	bhi.n	8008ca4 <__lshift+0x94>
 8008c7a:	6048      	str	r0, [r1, #4]
 8008c7c:	b108      	cbz	r0, 8008c82 <__lshift+0x72>
 8008c7e:	f109 0502 	add.w	r5, r9, #2
 8008c82:	3d01      	subs	r5, #1
 8008c84:	4638      	mov	r0, r7
 8008c86:	f8c8 5010 	str.w	r5, [r8, #16]
 8008c8a:	4621      	mov	r1, r4
 8008c8c:	f7ff fe50 	bl	8008930 <_Bfree>
 8008c90:	4640      	mov	r0, r8
 8008c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c96:	3101      	adds	r1, #1
 8008c98:	005b      	lsls	r3, r3, #1
 8008c9a:	e7c7      	b.n	8008c2c <__lshift+0x1c>
 8008c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	e7cd      	b.n	8008c40 <__lshift+0x30>
 8008ca4:	4651      	mov	r1, sl
 8008ca6:	e7dc      	b.n	8008c62 <__lshift+0x52>
 8008ca8:	3904      	subs	r1, #4
 8008caa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cae:	459c      	cmp	ip, r3
 8008cb0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cb4:	d8f9      	bhi.n	8008caa <__lshift+0x9a>
 8008cb6:	e7e4      	b.n	8008c82 <__lshift+0x72>

08008cb8 <__mcmp>:
 8008cb8:	6903      	ldr	r3, [r0, #16]
 8008cba:	690a      	ldr	r2, [r1, #16]
 8008cbc:	b530      	push	{r4, r5, lr}
 8008cbe:	1a9b      	subs	r3, r3, r2
 8008cc0:	d10c      	bne.n	8008cdc <__mcmp+0x24>
 8008cc2:	0092      	lsls	r2, r2, #2
 8008cc4:	3014      	adds	r0, #20
 8008cc6:	3114      	adds	r1, #20
 8008cc8:	1884      	adds	r4, r0, r2
 8008cca:	4411      	add	r1, r2
 8008ccc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008cd0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008cd4:	4295      	cmp	r5, r2
 8008cd6:	d003      	beq.n	8008ce0 <__mcmp+0x28>
 8008cd8:	d305      	bcc.n	8008ce6 <__mcmp+0x2e>
 8008cda:	2301      	movs	r3, #1
 8008cdc:	4618      	mov	r0, r3
 8008cde:	bd30      	pop	{r4, r5, pc}
 8008ce0:	42a0      	cmp	r0, r4
 8008ce2:	d3f3      	bcc.n	8008ccc <__mcmp+0x14>
 8008ce4:	e7fa      	b.n	8008cdc <__mcmp+0x24>
 8008ce6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008cea:	e7f7      	b.n	8008cdc <__mcmp+0x24>

08008cec <__mdiff>:
 8008cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cf0:	460d      	mov	r5, r1
 8008cf2:	4607      	mov	r7, r0
 8008cf4:	4611      	mov	r1, r2
 8008cf6:	4628      	mov	r0, r5
 8008cf8:	4614      	mov	r4, r2
 8008cfa:	f7ff ffdd 	bl	8008cb8 <__mcmp>
 8008cfe:	1e06      	subs	r6, r0, #0
 8008d00:	d108      	bne.n	8008d14 <__mdiff+0x28>
 8008d02:	4631      	mov	r1, r6
 8008d04:	4638      	mov	r0, r7
 8008d06:	f7ff fdee 	bl	80088e6 <_Balloc>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d14:	bfa4      	itt	ge
 8008d16:	4623      	movge	r3, r4
 8008d18:	462c      	movge	r4, r5
 8008d1a:	4638      	mov	r0, r7
 8008d1c:	6861      	ldr	r1, [r4, #4]
 8008d1e:	bfa6      	itte	ge
 8008d20:	461d      	movge	r5, r3
 8008d22:	2600      	movge	r6, #0
 8008d24:	2601      	movlt	r6, #1
 8008d26:	f7ff fdde 	bl	80088e6 <_Balloc>
 8008d2a:	f04f 0e00 	mov.w	lr, #0
 8008d2e:	60c6      	str	r6, [r0, #12]
 8008d30:	692b      	ldr	r3, [r5, #16]
 8008d32:	6926      	ldr	r6, [r4, #16]
 8008d34:	f104 0214 	add.w	r2, r4, #20
 8008d38:	f105 0914 	add.w	r9, r5, #20
 8008d3c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008d40:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008d44:	f100 0114 	add.w	r1, r0, #20
 8008d48:	f852 ab04 	ldr.w	sl, [r2], #4
 8008d4c:	f859 5b04 	ldr.w	r5, [r9], #4
 8008d50:	fa1f f38a 	uxth.w	r3, sl
 8008d54:	4473      	add	r3, lr
 8008d56:	b2ac      	uxth	r4, r5
 8008d58:	1b1b      	subs	r3, r3, r4
 8008d5a:	0c2c      	lsrs	r4, r5, #16
 8008d5c:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8008d60:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8008d6a:	45c8      	cmp	r8, r9
 8008d6c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008d70:	4694      	mov	ip, r2
 8008d72:	f841 4b04 	str.w	r4, [r1], #4
 8008d76:	d8e7      	bhi.n	8008d48 <__mdiff+0x5c>
 8008d78:	45bc      	cmp	ip, r7
 8008d7a:	d304      	bcc.n	8008d86 <__mdiff+0x9a>
 8008d7c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008d80:	b183      	cbz	r3, 8008da4 <__mdiff+0xb8>
 8008d82:	6106      	str	r6, [r0, #16]
 8008d84:	e7c4      	b.n	8008d10 <__mdiff+0x24>
 8008d86:	f85c 4b04 	ldr.w	r4, [ip], #4
 8008d8a:	b2a2      	uxth	r2, r4
 8008d8c:	4472      	add	r2, lr
 8008d8e:	1413      	asrs	r3, r2, #16
 8008d90:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008d94:	b292      	uxth	r2, r2
 8008d96:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008d9a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008d9e:	f841 2b04 	str.w	r2, [r1], #4
 8008da2:	e7e9      	b.n	8008d78 <__mdiff+0x8c>
 8008da4:	3e01      	subs	r6, #1
 8008da6:	e7e9      	b.n	8008d7c <__mdiff+0x90>

08008da8 <__d2b>:
 8008da8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008dac:	461c      	mov	r4, r3
 8008dae:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8008db2:	2101      	movs	r1, #1
 8008db4:	4690      	mov	r8, r2
 8008db6:	f7ff fd96 	bl	80088e6 <_Balloc>
 8008dba:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8008dbe:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008dc2:	4607      	mov	r7, r0
 8008dc4:	bb34      	cbnz	r4, 8008e14 <__d2b+0x6c>
 8008dc6:	9201      	str	r2, [sp, #4]
 8008dc8:	f1b8 0200 	subs.w	r2, r8, #0
 8008dcc:	d027      	beq.n	8008e1e <__d2b+0x76>
 8008dce:	a802      	add	r0, sp, #8
 8008dd0:	f840 2d08 	str.w	r2, [r0, #-8]!
 8008dd4:	f7ff fe0f 	bl	80089f6 <__lo0bits>
 8008dd8:	9900      	ldr	r1, [sp, #0]
 8008dda:	b1f0      	cbz	r0, 8008e1a <__d2b+0x72>
 8008ddc:	9a01      	ldr	r2, [sp, #4]
 8008dde:	f1c0 0320 	rsb	r3, r0, #32
 8008de2:	fa02 f303 	lsl.w	r3, r2, r3
 8008de6:	430b      	orrs	r3, r1
 8008de8:	40c2      	lsrs	r2, r0
 8008dea:	617b      	str	r3, [r7, #20]
 8008dec:	9201      	str	r2, [sp, #4]
 8008dee:	9b01      	ldr	r3, [sp, #4]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	bf14      	ite	ne
 8008df4:	2102      	movne	r1, #2
 8008df6:	2101      	moveq	r1, #1
 8008df8:	61bb      	str	r3, [r7, #24]
 8008dfa:	6139      	str	r1, [r7, #16]
 8008dfc:	b1c4      	cbz	r4, 8008e30 <__d2b+0x88>
 8008dfe:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008e02:	4404      	add	r4, r0
 8008e04:	6034      	str	r4, [r6, #0]
 8008e06:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008e0a:	6028      	str	r0, [r5, #0]
 8008e0c:	4638      	mov	r0, r7
 8008e0e:	b002      	add	sp, #8
 8008e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e14:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008e18:	e7d5      	b.n	8008dc6 <__d2b+0x1e>
 8008e1a:	6179      	str	r1, [r7, #20]
 8008e1c:	e7e7      	b.n	8008dee <__d2b+0x46>
 8008e1e:	a801      	add	r0, sp, #4
 8008e20:	f7ff fde9 	bl	80089f6 <__lo0bits>
 8008e24:	2101      	movs	r1, #1
 8008e26:	9b01      	ldr	r3, [sp, #4]
 8008e28:	6139      	str	r1, [r7, #16]
 8008e2a:	617b      	str	r3, [r7, #20]
 8008e2c:	3020      	adds	r0, #32
 8008e2e:	e7e5      	b.n	8008dfc <__d2b+0x54>
 8008e30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008e34:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008e38:	6030      	str	r0, [r6, #0]
 8008e3a:	6918      	ldr	r0, [r3, #16]
 8008e3c:	f7ff fdbc 	bl	80089b8 <__hi0bits>
 8008e40:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008e44:	e7e1      	b.n	8008e0a <__d2b+0x62>
	...

08008e48 <frexp>:
 8008e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e4a:	4616      	mov	r6, r2
 8008e4c:	2700      	movs	r7, #0
 8008e4e:	6037      	str	r7, [r6, #0]
 8008e50:	4f14      	ldr	r7, [pc, #80]	; (8008ea4 <frexp+0x5c>)
 8008e52:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008e56:	42bb      	cmp	r3, r7
 8008e58:	4604      	mov	r4, r0
 8008e5a:	460d      	mov	r5, r1
 8008e5c:	460a      	mov	r2, r1
 8008e5e:	dc1e      	bgt.n	8008e9e <frexp+0x56>
 8008e60:	4607      	mov	r7, r0
 8008e62:	431f      	orrs	r7, r3
 8008e64:	d01b      	beq.n	8008e9e <frexp+0x56>
 8008e66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e6a:	da0a      	bge.n	8008e82 <frexp+0x3a>
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	4b0e      	ldr	r3, [pc, #56]	; (8008ea8 <frexp+0x60>)
 8008e70:	f7f7 fb32 	bl	80004d8 <__aeabi_dmul>
 8008e74:	460a      	mov	r2, r1
 8008e76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008e7a:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8008e7e:	4604      	mov	r4, r0
 8008e80:	6031      	str	r1, [r6, #0]
 8008e82:	6831      	ldr	r1, [r6, #0]
 8008e84:	151b      	asrs	r3, r3, #20
 8008e86:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8008e8a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008e8e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8008e92:	440b      	add	r3, r1
 8008e94:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8008e98:	6033      	str	r3, [r6, #0]
 8008e9a:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8008e9e:	4620      	mov	r0, r4
 8008ea0:	4629      	mov	r1, r5
 8008ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ea4:	7fefffff 	.word	0x7fefffff
 8008ea8:	43500000 	.word	0x43500000

08008eac <strncpy>:
 8008eac:	b570      	push	{r4, r5, r6, lr}
 8008eae:	4604      	mov	r4, r0
 8008eb0:	3901      	subs	r1, #1
 8008eb2:	b902      	cbnz	r2, 8008eb6 <strncpy+0xa>
 8008eb4:	bd70      	pop	{r4, r5, r6, pc}
 8008eb6:	4623      	mov	r3, r4
 8008eb8:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8008ebc:	1e56      	subs	r6, r2, #1
 8008ebe:	f803 5b01 	strb.w	r5, [r3], #1
 8008ec2:	b92d      	cbnz	r5, 8008ed0 <strncpy+0x24>
 8008ec4:	4414      	add	r4, r2
 8008ec6:	42a3      	cmp	r3, r4
 8008ec8:	d0f4      	beq.n	8008eb4 <strncpy+0x8>
 8008eca:	f803 5b01 	strb.w	r5, [r3], #1
 8008ece:	e7fa      	b.n	8008ec6 <strncpy+0x1a>
 8008ed0:	461c      	mov	r4, r3
 8008ed2:	4632      	mov	r2, r6
 8008ed4:	e7ed      	b.n	8008eb2 <strncpy+0x6>

08008ed6 <__ssprint_r>:
 8008ed6:	6893      	ldr	r3, [r2, #8]
 8008ed8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008edc:	4681      	mov	r9, r0
 8008ede:	460c      	mov	r4, r1
 8008ee0:	4616      	mov	r6, r2
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d05e      	beq.n	8008fa4 <__ssprint_r+0xce>
 8008ee6:	f04f 0b00 	mov.w	fp, #0
 8008eea:	465f      	mov	r7, fp
 8008eec:	f8d2 a000 	ldr.w	sl, [r2]
 8008ef0:	b357      	cbz	r7, 8008f48 <__ssprint_r+0x72>
 8008ef2:	68a3      	ldr	r3, [r4, #8]
 8008ef4:	429f      	cmp	r7, r3
 8008ef6:	d340      	bcc.n	8008f7a <__ssprint_r+0xa4>
 8008ef8:	89a2      	ldrh	r2, [r4, #12]
 8008efa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008efe:	d03c      	beq.n	8008f7a <__ssprint_r+0xa4>
 8008f00:	2302      	movs	r3, #2
 8008f02:	6825      	ldr	r5, [r4, #0]
 8008f04:	6921      	ldr	r1, [r4, #16]
 8008f06:	eba5 0801 	sub.w	r8, r5, r1
 8008f0a:	6965      	ldr	r5, [r4, #20]
 8008f0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f10:	fb95 f5f3 	sdiv	r5, r5, r3
 8008f14:	f108 0301 	add.w	r3, r8, #1
 8008f18:	443b      	add	r3, r7
 8008f1a:	429d      	cmp	r5, r3
 8008f1c:	bf38      	it	cc
 8008f1e:	461d      	movcc	r5, r3
 8008f20:	0553      	lsls	r3, r2, #21
 8008f22:	d544      	bpl.n	8008fae <__ssprint_r+0xd8>
 8008f24:	4629      	mov	r1, r5
 8008f26:	4648      	mov	r0, r9
 8008f28:	f7fd f872 	bl	8006010 <_malloc_r>
 8008f2c:	b988      	cbnz	r0, 8008f52 <__ssprint_r+0x7c>
 8008f2e:	230c      	movs	r3, #12
 8008f30:	f8c9 3000 	str.w	r3, [r9]
 8008f34:	89a3      	ldrh	r3, [r4, #12]
 8008f36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f3e:	81a3      	strh	r3, [r4, #12]
 8008f40:	2300      	movs	r3, #0
 8008f42:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8008f46:	e02f      	b.n	8008fa8 <__ssprint_r+0xd2>
 8008f48:	e9da b700 	ldrd	fp, r7, [sl]
 8008f4c:	f10a 0a08 	add.w	sl, sl, #8
 8008f50:	e7ce      	b.n	8008ef0 <__ssprint_r+0x1a>
 8008f52:	4642      	mov	r2, r8
 8008f54:	6921      	ldr	r1, [r4, #16]
 8008f56:	9001      	str	r0, [sp, #4]
 8008f58:	f7ff fcba 	bl	80088d0 <memcpy>
 8008f5c:	89a2      	ldrh	r2, [r4, #12]
 8008f5e:	9b01      	ldr	r3, [sp, #4]
 8008f60:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8008f64:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008f68:	81a2      	strh	r2, [r4, #12]
 8008f6a:	6123      	str	r3, [r4, #16]
 8008f6c:	4443      	add	r3, r8
 8008f6e:	6023      	str	r3, [r4, #0]
 8008f70:	463b      	mov	r3, r7
 8008f72:	6165      	str	r5, [r4, #20]
 8008f74:	eba5 0508 	sub.w	r5, r5, r8
 8008f78:	60a5      	str	r5, [r4, #8]
 8008f7a:	42bb      	cmp	r3, r7
 8008f7c:	bf28      	it	cs
 8008f7e:	463b      	movcs	r3, r7
 8008f80:	4659      	mov	r1, fp
 8008f82:	461a      	mov	r2, r3
 8008f84:	6820      	ldr	r0, [r4, #0]
 8008f86:	9301      	str	r3, [sp, #4]
 8008f88:	f000 f8b3 	bl	80090f2 <memmove>
 8008f8c:	68a2      	ldr	r2, [r4, #8]
 8008f8e:	9b01      	ldr	r3, [sp, #4]
 8008f90:	1ad2      	subs	r2, r2, r3
 8008f92:	60a2      	str	r2, [r4, #8]
 8008f94:	6822      	ldr	r2, [r4, #0]
 8008f96:	4413      	add	r3, r2
 8008f98:	6023      	str	r3, [r4, #0]
 8008f9a:	68b3      	ldr	r3, [r6, #8]
 8008f9c:	1bdf      	subs	r7, r3, r7
 8008f9e:	60b7      	str	r7, [r6, #8]
 8008fa0:	2f00      	cmp	r7, #0
 8008fa2:	d1d1      	bne.n	8008f48 <__ssprint_r+0x72>
 8008fa4:	2000      	movs	r0, #0
 8008fa6:	6070      	str	r0, [r6, #4]
 8008fa8:	b003      	add	sp, #12
 8008faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fae:	462a      	mov	r2, r5
 8008fb0:	4648      	mov	r0, r9
 8008fb2:	f000 f8b7 	bl	8009124 <_realloc_r>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	d1d6      	bne.n	8008f6a <__ssprint_r+0x94>
 8008fbc:	6921      	ldr	r1, [r4, #16]
 8008fbe:	4648      	mov	r0, r9
 8008fc0:	f7ff fbac 	bl	800871c <_free_r>
 8008fc4:	e7b3      	b.n	8008f2e <__ssprint_r+0x58>
	...

08008fc8 <__register_exitproc>:
 8008fc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fcc:	4c26      	ldr	r4, [pc, #152]	; (8009068 <__register_exitproc+0xa0>)
 8008fce:	4606      	mov	r6, r0
 8008fd0:	6820      	ldr	r0, [r4, #0]
 8008fd2:	4698      	mov	r8, r3
 8008fd4:	460f      	mov	r7, r1
 8008fd6:	4691      	mov	r9, r2
 8008fd8:	f7ff fc6a 	bl	80088b0 <__retarget_lock_acquire_recursive>
 8008fdc:	4b23      	ldr	r3, [pc, #140]	; (800906c <__register_exitproc+0xa4>)
 8008fde:	681d      	ldr	r5, [r3, #0]
 8008fe0:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 8008fe4:	b918      	cbnz	r0, 8008fee <__register_exitproc+0x26>
 8008fe6:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 8008fea:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8008fee:	6843      	ldr	r3, [r0, #4]
 8008ff0:	2b1f      	cmp	r3, #31
 8008ff2:	dd19      	ble.n	8009028 <__register_exitproc+0x60>
 8008ff4:	4b1e      	ldr	r3, [pc, #120]	; (8009070 <__register_exitproc+0xa8>)
 8008ff6:	b933      	cbnz	r3, 8009006 <__register_exitproc+0x3e>
 8008ff8:	6820      	ldr	r0, [r4, #0]
 8008ffa:	f7ff fc5a 	bl	80088b2 <__retarget_lock_release_recursive>
 8008ffe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009006:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800900a:	f7fc fff1 	bl	8005ff0 <malloc>
 800900e:	2800      	cmp	r0, #0
 8009010:	d0f2      	beq.n	8008ff8 <__register_exitproc+0x30>
 8009012:	2200      	movs	r2, #0
 8009014:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8009018:	6042      	str	r2, [r0, #4]
 800901a:	6003      	str	r3, [r0, #0]
 800901c:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8009020:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 8009024:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 8009028:	6843      	ldr	r3, [r0, #4]
 800902a:	b19e      	cbz	r6, 8009054 <__register_exitproc+0x8c>
 800902c:	2201      	movs	r2, #1
 800902e:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 8009032:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 8009036:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 800903a:	409a      	lsls	r2, r3
 800903c:	4311      	orrs	r1, r2
 800903e:	2e02      	cmp	r6, #2
 8009040:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 8009044:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 8009048:	bf02      	ittt	eq
 800904a:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 800904e:	430a      	orreq	r2, r1
 8009050:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 8009054:	1c5a      	adds	r2, r3, #1
 8009056:	3302      	adds	r3, #2
 8009058:	6042      	str	r2, [r0, #4]
 800905a:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 800905e:	6820      	ldr	r0, [r4, #0]
 8009060:	f7ff fc27 	bl	80088b2 <__retarget_lock_release_recursive>
 8009064:	2000      	movs	r0, #0
 8009066:	e7cc      	b.n	8009002 <__register_exitproc+0x3a>
 8009068:	20000850 	.word	0x20000850
 800906c:	08009934 	.word	0x08009934
 8009070:	08005ff1 	.word	0x08005ff1

08009074 <_calloc_r>:
 8009074:	b510      	push	{r4, lr}
 8009076:	4351      	muls	r1, r2
 8009078:	f7fc ffca 	bl	8006010 <_malloc_r>
 800907c:	4604      	mov	r4, r0
 800907e:	b198      	cbz	r0, 80090a8 <_calloc_r+0x34>
 8009080:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009084:	f022 0203 	bic.w	r2, r2, #3
 8009088:	3a04      	subs	r2, #4
 800908a:	2a24      	cmp	r2, #36	; 0x24
 800908c:	d81b      	bhi.n	80090c6 <_calloc_r+0x52>
 800908e:	2a13      	cmp	r2, #19
 8009090:	d917      	bls.n	80090c2 <_calloc_r+0x4e>
 8009092:	2100      	movs	r1, #0
 8009094:	2a1b      	cmp	r2, #27
 8009096:	e9c0 1100 	strd	r1, r1, [r0]
 800909a:	d807      	bhi.n	80090ac <_calloc_r+0x38>
 800909c:	f100 0308 	add.w	r3, r0, #8
 80090a0:	2200      	movs	r2, #0
 80090a2:	e9c3 2200 	strd	r2, r2, [r3]
 80090a6:	609a      	str	r2, [r3, #8]
 80090a8:	4620      	mov	r0, r4
 80090aa:	bd10      	pop	{r4, pc}
 80090ac:	2a24      	cmp	r2, #36	; 0x24
 80090ae:	e9c0 1102 	strd	r1, r1, [r0, #8]
 80090b2:	bf11      	iteee	ne
 80090b4:	f100 0310 	addne.w	r3, r0, #16
 80090b8:	6101      	streq	r1, [r0, #16]
 80090ba:	f100 0318 	addeq.w	r3, r0, #24
 80090be:	6141      	streq	r1, [r0, #20]
 80090c0:	e7ee      	b.n	80090a0 <_calloc_r+0x2c>
 80090c2:	4603      	mov	r3, r0
 80090c4:	e7ec      	b.n	80090a0 <_calloc_r+0x2c>
 80090c6:	2100      	movs	r1, #0
 80090c8:	f7fd f9d8 	bl	800647c <memset>
 80090cc:	e7ec      	b.n	80090a8 <_calloc_r+0x34>

080090ce <__ascii_mbtowc>:
 80090ce:	b082      	sub	sp, #8
 80090d0:	b901      	cbnz	r1, 80090d4 <__ascii_mbtowc+0x6>
 80090d2:	a901      	add	r1, sp, #4
 80090d4:	b142      	cbz	r2, 80090e8 <__ascii_mbtowc+0x1a>
 80090d6:	b14b      	cbz	r3, 80090ec <__ascii_mbtowc+0x1e>
 80090d8:	7813      	ldrb	r3, [r2, #0]
 80090da:	600b      	str	r3, [r1, #0]
 80090dc:	7812      	ldrb	r2, [r2, #0]
 80090de:	1c10      	adds	r0, r2, #0
 80090e0:	bf18      	it	ne
 80090e2:	2001      	movne	r0, #1
 80090e4:	b002      	add	sp, #8
 80090e6:	4770      	bx	lr
 80090e8:	4610      	mov	r0, r2
 80090ea:	e7fb      	b.n	80090e4 <__ascii_mbtowc+0x16>
 80090ec:	f06f 0001 	mvn.w	r0, #1
 80090f0:	e7f8      	b.n	80090e4 <__ascii_mbtowc+0x16>

080090f2 <memmove>:
 80090f2:	4288      	cmp	r0, r1
 80090f4:	b510      	push	{r4, lr}
 80090f6:	eb01 0302 	add.w	r3, r1, r2
 80090fa:	d807      	bhi.n	800910c <memmove+0x1a>
 80090fc:	1e42      	subs	r2, r0, #1
 80090fe:	4299      	cmp	r1, r3
 8009100:	d00a      	beq.n	8009118 <memmove+0x26>
 8009102:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009106:	f802 4f01 	strb.w	r4, [r2, #1]!
 800910a:	e7f8      	b.n	80090fe <memmove+0xc>
 800910c:	4283      	cmp	r3, r0
 800910e:	d9f5      	bls.n	80090fc <memmove+0xa>
 8009110:	1881      	adds	r1, r0, r2
 8009112:	1ad2      	subs	r2, r2, r3
 8009114:	42d3      	cmn	r3, r2
 8009116:	d100      	bne.n	800911a <memmove+0x28>
 8009118:	bd10      	pop	{r4, pc}
 800911a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800911e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009122:	e7f7      	b.n	8009114 <memmove+0x22>

08009124 <_realloc_r>:
 8009124:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009128:	4682      	mov	sl, r0
 800912a:	460c      	mov	r4, r1
 800912c:	b929      	cbnz	r1, 800913a <_realloc_r+0x16>
 800912e:	4611      	mov	r1, r2
 8009130:	b003      	add	sp, #12
 8009132:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009136:	f7fc bf6b 	b.w	8006010 <_malloc_r>
 800913a:	9201      	str	r2, [sp, #4]
 800913c:	f7fd f9a6 	bl	800648c <__malloc_lock>
 8009140:	9a01      	ldr	r2, [sp, #4]
 8009142:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009146:	f102 080b 	add.w	r8, r2, #11
 800914a:	f1b8 0f16 	cmp.w	r8, #22
 800914e:	f1a4 0908 	sub.w	r9, r4, #8
 8009152:	f025 0603 	bic.w	r6, r5, #3
 8009156:	d90b      	bls.n	8009170 <_realloc_r+0x4c>
 8009158:	f038 0807 	bics.w	r8, r8, #7
 800915c:	d50a      	bpl.n	8009174 <_realloc_r+0x50>
 800915e:	230c      	movs	r3, #12
 8009160:	f04f 0b00 	mov.w	fp, #0
 8009164:	f8ca 3000 	str.w	r3, [sl]
 8009168:	4658      	mov	r0, fp
 800916a:	b003      	add	sp, #12
 800916c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009170:	f04f 0810 	mov.w	r8, #16
 8009174:	4590      	cmp	r8, r2
 8009176:	d3f2      	bcc.n	800915e <_realloc_r+0x3a>
 8009178:	45b0      	cmp	r8, r6
 800917a:	f340 8175 	ble.w	8009468 <_realloc_r+0x344>
 800917e:	49ab      	ldr	r1, [pc, #684]	; (800942c <_realloc_r+0x308>)
 8009180:	eb09 0306 	add.w	r3, r9, r6
 8009184:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8009188:	6858      	ldr	r0, [r3, #4]
 800918a:	459c      	cmp	ip, r3
 800918c:	9101      	str	r1, [sp, #4]
 800918e:	d005      	beq.n	800919c <_realloc_r+0x78>
 8009190:	f020 0101 	bic.w	r1, r0, #1
 8009194:	4419      	add	r1, r3
 8009196:	6849      	ldr	r1, [r1, #4]
 8009198:	07cf      	lsls	r7, r1, #31
 800919a:	d447      	bmi.n	800922c <_realloc_r+0x108>
 800919c:	f020 0003 	bic.w	r0, r0, #3
 80091a0:	459c      	cmp	ip, r3
 80091a2:	eb06 0700 	add.w	r7, r6, r0
 80091a6:	d119      	bne.n	80091dc <_realloc_r+0xb8>
 80091a8:	f108 0110 	add.w	r1, r8, #16
 80091ac:	42b9      	cmp	r1, r7
 80091ae:	dc3f      	bgt.n	8009230 <_realloc_r+0x10c>
 80091b0:	9a01      	ldr	r2, [sp, #4]
 80091b2:	eba7 0708 	sub.w	r7, r7, r8
 80091b6:	eb09 0308 	add.w	r3, r9, r8
 80091ba:	f047 0701 	orr.w	r7, r7, #1
 80091be:	6093      	str	r3, [r2, #8]
 80091c0:	605f      	str	r7, [r3, #4]
 80091c2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80091c6:	4650      	mov	r0, sl
 80091c8:	f003 0301 	and.w	r3, r3, #1
 80091cc:	ea43 0308 	orr.w	r3, r3, r8
 80091d0:	f844 3c04 	str.w	r3, [r4, #-4]
 80091d4:	f7fd f960 	bl	8006498 <__malloc_unlock>
 80091d8:	46a3      	mov	fp, r4
 80091da:	e7c5      	b.n	8009168 <_realloc_r+0x44>
 80091dc:	45b8      	cmp	r8, r7
 80091de:	dc27      	bgt.n	8009230 <_realloc_r+0x10c>
 80091e0:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80091e4:	60da      	str	r2, [r3, #12]
 80091e6:	6093      	str	r3, [r2, #8]
 80091e8:	eba7 0008 	sub.w	r0, r7, r8
 80091ec:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80091f0:	280f      	cmp	r0, #15
 80091f2:	f002 0201 	and.w	r2, r2, #1
 80091f6:	eb09 0307 	add.w	r3, r9, r7
 80091fa:	f240 8137 	bls.w	800946c <_realloc_r+0x348>
 80091fe:	eb09 0108 	add.w	r1, r9, r8
 8009202:	ea48 0202 	orr.w	r2, r8, r2
 8009206:	f040 0001 	orr.w	r0, r0, #1
 800920a:	f8c9 2004 	str.w	r2, [r9, #4]
 800920e:	6048      	str	r0, [r1, #4]
 8009210:	685a      	ldr	r2, [r3, #4]
 8009212:	3108      	adds	r1, #8
 8009214:	f042 0201 	orr.w	r2, r2, #1
 8009218:	605a      	str	r2, [r3, #4]
 800921a:	4650      	mov	r0, sl
 800921c:	f7ff fa7e 	bl	800871c <_free_r>
 8009220:	4650      	mov	r0, sl
 8009222:	f7fd f939 	bl	8006498 <__malloc_unlock>
 8009226:	f109 0b08 	add.w	fp, r9, #8
 800922a:	e79d      	b.n	8009168 <_realloc_r+0x44>
 800922c:	2000      	movs	r0, #0
 800922e:	4603      	mov	r3, r0
 8009230:	07e9      	lsls	r1, r5, #31
 8009232:	f100 80c9 	bmi.w	80093c8 <_realloc_r+0x2a4>
 8009236:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800923a:	eba9 0505 	sub.w	r5, r9, r5
 800923e:	6869      	ldr	r1, [r5, #4]
 8009240:	f021 0103 	bic.w	r1, r1, #3
 8009244:	eb01 0b06 	add.w	fp, r1, r6
 8009248:	2b00      	cmp	r3, #0
 800924a:	f000 8088 	beq.w	800935e <_realloc_r+0x23a>
 800924e:	459c      	cmp	ip, r3
 8009250:	eb00 070b 	add.w	r7, r0, fp
 8009254:	d14a      	bne.n	80092ec <_realloc_r+0x1c8>
 8009256:	f108 0310 	add.w	r3, r8, #16
 800925a:	42bb      	cmp	r3, r7
 800925c:	dc7f      	bgt.n	800935e <_realloc_r+0x23a>
 800925e:	46ab      	mov	fp, r5
 8009260:	68eb      	ldr	r3, [r5, #12]
 8009262:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8009266:	60d3      	str	r3, [r2, #12]
 8009268:	609a      	str	r2, [r3, #8]
 800926a:	1f32      	subs	r2, r6, #4
 800926c:	2a24      	cmp	r2, #36	; 0x24
 800926e:	d838      	bhi.n	80092e2 <_realloc_r+0x1be>
 8009270:	2a13      	cmp	r2, #19
 8009272:	d934      	bls.n	80092de <_realloc_r+0x1ba>
 8009274:	6823      	ldr	r3, [r4, #0]
 8009276:	2a1b      	cmp	r2, #27
 8009278:	60ab      	str	r3, [r5, #8]
 800927a:	6863      	ldr	r3, [r4, #4]
 800927c:	60eb      	str	r3, [r5, #12]
 800927e:	d81b      	bhi.n	80092b8 <_realloc_r+0x194>
 8009280:	3408      	adds	r4, #8
 8009282:	f105 0310 	add.w	r3, r5, #16
 8009286:	6822      	ldr	r2, [r4, #0]
 8009288:	601a      	str	r2, [r3, #0]
 800928a:	6862      	ldr	r2, [r4, #4]
 800928c:	605a      	str	r2, [r3, #4]
 800928e:	68a2      	ldr	r2, [r4, #8]
 8009290:	609a      	str	r2, [r3, #8]
 8009292:	9a01      	ldr	r2, [sp, #4]
 8009294:	eba7 0708 	sub.w	r7, r7, r8
 8009298:	eb05 0308 	add.w	r3, r5, r8
 800929c:	f047 0701 	orr.w	r7, r7, #1
 80092a0:	6093      	str	r3, [r2, #8]
 80092a2:	605f      	str	r7, [r3, #4]
 80092a4:	686b      	ldr	r3, [r5, #4]
 80092a6:	f003 0301 	and.w	r3, r3, #1
 80092aa:	ea43 0308 	orr.w	r3, r3, r8
 80092ae:	606b      	str	r3, [r5, #4]
 80092b0:	4650      	mov	r0, sl
 80092b2:	f7fd f8f1 	bl	8006498 <__malloc_unlock>
 80092b6:	e757      	b.n	8009168 <_realloc_r+0x44>
 80092b8:	68a3      	ldr	r3, [r4, #8]
 80092ba:	2a24      	cmp	r2, #36	; 0x24
 80092bc:	612b      	str	r3, [r5, #16]
 80092be:	68e3      	ldr	r3, [r4, #12]
 80092c0:	bf18      	it	ne
 80092c2:	3410      	addne	r4, #16
 80092c4:	616b      	str	r3, [r5, #20]
 80092c6:	bf09      	itett	eq
 80092c8:	6923      	ldreq	r3, [r4, #16]
 80092ca:	f105 0318 	addne.w	r3, r5, #24
 80092ce:	61ab      	streq	r3, [r5, #24]
 80092d0:	6962      	ldreq	r2, [r4, #20]
 80092d2:	bf02      	ittt	eq
 80092d4:	f105 0320 	addeq.w	r3, r5, #32
 80092d8:	61ea      	streq	r2, [r5, #28]
 80092da:	3418      	addeq	r4, #24
 80092dc:	e7d3      	b.n	8009286 <_realloc_r+0x162>
 80092de:	465b      	mov	r3, fp
 80092e0:	e7d1      	b.n	8009286 <_realloc_r+0x162>
 80092e2:	4621      	mov	r1, r4
 80092e4:	4658      	mov	r0, fp
 80092e6:	f7ff ff04 	bl	80090f2 <memmove>
 80092ea:	e7d2      	b.n	8009292 <_realloc_r+0x16e>
 80092ec:	45b8      	cmp	r8, r7
 80092ee:	dc36      	bgt.n	800935e <_realloc_r+0x23a>
 80092f0:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80092f4:	4628      	mov	r0, r5
 80092f6:	60da      	str	r2, [r3, #12]
 80092f8:	6093      	str	r3, [r2, #8]
 80092fa:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80092fe:	68eb      	ldr	r3, [r5, #12]
 8009300:	60d3      	str	r3, [r2, #12]
 8009302:	609a      	str	r2, [r3, #8]
 8009304:	1f32      	subs	r2, r6, #4
 8009306:	2a24      	cmp	r2, #36	; 0x24
 8009308:	d825      	bhi.n	8009356 <_realloc_r+0x232>
 800930a:	2a13      	cmp	r2, #19
 800930c:	d908      	bls.n	8009320 <_realloc_r+0x1fc>
 800930e:	6823      	ldr	r3, [r4, #0]
 8009310:	2a1b      	cmp	r2, #27
 8009312:	60ab      	str	r3, [r5, #8]
 8009314:	6863      	ldr	r3, [r4, #4]
 8009316:	60eb      	str	r3, [r5, #12]
 8009318:	d80a      	bhi.n	8009330 <_realloc_r+0x20c>
 800931a:	3408      	adds	r4, #8
 800931c:	f105 0010 	add.w	r0, r5, #16
 8009320:	6823      	ldr	r3, [r4, #0]
 8009322:	6003      	str	r3, [r0, #0]
 8009324:	6863      	ldr	r3, [r4, #4]
 8009326:	6043      	str	r3, [r0, #4]
 8009328:	68a3      	ldr	r3, [r4, #8]
 800932a:	6083      	str	r3, [r0, #8]
 800932c:	46a9      	mov	r9, r5
 800932e:	e75b      	b.n	80091e8 <_realloc_r+0xc4>
 8009330:	68a3      	ldr	r3, [r4, #8]
 8009332:	2a24      	cmp	r2, #36	; 0x24
 8009334:	612b      	str	r3, [r5, #16]
 8009336:	68e3      	ldr	r3, [r4, #12]
 8009338:	bf18      	it	ne
 800933a:	f105 0018 	addne.w	r0, r5, #24
 800933e:	616b      	str	r3, [r5, #20]
 8009340:	bf09      	itett	eq
 8009342:	6923      	ldreq	r3, [r4, #16]
 8009344:	3410      	addne	r4, #16
 8009346:	61ab      	streq	r3, [r5, #24]
 8009348:	6963      	ldreq	r3, [r4, #20]
 800934a:	bf02      	ittt	eq
 800934c:	f105 0020 	addeq.w	r0, r5, #32
 8009350:	61eb      	streq	r3, [r5, #28]
 8009352:	3418      	addeq	r4, #24
 8009354:	e7e4      	b.n	8009320 <_realloc_r+0x1fc>
 8009356:	4621      	mov	r1, r4
 8009358:	f7ff fecb 	bl	80090f2 <memmove>
 800935c:	e7e6      	b.n	800932c <_realloc_r+0x208>
 800935e:	45d8      	cmp	r8, fp
 8009360:	dc32      	bgt.n	80093c8 <_realloc_r+0x2a4>
 8009362:	4628      	mov	r0, r5
 8009364:	68eb      	ldr	r3, [r5, #12]
 8009366:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800936a:	60d3      	str	r3, [r2, #12]
 800936c:	609a      	str	r2, [r3, #8]
 800936e:	1f32      	subs	r2, r6, #4
 8009370:	2a24      	cmp	r2, #36	; 0x24
 8009372:	d825      	bhi.n	80093c0 <_realloc_r+0x29c>
 8009374:	2a13      	cmp	r2, #19
 8009376:	d908      	bls.n	800938a <_realloc_r+0x266>
 8009378:	6823      	ldr	r3, [r4, #0]
 800937a:	2a1b      	cmp	r2, #27
 800937c:	60ab      	str	r3, [r5, #8]
 800937e:	6863      	ldr	r3, [r4, #4]
 8009380:	60eb      	str	r3, [r5, #12]
 8009382:	d80a      	bhi.n	800939a <_realloc_r+0x276>
 8009384:	3408      	adds	r4, #8
 8009386:	f105 0010 	add.w	r0, r5, #16
 800938a:	6823      	ldr	r3, [r4, #0]
 800938c:	6003      	str	r3, [r0, #0]
 800938e:	6863      	ldr	r3, [r4, #4]
 8009390:	6043      	str	r3, [r0, #4]
 8009392:	68a3      	ldr	r3, [r4, #8]
 8009394:	6083      	str	r3, [r0, #8]
 8009396:	465f      	mov	r7, fp
 8009398:	e7c8      	b.n	800932c <_realloc_r+0x208>
 800939a:	68a3      	ldr	r3, [r4, #8]
 800939c:	2a24      	cmp	r2, #36	; 0x24
 800939e:	612b      	str	r3, [r5, #16]
 80093a0:	68e3      	ldr	r3, [r4, #12]
 80093a2:	bf18      	it	ne
 80093a4:	f105 0018 	addne.w	r0, r5, #24
 80093a8:	616b      	str	r3, [r5, #20]
 80093aa:	bf09      	itett	eq
 80093ac:	6923      	ldreq	r3, [r4, #16]
 80093ae:	3410      	addne	r4, #16
 80093b0:	61ab      	streq	r3, [r5, #24]
 80093b2:	6963      	ldreq	r3, [r4, #20]
 80093b4:	bf02      	ittt	eq
 80093b6:	f105 0020 	addeq.w	r0, r5, #32
 80093ba:	61eb      	streq	r3, [r5, #28]
 80093bc:	3418      	addeq	r4, #24
 80093be:	e7e4      	b.n	800938a <_realloc_r+0x266>
 80093c0:	4621      	mov	r1, r4
 80093c2:	f7ff fe96 	bl	80090f2 <memmove>
 80093c6:	e7e6      	b.n	8009396 <_realloc_r+0x272>
 80093c8:	4611      	mov	r1, r2
 80093ca:	4650      	mov	r0, sl
 80093cc:	f7fc fe20 	bl	8006010 <_malloc_r>
 80093d0:	4683      	mov	fp, r0
 80093d2:	2800      	cmp	r0, #0
 80093d4:	f43f af6c 	beq.w	80092b0 <_realloc_r+0x18c>
 80093d8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80093dc:	f1a0 0208 	sub.w	r2, r0, #8
 80093e0:	f023 0301 	bic.w	r3, r3, #1
 80093e4:	444b      	add	r3, r9
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d105      	bne.n	80093f6 <_realloc_r+0x2d2>
 80093ea:	f850 7c04 	ldr.w	r7, [r0, #-4]
 80093ee:	f027 0703 	bic.w	r7, r7, #3
 80093f2:	4437      	add	r7, r6
 80093f4:	e6f8      	b.n	80091e8 <_realloc_r+0xc4>
 80093f6:	1f32      	subs	r2, r6, #4
 80093f8:	2a24      	cmp	r2, #36	; 0x24
 80093fa:	d831      	bhi.n	8009460 <_realloc_r+0x33c>
 80093fc:	2a13      	cmp	r2, #19
 80093fe:	d92c      	bls.n	800945a <_realloc_r+0x336>
 8009400:	6823      	ldr	r3, [r4, #0]
 8009402:	2a1b      	cmp	r2, #27
 8009404:	6003      	str	r3, [r0, #0]
 8009406:	6863      	ldr	r3, [r4, #4]
 8009408:	6043      	str	r3, [r0, #4]
 800940a:	d811      	bhi.n	8009430 <_realloc_r+0x30c>
 800940c:	f104 0208 	add.w	r2, r4, #8
 8009410:	f100 0308 	add.w	r3, r0, #8
 8009414:	6811      	ldr	r1, [r2, #0]
 8009416:	6019      	str	r1, [r3, #0]
 8009418:	6851      	ldr	r1, [r2, #4]
 800941a:	6059      	str	r1, [r3, #4]
 800941c:	6892      	ldr	r2, [r2, #8]
 800941e:	609a      	str	r2, [r3, #8]
 8009420:	4621      	mov	r1, r4
 8009422:	4650      	mov	r0, sl
 8009424:	f7ff f97a 	bl	800871c <_free_r>
 8009428:	e742      	b.n	80092b0 <_realloc_r+0x18c>
 800942a:	bf00      	nop
 800942c:	20000440 	.word	0x20000440
 8009430:	68a3      	ldr	r3, [r4, #8]
 8009432:	2a24      	cmp	r2, #36	; 0x24
 8009434:	6083      	str	r3, [r0, #8]
 8009436:	68e3      	ldr	r3, [r4, #12]
 8009438:	bf18      	it	ne
 800943a:	f104 0210 	addne.w	r2, r4, #16
 800943e:	60c3      	str	r3, [r0, #12]
 8009440:	bf09      	itett	eq
 8009442:	6923      	ldreq	r3, [r4, #16]
 8009444:	f100 0310 	addne.w	r3, r0, #16
 8009448:	6103      	streq	r3, [r0, #16]
 800944a:	6961      	ldreq	r1, [r4, #20]
 800944c:	bf02      	ittt	eq
 800944e:	f104 0218 	addeq.w	r2, r4, #24
 8009452:	f100 0318 	addeq.w	r3, r0, #24
 8009456:	6141      	streq	r1, [r0, #20]
 8009458:	e7dc      	b.n	8009414 <_realloc_r+0x2f0>
 800945a:	4603      	mov	r3, r0
 800945c:	4622      	mov	r2, r4
 800945e:	e7d9      	b.n	8009414 <_realloc_r+0x2f0>
 8009460:	4621      	mov	r1, r4
 8009462:	f7ff fe46 	bl	80090f2 <memmove>
 8009466:	e7db      	b.n	8009420 <_realloc_r+0x2fc>
 8009468:	4637      	mov	r7, r6
 800946a:	e6bd      	b.n	80091e8 <_realloc_r+0xc4>
 800946c:	4317      	orrs	r7, r2
 800946e:	f8c9 7004 	str.w	r7, [r9, #4]
 8009472:	685a      	ldr	r2, [r3, #4]
 8009474:	f042 0201 	orr.w	r2, r2, #1
 8009478:	605a      	str	r2, [r3, #4]
 800947a:	e6d1      	b.n	8009220 <_realloc_r+0xfc>

0800947c <__ascii_wctomb>:
 800947c:	b149      	cbz	r1, 8009492 <__ascii_wctomb+0x16>
 800947e:	2aff      	cmp	r2, #255	; 0xff
 8009480:	bf8b      	itete	hi
 8009482:	238a      	movhi	r3, #138	; 0x8a
 8009484:	700a      	strbls	r2, [r1, #0]
 8009486:	6003      	strhi	r3, [r0, #0]
 8009488:	2001      	movls	r0, #1
 800948a:	bf88      	it	hi
 800948c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009490:	4770      	bx	lr
 8009492:	4608      	mov	r0, r1
 8009494:	4770      	bx	lr
	...

08009498 <_getpid>:
 8009498:	2258      	movs	r2, #88	; 0x58
 800949a:	4b02      	ldr	r3, [pc, #8]	; (80094a4 <_getpid+0xc>)
 800949c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094a0:	601a      	str	r2, [r3, #0]
 80094a2:	4770      	bx	lr
 80094a4:	20000c78 	.word	0x20000c78

080094a8 <_kill>:
 80094a8:	2258      	movs	r2, #88	; 0x58
 80094aa:	4b02      	ldr	r3, [pc, #8]	; (80094b4 <_kill+0xc>)
 80094ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094b0:	601a      	str	r2, [r3, #0]
 80094b2:	4770      	bx	lr
 80094b4:	20000c78 	.word	0x20000c78

080094b8 <_sbrk>:
 80094b8:	4b04      	ldr	r3, [pc, #16]	; (80094cc <_sbrk+0x14>)
 80094ba:	4602      	mov	r2, r0
 80094bc:	6819      	ldr	r1, [r3, #0]
 80094be:	b909      	cbnz	r1, 80094c4 <_sbrk+0xc>
 80094c0:	4903      	ldr	r1, [pc, #12]	; (80094d0 <_sbrk+0x18>)
 80094c2:	6019      	str	r1, [r3, #0]
 80094c4:	6818      	ldr	r0, [r3, #0]
 80094c6:	4402      	add	r2, r0
 80094c8:	601a      	str	r2, [r3, #0]
 80094ca:	4770      	bx	lr
 80094cc:	20000c64 	.word	0x20000c64
 80094d0:	20000c7c 	.word	0x20000c7c

080094d4 <_exit>:
 80094d4:	e7fe      	b.n	80094d4 <_exit>
	...

080094d8 <_init>:
 80094d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094da:	bf00      	nop
 80094dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094de:	bc08      	pop	{r3}
 80094e0:	469e      	mov	lr, r3
 80094e2:	4770      	bx	lr

080094e4 <_fini>:
 80094e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094e6:	bf00      	nop
 80094e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094ea:	bc08      	pop	{r3}
 80094ec:	469e      	mov	lr, r3
 80094ee:	4770      	bx	lr
