Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Feb 25 20:02:06 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   DIP1_IBUF
   DIP2_IBUF
   DIP3_IBUF
   DIP4_IBUF
   DIP5_IBUF
   DIP6_IBUF
   DIP7_IBUF
   DIP8_IBUF


