[
    {
        "module_name": "mp",
        "src": "main0/obj_nsim_10/mw_archs/main0_mw_archs.elf",
        "memory_address": "MP_CODE_START",
        "module_id": 1
    },
    {
        "module_name": "mc",
        "src": "mc/obj_nsim_10/mw_archs/mc_mw_archs.elf",
        "memory_address": "MC_CODE_START",
        "module_id": 2
    },
    {
        "module_name": "sstg",
        "src": "second_stage/obj_nsim_/mw_archs/second_stage_mw_archs.elf",
        "memory_address": "SSTG_CODE_START",
        "module_id": 20
    }
]
