$date
  Thu Aug 07 15:13:37 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_moore_1001 $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # din $end
$var reg 1 $ dout $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' din $end
$var reg 1 ( dout $end
$comment state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
1&
0'
0(
#10000000
1!
1%
#20000000
0!
0%
#25000000
0"
0&
#30000000
1!
1%
#40000000
0!
0%
#45000000
1#
1'
#50000000
1!
1%
#60000000
0!
0%
#65000000
0#
0'
#70000000
1!
1%
#80000000
0!
0%
#85000000
#90000000
1!
1%
#100000000
0!
0%
#105000000
1#
1'
#110000000
1!
1$
1%
1(
#120000000
0!
0%
#125000000
#130000000
1!
0$
1%
0(
#140000000
0!
0%
#150000000
1!
1%
#160000000
0!
0%
#165000000
#170000000
1!
1%
#180000000
0!
0%
#185000000
0#
0'
#190000000
1!
1%
#200000000
0!
0%
#205000000
#210000000
1!
1%
#220000000
0!
0%
#225000000
1#
1'
#230000000
1!
1$
1%
1(
#240000000
0!
0%
#245000000
#250000000
1!
0$
1%
0(
#260000000
0!
0%
#270000000
1!
1%
#280000000
0!
0%
#290000000
1!
1%
#300000000
0!
0%
