/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [16:0] _01_;
  reg [2:0] _02_;
  wire [16:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  reg [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  reg [3:0] celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_53z;
  wire [22:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [4:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  reg [16:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~(celloutsig_0_25z[0] | celloutsig_0_3z);
  assign celloutsig_0_37z = ~(celloutsig_0_11z | celloutsig_0_26z[4]);
  assign celloutsig_0_74z = ~(celloutsig_0_24z | celloutsig_0_32z[3]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[21] | celloutsig_0_3z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[4] | in_data[160]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[3] | in_data[103]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_3z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z | in_data[114]);
  assign celloutsig_1_16z = ~(celloutsig_1_15z[13] | celloutsig_1_8z[1]);
  assign celloutsig_0_11z = ~(celloutsig_0_0z[15] | celloutsig_0_9z[3]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z[1] | celloutsig_0_10z[0]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[10] | in_data[95]);
  assign celloutsig_0_18z = ~(celloutsig_0_1z | celloutsig_0_11z);
  assign celloutsig_0_24z = ~(celloutsig_0_1z | in_data[48]);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_5z[2:1], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z };
  reg [16:0] _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 17'h00000;
    else _18_ <= { celloutsig_0_5z[21:10], celloutsig_0_10z };
  assign { _01_[16:15], celloutsig_0_53z[6:1], _01_[8:0] } = _18_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_14z[3:2], celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[45] ? in_data[75:59] : { in_data[47:46], 1'h0, in_data[44:31] };
  assign celloutsig_0_27z = celloutsig_0_9z[2] ? { celloutsig_0_53z[1], _01_[8:3], _02_, celloutsig_0_7z, celloutsig_0_12z } : { 7'h00, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_28z = celloutsig_0_27z[4] ? { celloutsig_0_10z[2:0], celloutsig_0_9z } : { celloutsig_0_5z[4:0], celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_48z = celloutsig_0_4z ? { celloutsig_0_3z, celloutsig_0_28z[4:0] } : { celloutsig_0_27z[5:1], celloutsig_0_38z };
  assign celloutsig_0_5z = in_data[40] ? in_data[65:43] : { in_data[22:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[176] ? in_data[109:105] : in_data[154:150];
  assign celloutsig_1_1z = in_data[173] ? in_data[181:175] : { celloutsig_1_0z[4:3], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_1z[5] ? { in_data[143:139], celloutsig_1_7z, celloutsig_1_7z } : { celloutsig_1_5z[6:1], celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_3z ? celloutsig_1_13z[8:0] : { celloutsig_1_0z[0], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_9z = in_data[7] ? celloutsig_0_5z[13:10] : in_data[4:1];
  assign celloutsig_0_25z = _02_[1] ? { celloutsig_0_0z[2:0], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_3z } : 7'h00;
  assign celloutsig_0_26z = celloutsig_0_13z[2] ? 8'h00 : { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_1_5z = { in_data[105:100], celloutsig_1_4z } ^ { celloutsig_1_1z[4:1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_5z[3], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_8z } ^ { in_data[106:100], celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_14z[8:2], celloutsig_1_2z } ^ { celloutsig_1_15z[13], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_5z[8:4] ^ celloutsig_0_0z[4:0];
  assign celloutsig_0_13z = { celloutsig_0_3z, _00_ } ^ { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_3z = ~((1'h0 & in_data[95]) | celloutsig_0_1z);
  assign celloutsig_0_31z = ~((in_data[56] & _02_[1]) | _02_[0]);
  assign celloutsig_0_38z = ~((celloutsig_0_21z & celloutsig_0_31z) | celloutsig_0_18z);
  assign celloutsig_0_4z = ~((1'h0 & celloutsig_0_1z) | 1'h0);
  assign celloutsig_0_6z = ~((celloutsig_0_5z[2] & celloutsig_0_1z) | celloutsig_0_0z[16]);
  assign celloutsig_0_73z = ~((celloutsig_0_53z[3] & celloutsig_0_37z) | celloutsig_0_48z[5]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z[0] & celloutsig_1_5z[5]) | celloutsig_1_3z);
  assign celloutsig_1_10z = ~((celloutsig_1_5z[0] & celloutsig_1_6z) | celloutsig_1_0z[0]);
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_1z[0]) | celloutsig_1_8z[6]);
  assign celloutsig_0_15z = ~((celloutsig_0_9z[1] & celloutsig_0_14z[2]) | celloutsig_0_4z);
  assign celloutsig_0_21z = ~((celloutsig_0_18z & celloutsig_0_5z[9]) | celloutsig_0_9z[2]);
  assign celloutsig_0_23z = ~((1'h0 & celloutsig_0_7z) | celloutsig_0_1z);
  always_latch
    if (clkin_data[32]) celloutsig_0_32z = 4'h0;
    else if (clkin_data[96]) celloutsig_0_32z = { celloutsig_0_10z[2], celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_12z = 5'h00;
    else if (clkin_data[128]) celloutsig_1_12z = celloutsig_1_0z;
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 17'h00000;
    else if (clkin_data[128]) celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_14z = 4'h0;
    else if (clkin_data[96]) celloutsig_0_14z = { celloutsig_0_5z[14:12], celloutsig_0_3z };
  assign _01_[14:9] = celloutsig_0_53z[6:1];
  assign celloutsig_0_53z[0] = celloutsig_0_37z;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
