// Seed: 3496355875
macromodule module_0 #(
    parameter id_32 = 32'd43
) (
    output wire id_0,
    output tri1 id_1,
    output wand id_2,
    output uwire id_3,
    output wor id_4,
    output tri0 id_5,
    output tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    input wand id_17,
    input tri0 id_18,
    input tri0 id_19#(
        .id_30(-1),
        .id_31(1 + 1)
    ),
    input tri0 id_20,
    output wor id_21,
    input tri id_22,
    output tri0 id_23,
    output tri id_24,
    input supply1 id_25,
    input uwire id_26,
    input tri0 id_27,
    output wor id_28
);
  parameter id_32 = 1;
  wire [1 'b0 : -1 'b0] id_33;
  logic id_34, id_35, id_36, id_37, id_38;
  wire  id_39;
  logic id_40;
  ;
  defparam id_32.id_32 = id_32;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input wor id_2,
    input supply1 id_3,
    output wire id_4
    , id_17,
    input wor id_5,
    inout supply1 id_6,
    input wand id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    input tri id_12,
    output tri0 id_13,
    input tri1 id_14,
    input wor id_15
);
  wire id_18;
  ;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_4,
      id_13,
      id_13,
      id_4,
      id_10,
      id_6,
      id_10,
      id_11,
      id_4,
      id_15,
      id_12,
      id_10,
      id_1,
      id_4,
      id_10,
      id_6,
      id_12,
      id_6,
      id_8,
      id_6,
      id_4,
      id_11,
      id_2,
      id_15,
      id_10,
      id_11
  );
endmodule
