Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Apr 12 23:47:41 2022
| Host         : Popsicle running 64-bit Zorin OS 16.1
| Command      : report_control_sets -verbose -file CommandUnit_control_sets_placed.rpt
| Design       : CommandUnit
| Device       : xc7a35ti
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             101 |           30 |
| No           | No                    | Yes                    |              38 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------+------------------+------------------+----------------+
|                     Clock Signal                    |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------+------------------+------------------+----------------+
|  Display_Number/Binary_To_BCD/State_reg[1]_i_2_n_0  |                   |                  |                1 |              2 |
|  Display_Number/Binary_To_BCD/vBuff_reg[19]_i_2_n_0 |                   |                  |                1 |              4 |
|  Display_Number/Binary_To_BCD/vBuff_reg[23]_i_2_n_0 |                   |                  |                1 |              4 |
|  Display_Number/Binary_To_BCD/vBuff_reg[31]_i_2_n_0 |                   |                  |                1 |              4 |
|  Display_Number/Binary_To_BCD/vBuff_reg[27]_i_2_n_0 |                   |                  |                2 |              4 |
|  MouseClock_IBUF_BUFG                               |                   | Reset_IBUF       |                3 |              6 |
| ~MouseClock_IBUF_BUFG                               | Debug0            |                  |                4 |             16 |
| ~MouseClock_IBUF_BUFG                               | Number[0]_i_1_n_0 | Reset_IBUF       |                4 |             16 |
| ~Binary_To_BCD/State[1]                             |                   |                  |                5 |             16 |
|  Display_Number/Binary_To_BCD/BCD_reg[15]_i_1_n_0   |                   |                  |                5 |             16 |
|  Clock_IBUF_BUFG                                    |                   |                  |                5 |             20 |
| ~Binary_To_BCD/State[0]                             |                   |                  |                9 |             31 |
| ~MouseClock_IBUF_BUFG                               |                   | Reset_IBUF       |                9 |             32 |
+-----------------------------------------------------+-------------------+------------------+------------------+----------------+


