<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>FSM Module | Digital Lock</title>
    <link rel="stylesheet" href="../../style.css"> </head>
<body>
    <nav>
        <div class="container">
            <a href="../lock.html">‚Üê Back to Project Overview</a>
        </div>
    </nav>

    <main class="container">
        <h2>Clock Prescaler (clock_psc)</h2>
        <p>This module generates a slower, prescaled clock from a high-speed input (100 Hz), specifically used to drive the 2 Hz alarm flash[cite: 45, 95].</p>
    
        <h3>Technical Implementation</h3>
        <ul>
            <li><strong>Counter Logic:</strong> Implements an 8-bit counter that increments until it reaches a defined limit (lim)[cite: 51, 53].</li>
            <li><strong>Toggling Mechanism:</strong> When the count reaches the limit, the output signal toggles, effectively dividing the frequency[cite: 53, 98].</li>
            <li><strong>Passthrough Mode:</strong> If the limit is set to 0, the module passes the original clock through without division[cite: 54, 100].</li>
        </ul>
    
        <h3>SystemVerilog Snippet</h3>
        <pre><code class="code-block">
    always_ff @(posedge clk or posedge rst) begin
        if (rst) begin
            tick_count  <= 8'd0;
            toggled_clk <= 1'b0;
        end else if (lim != 8'd0) begin
            if (tick_count == lim) begin
                tick_count  <= 8'd0;
                toggled_clk <= ~toggled_clk;
            end else tick_count <= tick_count + 8'd1;
        end
    end
        </code></pre>
    </main>
</body>
</html>
