///Register `SOC_CLK_CTRL2` reader
pub type R = crate::R<SOC_CLK_CTRL2_SPEC>;
///Register `SOC_CLK_CTRL2` writer
pub type W = crate::W<SOC_CLK_CTRL2_SPEC>;
///Field `RMT_SYS_CLK_EN` reader - Reserved
pub type RMT_SYS_CLK_EN_R = crate::BitReader;
///Field `RMT_SYS_CLK_EN` writer - Reserved
pub type RMT_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HP_CLKRST_APB_CLK_EN` reader - Reserved
pub type HP_CLKRST_APB_CLK_EN_R = crate::BitReader;
///Field `HP_CLKRST_APB_CLK_EN` writer - Reserved
pub type HP_CLKRST_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SYSREG_APB_CLK_EN` reader - Reserved
pub type SYSREG_APB_CLK_EN_R = crate::BitReader;
///Field `SYSREG_APB_CLK_EN` writer - Reserved
pub type SYSREG_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ICM_APB_CLK_EN` reader - Reserved
pub type ICM_APB_CLK_EN_R = crate::BitReader;
///Field `ICM_APB_CLK_EN` writer - Reserved
pub type ICM_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `INTRMTX_APB_CLK_EN` reader - Reserved
pub type INTRMTX_APB_CLK_EN_R = crate::BitReader;
///Field `INTRMTX_APB_CLK_EN` writer - Reserved
pub type INTRMTX_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADC_APB_CLK_EN` reader - Reserved
pub type ADC_APB_CLK_EN_R = crate::BitReader;
///Field `ADC_APB_CLK_EN` writer - Reserved
pub type ADC_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UHCI_APB_CLK_EN` reader - Reserved
pub type UHCI_APB_CLK_EN_R = crate::BitReader;
///Field `UHCI_APB_CLK_EN` writer - Reserved
pub type UHCI_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART0_APB_CLK_EN` reader - Reserved
pub type UART0_APB_CLK_EN_R = crate::BitReader;
///Field `UART0_APB_CLK_EN` writer - Reserved
pub type UART0_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART1_APB_CLK_EN` reader - Reserved
pub type UART1_APB_CLK_EN_R = crate::BitReader;
///Field `UART1_APB_CLK_EN` writer - Reserved
pub type UART1_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART2_APB_CLK_EN` reader - Reserved
pub type UART2_APB_CLK_EN_R = crate::BitReader;
///Field `UART2_APB_CLK_EN` writer - Reserved
pub type UART2_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART3_APB_CLK_EN` reader - Reserved
pub type UART3_APB_CLK_EN_R = crate::BitReader;
///Field `UART3_APB_CLK_EN` writer - Reserved
pub type UART3_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART4_APB_CLK_EN` reader - Reserved
pub type UART4_APB_CLK_EN_R = crate::BitReader;
///Field `UART4_APB_CLK_EN` writer - Reserved
pub type UART4_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C0_APB_CLK_EN` reader - Reserved
pub type I2C0_APB_CLK_EN_R = crate::BitReader;
///Field `I2C0_APB_CLK_EN` writer - Reserved
pub type I2C0_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C1_APB_CLK_EN` reader - Reserved
pub type I2C1_APB_CLK_EN_R = crate::BitReader;
///Field `I2C1_APB_CLK_EN` writer - Reserved
pub type I2C1_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S0_APB_CLK_EN` reader - Reserved
pub type I2S0_APB_CLK_EN_R = crate::BitReader;
///Field `I2S0_APB_CLK_EN` writer - Reserved
pub type I2S0_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S1_APB_CLK_EN` reader - Reserved
pub type I2S1_APB_CLK_EN_R = crate::BitReader;
///Field `I2S1_APB_CLK_EN` writer - Reserved
pub type I2S1_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2S2_APB_CLK_EN` reader - Reserved
pub type I2S2_APB_CLK_EN_R = crate::BitReader;
///Field `I2S2_APB_CLK_EN` writer - Reserved
pub type I2S2_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I3C_MST_APB_CLK_EN` reader - Reserved
pub type I3C_MST_APB_CLK_EN_R = crate::BitReader;
///Field `I3C_MST_APB_CLK_EN` writer - Reserved
pub type I3C_MST_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I3C_SLV_APB_CLK_EN` reader - Reserved
pub type I3C_SLV_APB_CLK_EN_R = crate::BitReader;
///Field `I3C_SLV_APB_CLK_EN` writer - Reserved
pub type I3C_SLV_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPSPI2_APB_CLK_EN` reader - Reserved
pub type GPSPI2_APB_CLK_EN_R = crate::BitReader;
///Field `GPSPI2_APB_CLK_EN` writer - Reserved
pub type GPSPI2_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPSPI3_APB_CLK_EN` reader - Reserved
pub type GPSPI3_APB_CLK_EN_R = crate::BitReader;
///Field `GPSPI3_APB_CLK_EN` writer - Reserved
pub type GPSPI3_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIMERGRP0_APB_CLK_EN` reader - Reserved
pub type TIMERGRP0_APB_CLK_EN_R = crate::BitReader;
///Field `TIMERGRP0_APB_CLK_EN` writer - Reserved
pub type TIMERGRP0_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIMERGRP1_APB_CLK_EN` reader - Reserved
pub type TIMERGRP1_APB_CLK_EN_R = crate::BitReader;
///Field `TIMERGRP1_APB_CLK_EN` writer - Reserved
pub type TIMERGRP1_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SYSTIMER_APB_CLK_EN` reader - Reserved
pub type SYSTIMER_APB_CLK_EN_R = crate::BitReader;
///Field `SYSTIMER_APB_CLK_EN` writer - Reserved
pub type SYSTIMER_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TWAI0_APB_CLK_EN` reader - Reserved
pub type TWAI0_APB_CLK_EN_R = crate::BitReader;
///Field `TWAI0_APB_CLK_EN` writer - Reserved
pub type TWAI0_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TWAI1_APB_CLK_EN` reader - Reserved
pub type TWAI1_APB_CLK_EN_R = crate::BitReader;
///Field `TWAI1_APB_CLK_EN` writer - Reserved
pub type TWAI1_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TWAI2_APB_CLK_EN` reader - Reserved
pub type TWAI2_APB_CLK_EN_R = crate::BitReader;
///Field `TWAI2_APB_CLK_EN` writer - Reserved
pub type TWAI2_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM0_APB_CLK_EN` reader - Reserved
pub type MCPWM0_APB_CLK_EN_R = crate::BitReader;
///Field `MCPWM0_APB_CLK_EN` writer - Reserved
pub type MCPWM0_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_APB_CLK_EN` reader - Reserved
pub type MCPWM1_APB_CLK_EN_R = crate::BitReader;
///Field `MCPWM1_APB_CLK_EN` writer - Reserved
pub type MCPWM1_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USB_DEVICE_APB_CLK_EN` reader - Reserved
pub type USB_DEVICE_APB_CLK_EN_R = crate::BitReader;
///Field `USB_DEVICE_APB_CLK_EN` writer - Reserved
pub type USB_DEVICE_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PCNT_APB_CLK_EN` reader - Reserved
pub type PCNT_APB_CLK_EN_R = crate::BitReader;
///Field `PCNT_APB_CLK_EN` writer - Reserved
pub type PCNT_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PARLIO_APB_CLK_EN` reader - Reserved
pub type PARLIO_APB_CLK_EN_R = crate::BitReader;
///Field `PARLIO_APB_CLK_EN` writer - Reserved
pub type PARLIO_APB_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Reserved
    #[inline(always)]
    pub fn rmt_sys_clk_en(&self) -> RMT_SYS_CLK_EN_R {
        RMT_SYS_CLK_EN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Reserved
    #[inline(always)]
    pub fn hp_clkrst_apb_clk_en(&self) -> HP_CLKRST_APB_CLK_EN_R {
        HP_CLKRST_APB_CLK_EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Reserved
    #[inline(always)]
    pub fn sysreg_apb_clk_en(&self) -> SYSREG_APB_CLK_EN_R {
        SYSREG_APB_CLK_EN_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Reserved
    #[inline(always)]
    pub fn icm_apb_clk_en(&self) -> ICM_APB_CLK_EN_R {
        ICM_APB_CLK_EN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Reserved
    #[inline(always)]
    pub fn intrmtx_apb_clk_en(&self) -> INTRMTX_APB_CLK_EN_R {
        INTRMTX_APB_CLK_EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Reserved
    #[inline(always)]
    pub fn adc_apb_clk_en(&self) -> ADC_APB_CLK_EN_R {
        ADC_APB_CLK_EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Reserved
    #[inline(always)]
    pub fn uhci_apb_clk_en(&self) -> UHCI_APB_CLK_EN_R {
        UHCI_APB_CLK_EN_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Reserved
    #[inline(always)]
    pub fn uart0_apb_clk_en(&self) -> UART0_APB_CLK_EN_R {
        UART0_APB_CLK_EN_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - Reserved
    #[inline(always)]
    pub fn uart1_apb_clk_en(&self) -> UART1_APB_CLK_EN_R {
        UART1_APB_CLK_EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Reserved
    #[inline(always)]
    pub fn uart2_apb_clk_en(&self) -> UART2_APB_CLK_EN_R {
        UART2_APB_CLK_EN_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Reserved
    #[inline(always)]
    pub fn uart3_apb_clk_en(&self) -> UART3_APB_CLK_EN_R {
        UART3_APB_CLK_EN_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Reserved
    #[inline(always)]
    pub fn uart4_apb_clk_en(&self) -> UART4_APB_CLK_EN_R {
        UART4_APB_CLK_EN_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Reserved
    #[inline(always)]
    pub fn i2c0_apb_clk_en(&self) -> I2C0_APB_CLK_EN_R {
        I2C0_APB_CLK_EN_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Reserved
    #[inline(always)]
    pub fn i2c1_apb_clk_en(&self) -> I2C1_APB_CLK_EN_R {
        I2C1_APB_CLK_EN_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Reserved
    #[inline(always)]
    pub fn i2s0_apb_clk_en(&self) -> I2S0_APB_CLK_EN_R {
        I2S0_APB_CLK_EN_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - Reserved
    #[inline(always)]
    pub fn i2s1_apb_clk_en(&self) -> I2S1_APB_CLK_EN_R {
        I2S1_APB_CLK_EN_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - Reserved
    #[inline(always)]
    pub fn i2s2_apb_clk_en(&self) -> I2S2_APB_CLK_EN_R {
        I2S2_APB_CLK_EN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - Reserved
    #[inline(always)]
    pub fn i3c_mst_apb_clk_en(&self) -> I3C_MST_APB_CLK_EN_R {
        I3C_MST_APB_CLK_EN_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - Reserved
    #[inline(always)]
    pub fn i3c_slv_apb_clk_en(&self) -> I3C_SLV_APB_CLK_EN_R {
        I3C_SLV_APB_CLK_EN_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - Reserved
    #[inline(always)]
    pub fn gpspi2_apb_clk_en(&self) -> GPSPI2_APB_CLK_EN_R {
        GPSPI2_APB_CLK_EN_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - Reserved
    #[inline(always)]
    pub fn gpspi3_apb_clk_en(&self) -> GPSPI3_APB_CLK_EN_R {
        GPSPI3_APB_CLK_EN_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - Reserved
    #[inline(always)]
    pub fn timergrp0_apb_clk_en(&self) -> TIMERGRP0_APB_CLK_EN_R {
        TIMERGRP0_APB_CLK_EN_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - Reserved
    #[inline(always)]
    pub fn timergrp1_apb_clk_en(&self) -> TIMERGRP1_APB_CLK_EN_R {
        TIMERGRP1_APB_CLK_EN_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - Reserved
    #[inline(always)]
    pub fn systimer_apb_clk_en(&self) -> SYSTIMER_APB_CLK_EN_R {
        SYSTIMER_APB_CLK_EN_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - Reserved
    #[inline(always)]
    pub fn twai0_apb_clk_en(&self) -> TWAI0_APB_CLK_EN_R {
        TWAI0_APB_CLK_EN_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - Reserved
    #[inline(always)]
    pub fn twai1_apb_clk_en(&self) -> TWAI1_APB_CLK_EN_R {
        TWAI1_APB_CLK_EN_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - Reserved
    #[inline(always)]
    pub fn twai2_apb_clk_en(&self) -> TWAI2_APB_CLK_EN_R {
        TWAI2_APB_CLK_EN_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - Reserved
    #[inline(always)]
    pub fn mcpwm0_apb_clk_en(&self) -> MCPWM0_APB_CLK_EN_R {
        MCPWM0_APB_CLK_EN_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - Reserved
    #[inline(always)]
    pub fn mcpwm1_apb_clk_en(&self) -> MCPWM1_APB_CLK_EN_R {
        MCPWM1_APB_CLK_EN_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - Reserved
    #[inline(always)]
    pub fn usb_device_apb_clk_en(&self) -> USB_DEVICE_APB_CLK_EN_R {
        USB_DEVICE_APB_CLK_EN_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - Reserved
    #[inline(always)]
    pub fn pcnt_apb_clk_en(&self) -> PCNT_APB_CLK_EN_R {
        PCNT_APB_CLK_EN_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - Reserved
    #[inline(always)]
    pub fn parlio_apb_clk_en(&self) -> PARLIO_APB_CLK_EN_R {
        PARLIO_APB_CLK_EN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SOC_CLK_CTRL2")
            .field("rmt_sys_clk_en", &self.rmt_sys_clk_en())
            .field("hp_clkrst_apb_clk_en", &self.hp_clkrst_apb_clk_en())
            .field("sysreg_apb_clk_en", &self.sysreg_apb_clk_en())
            .field("icm_apb_clk_en", &self.icm_apb_clk_en())
            .field("intrmtx_apb_clk_en", &self.intrmtx_apb_clk_en())
            .field("adc_apb_clk_en", &self.adc_apb_clk_en())
            .field("uhci_apb_clk_en", &self.uhci_apb_clk_en())
            .field("uart0_apb_clk_en", &self.uart0_apb_clk_en())
            .field("uart1_apb_clk_en", &self.uart1_apb_clk_en())
            .field("uart2_apb_clk_en", &self.uart2_apb_clk_en())
            .field("uart3_apb_clk_en", &self.uart3_apb_clk_en())
            .field("uart4_apb_clk_en", &self.uart4_apb_clk_en())
            .field("i2c0_apb_clk_en", &self.i2c0_apb_clk_en())
            .field("i2c1_apb_clk_en", &self.i2c1_apb_clk_en())
            .field("i2s0_apb_clk_en", &self.i2s0_apb_clk_en())
            .field("i2s1_apb_clk_en", &self.i2s1_apb_clk_en())
            .field("i2s2_apb_clk_en", &self.i2s2_apb_clk_en())
            .field("i3c_mst_apb_clk_en", &self.i3c_mst_apb_clk_en())
            .field("i3c_slv_apb_clk_en", &self.i3c_slv_apb_clk_en())
            .field("gpspi2_apb_clk_en", &self.gpspi2_apb_clk_en())
            .field("gpspi3_apb_clk_en", &self.gpspi3_apb_clk_en())
            .field("timergrp0_apb_clk_en", &self.timergrp0_apb_clk_en())
            .field("timergrp1_apb_clk_en", &self.timergrp1_apb_clk_en())
            .field("systimer_apb_clk_en", &self.systimer_apb_clk_en())
            .field("twai0_apb_clk_en", &self.twai0_apb_clk_en())
            .field("twai1_apb_clk_en", &self.twai1_apb_clk_en())
            .field("twai2_apb_clk_en", &self.twai2_apb_clk_en())
            .field("mcpwm0_apb_clk_en", &self.mcpwm0_apb_clk_en())
            .field("mcpwm1_apb_clk_en", &self.mcpwm1_apb_clk_en())
            .field("usb_device_apb_clk_en", &self.usb_device_apb_clk_en())
            .field("pcnt_apb_clk_en", &self.pcnt_apb_clk_en())
            .field("parlio_apb_clk_en", &self.parlio_apb_clk_en())
            .finish()
    }
}
impl W {
    ///Bit 0 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn rmt_sys_clk_en(&mut self) -> RMT_SYS_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        RMT_SYS_CLK_EN_W::new(self, 0)
    }
    ///Bit 1 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn hp_clkrst_apb_clk_en(&mut self) -> HP_CLKRST_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        HP_CLKRST_APB_CLK_EN_W::new(self, 1)
    }
    ///Bit 2 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn sysreg_apb_clk_en(&mut self) -> SYSREG_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        SYSREG_APB_CLK_EN_W::new(self, 2)
    }
    ///Bit 3 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn icm_apb_clk_en(&mut self) -> ICM_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        ICM_APB_CLK_EN_W::new(self, 3)
    }
    ///Bit 4 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn intrmtx_apb_clk_en(&mut self) -> INTRMTX_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        INTRMTX_APB_CLK_EN_W::new(self, 4)
    }
    ///Bit 5 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn adc_apb_clk_en(&mut self) -> ADC_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        ADC_APB_CLK_EN_W::new(self, 5)
    }
    ///Bit 6 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn uhci_apb_clk_en(&mut self) -> UHCI_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        UHCI_APB_CLK_EN_W::new(self, 6)
    }
    ///Bit 7 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn uart0_apb_clk_en(&mut self) -> UART0_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        UART0_APB_CLK_EN_W::new(self, 7)
    }
    ///Bit 8 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn uart1_apb_clk_en(&mut self) -> UART1_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        UART1_APB_CLK_EN_W::new(self, 8)
    }
    ///Bit 9 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn uart2_apb_clk_en(&mut self) -> UART2_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        UART2_APB_CLK_EN_W::new(self, 9)
    }
    ///Bit 10 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn uart3_apb_clk_en(&mut self) -> UART3_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        UART3_APB_CLK_EN_W::new(self, 10)
    }
    ///Bit 11 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn uart4_apb_clk_en(&mut self) -> UART4_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        UART4_APB_CLK_EN_W::new(self, 11)
    }
    ///Bit 12 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn i2c0_apb_clk_en(&mut self) -> I2C0_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        I2C0_APB_CLK_EN_W::new(self, 12)
    }
    ///Bit 13 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn i2c1_apb_clk_en(&mut self) -> I2C1_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        I2C1_APB_CLK_EN_W::new(self, 13)
    }
    ///Bit 14 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn i2s0_apb_clk_en(&mut self) -> I2S0_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        I2S0_APB_CLK_EN_W::new(self, 14)
    }
    ///Bit 15 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn i2s1_apb_clk_en(&mut self) -> I2S1_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        I2S1_APB_CLK_EN_W::new(self, 15)
    }
    ///Bit 16 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn i2s2_apb_clk_en(&mut self) -> I2S2_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        I2S2_APB_CLK_EN_W::new(self, 16)
    }
    ///Bit 17 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn i3c_mst_apb_clk_en(&mut self) -> I3C_MST_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        I3C_MST_APB_CLK_EN_W::new(self, 17)
    }
    ///Bit 18 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn i3c_slv_apb_clk_en(&mut self) -> I3C_SLV_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        I3C_SLV_APB_CLK_EN_W::new(self, 18)
    }
    ///Bit 19 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn gpspi2_apb_clk_en(&mut self) -> GPSPI2_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        GPSPI2_APB_CLK_EN_W::new(self, 19)
    }
    ///Bit 20 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn gpspi3_apb_clk_en(&mut self) -> GPSPI3_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        GPSPI3_APB_CLK_EN_W::new(self, 20)
    }
    ///Bit 21 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn timergrp0_apb_clk_en(&mut self) -> TIMERGRP0_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        TIMERGRP0_APB_CLK_EN_W::new(self, 21)
    }
    ///Bit 22 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn timergrp1_apb_clk_en(&mut self) -> TIMERGRP1_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        TIMERGRP1_APB_CLK_EN_W::new(self, 22)
    }
    ///Bit 23 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn systimer_apb_clk_en(&mut self) -> SYSTIMER_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        SYSTIMER_APB_CLK_EN_W::new(self, 23)
    }
    ///Bit 24 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn twai0_apb_clk_en(&mut self) -> TWAI0_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        TWAI0_APB_CLK_EN_W::new(self, 24)
    }
    ///Bit 25 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn twai1_apb_clk_en(&mut self) -> TWAI1_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        TWAI1_APB_CLK_EN_W::new(self, 25)
    }
    ///Bit 26 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn twai2_apb_clk_en(&mut self) -> TWAI2_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        TWAI2_APB_CLK_EN_W::new(self, 26)
    }
    ///Bit 27 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn mcpwm0_apb_clk_en(&mut self) -> MCPWM0_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        MCPWM0_APB_CLK_EN_W::new(self, 27)
    }
    ///Bit 28 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_apb_clk_en(&mut self) -> MCPWM1_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        MCPWM1_APB_CLK_EN_W::new(self, 28)
    }
    ///Bit 29 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn usb_device_apb_clk_en(&mut self) -> USB_DEVICE_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        USB_DEVICE_APB_CLK_EN_W::new(self, 29)
    }
    ///Bit 30 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn pcnt_apb_clk_en(&mut self) -> PCNT_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        PCNT_APB_CLK_EN_W::new(self, 30)
    }
    ///Bit 31 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn parlio_apb_clk_en(&mut self) -> PARLIO_APB_CLK_EN_W<SOC_CLK_CTRL2_SPEC> {
        PARLIO_APB_CLK_EN_W::new(self, 31)
    }
}
/**Reserved

You can [`read`](crate::generic::Reg::read) this register and get [`soc_clk_ctrl2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`soc_clk_ctrl2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct SOC_CLK_CTRL2_SPEC;
impl crate::RegisterSpec for SOC_CLK_CTRL2_SPEC {
    type Ux = u32;
}
///`read()` method returns [`soc_clk_ctrl2::R`](R) reader structure
impl crate::Readable for SOC_CLK_CTRL2_SPEC {}
///`write(|w| ..)` method takes [`soc_clk_ctrl2::W`](W) writer structure
impl crate::Writable for SOC_CLK_CTRL2_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets SOC_CLK_CTRL2 to value 0x20f8_0fde
impl crate::Resettable for SOC_CLK_CTRL2_SPEC {
    const RESET_VALUE: u32 = 0x20f8_0fde;
}
