
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.566495                       # Number of seconds simulated
sim_ticks                                566494555000                       # Number of ticks simulated
final_tick                               1199433499500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108869                       # Simulator instruction rate (inst/s)
host_op_rate                                   116796                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30836844                       # Simulator tick rate (ticks/s)
host_mem_usage                                5499208                       # Number of bytes of host memory used
host_seconds                                 18370.70                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2145623354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     45572160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45614720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     38405312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38405312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       712065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              712730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        600083                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             600083                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        75129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     80445892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80521021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        75129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            75129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        67794671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67794671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        67794671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        75129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     80445892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148315692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      712730                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     600083                       # Number of write requests accepted
system.mem_ctrls.readBursts                    712730                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   600083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               45610304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38403520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45614720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38405312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     69                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             44187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             44033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             44651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            44695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            44697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            44012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            38088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37373                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  566143226500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                712730                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               600083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  471746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  209382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       257707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.005207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.274785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.701409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        76883     29.83%     29.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        64615     25.07%     54.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35276     13.69%     68.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19470      7.56%     76.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17245      6.69%     82.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6641      2.58%     85.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4017      1.56%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3608      1.40%     88.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        29952     11.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       257707                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.121552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.530442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.967894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         35324     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           49      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           18      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           12      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35417                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.942570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.903201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.172341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20513     57.92%     57.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              568      1.60%     59.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10859     30.66%     90.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2894      8.17%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              505      1.43%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               75      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35417                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18341760500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             31704154250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3563305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25737.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44487.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        80.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   552298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  502711                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     431244.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                899590020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                478143435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2519041980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1553524200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         19653114000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          13714724400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            927704160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     55223107650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     25825572960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      85098787890                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           205902940455                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            363.468520                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         533645999000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1267302750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8337890000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 345623664000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  67254441500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   22907684750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 121103572000                       # Time in different power states
system.mem_ctrls_1.actEnergy                940437960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                499854630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2569357560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1578762900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19531415280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13721539890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            928953600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     55433098500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     25339299360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      85230268110                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           205782636510                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            363.256158                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         533627835000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1278895250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8285780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 346411315500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  65988004500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   22966318250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 121564241500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2189407                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           394927891                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2190431                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            180.296887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.658378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.341622                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000643                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          672                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         802418361                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        802418361                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    245037852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       245037852                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    148629497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      148629497                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1435                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1435                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    393667349                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        393667349                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    393667352                       # number of overall hits
system.cpu.dcache.overall_hits::total       393667352                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4851357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4851357                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1592632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1592632                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      6443989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6443989                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      6443989                       # number of overall misses
system.cpu.dcache.overall_misses::total       6443989                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 197725877000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 197725877000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  85083178801                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  85083178801                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1936500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1936500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 282809055801                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 282809055801                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 282809055801                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 282809055801                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    249889209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    249889209                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    400111338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    400111338                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    400111341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    400111341                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.019414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019414                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.010602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010602                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.016105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016105                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.016105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016105                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 40756.818556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40756.818556                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 53422.999664                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53422.999664                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14560.150376                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14560.150376                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 43887.265450                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43887.265450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 43887.265450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43887.265450                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1083291                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18110                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.817283                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1557830                       # number of writebacks
system.cpu.dcache.writebacks::total           1557830                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3022167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3022167                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1232548                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1232548                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4254715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4254715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4254715                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4254715                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1829190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1829190                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       360084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       360084                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2189274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2189274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2189274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2189274                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  70310041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  70310041000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  12751278949                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12751278949                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1803500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1803500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  83061319949                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  83061319949                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  83061319949                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  83061319949                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005472                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005472                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005472                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 38437.800885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38437.800885                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 35411.956513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35411.956513                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13560.150376                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13560.150376                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 37940.120766                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37940.120766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 37940.120766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37940.120766                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             30152                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.929923                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1264072841                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             30663                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          41224.695594                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   252.443700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   258.486222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.493054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.504856                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         720960823                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        720960823                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    360433943                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       360433943                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    360433943                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        360433943                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    360433943                       # number of overall hits
system.cpu.icache.overall_hits::total       360433943                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        31392                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         31392                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        31392                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          31392                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        31392                       # number of overall misses
system.cpu.icache.overall_misses::total         31392                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    474808000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    474808000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    474808000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    474808000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    474808000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    474808000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    360465335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    360465335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    360465335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    360465335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    360465335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    360465335                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15125.127421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15125.127421                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15125.127421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15125.127421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15125.127421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15125.127421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        30152                       # number of writebacks
system.cpu.icache.writebacks::total             30152                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1239                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1239                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1239                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1239                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1239                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1239                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        30153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        30153                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        30153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        30153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        30153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        30153                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    430377000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    430377000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    430377000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    430377000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    430377000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    430377000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14273.107154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14273.107154                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14273.107154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14273.107154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14273.107154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14273.107154                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    713405                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     4012682                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    746173                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.377683                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       62.223752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        740.723509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    68.993439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 31896.059300                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.022605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.973390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28919                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36198821                       # Number of tag accesses
system.l2.tags.data_accesses                 36198821                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1557830                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1557830                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        29125                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            29125                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       252333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                252333                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        29484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29484                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1225002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1225002                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         29484                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1477335                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1506819                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        29484                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1477335                       # number of overall hits
system.l2.overall_hits::total                 1506819                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       107751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107751                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       604321                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          604321                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          669                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       712072                       # number of demand (read+write) misses
system.l2.demand_misses::total                 712741                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          669                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       712072                       # number of overall misses
system.l2.overall_misses::total                712741                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   9546161500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9546161500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     73574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73574500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  54661018500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  54661018500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     73574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  64207180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64280754500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     73574500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  64207180000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64280754500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1557830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1557830                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        29125                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        29125                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       360084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            360084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        30153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1829323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1829323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        30153                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2189407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2219560                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        30153                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2189407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2219560                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.299239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.299239                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.022187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022187                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.330352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.330352                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.022187                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.325235                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.321118                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.022187                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.325235                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.321118                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88594.644133                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88594.644133                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 109976.831091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109976.831091                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 90450.304557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90450.304557                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 109976.831091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90169.505331                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90188.097079                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 109976.831091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90169.505331                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90188.097079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               600083                       # number of writebacks
system.l2.writebacks::total                    600083                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  11                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 11                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       107751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107751                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       604314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       604314                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       712065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            712730                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       712065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           712730                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8468651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8468651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     66576000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66576000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  48617093500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48617093500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     66576000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  57085745000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57152321000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     66576000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  57085745000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57152321000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.299239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.299239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.022054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.330348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.330348                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.022054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.325232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.321113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.022054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.325232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.321113                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78594.644133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78594.644133                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 100114.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 100114.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 80450.053284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80450.053284                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 100114.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80169.289320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80187.898643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 100114.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80169.289320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80187.898643                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1425579                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       712856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             604979                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       600083                       # Transaction distribution
system.membus.trans_dist::CleanEvict           112766                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107751                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107751                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604979                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2138309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2138309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84020032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84020032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            712730                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  712730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              712730                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1912955500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1927634250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       163626334                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    125534487                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     22885626                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    107444650                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       105197712                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     97.908748                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3712199                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          531                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         3899                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         2879                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         1020                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          175                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1199433499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1132989193                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    373709973                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1425765555                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           163626334                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    108912790                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             736248949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        45793362                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles         9230                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         360465335                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       9280129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1132864833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.330321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.309708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        478210804     42.21%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        170344906     15.04%     57.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        116198035     10.26%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        368111088     32.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1132864833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.144420                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.258411                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        381036898                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      93784355                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         631064075                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       4084476                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       22895025                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     92687895                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1737                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1381901969                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      88592018                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       22895025                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        432800739                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        68920846                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        63059                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         582996527                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      25188613                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1297882010                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      40499581                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       4509982                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1232155                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       12751447                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        8799784                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         1811                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2141280805                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8124621078                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1317124677                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    905540047                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1756198730                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        385082045                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1617                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1611                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           8452406                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    300524231                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    168625693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     18322726                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3563281                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1273468558                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4957                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1191167081                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8384356                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    226903174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    565311494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          249                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1132864833                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.051464                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.084418                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    491842089     43.42%     43.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    220826295     19.49%     62.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    306240598     27.03%     89.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     98562446      8.70%     98.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     14844276      1.31%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       520851      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         8439      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        18453      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1386      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1132864833                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        85030690     63.46%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             28      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     63.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       600323      0.45%     63.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     63.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     63.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc         1152      0.00%     63.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      5864375      4.38%     68.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        67747      0.05%     68.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       30343734     22.65%     90.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      12087493      9.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     578806135     48.59%     48.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1905368      0.16%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     48.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     29081355      2.44%     51.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        67304      0.01%     51.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3437480      0.29%     51.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        41845      0.00%     51.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      7414939      0.62%     52.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     57857281      4.86%     56.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     55596828      4.67%     61.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt        13552      0.00%     61.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    141273780     11.86%     73.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     69880791      5.87%     79.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    153526944     12.89%     92.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     92263479      7.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1191167081                       # Type of FU issued
system.switch_cpus.iq.rate                   1.051349                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           133995542                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.112491                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2852570412                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1074526303                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    749338363                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    805008480                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    425862412                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    394883066                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      919391688                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       405770935                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     33207948                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     46235593                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       134470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       420947                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     16735911                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        21719                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        51413                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       22895025                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        26531877                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1003819                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1273481000                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     300524231                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    168625693                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1611                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          64475                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        923133                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       420947                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     12916689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     11104973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     24021662                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1154439270                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     282234281                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     36727810                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  7485                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            441169678                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        112071646                       # Number of branches executed
system.switch_cpus.iew.exec_stores          158935397                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.018932                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1144889364                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1144221429                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         566914071                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         991895073                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.009914                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.571546                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    182888302                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     22883970                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1098171087                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.953019                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.469525                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    626635419     57.06%     57.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    196948917     17.93%     75.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    129421828     11.79%     86.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     65239546      5.94%     92.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37181190      3.39%     96.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     26810667      2.44%     98.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4953835      0.45%     99.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5272253      0.48%     99.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      5707432      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1098171087                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000007216                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1046577543                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              406178410                       # Number of memory references committed
system.switch_cpus.commit.loads             254288633                       # Number of loads committed
system.switch_cpus.commit.membars                3136                       # Number of memory barriers committed
system.switch_cpus.commit.branches          101517331                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          390670388                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         789565304                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1804274                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    485758456     46.41%     46.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1875883      0.18%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     28988270      2.77%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        63425      0.01%     49.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3289981      0.31%     49.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        41806      0.00%     49.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      6919607      0.66%     50.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     57852756      5.53%     55.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     55595397      5.31%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt        13552      0.00%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    108171026     10.34%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     60038365      5.74%     77.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    146117607     13.96%     91.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     91851412      8.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1046577543                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       5707432                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2321929409                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2493629892                       # The number of ROB writes
system.switch_cpus.timesIdled                   13802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  124360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1046570327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.132989                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.132989                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.882621                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.882621                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1144899027                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       477224526                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         872377594                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        593118775                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4269896168                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        687631064                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3267334253                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      146000516                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      4439119                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2219560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            562                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1199433499500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1859476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2157913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        30152                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          744899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           360084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          360084                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30153                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1829323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        90458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6568221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6658679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3859520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    239823168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              243682688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          713405                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38405312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2932965                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001366                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036941                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2928960     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4004      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2932965                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3807541500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          45362733                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3284113993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
