Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr  8 06:30:17 2023
| Host         : Y1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_uart_timing_summary_routed.rpt -pb top_uart_timing_summary_routed.pb -rpx top_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.385        0.000                      0                   69        0.169        0.000                      0                   69        3.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.385        0.000                      0                   69        0.169        0.000                      0                   69        3.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.376ns (33.463%)  route 2.736ns (66.537%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.675     8.813    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.354     9.167 r  uart_i/uart_rx_unit/array_reg[3]_i_1/O
                         net (fo=4, routed)           0.351     9.518    uart_i/fifo_rx_unit/reg_file_unit/E[0]
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.954    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X40Y58         FDRE (Setup_fdre_C_CE)      -0.407    12.902    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.376ns (33.463%)  route 2.736ns (66.537%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.675     8.813    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.354     9.167 r  uart_i/uart_rx_unit/array_reg[3]_i_1/O
                         net (fo=4, routed)           0.351     9.518    uart_i/fifo_rx_unit/reg_file_unit/E[0]
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.954    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X40Y58         FDRE (Setup_fdre_C_CE)      -0.407    12.902    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_rx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.350ns (31.965%)  route 2.873ns (68.035%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.512     8.650    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.328     8.978 r  uart_i/uart_rx_unit/s_reg[4]_i_1__0/O
                         net (fo=5, routed)           0.651     9.629    uart_i/uart_rx_unit/s_next
    SLICE_X43Y56         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.955    uart_i/uart_rx_unit/CLK
    SLICE_X43Y56         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[1]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X43Y56         FDCE (Setup_fdce_C_CE)      -0.205    13.105    uart_i/uart_rx_unit/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_rx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.350ns (31.965%)  route 2.873ns (68.035%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.512     8.650    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.328     8.978 r  uart_i/uart_rx_unit/s_reg[4]_i_1__0/O
                         net (fo=5, routed)           0.651     9.629    uart_i/uart_rx_unit/s_next
    SLICE_X43Y56         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.955    uart_i/uart_rx_unit/CLK
    SLICE_X43Y56         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[2]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X43Y56         FDCE (Setup_fdce_C_CE)      -0.205    13.105    uart_i/uart_rx_unit/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.105    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.376ns (34.660%)  route 2.594ns (65.340%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.675     8.813    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.354     9.167 r  uart_i/uart_rx_unit/array_reg[3]_i_1/O
                         net (fo=4, routed)           0.209     9.376    uart_i/fifo_rx_unit/reg_file_unit/E[0]
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.955    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X40Y56         FDRE (Setup_fdre_C_CE)      -0.407    12.903    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.376ns (34.660%)  route 2.594ns (65.340%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.675     8.813    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.354     9.167 r  uart_i/uart_rx_unit/array_reg[3]_i_1/O
                         net (fo=4, routed)           0.209     9.376    uart_i/fifo_rx_unit/reg_file_unit/E[0]
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.955    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.310    
    SLICE_X40Y56         FDRE (Setup_fdre_C_CE)      -0.407    12.903    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_rx_unit/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.350ns (32.505%)  route 2.803ns (67.495%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.512     8.650    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.328     8.978 r  uart_i/uart_rx_unit/s_reg[4]_i_1__0/O
                         net (fo=5, routed)           0.581     9.559    uart_i/uart_rx_unit/s_next
    SLICE_X43Y57         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.954    uart_i/uart_rx_unit/CLK
    SLICE_X43Y57         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[3]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X43Y57         FDCE (Setup_fdce_C_CE)      -0.205    13.104    uart_i/uart_rx_unit/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_rx_unit/s_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.350ns (32.505%)  route 2.803ns (67.495%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.512     8.650    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.328     8.978 r  uart_i/uart_rx_unit/s_reg[4]_i_1__0/O
                         net (fo=5, routed)           0.581     9.559    uart_i/uart_rx_unit/s_next
    SLICE_X43Y57         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.954    uart_i/uart_rx_unit/CLK
    SLICE_X43Y57         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[4]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X43Y57         FDCE (Setup_fdce_C_CE)      -0.205    13.104    uart_i/uart_rx_unit/s_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_rx_unit/b_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.350ns (33.448%)  route 2.686ns (66.552%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.646     8.783    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.328     9.111 r  uart_i/uart_rx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.331     9.442    uart_i/uart_rx_unit/b_next
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.954    uart_i/uart_rx_unit/CLK
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[0]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X40Y57         FDCE (Setup_fdce_C_CE)      -0.205    13.104    uart_i/uart_rx_unit/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_rx_unit/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.350ns (33.448%)  route 2.686ns (66.552%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.737     5.406    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.518     5.924 f  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.914     6.838    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.988 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=5, routed)           0.796     7.783    uart_i/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.354     8.137 f  uart_i/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=14, routed)          0.646     8.783    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.328     9.111 r  uart_i/uart_rx_unit/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.331     9.442    uart_i/uart_rx_unit/b_next
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.954    uart_i/uart_rx_unit/CLK
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[1]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.309    
    SLICE_X40Y57         FDCE (Setup_fdce_C_CE)      -0.205    13.104    uart_i/uart_rx_unit/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  3.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/baud_gen_unit/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.497    uart_i/baud_gen_unit/CLK
    SLICE_X39Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  uart_i/baud_gen_unit/r_reg_reg[1]/Q
                         net (fo=8, routed)           0.124     1.763    uart_i/baud_gen_unit/r_reg_reg[1]
    SLICE_X38Y57         LUT5 (Prop_lut5_I2_O)        0.048     1.811 r  uart_i/baud_gen_unit/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    uart_i/baud_gen_unit/r_next[3]
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     2.014    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[3]/C
                         clock pessimism             -0.504     1.510    
    SLICE_X38Y57         FDCE (Hold_fdce_C_D)         0.131     1.641    uart_i/baud_gen_unit/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.499    uart_i/uart_rx_unit/CLK
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  uart_i/uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.760    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]_0[0]
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     1.586    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/baud_gen_unit/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.497    uart_i/baud_gen_unit/CLK
    SLICE_X39Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  uart_i/baud_gen_unit/r_reg_reg[1]/Q
                         net (fo=8, routed)           0.124     1.763    uart_i/baud_gen_unit/r_reg_reg[1]
    SLICE_X38Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.808 r  uart_i/baud_gen_unit/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    uart_i/baud_gen_unit/r_next[2]
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     2.014    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[2]/C
                         clock pessimism             -0.504     1.510    
    SLICE_X38Y57         FDCE (Hold_fdce_C_D)         0.121     1.631    uart_i/baud_gen_unit/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_unit/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.499    uart_i/uart_rx_unit/CLK
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  uart_i/uart_rx_unit/b_reg_reg[1]/Q
                         net (fo=2, routed)           0.123     1.763    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]_0[1]
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.066     1.582    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_unit/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.855%)  route 0.131ns (48.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.499    uart_i/uart_rx_unit/CLK
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  uart_i/uart_rx_unit/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.131     1.771    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]_0[2]
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.070     1.585    uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/baud_gen_unit/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.906%)  route 0.094ns (31.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.585     1.497    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.164     1.661 r  uart_i/baud_gen_unit/r_reg_reg[4]/Q
                         net (fo=6, routed)           0.094     1.756    uart_i/baud_gen_unit/r_reg_reg[4]
    SLICE_X39Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  uart_i/baud_gen_unit/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    uart_i/baud_gen_unit/r_next[5]
    SLICE_X39Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     2.014    uart_i/baud_gen_unit/CLK
    SLICE_X39Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[5]/C
                         clock pessimism             -0.504     1.510    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.092     1.602    uart_i/baud_gen_unit/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_i/uart_tx_unit/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_tx_unit/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.804%)  route 0.130ns (41.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    uart_i/uart_tx_unit/CLK
    SLICE_X40Y55         FDCE                                         r  uart_i/uart_tx_unit/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  uart_i/uart_tx_unit/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=13, routed)          0.130     1.772    uart_i/uart_tx_unit/state_reg[1]
    SLICE_X41Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  uart_i/uart_tx_unit/s_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.817    uart_i/uart_tx_unit/s_reg[2]_i_1__0_n_0
    SLICE_X41Y55         FDCE                                         r  uart_i/uart_tx_unit/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    uart_i/uart_tx_unit/CLK
    SLICE_X41Y55         FDCE                                         r  uart_i/uart_tx_unit/s_reg_reg[2]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092     1.605    uart_i/uart_tx_unit/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 uart_i/baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/baud_gen_unit/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.105%)  route 0.178ns (48.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    uart_i/baud_gen_unit/CLK
    SLICE_X39Y56         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     1.639 f  uart_i/baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.178     1.817    uart_i/baud_gen_unit/r_reg_reg[6]
    SLICE_X38Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.862 r  uart_i/baud_gen_unit/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    uart_i/baud_gen_unit/r_next[0]
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.855     2.014    uart_i/baud_gen_unit/CLK
    SLICE_X38Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[0]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X38Y57         FDCE (Hold_fdce_C_D)         0.121     1.634    uart_i/baud_gen_unit/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_unit/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_rx_unit/b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.499    uart_i/uart_rx_unit/CLK
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.128     1.627 r  uart_i/uart_rx_unit/b_reg_reg[5]/Q
                         net (fo=1, routed)           0.126     1.753    uart_i/uart_rx_unit/p_0_in[4]
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/uart_rx_unit/CLK
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[4]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X40Y57         FDCE (Hold_fdce_C_D)         0.022     1.521    uart_i/uart_rx_unit/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_rx_unit/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.240%)  route 0.208ns (52.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    uart_i/uart_rx_unit/CLK
    SLICE_X39Y56         FDCE                                         r  uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=18, routed)          0.208     1.847    uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[1]_0[0]
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  uart_i/uart_rx_unit/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    uart_i/uart_rx_unit/n_reg[2]_i_1_n_0
    SLICE_X42Y56         FDCE                                         r  uart_i/uart_rx_unit/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    uart_i/uart_rx_unit/CLK
    SLICE_X42Y56         FDCE                                         r  uart_i/uart_rx_unit/n_reg_reg[2]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.121     1.657    uart_i/uart_rx_unit/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y57    uart_i/baud_gen_unit/r_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y57    uart_i/baud_gen_unit/r_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y57    uart_i/baud_gen_unit/r_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y56    uart_i/baud_gen_unit/r_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y57    uart_i/baud_gen_unit/r_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    uart_i/baud_gen_unit/r_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    uart_i/baud_gen_unit/r_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y57    uart_i/baud_gen_unit/r_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y57    uart_i/baud_gen_unit/r_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    uart_i/baud_gen_unit/r_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57    uart_i/baud_gen_unit/r_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y57    uart_i/baud_gen_unit/r_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y57    uart_i/baud_gen_unit/r_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y57    uart_i/baud_gen_unit/r_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.763ns  (logic 3.941ns (58.283%)  route 2.821ns (41.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.739     5.408    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/Q
                         net (fo=1, routed)           2.821     8.685    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.170 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.170    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.693ns  (logic 3.966ns (59.256%)  route 2.727ns (40.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.739     5.408    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]/Q
                         net (fo=1, routed)           2.727     8.591    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.101 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.101    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.795ns  (logic 3.987ns (68.808%)  route 1.807ns (31.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.409    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/Q
                         net (fo=1, routed)           1.807     7.672    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.203 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.203    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_i/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 4.065ns (70.841%)  route 1.673ns (29.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.409    uart_i/uart_tx_unit/CLK
    SLICE_X42Y55         FDPE                                         r  uart_i/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDPE (Prop_fdpe_C_Q)         0.518     5.927 r  uart_i/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.673     7.600    tx_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.547    11.146 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.146    tx
    L14                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 3.995ns (69.920%)  route 1.719ns (30.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.409    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/Q
                         net (fo=1, routed)           1.719     7.583    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.123 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.123    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.381ns (79.885%)  route 0.348ns (20.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[1]/Q
                         net (fo=1, routed)           0.348     1.989    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.229 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.229    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_i/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.411ns (81.139%)  route 0.328ns (18.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    uart_i/uart_tx_unit/CLK
    SLICE_X42Y55         FDPE                                         r  uart_i/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.664 r  uart_i/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           0.328     1.992    tx_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.247     3.240 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.240    tx
    L14                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.373ns (77.860%)  route 0.390ns (22.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y56         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[0]/Q
                         net (fo=1, routed)           0.390     2.032    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.264 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.264    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.328ns (62.515%)  route 0.796ns (37.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.499    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[2]/Q
                         net (fo=1, routed)           0.796     2.436    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.623 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.623    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.352ns (63.092%)  route 0.791ns (36.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.499    uart_i/fifo_rx_unit/reg_file_unit/CLK
    SLICE_X40Y58         FDRE                                         r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  uart_i/fifo_rx_unit/reg_file_unit/array_reg_reg[3]/Q
                         net (fo=1, routed)           0.791     2.431    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.642 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.642    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/fifo_tx_unit/ctrl_unit/empty_reg_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.489ns (38.738%)  route 2.355ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.355     3.843    uart_i/fifo_tx_unit/ctrl_unit/AR[0]
    SLICE_X40Y55         FDPE                                         f  uart_i/fifo_tx_unit/ctrl_unit/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X40Y55         FDPE                                         r  uart_i/fifo_tx_unit/ctrl_unit/empty_reg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/fifo_tx_unit/ctrl_unit/full_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.489ns (38.738%)  route 2.355ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.355     3.843    uart_i/fifo_tx_unit/ctrl_unit/AR[0]
    SLICE_X40Y55         FDCE                                         f  uart_i/fifo_tx_unit/ctrl_unit/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/fifo_tx_unit/ctrl_unit/CLK
    SLICE_X40Y55         FDCE                                         r  uart_i/fifo_tx_unit/ctrl_unit/full_reg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_tx_unit/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.489ns (38.738%)  route 2.355ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.355     3.843    uart_i/uart_tx_unit/AR[0]
    SLICE_X40Y55         FDCE                                         f  uart_i/uart_tx_unit/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/uart_tx_unit/CLK
    SLICE_X40Y55         FDCE                                         r  uart_i/uart_tx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_tx_unit/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.489ns (38.738%)  route 2.355ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.355     3.843    uart_i/uart_tx_unit/AR[0]
    SLICE_X40Y55         FDCE                                         f  uart_i/uart_tx_unit/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/uart_tx_unit/CLK
    SLICE_X40Y55         FDCE                                         r  uart_i/uart_tx_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_tx_unit/n_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.489ns (38.738%)  route 2.355ns (61.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.355     3.843    uart_i/uart_tx_unit/AR[0]
    SLICE_X40Y55         FDCE                                         f  uart_i/uart_tx_unit/n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/uart_tx_unit/CLK
    SLICE_X40Y55         FDCE                                         r  uart_i/uart_tx_unit/n_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_tx_unit/s_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.489ns (38.782%)  route 2.350ns (61.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.350     3.839    uart_i/uart_tx_unit/AR[0]
    SLICE_X41Y55         FDCE                                         f  uart_i/uart_tx_unit/s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/uart_tx_unit/CLK
    SLICE_X41Y55         FDCE                                         r  uart_i/uart_tx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_tx_unit/s_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.489ns (38.782%)  route 2.350ns (61.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.350     3.839    uart_i/uart_tx_unit/AR[0]
    SLICE_X41Y55         FDCE                                         f  uart_i/uart_tx_unit/s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/uart_tx_unit/CLK
    SLICE_X41Y55         FDCE                                         r  uart_i/uart_tx_unit/s_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_tx_unit/s_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.489ns (38.782%)  route 2.350ns (61.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.350     3.839    uart_i/uart_tx_unit/AR[0]
    SLICE_X41Y55         FDCE                                         f  uart_i/uart_tx_unit/s_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/uart_tx_unit/CLK
    SLICE_X41Y55         FDCE                                         r  uart_i/uart_tx_unit/s_reg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_rx_unit/sync1_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.762ns  (logic 1.489ns (39.572%)  route 2.274ns (60.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.274     3.762    uart_i/uart_rx_unit/AR[0]
    SLICE_X42Y55         FDCE                                         f  uart_i/uart_rx_unit/sync1_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/uart_rx_unit/CLK
    SLICE_X42Y55         FDCE                                         r  uart_i/uart_rx_unit/sync1_reg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_rx_unit/sync2_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.762ns  (logic 1.489ns (39.572%)  route 2.274ns (60.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=44, routed)          2.274     3.762    uart_i/uart_rx_unit/AR[0]
    SLICE_X42Y55         FDCE                                         f  uart_i/uart_rx_unit/sync2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563     4.955    uart_i/uart_rx_unit/CLK
    SLICE_X42Y55         FDCE                                         r  uart_i/uart_rx_unit/sync2_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_i/uart_rx_unit/sync1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.226ns (37.889%)  route 0.371ns (62.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    K16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.597    uart_i/uart_rx_unit/rx
    SLICE_X42Y55         FDCE                                         r  uart_i/uart_rx_unit/sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    uart_i/uart_rx_unit/CLK
    SLICE_X42Y55         FDCE                                         r  uart_i/uart_rx_unit/sync1_reg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_rx_unit/s_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.257ns (27.737%)  route 0.669ns (72.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=44, routed)          0.669     0.925    uart_i/uart_rx_unit/AR[0]
    SLICE_X42Y57         FDCE                                         f  uart_i/uart_rx_unit/s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/uart_rx_unit/CLK
    SLICE_X42Y57         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_rx_unit/s_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.257ns (27.737%)  route 0.669ns (72.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=44, routed)          0.669     0.925    uart_i/uart_rx_unit/AR[0]
    SLICE_X43Y57         FDCE                                         f  uart_i/uart_rx_unit/s_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/uart_rx_unit/CLK
    SLICE_X43Y57         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_rx_unit/s_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.257ns (27.737%)  route 0.669ns (72.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=44, routed)          0.669     0.925    uart_i/uart_rx_unit/AR[0]
    SLICE_X43Y57         FDCE                                         f  uart_i/uart_rx_unit/s_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/uart_rx_unit/CLK
    SLICE_X43Y57         FDCE                                         r  uart_i/uart_rx_unit/s_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/baud_gen_unit/r_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.257ns (27.683%)  route 0.670ns (72.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=44, routed)          0.670     0.927    uart_i/baud_gen_unit/AR[0]
    SLICE_X41Y57         FDCE                                         f  uart_i/baud_gen_unit/r_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/baud_gen_unit/CLK
    SLICE_X41Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/baud_gen_unit/r_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.257ns (27.683%)  route 0.670ns (72.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=44, routed)          0.670     0.927    uart_i/baud_gen_unit/AR[0]
    SLICE_X41Y57         FDCE                                         f  uart_i/baud_gen_unit/r_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/baud_gen_unit/CLK
    SLICE_X41Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/baud_gen_unit/r_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.257ns (27.683%)  route 0.670ns (72.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=44, routed)          0.670     0.927    uart_i/baud_gen_unit/AR[0]
    SLICE_X41Y57         FDCE                                         f  uart_i/baud_gen_unit/r_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/baud_gen_unit/CLK
    SLICE_X41Y57         FDCE                                         r  uart_i/baud_gen_unit/r_reg_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.257ns (27.683%)  route 0.670ns (72.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=44, routed)          0.670     0.927    uart_i/uart_rx_unit/AR[0]
    SLICE_X41Y57         FDCE                                         f  uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/uart_rx_unit/CLK
    SLICE_X41Y57         FDCE                                         r  uart_i/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_rx_unit/b_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.257ns (27.553%)  route 0.675ns (72.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=44, routed)          0.675     0.931    uart_i/uart_rx_unit/AR[0]
    SLICE_X40Y57         FDCE                                         f  uart_i/uart_rx_unit/b_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/uart_rx_unit/CLK
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_i/uart_rx_unit/b_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.257ns (27.553%)  route 0.675ns (72.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=44, routed)          0.675     0.931    uart_i/uart_rx_unit/AR[0]
    SLICE_X40Y57         FDCE                                         f  uart_i/uart_rx_unit/b_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.857     2.016    uart_i/uart_rx_unit/CLK
    SLICE_X40Y57         FDCE                                         r  uart_i/uart_rx_unit/b_reg_reg[1]/C





