INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:56:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.695ns  (required time - arrival time)
  Source:                 lsq4/handshake_lsq_lsq4_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.451ns (28.656%)  route 3.612ns (71.344%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4068, unset)         0.508     0.508    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X37Y165        FDCE                                         r  lsq4/handshake_lsq_lsq4_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y165        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq4/handshake_lsq_lsq4_core/ldq_head_q_reg[0]/Q
                         net (fo=42, routed)          0.546     1.270    lsq4/handshake_lsq_lsq4_core/ldq_head_q[0]
    SLICE_X36Y165        LUT5 (Prop_lut5_I2_O)        0.043     1.313 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_21/O
                         net (fo=1, routed)           0.000     1.313    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_21_n_0
    SLICE_X36Y165        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.500 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.500    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_6_n_0
    SLICE_X36Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.653 f  lsq4/handshake_lsq_lsq4_core/dataReg_reg[31]_i_7/O[1]
                         net (fo=1, routed)           0.324     1.977    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_ldd_dispatcher/TEMP_1_double_out_01[5]
    SLICE_X38Y168        LUT4 (Prop_lut4_I1_O)        0.119     2.096 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_5_q_i_3/O
                         net (fo=35, routed)          0.484     2.580    lsq4/handshake_lsq_lsq4_core/ldq_alloc_5_q_i_3_n_0
    SLICE_X22Y166        LUT6 (Prop_lut6_I5_O)        0.043     2.623 r  lsq4/handshake_lsq_lsq4_core/i___0_i_8/O
                         net (fo=1, routed)           0.331     2.954    lsq4/handshake_lsq_lsq4_core/i___0_i_8_n_0
    SLICE_X22Y167        LUT6 (Prop_lut6_I5_O)        0.043     2.997 r  lsq4/handshake_lsq_lsq4_core/i___0_i_2/O
                         net (fo=5, routed)           0.221     3.218    lsq4/handshake_lsq_lsq4_core/lsq4_ldData_0_valid
    SLICE_X22Y166        LUT4 (Prop_lut4_I0_O)        0.043     3.261 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_18__0/O
                         net (fo=16, routed)          0.315     3.576    lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_18__0_n_0
    SLICE_X21Y167        LUT4 (Prop_lut4_I3_O)        0.043     3.619 r  lsq4/handshake_lsq_lsq4_core/stq_data_1_q[31]_i_3__0/O
                         net (fo=3, routed)           0.378     3.997    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_1_1
    SLICE_X20Y169        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.242 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     4.242    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_4__0_n_0
    SLICE_X20Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     4.394 f  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.402     4.796    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_110_out[5]
    SLICE_X19Y172        LUT6 (Prop_lut6_I0_O)        0.121     4.917 r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q[31]_i_2__0/O
                         net (fo=34, routed)          0.146     5.063    lsq4/handshake_lsq_lsq4_core/stq_data_wen_5
    SLICE_X19Y172        LUT2 (Prop_lut2_I0_O)        0.043     5.106 r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q[31]_i_1__0/O
                         net (fo=32, routed)          0.465     5.571    lsq4/handshake_lsq_lsq4_core/stq_data_5_q[31]_i_1__0_n_0
    SLICE_X18Y171        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=4068, unset)         0.483     3.183    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X18Y171        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[1]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X18Y171        FDRE (Setup_fdre_C_R)       -0.271     2.876    lsq4/handshake_lsq_lsq4_core/stq_data_5_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.876    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                 -2.695    




