INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_add_constant.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_add_constant
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_finalization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_finalization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_initialization.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_initialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_key_schedule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_key_schedule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_linear_diffusion.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_linear_diffusion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sim_1/new/tb_ascon_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ascon_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/monsud/Scrivania/ascon_project/ascon_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
