(window.webpackJsonp=window.webpackJsonp||[]).push([[6],{372:function(t,r,e){"use strict";e.r(r);var o=e(0),i=Object(o.a)({},(function(){var t=this,r=t._self._c;return r("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[r("h1",{attrs:{id:"verilog"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#verilog"}},[t._v("#")]),t._v(" Verilog")]),t._v(" "),r("ul",[r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_01/"}},[t._v("01.Verilog HDL语言基本要素")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_02/"}},[t._v("02.Verilog HDL基本数据类型")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_03/"}},[t._v("03.Verilog HDL运算符和表达式")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_04/"}},[t._v("04.Verilog HDL模块")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_05/"}},[t._v("05.Verilog HDL程序设计和描述方式")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_06/"}},[t._v("06.Verilog HDL程序设计思想概览")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_07/"}},[t._v("07.Verilog HDL组合电路设计的方法")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_08/"}},[t._v("08.Verilog HDL组合电路之数字加法器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_09/"}},[t._v("09.Verilog HDL组合电路之数值比较器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_10/"}},[t._v("10.Verilog HDL组合电路之数据选择器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_11/"}},[t._v("11.Verilog HDL组合电路之数字编码器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_12/"}},[t._v("12.Verilog HDL组合电路之数字译码器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_13/"}},[t._v("13.Verilog HDL组合电路之奇偶校验器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_14/"}},[t._v("14.Verilog HDL时序电路设计基础")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_15/"}},[t._v("15.Verilog HDL时序电路之基本触发器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_16/"}},[t._v("16.Verilog HDL时序逻辑电路之计数器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_17/"}},[t._v("17.Verilog HDL时序逻辑电路之移位寄存器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_18/"}},[t._v("18.Verilog HDL时序逻辑电路之信号发生器")])],1),t._v(" "),r("li",[r("RouterLink",{attrs:{to:"/pages/Verilog_19/"}},[t._v("19.Verilog HDL有限状态机（FSM）设计基础")])],1)]),t._v(" "),r("hr"),t._v(" "),r("p",[r("strong",[r("a",{attrs:{href:"/message-board"}},[t._v("留言板")])])])])}),[],!1,null,null,null);r.default=i.exports}}]);