#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e321e6a480 .scope module, "work2Sim" "work2Sim" 2 1;
 .timescale 0 0;
v000001e321e6ebf0_0 .var "v", 0 0;
v000001e321e6ed30_0 .var "w", 0 0;
v000001e321e6ef10_0 .var "x", 0 0;
v000001e321e6efb0_0 .var "y", 0 0;
v000001e321ecea50_0 .net "z", 0 0, L_000001e321ed0360;  1 drivers
S_000001e321e6a610 .scope module, "g1" "work2" 2 4, 3 1 0, S_000001e321e6a480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
L_000001e321ed0360 .functor AND 1, L_000001e321e80840, L_000001e321ecfb80, C4<1>, C4<1>;
v000001e321e6eab0_0 .net "a", 0 0, v000001e321e6ef10_0;  1 drivers
v000001e321e6e650_0 .net "b", 0 0, v000001e321e6efb0_0;  1 drivers
v000001e321e6f370_0 .net "c", 0 0, v000001e321e6ebf0_0;  1 drivers
v000001e321e6edd0_0 .net "d", 0 0, v000001e321e6ed30_0;  1 drivers
v000001e321e6eb50_0 .net "s", 0 0, L_000001e321ed0360;  alias, 1 drivers
v000001e321e6e510_0 .net "s1", 0 0, L_000001e321e80840;  1 drivers
v000001e321e6e5b0_0 .net "s2", 0 0, L_000001e321ecfb80;  1 drivers
S_000001e321e761d0 .scope module, "m1" "eq" 3 5, 4 1 0, S_000001e321e6a610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_000001e321e805a0 .functor NOT 1, v000001e321e6ef10_0, C4<0>, C4<0>, C4<0>;
L_000001e321e808b0 .functor NOT 1, v000001e321e6efb0_0, C4<0>, C4<0>, C4<0>;
L_000001e321e80a70 .functor AND 1, v000001e321e6ef10_0, v000001e321e6efb0_0, C4<1>, C4<1>;
L_000001e321e80450 .functor AND 1, L_000001e321e805a0, L_000001e321e808b0, C4<1>, C4<1>;
L_000001e321e80840 .functor OR 1, L_000001e321e80a70, L_000001e321e80450, C4<0>, C4<0>;
v000001e321e6e970_0 .net "a", 0 0, v000001e321e6ef10_0;  alias, 1 drivers
v000001e321e6ee70_0 .net "b", 0 0, v000001e321e6efb0_0;  alias, 1 drivers
v000001e321e6e8d0_0 .net "na", 0 0, L_000001e321e805a0;  1 drivers
v000001e321e6e830_0 .net "nb", 0 0, L_000001e321e808b0;  1 drivers
v000001e321e6e6f0_0 .net "s", 0 0, L_000001e321e80840;  alias, 1 drivers
v000001e321e6e470_0 .net "s1", 0 0, L_000001e321e80a70;  1 drivers
v000001e321e6f0f0_0 .net "s2", 0 0, L_000001e321e80450;  1 drivers
S_000001e321e76360 .scope module, "m2" "eq" 3 6, 4 1 0, S_000001e321e6a610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_000001e321e80610 .functor NOT 1, v000001e321e6ebf0_0, C4<0>, C4<0>, C4<0>;
L_000001e321e80760 .functor NOT 1, v000001e321e6ed30_0, C4<0>, C4<0>, C4<0>;
L_000001e321e807d0 .functor AND 1, v000001e321e6ebf0_0, v000001e321e6ed30_0, C4<1>, C4<1>;
L_000001e321ed03d0 .functor AND 1, L_000001e321e80610, L_000001e321e80760, C4<1>, C4<1>;
L_000001e321ecfb80 .functor OR 1, L_000001e321e807d0, L_000001e321ed03d0, C4<0>, C4<0>;
v000001e321e6e790_0 .net "a", 0 0, v000001e321e6ebf0_0;  alias, 1 drivers
v000001e321e6ea10_0 .net "b", 0 0, v000001e321e6ed30_0;  alias, 1 drivers
v000001e321e6f190_0 .net "na", 0 0, L_000001e321e80610;  1 drivers
v000001e321e6f050_0 .net "nb", 0 0, L_000001e321e80760;  1 drivers
v000001e321e6f2d0_0 .net "s", 0 0, L_000001e321ecfb80;  alias, 1 drivers
v000001e321e6f230_0 .net "s1", 0 0, L_000001e321e807d0;  1 drivers
v000001e321e6ec90_0 .net "s2", 0 0, L_000001e321ed03d0;  1 drivers
    .scope S_000001e321e6a480;
T_0 ;
    %vpi_call 2 7 "$monitor", "%b %b %b %b %b", v000001e321e6ef10_0, v000001e321e6efb0_0, v000001e321e6ebf0_0, v000001e321e6ed30_0, v000001e321ecea50_0, $time {0 0 0};
    %vpi_call 2 8 "$display", "x y v w z                time" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ef10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e321e6ed30_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "work2Sim.v";
    "work2.v";
    "eq.v";
