[*]
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Sun May 26 07:18:34 2024
[*]
[dumpfile] "/home/toivo/code/tinytapeout/tt07-basilisc-2816-cpu/test/tb.vcd"
[dumpfile_mtime] "Sun May 26 07:16:45 2024"
[dumpfile_size] 54635261
[savefile] "/home/toivo/code/tinytapeout/tt07-basilisc-2816-cpu/test/tb.gtkw"
[timestart] 137450000
[size] 2463 1372
[pos] -1 -1
*-23.000000 179890000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.top.
[treeopen] tb.top.cpu.
[treeopen] tb.top.cpu.dec.
[treeopen] tb.top.cpu.dec.sched.
[treeopen] tb.top.cpu.mem_if.
[sst_width] 297
[signals_width] 268
[sst_expanded] 1
[sst_vpaned_height] 430
@28
tb.rst_n
tb.clk
@200
-
@28
tb.top.cpu.tx_jump
tb.top.tx_fetch
tb.top.tx_pins[1:0]
tb.top.rx_pins[1:0]
tb.top.cpu.pref.pc_data_in[1:0]
@200
-
@28
tb.top.cpu.pf_tx_command_valid
tb.top.cpu.sc_tx_command_valid
tb.top.cpu.tx_command_started
tb.top.cpu.tx_command[1:0]
@200
-
@28
tb.top.cpu.sc_tx
tb.top.cpu.sc_tx_command_valid
tb.top.cpu.tx_command_started
@200
-
@28
tb.top.cpu.dec.sched.tx_data_next
tb.top.cpu.tx_reply_wanted
tb.top.cpu.sc_reserve_tx
@200
-
@28
tb.top.cpu.dec.sched.regfile_en
tb.top.cpu.dec.sched.alu_en
@200
-
@22
tb.r0[7:0]
tb.r1[7:0]
tb.r2[7:0]
tb.r3[7:0]
tb.r4[7:0]
tb.r5[7:0]
tb.r6[7:0]
tb.r7[7:0]
@200
-
@22
tb.sp[7:0]
@200
-
@28
tb.top.cpu.pref.load_imm16
tb.top.cpu.pref.next_imm_data
@22
tb.top.cpu.pref.imm_reg[15:0]
@28
tb.top.cpu.pref.inst_reg_valid
@22
tb.top.cpu.pref.inst_reg[15:0]
@200
-
@22
tb.top.cpu.pref.pc[15:0]
@28
tb.top.cpu.pref.num_prefetched[1:0]
tb.top.cpu.pref.num_flushed[1:0]
@200
-
@28
tb.top.cpu.block_prefetch
tb.top.cpu.prefetch_idle
@200
-
@28
tb.top.cpu.dec.sched.alu.mul_result[1:0]
tb.top.cpu.dec.sched.alu.scan_in[1:0]
tb.top.cpu.dec.sched.alu.update_reg1
@22
tb.top.cpu.dec.sched.alu.reg_index[3:0]
@29
tb.top.cpu.dec.sched.alu.scan_out[1:0]
@200
-
-decoder
@28
tb.top.cpu.dec.jump
tb.top.cpu.dec.need_pre_stage
tb.top.cpu.dec.pre_stage
@200
-
@22
tb.top.cpu.dec.arg2_enc[5:0]
@28
tb.top.cpu.dec.use_imm8
tb.top.cpu.dec.use_zp
tb.top.cpu.dec.m
tb.top.cpu.dec.src1_from_pc
@200
-
@28
tb.top.cpu.dec.use_rotate
tb.top.cpu.dec.use_shr
tb.top.cpu.dec.use_mul
tb.top.cpu.dec.mul_only
tb.top.cpu.dec.feed_imm8
tb.top.cpu.dec.next_imm_data
@200
-
-scheduler
@28
tb.top.cpu.dec.sched.rx_started
tb.top.cpu.dec.sched.rx_data_valid
@200
-
@28
tb.top.cpu.dec.sched.stage[1:0]
tb.top.cpu.dec.sched.addr_stage
tb.top.cpu.dec.sched.data_stage
tb.top.cpu.dec.sched.ror1_stage
tb.top.cpu.dec.sched.rotate_stage
tb.top.cpu.dec.sched.mul1_stage
tb.top.cpu.dec.sched.mul2_stage
@200
-
@28
tb.top.cpu.dec.sched.skip_stage
tb.top.cpu.dec.sched.execute
tb.top.cpu.dec.sched.alu_en
@200
-
@28
tb.top.cpu.dec.sched.inst_valid
tb.top.cpu.dec.inst_done
tb.top.cpu.dec.sched.inst_done
tb.top.cpu.dec.sched.op_done
tb.top.cpu.dec.sched.tx_command_valid
@200
-
@28
tb.top.cpu.dec.do_swap
@200
-
@28
tb.top.cpu.dec.use_rotate
tb.top.cpu.dec.use_shr
tb.top.cpu.dec.use_sar
tb.top.cpu.dec.use_rol
tb.top.cpu.dec.use_shl
@200
-
@22
tb.top.cpu.dec.sched.rotate_count[3:0]
@28
tb.top.cpu.dec.sched.no_op
@200
-
@28
tb.top.cpu.dec.sched.imm_data_in[1:0]
@200
-
@28
tb.top.cpu.dec.block_prefetch
tb.top.cpu.dec.prefetch_idle
@200
-
@22
tb.top.cpu.dec.sched.cc[3:0]
@28
tb.top.cpu.dec.sched.use_cc
tb.top.cpu.dec.sched.cc_ok
@200
-
@22
tb.top.cpu.dec.sched.src[3:0]
@200
-
@28
tb.top.cpu.dec.sched.operation[2:0]
@200
-
@28
tb.top.cpu.dec.sched.external_arg1
tb.top.cpu.dec.sched.update_reg1
@200
-
@28
tb.top.cpu.dec.sched.external_arg2
@200
-
@28
tb.top.cpu.dec.sched.pair_op
tb.top.cpu.dec.sched.pair_op2
@200
-
@28
tb.top.cpu.dec.sched.sext2
tb.top.cpu.dec.sched.addr_src_sext2
tb.top.cpu.dec.sched.src_sext2
@200
-
@28
tb.top.cpu.dec.sched.arg2_limit_length[2:0]
@200
-
@28
tb.top.cpu.dec.sched.output_scan_out
tb.top.cpu.dec.sched.update_carry_flags
tb.top.cpu.dec.sched.update_other_flags
tb.top.cpu.dec.sched.reverse_args
@200
-
-prefetcher
@22
tb.top.cpu.pref.pc[15:0]
@28
tb.top.cpu.pref.write_pc
tb.top.cpu.pref.update_pc
tb.top.cpu.pref.ext_pc_next
@200
-
@28
tb.top.cpu.pref.pc_done
tb.top.cpu.pref.load_inst_reg
tb.top.cpu.pref.imm16_loaded
tb.top.cpu.pref.num_prefetched[1:0]
tb.top.cpu.pref.num_flushed[1:0]
@200
-
@28
tb.top.cpu.pref.sreg_full
@22
tb.top.cpu.pref.sreg[15:0]
@200
-
@28
tb.top.cpu.pref.last_valid
@22
tb.top.cpu.pref.last_entry[15:0]
@200
-
@28
tb.top.cpu.pref.pc_data_out[1:0]
@200
-
-ALU
@28
tb.top.cpu.dec.sched.alu.reverse_args
@200
-
@28
tb.top.cpu.dec.sched.alu.data_in1[1:0]
tb.top.cpu.dec.sched.alu.data_in2[1:0]
tb.top.cpu.dec.sched.alu.result[1:0]
tb.top.cpu.dec.sched.alu.data_out[1:0]
@200
-
@28
tb.top.cpu.dec.sched.alu.arg2_2bit
@200
-
@28
tb.top.cpu.dec.sched.alu.update_reg1
@200
-
@28
tb.top.cpu.dec.sched.flag_c
tb.top.cpu.dec.sched.flag_v
tb.top.cpu.dec.sched.flag_s
tb.top.cpu.dec.sched.flag_z
@200
-
@28
tb.top.cpu.dec.sched.alu.do_mul
@22
tb.top.cpu.dec.sched.alu.partial[10:0]
tb.top.cpu.dec.sched.alu.p_factor[7:0]
@28
tb.top.cpu.dec.sched.alu.s_factor_in[1:0]
tb.top.cpu.dec.sched.alu.mul_carry_in
tb.top.cpu.dec.sched.alu.s_factor_1[2:0]
tb.top.cpu.dec.sched.alu.s_factor_code[1:0]
tb.top.cpu.dec.sched.alu.minus1
tb.top.cpu.dec.sched.alu.next_carry_mul
@22
tb.top.cpu.dec.sched.alu.mul_sum[10:0]
@28
tb.top.cpu.dec.sched.alu.mul_result[1:0]
@200
-
@22
tb.r4[7:0]
tb.r5[7:0]
@200
-
-CPU
@28
tb.top.cpu.curr_sc_tx
tb.top.cpu.pf_tx_command_valid
tb.top.cpu.sc_tx_command_valid
tb.top.cpu.tx_command_valid
tb.top.cpu.full
@200
-
-mem_interface
@28
tb.top.cpu.mem_if.tx_active
tb.top.cpu.mem_if.tx_command[1:0]
tb.top.cpu.mem_if.tx_command_started
tb.top.cpu.mem_if.tx_command_valid
@22
tb.top.cpu.mem_if.tx_counter[3:0]
@28
tb.top.cpu.mem_if.tx_data[1:0]
tb.top.cpu.mem_if.tx_data_next
tb.top.cpu.mem_if.tx_done
tb.top.cpu.mem_if.tx_pins[1:0]
tb.top.cpu.mem_if.tx_send_payload
tb.top.cpu.mem_if.tx_start
@200
-
@28
tb.top.cpu.mem_if.rx_active
@22
tb.top.cpu.mem_if.rx_counter[3:0]
@28
tb.top.cpu.mem_if.rx_data_valid
tb.top.cpu.mem_if.rx_done
tb.top.cpu.mem_if.rx_pins[1:0]
tb.top.cpu.mem_if.rx_sbs[1:0]
tb.top.cpu.mem_if.rx_sbs_valid
tb.top.cpu.mem_if.rx_started
@200
-
-Transaction type FIFO
@28
tb.top.cpu.fifo.add
tb.top.cpu.fifo.clk
tb.top.cpu.fifo.empty
tb.top.cpu.fifo.full
tb.top.cpu.fifo.last_entry[1:0]
tb.top.cpu.fifo.new_entry[1:0]
tb.top.cpu.fifo.remove
tb.top.cpu.fifo.reset
@200
-
-top
@c00022
tb.top.uo_out0[7:0]
@28
(0)tb.top.uo_out0[7:0]
(1)tb.top.uo_out0[7:0]
(2)tb.top.uo_out0[7:0]
(3)tb.top.uo_out0[7:0]
(4)tb.top.uo_out0[7:0]
(5)tb.top.uo_out0[7:0]
(6)tb.top.uo_out0[7:0]
(7)tb.top.uo_out0[7:0]
@1401200
-group_end
@c00022
tb.top.uo_out[7:0]
@28
(0)tb.top.uo_out[7:0]
(1)tb.top.uo_out[7:0]
(2)tb.top.uo_out[7:0]
(3)tb.top.uo_out[7:0]
(4)tb.top.uo_out[7:0]
(5)tb.top.uo_out[7:0]
(6)tb.top.uo_out[7:0]
(7)tb.top.uo_out[7:0]
@1401200
-group_end
[pattern_trace] 1
[pattern_trace] 0
