INFO: [HD-Application 1] Opened log file /home/price/projects/cdp/xilinx/sandbox/planAhead.log
INFO: [HD-Application 2] Opened journal file /home/price/projects/cdp/xilinx/sandbox/planAhead.jou
#-----------------------------------------------------------
# PlanAhead v11.1
# Build 44534 by hdbuild on Thu Mar  5 11:05:08 PST 2009
# Start of session at: 11/1/09 9:46:59 PM
# Process ID: 20313
#-----------------------------------------------------------
INFO: [HD-RTPRIM 0] Parsing template file '/opt/Xilinx/11.1/ISE/data/projnav/templates/verilog.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file '/opt/Xilinx/11.1/ISE/data/projnav/templates/verilog.xml'
INFO: [HD-RTPRIM 0] Parsing template file '/opt/Xilinx/11.1/ISE/data/projnav/templates/vhdl.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file '/opt/Xilinx/11.1/ISE/data/projnav/templates/vhdl.xml'
INFO: [HD-RTPRIM 0] Parsing template file '/opt/Xilinx/11.1/ISE/data/projnav/templates/ucf.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file '/opt/Xilinx/11.1/ISE/data/projnav/templates/ucf.xml'
Command> source /home/price/projects/cdp/xilinx/sandbox/pa.fromNetlist.tcl
# hdi::project new -name sandbox -dir /home/price/projects/cdp/xilinx/sandbox/patmp -netlist nexys2_toplevel.ngc -search_path  {/home/price/projects/cdp/xilinx/sandbox} 
INFO: [HD-EDIFIN 0] Parsing Edif File './.HDI-PlanAhead-20313-price-thingamajig/ngc2edif/nexys2_toplevel.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File './.HDI-PlanAhead-20313-price-thingamajig/ngc2edif/nexys2_toplevel.edif'
WARN: [HD-NETLIST 3] Netlist is not ideal for floorplanning, since the cellview 'nexys2_toplevel' defined in file 'nexys2_toplevel.ngc' contains large number of primitives.
# hdi::project setArch -name sandbox -arch spartan3e
# hdi::param set -name project.pinAheadLayout -bvalue yes
# hdi::param set -name project.paUcfFile -svalue nexys2_toplevel.ucf
# hdi::floorplan new -name floorplan_1 -part xc3s500efg320-5 -project sandbox
INFO: [HD-ArchReader 14] Reading macro library /opt/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3e/hd_int_macros.edn
INFO: [HD-EDIFIN 0] Parsing Edif File '/opt/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3e/hd_int_macros.edn'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '/opt/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3e/hd_int_macros.edn'
INFO: [HD-ArchReader 7] Loading clock regions from /opt/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3e/3s500e/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from /opt/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3e/3s500e/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from /opt/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3e/3s500e/fg320/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from /opt/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3e/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from /opt/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3e/3s500e/fg320/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : /opt/Xilinx/11.1/PlanAhead/parts/xilinx/spartan3e/drc.xml
# hdi::pconst import -project sandbox -floorplan floorplan_1 -file nexys2_toplevel.ucf
INFO: [HD-UCFReader 0] Parsing UCF File : nexys2_toplevel.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : nexys2_toplevel.ucf
#-----------------------------------------------------------
# End of session at: 11/1/09 9:47:32 PM
# Process ID: 20313
#-----------------------------------------------------------
