Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,22616
design__instance__area,490070
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,21
design__max_cap_violation__count__corner:nom_tt_025C_3v30,33
power__internal__total,0.07258600741624832
power__switching__total,0.06481416523456573
power__leakage__total,0.0000022740532585885376
power__total,0.1374024599790573
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.730138636883675
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.7893359522755077
timing__hold__ws__corner:nom_tt_025C_3v30,0.9193737142923122
timing__setup__ws__corner:nom_tt_025C_3v30,2.4864804252687214
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.919374
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,2.486480
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,469
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,21
design__max_cap_violation__count__corner:nom_ss_125C_3v00,34
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.1780772246732862
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.2921055702222188
timing__hold__ws__corner:nom_ss_125C_3v00,2.126548775040942
timing__setup__ws__corner:nom_ss_125C_3v00,-34.95008470446806
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-2494.372963670504
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-34.95008470446806
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.126549
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,199
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-34.950085
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,198
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,21
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,33
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.5368178276065623
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.5724865188389865
timing__hold__ws__corner:nom_ff_n40C_3v60,0.40565019158564164
timing__setup__ws__corner:nom_ff_n40C_3v60,9.122587388154741
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.405650
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,13.209643
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,677
design__max_fanout_violation__count,21
design__max_cap_violation__count,62
clock__skew__worst_hold,-0.5287967990937027
clock__skew__worst_setup,0.5631669734398007
timing__hold__ws,0.4051692429577719
timing__setup__ws,-36.85372822339109
timing__hold__tns,0.0
timing__setup__tns,-2748.4550950856087
timing__hold__wns,0
timing__setup__wns,-36.85372822339109
timing__hold_vio__count,0
timing__hold_r2r__ws,0.405169
timing__hold_r2r_vio__count,0
timing__setup_vio__count,591
timing__setup_r2r__ws,-36.853729
timing__setup_r2r_vio__count,588
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.4 733.04
design__io,45
design__die__area,792792
design__core__area,779458
design__instance__count__stdcell,22616
design__instance__area__stdcell,490070
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.628731
design__instance__utilization__stdcell,0.628731
design__instance__count__class:tie_cell,8
design__instance__count__class:buffer,6
design__instance__count__class:inverter,1028
design__instance__count__class:sequential_cell,1801
design__instance__count__class:multi_input_combinational_cell,11995
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__count__class:tap_cell,5080
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,771490
design__violations,0
design__instance__count__class:timing_repair_buffer,1670
design__instance__count__class:clock_buffer,463
design__instance__count__class:clock_inverter,193
design__instance__count__setup_buffer,184
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,16885
route__net__special,2
route__drc_errors__iter:1,4448
route__wirelength__iter:1,879902
route__drc_errors__iter:2,1331
route__wirelength__iter:2,874163
route__drc_errors__iter:3,1078
route__wirelength__iter:3,872623
route__drc_errors__iter:4,25
route__wirelength__iter:4,872072
route__drc_errors__iter:5,4
route__wirelength__iter:5,872053
route__drc_errors__iter:6,0
route__wirelength__iter:6,872061
route__drc_errors,0
route__wirelength,872061
route__vias,116098
route__vias__singlecut,116098
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1194.12
design__instance__count__class:fill_cell,22571
timing__unannotated_net__count__corner:nom_tt_025C_3v30,302
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,302
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,302
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,21
design__max_cap_violation__count__corner:min_tt_025C_3v30,24
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.7172795893595778
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.7739586968157359
timing__hold__ws__corner:min_tt_025C_3v30,0.9184873122043823
timing__setup__ws__corner:min_tt_025C_3v30,3.4216577206743186
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.918487
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,3.421658
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,302
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,289
design__max_fanout_violation__count__corner:min_ss_125C_3v00,21
design__max_cap_violation__count__corner:min_ss_125C_3v00,24
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.152716621449132
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.262070039753757
timing__hold__ws__corner:min_ss_125C_3v00,2.124950053840267
timing__setup__ws__corner:min_ss_125C_3v00,-33.54241423998737
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-2311.241880189391
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-33.54241423998737
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.124950
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,141
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-33.542416
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,140
timing__unannotated_net__count__corner:min_ss_125C_3v00,302
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,21
design__max_cap_violation__count__corner:min_ff_n40C_3v60,24
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.5287967990937027
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5631669734398007
timing__hold__ws__corner:min_ff_n40C_3v60,0.4051692429577719
timing__setup__ws__corner:min_ff_n40C_3v60,9.192098009603207
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.405169
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,13.455307
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,302
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,21
design__max_cap_violation__count__corner:max_tt_025C_3v30,59
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.7460889894849664
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.8088498988420263
timing__hold__ws__corner:max_tt_025C_3v30,0.9204024469760244
timing__setup__ws__corner:max_tt_025C_3v30,1.3128556391393151
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.920402
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,1.312856
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,302
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,677
design__max_fanout_violation__count__corner:max_ss_125C_3v00,21
design__max_cap_violation__count__corner:max_ss_125C_3v00,62
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.2086363363349695
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.3290293686194787
timing__hold__ws__corner:max_ss_125C_3v00,2.128510317136326
timing__setup__ws__corner:max_ss_125C_3v00,-36.85372822339109
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-2748.4550950856087
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-36.85372822339109
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.128510
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,251
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-36.853729
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,250
timing__unannotated_net__count__corner:max_ss_125C_3v00,302
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,21
design__max_cap_violation__count__corner:max_ff_n40C_3v60,60
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.5465889007226331
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.5848012239987148
timing__hold__ws__corner:max_ff_n40C_3v60,0.4062441609206147
timing__setup__ws__corner:max_ff_n40C_3v60,9.037963522289227
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.406244
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,12.914939
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,302
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,302
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29814
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00185821
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00225738
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000609144
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00225738
design_powergrid__voltage__worst,0.00225738
design_powergrid__voltage__worst__net:VPWR,3.29814
design_powergrid__drop__worst,0.00225738
design_powergrid__drop__worst__net:VPWR,0.00185821
design_powergrid__voltage__worst__net:VGND,0.00225738
design_powergrid__drop__worst__net:VGND,0.00225738
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000056199999999999997245085647801232653364422731101512908935546875
ir__drop__worst,0.0018600000000000001081079670228746181237511336803436279296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
