library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity count_4_bits is

	port(
			clk:	in std_logic;
			cuenta: out std_logic_vector(3 downto 0)
					);
end count_4_bits;

architecture test of count_4_bits is
signal count: std_logic_vector(3 downto 0);
begin
process(clk)
begin
	if (clk'event and clk='1') then
		count<=count+1;
	end if;
end process;
	
cuenta<=count;
end test;