// Seed: 711892180
module module_0;
  wire id_1;
endmodule
module module_1 (
    access,
    id_2,
    id_3,
    id_4,
    module_1,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  or primCall (id_11, id_13, id_15, id_19, id_2, id_3, id_6, id_8, id_9);
  output wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : -1] id_20;
  ;
endmodule
