// Seed: 4006514377
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3
    , id_10,
    input tri0 id_4,
    output wand id_5,
    output supply0 id_6,
    output tri0 id_7,
    output wor id_8
);
  wire id_11;
  always repeat (1) id_10 = id_10;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    output tri0 id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply1 id_5,
    output logic id_6
);
  always @(posedge 1 or id_5) id_6 <= id_1;
  module_0(
      id_4, id_5, id_5, id_0, id_5, id_2, id_4, id_4, id_2
  );
endmodule
