VHDL proc_common_v1_00_b /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd
VHDL proc_common_v1_00_b /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd
VHDL proc_common_v1_00_b /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd
VHDL proc_common_v1_00_b /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/direct_path_cntr.vhd
VHDL ipif_common_v1_00_c /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/ipif_pkg.vhd
VHDL ipif_common_v1_00_c /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/interrupt_control.vhd
VHDL ipif_common_v1_00_c /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_c/hdl/vhdl/ipif_steer.vhd
VHDL opb_ipif_v3_00_a /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/reset_mir.vhd
VHDL opb_ipif_v3_00_a /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_bam.vhd
VHDL opb_ipif_v3_00_a /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_00_a/hdl/vhdl/opb_ipif.vhd
VHDL bram_if_cntlr_v1_00_a /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_a/hdl/vhdl/bram_if.vhd
VHDL opb_bram_if_cntlr_v1_00_a /opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_bram_if_cntlr_v1_00_a/hdl/vhdl/opb_bram_if_cntlr.vhd
vhdl work ../hdl/chan_512_clean_pulses_bram0_wrapper.vhd
