============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Feb 22 2023  11:54:16 am
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst/RC_CG_HIER_INST6223/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3421                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/clk               -       -        R     (arrival)            4    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/q                 (u)     clk->q   R     unmapped_d_flop     13 68.9     0   346     346 
  neo430_cpu_inst/neo430_alu_inst/g897/z                             (u)     in_0->z  F     unmapped_not         8 42.4     0    97     443 
  neo430_cpu_inst/neo430_alu_inst/g1002/z                            (u)     in_0->z  R     unmapped_nor2        1  5.3     0    60     503 
  neo430_cpu_inst/neo430_alu_inst/g1003/z                            (u)     in_0->z  F     unmapped_not         2 10.6     0    46     549 
  neo430_cpu_inst/neo430_alu_inst/g1004/z                            (u)     in_1->z  R     unmapped_nand2       2 10.6     0    70     619 
  neo430_cpu_inst/neo430_alu_inst/g1005/z                            (u)     in_0->z  F     unmapped_not         1  5.3     0    36     656 
  neo430_cpu_inst/neo430_alu_inst/g1136/z                            (u)     in_1->z  R     unmapped_nor2       16 21.2     0   122     778 
  neo430_cpu_inst/neo430_alu_inst/g235/z                             (u)     in_1->z  R     unmapped_xnor2       3 15.9     0   158     936 
  neo430_cpu_inst/neo430_alu_inst/g1179/z                            (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60     996 
  neo430_cpu_inst/neo430_alu_inst/g1201/z                            (u)     in_1->z  R     unmapped_nand3       2 10.6     0    99    1095 
  neo430_cpu_inst/neo430_alu_inst/g1172/z                            (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    1155 
  neo430_cpu_inst/neo430_alu_inst/g1173/z                            (u)     in_1->z  R     unmapped_nand2       3 15.9     0    80    1236 
  neo430_cpu_inst/neo430_alu_inst/g1191/z                            (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    1296 
  neo430_cpu_inst/neo430_alu_inst/g1192/z                            (u)     in_1->z  R     unmapped_nand2       5 26.5     0    98    1394 
  neo430_cpu_inst/neo430_alu_inst/g1214/z                            (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    1454 
  neo430_cpu_inst/neo430_alu_inst/g1215/z                            (u)     in_1->z  R     unmapped_nand2       4 21.2     0    90    1544 
  neo430_cpu_inst/neo430_alu_inst/g4/z                               (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    1604 
  neo430_cpu_inst/neo430_alu_inst/g5/z                               (u)     in_2->z  R     unmapped_nand3       2 10.6     0    99    1703 
  neo430_cpu_inst/neo430_alu_inst/g23/z                              (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    1764 
  neo430_cpu_inst/neo430_alu_inst/g24/z                              (u)     in_1->z  R     unmapped_nand2       3 15.9     0    80    1844 
  neo430_cpu_inst/neo430_alu_inst/g40/z                              (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    1904 
  neo430_cpu_inst/neo430_alu_inst/g41/z                              (u)     in_1->z  R     unmapped_nand2       5 26.5     0    98    2002 
  neo430_cpu_inst/neo430_alu_inst/g58/z                              (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    2062 
  neo430_cpu_inst/neo430_alu_inst/g59/z                              (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2123 
  neo430_cpu_inst/neo430_alu_inst/g82/z                              (u)     in_0->z  F     unmapped_xnor2       3 15.9     0   158    2280 
  neo430_cpu_inst/neo430_alu_inst/mux_data_res_263_77_g765/z         (u)     data4->z F     unmapped_mux18       5 26.5     0   281    2562 
  neo430_cpu_inst/mux_mdo_gate_189_43_g1/z                           (u)     data1->z F     unmapped_bmux3    3093 31.8     0   305    2866 
  neo430_wdt_inst_true.neo430_wdt_inst/g305/z                        (u)     in_0->z  R     unmapped_not         1  5.3     0    36    2903 
  neo430_wdt_inst_true.neo430_wdt_inst/g318/z                        (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    3047 
  neo430_wdt_inst_true.neo430_wdt_inst/g119/z                        (u)     in_1->z  R     unmapped_nor2        2 10.6     0    70    3118 
  neo430_wdt_inst_true.neo430_wdt_inst/g315/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    3154 
  neo430_wdt_inst_true.neo430_wdt_inst/g337/z                        (u)     in_0->z  R     unmapped_nor2       19 31.8     0   146    3300 
  neo430_wdt_inst_true.neo430_wdt_inst/RC_CG_OR363/z                 (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    3361 
  neo430_wdt_inst_true.neo430_wdt_inst/RC_CG_HIER_INST6223/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    3421 
  neo430_wdt_inst_true.neo430_wdt_inst/RC_CG_HIER_INST6223/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    3421 
#-------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst/RC_CG_HIER_INST6222/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3421                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/clk               -       -        R     (arrival)            4    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/q                 (u)     clk->q   R     unmapped_d_flop     13 68.9     0   346     346 
  neo430_cpu_inst/neo430_alu_inst/g897/z                             (u)     in_0->z  F     unmapped_not         8 42.4     0    97     443 
  neo430_cpu_inst/neo430_alu_inst/g1002/z                            (u)     in_0->z  R     unmapped_nor2        1  5.3     0    60     503 
  neo430_cpu_inst/neo430_alu_inst/g1003/z                            (u)     in_0->z  F     unmapped_not         2 10.6     0    46     549 
  neo430_cpu_inst/neo430_alu_inst/g1004/z                            (u)     in_1->z  R     unmapped_nand2       2 10.6     0    70     619 
  neo430_cpu_inst/neo430_alu_inst/g1005/z                            (u)     in_0->z  F     unmapped_not         1  5.3     0    36     656 
  neo430_cpu_inst/neo430_alu_inst/g1136/z                            (u)     in_1->z  R     unmapped_nor2       16 21.2     0   122     778 
  neo430_cpu_inst/neo430_alu_inst/g235/z                             (u)     in_1->z  R     unmapped_xnor2       3 15.9     0   158     936 
  neo430_cpu_inst/neo430_alu_inst/g1179/z                            (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60     996 
  neo430_cpu_inst/neo430_alu_inst/g1201/z                            (u)     in_1->z  R     unmapped_nand3       2 10.6     0    99    1095 
  neo430_cpu_inst/neo430_alu_inst/g1172/z                            (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    1155 
  neo430_cpu_inst/neo430_alu_inst/g1173/z                            (u)     in_1->z  R     unmapped_nand2       3 15.9     0    80    1236 
  neo430_cpu_inst/neo430_alu_inst/g1191/z                            (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    1296 
  neo430_cpu_inst/neo430_alu_inst/g1192/z                            (u)     in_1->z  R     unmapped_nand2       5 26.5     0    98    1394 
  neo430_cpu_inst/neo430_alu_inst/g1214/z                            (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    1454 
  neo430_cpu_inst/neo430_alu_inst/g1215/z                            (u)     in_1->z  R     unmapped_nand2       4 21.2     0    90    1544 
  neo430_cpu_inst/neo430_alu_inst/g4/z                               (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    1604 
  neo430_cpu_inst/neo430_alu_inst/g5/z                               (u)     in_2->z  R     unmapped_nand3       2 10.6     0    99    1703 
  neo430_cpu_inst/neo430_alu_inst/g23/z                              (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    1764 
  neo430_cpu_inst/neo430_alu_inst/g24/z                              (u)     in_1->z  R     unmapped_nand2       3 15.9     0    80    1844 
  neo430_cpu_inst/neo430_alu_inst/g40/z                              (u)     in_1->z  F     unmapped_nand2       1  5.3     0    60    1904 
  neo430_cpu_inst/neo430_alu_inst/g41/z                              (u)     in_1->z  R     unmapped_nand2       5 26.5     0    98    2002 
  neo430_cpu_inst/neo430_alu_inst/g58/z                              (u)     in_0->z  F     unmapped_nand2       1  5.3     0    60    2062 
  neo430_cpu_inst/neo430_alu_inst/g59/z                              (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2123 
  neo430_cpu_inst/neo430_alu_inst/g82/z                              (u)     in_0->z  F     unmapped_xnor2       3 15.9     0   158    2280 
  neo430_cpu_inst/neo430_alu_inst/mux_data_res_263_77_g765/z         (u)     data4->z F     unmapped_mux18       5 26.5     0   281    2562 
  neo430_cpu_inst/mux_mdo_gate_189_43_g1/z                           (u)     data1->z F     unmapped_bmux3    3093 31.8     0   305    2866 
  neo430_wdt_inst_true.neo430_wdt_inst/g305/z                        (u)     in_0->z  R     unmapped_not         1  5.3     0    36    2903 
  neo430_wdt_inst_true.neo430_wdt_inst/g318/z                        (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    3047 
  neo430_wdt_inst_true.neo430_wdt_inst/g119/z                        (u)     in_1->z  R     unmapped_nor2        2 10.6     0    70    3118 
  neo430_wdt_inst_true.neo430_wdt_inst/g315/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    3154 
  neo430_wdt_inst_true.neo430_wdt_inst/g337/z                        (u)     in_0->z  R     unmapped_nor2       19 31.8     0   146    3300 
  neo430_wdt_inst_true.neo430_wdt_inst/RC_CG_OR/z                    (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    3361 
  neo430_wdt_inst_true.neo430_wdt_inst/RC_CG_HIER_INST6222/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    3421 
  neo430_wdt_inst_true.neo430_wdt_inst/RC_CG_HIER_INST6222/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    3421 
#-------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST29/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2605                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                            (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                           (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                           (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                           (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_crc_inst_true.neo430_crc_inst/g830/z                       (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_crc_inst_true.neo430_crc_inst/g839/z                       (u)     in_1->z  R     unmapped_nor2        2 15.9     0    80    2059 
  neo430_crc_inst_true.neo430_crc_inst/g840/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74    2133 
  neo430_crc_inst_true.neo430_crc_inst/g846/z                       (u)     in_0->z  R     unmapped_nor4       20 26.5     0   219    2351 
  neo430_crc_inst_true.neo430_crc_inst/g847/z                       (u)     in_0->z  F     unmapped_not         1  5.3     0    36    2388 
  neo430_crc_inst_true.neo430_crc_inst/g860/z                       (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2448 
  neo430_crc_inst_true.neo430_crc_inst/g861/z                       (u)     in_0->z  F     unmapped_not         1  5.3     0    36    2484 
  neo430_crc_inst_true.neo430_crc_inst/g863/z                       (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2545 
  neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST29/g2/z       (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2605 
  neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST29/enl_reg/d  -       -        R     unmapped_latch       1    -     -     0    2605 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST27/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2569                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   F     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  R     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  F     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  F     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  F     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  F     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  F     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                       (u)     in_1->z  F     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                       (u)     data1->z F     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                       (u)     data0->z F     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z (u)     data1->z F     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                            (u)     in_0->z  R     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                           (u)     in_0->z  F     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                           (u)     in_0->z  R     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                           (u)     in_0->z  F     unmapped_nor2       13 68.9     0   151    1943 
  neo430_crc_inst_true.neo430_crc_inst/g830/z                       (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1979 
  neo430_crc_inst_true.neo430_crc_inst/g839/z                       (u)     in_1->z  F     unmapped_nor2        2 15.9     0    80    2059 
  neo430_crc_inst_true.neo430_crc_inst/g840/z                       (u)     in_0->z  R     unmapped_not         5 26.5     0    74    2133 
  neo430_crc_inst_true.neo430_crc_inst/g846/z                       (u)     in_0->z  F     unmapped_nor4       20 26.5     0   219    2351 
  neo430_crc_inst_true.neo430_crc_inst/g858/z                       (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2412 
  neo430_crc_inst_true.neo430_crc_inst/g859/z                       (u)     in_0->z  F     unmapped_not         1  5.3     0    36    2448 
  neo430_crc_inst_true.neo430_crc_inst/g862/z                       (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2508 
  neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST27/g2/z       (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2569 
  neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST27/enl_reg/d  -       -        R     unmapped_latch       1    -     -     0    2569 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (62 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_uart_inst_true.neo430_uart_inst/RC_CG_HIER_INST6209/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2438                  
             Slack:=      62                  

#---------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                    (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk                  -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                    (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                          (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                         (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                            (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                            (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                            (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                          (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                          (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                          (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                          (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z    (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                               (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                              (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                              (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                              (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_uart_inst_true.neo430_uart_inst/g842/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_uart_inst_true.neo430_uart_inst/g887/z                        (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2039 
  neo430_uart_inst_true.neo430_uart_inst/g888/z                        (u)     in_0->z  F     unmapped_not         2 10.6     0    46    2085 
  neo430_uart_inst_true.neo430_uart_inst/g894/z                        (u)     in_1->z  R     unmapped_nor3        2 10.6     0    99    2184 
  neo430_uart_inst_true.neo430_uart_inst/g895/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    2220 
  neo430_uart_inst_true.neo430_uart_inst/g900/z                        (u)     in_0->z  R     unmapped_nor2        1  5.3     0    60    2281 
  neo430_uart_inst_true.neo430_uart_inst/g901/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    2317 
  neo430_uart_inst_true.neo430_uart_inst/g902/z                        (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2378 
  neo430_uart_inst_true.neo430_uart_inst/RC_CG_HIER_INST6209/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2438 
  neo430_uart_inst_true.neo430_uart_inst/RC_CG_HIER_INST6209/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    2438 
#---------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (71 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_twi_inst_true.neo430_twi_inst/RC_CG_HIER_INST6204/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2429                  
             Slack:=      71                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk                -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                  (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                        (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                       (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                          (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                          (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                          (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                        (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                        (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                        (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                        (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z  (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                             (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                            (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                            (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                            (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_twi_inst_true.neo430_twi_inst/g991/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_twi_inst_true.neo430_twi_inst/g1047/z                       (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2039 
  neo430_twi_inst_true.neo430_twi_inst/g1048/z                       (u)     in_0->z  F     unmapped_not         4 21.2     0    66    2105 
  neo430_twi_inst_true.neo430_twi_inst/g1067/z                       (u)     in_0->z  R     unmapped_nor2        1  5.3     0    60    2165 
  neo430_twi_inst_true.neo430_twi_inst/g1068/z                       (u)     in_0->z  F     unmapped_not         2 10.6     0    46    2211 
  neo430_twi_inst_true.neo430_twi_inst/g1081/z                       (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2272 
  neo430_twi_inst_true.neo430_twi_inst/g1082/z                       (u)     in_0->z  F     unmapped_not         1  5.3     0    36    2308 
  neo430_twi_inst_true.neo430_twi_inst/g1083/z                       (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2369 
  neo430_twi_inst_true.neo430_twi_inst/RC_CG_HIER_INST6204/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2429 
  neo430_twi_inst_true.neo430_twi_inst/RC_CG_HIER_INST6204/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    2429 
#-------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (103 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_spi_inst_true.neo430_spi_inst/RC_CG_HIER_INST6198/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2397                  
             Slack:=     103                  

#-------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk                -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                  (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                        (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                       (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                          (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                          (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                          (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                        (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                        (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                        (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                        (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z  (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                             (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                            (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                            (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                            (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_spi_inst_true.neo430_spi_inst/g806/z                        (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1989 
  neo430_spi_inst_true.neo430_spi_inst/g833/z                        (u)     in_2->z  R     unmapped_nor4        1  5.3     0   145    2133 
  neo430_spi_inst_true.neo430_spi_inst/g834/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    2170 
  neo430_spi_inst_true.neo430_spi_inst/g839/z                        (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2230 
  neo430_spi_inst_true.neo430_spi_inst/g840/z                        (u)     in_0->z  F     unmapped_not         2 10.6     0    46    2276 
  neo430_spi_inst_true.neo430_spi_inst/g844/z                        (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    2336 
  neo430_spi_inst_true.neo430_spi_inst/RC_CG_HIER_INST6198/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2397 
  neo430_spi_inst_true.neo430_spi_inst/RC_CG_HIER_INST6198/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    2397 
#-------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (146 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6220/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2354                  
             Slack:=     146                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk                     -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                       (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                             (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                            (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                               (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                             (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                             (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                             (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                             (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z       (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                                  (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                                 (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                                 (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                                 (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g793/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g830/z                        (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2039 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g831/z                        (u)     in_0->z  F     unmapped_not         8 42.4     0    97    2136 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g840/z                        (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2197 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g841/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    2233 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g846/z                        (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2294 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6220/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2354 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6220/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    2354 
#------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (146 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6219/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2354                  
             Slack:=     146                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk                     -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                       (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                             (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                            (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                               (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                             (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                             (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                             (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                             (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z       (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                                  (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                                 (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                                 (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                                 (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g793/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g830/z                        (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2039 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g831/z                        (u)     in_0->z  F     unmapped_not         8 42.4     0    97    2136 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g844/z                        (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2197 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g845/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    2233 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g847/z                        (u)     in_1->z  R     unmapped_nand2       1  5.3     0    60    2294 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6219/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2354 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6219/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    2354 
#------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (158 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6221/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2342                  
             Slack:=     158                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk                     -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                       (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                             (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                            (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                               (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                             (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                             (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                             (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                             (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z       (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                                  (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                                 (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                                 (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                                 (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g793/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g830/z                        (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2039 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g831/z                        (u)     in_0->z  F     unmapped_not         8 42.4     0    97    2136 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g835/z                        (u)     in_0->z  R     unmapped_nor4        1  5.3     0   145    2281 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6221/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2342 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6221/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    2342 
#------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (158 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6218/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2342                  
             Slack:=     158                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk                     -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                       (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                             (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                            (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                               (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                             (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                             (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                             (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                             (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z       (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                                  (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                                 (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                                 (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                                 (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g793/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g830/z                        (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2039 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g831/z                        (u)     in_0->z  F     unmapped_not         8 42.4     0    97    2136 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g837/z                        (u)     in_0->z  R     unmapped_nor4        1  5.3     0   145    2281 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6218/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2342 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6218/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    2342 
#------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (158 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6217/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2342                  
             Slack:=     158                  

#------------------------------------------------------------------------------------------------------------------------------------------------
#                              Timing Point                               Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk                     -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                       (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                             (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                            (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                               (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                               (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                             (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                             (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                             (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                             (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z       (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                                  (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                                 (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                                 (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                                 (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g793/z                        (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g830/z                        (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    2039 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g831/z                        (u)     in_0->z  F     unmapped_not         8 42.4     0    97    2136 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g836/z                        (u)     in_0->z  R     unmapped_nor4        1  5.3     0   145    2281 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6217/g2/z      (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2342 
  neo430_wb32_if_inst_true.neo430_wb32_inst/RC_CG_HIER_INST6217/enl_reg/d -       -        R     unmapped_latch       1    -     -     0    2342 
#------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (162 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST30/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2338                  
             Slack:=     162                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                            (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                           (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                           (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                           (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_crc_inst_true.neo430_crc_inst/g830/z                       (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_crc_inst_true.neo430_crc_inst/g839/z                       (u)     in_1->z  R     unmapped_nor2        2 15.9     0    80    2059 
  neo430_crc_inst_true.neo430_crc_inst/g840/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74    2133 
  neo430_crc_inst_true.neo430_crc_inst/g852/z                       (u)     in_0->z  R     unmapped_nor4        1  5.3     0   145    2277 
  neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST30/g2/z       (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2338 
  neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST30/enl_reg/d  -       -        R     unmapped_latch       1    -     -     0    2338 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (162 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST28/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2338                  
             Slack:=     162                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g280/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g171/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g179/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g137/z (u)     data1->z R     unmapped_mux6       83 53.0     0   260    1512 
  g351/z                                                            (u)     in_0->z  F     unmapped_nand4       1  5.3     0   145    1656 
  g1326/z                                                           (u)     in_0->z  R     unmapped_nor3        1  5.3     0    89    1745 
  g1323/z                                                           (u)     in_0->z  F     unmapped_not         2 10.6     0    46    1791 
  g1492/z                                                           (u)     in_0->z  R     unmapped_nor2       13 68.9     0   151    1943 
  neo430_crc_inst_true.neo430_crc_inst/g830/z                       (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1979 
  neo430_crc_inst_true.neo430_crc_inst/g839/z                       (u)     in_1->z  R     unmapped_nor2        2 15.9     0    80    2059 
  neo430_crc_inst_true.neo430_crc_inst/g840/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74    2133 
  neo430_crc_inst_true.neo430_crc_inst/g853/z                       (u)     in_0->z  R     unmapped_nor4        1  5.3     0   145    2277 
  neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST28/g2/z       (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2338 
  neo430_crc_inst_true.neo430_crc_inst/RC_CG_HIER_INST28/enl_reg/d  -       -        R     unmapped_latch       1    -     -     0    2338 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2081/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57202/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2081/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2081/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2080/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57208/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2080/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2080/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2079/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57207/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2079/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2079/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2078/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57209/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2078/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2078/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2077/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57210/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2077/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2077/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2076/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57201/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2076/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2076/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2075/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57198/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2075/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2075/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2074/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57206/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2074/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2074/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2073/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57216/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2073/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2073/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2072/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57215/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2072/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2072/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2071/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57205/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2071/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2071/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2070/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57217/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2070/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2070/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2069/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57218/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2069/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2069/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2068/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57219/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2068/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2068/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2067/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57220/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2067/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2067/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2066/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57221/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2066/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2066/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2065/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57194/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2065/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2065/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2064/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57222/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2064/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2064/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2063/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57223/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2063/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2063/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2062/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57224/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2062/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2062/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2061/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57225/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2061/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2061/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2060/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57200/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2060/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2060/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2059/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57214/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2059/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2059/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2058/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57231/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2058/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2058/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2057/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57230/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2057/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2057/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2056/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57213/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2056/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2056/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2055/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57204/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2055/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2055/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2054/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57232/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2054/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2054/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2053/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57233/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2053/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2053/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2052/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57234/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2052/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2052/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2051/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57235/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2051/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2051/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2050/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57236/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2050/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2050/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2049/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57237/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2049/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2049/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2048/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57238/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2048/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2048/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2047/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57239/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2047/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2047/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (233 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_dmem_inst/RC_CG_HIER_INST2046/enl_reg/d
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    2267                  
             Slack:=     233                  

#------------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                            Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/clk               -       -        R     (arrival)        12851    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[1]/q                 (u)     clk->q   R     unmapped_d_flop     98 53.0     0   382     382 
  neo430_cpu_inst/neo430_reg_file_inst/g189/z                       (u)     in_0->z  F     unmapped_not         5 26.5     0    74     456 
  neo430_cpu_inst/neo430_reg_file_inst/g1277/z                      (u)     in_1->z  R     unmapped_nor2        7 37.1     0   113     569 
  neo430_cpu_inst/neo430_reg_file_inst/g6/z                         (u)     in_0->z  R     unmapped_and2        1  5.3     0    60     630 
  neo430_cpu_inst/neo430_reg_file_inst/g7/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     690 
  neo430_cpu_inst/neo430_reg_file_inst/g8/z                         (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     750 
  neo430_cpu_inst/neo430_reg_file_inst/g247/z                       (u)     in_1->z  R     unmapped_and2        9 47.7     0   127     878 
  neo430_cpu_inst/neo430_reg_file_inst/g268/z                       (u)     in_1->z  R     unmapped_or2         1  5.3     0    60     938 
  neo430_cpu_inst/neo430_reg_file_inst/g113/z                       (u)     data1->z R     unmapped_bmux3       1  5.3     0   138    1076 
  neo430_cpu_inst/neo430_reg_file_inst/g121/z                       (u)     data0->z R     unmapped_bmux3       5 26.5     0   175    1251 
  neo430_cpu_inst/neo430_addr_gen_inst/mux_mem_addr_o_107_34_g111/z (u)     data1->z R     unmapped_mux6       12 63.6     0   218    1469 
  neo430_dmem_inst/g74/z                                            (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1530 
  neo430_dmem_inst/g59258/z                                         (u)     in_0->z  R     unmapped_not         1  5.3     0    36    1566 
  neo430_dmem_inst/g59259/z                                         (u)     in_1->z  F     unmapped_nor2        1  5.3     0    60    1626 
  neo430_dmem_inst/g59262/z                                         (u)     in_1->z  R     unmapped_nor2        1  5.3     0    60    1687 
  neo430_dmem_inst/g59263/z                                         (u)     in_0->z  F     unmapped_nor2        1  5.3     0    60    1747 
  neo430_dmem_inst/g59264/z                                         (u)     in_0->z  R     unmapped_nand2       1  5.3     0    60    1808 
  neo430_dmem_inst/g56110/z                                         (u)     in_0->z  F     unmapped_not         1  5.3     0    36    1844 
  neo430_dmem_inst/g57192/z                                         (u)     in_0->z  R     unmapped_nor2        2 10.6     0    70    1914 
  neo430_dmem_inst/g56112/z                                         (u)     in_0->z  F     unmapped_not      2049 31.8     0   204    2118 
  neo430_dmem_inst/g57240/z                                         (u)     in_1->z  R     unmapped_nor3        1  5.3     0    89    2207 
  neo430_dmem_inst/RC_CG_HIER_INST2046/g2/z                         (u)     in_0->z  R     unmapped_or2         1  5.3     0    60    2267 
  neo430_dmem_inst/RC_CG_HIER_INST2046/enl_reg/d                    -       -        R     unmapped_latch       1    -     -     0    2267 
#------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

