INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_BOTTOM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_BOTTOM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/ALU_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/DATA_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/EXPANDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXPANDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/EX_MEM_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/minipro/minipro.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/FA32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/FORWARDING_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/HAZARD_DETECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZARD_DETECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/ID_EX_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/IF_ID_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/INST_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/MEM_WB_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/MUX_2BIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2BIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sources_1/new/PIPELINING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPELINING
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/SHIFT_2LEFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT_2LEFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/single_line_processor/single_line_processor.srcs/sources_1/new/SHIFT_2LEFT_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT_2LEFT_26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neko0/kensyu/pipeline/pipeline.srcs/sim_1/new/PIPLELINING_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPLELINING_tb
