Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U10		12	14		#r99
f1_0_stencil$d_reg__U11		13	14		#r100
f1_0_stencil$d_reg__U12		14	13		#r101
f1_0_stencil$d_reg__U13		16	13		#r102
f1_0_stencil$d_reg__U2		12	9		#r103
f1_0_stencil$d_reg__U3		11	9		#r104
f1_0_stencil$d_reg__U4		10	10		#r105
f1_0_stencil$d_reg__U5		9	10		#r106
f1_0_stencil$d_reg__U6		11	12		#r107
f1_0_stencil$d_reg__U7		11	13		#r108
f1_0_stencil$d_reg__U8		11	14		#r109
f1_0_stencil$d_reg__U9		10	14		#r110
f1_0_stencil$ub_f1_0_stencil_BANK_0_garnet		11	11		#m24
f1_temp_stencil$d_reg__U16		14	16		#r93
f1_temp_stencil$d_reg__U17		13	16		#r94
f1_temp_stencil$d_reg__U18		15	15		#r95
f1_temp_stencil$d_reg__U19		15	16		#r96
f1_temp_stencil$d_reg__U20		15	13		#r97
f1_temp_stencil$d_reg__U21		15	12		#r98
f1_temp_stencil$ub_f1_temp_stencil_BANK_0_garnet		15	14		#m57
f1_up_stencil$ub_f1_up_stencil_BANK_0_garnet		11	14		#m56
f2_0_stencil$ub_f2_0_stencil_BANK_0_garnet		11	10		#m38
f2_temp_stencil$d_reg__U28		12	10		#r81
f2_temp_stencil$d_reg__U29		13	10		#r82
f2_temp_stencil$d_reg__U30		14	9		#r83
f2_temp_stencil$d_reg__U31		13	8		#r84
f2_temp_stencil$d_reg__U32		11	8		#r85
f2_temp_stencil$d_reg__U33		9	8		#r86
f2_temp_stencil$d_reg__U34		9	7		#r87
f2_temp_stencil$d_reg__U35		10	7		#r88
f2_temp_stencil$d_reg__U36		13	7		#r89
f2_temp_stencil$d_reg__U37		15	7		#r90
f2_temp_stencil$d_reg__U38		16	8		#r91
f2_temp_stencil$d_reg__U39		16	9		#r92
f2_temp_stencil$ub_f2_temp_stencil_BANK_0_garnet		11	9		#m39
h0_0_stencil$ub_h0_0_stencil_BANK_0_garnet		7	8		#m72
h1_0_stencil$ub_h1_0_stencil_BANK_0_garnet		11	13		#m54
hw_input_global_wrapper_stencil$d_reg__U46		3	6		#r75
hw_input_global_wrapper_stencil$d_reg__U47		3	7		#r76
hw_input_global_wrapper_stencil$d_reg__U48		4	7		#r77
hw_input_global_wrapper_stencil$d_reg__U49		5	8		#r78
hw_input_global_wrapper_stencil$d_reg__U50		3	9		#r79
hw_input_global_wrapper_stencil$d_reg__U51		4	10		#r80
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		3	8		#m10
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I74
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_unnormalized_stencil$inner_compute$i140550882894416_i140550904738448		5	10		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550883164304_i140550885240912		5	8		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550883166800_i140550885240912		5	9		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550884335760_i140550897537232		4	10		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550884336336_i140550885240912		4	11		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550884337744_i140550885240912		4	9		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550884338064_i140550885240912		2	9		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550890013392_i140550897537232		4	7		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550890963024_i140550890694736		4	6		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550890964624_i140550890694736		5	7		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550893409360_i140550897537232		4	5		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140550893410576_i140550885240912		4	8		#p14
op_hcompute_f0_up_stencil$inner_compute$i140550888703696_i140550897537232		8	8		#p73
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i140550825879312_i140550904738448		17	12		#p7
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824473104_i140550897537232		9	11		#p27
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824473552_i140550890694736		12	10		#p25
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824474320_i140550897537232		12	11		#p26
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824475152_i140550885240912		10	11		#p28
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824475856_i140550890694736		9	12		#p29
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824475920_i140550885240912		10	13		#p31
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824476624_i140550885240912		10	12		#p30
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824493136_i140550885240912		13	13		#p33
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824493200_i140550885240912		17	13		#p35
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824493328_i140550885240912		12	13		#p32
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140550824493456_i140550897537232		16	13		#p34
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i140550823545168_i140550904738448		17	11		#p5
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821855824_i140550897537232		13	15		#p60
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821856464_i140550890694736		12	16		#p58
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821857232_i140550897537232		12	15		#p59
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821858064_i140550885240912		14	15		#p61
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821858896_i140550890694736		14	17		#p62
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821859280_i140550885240912		14	16		#p63
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821883984_i140550885240912		16	12		#p66
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821884112_i140550885240912		14	11		#p68
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821884240_i140550885240912		16	16		#p64
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821884368_i140550885240912		16	14		#p65
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140550821884560_i140550897537232		16	11		#p67
op_hcompute_f1_up_stencil_1$inner_compute$i140550819637840_i140550897537232		12	14		#p55
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i140550816793360_i140550904738448		16	9		#p6
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815480848_i140550897537232		12	8		#p42
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815481424_i140550885240912		10	9		#p43
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815552144_i140550885240912		16	7		#p48
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815552208_i140550890694736		9	9		#p44
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815552400_i140550885240912		16	10		#p50
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815552720_i140550885240912		12	7		#p47
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815553040_i140550885240912		10	10		#p45
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815553168_i140550885240912		10	8		#p46
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815553360_i140550897537232		16	8		#p49
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815849552_i140550897537232		12	9		#p41
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140550815849936_i140550890694736		13	9		#p40
op_hcompute_h0_0_stencil$inner_compute$i140550813471184_i140550885213712		6	8		#p71
op_hcompute_h1_0_stencil$inner_compute$i140550812197392_i140550885213712		12	12		#p53
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	2		#m3
op_hcompute_l0_0_stencil$inner_compute$i140550808388624_i140550884700816		5	11		#p23
op_hcompute_l0_0_stencil$inner_compute$i140550808431056_i140550904738448		6	11		#p22
op_hcompute_l0_up_stencil$inner_compute$i140550807505808_i140550884700816		9	8		#p70
op_hcompute_l0_up_stencil$inner_compute$i140550807542608_i140550904738448		9	7		#p69
op_hcompute_l1_0_stencil$inner_compute$i140550806160784_i140550904738448		18	13		#p36
op_hcompute_l1_0_stencil$inner_compute$i140550806163152_i140550884700816		18	12		#p37
op_hcompute_l1_up_stencil$inner_compute$i140550804770704_i140550884700816		14	13		#p52
op_hcompute_l1_up_stencil$inner_compute$i140550805220944_i140550904738448		14	14		#p51
reset		2	0		#i0
