#注：
#1、var=value, 等号左右没有空格
[HOST_WIFI_NORMAL]
#低功耗开关
powermgmt_switch=1
#节能模式，MIN_FAST_MODE=1,MAX_FAST_MODE=2, AUTO_FAST_MODE=3,PS_POLL=4
ps_mode=1
#FAST_MODE节能模式下，20ms定时器超时检查次数,MIN_FAST_MODE使用max_fast_ps_idle,MAX_FAST_MODE使用min_fast_ps_idle,AUTO_FAST_MODE自动调节
min_fast_ps_idle=3
max_fast_ps_idle=10
auto_fast_ps_thresh_screen_on=5
auto_fast_ps_thresh_screen_off=5
#漫游
roam_switch=1
scan_orthogonal=4
trigger_b=-78
trigger_a=-74
delta_b=12
delta_a=8
dense_env_trigger_b=-72
dense_env_trigger_a=-70
scenario_enable=1
candidate_good_rssi=-60
candidate_good_num=5
candidate_weak_num=10
interval_variable=0x8003

#国家码
country_code=CN
#LINKLOSS
link_loss_threshold_bt=80
link_loss_threshold_dbac=80
link_loss_threshold_normal=40
#自动调频
pss_threshold_level_0=0
device_type_level_0=0
pss_threshold_level_1=1200
device_type_level_1=1
pss_threshold_level_2=4000
device_type_level_2=2
pss_threshold_level_3=10000
device_type_level_3=3
#注册主核动态CPU调频
lock_cpu_freq=1
lock_cpu_th_high=800
lock_cpu_th_low=500
#固定DMA latency
lock_dma_latency=0
#中断动态绑核
irq_affinity=1
#中断动态绑核门限
cpu_id_th_high=100
cpu_id_th_low=50
cpu_id_pps_th_high=25000
cpu_id_pps_th_low=5000
#MAC硬件聚合
hw_ampdu=1
#硬件聚合切换吞吐门限M
hw_ampdu_th_l=250
hw_ampdu_th_h=350
#tx ampdu+amsdu
tx_amsdu_ampdu=1
tx_amsdu_ampdu_th_h=500
tx_amsdu_ampdu_th_m=100
tx_amsdu_ampdu_th_l=50
#rx ampdu+amsdu
rx_ampdu_amsdu=1
#rx ampdu baw size
rx_ampdu_bitmap=64
#tx_small_amsdu
small_amsdu_switch=1
#small amsdu rx throught门限
small_amsdu_th_h=300
small_amsdu_th_l=200
#small amsdu pps门限
small_amsdu_pps_th_h=25000
small_amsdu_pps_th_l=5000
#tx_tcp_ack_buf
tcp_ack_buf_switch=1
tcp_ack_buf_th_h=90
tcp_ack_buf_th_l=30
tcp_ack_buf_th_h_40M=180
tcp_ack_buf_th_l_40M=90
tcp_ack_buf_th_h_80M=630
tcp_ack_buf_th_l_80M=500
tcp_ack_buf_th_h_160M=800
tcp_ack_buf_th_l_160M=700
#tcp ack filter
en_tcp_ack_filter=1
rx_tcp_ack_filter_th_h=50
rx_tcp_ack_filter_th_l=20
#2g ht40 disable
disable_capab_2ght40=0
#2g 11ac switch
11ac2g_enable=1
#1024qam switch
1024qam_en=1
#phy cap:
#bit0~bit3:FOC sw calc | Interleaved ADC | Power Saving | Power Gating
#bit4~bit7:11B_DOUBLE_CHAIN | 40M_MODE_ADC_160M
phy_cap_mask=0xF
#bit[3-0] UL OFDMA:ac suspend VO/VI/BK/BE
#bit[7-4] HIEX TX OPT:priv ac VO/VI/BK/BE
ac_priv_mask=0x1
#优化特性开关
#bit0~bit1:icmpv6 ra 报文过滤|NAN
optimized_feature_mask=0x03
#2G RF前端插损(gain值均已乘4)
rf_rx_insertion_loss_2g_b1=0xE7EF
rf_rx_insertion_loss_2g_b2=0xECF4
rf_rx_insertion_loss_2g_b3=0xE8E9
rf_rx_insertion_loss_5g_b1=0xE6F2
rf_rx_insertion_loss_5g_b2=0xE6F2
rf_rx_insertion_loss_5g_b3=0xE6F4
rf_rx_insertion_loss_5g_b4=0xE6F4
rf_rx_insertion_loss_5g_b5=0xE6F4
rf_rx_insertion_loss_5g_b6=0xE6F4
rf_rx_insertion_loss_5g_b7=0xE6F4

#PWR RSSI修正值 单位1db
#2G 40M_OFDM/20M_OFDM/DSSS(3Byte)
rf_rssi_amend_2g_c0=0x010101
rf_rssi_amend_2g_c1=0x000000
#5G:160/80/40/20(4Byte)
rf_rssi_amend_5g_c0=0x00020101
rf_rssi_amend_5g_c1=0x00040303

#实际带宽小于PHY mode带宽时RSSI修正定制化 单位1db(真实信号均为20M,且仅主20M在边带时补偿)
#2G 边主20M(phy mode 40)/边11b(phy mode 40)
rf_filter_narrow_rssi_amend_2g_c0=0x0000
rf_filter_narrow_rssi_amend_2g_c1=0x0000
#5G phy mode 160/phy mode 80/phy mode 40(主20在边带的rssi补偿值)
rf_filter_narrow_rssi_amend_5g_c0=0x000000
rf_filter_narrow_rssi_amend_5g_c1=0x000000

#PWR REF 时域RSSI差损定制化 单位0.25db(该值越大，rssi越小)
#2G 40M_OFDM/20M_OFDM(2Byte)
rf_line_rf_pwr_ref_rssi_db_2g_c0_mult4=0x0000
rf_line_rf_pwr_ref_rssi_db_2g_c1_mult4=0x0000
#5G:160/80/40/20(4Byte)
rf_line_rf_pwr_ref_rssi_db_5g_c0_mult4=0x00000000
rf_line_rf_pwr_ref_rssi_db_5g_c1_mult4=0x00000000
#fem
#高16bit：rf1 低16bit：rf0(gain值均已乘4)
rf_lna_bypass_gain_db_2g=0xFFE8FFE8
rf_lna_gain_db_2g=0x00400040
rf_pa_db_b0_2g=0xFFF4FFF4
rf_pa_db_b1_2g=0xFFF4FFF4
rf_pa_db_lvl_2g=0x00010001
ext_switch_isexist_2g=0x00010001
ext_pa_isexist_2g=0x00000000
ext_lna_isexist_2g=0x00010001
lna_on2off_time_ns_2g=0x02760276
lna_off2on_time_ns_2g=0x01400140
rf_lna_bypass_gain_db_5g=0xFFECFFEC
rf_lna_gain_db_5g=0x00420042
rf_pa_db_b0_5g=0xFFF4FFF4
rf_pa_db_b1_5g=0xFFF4FFF4
rf_pa_db_lvl_5g=0x00010001
ext_switch_isexist_5g=0x00010001
ext_pa_isexist_5g=0x00010001
ext_lna_isexist_5g=0x00030003
lna_on2off_time_ns_5g=0x02760276
lna_off2on_time_ns_5g=0x01400140
#BIT3:CHA1_5G BIT2:CHA0_5G BIT1:CHA1_2G BIT0:CHA0_2G
chann_radio_cap=0x33
#超远距离功率增益开关
far_dist_pow_gain_switch=1
#gpio check
lte_gpio_check_switch=0
lte_inact=76
lte_tx=77

#定制化RF部分寄存器 高16bit：rf1 低16bit：rf0
#2gPA偏置寄存器
tx2g_pa_gate_236=0x62086208
tx2g_pa_gate_237=0x30303030
tx2g_pa_gate_238=0x2a2d2a2d
tx2g_pa_gate_239=0x26262626
tx2g_pa_gate_240=0x26262626
tx2g_pa_gate_241=0x26262626
tx2g_pa_gate_242=0x26262626
tx2g_pa_gate_243=0x26262626
tx2g_pa_gate_244=0x26262626
#TX2G_PA_VRECT_GATE_THIN
tx2g_pa_gate_253=0x1B1B1B1B
tx2g_pa_gate_254=0x17191719
tx2g_pa_gate_255=0x15151515
tx2g_pa_gate_256=0x15151515
tx2g_pa_gate_257=0x15151515
tx2g_pa_gate_258=0x15151515
tx2g_pa_gate_259=0x15151515
tx2g_pa_gate_260=0x15151515
tx2g_pa_gate_261=0x10101010
tx2g_pa_gate_262=0x0F0E0F0E
tx2g_pa_gate_263=0x0D0D0D0D
tx2g_pa_gate_264=0x0D0D0D0D
tx2g_pa_gate_265=0x0D0D0D0D
tx2g_pa_gate_266=0x0D0D0D0D
tx2g_pa_gate_267=0x0D0D0D0D
tx2g_pa_gate_268=0x0D0D0D0D
tx2g_pa_gate_269=0x10101010
tx2g_pa_gate_270=0x0F0E0F0E
tx2g_pa_gate_271=0x0D0D0D0D
tx2g_pa_gate_272=0x0D0D0D0D
tx2g_pa_gate_273=0x0D0D0D0D
tx2g_pa_gate_274=0x0D0D0D0D
tx2g_pa_gate_275=0x0D0D0D0D
tx2g_pa_gate_276=0x0D0D0D0D
tx2g_pa_gate_277=0x10101010
tx2g_pa_gate_278=0x0F0E0F0E
tx2g_pa_gate_279=0x0D0D0D0D
tx2g_pa_gate_280_band1=0x0D0D0D0D
tx2g_pa_gate_280_band2=0x0D0D0D0D
tx2g_pa_gate_280_band3=0x0D0D0D0D
tx2g_pa_gate_281=0x0D0D0D0D
tx2g_pa_gate_282=0x0D0D0D0D
tx2g_pa_gate_283=0x0D0D0D0D
tx2g_pa_gate_284=0x0D0D0D0D
#5g upc mix gain驱动能力
tx5g_upc_mix_gain_ctrl_1=0x4B3C4B3C
tx5g_upc_mix_gain_ctrl_2=0x483C483C
tx5g_upc_mix_gain_ctrl_3=0x483C483C
tx5g_upc_mix_gain_ctrl_4=0x483C483C
tx5g_upc_mix_gain_ctrl_5=0x483B483B
tx5g_upc_mix_gain_ctrl_6=0x483B483B
tx5g_upc_mix_gain_ctrl_7=0x483B483B
#扫描
random_mac_addr_scan=1
#nvram params:
#delta rate pwrer (单位：0.1dBm)
#24G_11b 1M_2M    nvram_params[0]
#24G_11b 5.5M_11M nvram_params[1]
#24G_11g 6M_9M    nvram_params[2]
#24G_11g 12M_18M  nvram_params[3]
nvram_params0=0x0A140F0F
#24G_11g 24M_36M       nvram_params[4]
#24G_11g 48M           nvram_params[5]
#24G_11g 54M           nvram_params[6]
#24G_HT20_VHT20 MCS0_1 nvram_params[7]
nvram_params1=0xF6F1FB0A
#24G_HT20_VHT20 MCS2_3 nvram_params[8]
#24G_HT20_VHT20 MCS4_5 nvram_params[9]
#24G_HT20_VHT20 MCS6   nvram_params[10]
#24G_HT20_VHT20 MCS7   nvram_params[11]
nvram_params2=0xE2ECF6F6
#24G_VHT20 MCS8         nvram_params[12]
#24G_HT40_VHT40 MCS0_1  nvram_params[13]
#24G_HT40_VHT40 MCS2_3  nvram_params[14]
#24G_HT40_VHT40 MCS4_5  nvram_params[15]
nvram_params3=0xF6F6F6E2
#24G_HT40_VHT40 MCS6   nvram_params[16]
#24G_HT40_VHT40 MCS7   nvram_params[17]
#24G_VHT40 MCS8        nvram_params[18]
#24G_VHT40 MCS9        nvram_params[19]
nvram_params4=0xD8E2ECEC
#24G_HT40 MCS32  nvram_params[20]
#
#5G_11a 6M_9M    nvram_params[21]
#5G_11a 12M_18M  nvram_params[22]
#5G_11a 24M_36M  nvram_params[23]
nvram_params5=0x000000D8
#5G_11a 48M           nvram_params[24]
#5G_11a 54M           nvram_params[25]
#5G_HT20_VHT20 MCS0_1 nvram_params[26]
#5G_HT20_VHT20 MCS2_3 nvram_params[27]
nvram_params6=0xF6F6F6F6
#5G_HT20_VHT20 MCS4_5 nvram_params[28]
#5G_HT20_VHT20 MCS6   nvram_params[29]
#5G_HT20_VHT20 MCS7   nvram_params[30]
#5G_VHT20 MCS8        nvram_params[31]
nvram_params7=0xD8ECECF6
#5G_HT40_VHT40 MCS0_1  nvram_params[32]
#5G_HT40_VHT40 MCS2_3  nvram_params[33]
#5G_HT40_VHT40 MCS4_5  nvram_params[34]
#5G_HT40_VHT40 MCS6    nvram_params[35]
nvram_params8=0xECF6F6F6
#5G_HT40_VHT40 MCS7  nvram_params[36]
#5G_VHT40 MCS8       nvram_params[37]
#5G_HT40 MCS32       nvram_params[38]
#5G_VHT80 MCS0_1     nvram_params[39]
nvram_params9=0xF6D8D8EC
#5G_VHT80 MCS2_3  nvram_params[40]
#5G_VHT80 MCS4_5  nvram_params[41]
#5G_VHT80 MCS6    nvram_params[42]
#5G_VHT80 MCS7    nvram_params[43]
nvram_params10=0xECECF6F6
#5G_VHT80 MCS8    nvram_params[44]
#++++++++++++++
#24G_VHT20 MCS9   nvram_params[45]
#24G_VHT20 MCS10  nvram_params[46]
#24G_VHT20 MCS11  nvram_params[47]
nvram_params11=0xBABAD8D8
#24G_VHT40 MCS10 nvram_params[48]
#24G_VHT40 MCS11 nvram_params[49]
#
#5G_VHT20 MCS9   nvram_params[50]
#5G_VHT20 MCS10  nvram_params[51]
nvram_params12=0xCED8BABA
#5G_VHT20 MCS11  nvram_params[52](-45)
#5G_VHT40 MCS10  nvram_params[53](-50)
#5G_VHT40 MCS11  nvram_params[54](-55)
#5G_VHT80 MCS10  nvram_params[55](-55)
nvram_params13=0xCEC4CEC4
#5G_VHT80 MCS11  nvram_params[56](-60)
#5G_VHT160 MCS0  nvram_params[57]0
#5G_VHT160 MCS1  nvram_params[58]0
#5G_VHT160 MCS2  nvram_params[59]0
nvram_params14=0xCECECEC4
#5G_VHT160 MCS3 nvram_params[60]0
#5G_VHT160 MCS4 nvram_params[61]0
#5G_VHT160 MCS5 nvram_params[62]0
#5G_VHT160 MCS6 nvram_params[63](-10)
nvram_params15=0xCECECECE
#5G_VHT160 MCS7   nvram_params[64](-25)
#5G_VHT160 MCS8   nvram_params[65](-40)
#5G_VHT160 MCS9   nvram_params[66](-60)
#5G_VHT160 MCS10  nvram_params[67](-55)
nvram_params16=0xCECECECE
#5G_VHT160 MCS11  nvram_params[68](-60)
#5G_VHT40 MCS9    nvram_params[69](-60)
#5G_VHT80 MCS9    nvram_params[70](-60)
nvram_params17=0x00D8D8C4
#DPD打开MCS7~MCS11 delta rate pwrer
#24G_HT20_VHT20_DPD_ON MCS7   nvram_params[71]
#24G_VHT20_DPD_ON MCS8        nvram_params[72]
#24G_VHT20_DPD_ON MCS9        nvram_params[73]
#24G_VHT20_DPD_ON MCS10       nvram_params[74]
nvram_params59=0xBAD8E2EC
#24G_VHT20_DPD_ON MCS11       nvram_params[75]
#24G_HT40_VHT40_DPD_ON MCS7   nvram_params[76]
#24G_VHT40_DPD_ON MCS8        nvram_params[77]
#24G_VHT40_DPD_ON MCS9        nvram_params[78]
nvram_params60=0xD8E2ECBA
#24G_VHT40_DPD_ON MCS10       nvram_params[79]
#24G_VHT40_DPD_ON MCS11       nvram_params[80]
nvram_params61=0x0000BABA
#11B和OFDM在相同UPC下功率差（配置范围-3~+3db）
#24G_11B_OFDM_DELTA_POWER_CORE0    nvram_params[81]
#24G_11B_OFDM_DELTA_POWER_CORE1    nvram_params[82]
#IQ校准天线口功率（配置范围16~23dBm）
#5G_FEM_OFF_IQ_CALI_POWER_CORE0    nvram_params[83]
#5G_FEM_OFF_IQ_CALI_POWER_CORE1    nvram_params[84]
nvram_params62=0xE6E60606
#5G功率与TX_IQ校准UPC限制
#5G_CALI_UPC_UPPER_LIMIT_CORE0    nvram_params[83]
#5G_CALI_UPC_UPPER_LIMIT_CORE1    nvram_params[84]
#5G_IQ_CALI_BACKOFF_POW_CORE0    nvram_params[85]
#5G_IQ_CALI_BACKOFF_POW_CORE1    nvram_params[86]
nvram_params63=0xD8D8F9C0
#2G低功率功率修正值（配置范围-3~+3db）
#2G_DSSS_LOW_POW_AMEND_CORE0    nvram_params[87]
#2G_OFDM_LOW_POW_AMEND_CORE0    nvram_params[88]
#2G_DSSS_LOW_POW_AMEND_CORE1    nvram_params[89]
#2G_OFDM_LOW_POW_AMEND_CORE1    nvram_params[90]
nvram_params64=0x00000000
#主路/辅路基准发射功率 0.1dbm
nvram_max_txpwr_base_2p4g=160;
#5g主路band1 2&3 4&5 6 7
nvram_max_txpwr_base_5g=160,160,160,160,160;
nvram_max_txpwr_base_2p4g_slave=135;
#5g辅路band1 2&3 4&5 6 7 
nvram_max_txpwr_base_5g_slave=150,150,150,150,150;

#MIMO相对SISO的base power差值 C1_5g/C1_2g/C0_5g/C0_2g
nvram_delt_max_base_txpwr=0x00000000

#FCC/CE 5G 高band的最大发射功率 0.1dBm(高16bit:FCC 低16bit:CE)
5g_max_pow_high_band_fcc_ce=0x00FA006E
#IQ校准天线口功率（配置范围16~23dBm）
#5G_FEM_OFF_RXIQ_CALI_POWER_CORE0 0.1dbm（bit0~bit7 ） 
#5G_FEM_OFF_RXIQ_CALI_POWER_CORE1 0.1dbm（bit8~bit15 ） 
#5G TRXIQ校准增益档位数
#5G txiq cali gain num (bit16~bit23 配置范围：2~3)
#5G rxiq cali gain num (bit24~bit31 配置范围：1~3)
5g_iq_cali_lpf_lvl=0x0303E6E6
#ru_delt_pow,有符号数/单位0.5db
#2.4G
#20M时不同RU时对应的RU Power
#cfg_20m_242tone_ru_power[3]
#cfg_20m_106tone_ru_power[2]
#cfg_20m_52tone_ru_power[1]
#cfg_20m_26tone_ru_power[0]
cfg_tpc_ru_pow_2g_0=0x00000000
#40M时不同RU时对应的RU Power
#cfg_40m_242tone_ru_power[3]
#cfg_40m_106tone_ru_power[2]
#cfg_40m_52tone_ru_power[1]
#cfg_40m_26tone_ru_power[0]
cfg_tpc_ru_pow_2g_1=0x00000000
#cfg_40m_484tone_ru_power[0]
cfg_tpc_ru_pow_2g_2=0x00
#5G
#20M时不同RU时对应的RU Power
#cfg_20m_242tone_ru_power[3]
#cfg_20m_106tone_ru_power[2]
#cfg_20m_52tone_ru_power[1]
#cfg_20m_26tone_ru_power[0]
cfg_tpc_ru_pow_5g_0=0x00000000
#40M时不同RU时对应的RU Power
#cfg_40m_242tone_ru_power[3]
#cfg_40m_106tone_ru_power[2]
#cfg_40m_52tone_ru_power[1]
#cfg_40m_26tone_ru_power[0]
cfg_tpc_ru_pow_5g_1=0x00000000
#40M/80M时不同RU时对应的小RU Power
#cfg_80m_106tone_ru_power[3]
#cfg_80m_52tone_ru_power[2]
#cfg_80m_26tone_ru_power[1]
#cfg_40m_484tone_ru_power[0]
cfg_tpc_ru_pow_5g_2=0x00000000
#160M/80M时不同RU时对应的大RU Power
#cfg_160m_26tone_ru_power[3]
#cfg_80m_996tone_ru_power[2]
#cfg_80m_484tone_ru_power[1]
#cfg_80m_242tone_ru_power[0]
cfg_tpc_ru_pow_5g_3=0x00000000
#160M时不同RU时对应的小RU Power
#cfg_160m_484tone_ru_power[3]
#cfg_160m_242tone_ru_power[2]
#cfg_160m_106tone_ru_power[1]
#cfg_160m_52tone_ru_power[0]
cfg_tpc_ru_pow_5g_4=0x00000000
#160M时不同RU时对应的大RU Power
#cfg_160m_1992tone_ru_power[1]
#cfg_160m_996tone_ru_power[0]
cfg_tpc_ru_pow_5g_5=0x0000

#不同RU size认证时限制的最大功率 0.1dbm
cfg_tpc_ru_max_pow_242_106_52_26_siso_2g_c0=0xFFFF9678
cfg_tpc_ru_max_pow_484_siso_2g_c0=0xFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_2g_c1=0xFFFF7D78
cfg_tpc_ru_max_pow_484_siso_2g_c1=0xFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_2g=0xFFFF7D69
cfg_tpc_ru_max_pow_484_mimo_2g=0xFF

#RU power commom国家band1~7 mimo&siso C0&siso C1
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b1=0xFF96825F
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b1=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b1=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b1=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b1=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b1=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b2=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b2=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b2=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b2=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b2=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b2=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b3=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b3=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b3=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b3=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b3=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b3=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b4=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b4=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b4=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b4=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b4=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b4=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b5=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b5=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b5=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b5=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b5=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b5=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b6=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b6=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b6=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b6=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b6=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b6=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b7=0xFFFFFFFF
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b7=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b7=0xFFFFFFFF
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b7=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b7=0xFFFFFFFF
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b7=0xFFFFFF
#RU power CE国家band1~7 mimo&siso C0&siso C1
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b1_ce=0xFF96825F
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b1_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b1_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b1_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b1_ce=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b1_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b2_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b2_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b2_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b2_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b2_ce=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b2_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b3_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b3_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b3_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b3_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b3_ce=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b3_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b4_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b4_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b4_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b4_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b4_ce=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b4_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b5_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b5_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b5_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b5_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b5_ce=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b5_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b6_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b6_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b6_ce=0xFFFF9169
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b6_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b6_ce=0xFFFFFF7D
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b6_ce=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b7_ce=0x6E6E6E6E
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b7_ce=0x6E6E6E
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b7_ce=0x6E6E6E6E
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b7_ce=0x6E6E6E
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b7_ce=0x6E6E6E6E
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b7_ce=0x6E6E6E
#RU power FCC国家band1~7 mimo&siso C0&siso C1
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b1_fcc=0x8C6E5032
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b1_fcc=0xFFFFAA
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b1_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b1_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b1_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b1_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b2_fcc=0x8C6E5032
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b2_fcc=0xFFFFAA
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b2_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b2_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b2_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b2_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b3_fcc=0x8C6E5032
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b3_fcc=0xFFFFAA
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b3_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b3_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b3_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b3_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b4_fcc=0x8C6E5032
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b4_fcc=0xFFFFAA
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b4_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b4_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b4_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b4_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b5_fcc=0x8C6E5032
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b5_fcc=0xFFFFAA
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b5_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b5_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b5_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b5_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b6_fcc=0x8C6E5032
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b6_fcc=0xFFFFAA
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b6_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b6_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b6_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b6_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_mimo_5g_b7_fcc=0x8C6E5032
cfg_tpc_ru_max_pow_1992_996_484_mimo_5g_b7_fcc=0xFFFFAA
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c0_b7_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c0_b7_fcc=0xFFFFFF
cfg_tpc_ru_max_pow_242_106_52_26_siso_5g_c1_b7_fcc=0xAA8C6E50
cfg_tpc_ru_max_pow_1992_996_484_siso_5g_c1_b7_fcc=0xFFFFFF

cfg_tpc_ru_max_pow_2g=0xFF
cfg_tpc_ru_max_pow_5g=0xFF

#FCC边带功率控制 0.1dbm
#5G 20MHz CH140/CH100/CH64/CH36
fcc_side_band_txpwr_limit_5g_20m_0=0xFFFFFFFF
#5G 20MHz CH165/CH149
fcc_side_band_txpwr_limit_5g_20m_1=0xFFFF
#5G 40MHz CH134/CH102/CH62/CH38
fcc_side_band_txpwr_limit_5g_40m_0=0xFFFFFFFF
#5G 40MHz CH159/CH151
fcc_side_band_txpwr_limit_5g_40m_1=0xFFFF
#5G 80MHz CH122/CH106/CH58/CH42
fcc_side_band_txpwr_limit_5g_80m_0=0xFFFFFFFF
#5G 80MHz CH155
fcc_side_band_txpwr_limit_5g_80m_1=0xFF
#5G 160MHz CH50/CH114
fcc_side_band_txpwr_limit_5g_160m=0xFFFF
#24G CH1~13 OFDM_40M/OFDM_20M/11b
fcc_side_band_txpwr_limit_24g_ch1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch2=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch3=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch4=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch5=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch6=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch7=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch8=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch9=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch10=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch11=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch12=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch13=0xFFFFFF
#CE边带功率控制 0.1dbm
#5G 20MHz CH140/CH100/CH64/CH36
ce_side_band_txpwr_limit_5g_20m_0=0x96969696
#5G 20MHz CH165/CH149
ce_side_band_txpwr_limit_5g_20m_1=0xFFFF
#5G 40MHz CH134/CH102/CH62/CH38
ce_side_band_txpwr_limit_5g_40m_0=0x8C8C8C8C
#5G 40MHz CH159/CH151
ce_side_band_txpwr_limit_5g_40m_1=0xFFFF
#5G 80MHz CH122/CH106/CH58/CH42
ce_side_band_txpwr_limit_5g_80m_0=0x82828282
#5G 80MHz CH155
ce_side_band_txpwr_limit_5g_80m_1=0xFF
#5G 160MHz CH50/CH114
ce_side_band_txpwr_limit_5g_160m=0xFFFF
#24G CH1~13 OFDM_40M/OFDM_20M/11b
ce_side_band_txpwr_limit_24g_ch1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch2=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch3=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch4=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch5=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch6=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch7=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch8=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch9=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch10=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch11=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch12=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch13=0xFFFFFF

#5G SAR Control 0.1db lvl4~1 有效值范围(>4dbm)
sar_txpwr_ctrl_5g_band1_0=0xFF0DFF0F
sar_txpwr_ctrl_5g_band2_0=0xFF0DFF0F
sar_txpwr_ctrl_5g_band3_0=0xFF0DFF0F
sar_txpwr_ctrl_5g_band4_0=0xFF0DFF0F
sar_txpwr_ctrl_5g_band5_0=0xFF0DFF0F
sar_txpwr_ctrl_5g_band6_0=0xFF0DFF0F
sar_txpwr_ctrl_5g_band7_0=0xFF0DFF0F
#5G SAR Control 0.1db lvl8~5
sar_txpwr_ctrl_5g_band1_1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band2_1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band3_1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band4_1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band5_1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band6_1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band7_1=0xFFFFFFFF
#5G SAR Control 0.1db lvl12~9
sar_txpwr_ctrl_5g_band1_2=0xFFFFFFFF
sar_txpwr_ctrl_5g_band2_2=0xFFFFFFFF
sar_txpwr_ctrl_5g_band3_2=0xFFFFFFFF
sar_txpwr_ctrl_5g_band4_2=0xFFFFFFFF
sar_txpwr_ctrl_5g_band5_2=0xFFFFFFFF
sar_txpwr_ctrl_5g_band6_2=0xFFFFFFFF
sar_txpwr_ctrl_5g_band7_2=0xFFFFFFFF
#5G SAR Control 0.1db lvl16~13
sar_txpwr_ctrl_5g_band1_3=0xFFFFFFFF
sar_txpwr_ctrl_5g_band2_3=0xFFFFFFFF
sar_txpwr_ctrl_5g_band3_3=0xFFFFFFFF
sar_txpwr_ctrl_5g_band4_3=0xFFFFFFFF
sar_txpwr_ctrl_5g_band5_3=0xFFFFFFFF
sar_txpwr_ctrl_5g_band6_3=0xFFFFFFFF
sar_txpwr_ctrl_5g_band7_3=0xFFFFFFFF
#5G SAR Control 0.1db lvl20~17
sar_txpwr_ctrl_5g_band1_4=0xFFFFFFFF
sar_txpwr_ctrl_5g_band2_4=0xFFFFFFFF
sar_txpwr_ctrl_5g_band3_4=0xFFFFFFFF
sar_txpwr_ctrl_5g_band4_4=0xFFFFFFFF
sar_txpwr_ctrl_5g_band5_4=0xFFFFFFFF
sar_txpwr_ctrl_5g_band6_4=0xFFFFFFFF
sar_txpwr_ctrl_5g_band7_4=0xFFFFFFFF
#2G SAR Control lvl4~1 有效值范围(>4dbm)
sar_txpwr_ctrl_2g_0=0xFF0EFF10
#2G SAR Control lvl8~5
sar_txpwr_ctrl_2g_1=0xFFFFFFFF
#2G SAR Control lvl12~9
sar_txpwr_ctrl_2g_2=0xFFFFFFFF
#2G SAR Control lvl16~13
sar_txpwr_ctrl_2g_3=0xFFFFFFFF
#2G SAR Control lvl20~17
sar_txpwr_ctrl_2g_4=0xFFFFFFFF

#FCC边带功率控制 0.1dbm
#5G 20MHz CH140/CH100/CH64/CH36
fcc_side_band_txpwr_limit_5g_20m_0_c1=0xFFFFFFFF
#5G 20MHz CH165/CH149
fcc_side_band_txpwr_limit_5g_20m_1_c1=0xFFFF
#5G 40MHz CH134/CH102/CH62/CH38
fcc_side_band_txpwr_limit_5g_40m_0_c1=0xFFFFFFFF
#5G 40MHz CH159/CH151
fcc_side_band_txpwr_limit_5g_40m_1_c1=0xFFFF
#5G 80MHz CH122/CH106/CH58/CH42
fcc_side_band_txpwr_limit_5g_80m_0_c1=0xFFFFFFFF
#5G 80MHz CH155
fcc_side_band_txpwr_limit_5g_80m_1_c1=0xFF
#5G 160MHz CH50/CH114
fcc_side_band_txpwr_limit_5g_160m_c1=0xFFFF
#24G CH1~13 OFDM_40M/OFDM_20M/11b
fcc_side_band_txpwr_limit_24g_ch1_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch2_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch3_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch4_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch5_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch6_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch7_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch8_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch9_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch10_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch11_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch12_c1=0xFFFFFF
fcc_side_band_txpwr_limit_24g_ch13_c1=0xFFFFFF
#CE边带功率控制 0.1dbm
#5G 20MHz CH140/CH100/CH64/CH36
ce_side_band_txpwr_limit_5g_20m_0_c1=0x8C8C8C8C
#5G 20MHz CH165/CH149
ce_side_band_txpwr_limit_5g_20m_1_c1=0xFFFF
#5G 40MHz CH134/CH102/CH62/CH38
ce_side_band_txpwr_limit_5g_40m_0_c1=0x8C8C8C8C
#5G 40MHz CH159/CH151
ce_side_band_txpwr_limit_5g_40m_1_c1=0xFFFF
#5G 80MHz CH122/CH106/CH58/CH42
ce_side_band_txpwr_limit_5g_80m_0_c1=0x82828282
#5G 80MHz CH155
ce_side_band_txpwr_limit_5g_80m_1_c1=0xFF
#5G 160MHz CH50/CH114
ce_side_band_txpwr_limit_5g_160m_c1=0xFFFF
#24G CH1~13 OFDM_40M/OFDM_20M/11b
ce_side_band_txpwr_limit_24g_ch1_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch2_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch3_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch4_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch5_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch6_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch7_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch8_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch9_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch10_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch11_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch12_c1=0xFFFFFF
ce_side_band_txpwr_limit_24g_ch13_c1=0xFFFFFF

#5G SAR Control 0.1db lvl4~1 有效值范围(>4dbm)
sar_txpwr_ctrl_5g_band1_0_c1=0xFF0D0FFF
sar_txpwr_ctrl_5g_band2_0_c1=0xFF0D0FFF
sar_txpwr_ctrl_5g_band3_0_c1=0xFF0D0FFF
sar_txpwr_ctrl_5g_band4_0_c1=0xFF0D0FFF
sar_txpwr_ctrl_5g_band5_0_c1=0xFF0D0FFF
sar_txpwr_ctrl_5g_band6_0_c1=0xFF0D0FFF
sar_txpwr_ctrl_5g_band7_0_c1=0xFF0D0FFF
#5G SAR Control 0.1db lvl8~5
sar_txpwr_ctrl_5g_band1_1_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band2_1_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band3_1_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band4_1_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band5_1_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band6_1_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band7_1_c1=0xFFFFFFFF
#5G SAR Control 0.1db lvl12~9
sar_txpwr_ctrl_5g_band1_2_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band2_2_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band3_2_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band4_2_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band5_2_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band6_2_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band7_2_c1=0xFFFFFFFF
#5G SAR Control 0.1db lvl16~13
sar_txpwr_ctrl_5g_band1_3_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band2_3_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band3_3_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band4_3_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band5_3_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band6_3_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band7_3_c1=0xFFFFFFFF
#5G SAR Control 0.1db lvl20~17
sar_txpwr_ctrl_5g_band1_4_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band2_4_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band3_4_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band4_4_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band5_4_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band6_4_c1=0xFFFFFFFF
sar_txpwr_ctrl_5g_band7_4_c1=0xFFFFFFFF
#2G SAR Control lvl4~1 有效值范围(>4dbm)
sar_txpwr_ctrl_2g_0_c1=0xFF0E10FF
#2G SAR Control lvl8~5
sar_txpwr_ctrl_2g_1_c1=0xFFFFFFFF
#2G SAR Control lvl12~9
sar_txpwr_ctrl_2g_2_c1=0xFFFFFFFF
#2G SAR Control lvl16~13
sar_txpwr_ctrl_2g_3_c1=0xFFFFFFFF
#2G SAR Control lvl20~17
sar_txpwr_ctrl_2g_4_c1=0xFFFFFFFF


#dpd(待增加)

#wifi cali params(高16bit:cha1 低16bit:cha0)
#功率校准只校准3个band，定制化项只有2G chan1, chan7, chan13生效(单位mv)
cali_txpwr_pa_dc_ref_2g_val_chan1=0x24ec24ec
cali_txpwr_pa_dc_ref_2g_val_chan2=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan3=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan4=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan5=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan6=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan7=0x247324b0
cali_txpwr_pa_dc_ref_2g_val_chan8=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan9=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan10=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan11=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan12=0x27072707
cali_txpwr_pa_dc_ref_2g_val_chan13=0x24ba24c4
cali_txpwr_pa_dc_ref_5g_val_band1=0x14c21556
cali_txpwr_pa_dc_ref_5g_val_band2=0x15311591
cali_txpwr_pa_dc_ref_5g_val_band3=0x14c21586
cali_txpwr_pa_dc_ref_5g_val_band4=0x15ce15a6
cali_txpwr_pa_dc_ref_5g_val_band5=0x15ea15ba
cali_txpwr_pa_dc_ref_5g_val_band6=0x14ff15be
cali_txpwr_pa_dc_ref_5g_val_band7=0x151815c4
#DPD校准定制化
#DPD校准使用信道
#40M(高12bit,3个信道)/20M(低16bit,4个信道)
dpd_cali_ch_core0=0x641DA71
#各信道使用的校准系数对应的校准信道Index
#BW20 CH1~CH8
dpd_use_cail_ch_idx0_core0=0x11111000
#BW20 CH9~CH13
dpd_use_cail_ch_idx1_core0=0x33222
#BW40 CH1~CH8
dpd_use_cail_ch_idx2_core0=0x22211000
#bit0~3:BW40 CH9
#bit4~7:AFIR训练时间Index，取值范围0~2
#bit8~11:AFIR LMS MU STEP，取值范围0~15，不建议修改
dpd_use_cail_ch_idx3_core0=0x002
#各校准信道的delta power（配置范围-3~+3db）
dpd_cali_20m_del_pow_core0=0x00000000
dpd_cali_40m_del_pow_core0=0x00000000
#core1配置
dpd_cali_ch_core1=0x641DA71
dpd_use_cail_ch_idx0_core1=0x11111000
dpd_use_cail_ch_idx1_core1=0x33222
dpd_use_cail_ch_idx2_core1=0x22211000
dpd_use_cail_ch_idx3_core1=0x002
dpd_cali_20m_del_pow_core1=0x00000000
dpd_cali_40m_del_pow_core1=0x00000000

#5g(高16bit)2g(低16bit)动态校准开关
dyn_cali_dscr_interval=0x00010001
#动态校准算法选择开关
#bit1~0 pdbuf使能开关
#0x2表示采用自适应用算法(判断是否做过产线校准，如果做过就不用新方案)
#0x1表示启用新算法
#0x0表示禁用新算法
#bit2 gm禁用开关
dyn_cali_opt_switch=0x4

#DPN CW 40M 20M 11b 0.1db
dpn24g_ch1_core0=0x0d050406
dpn24g_ch2_core0=0x0b050d03
dpn24g_ch3_core0=0x0b020c00
dpn24g_ch4_core0=0x08050afd
dpn24g_ch5_core0=0x080500fe
dpn24g_ch6_core0=0x07f1fffd
dpn24g_ch7_core0=0x07ff00ff
dpn24g_ch8_core0=0x0700fffe
dpn24g_ch9_core0=0x080000fe
dpn24g_ch10_core0=0x080500fe
dpn24g_ch11_core0=0x0a020bff
dpn24g_ch12_core0=0x0c050e02
dpn24g_ch13_core0=0x12050807
dpn24g_ch1_core1=0x06000403
dpn24g_ch2_core1=0x0300fcfb
dpn24g_ch3_core1=0x0401fdfd
dpn24g_ch4_core1=0x0500fdfd
dpn24g_ch5_core1=0x0600fe01
dpn24g_ch6_core1=0x08ffff00
dpn24g_ch7_core1=0x08ff00ff
dpn24g_ch8_core1=0x04fffdfa
dpn24g_ch9_core1=0x02fffbf7
dpn24g_ch10_core1=0xffff03f6
dpn24g_ch11_core1=0x0301fcf9
dpn24g_ch12_core1=0x090001ff
dpn24g_ch13_core1=0x10000a0a
#DPN 5G 160(band2/4)/80/40/20 0.1db
#5g core0 band1~7
dpn5g_core0_b0=0x00050500
dpn5g_core0_b1=0x0005fb0a
dpn5g_core0_b2=0x0005fb05
dpn5g_core0_b3=0x0000fb05
dpn5g_core0_b4=0x0005fb05
dpn5g_core0_b5=0x0005fa05
dpn5g_core0_b6=0x00fdfa05
#5g core1 band1~7
dpn5g_core1_b0=0x00050000
dpn5g_core1_b1=0x0005fb0a
dpn5g_core1_b2=0x00050005
dpn5g_core1_b3=0x0005fb05
dpn5g_core1_b4=0x00050005
dpn5g_core1_b5=0x0005f605
dpn5g_core1_b6=0x00faf605

#产侧nvram参数
#11b,core0
#11g 20M core0
#11n 40M,core0
#2.4g CW
#11b,core1
#11g 20M core1
#11n 40M,core1
nvram_pa2gccka0=-3541,41523,3631;
nvram_pa2ga0=-2826,40618,3561;
nvram_pa2g40a0=-2833,41551,3668;
nvram_pa2gccka1=-3193,35734,5313;
nvram_pa2ga1=-3423,39064,5098;
nvram_pa2g40a1=-2831,37355,5328;
#for debug
nvram_pa2gcwa0=-495,7671,706;
nvram_pa2gcwa1=-1386,13394,79;
#5g core0 band2&3 4&5 6 7               
#5g core1 band2&3 4&5 6 7
#5g core0 band1
#5g core1 band1
nvram_pa5ga0=94,2244,178,40,2392,194,68,2300,198,101,2130,238;
nvram_pa5ga1=34,2644,189,-57,2868,205,-49,2819,218,-57,2828,225;
nvram_pa5ga0_band1=91,2277,201;
nvram_pa5ga1_band1=-37,2891,202;
nvram_pa5ga0_low=94,2244,178,40,2392,194,68,2300,198,101,2130,238;
nvram_pa5ga1_low=34,2644,189,-57,2868,205,-49,2819,218,-57,2828,225;
nvram_pa5ga0_band1_low=91,2277,201;
nvram_pa5ga1_band1_low=-37,2891,202;

#2.4g CW ppa
nvram_ppa2gcwa0=2,108,-79;
nvram_ppa2gcwa1=2,78,-49;
#idet修正功率值(高16bit:cha1 低16bit:cha0)
gm0_dB10_amend=0x0
#for debug
#upc_cali_code_for_18dBm_c0=0x145
#upc_cali_code_for_18dBm_c1=0x131

#cca threshold
delta_cca_ed_high_20th_2g=0
delta_cca_ed_high_40th_2g=0
delta_cca_ed_high_20th_5g=-6
delta_cca_ed_high_40th_5g=-6
delta_cca_ed_high_80th_5g=-6
#私有定制化--begin
#最大带宽能力 FPGA 40M ASIC 160M (0:20M,1:40M,2:80M,3:160M)
bw_max_width=3
#160M APUT是否支持
aput_support_160m=1
#txbf cap
su_bfer=0
su_bfee=1
mu_bfer=0
mu_bfee=1
#校准数据上传下发开关 
#bit0:开wifi重新校准 bit1:开wifi重新上传 bit2:开机校准 
#bit3:动态校准调平Debug    
#bit4:不读取NV区域的数据(1:不读取 0：读取)
#bit5~7:开wifi重复校准的间隔可选0~7，默认3
cali_data_mask=0x67

#校准开关
#bit[31:24] NO_ALL_IQ_LVEL | NO_MUL_TIME_CALI | resv | resv | resv | resv | resv | resv
#bit[23:16] resv | resv | resv | resv | ONLINE_RXDC | MIMO RXIQ | MIMO TXIQ | MIMO RXDC
#bit[15:8] RX GAIN | DPD CALI | ADC_CAL | PA_ICAL | DPD_COMP_SWITCH_40M | RXIQ | TXIQ | LODIV
#bit[7:0]  TXDC | PPF | TX_PWR | RXDC | RX_VDET_DC | R | RC | LOGEN
cali_mask=0x7FFFF

#自动化校准开关
cali_auto_cali_mask=0
#DBDC
#bit0~bit3:disable/2G/5G/2G&5G:0/1/2/3，disable放最后配
#bit4~bit7:2G、5G vap共存时使用dbac或者dbdc; 0：dbac，1:dbdc
#动态[3, 0]
#静态[2, 1]
radio_cap_0=0x13
radio_cap_1=0
#并发扫描开关 bit0=全局开关  bit1-7:表示某种扫描类型是否启动并发扫描
#：bit1=前景扫描  bit2=STA背景扫描  bit3=PNO扫描  bit4=GNSS  bit5=roam
fastscan_switch=0xB7
#天线切换开关
#bit0是管理帧切换开关，bit1是数据帧切换开关。mpw2默认不开
rssi_ant_switch=3
#dc vap flowctl
dc_flowctl_switch=1
#m2s
#bit7~bit0:m2s 是否开启 依次是  |...|RSSI|5G AP SISO|2G AP SISO|MSS|SISO AP|ldac|6slot sco
m2s_function_mask=0x17
#m2s ldac mimo中强场切入siso RSSI门限
ldac_threshold_m2s=-45  
#s2m ldac 弱场切回mimo RSSI门限
ldac_threshold_s2m=-75
#限流
download_rate_limit_pps=0
#TXOPPS开关
txopps_switch=0
#过温保护-降占空比方案
over_temp_pro_enable=1
over_temp_pro_reduce_pwr_enable=1
over_temp_pro_safe_th=85
over_temp_pro_over_th=95
#相同scaling值时，基带DSSS信号相对OFDM信号的功率回退值 单位0.01db
dsss2ofdm_dbb_pwr_bo_val=250
#PLL寄存器reg10/reg11配置：
#ADC 1*160修改为2*80 b7:(5G band3/5) | b6:(5G band7) 
#b4~2 cmu trim cfg b3-ElsaP|b2-common | b1- PLL unlock check | b0- B样机上5G EVM恶化修正
evm_fail_pll_reg_fix=0x86
#voe定制化
#:bit0:11k bit1:11v bit2:11r bit3:over ds bit4:adaptive 11r bit5:Bss T
voe_switch_mask=0x07
#11ax定制化
#:bit0:11ax_sta_switch bit1:11ax_aput_switch bit2:ignore_non_he_cap_from_beacon bit3:aput私用对通开关，关闭后只对hisi芯片携带he能力
#bit4 twt responder support; bit5 twt requester support;
11ax_switch_mask=0x3
#htc_switch_mask htc定制化开关，bit0-数据帧含有htc,初始化值为全F； bit1-tom; bit2-rom
htc_switch_mask=0x7
#multi bssid 定制化开关
multi_bssid_switch_mask=0x0
#MBO(Multiband Operation)
mbo_switch_mask=0x0
#动态dbac 开关
dynamic_dbac_adjust_mask=0x1
#rx listen power saving rssi定制化说明：bit[0:3]-rssi与平滑值的差5 bit[4:7]-(C0-C1)rssi差值12 bit[8:15]-C0 rssi低门限-65 bit[16:23]-C0 rssi高门限-60
#mac控制寄存器CFG_AGC_PS_CTRL定制化参数[bit24-31]：bit[24:27]-MAC检查rssi满足帧数(1)，bit[28:31]-MAC检查fcs错误帧数(3)
#rx listen power saving pps定制化说明：bit[0:15]-pps低门限3500 bit[16:31]-pps高门限5500
hal_ps_rssi_param=0x31C4BFC5
hal_ps_pps_param=0x157C0DAC
#动态bypass外置LNA方案, en总开关(0/1/2:no_bypass/dyn_bypass/force_bypass)，switch吞吐动态bypass开关(0/1: close/open)，th_h/th_l上下门限
dyn_bypass_extlna_enable=1
dyn_bypass_extlna_th_switch=1
dyn_bypass_extlna_th_h=100
dyn_bypass_extlna_th_l=50
#双天线发送切换门限
ctrl_frame_tx_chain=-55
#FEM TX_gain2a回退功率值/单位0.5dBm
fem_backoff_pow=4
#FEM TX_gain2a功率调整起始范围3~24
#max(5g_base_pow-14+FEM到天线口线损)/dBm
tpc_adj_pow_start_idx_by_fem=7
#hiex 私有对通特性定制化 (1:enable 0:disable) bit0-hiex_enable(1) bit[1:3]-hiex version(0版本V1) bit4-himit_enable(1) bit5-ht_himit_enable(1) bit6-vht_himit_enable(1)
#bit7-he_himit_enable(1) bit[8:11]-he_htc_himit_id(he himit htc字段control id 0xE) bit[12:15]-chip type(1:1105 0:1152) 
#bit[16:17]-himit version(0:V1版本) bit18-hiex ersru bit[19:31]-resv
hiex_cap=0x41EF1
#私有定制化--end


#5gnr共存干扰表定制化
#5gnr共存功能使能总开关(0/1:disable/enable)
nrcoex_enable=0
#5gnr共存干扰表,其中频率单位为MHz; 差值门限单位为100KHz; 避让方式act:uint8单位0.1dbm,0为txblanking,0xff为不避让;
#输出Rxslot的rssi门限,int8单位1dbm,0xff为不输出,填写门限的绝对值。如-65dbm填写值65，即0x41。绝对值大于127均为无效值认为不输出。
#从上至下依次为
#生效频率freq:(bit31-16:生效的频率上限值)(bit15-0:生效的频率下限值)
#差值门限nrcoex_rule0_40m_20m_gap0:(bit31-16:40M带宽时gap0值)(bit15-0:20M带宽时gap0值),后几组参照命名类似
#避让方式nrcoex_rule0_smallgap0_act:频率差小于gap0的限制功率值,依次为(bit31-24:160M带宽时限制值)(bit23-16:80M限制值)(bit15-8:40M限制值)(bit7-0:20M限制值).后面两组分别为gap01,gap12之间的避让值
#输出Rxslot的rssi门限nrcoex_rule0_rxslot_rssi:依次为(bit31-24:160M Rssi门限)(bit23-16:80M门限)(bit15-8:40M门限)(bit7-0:20M门限)
nrcoex_rule0_freq=0x09B4096C
nrcoex_rule0_40m_20m_gap0=0x028A028A
nrcoex_rule0_160m_80m_gap0=0x00000000
nrcoex_rule0_40m_20m_gap1=0x028A028A
nrcoex_rule0_160m_80m_gap1=0x00000000
nrcoex_rule0_40m_20m_gap2=0x028A028A
nrcoex_rule0_160m_80m_gap2=0x00000000
nrcoex_rule0_smallgap0_act=0xFFFF6464
nrcoex_rule0_gap01_act=0xFFFFFFFF
nrcoex_rule0_gap12_act=0xFFFFFFFF
nrcoex_rule0_rxslot_rssi=0x46464646
#5gnr共存干扰表第1组
nrcoex_rule1_freq=0x14C8143C
nrcoex_rule1_40m_20m_gap0=0x00000000
nrcoex_rule1_160m_80m_gap0=0x00000000
nrcoex_rule1_40m_20m_gap1=0x00000000
nrcoex_rule1_160m_80m_gap1=0x00000000
nrcoex_rule1_40m_20m_gap2=0x00000000
nrcoex_rule1_160m_80m_gap2=0x00000000
nrcoex_rule1_smallgap0_act=0xFFFFFFFF
nrcoex_rule1_gap01_act=0xFFFFFFFF
nrcoex_rule1_gap12_act=0xFFFFFFFF
nrcoex_rule1_rxslot_rssi=0x46464646
#5gnr共存干扰表第2组
nrcoex_rule2_freq=0x00000000
nrcoex_rule2_40m_20m_gap0=0x00000000
nrcoex_rule2_160m_80m_gap0=0x00000000
nrcoex_rule2_40m_20m_gap1=0x00000000
nrcoex_rule2_160m_80m_gap1=0x00000000
nrcoex_rule2_40m_20m_gap2=0x00000000
nrcoex_rule2_160m_80m_gap2=0x00000000
nrcoex_rule2_smallgap0_act=0xFFFFFFFF
nrcoex_rule2_gap01_act=0xFFFFFFFF
nrcoex_rule2_gap12_act=0xFFFFFFFF
nrcoex_rule2_rxslot_rssi=0xFFFFFFFF
#5gnr共存干扰表第3组
nrcoex_rule3_freq=0x00000000
nrcoex_rule3_40m_20m_gap0=0x00000000
nrcoex_rule3_160m_80m_gap0=0x00000000
nrcoex_rule3_40m_20m_gap1=0x00000000
nrcoex_rule3_160m_80m_gap1=0x00000000
nrcoex_rule3_40m_20m_gap2=0x00000000
nrcoex_rule3_160m_80m_gap2=0x00000000
nrcoex_rule3_smallgap0_act=0xFFFFFFFF
nrcoex_rule3_gap01_act=0xFFFFFFFF
nrcoex_rule3_gap12_act=0xFFFFFFFF
nrcoex_rule3_rxslot_rssi=0xFFFFFFFF

[HOST_GNSS_NORMAL]
#spur_freq: 各模卫星干扰频率的原始值，单位Hz，每模最多3个频点，使用#作为分割
antijam_gps_spur_freq=0
antijam_glonass_spur_freq=0
antijam_beidou_spur_freq=0
antijam_gps_l5_spur_freq=0
antijam_beidou_b2_spur_freq=0
#产线参数
#sync开关
ft_sync_switch=0
ft_sync_version=0
ft_snr_mode=1
ft_refer_clock_switch=0
ft_i3c_switch=1
#初始频偏设置：单位：kHz，GPS/GLO/BD/GAL/GPSL5
ft_freq_offset=200#0#200#200#0

[HOST_BT_NORMAL]
bt_normal=value
bt_txpwr_max=5
bt_feature_log=0
bt_feature_32k_clock=1

[HOST_FM_NORMAL]
g_config_vol=64
g_config_stereo=1
g_config_i2s_mode=1
g_config_rssi_threshold=10
g_config_snr_threshold=1
g_config_enghi_threshold=1000
g_config_englo_threshold=0
g_config_audio_threshold=10

[HOST_IR]
#发送寄存器配置, 发送电流为270mA, 闭环模式
IR_I_CTRL_TX=0xA0
IR_TX_MODE=0x2
#接收寄存器配置, Iref=1.25uA, Iclp=1.5uA, Rin=80k, IR_RX_C_R为空取默认值, 滤波电阻100k, 滤波电容1pF
IR_I_CTRL_RX=0x4
IR_RESERVE=0x303
IR_RX_C_R=
IR_RX_RIN=0x37

[HOST_PLAT]
#全局DFR设置: 0:表示关闭DFR 1:表示打开DFR
plat_dfr_enable=1
#全局心跳超时异常处理使能: 0:表示关闭 1:表示打开
plat_dfr_beatTimer_timeOut_reset_enable=1
#-----------firmware download channel----------#
board_info.wlan_download_channel=pcie
board_info.bfgx_download_channel=pcie
pcie_vol_bias_param=850,1700
pcie_ringbuf_bugfix=enable
#(1)BIT[15,14]：表示是否采用外置buck：
	#2'b00:全内置buck ，
	#2'b01:I2C控制独立外置buck ,
	#2'b10:GPIO控制独立外置buck 
	#2'b11:host控制共享外置buck电压
#(2)BIT[8]:表示buck_en,再调电压
#(3)BIT[7,0]:代表不同的Buck器件型号
buck_custom_addr=2,0x50001850
buck_mode=0x0000
#uart baudrate 
baudrate=4000000
#异常发生时SSI读取芯片信息: 0:表示关闭 1:表示打开
ssi_dump_enable=0x0
#-------------------log info ------------------
#note:
#1 log size unit M Byte, device log unit K Byte
#2 log path end with /
#3 log level =? means no value
#wifi device log info--------------------------
log_switch_device_wifi=1
log_size_device_wifi=500
log_num_device_wifi=150
log_level_device_wifi=3
#bfg device log info--------------------------

log_switch_device_bfg=1
log_size_device_bfg=10000
log_num_device_bfg=10
log_level_device_bfg=3
log_level_device_bt=3
log_level_device_gnss=3

#bt snoop info--------------------------
log_switch_bt_snoop=1
log_size_bt_snoop=8
log_num_bt_snoop=5
log_path_bt_snoop=/sdcard/
log_level_bt_snoop=5

TraceConf=1

# Trace level configuration
#   BT_TRACE_LEVEL_NONE    0    ( No trace messages to be generated )
#   BT_TRACE_LEVEL_ERROR   1    ( Error condition trace messages )
#   BT_TRACE_LEVEL_WARNING 2    ( Warning condition trace messages )
#   BT_TRACE_LEVEL_API     3    ( API traces )
#   BT_TRACE_LEVEL_EVENT   4    ( Debug messages for events )
#   BT_TRACE_LEVEL_DEBUG   5    ( Full debug messages )
TRC_BTM=5
TRC_HCI=5
TRC_L2CAP=5
TRC_RFCOMM=5
TRC_OBEX=5
TRC_AVCT=5
TRC_AVDT=5
TRC_AVRC=5
TRC_AVDT_SCB=5
TRC_AVDT_CCB=5
TRC_A2D=5
TRC_SDP=5
TRC_GATT=5
TRC_SMP=5
TRC_BTAPP=5
TRC_BTIF=5

#gnss baseband log info--------------------------
log_switch_gnss_baseband=1
log_size_gnss_baseband=20
log_num_gnss_baseband=6
log_path_gnss_baseband=/data/hwlogdir/gnss_log/device/
log_level_gnss_baseband=3

#gnss host log info------------------------------
# log_switch_gnss_host 1: alpha, beta.. 2: full log print DEVELOP option. (size unit: M)
log_switch_gnss_host=1
log_size_gnss_host=20
log_num_gnss_host=5
log_path_gnss_host=/data/hwlogdir/gnss_log/
log_level_gnss_host=3

g_board_version.board_version="AUSTIN_FEM_1103"
g_param_version.param_version="Hi1103 V100R001C01B100"

#ignore device part, just reserve
[DEVICE_WIFI]
variable_name=value
[DEVICE_GNSS]
variable_name=value
[DEVICE_BT]
# BT BLE tx max power level, range 1-5, about 4dB per level, high byte is BLE max tx power, low byte is BT max tx power
bt_maxpower=0x0505
# BT tx power offset Unit: 0.1dB higher the value, lower the power
# EDR MPW2 range 0-20
bt_edrpow_offset=15
# BLE MPW2 range 0-40
bt_blepow_offset=25
# BT tx power reference
# Frequency number range 0-8
bt_cali_txpwr_pa_ref_num=8
## TX power reference value, range 0-10000, higher the value, higher the power, band 1-N(N is the value of bt_cali_txpwr_pa_ref_num) should configured 
bt_cali_txpwr_pa_ref_band1=210
bt_cali_txpwr_pa_ref_band2=180
bt_cali_txpwr_pa_ref_band3=170
bt_cali_txpwr_pa_ref_band4=170
bt_cali_txpwr_pa_ref_band5=170
bt_cali_txpwr_pa_ref_band6=170
bt_cali_txpwr_pa_ref_band7=180
bt_cali_txpwr_pa_ref_band8=190
# TX power frequency, range 0-78, one-to-one with the power reference configuration above
bt_cali_txpwr_pa_fre1=0
bt_cali_txpwr_pa_fre2=10
bt_cali_txpwr_pa_fre3=20
bt_cali_txpwr_pa_fre4=30
bt_cali_txpwr_pa_fre5=45
bt_cali_txpwr_pa_fre6=60
bt_cali_txpwr_pa_fre7=70
bt_cali_txpwr_pa_fre8=78
#bt_cali_bt_tone_amp_grade=0
#bt_rxdc_band=0
#bt_dbb_scaling_saturation=0
# BT productline calibration range 0-0x3f, can accelerate the productline calibration
bt_productline_upccode_search_max=0
bt_productline_upccode_search_min=0
#bt_dynamicsarctrl_bt=0
#bt_powoffsbt=0
# External LNA, range 0 or 1. #bit0:ELNA of C0; bit1: ELNA of C2
bt_elna_2g_bt=0x1
#bt_rxisobtelnabyp=0
#bt_rxgainbtelna=0
#bt_rxbtextloss=0
#bt_elna_on2off_time_ns=0
#bt_elna_off2on_time_ns=0
# bit 31: Enable bt 20dBm
# bit 30: Enable ble 20dBm
bt_hipower_mode=0xC0000000
#bt_fem_control=0
#bt_feature_32k_clock=0
#bt_feature_log=0
# bit 31: Close FEM TX DC IQ calibration              bit 30: Adapted upccode TX DC IQ calibration
# bit 29: High dbb amplitude TX DC IQ calibration     bit 28: Calibration overrange protect
bt_cali_switch_all=0x50000000
#bt_ant_num_bt=0
#bt_power_level_control=0
#bt_country_code=0
#bt_power_electric_voltage
bt_power_idle_voltage=360
bt_power_tx_voltage=360
bt_power_rx_voltage=360
bt_power_sleep_voltage=360
#bt_power_electric_current
bt_power_idle_current=690
bt_power_tx_current=3477
bt_power_rx_current=1224
bt_power_sleep_current=21
bt_20dbm_txpwr_cali_num=0
bt_20dbm_txpwr_cali_freq_ref1=0x000200B4
bt_20dbm_txpwr_cali_freq_ref2=0x000900AA
bt_20dbm_txpwr_cali_freq_ref3=0x00100091
bt_20dbm_txpwr_cali_freq_ref4=0x00170096
bt_20dbm_txpwr_cali_freq_ref5=0x001E009D
bt_20dbm_txpwr_cali_freq_ref6=0x00210096
bt_20dbm_txpwr_cali_freq_ref7=0x0027008C
bt_20dbm_txpwr_cali_freq_ref8=0x002E0082
bt_20dbm_txpwr_cali_freq_ref9=0x00350082
bt_20dbm_txpwr_cali_freq_ref10=0x003A008F
bt_20dbm_txpwr_cali_freq_ref11=0x00410096
bt_20dbm_txpwr_cali_freq_ref12=0x00480091
bt_20dbm_txpwr_cali_freq_ref13=0x004F008F
#bt_reserved1=0
#bt_20dbm_txpwr_adjust=0
# bit 0: BLE ICO SUPPORT ENABLE
# bit 4: CONN_CTE_REQ_FEATURE_ENABLE
# bit 5: CONN_CTE_RSP_FEATURE_ENABLE
# bit 6: CONNLESS_CTE_TX_FEATURE_ENABLE
# bit 7: CONNLESS_CTE_RX_FEATURE_ENABLE
# bit 8: AOD_TX_ANT_SW_FEATURE_ENABLE
# bit 9: AOA_RX_ANT_SW_FEATURE_ENABLE
#bt_feature_config=0
#dedicated antenna feature.
#bit28-31: hardware board mode. 0:2Ant; 1:3AntNoTas; 2:3AntC0Tas1
#bit0: use(1) or not(0) dedicated antenna; bit1: antenna could(1)/cannot(0) switch
#bt_dedicated_antenna=0
#bt_reserved5=0
#bt_reserved6=0
#bt_reserved7=0
#bt_reserved8=0
#bt_reserved9=0
#bt_reserved10=0
[DEVICE_FM]
variable_name=value
[DEVICE_BFG_PLT]
variable_name=value
