;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* FL_QDA */
FL_QDA__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
FL_QDA__0__MASK EQU 0x40
FL_QDA__0__PC EQU CYREG_PRT1_PC6
FL_QDA__0__PORT EQU 1
FL_QDA__0__SHIFT EQU 6
FL_QDA__AG EQU CYREG_PRT1_AG
FL_QDA__AMUX EQU CYREG_PRT1_AMUX
FL_QDA__BIE EQU CYREG_PRT1_BIE
FL_QDA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
FL_QDA__BYP EQU CYREG_PRT1_BYP
FL_QDA__CTL EQU CYREG_PRT1_CTL
FL_QDA__DM0 EQU CYREG_PRT1_DM0
FL_QDA__DM1 EQU CYREG_PRT1_DM1
FL_QDA__DM2 EQU CYREG_PRT1_DM2
FL_QDA__DR EQU CYREG_PRT1_DR
FL_QDA__INP_DIS EQU CYREG_PRT1_INP_DIS
FL_QDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
FL_QDA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
FL_QDA__LCD_EN EQU CYREG_PRT1_LCD_EN
FL_QDA__MASK EQU 0x40
FL_QDA__PORT EQU 1
FL_QDA__PRT EQU CYREG_PRT1_PRT
FL_QDA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
FL_QDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
FL_QDA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
FL_QDA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
FL_QDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
FL_QDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
FL_QDA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
FL_QDA__PS EQU CYREG_PRT1_PS
FL_QDA__SHIFT EQU 6
FL_QDA__SLW EQU CYREG_PRT1_SLW

/* FL_QDB */
FL_QDB__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
FL_QDB__0__MASK EQU 0x80
FL_QDB__0__PC EQU CYREG_PRT1_PC7
FL_QDB__0__PORT EQU 1
FL_QDB__0__SHIFT EQU 7
FL_QDB__AG EQU CYREG_PRT1_AG
FL_QDB__AMUX EQU CYREG_PRT1_AMUX
FL_QDB__BIE EQU CYREG_PRT1_BIE
FL_QDB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
FL_QDB__BYP EQU CYREG_PRT1_BYP
FL_QDB__CTL EQU CYREG_PRT1_CTL
FL_QDB__DM0 EQU CYREG_PRT1_DM0
FL_QDB__DM1 EQU CYREG_PRT1_DM1
FL_QDB__DM2 EQU CYREG_PRT1_DM2
FL_QDB__DR EQU CYREG_PRT1_DR
FL_QDB__INP_DIS EQU CYREG_PRT1_INP_DIS
FL_QDB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
FL_QDB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
FL_QDB__LCD_EN EQU CYREG_PRT1_LCD_EN
FL_QDB__MASK EQU 0x80
FL_QDB__PORT EQU 1
FL_QDB__PRT EQU CYREG_PRT1_PRT
FL_QDB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
FL_QDB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
FL_QDB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
FL_QDB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
FL_QDB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
FL_QDB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
FL_QDB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
FL_QDB__PS EQU CYREG_PRT1_PS
FL_QDB__SHIFT EQU 7
FL_QDB__SLW EQU CYREG_PRT1_SLW

/* FR_QDA */
FR_QDA__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
FR_QDA__0__MASK EQU 0x10
FR_QDA__0__PC EQU CYREG_PRT1_PC4
FR_QDA__0__PORT EQU 1
FR_QDA__0__SHIFT EQU 4
FR_QDA__AG EQU CYREG_PRT1_AG
FR_QDA__AMUX EQU CYREG_PRT1_AMUX
FR_QDA__BIE EQU CYREG_PRT1_BIE
FR_QDA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
FR_QDA__BYP EQU CYREG_PRT1_BYP
FR_QDA__CTL EQU CYREG_PRT1_CTL
FR_QDA__DM0 EQU CYREG_PRT1_DM0
FR_QDA__DM1 EQU CYREG_PRT1_DM1
FR_QDA__DM2 EQU CYREG_PRT1_DM2
FR_QDA__DR EQU CYREG_PRT1_DR
FR_QDA__INP_DIS EQU CYREG_PRT1_INP_DIS
FR_QDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
FR_QDA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
FR_QDA__LCD_EN EQU CYREG_PRT1_LCD_EN
FR_QDA__MASK EQU 0x10
FR_QDA__PORT EQU 1
FR_QDA__PRT EQU CYREG_PRT1_PRT
FR_QDA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
FR_QDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
FR_QDA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
FR_QDA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
FR_QDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
FR_QDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
FR_QDA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
FR_QDA__PS EQU CYREG_PRT1_PS
FR_QDA__SHIFT EQU 4
FR_QDA__SLW EQU CYREG_PRT1_SLW

/* FR_QDB */
FR_QDB__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
FR_QDB__0__MASK EQU 0x20
FR_QDB__0__PC EQU CYREG_PRT1_PC5
FR_QDB__0__PORT EQU 1
FR_QDB__0__SHIFT EQU 5
FR_QDB__AG EQU CYREG_PRT1_AG
FR_QDB__AMUX EQU CYREG_PRT1_AMUX
FR_QDB__BIE EQU CYREG_PRT1_BIE
FR_QDB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
FR_QDB__BYP EQU CYREG_PRT1_BYP
FR_QDB__CTL EQU CYREG_PRT1_CTL
FR_QDB__DM0 EQU CYREG_PRT1_DM0
FR_QDB__DM1 EQU CYREG_PRT1_DM1
FR_QDB__DM2 EQU CYREG_PRT1_DM2
FR_QDB__DR EQU CYREG_PRT1_DR
FR_QDB__INP_DIS EQU CYREG_PRT1_INP_DIS
FR_QDB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
FR_QDB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
FR_QDB__LCD_EN EQU CYREG_PRT1_LCD_EN
FR_QDB__MASK EQU 0x20
FR_QDB__PORT EQU 1
FR_QDB__PRT EQU CYREG_PRT1_PRT
FR_QDB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
FR_QDB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
FR_QDB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
FR_QDB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
FR_QDB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
FR_QDB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
FR_QDB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
FR_QDB__PS EQU CYREG_PRT1_PS
FR_QDB__SHIFT EQU 5
FR_QDB__SLW EQU CYREG_PRT1_SLW

/* PWM_FL */
PWM_FL__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
PWM_FL__0__MASK EQU 0x10
PWM_FL__0__PC EQU CYREG_PRT2_PC4
PWM_FL__0__PORT EQU 2
PWM_FL__0__SHIFT EQU 4
PWM_FL__AG EQU CYREG_PRT2_AG
PWM_FL__AMUX EQU CYREG_PRT2_AMUX
PWM_FL__BIE EQU CYREG_PRT2_BIE
PWM_FL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWM_FL__BYP EQU CYREG_PRT2_BYP
PWM_FL__CTL EQU CYREG_PRT2_CTL
PWM_FL__DM0 EQU CYREG_PRT2_DM0
PWM_FL__DM1 EQU CYREG_PRT2_DM1
PWM_FL__DM2 EQU CYREG_PRT2_DM2
PWM_FL__DR EQU CYREG_PRT2_DR
PWM_FL__INP_DIS EQU CYREG_PRT2_INP_DIS
PWM_FL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PWM_FL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWM_FL__LCD_EN EQU CYREG_PRT2_LCD_EN
PWM_FL__MASK EQU 0x10
PWM_FL__PORT EQU 2
PWM_FL__PRT EQU CYREG_PRT2_PRT
PWM_FL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWM_FL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWM_FL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWM_FL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWM_FL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWM_FL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWM_FL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWM_FL__PS EQU CYREG_PRT2_PS
PWM_FL__SHIFT EQU 4
PWM_FL__SLW EQU CYREG_PRT2_SLW

/* PWM_FR */
PWM_FR__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
PWM_FR__0__MASK EQU 0x08
PWM_FR__0__PC EQU CYREG_PRT2_PC3
PWM_FR__0__PORT EQU 2
PWM_FR__0__SHIFT EQU 3
PWM_FR__AG EQU CYREG_PRT2_AG
PWM_FR__AMUX EQU CYREG_PRT2_AMUX
PWM_FR__BIE EQU CYREG_PRT2_BIE
PWM_FR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWM_FR__BYP EQU CYREG_PRT2_BYP
PWM_FR__CTL EQU CYREG_PRT2_CTL
PWM_FR__DM0 EQU CYREG_PRT2_DM0
PWM_FR__DM1 EQU CYREG_PRT2_DM1
PWM_FR__DM2 EQU CYREG_PRT2_DM2
PWM_FR__DR EQU CYREG_PRT2_DR
PWM_FR__INP_DIS EQU CYREG_PRT2_INP_DIS
PWM_FR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PWM_FR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWM_FR__LCD_EN EQU CYREG_PRT2_LCD_EN
PWM_FR__MASK EQU 0x08
PWM_FR__PORT EQU 2
PWM_FR__PRT EQU CYREG_PRT2_PRT
PWM_FR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWM_FR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWM_FR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWM_FR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWM_FR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWM_FR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWM_FR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWM_FR__PS EQU CYREG_PRT2_PS
PWM_FR__SHIFT EQU 3
PWM_FR__SLW EQU CYREG_PRT2_SLW

/* PWM_RL */
PWM_RL__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
PWM_RL__0__MASK EQU 0x08
PWM_RL__0__PC EQU CYREG_PRT3_PC3
PWM_RL__0__PORT EQU 3
PWM_RL__0__SHIFT EQU 3
PWM_RL__AG EQU CYREG_PRT3_AG
PWM_RL__AMUX EQU CYREG_PRT3_AMUX
PWM_RL__BIE EQU CYREG_PRT3_BIE
PWM_RL__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWM_RL__BYP EQU CYREG_PRT3_BYP
PWM_RL__CTL EQU CYREG_PRT3_CTL
PWM_RL__DM0 EQU CYREG_PRT3_DM0
PWM_RL__DM1 EQU CYREG_PRT3_DM1
PWM_RL__DM2 EQU CYREG_PRT3_DM2
PWM_RL__DR EQU CYREG_PRT3_DR
PWM_RL__INP_DIS EQU CYREG_PRT3_INP_DIS
PWM_RL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PWM_RL__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWM_RL__LCD_EN EQU CYREG_PRT3_LCD_EN
PWM_RL__MASK EQU 0x08
PWM_RL__PORT EQU 3
PWM_RL__PRT EQU CYREG_PRT3_PRT
PWM_RL__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWM_RL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWM_RL__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWM_RL__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWM_RL__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWM_RL__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWM_RL__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWM_RL__PS EQU CYREG_PRT3_PS
PWM_RL__SHIFT EQU 3
PWM_RL__SLW EQU CYREG_PRT3_SLW

/* PWM_RR */
PWM_RR__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
PWM_RR__0__MASK EQU 0x20
PWM_RR__0__PC EQU CYREG_PRT0_PC5
PWM_RR__0__PORT EQU 0
PWM_RR__0__SHIFT EQU 5
PWM_RR__AG EQU CYREG_PRT0_AG
PWM_RR__AMUX EQU CYREG_PRT0_AMUX
PWM_RR__BIE EQU CYREG_PRT0_BIE
PWM_RR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_RR__BYP EQU CYREG_PRT0_BYP
PWM_RR__CTL EQU CYREG_PRT0_CTL
PWM_RR__DM0 EQU CYREG_PRT0_DM0
PWM_RR__DM1 EQU CYREG_PRT0_DM1
PWM_RR__DM2 EQU CYREG_PRT0_DM2
PWM_RR__DR EQU CYREG_PRT0_DR
PWM_RR__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_RR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_RR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_RR__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_RR__MASK EQU 0x20
PWM_RR__PORT EQU 0
PWM_RR__PRT EQU CYREG_PRT0_PRT
PWM_RR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_RR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_RR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_RR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_RR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_RR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_RR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_RR__PS EQU CYREG_PRT0_PS
PWM_RR__SHIFT EQU 5
PWM_RR__SLW EQU CYREG_PRT0_SLW

/* RL_QDA */
RL_QDA__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
RL_QDA__0__MASK EQU 0x01
RL_QDA__0__PC EQU CYREG_IO_PC_PRT15_PC0
RL_QDA__0__PORT EQU 15
RL_QDA__0__SHIFT EQU 0
RL_QDA__AG EQU CYREG_PRT15_AG
RL_QDA__AMUX EQU CYREG_PRT15_AMUX
RL_QDA__BIE EQU CYREG_PRT15_BIE
RL_QDA__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RL_QDA__BYP EQU CYREG_PRT15_BYP
RL_QDA__CTL EQU CYREG_PRT15_CTL
RL_QDA__DM0 EQU CYREG_PRT15_DM0
RL_QDA__DM1 EQU CYREG_PRT15_DM1
RL_QDA__DM2 EQU CYREG_PRT15_DM2
RL_QDA__DR EQU CYREG_PRT15_DR
RL_QDA__INP_DIS EQU CYREG_PRT15_INP_DIS
RL_QDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RL_QDA__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RL_QDA__LCD_EN EQU CYREG_PRT15_LCD_EN
RL_QDA__MASK EQU 0x01
RL_QDA__PORT EQU 15
RL_QDA__PRT EQU CYREG_PRT15_PRT
RL_QDA__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RL_QDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RL_QDA__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RL_QDA__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RL_QDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RL_QDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RL_QDA__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RL_QDA__PS EQU CYREG_PRT15_PS
RL_QDA__SHIFT EQU 0
RL_QDA__SLW EQU CYREG_PRT15_SLW

/* RL_QDB */
RL_QDB__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
RL_QDB__0__MASK EQU 0x02
RL_QDB__0__PC EQU CYREG_IO_PC_PRT15_PC1
RL_QDB__0__PORT EQU 15
RL_QDB__0__SHIFT EQU 1
RL_QDB__AG EQU CYREG_PRT15_AG
RL_QDB__AMUX EQU CYREG_PRT15_AMUX
RL_QDB__BIE EQU CYREG_PRT15_BIE
RL_QDB__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RL_QDB__BYP EQU CYREG_PRT15_BYP
RL_QDB__CTL EQU CYREG_PRT15_CTL
RL_QDB__DM0 EQU CYREG_PRT15_DM0
RL_QDB__DM1 EQU CYREG_PRT15_DM1
RL_QDB__DM2 EQU CYREG_PRT15_DM2
RL_QDB__DR EQU CYREG_PRT15_DR
RL_QDB__INP_DIS EQU CYREG_PRT15_INP_DIS
RL_QDB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RL_QDB__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RL_QDB__LCD_EN EQU CYREG_PRT15_LCD_EN
RL_QDB__MASK EQU 0x02
RL_QDB__PORT EQU 15
RL_QDB__PRT EQU CYREG_PRT15_PRT
RL_QDB__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RL_QDB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RL_QDB__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RL_QDB__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RL_QDB__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RL_QDB__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RL_QDB__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RL_QDB__PS EQU CYREG_PRT15_PS
RL_QDB__SHIFT EQU 1
RL_QDB__SLW EQU CYREG_PRT15_SLW

/* RR_QDA */
RR_QDA__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
RR_QDA__0__MASK EQU 0x40
RR_QDA__0__PC EQU CYREG_PRT0_PC6
RR_QDA__0__PORT EQU 0
RR_QDA__0__SHIFT EQU 6
RR_QDA__AG EQU CYREG_PRT0_AG
RR_QDA__AMUX EQU CYREG_PRT0_AMUX
RR_QDA__BIE EQU CYREG_PRT0_BIE
RR_QDA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RR_QDA__BYP EQU CYREG_PRT0_BYP
RR_QDA__CTL EQU CYREG_PRT0_CTL
RR_QDA__DM0 EQU CYREG_PRT0_DM0
RR_QDA__DM1 EQU CYREG_PRT0_DM1
RR_QDA__DM2 EQU CYREG_PRT0_DM2
RR_QDA__DR EQU CYREG_PRT0_DR
RR_QDA__INP_DIS EQU CYREG_PRT0_INP_DIS
RR_QDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RR_QDA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RR_QDA__LCD_EN EQU CYREG_PRT0_LCD_EN
RR_QDA__MASK EQU 0x40
RR_QDA__PORT EQU 0
RR_QDA__PRT EQU CYREG_PRT0_PRT
RR_QDA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RR_QDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RR_QDA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RR_QDA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RR_QDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RR_QDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RR_QDA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RR_QDA__PS EQU CYREG_PRT0_PS
RR_QDA__SHIFT EQU 6
RR_QDA__SLW EQU CYREG_PRT0_SLW

/* RR_QDB */
RR_QDB__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
RR_QDB__0__MASK EQU 0x80
RR_QDB__0__PC EQU CYREG_PRT0_PC7
RR_QDB__0__PORT EQU 0
RR_QDB__0__SHIFT EQU 7
RR_QDB__AG EQU CYREG_PRT0_AG
RR_QDB__AMUX EQU CYREG_PRT0_AMUX
RR_QDB__BIE EQU CYREG_PRT0_BIE
RR_QDB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RR_QDB__BYP EQU CYREG_PRT0_BYP
RR_QDB__CTL EQU CYREG_PRT0_CTL
RR_QDB__DM0 EQU CYREG_PRT0_DM0
RR_QDB__DM1 EQU CYREG_PRT0_DM1
RR_QDB__DM2 EQU CYREG_PRT0_DM2
RR_QDB__DR EQU CYREG_PRT0_DR
RR_QDB__INP_DIS EQU CYREG_PRT0_INP_DIS
RR_QDB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RR_QDB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RR_QDB__LCD_EN EQU CYREG_PRT0_LCD_EN
RR_QDB__MASK EQU 0x80
RR_QDB__PORT EQU 0
RR_QDB__PRT EQU CYREG_PRT0_PRT
RR_QDB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RR_QDB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RR_QDB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RR_QDB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RR_QDB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RR_QDB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RR_QDB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RR_QDB__PS EQU CYREG_PRT0_PS
RR_QDB__SHIFT EQU 7
RR_QDB__SLW EQU CYREG_PRT0_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x40
USBUART_ep_1__INTC_NUMBER EQU 6
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x80
USBUART_ep_2__INTC_NUMBER EQU 7
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x100
USBUART_ep_3__INTC_NUMBER EQU 8
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* DEBUG_RX */
DEBUG_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
DEBUG_RX__0__MASK EQU 0x40
DEBUG_RX__0__PC EQU CYREG_PRT12_PC6
DEBUG_RX__0__PORT EQU 12
DEBUG_RX__0__SHIFT EQU 6
DEBUG_RX__AG EQU CYREG_PRT12_AG
DEBUG_RX__BIE EQU CYREG_PRT12_BIE
DEBUG_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DEBUG_RX__BYP EQU CYREG_PRT12_BYP
DEBUG_RX__DM0 EQU CYREG_PRT12_DM0
DEBUG_RX__DM1 EQU CYREG_PRT12_DM1
DEBUG_RX__DM2 EQU CYREG_PRT12_DM2
DEBUG_RX__DR EQU CYREG_PRT12_DR
DEBUG_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
DEBUG_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DEBUG_RX__MASK EQU 0x40
DEBUG_RX__PORT EQU 12
DEBUG_RX__PRT EQU CYREG_PRT12_PRT
DEBUG_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DEBUG_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DEBUG_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DEBUG_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DEBUG_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DEBUG_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DEBUG_RX__PS EQU CYREG_PRT12_PS
DEBUG_RX__SHIFT EQU 6
DEBUG_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DEBUG_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DEBUG_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DEBUG_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DEBUG_RX__SLW EQU CYREG_PRT12_SLW

/* DEBUG_TX */
DEBUG_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
DEBUG_TX__0__MASK EQU 0x80
DEBUG_TX__0__PC EQU CYREG_PRT12_PC7
DEBUG_TX__0__PORT EQU 12
DEBUG_TX__0__SHIFT EQU 7
DEBUG_TX__AG EQU CYREG_PRT12_AG
DEBUG_TX__BIE EQU CYREG_PRT12_BIE
DEBUG_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DEBUG_TX__BYP EQU CYREG_PRT12_BYP
DEBUG_TX__DM0 EQU CYREG_PRT12_DM0
DEBUG_TX__DM1 EQU CYREG_PRT12_DM1
DEBUG_TX__DM2 EQU CYREG_PRT12_DM2
DEBUG_TX__DR EQU CYREG_PRT12_DR
DEBUG_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
DEBUG_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DEBUG_TX__MASK EQU 0x80
DEBUG_TX__PORT EQU 12
DEBUG_TX__PRT EQU CYREG_PRT12_PRT
DEBUG_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DEBUG_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DEBUG_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DEBUG_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DEBUG_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DEBUG_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DEBUG_TX__PS EQU CYREG_PRT12_PS
DEBUG_TX__SHIFT EQU 7
DEBUG_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DEBUG_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DEBUG_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DEBUG_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DEBUG_TX__SLW EQU CYREG_PRT12_SLW

/* PWM_Rear */
PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_Rear_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_Rear_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Rear_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Rear_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Rear_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_Rear_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
PWM_Rear_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Rear_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Rear_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Rear_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Rear_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Rear_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
PWM_Rear_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Rear_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Rear_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Rear_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Rear_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Rear_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
PWM_Rear_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Rear_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Rear_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_Rear_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_Rear_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_Rear_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
PWM_Rear_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
PWM_Rear_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_Rear_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
PWM_Rear_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
PWM_Rear_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_Rear_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_Rear_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
PWM_Rear_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
PWM_Rear_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_Rear_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_Rear_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_Rear_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_Rear_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB06_A0
PWM_Rear_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB06_A1
PWM_Rear_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_Rear_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB06_D0
PWM_Rear_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB06_D1
PWM_Rear_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Rear_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_Rear_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB06_F0
PWM_Rear_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB06_F1
PWM_Rear_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Rear_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

/* UART_LOG */
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_LOG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB14_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB14_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB14_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB14_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB14_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB14_F1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x02
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x04
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x04
UART_LOG_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_LOG_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_LOG_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_LOG_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_LOG_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_LOG_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_LOG_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_LOG_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* MODE_FL_1 */
MODE_FL_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
MODE_FL_1__0__MASK EQU 0x08
MODE_FL_1__0__PC EQU CYREG_PRT1_PC3
MODE_FL_1__0__PORT EQU 1
MODE_FL_1__0__SHIFT EQU 3
MODE_FL_1__AG EQU CYREG_PRT1_AG
MODE_FL_1__AMUX EQU CYREG_PRT1_AMUX
MODE_FL_1__BIE EQU CYREG_PRT1_BIE
MODE_FL_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MODE_FL_1__BYP EQU CYREG_PRT1_BYP
MODE_FL_1__CTL EQU CYREG_PRT1_CTL
MODE_FL_1__DM0 EQU CYREG_PRT1_DM0
MODE_FL_1__DM1 EQU CYREG_PRT1_DM1
MODE_FL_1__DM2 EQU CYREG_PRT1_DM2
MODE_FL_1__DR EQU CYREG_PRT1_DR
MODE_FL_1__INP_DIS EQU CYREG_PRT1_INP_DIS
MODE_FL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MODE_FL_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MODE_FL_1__LCD_EN EQU CYREG_PRT1_LCD_EN
MODE_FL_1__MASK EQU 0x08
MODE_FL_1__PORT EQU 1
MODE_FL_1__PRT EQU CYREG_PRT1_PRT
MODE_FL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MODE_FL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MODE_FL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MODE_FL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MODE_FL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MODE_FL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MODE_FL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MODE_FL_1__PS EQU CYREG_PRT1_PS
MODE_FL_1__SHIFT EQU 3
MODE_FL_1__SLW EQU CYREG_PRT1_SLW

/* MODE_FL_2 */
MODE_FL_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
MODE_FL_2__0__MASK EQU 0x04
MODE_FL_2__0__PC EQU CYREG_PRT1_PC2
MODE_FL_2__0__PORT EQU 1
MODE_FL_2__0__SHIFT EQU 2
MODE_FL_2__AG EQU CYREG_PRT1_AG
MODE_FL_2__AMUX EQU CYREG_PRT1_AMUX
MODE_FL_2__BIE EQU CYREG_PRT1_BIE
MODE_FL_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MODE_FL_2__BYP EQU CYREG_PRT1_BYP
MODE_FL_2__CTL EQU CYREG_PRT1_CTL
MODE_FL_2__DM0 EQU CYREG_PRT1_DM0
MODE_FL_2__DM1 EQU CYREG_PRT1_DM1
MODE_FL_2__DM2 EQU CYREG_PRT1_DM2
MODE_FL_2__DR EQU CYREG_PRT1_DR
MODE_FL_2__INP_DIS EQU CYREG_PRT1_INP_DIS
MODE_FL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MODE_FL_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MODE_FL_2__LCD_EN EQU CYREG_PRT1_LCD_EN
MODE_FL_2__MASK EQU 0x04
MODE_FL_2__PORT EQU 1
MODE_FL_2__PRT EQU CYREG_PRT1_PRT
MODE_FL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MODE_FL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MODE_FL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MODE_FL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MODE_FL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MODE_FL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MODE_FL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MODE_FL_2__PS EQU CYREG_PRT1_PS
MODE_FL_2__SHIFT EQU 2
MODE_FL_2__SLW EQU CYREG_PRT1_SLW

/* MODE_FR_1 */
MODE_FR_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
MODE_FR_1__0__MASK EQU 0x01
MODE_FR_1__0__PC EQU CYREG_PRT12_PC0
MODE_FR_1__0__PORT EQU 12
MODE_FR_1__0__SHIFT EQU 0
MODE_FR_1__AG EQU CYREG_PRT12_AG
MODE_FR_1__BIE EQU CYREG_PRT12_BIE
MODE_FR_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MODE_FR_1__BYP EQU CYREG_PRT12_BYP
MODE_FR_1__DM0 EQU CYREG_PRT12_DM0
MODE_FR_1__DM1 EQU CYREG_PRT12_DM1
MODE_FR_1__DM2 EQU CYREG_PRT12_DM2
MODE_FR_1__DR EQU CYREG_PRT12_DR
MODE_FR_1__INP_DIS EQU CYREG_PRT12_INP_DIS
MODE_FR_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MODE_FR_1__MASK EQU 0x01
MODE_FR_1__PORT EQU 12
MODE_FR_1__PRT EQU CYREG_PRT12_PRT
MODE_FR_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MODE_FR_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MODE_FR_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MODE_FR_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MODE_FR_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MODE_FR_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MODE_FR_1__PS EQU CYREG_PRT12_PS
MODE_FR_1__SHIFT EQU 0
MODE_FR_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MODE_FR_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MODE_FR_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MODE_FR_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MODE_FR_1__SLW EQU CYREG_PRT12_SLW

/* MODE_FR_2 */
MODE_FR_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
MODE_FR_2__0__MASK EQU 0x02
MODE_FR_2__0__PC EQU CYREG_PRT12_PC1
MODE_FR_2__0__PORT EQU 12
MODE_FR_2__0__SHIFT EQU 1
MODE_FR_2__AG EQU CYREG_PRT12_AG
MODE_FR_2__BIE EQU CYREG_PRT12_BIE
MODE_FR_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MODE_FR_2__BYP EQU CYREG_PRT12_BYP
MODE_FR_2__DM0 EQU CYREG_PRT12_DM0
MODE_FR_2__DM1 EQU CYREG_PRT12_DM1
MODE_FR_2__DM2 EQU CYREG_PRT12_DM2
MODE_FR_2__DR EQU CYREG_PRT12_DR
MODE_FR_2__INP_DIS EQU CYREG_PRT12_INP_DIS
MODE_FR_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MODE_FR_2__MASK EQU 0x02
MODE_FR_2__PORT EQU 12
MODE_FR_2__PRT EQU CYREG_PRT12_PRT
MODE_FR_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MODE_FR_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MODE_FR_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MODE_FR_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MODE_FR_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MODE_FR_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MODE_FR_2__PS EQU CYREG_PRT12_PS
MODE_FR_2__SHIFT EQU 1
MODE_FR_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MODE_FR_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MODE_FR_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MODE_FR_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MODE_FR_2__SLW EQU CYREG_PRT12_SLW

/* MODE_RL_1 */
MODE_RL_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
MODE_RL_1__0__MASK EQU 0x10
MODE_RL_1__0__PC EQU CYREG_PRT3_PC4
MODE_RL_1__0__PORT EQU 3
MODE_RL_1__0__SHIFT EQU 4
MODE_RL_1__AG EQU CYREG_PRT3_AG
MODE_RL_1__AMUX EQU CYREG_PRT3_AMUX
MODE_RL_1__BIE EQU CYREG_PRT3_BIE
MODE_RL_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MODE_RL_1__BYP EQU CYREG_PRT3_BYP
MODE_RL_1__CTL EQU CYREG_PRT3_CTL
MODE_RL_1__DM0 EQU CYREG_PRT3_DM0
MODE_RL_1__DM1 EQU CYREG_PRT3_DM1
MODE_RL_1__DM2 EQU CYREG_PRT3_DM2
MODE_RL_1__DR EQU CYREG_PRT3_DR
MODE_RL_1__INP_DIS EQU CYREG_PRT3_INP_DIS
MODE_RL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MODE_RL_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MODE_RL_1__LCD_EN EQU CYREG_PRT3_LCD_EN
MODE_RL_1__MASK EQU 0x10
MODE_RL_1__PORT EQU 3
MODE_RL_1__PRT EQU CYREG_PRT3_PRT
MODE_RL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MODE_RL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MODE_RL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MODE_RL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MODE_RL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MODE_RL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MODE_RL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MODE_RL_1__PS EQU CYREG_PRT3_PS
MODE_RL_1__SHIFT EQU 4
MODE_RL_1__SLW EQU CYREG_PRT3_SLW

/* MODE_RL_2 */
MODE_RL_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
MODE_RL_2__0__MASK EQU 0x20
MODE_RL_2__0__PC EQU CYREG_PRT3_PC5
MODE_RL_2__0__PORT EQU 3
MODE_RL_2__0__SHIFT EQU 5
MODE_RL_2__AG EQU CYREG_PRT3_AG
MODE_RL_2__AMUX EQU CYREG_PRT3_AMUX
MODE_RL_2__BIE EQU CYREG_PRT3_BIE
MODE_RL_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MODE_RL_2__BYP EQU CYREG_PRT3_BYP
MODE_RL_2__CTL EQU CYREG_PRT3_CTL
MODE_RL_2__DM0 EQU CYREG_PRT3_DM0
MODE_RL_2__DM1 EQU CYREG_PRT3_DM1
MODE_RL_2__DM2 EQU CYREG_PRT3_DM2
MODE_RL_2__DR EQU CYREG_PRT3_DR
MODE_RL_2__INP_DIS EQU CYREG_PRT3_INP_DIS
MODE_RL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MODE_RL_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MODE_RL_2__LCD_EN EQU CYREG_PRT3_LCD_EN
MODE_RL_2__MASK EQU 0x20
MODE_RL_2__PORT EQU 3
MODE_RL_2__PRT EQU CYREG_PRT3_PRT
MODE_RL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MODE_RL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MODE_RL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MODE_RL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MODE_RL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MODE_RL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MODE_RL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MODE_RL_2__PS EQU CYREG_PRT3_PS
MODE_RL_2__SHIFT EQU 5
MODE_RL_2__SLW EQU CYREG_PRT3_SLW

/* MODE_RR_1 */
MODE_RR_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
MODE_RR_1__0__MASK EQU 0x40
MODE_RR_1__0__PC EQU CYREG_PRT3_PC6
MODE_RR_1__0__PORT EQU 3
MODE_RR_1__0__SHIFT EQU 6
MODE_RR_1__AG EQU CYREG_PRT3_AG
MODE_RR_1__AMUX EQU CYREG_PRT3_AMUX
MODE_RR_1__BIE EQU CYREG_PRT3_BIE
MODE_RR_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MODE_RR_1__BYP EQU CYREG_PRT3_BYP
MODE_RR_1__CTL EQU CYREG_PRT3_CTL
MODE_RR_1__DM0 EQU CYREG_PRT3_DM0
MODE_RR_1__DM1 EQU CYREG_PRT3_DM1
MODE_RR_1__DM2 EQU CYREG_PRT3_DM2
MODE_RR_1__DR EQU CYREG_PRT3_DR
MODE_RR_1__INP_DIS EQU CYREG_PRT3_INP_DIS
MODE_RR_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MODE_RR_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MODE_RR_1__LCD_EN EQU CYREG_PRT3_LCD_EN
MODE_RR_1__MASK EQU 0x40
MODE_RR_1__PORT EQU 3
MODE_RR_1__PRT EQU CYREG_PRT3_PRT
MODE_RR_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MODE_RR_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MODE_RR_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MODE_RR_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MODE_RR_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MODE_RR_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MODE_RR_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MODE_RR_1__PS EQU CYREG_PRT3_PS
MODE_RR_1__SHIFT EQU 6
MODE_RR_1__SLW EQU CYREG_PRT3_SLW

/* MODE_RR_2 */
MODE_RR_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
MODE_RR_2__0__MASK EQU 0x80
MODE_RR_2__0__PC EQU CYREG_PRT3_PC7
MODE_RR_2__0__PORT EQU 3
MODE_RR_2__0__SHIFT EQU 7
MODE_RR_2__AG EQU CYREG_PRT3_AG
MODE_RR_2__AMUX EQU CYREG_PRT3_AMUX
MODE_RR_2__BIE EQU CYREG_PRT3_BIE
MODE_RR_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MODE_RR_2__BYP EQU CYREG_PRT3_BYP
MODE_RR_2__CTL EQU CYREG_PRT3_CTL
MODE_RR_2__DM0 EQU CYREG_PRT3_DM0
MODE_RR_2__DM1 EQU CYREG_PRT3_DM1
MODE_RR_2__DM2 EQU CYREG_PRT3_DM2
MODE_RR_2__DR EQU CYREG_PRT3_DR
MODE_RR_2__INP_DIS EQU CYREG_PRT3_INP_DIS
MODE_RR_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MODE_RR_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MODE_RR_2__LCD_EN EQU CYREG_PRT3_LCD_EN
MODE_RR_2__MASK EQU 0x80
MODE_RR_2__PORT EQU 3
MODE_RR_2__PRT EQU CYREG_PRT3_PRT
MODE_RR_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MODE_RR_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MODE_RR_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MODE_RR_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MODE_RR_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MODE_RR_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MODE_RR_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MODE_RR_2__PS EQU CYREG_PRT3_PS
MODE_RR_2__SHIFT EQU 7
MODE_RR_2__SLW EQU CYREG_PRT3_SLW

/* PWM_Front */
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Front_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Front_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Front_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Front_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Front_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Front_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Front_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_Front_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Front_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Front_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Front_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_Front_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWM_Front_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Front_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Front_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Front_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Front_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Front_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWM_Front_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_Front_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_Front_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_Front_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_Front_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_Front_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_Front_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_Front_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_Front_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_Front_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Front_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_Front_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_Front_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_Front_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_Front_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_Front_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_Front_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_Front_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_Front_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_Front_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_Front_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_Front_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_Front_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_Front_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1

/* Zigbee_Rx */
Zigbee_Rx__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Zigbee_Rx__0__MASK EQU 0x02
Zigbee_Rx__0__PC EQU CYREG_PRT3_PC1
Zigbee_Rx__0__PORT EQU 3
Zigbee_Rx__0__SHIFT EQU 1
Zigbee_Rx__AG EQU CYREG_PRT3_AG
Zigbee_Rx__AMUX EQU CYREG_PRT3_AMUX
Zigbee_Rx__BIE EQU CYREG_PRT3_BIE
Zigbee_Rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Zigbee_Rx__BYP EQU CYREG_PRT3_BYP
Zigbee_Rx__CTL EQU CYREG_PRT3_CTL
Zigbee_Rx__DM0 EQU CYREG_PRT3_DM0
Zigbee_Rx__DM1 EQU CYREG_PRT3_DM1
Zigbee_Rx__DM2 EQU CYREG_PRT3_DM2
Zigbee_Rx__DR EQU CYREG_PRT3_DR
Zigbee_Rx__INP_DIS EQU CYREG_PRT3_INP_DIS
Zigbee_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Zigbee_Rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Zigbee_Rx__LCD_EN EQU CYREG_PRT3_LCD_EN
Zigbee_Rx__MASK EQU 0x02
Zigbee_Rx__PORT EQU 3
Zigbee_Rx__PRT EQU CYREG_PRT3_PRT
Zigbee_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Zigbee_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Zigbee_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Zigbee_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Zigbee_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Zigbee_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Zigbee_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Zigbee_Rx__PS EQU CYREG_PRT3_PS
Zigbee_Rx__SHIFT EQU 1
Zigbee_Rx__SLW EQU CYREG_PRT3_SLW

/* Zigbee_Tx */
Zigbee_Tx__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Zigbee_Tx__0__MASK EQU 0x01
Zigbee_Tx__0__PC EQU CYREG_PRT3_PC0
Zigbee_Tx__0__PORT EQU 3
Zigbee_Tx__0__SHIFT EQU 0
Zigbee_Tx__AG EQU CYREG_PRT3_AG
Zigbee_Tx__AMUX EQU CYREG_PRT3_AMUX
Zigbee_Tx__BIE EQU CYREG_PRT3_BIE
Zigbee_Tx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Zigbee_Tx__BYP EQU CYREG_PRT3_BYP
Zigbee_Tx__CTL EQU CYREG_PRT3_CTL
Zigbee_Tx__DM0 EQU CYREG_PRT3_DM0
Zigbee_Tx__DM1 EQU CYREG_PRT3_DM1
Zigbee_Tx__DM2 EQU CYREG_PRT3_DM2
Zigbee_Tx__DR EQU CYREG_PRT3_DR
Zigbee_Tx__INP_DIS EQU CYREG_PRT3_INP_DIS
Zigbee_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Zigbee_Tx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Zigbee_Tx__LCD_EN EQU CYREG_PRT3_LCD_EN
Zigbee_Tx__MASK EQU 0x01
Zigbee_Tx__PORT EQU 3
Zigbee_Tx__PRT EQU CYREG_PRT3_PRT
Zigbee_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Zigbee_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Zigbee_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Zigbee_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Zigbee_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Zigbee_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Zigbee_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Zigbee_Tx__PS EQU CYREG_PRT3_PS
Zigbee_Tx__SHIFT EQU 0
Zigbee_Tx__SLW EQU CYREG_PRT3_SLW

/* FL_QuadDec */
FL_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
FL_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
FL_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
FL_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
FL_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
FL_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
FL_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
FL_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
FL_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
FL_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
FL_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
FL_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
FL_QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FL_QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FL_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
FL_QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
FL_QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
FL_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
FL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
FL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
FL_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FL_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FL_QuadDec_isr__INTC_MASK EQU 0x01
FL_QuadDec_isr__INTC_NUMBER EQU 0
FL_QuadDec_isr__INTC_PRIOR_NUM EQU 7
FL_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
FL_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FL_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* FR_QuadDec */
FR_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
FR_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
FR_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
FR_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
FR_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
FR_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
FR_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
FR_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
FR_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
FR_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
FR_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
FR_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
FR_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
FR_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
FR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
FR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
FR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
FR_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FR_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FR_QuadDec_isr__INTC_MASK EQU 0x02
FR_QuadDec_isr__INTC_NUMBER EQU 1
FR_QuadDec_isr__INTC_PRIOR_NUM EQU 7
FR_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
FR_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FR_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_Toggle */
Pin_Toggle__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_Toggle__0__MASK EQU 0x02
Pin_Toggle__0__PC EQU CYREG_PRT2_PC1
Pin_Toggle__0__PORT EQU 2
Pin_Toggle__0__SHIFT EQU 1
Pin_Toggle__AG EQU CYREG_PRT2_AG
Pin_Toggle__AMUX EQU CYREG_PRT2_AMUX
Pin_Toggle__BIE EQU CYREG_PRT2_BIE
Pin_Toggle__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Toggle__BYP EQU CYREG_PRT2_BYP
Pin_Toggle__CTL EQU CYREG_PRT2_CTL
Pin_Toggle__DM0 EQU CYREG_PRT2_DM0
Pin_Toggle__DM1 EQU CYREG_PRT2_DM1
Pin_Toggle__DM2 EQU CYREG_PRT2_DM2
Pin_Toggle__DR EQU CYREG_PRT2_DR
Pin_Toggle__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Toggle__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Toggle__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Toggle__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Toggle__MASK EQU 0x02
Pin_Toggle__PORT EQU 2
Pin_Toggle__PRT EQU CYREG_PRT2_PRT
Pin_Toggle__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Toggle__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Toggle__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Toggle__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Toggle__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Toggle__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Toggle__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Toggle__PS EQU CYREG_PRT2_PS
Pin_Toggle__SHIFT EQU 1
Pin_Toggle__SLW EQU CYREG_PRT2_SLW

/* RL_QuadDec */
RL_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
RL_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
RL_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
RL_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
RL_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
RL_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
RL_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
RL_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
RL_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
RL_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
RL_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
RL_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
RL_QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
RL_QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
RL_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
RL_QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
RL_QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
RL_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
RL_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
RL_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RL_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
RL_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RL_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RL_QuadDec_isr__INTC_MASK EQU 0x04
RL_QuadDec_isr__INTC_NUMBER EQU 2
RL_QuadDec_isr__INTC_PRIOR_NUM EQU 7
RL_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
RL_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RL_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RR_QuadDec */
RR_QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
RR_QuadDec_bQuadDec_Stsreg__0__POS EQU 0
RR_QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
RR_QuadDec_bQuadDec_Stsreg__1__POS EQU 1
RR_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RR_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
RR_QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
RR_QuadDec_bQuadDec_Stsreg__2__POS EQU 2
RR_QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
RR_QuadDec_bQuadDec_Stsreg__3__POS EQU 3
RR_QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
RR_QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
RR_QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RR_QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
RR_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RR_QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
RR_QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
RR_QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RR_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RR_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
RR_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
RR_QuadDec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RR_QuadDec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RR_QuadDec_isr__INTC_MASK EQU 0x08
RR_QuadDec_isr__INTC_NUMBER EQU 3
RR_QuadDec_isr__INTC_PRIOR_NUM EQU 7
RR_QuadDec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
RR_QuadDec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RR_QuadDec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_Zigbee */
UART_Zigbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_Zigbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_Zigbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_Zigbee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_Zigbee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_Zigbee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_Zigbee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_Zigbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_Zigbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_Zigbee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_Zigbee_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_Zigbee_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_Zigbee_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_Zigbee_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_Zigbee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_Zigbee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_Zigbee_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_Zigbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_Zigbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_Zigbee_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_Zigbee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_Zigbee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_Zigbee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_Zigbee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_Zigbee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_Zigbee_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_Zigbee_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_Zigbee_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_Zigbee_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_Zigbee_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_Zigbee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_Zigbee_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_Zigbee_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_Zigbee_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_Zigbee_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_Zigbee_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_Zigbee_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_Zigbee_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_Zigbee_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_Zigbee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_Zigbee_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_Zigbee_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_Zigbee_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_Zigbee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_Zigbee_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_Zigbee_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Zigbee_BUART_sRX_RxSts__3__POS EQU 3
UART_Zigbee_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Zigbee_BUART_sRX_RxSts__4__POS EQU 4
UART_Zigbee_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Zigbee_BUART_sRX_RxSts__5__POS EQU 5
UART_Zigbee_BUART_sRX_RxSts__MASK EQU 0x38
UART_Zigbee_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_Zigbee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_Zigbee_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Zigbee_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Zigbee_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_Zigbee_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_Zigbee_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_Zigbee_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_Zigbee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_Zigbee_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_Zigbee_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_Zigbee_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_Zigbee_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_Zigbee_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_Zigbee_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_Zigbee_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_Zigbee_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_Zigbee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_Zigbee_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_Zigbee_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_Zigbee_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_Zigbee_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Zigbee_BUART_sTX_TxSts__0__POS EQU 0
UART_Zigbee_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Zigbee_BUART_sTX_TxSts__1__POS EQU 1
UART_Zigbee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_Zigbee_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_Zigbee_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Zigbee_BUART_sTX_TxSts__2__POS EQU 2
UART_Zigbee_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Zigbee_BUART_sTX_TxSts__3__POS EQU 3
UART_Zigbee_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Zigbee_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_Zigbee_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Zigbee_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_Zigbee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_Zigbee_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_Zigbee_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_Zigbee_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_Zigbee_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_Zigbee_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_Zigbee_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_Zigbee_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Zigbee_IntClock__INDEX EQU 0x01
UART_Zigbee_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Zigbee_IntClock__PM_ACT_MSK EQU 0x02
UART_Zigbee_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Zigbee_IntClock__PM_STBY_MSK EQU 0x02
UART_Zigbee_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_Zigbee_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_Zigbee_TXInternalInterrupt__INTC_MASK EQU 0x20
UART_Zigbee_TXInternalInterrupt__INTC_NUMBER EQU 5
UART_Zigbee_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_Zigbee_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_Zigbee_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_Zigbee_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Xbee_rx */
isr_Xbee_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Xbee_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Xbee_rx__INTC_MASK EQU 0x8000
isr_Xbee_rx__INTC_NUMBER EQU 15
isr_Xbee_rx__INTC_PRIOR_NUM EQU 7
isr_Xbee_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
isr_Xbee_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Xbee_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_sw_tick */
isr_sw_tick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_sw_tick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_sw_tick__INTC_MASK EQU 0x10000
isr_sw_tick__INTC_NUMBER EQU 16
isr_sw_tick__INTC_PRIOR_NUM EQU 7
isr_sw_tick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
isr_sw_tick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_sw_tick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

/* US_rear_echo */
US_rear_echo__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
US_rear_echo__0__MASK EQU 0x02
US_rear_echo__0__PC EQU CYREG_PRT0_PC1
US_rear_echo__0__PORT EQU 0
US_rear_echo__0__SHIFT EQU 1
US_rear_echo__AG EQU CYREG_PRT0_AG
US_rear_echo__AMUX EQU CYREG_PRT0_AMUX
US_rear_echo__BIE EQU CYREG_PRT0_BIE
US_rear_echo__BIT_MASK EQU CYREG_PRT0_BIT_MASK
US_rear_echo__BYP EQU CYREG_PRT0_BYP
US_rear_echo__CTL EQU CYREG_PRT0_CTL
US_rear_echo__DM0 EQU CYREG_PRT0_DM0
US_rear_echo__DM1 EQU CYREG_PRT0_DM1
US_rear_echo__DM2 EQU CYREG_PRT0_DM2
US_rear_echo__DR EQU CYREG_PRT0_DR
US_rear_echo__INP_DIS EQU CYREG_PRT0_INP_DIS
US_rear_echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
US_rear_echo__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
US_rear_echo__LCD_EN EQU CYREG_PRT0_LCD_EN
US_rear_echo__MASK EQU 0x02
US_rear_echo__PORT EQU 0
US_rear_echo__PRT EQU CYREG_PRT0_PRT
US_rear_echo__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
US_rear_echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
US_rear_echo__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
US_rear_echo__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
US_rear_echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
US_rear_echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
US_rear_echo__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
US_rear_echo__PS EQU CYREG_PRT0_PS
US_rear_echo__SHIFT EQU 1
US_rear_echo__SLW EQU CYREG_PRT0_SLW

/* US_front_echo */
US_front_echo__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
US_front_echo__0__MASK EQU 0x04
US_front_echo__0__PC EQU CYREG_PRT12_PC2
US_front_echo__0__PORT EQU 12
US_front_echo__0__SHIFT EQU 2
US_front_echo__AG EQU CYREG_PRT12_AG
US_front_echo__BIE EQU CYREG_PRT12_BIE
US_front_echo__BIT_MASK EQU CYREG_PRT12_BIT_MASK
US_front_echo__BYP EQU CYREG_PRT12_BYP
US_front_echo__DM0 EQU CYREG_PRT12_DM0
US_front_echo__DM1 EQU CYREG_PRT12_DM1
US_front_echo__DM2 EQU CYREG_PRT12_DM2
US_front_echo__DR EQU CYREG_PRT12_DR
US_front_echo__INP_DIS EQU CYREG_PRT12_INP_DIS
US_front_echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
US_front_echo__MASK EQU 0x04
US_front_echo__PORT EQU 12
US_front_echo__PRT EQU CYREG_PRT12_PRT
US_front_echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
US_front_echo__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
US_front_echo__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
US_front_echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
US_front_echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
US_front_echo__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
US_front_echo__PS EQU CYREG_PRT12_PS
US_front_echo__SHIFT EQU 2
US_front_echo__SIO_CFG EQU CYREG_PRT12_SIO_CFG
US_front_echo__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
US_front_echo__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
US_front_echo__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
US_front_echo__SLW EQU CYREG_PRT12_SLW

/* US_rear_trigger */
US_rear_trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
US_rear_trigger__0__MASK EQU 0x01
US_rear_trigger__0__PC EQU CYREG_PRT0_PC0
US_rear_trigger__0__PORT EQU 0
US_rear_trigger__0__SHIFT EQU 0
US_rear_trigger__AG EQU CYREG_PRT0_AG
US_rear_trigger__AMUX EQU CYREG_PRT0_AMUX
US_rear_trigger__BIE EQU CYREG_PRT0_BIE
US_rear_trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
US_rear_trigger__BYP EQU CYREG_PRT0_BYP
US_rear_trigger__CTL EQU CYREG_PRT0_CTL
US_rear_trigger__DM0 EQU CYREG_PRT0_DM0
US_rear_trigger__DM1 EQU CYREG_PRT0_DM1
US_rear_trigger__DM2 EQU CYREG_PRT0_DM2
US_rear_trigger__DR EQU CYREG_PRT0_DR
US_rear_trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
US_rear_trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
US_rear_trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
US_rear_trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
US_rear_trigger__MASK EQU 0x01
US_rear_trigger__PORT EQU 0
US_rear_trigger__PRT EQU CYREG_PRT0_PRT
US_rear_trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
US_rear_trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
US_rear_trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
US_rear_trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
US_rear_trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
US_rear_trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
US_rear_trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
US_rear_trigger__PS EQU CYREG_PRT0_PS
US_rear_trigger__SHIFT EQU 0
US_rear_trigger__SLW EQU CYREG_PRT0_SLW

/* isr_UART_LOG_rx */
isr_UART_LOG_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_LOG_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_LOG_rx__INTC_MASK EQU 0x200
isr_UART_LOG_rx__INTC_NUMBER EQU 9
isr_UART_LOG_rx__INTC_PRIOR_NUM EQU 7
isr_UART_LOG_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_UART_LOG_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_LOG_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* US_front_trigger */
US_front_trigger__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
US_front_trigger__0__MASK EQU 0x08
US_front_trigger__0__PC EQU CYREG_PRT12_PC3
US_front_trigger__0__PORT EQU 12
US_front_trigger__0__SHIFT EQU 3
US_front_trigger__AG EQU CYREG_PRT12_AG
US_front_trigger__BIE EQU CYREG_PRT12_BIE
US_front_trigger__BIT_MASK EQU CYREG_PRT12_BIT_MASK
US_front_trigger__BYP EQU CYREG_PRT12_BYP
US_front_trigger__DM0 EQU CYREG_PRT12_DM0
US_front_trigger__DM1 EQU CYREG_PRT12_DM1
US_front_trigger__DM2 EQU CYREG_PRT12_DM2
US_front_trigger__DR EQU CYREG_PRT12_DR
US_front_trigger__INP_DIS EQU CYREG_PRT12_INP_DIS
US_front_trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
US_front_trigger__MASK EQU 0x08
US_front_trigger__PORT EQU 12
US_front_trigger__PRT EQU CYREG_PRT12_PRT
US_front_trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
US_front_trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
US_front_trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
US_front_trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
US_front_trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
US_front_trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
US_front_trigger__PS EQU CYREG_PRT12_PS
US_front_trigger__SHIFT EQU 3
US_front_trigger__SIO_CFG EQU CYREG_PRT12_SIO_CFG
US_front_trigger__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
US_front_trigger__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
US_front_trigger__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
US_front_trigger__SLW EQU CYREG_PRT12_SLW

/* Engine_Direction_FL */
Engine_Direction_FL_Sync_ctrl_reg__0__MASK EQU 0x01
Engine_Direction_FL_Sync_ctrl_reg__0__POS EQU 0
Engine_Direction_FL_Sync_ctrl_reg__1__MASK EQU 0x02
Engine_Direction_FL_Sync_ctrl_reg__1__POS EQU 1
Engine_Direction_FL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Engine_Direction_FL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Engine_Direction_FL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Engine_Direction_FL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Engine_Direction_FL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Engine_Direction_FL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Engine_Direction_FL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Engine_Direction_FL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Engine_Direction_FL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Engine_Direction_FL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Engine_Direction_FL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Engine_Direction_FL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Engine_Direction_FL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Engine_Direction_FL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Engine_Direction_FL_Sync_ctrl_reg__MASK EQU 0x03
Engine_Direction_FL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Engine_Direction_FL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Engine_Direction_FL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* Engine_Direction_FR */
Engine_Direction_FR_Sync_ctrl_reg__0__MASK EQU 0x01
Engine_Direction_FR_Sync_ctrl_reg__0__POS EQU 0
Engine_Direction_FR_Sync_ctrl_reg__1__MASK EQU 0x02
Engine_Direction_FR_Sync_ctrl_reg__1__POS EQU 1
Engine_Direction_FR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Engine_Direction_FR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Engine_Direction_FR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Engine_Direction_FR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Engine_Direction_FR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Engine_Direction_FR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Engine_Direction_FR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Engine_Direction_FR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Engine_Direction_FR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Engine_Direction_FR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Engine_Direction_FR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Engine_Direction_FR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Engine_Direction_FR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Engine_Direction_FR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Engine_Direction_FR_Sync_ctrl_reg__MASK EQU 0x03
Engine_Direction_FR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Engine_Direction_FR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Engine_Direction_FR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* Engine_Direction_RL */
Engine_Direction_RL_Sync_ctrl_reg__0__MASK EQU 0x01
Engine_Direction_RL_Sync_ctrl_reg__0__POS EQU 0
Engine_Direction_RL_Sync_ctrl_reg__1__MASK EQU 0x02
Engine_Direction_RL_Sync_ctrl_reg__1__POS EQU 1
Engine_Direction_RL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Engine_Direction_RL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Engine_Direction_RL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Engine_Direction_RL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Engine_Direction_RL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Engine_Direction_RL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Engine_Direction_RL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Engine_Direction_RL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Engine_Direction_RL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Engine_Direction_RL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Engine_Direction_RL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Engine_Direction_RL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Engine_Direction_RL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Engine_Direction_RL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Engine_Direction_RL_Sync_ctrl_reg__MASK EQU 0x03
Engine_Direction_RL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Engine_Direction_RL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Engine_Direction_RL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* Engine_Direction_RR */
Engine_Direction_RR_Sync_ctrl_reg__0__MASK EQU 0x01
Engine_Direction_RR_Sync_ctrl_reg__0__POS EQU 0
Engine_Direction_RR_Sync_ctrl_reg__1__MASK EQU 0x02
Engine_Direction_RR_Sync_ctrl_reg__1__POS EQU 1
Engine_Direction_RR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Engine_Direction_RR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Engine_Direction_RR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Engine_Direction_RR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Engine_Direction_RR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Engine_Direction_RR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Engine_Direction_RR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Engine_Direction_RR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Engine_Direction_RR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Engine_Direction_RR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Engine_Direction_RR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Engine_Direction_RR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Engine_Direction_RR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Engine_Direction_RR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Engine_Direction_RR_Sync_ctrl_reg__MASK EQU 0x03
Engine_Direction_RR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Engine_Direction_RR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Engine_Direction_RR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* isr_US_Timer_Rear_Stop */
isr_US_Timer_Rear_Stop__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_US_Timer_Rear_Stop__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_US_Timer_Rear_Stop__INTC_MASK EQU 0x4000
isr_US_Timer_Rear_Stop__INTC_NUMBER EQU 14
isr_US_Timer_Rear_Stop__INTC_PRIOR_NUM EQU 7
isr_US_Timer_Rear_Stop__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_14
isr_US_Timer_Rear_Stop__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_US_Timer_Rear_Stop__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_US_Timer_Front_Stop */
isr_US_Timer_Front_Stop__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_US_Timer_Front_Stop__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_US_Timer_Front_Stop__INTC_MASK EQU 0x800
isr_US_Timer_Front_Stop__INTC_NUMBER EQU 11
isr_US_Timer_Front_Stop__INTC_PRIOR_NUM EQU 7
isr_US_Timer_Front_Stop__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_US_Timer_Front_Stop__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_US_Timer_Front_Stop__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_US_Timer_Rear_Start */
isr_US_Timer_Rear_Start__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_US_Timer_Rear_Start__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_US_Timer_Rear_Start__INTC_MASK EQU 0x2000
isr_US_Timer_Rear_Start__INTC_NUMBER EQU 13
isr_US_Timer_Rear_Start__INTC_PRIOR_NUM EQU 7
isr_US_Timer_Rear_Start__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
isr_US_Timer_Rear_Start__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_US_Timer_Rear_Start__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_US_Timer_Front_Start */
isr_US_Timer_Front_Start__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_US_Timer_Front_Start__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_US_Timer_Front_Start__INTC_MASK EQU 0x400
isr_US_Timer_Front_Start__INTC_NUMBER EQU 10
isr_US_Timer_Front_Start__INTC_PRIOR_NUM EQU 7
isr_US_Timer_Front_Start__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_US_Timer_Front_Start__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_US_Timer_Front_Start__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0001EE3F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0F00
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
