Vivado Simulator 2017.4
Time resolution is 1 ps
Warning: Vivado Simulator does not currently support the SystemVerilog Assertion syntax used within XPM_CDC.  Messages related to potential misuse will not be reported.
Time: 1 ps  Iteration: 0  Process: /datapath_tb/datapath_i/design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/Initial1146_59  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
Warning: Vivado Simulator does not currently support the SystemVerilog Assertion syntax used within XPM_CDC.  Messages related to potential misuse will not be reported.
Time: 1 ps  Iteration: 0  Process: /datapath_tb/datapath_i/design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/Initial1146_59  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. datapath_tb.datapath_i.design_1_i.v_vid_in_axi4s_0.inst.COUPLER_INST.generate_async_fifo.FIFO_INST.XPM_FIFO_ASYNC_INST.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /datapath_tb/datapath_i/design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_79  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. datapath_tb.datapath_i.design_1_i.v_vid_in_axi4s_0.inst.COUPLER_INST.generate_async_fifo.FIFO_INST.XPM_FIFO_ASYNC_INST.gnuram_async_fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /datapath_tb/datapath_i/design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_79  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: Vivado Simulator does not currently support the SystemVerilog Assertion syntax used within XPM_CDC.  Messages related to potential misuse will not be reported.
Time: 1 ps  Iteration: 0  Process: /datapath_tb/datapath_i/design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/Initial1146_59  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
Warning: Vivado Simulator does not currently support the SystemVerilog Assertion syntax used within XPM_CDC.  Messages related to potential misuse will not be reported.
Time: 1 ps  Iteration: 0  Process: /datapath_tb/datapath_i/design_1_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/Initial1146_59  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. datapath_tb.datapath_i.design_1_i.v_vid_in_axi4s