{
    "sst_topology_list": [
        {
            "index": 1,
            "name": "SST_TP_1",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\DPSST_DELL_U2711.xml"
        },
        {
            "index": 2,
            "name": "SST_TP_2",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\DPSST_DELL_U3011.xml"
        },
        {
            "index": 3,
            "name": "SST_TP_3",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\MST_Tiled_MSTDisabledInOSD.xml"
        },
        {
            "index": 4,
            "name": "SST_TP_4",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\SST_Tiled_One_Input_MasterOnly.xml"
        },
        {
            "index": 5,
            "name": "SST_TP_5",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\SSTTiled_Master_DELL2715K.xml"
        },
        {
            "index": 6,
            "name": "SST_TP_6",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\SSTTiled_Slave_DELL2715K.xml"
        },
        {
            "index": 6,
            "name": "DSC_5K_SST_TILED_M",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\DSC_5K_SST_TILED_MASTER.xml"
        },
        {
            "index": 7,
            "name": "DSC_5K_SST_TILED_S",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\DSC_5K_SST_TILED_SLAVE.xml"
        },
        {
            "index": 8,
            "name": "DSC_8K_SST_TILED_M",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\DSC_8K_SST_TILED_MASTER.xml"
        },
        {
            "index": 9,
            "name": "DSC_8K_SST_TILED_S",
            "display_tech": "SST",
            "path": "DP_MST_TILE\\DSC_8K_SST_TILED_SLAVE.xml"
        }
    ],
    "mst_topology_list": [
        {
            "index": 1,
            "name": "MST_1B1M",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_1Branch_1MSTDisplay.xml"
        },
        {
            "index": 2,
            "name": "MST_1B2M",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_1Branch_2MSTDisplays.xml"
        },
        {
            "index": 3,
            "name": "MST_1B2S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_1Branch_2SSTDisplays.xml"
        },
        {
            "index": 4,
            "name": "MST_1B3M",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_1Branch_3MSTDisplays.xml"
        },
        {
            "index": 5,
            "name": "MST_1B4S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DP_MST_1Branch_4SST_Displays.xml"
        },
        {
            "index": 6,
            "name": "MST_2B2S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_2Branches_2SSTDisplays.xml"
        },
        {
            "index": 7,
            "name": "MST_3B1S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_3Branches_1SSTDisplay.xml"
        },
        {
            "index": 8,
            "name": "MST_3B3S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_3Branches_3SSTDisplays.xml"
        },
        {
            "index": 9,
            "name": "MST_3B4S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_3Branches_4SSTDisplays.xml"
        },
        {
            "index": 10,
            "name": "MST_5B6S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_5Branches_6SSTDisplays.xml"
        },
        {
            "index": 11,
            "name": "MST_ST_1B2D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubTopology_1Branch_2Displays.xml"
        },
        {
            "index": 12,
            "name": "MST_ST_2B2D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubTopology_2Branch_2Displays.xml"
        },
        {
            "index": 13,
            "name": "MST_ST_3B4D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubTopology_3Branch_4Displays.xml"
        },
        {
            "index": 14,
            "name": "MST_ST_4B5D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubTopology_4Branch_5Displays.xml"
        },
        {
            "index": 15,
            "name": "MST_SD_1",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubDisplay_DELL_2414H.xml"
        },
        {
            "index": 16,
            "name": "MST_SD_2",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubDisplay_DELL_U2711.xml"
        },
        {
            "index": 17,
            "name": "MST_SD_3",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubDisplay_DELL_U3011.xml"
        },
        {
            "index": 18,
            "name": "MST_SD_4",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubDisplay_DELL_U3014.xml"
        },
        {
            "index": 19,
            "name": "MST_LT_1B1M",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_LT_1Branch_1MSTDisplay.xml"
        },
        {
            "index": 20,
            "name": "MST_LT_2B2S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_LT_2Branch_2SSTDisplay.xml"
        },
        {
            "index": 21,
            "name": "MST_1B1M_DP2",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_1Branch_1MSTDisplay.xml"
        },
        {
            "index": 22,
            "name": "MST_1B1MI",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DP_MST_1Branch_1MSTInterlacedDisplay.xml"
        },
        {
            "index": 23,
            "name": "MST_1FECB_1FECS",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_1FEC_Branch_1FEC_SST_Display.xml"
        },
        {
            "index": 24,
            "name": "MST_1FECB_1S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_1FEC_Branch_1SST_Display.xml"
        },
        {
            "index": 25,
            "name": "MST_1DSCB_1DSCS",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_DSC_COMPOSITE_DEVICE.xml"
        },
        {
            "index": 26,
            "name": "MST_1DSCB_1S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_DSC_1Branch_1SST_Display.xml"
        },
        {
            "index": 27,
            "name": "8K_30HZ_DSC_DISABLED_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\8K_30HZ_DSC_DISABLED_UHBR10.xml"
        },
        {
            "index": 28,
            "name": "8K_60HZ_DSC_DISABLED_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\8K_60HZ_DSC_DISABLED_UHBR10.xml"
        },
        {
            "index": 29,
            "name": "MST_1DSCB_2S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_DSC_1Branch_2SST_Displays.xml"
        },
        {
            "index": 30,
            "name": "MST_1B2D_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_1B_2D.xml"
        },
        {
            "index": 31,
            "name": "MST_1B3D_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_1B_3D.xml"
        },
        {
            "index": 32,
            "name": "MST_1B4D_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_1B_4D.xml"
        },
        {
            "index": 33,
            "name": "MST_8K_90HZ_HBR3",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\8k_90hz_hbr3_topology.xml"
        },
        {
            "index": 34,
            "name": "MST_8K_120HZ_UHBR20",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\8k_120hz_uhbr20_topology.xml"
        },
        {
            "index": 35,
            "name": "MST_8K_120HZ_RB2_UHBR20",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\8k_120hz_rb2_uhbr20_topology.xml"
        },
        {
            "index": 36,
            "name": "MST_8K_120HZ_YUV420_UHBR20",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\8k_120hz_yuv420_uhbr20_topology.xml"
        },
        {
            "index": 37,
            "name": "MST_1B4D_4KRB1_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_4k_RB1_1B_4D.xml"
        },
        {
            "index": 38,
            "name": "MST_1B4D_4KRB2_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_4k_RB2_1B_4D.xml"
        },
        {
            "index": 39,
            "name": "MST_1B4D_4K_HBR3",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_4K_1B_4D.xml"
        },
        {
            "index": 40,
            "name": "MST_ST_1B1D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubTopology_1Branch_1Display.xml"
        },
        {
            "index": 41,
            "name": "MST_PR_1B1M_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_PR_1B1M.xml"
        },
        {
            "index": 42,
            "name": "MST_PR_1B2M_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_PR_1B2M.xml"
        },
        {
            "index": 43,
            "name": "MST_PR_1B3M_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_PR_1B3M.xml"
        },
        {
            "index": 44,
            "name": "MST_PR_1B4M_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_PR_1B4M.xml"
        },
        {
            "index": 45,
            "name": "MST_PR_1B2M_UHBR10_NON_PR",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_PR_1B2M_NON_PR.xml"
        },
        {
            "index": 46,
            "name": "MST_PR_1B2M_UHBR10_1NON_PR",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_PR_1B2M_1NON_PR.xml"
        },
        {
            "index": 47,
            "name": "MST_PR_1B2M_UHBR10_2NON_PR",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_DP2_UHBR10_PR_1B2M_2NON_PR.xml"
        },
        {
            "index": 48,
            "name": "SST_SBM_5K_UHBR10",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SST_SBM_5K_HDR_DISPLAY.xml"
        },
        {
            "index": 49,
            "name": "MST_8K_30HZ_UHBR10_LC2",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_8K_30HZ_UHBR10_LC2_HDR_DISPLAY.xml"
        },
        {
            "index": 50,
            "name": "SST_SBM_8K_30HZ_UHBR10_LC2",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SST_SBM_8K_30HZ_UHBR10_LC2_HDR_DISPLAY.xml"
        },
        {
            "index": 51,
            "name": "UHBR_FEC_STATUS_DISABLED",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR_FEC_STATUS_DISABLED_DISPLAY.xml"
        },
        {
            "index": 52,
            "name": "UHBR10_LC1_4K_120HZ_MST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC1_4K_120HZ_MST_DSC_HDR_DISPLAY.xml"
        },
        {
            "index": 53,
            "name": "UHBR10_LC2_4K_120HZ_MST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC2_4K_120HZ_MST_DSC_HDR_DISPLAY.xml"
        },
        {
            "index": 54,
            "name": "UHBR10_LC4_8K_60HZ_MST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC4_8K_60HZ_MST_DSC_HDR_DISPLAY.xml"
        },
        {
            "index": 55,
            "name": "UHBR10_LC1_4K_120HZ_SST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC1_4K_120HZ_SST_SBM_DSC_DISPLAY.xml"
        },
        {
            "index": 56,
            "name": "UHBR10_LC2_4K_120HZ_SST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC2_4K_120HZ_SST_SBM_DSC_HDR_DISPLAY.xml"
        },
        {
            "index": 57,
            "name": "UHBR10_LC4_8K_60HZ_SST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC4_8K_60HZ_SST_SBM_DSC_HDR_DISPLAY.xml"
        },
        {
            "index": 58,
            "name": "UHBR10_1B_2DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_1BRANCH_2_DSC_DISPLAYS.xml"
        },
        {
            "index": 59,
            "name": "UHBR10_1B_3DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_1BRANCH_3_DSC_DISPLAYS.xml"
        },
        {
            "index": 60,
            "name": "UHBR10_1B_4DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_1BRANCH_4_DSC_DISPLAYS.xml"
        },
        {
            "index": 61,
            "name": "UHBR10_LC1_5K_30HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC1_5K_30HZ_MST_DISPLAY.xml"
        },
        {
            "index": 62,
            "name": "UHBR10_LC2_5K_60HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC2_5K_60HZ_MST_DISPLAY.xml"
        },
        {
            "index": 63,
            "name": "UHBR10_LC4_5K_120HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC4_5K_120HZ_MST_DISPLAY.xml"
        },
        {
            "index": 64,
            "name": "UHBR10_LC1_5K_30HZ_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC1_5K_30HZ_SST_SBM_DISPLAY.xml"
        },
        {
            "index": 65,
            "name": "UHBR10_LC2_5K_60HZ_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC2_5K_60HZ_SST_SBM_DISPLAY.xml"
        },
        {
            "index": 66,
            "name": "UHBR10_LC4_5K_120HZ_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC4_5K_120HZ_SST_SBM_DISPLAY.xml"
        },
        {
            "index": 67,
            "name": "UHBR13P5_LC1_1K_UWD_120HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC1_1K_UWD_120HZ_MST_DISPLAY.xml"
        },
        {
            "index": 68,
            "name": "UHBR13P5_LC2_5K_3K_60HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC2_5K_3K_60HZ_MST_DISPLAY.xml"
        },
        {
            "index": 69,
            "name": "UHBR13P5_LC4_8K_RB2_60HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC4_8K_RB2_60HZ_MST_DISPLAY.xml"
        },
        {
            "index": 70,
            "name": "UHBR13P5_LC1_1K_UWD_120HZ_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC1_1K_UWD_120HZ_SST_SBM_DISPLAY.xml"
        },
        {
            "index": 71,
            "name": "UHBR13P5_LC2_5K_3K_60HZ_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC2_5K_3K_60HZ_SST_SBM_DISPLAY.xml"
        },
        {
            "index": 72,
            "name": "UHBR13P5_LC4_8K_RB2_60HZ_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC4_8K_RB2_60HZ_SST_SBM_DISPLAY.xml"
        },
        {
            "index": 73,
            "name": "UHBR20_LC1_5K_60HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC1_5K_60HZ_MST_DISPLAY.xml"
        },
        {
            "index": 74,
            "name": "UHBR20_LC2_5K_120HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC2_5K_120HZ_MST_DISPLAY.xml"
        },
        {
            "index": 75,
            "name": "UHBR20_LC4_8K_60HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC4_8K_60HZ_MST_DISPLAY.xml"
        },
        {
            "index": 76,
            "name": "UHBR20_LC1_5K_60HZ_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC1_5K_60HZ_SST_SBM_DISPLAY.xml"
        },
        {
            "index": 77,
            "name": "UHBR20_LC2_5K_120HZ_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC2_5K_120HZ_SST_SBM_DISPLAY.xml"
        },
        {
            "index": 78,
            "name": "UHBR20_LC4_8K_60HZ_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC4_8K_60HZ_SST_SBM_DISPLAY.xml"
        },
        {
            "index": 79,
            "name": "UHBR20_8192_4800_120HZ_RB2_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_8192_4800_120HZ_RB2_MST_DISPLAY.xml"
        },
        {
            "index": 80,
            "name": "MST_REV_1_4_1B1S",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\DPMST_1_4_1Branch_1SSTDisplay.xml"
        },
        {
            "index": 81,
            "name": "UHBR_8_DSC_BPP",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR_8_DSC_BPP_LIMITED_DISPLAY.xml"
        },
        {
            "index": 82,
            "name": "UHBR_12_DSC_BPP",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR_12_DSC_BPP_LIMITED_DISPLAY.xml"
        },
        {
            "index": 83,
            "name": "UHBR10_2B_3D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_2_BRANCHES_3_DISPLAYS.xml"
        },
        {
            "index": 84,
            "name": "UHBR10_ST_1B_1D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SUB_TOPOLOGY_UHBR10_1_BRANCH_1_DISPLAY.xml"
        },
        {
            "index": 85,
            "name": "UHBR10_LC1_4K_60HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC1_4K_60HZ_MST_DISPLAY.xml"
        },
        {
            "index": 86,
            "name": "UHBR10_LC4_4K_60HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC4_4K_60HZ_MST_DISPLAY.xml"
        },
        {
            "index": 87,
            "name": "UHBR20_LC4_5K_60HZ_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC4_5K_60HZ_MST_DISPLAY.xml"
        },
        {
            "index": 88,
            "name": "UHBR13P5_LC1_5K_60HZ_SST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC1_5K_60HZ_SST_SBM_DSC_DISPLAY.xml"
        },
        {
            "index": 89,
            "name": "UHBR13P5_LC2_8K_30HZ_SST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC2_8K_30HZ_SST_SBM_DSC_DISPLAY.xml"
        },
        {
            "index": 90,
            "name": "UHBR13P5_LC4_8K_60HZ_SST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC4_8K_60HZ_SST_SBM_DSC_DISPLAY.xml"
        },
        {
            "index": 91,
            "name": "UHBR20_LC1_5K_3K_60HZ_SST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC1_5k_3K_60HZ_SST_SBM_DSC_DISPLAY.xml"
        },
        {
            "index": 92,
            "name": "UHBR20_LC2_8K_60HZ_SST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC2_8K_60HZ_SST_SBM_DSC_DISPLAY.xml"
        },
        {
            "index": 93,
            "name": "HBR3_LC4_8K_60HZ_MST_DSC",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\HBR3_LC4_8K_60HZ_MST_DSC_DISPLAY.xml"
        },
        {
            "index": 94,
            "name": "HBR3_1B_2_4K_60_120HZ_RB2_SST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_DSC_1_BRANCH_2_4K_60_RB2_120_NON_CVT_RB2_AUDIO_DISPLAYS.xml"
        },
        {
            "index": 95,
            "name": "MST_8K_120HZ_UHBR20_12_SLICE",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\8k_120hz_uhbr20_12_slice_topology.xml"
        },
        {
            "index": 96,
            "name": "HBR3_LC4_8K_30HZ_RB2_MST",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\HBR3_LC4_8K_30HZ_RB2_MST_DISPLAY.xml"
        },
        {
            "index": 97,
            "name": "MST_FAULTY_EDID",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_FAULTY_EDID_DISPLAY.xml"
        },
        {
            "index": 98,
            "name": "MST_DSC_SINK_PREF_NOT_SET",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_DSC_SINK_PREF_NOT_SET.xml"
        },
        {
            "index": 99,
            "name": "MST_DSC_SINK_PREF_SET",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_DSC_SINK_PREF_SET.xml"
        },
        {
            "index": 100,
            "name": "MST_NON_DSC_SINK_PREF_SET",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_NON_DSC_SINK_PREF_SET.xml"
        },
        {   
            "index": 101,         
            "name": "MST_1_B_2_DP_DFP",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_1_BRANCH_2_DP_DFP.xml"
        },
        {   
            "index": 102,         
            "name": "MST_2_B_2_DP_DFP",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_2_BRANCH_2_DP_DFP.xml"
        },
         {
            "index": 103,
            "name": "UHBR13P5_1B_4DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_1BRANCH_4_DSC_DISPLAYS.xml"
        },
        {
            "index": 104,
            "name": "UHBR20_1B_4DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_1BRANCH_4_DSC_DISPLAYS.xml"
        },
        {
            "index": 105,
            "name": "UHBR10_LC2_1B_2DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR10_LC2_1BRANCH_2_DSC_DISPLAYS.xml"
        },
        {
            "index": 106,
            "name": "UHBR13P5_LC2_1B_3DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_LC2_1BRANCH_3_DSC_DISPLAYS.xml"
        },
        {
            "index": 107,
            "name": "UHBR20_LC2_1B_4DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_LC2_1BRANCH_4_DSC_DISPLAYS.xml"
        },
        {
            "index": 108,
            "name": "UHBR13P5_1B_2DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_1BRANCH_2_DSC_DISPLAYS.xml"
        },
        {
            "index": 109,
            "name": "UHBR20_1B_2DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_1BRANCH_2_DSC_DISPLAYS.xml"
        },
        {
            "index": 110,
            "name": "UHBR13P5_1B_3DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR13P5_1BRANCH_3_DSC_DISPLAYS.xml"
        },
        {
            "index": 111,
            "name": "UHBR20_1B_3DSC_D",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\UHBR20_1BRANCH_3_DSC_DISPLAYS.xml"
        },
        {
            "index": 112,
            "name": "MST_DSC_SINK_PREF_NOT_SET_PANAMERA",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_DSC_SINK_PREF_NOT_SET_PANAMERA.xml"
        },
        {
            "index": 113,
            "name": "MST_DSC_SINK_PREF_SET_PANAMERA",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_DSC_SINK_PREF_SET_PANAMERA.xml"
        }
    ],
    "mst_tiled_topology_list": [
        {
            "index": 1,
            "name": "MST_TILED_1",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_Tiled_Basic.xml"
        },
        {
            "index": 2,
            "name": "MST_TILED_2",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_Tiled_One_Input_MST.xml"
        },
        {
            "index": 3,
            "name": "MST_TILED_3",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\MST_Tiled_Slave_One_Input_MST.xml"
        },
        {
            "index": 4,
            "name": "MST_TILED_4",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\8k_120hz_uhbr20_tiled_topology.xml"
        }
    ],
    "rad_info_list": [
        {   
            "index": 1,         
            "name": "MST_RAD_0_2",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubDisplay_DELL_2414H.xml",
            "parent_branch_index": 1,
            "total_link_count": 2,
            "comments": "To be plugged at Branch 1 with a free O/P port(MST_1_B_2_DP_DFP)"

        },
        {   
            "index": 2,         
            "name": "MST_RAD_0_2_2",
            "display_tech": "MST",
            "path": "DP_MST_TILE\\SubDisplay_DELL_U2711.xml",
            "parent_branch_index": 2,
            "total_link_count": 3,
            "comments": "To be plugged at Branch 2 with a free O/P port(MST_2_B_2_DP_DFP)"
        }

    ]
}