
*** Running vivado
    with args -log design_1_reg_Control_E_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_reg_Control_E_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_reg_Control_E_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGALAB/final_v4/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_reg_Control_E_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 395.535 ; gain = 100.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_reg_Control_E_0_0' [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_Control_E_0_0/synth/design_1_reg_Control_E_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'reg_Control_E' [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ipshared/ee9d/src/reg_Control_E.v:12]
	Parameter _auipc bound to: 23 - type: integer 
	Parameter _jal bound to: 111 - type: integer 
	Parameter _jalr bound to: 103 - type: integer 
	Parameter _B bound to: 99 - type: integer 
	Parameter _L bound to: 3 - type: integer 
	Parameter _S bound to: 35 - type: integer 
	Parameter _AR bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_Control_E' (1#1) [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ipshared/ee9d/src/reg_Control_E.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reg_Control_E_0_0' (2#1) [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_Control_E_0_0/synth/design_1_reg_Control_E_0_0.v:58]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[31]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[30]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[29]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[28]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[27]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[26]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[25]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[24]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[23]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[22]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[21]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[20]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[19]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[18]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[17]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[16]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[15]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[14]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[13]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[12]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[31]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[30]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[29]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[28]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[27]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[26]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[25]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[24]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[23]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[22]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[21]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[20]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[19]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[18]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[17]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[16]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[15]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[14]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[13]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 452.098 ; gain = 156.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 452.098 ; gain = 156.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 452.098 ; gain = 156.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_Control_E_0_0/src/reg_Control_E_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_Control_E_0_0/src/reg_Control_E_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/FPGALAB/final_v4/final/final.runs/design_1_reg_Control_E_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGALAB/final_v4/final/final.runs/design_1_reg_Control_E_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.383 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.430 . Memory (MB): peak = 798.508 ; gain = 1.125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 798.508 ; gain = 503.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 798.508 ; gain = 503.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/FPGALAB/final_v4/final/final.runs/design_1_reg_Control_E_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 798.508 ; gain = 503.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 798.508 ; gain = 503.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg_Control_E 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[31]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[30]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[29]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[28]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[27]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[26]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[25]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[24]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[23]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[22]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[21]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[20]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[19]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[18]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[17]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[16]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[15]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[14]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[13]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_M[12]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[31]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[30]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[29]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[28]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[27]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[26]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[25]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[24]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[23]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[22]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[21]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[20]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[19]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[18]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[17]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[16]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[15]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[14]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[13]
WARNING: [Synth 8-3331] design reg_Control_E has unconnected port inst_W[12]
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[8]' (FDC) to 'inst/pc_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[9]' (FDC) to 'inst/pc_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[10]' (FDC) to 'inst/pc_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[11]' (FDC) to 'inst/pc_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[12]' (FDC) to 'inst/pc_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[13]' (FDC) to 'inst/pc_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[14]' (FDC) to 'inst/pc_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[15]' (FDC) to 'inst/pc_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[16]' (FDC) to 'inst/pc_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[17]' (FDC) to 'inst/pc_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[18]' (FDC) to 'inst/pc_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[19]' (FDC) to 'inst/pc_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[20]' (FDC) to 'inst/pc_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[21]' (FDC) to 'inst/pc_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[22]' (FDC) to 'inst/pc_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[23]' (FDC) to 'inst/pc_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[24]' (FDC) to 'inst/pc_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[25]' (FDC) to 'inst/pc_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[26]' (FDC) to 'inst/pc_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[27]' (FDC) to 'inst/pc_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[28]' (FDC) to 'inst/pc_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[29]' (FDC) to 'inst/pc_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/pc_out_reg[30]' (FDC) to 'inst/pc_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pc_out_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 798.508 ; gain = 503.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 800.367 ; gain = 504.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 800.441 ; gain = 504.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 810.477 ; gain = 515.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 810.477 ; gain = 515.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 810.477 ; gain = 515.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 810.477 ; gain = 515.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 810.477 ; gain = 515.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 810.477 ; gain = 515.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 810.477 ; gain = 515.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     4|
|3     |LUT3 |    43|
|4     |LUT4 |     4|
|5     |LUT6 |    12|
|6     |FDCE |    40|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   104|
|2     |  inst   |reg_Control_E |   104|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 810.477 ; gain = 515.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 810.477 ; gain = 168.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 810.477 ; gain = 515.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 821.273 ; gain = 532.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.273 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGALAB/final_v4/final/final.runs/design_1_reg_Control_E_0_0_synth_1/design_1_reg_Control_E_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_reg_Control_E_0_0, cache-ID = b25e7f48a01d2d64
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.273 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGALAB/final_v4/final/final.runs/design_1_reg_Control_E_0_0_synth_1/design_1_reg_Control_E_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_reg_Control_E_0_0_utilization_synth.rpt -pb design_1_reg_Control_E_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 12 02:54:36 2020...
