ARM GAS  /tmp/ccE631kq.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"quadspi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/quadspi.c"
  19              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_QUADSPI_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_QUADSPI_Init:
  27              	.LFB144:
   1:Core/Src/quadspi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/quadspi.c **** /**
   3:Core/Src/quadspi.c ****   ******************************************************************************
   4:Core/Src/quadspi.c ****   * @file    quadspi.c
   5:Core/Src/quadspi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/quadspi.c ****   *          of the QUADSPI instances.
   7:Core/Src/quadspi.c ****   ******************************************************************************
   8:Core/Src/quadspi.c ****   * @attention
   9:Core/Src/quadspi.c ****   *
  10:Core/Src/quadspi.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/quadspi.c ****   * All rights reserved.
  12:Core/Src/quadspi.c ****   *
  13:Core/Src/quadspi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/quadspi.c ****   * in the root directory of this software component.
  15:Core/Src/quadspi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/quadspi.c ****   *
  17:Core/Src/quadspi.c ****   ******************************************************************************
  18:Core/Src/quadspi.c ****   */
  19:Core/Src/quadspi.c **** /* USER CODE END Header */
  20:Core/Src/quadspi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/quadspi.c **** #include "quadspi.h"
  22:Core/Src/quadspi.c **** 
  23:Core/Src/quadspi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/quadspi.c **** 
  25:Core/Src/quadspi.c **** /* USER CODE END 0 */
  26:Core/Src/quadspi.c **** 
  27:Core/Src/quadspi.c **** QSPI_HandleTypeDef hqspi;
  28:Core/Src/quadspi.c **** MDMA_HandleTypeDef hmdma_quadspi_fifo_th;
  29:Core/Src/quadspi.c **** 
  30:Core/Src/quadspi.c **** /* QUADSPI init function */
  31:Core/Src/quadspi.c **** void MX_QUADSPI_Init(void)
ARM GAS  /tmp/ccE631kq.s 			page 2


  32:Core/Src/quadspi.c **** {
  28              		.loc 1 32 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  33:Core/Src/quadspi.c **** 
  34:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
  35:Core/Src/quadspi.c **** 
  36:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_Init 0 */
  37:Core/Src/quadspi.c **** 
  38:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
  39:Core/Src/quadspi.c **** 
  40:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_Init 1 */
  41:Core/Src/quadspi.c ****   hqspi.Instance = QUADSPI;
  37              		.loc 1 41 3 view .LVU1
  38              		.loc 1 41 18 is_stmt 0 view .LVU2
  39 0002 0B48     		ldr	r0, .L5
  40 0004 0B4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  42:Core/Src/quadspi.c ****   hqspi.Init.ClockPrescaler = 1;
  42              		.loc 1 42 3 is_stmt 1 view .LVU3
  43              		.loc 1 42 29 is_stmt 0 view .LVU4
  44 0008 0123     		movs	r3, #1
  45 000a 4360     		str	r3, [r0, #4]
  43:Core/Src/quadspi.c ****   hqspi.Init.FifoThreshold = 32;
  46              		.loc 1 43 3 is_stmt 1 view .LVU5
  47              		.loc 1 43 28 is_stmt 0 view .LVU6
  48 000c 2023     		movs	r3, #32
  49 000e 8360     		str	r3, [r0, #8]
  44:Core/Src/quadspi.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
  50              		.loc 1 44 3 is_stmt 1 view .LVU7
  51              		.loc 1 44 29 is_stmt 0 view .LVU8
  52 0010 0023     		movs	r3, #0
  53 0012 C360     		str	r3, [r0, #12]
  45:Core/Src/quadspi.c ****   hqspi.Init.FlashSize = 23;
  54              		.loc 1 45 3 is_stmt 1 view .LVU9
  55              		.loc 1 45 24 is_stmt 0 view .LVU10
  56 0014 1722     		movs	r2, #23
  57 0016 0261     		str	r2, [r0, #16]
  46:Core/Src/quadspi.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
  58              		.loc 1 46 3 is_stmt 1 view .LVU11
  59              		.loc 1 46 33 is_stmt 0 view .LVU12
  60 0018 4361     		str	r3, [r0, #20]
  47:Core/Src/quadspi.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
  61              		.loc 1 47 3 is_stmt 1 view .LVU13
  62              		.loc 1 47 24 is_stmt 0 view .LVU14
  63 001a 8361     		str	r3, [r0, #24]
  48:Core/Src/quadspi.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
  64              		.loc 1 48 3 is_stmt 1 view .LVU15
  65              		.loc 1 48 22 is_stmt 0 view .LVU16
  66 001c C361     		str	r3, [r0, #28]
  49:Core/Src/quadspi.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
ARM GAS  /tmp/ccE631kq.s 			page 3


  67              		.loc 1 49 3 is_stmt 1 view .LVU17
  68              		.loc 1 49 24 is_stmt 0 view .LVU18
  69 001e 0362     		str	r3, [r0, #32]
  50:Core/Src/quadspi.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
  70              		.loc 1 50 3 is_stmt 1 view .LVU19
  71              		.loc 1 50 7 is_stmt 0 view .LVU20
  72 0020 FFF7FEFF 		bl	HAL_QSPI_Init
  73              	.LVL0:
  74              		.loc 1 50 6 discriminator 1 view .LVU21
  75 0024 00B9     		cbnz	r0, .L4
  76              	.L1:
  51:Core/Src/quadspi.c ****   {
  52:Core/Src/quadspi.c ****     Error_Handler();
  53:Core/Src/quadspi.c ****   }
  54:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
  55:Core/Src/quadspi.c **** 
  56:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_Init 2 */
  57:Core/Src/quadspi.c **** 
  58:Core/Src/quadspi.c **** }
  77              		.loc 1 58 1 view .LVU22
  78 0026 08BD     		pop	{r3, pc}
  79              	.L4:
  52:Core/Src/quadspi.c ****   }
  80              		.loc 1 52 5 is_stmt 1 view .LVU23
  81 0028 FFF7FEFF 		bl	Error_Handler
  82              	.LVL1:
  83              		.loc 1 58 1 is_stmt 0 view .LVU24
  84 002c FBE7     		b	.L1
  85              	.L6:
  86 002e 00BF     		.align	2
  87              	.L5:
  88 0030 00000000 		.word	hqspi
  89 0034 00500052 		.word	1375752192
  90              		.cfi_endproc
  91              	.LFE144:
  93              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_QSPI_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	HAL_QSPI_MspInit:
 101              	.LVL2:
 102              	.LFB145:
  59:Core/Src/quadspi.c **** 
  60:Core/Src/quadspi.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
  61:Core/Src/quadspi.c **** {
 103              		.loc 1 61 1 is_stmt 1 view -0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 240
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              		.loc 1 61 1 is_stmt 0 view .LVU26
 108 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 109              	.LCFI1:
 110              		.cfi_def_cfa_offset 24
 111              		.cfi_offset 4, -24
 112              		.cfi_offset 5, -20
ARM GAS  /tmp/ccE631kq.s 			page 4


 113              		.cfi_offset 6, -16
 114              		.cfi_offset 7, -12
 115              		.cfi_offset 8, -8
 116              		.cfi_offset 14, -4
 117 0004 BCB0     		sub	sp, sp, #240
 118              	.LCFI2:
 119              		.cfi_def_cfa_offset 264
 120 0006 0446     		mov	r4, r0
  62:Core/Src/quadspi.c **** 
  63:Core/Src/quadspi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 63 3 is_stmt 1 view .LVU27
 122              		.loc 1 63 20 is_stmt 0 view .LVU28
 123 0008 0021     		movs	r1, #0
 124 000a 3791     		str	r1, [sp, #220]
 125 000c 3891     		str	r1, [sp, #224]
 126 000e 3991     		str	r1, [sp, #228]
 127 0010 3A91     		str	r1, [sp, #232]
 128 0012 3B91     		str	r1, [sp, #236]
  64:Core/Src/quadspi.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 129              		.loc 1 64 3 is_stmt 1 view .LVU29
 130              		.loc 1 64 28 is_stmt 0 view .LVU30
 131 0014 C022     		movs	r2, #192
 132 0016 06A8     		add	r0, sp, #24
 133              	.LVL3:
 134              		.loc 1 64 28 view .LVU31
 135 0018 FFF7FEFF 		bl	memset
 136              	.LVL4:
  65:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 137              		.loc 1 65 3 is_stmt 1 view .LVU32
 138              		.loc 1 65 16 is_stmt 0 view .LVU33
 139 001c 2268     		ldr	r2, [r4]
 140              		.loc 1 65 5 view .LVU34
 141 001e 5A4B     		ldr	r3, .L17
 142 0020 9A42     		cmp	r2, r3
 143 0022 02D0     		beq	.L13
 144              	.L7:
  66:Core/Src/quadspi.c ****   {
  67:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
  68:Core/Src/quadspi.c **** 
  69:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 0 */
  70:Core/Src/quadspi.c **** 
  71:Core/Src/quadspi.c ****   /** Initializes the peripherals clock
  72:Core/Src/quadspi.c ****   */
  73:Core/Src/quadspi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
  74:Core/Src/quadspi.c ****     PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
  75:Core/Src/quadspi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  76:Core/Src/quadspi.c ****     {
  77:Core/Src/quadspi.c ****       Error_Handler();
  78:Core/Src/quadspi.c ****     }
  79:Core/Src/quadspi.c **** 
  80:Core/Src/quadspi.c ****     /* QUADSPI clock enable */
  81:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
  82:Core/Src/quadspi.c **** 
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
  85:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
  86:Core/Src/quadspi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  /tmp/ccE631kq.s 			page 5


  87:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
  88:Core/Src/quadspi.c ****     PE2     ------> QUADSPI_BK1_IO2
  89:Core/Src/quadspi.c ****     PG6     ------> QUADSPI_BK1_NCS
  90:Core/Src/quadspi.c ****     PF10     ------> QUADSPI_CLK
  91:Core/Src/quadspi.c ****     PD13     ------> QUADSPI_BK1_IO3
  92:Core/Src/quadspi.c ****     PD12     ------> QUADSPI_BK1_IO1
  93:Core/Src/quadspi.c ****     PD11     ------> QUADSPI_BK1_IO0
  94:Core/Src/quadspi.c ****     */
  95:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
  96:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  97:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  98:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  99:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 100:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 101:Core/Src/quadspi.c **** 
 102:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 103:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 107:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 108:Core/Src/quadspi.c **** 
 109:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 110:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 111:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 113:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 114:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 115:Core/Src/quadspi.c **** 
 116:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_11;
 117:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 118:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 119:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 120:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 121:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 122:Core/Src/quadspi.c **** 
 123:Core/Src/quadspi.c ****     /* QUADSPI MDMA Init */
 124:Core/Src/quadspi.c ****     /* QUADSPI_FIFO_TH Init */
 125:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Instance = MDMA_Channel0;
 126:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.Request = MDMA_REQUEST_QUADSPI_FIFO_TH;
 127:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 128:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.Priority = MDMA_PRIORITY_LOW;
 129:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 130:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceInc = MDMA_SRC_INC_BYTE;
 131:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestinationInc = MDMA_DEST_INC_BYTE;
 132:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceDataSize = MDMA_SRC_DATASIZE_BYTE;
 133:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 134:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 135:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.BufferTransferLength = 32;
 136:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 137:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 138:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceBlockAddressOffset = 0;
 139:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestBlockAddressOffset = 0;
 140:Core/Src/quadspi.c ****     if (HAL_MDMA_Init(&hmdma_quadspi_fifo_th) != HAL_OK)
 141:Core/Src/quadspi.c ****     {
 142:Core/Src/quadspi.c ****       Error_Handler();
 143:Core/Src/quadspi.c ****     }
ARM GAS  /tmp/ccE631kq.s 			page 6


 144:Core/Src/quadspi.c **** 
 145:Core/Src/quadspi.c ****     if (HAL_MDMA_ConfigPostRequestMask(&hmdma_quadspi_fifo_th, 0, 0) != HAL_OK)
 146:Core/Src/quadspi.c ****     {
 147:Core/Src/quadspi.c ****       Error_Handler();
 148:Core/Src/quadspi.c ****     }
 149:Core/Src/quadspi.c **** 
 150:Core/Src/quadspi.c ****     __HAL_LINKDMA(qspiHandle,hmdma,hmdma_quadspi_fifo_th);
 151:Core/Src/quadspi.c **** 
 152:Core/Src/quadspi.c ****     /* QUADSPI interrupt Init */
 153:Core/Src/quadspi.c ****     HAL_NVIC_SetPriority(QUADSPI_IRQn, 0, 0);
 154:Core/Src/quadspi.c ****     HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 155:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 156:Core/Src/quadspi.c **** 
 157:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 158:Core/Src/quadspi.c ****   }
 159:Core/Src/quadspi.c **** }
 145              		.loc 1 159 1 view .LVU35
 146 0024 3CB0     		add	sp, sp, #240
 147              	.LCFI3:
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 24
 150              		@ sp needed
 151 0026 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 152              	.LVL5:
 153              	.L13:
 154              	.LCFI4:
 155              		.cfi_restore_state
  73:Core/Src/quadspi.c ****     PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 156              		.loc 1 73 5 is_stmt 1 view .LVU36
  73:Core/Src/quadspi.c ****     PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 157              		.loc 1 73 46 is_stmt 0 view .LVU37
 158 002a 4FF00072 		mov	r2, #33554432
 159 002e 0023     		movs	r3, #0
 160 0030 CDE90623 		strd	r2, [sp, #24]
  74:Core/Src/quadspi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 161              		.loc 1 74 5 is_stmt 1 view .LVU38
  75:Core/Src/quadspi.c ****     {
 162              		.loc 1 75 5 view .LVU39
  75:Core/Src/quadspi.c ****     {
 163              		.loc 1 75 9 is_stmt 0 view .LVU40
 164 0034 06A8     		add	r0, sp, #24
 165 0036 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 166              	.LVL6:
  75:Core/Src/quadspi.c ****     {
 167              		.loc 1 75 8 discriminator 1 view .LVU41
 168 003a 0028     		cmp	r0, #0
 169 003c 40F09A80 		bne	.L14
 170              	.L9:
  81:Core/Src/quadspi.c **** 
 171              		.loc 1 81 5 is_stmt 1 view .LVU42
 172              	.LBB2:
  81:Core/Src/quadspi.c **** 
 173              		.loc 1 81 5 view .LVU43
  81:Core/Src/quadspi.c **** 
 174              		.loc 1 81 5 view .LVU44
 175 0040 524B     		ldr	r3, .L17+4
 176 0042 D3F8D420 		ldr	r2, [r3, #212]
ARM GAS  /tmp/ccE631kq.s 			page 7


 177 0046 42F48042 		orr	r2, r2, #16384
 178 004a C3F8D420 		str	r2, [r3, #212]
  81:Core/Src/quadspi.c **** 
 179              		.loc 1 81 5 view .LVU45
 180 004e D3F8D420 		ldr	r2, [r3, #212]
 181 0052 02F48042 		and	r2, r2, #16384
 182 0056 0192     		str	r2, [sp, #4]
  81:Core/Src/quadspi.c **** 
 183              		.loc 1 81 5 view .LVU46
 184 0058 019A     		ldr	r2, [sp, #4]
 185              	.LBE2:
  81:Core/Src/quadspi.c **** 
 186              		.loc 1 81 5 view .LVU47
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 187              		.loc 1 83 5 view .LVU48
 188              	.LBB3:
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 189              		.loc 1 83 5 view .LVU49
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 190              		.loc 1 83 5 view .LVU50
 191 005a D3F8E020 		ldr	r2, [r3, #224]
 192 005e 42F01002 		orr	r2, r2, #16
 193 0062 C3F8E020 		str	r2, [r3, #224]
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 194              		.loc 1 83 5 view .LVU51
 195 0066 D3F8E020 		ldr	r2, [r3, #224]
 196 006a 02F01002 		and	r2, r2, #16
 197 006e 0292     		str	r2, [sp, #8]
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 198              		.loc 1 83 5 view .LVU52
 199 0070 029A     		ldr	r2, [sp, #8]
 200              	.LBE3:
  83:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 201              		.loc 1 83 5 view .LVU53
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 202              		.loc 1 84 5 view .LVU54
 203              	.LBB4:
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 204              		.loc 1 84 5 view .LVU55
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 205              		.loc 1 84 5 view .LVU56
 206 0072 D3F8E020 		ldr	r2, [r3, #224]
 207 0076 42F04002 		orr	r2, r2, #64
 208 007a C3F8E020 		str	r2, [r3, #224]
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 209              		.loc 1 84 5 view .LVU57
 210 007e D3F8E020 		ldr	r2, [r3, #224]
 211 0082 02F04002 		and	r2, r2, #64
 212 0086 0392     		str	r2, [sp, #12]
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 213              		.loc 1 84 5 view .LVU58
 214 0088 039A     		ldr	r2, [sp, #12]
 215              	.LBE4:
  84:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 216              		.loc 1 84 5 view .LVU59
  85:Core/Src/quadspi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 217              		.loc 1 85 5 view .LVU60
ARM GAS  /tmp/ccE631kq.s 			page 8


 218              	.LBB5:
  85:Core/Src/quadspi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 219              		.loc 1 85 5 view .LVU61
  85:Core/Src/quadspi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 220              		.loc 1 85 5 view .LVU62
 221 008a D3F8E020 		ldr	r2, [r3, #224]
 222 008e 42F02002 		orr	r2, r2, #32
 223 0092 C3F8E020 		str	r2, [r3, #224]
  85:Core/Src/quadspi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 224              		.loc 1 85 5 view .LVU63
 225 0096 D3F8E020 		ldr	r2, [r3, #224]
 226 009a 02F02002 		and	r2, r2, #32
 227 009e 0492     		str	r2, [sp, #16]
  85:Core/Src/quadspi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 228              		.loc 1 85 5 view .LVU64
 229 00a0 049A     		ldr	r2, [sp, #16]
 230              	.LBE5:
  85:Core/Src/quadspi.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 231              		.loc 1 85 5 view .LVU65
  86:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 232              		.loc 1 86 5 view .LVU66
 233              	.LBB6:
  86:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 234              		.loc 1 86 5 view .LVU67
  86:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 235              		.loc 1 86 5 view .LVU68
 236 00a2 D3F8E020 		ldr	r2, [r3, #224]
 237 00a6 42F00802 		orr	r2, r2, #8
 238 00aa C3F8E020 		str	r2, [r3, #224]
  86:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 239              		.loc 1 86 5 view .LVU69
 240 00ae D3F8E030 		ldr	r3, [r3, #224]
 241 00b2 03F00803 		and	r3, r3, #8
 242 00b6 0593     		str	r3, [sp, #20]
  86:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 243              		.loc 1 86 5 view .LVU70
 244 00b8 059B     		ldr	r3, [sp, #20]
 245              	.LBE6:
  86:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 246              		.loc 1 86 5 view .LVU71
  95:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247              		.loc 1 95 5 view .LVU72
  95:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 95 25 is_stmt 0 view .LVU73
 249 00ba 0423     		movs	r3, #4
 250 00bc 3793     		str	r3, [sp, #220]
  96:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 96 5 is_stmt 1 view .LVU74
  96:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 96 26 is_stmt 0 view .LVU75
 253 00be 0226     		movs	r6, #2
 254 00c0 3896     		str	r6, [sp, #224]
  97:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 255              		.loc 1 97 5 is_stmt 1 view .LVU76
  97:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 256              		.loc 1 97 26 is_stmt 0 view .LVU77
 257 00c2 0025     		movs	r5, #0
ARM GAS  /tmp/ccE631kq.s 			page 9


 258 00c4 3995     		str	r5, [sp, #228]
  98:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 259              		.loc 1 98 5 is_stmt 1 view .LVU78
  98:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 260              		.loc 1 98 27 is_stmt 0 view .LVU79
 261 00c6 4FF00308 		mov	r8, #3
 262 00ca CDF8E880 		str	r8, [sp, #232]
  99:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 263              		.loc 1 99 5 is_stmt 1 view .LVU80
  99:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 264              		.loc 1 99 31 is_stmt 0 view .LVU81
 265 00ce 0927     		movs	r7, #9
 266 00d0 3B97     		str	r7, [sp, #236]
 100:Core/Src/quadspi.c **** 
 267              		.loc 1 100 5 is_stmt 1 view .LVU82
 268 00d2 37A9     		add	r1, sp, #220
 269 00d4 2E48     		ldr	r0, .L17+8
 270 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 271              	.LVL7:
 102:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272              		.loc 1 102 5 view .LVU83
 102:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273              		.loc 1 102 25 is_stmt 0 view .LVU84
 274 00da 4023     		movs	r3, #64
 275 00dc 3793     		str	r3, [sp, #220]
 103:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 276              		.loc 1 103 5 is_stmt 1 view .LVU85
 103:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 103 26 is_stmt 0 view .LVU86
 278 00de 3896     		str	r6, [sp, #224]
 104:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 279              		.loc 1 104 5 is_stmt 1 view .LVU87
 104:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 280              		.loc 1 104 26 is_stmt 0 view .LVU88
 281 00e0 3995     		str	r5, [sp, #228]
 105:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 282              		.loc 1 105 5 is_stmt 1 view .LVU89
 105:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 283              		.loc 1 105 27 is_stmt 0 view .LVU90
 284 00e2 3A96     		str	r6, [sp, #232]
 106:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 285              		.loc 1 106 5 is_stmt 1 view .LVU91
 106:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 286              		.loc 1 106 31 is_stmt 0 view .LVU92
 287 00e4 0A23     		movs	r3, #10
 288 00e6 3B93     		str	r3, [sp, #236]
 107:Core/Src/quadspi.c **** 
 289              		.loc 1 107 5 is_stmt 1 view .LVU93
 290 00e8 37A9     		add	r1, sp, #220
 291 00ea 2A48     		ldr	r0, .L17+12
 292 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL8:
 109:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 294              		.loc 1 109 5 view .LVU94
 109:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 295              		.loc 1 109 25 is_stmt 0 view .LVU95
 296 00f0 4FF48063 		mov	r3, #1024
ARM GAS  /tmp/ccE631kq.s 			page 10


 297 00f4 3793     		str	r3, [sp, #220]
 110:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 298              		.loc 1 110 5 is_stmt 1 view .LVU96
 110:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 299              		.loc 1 110 26 is_stmt 0 view .LVU97
 300 00f6 3896     		str	r6, [sp, #224]
 111:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 301              		.loc 1 111 5 is_stmt 1 view .LVU98
 111:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 302              		.loc 1 111 26 is_stmt 0 view .LVU99
 303 00f8 3995     		str	r5, [sp, #228]
 112:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 304              		.loc 1 112 5 is_stmt 1 view .LVU100
 112:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 305              		.loc 1 112 27 is_stmt 0 view .LVU101
 306 00fa 3A96     		str	r6, [sp, #232]
 113:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 307              		.loc 1 113 5 is_stmt 1 view .LVU102
 113:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 308              		.loc 1 113 31 is_stmt 0 view .LVU103
 309 00fc 3B97     		str	r7, [sp, #236]
 114:Core/Src/quadspi.c **** 
 310              		.loc 1 114 5 is_stmt 1 view .LVU104
 311 00fe 37A9     		add	r1, sp, #220
 312 0100 2548     		ldr	r0, .L17+16
 313 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 314              	.LVL9:
 116:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 315              		.loc 1 116 5 view .LVU105
 116:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 316              		.loc 1 116 25 is_stmt 0 view .LVU106
 317 0106 4FF46053 		mov	r3, #14336
 318 010a 3793     		str	r3, [sp, #220]
 117:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 319              		.loc 1 117 5 is_stmt 1 view .LVU107
 117:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 320              		.loc 1 117 26 is_stmt 0 view .LVU108
 321 010c 3896     		str	r6, [sp, #224]
 118:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 322              		.loc 1 118 5 is_stmt 1 view .LVU109
 118:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 323              		.loc 1 118 26 is_stmt 0 view .LVU110
 324 010e 3995     		str	r5, [sp, #228]
 119:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 325              		.loc 1 119 5 is_stmt 1 view .LVU111
 119:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 326              		.loc 1 119 27 is_stmt 0 view .LVU112
 327 0110 CDF8E880 		str	r8, [sp, #232]
 120:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 328              		.loc 1 120 5 is_stmt 1 view .LVU113
 120:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 329              		.loc 1 120 31 is_stmt 0 view .LVU114
 330 0114 3B97     		str	r7, [sp, #236]
 121:Core/Src/quadspi.c **** 
 331              		.loc 1 121 5 is_stmt 1 view .LVU115
 332 0116 37A9     		add	r1, sp, #220
 333 0118 2048     		ldr	r0, .L17+20
ARM GAS  /tmp/ccE631kq.s 			page 11


 334 011a FFF7FEFF 		bl	HAL_GPIO_Init
 335              	.LVL10:
 125:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.Request = MDMA_REQUEST_QUADSPI_FIFO_TH;
 336              		.loc 1 125 5 view .LVU116
 125:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.Request = MDMA_REQUEST_QUADSPI_FIFO_TH;
 337              		.loc 1 125 36 is_stmt 0 view .LVU117
 338 011e 2048     		ldr	r0, .L17+24
 339 0120 204B     		ldr	r3, .L17+28
 340 0122 0360     		str	r3, [r0]
 126:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 341              		.loc 1 126 5 is_stmt 1 view .LVU118
 126:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 342              		.loc 1 126 40 is_stmt 0 view .LVU119
 343 0124 1623     		movs	r3, #22
 344 0126 4360     		str	r3, [r0, #4]
 127:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.Priority = MDMA_PRIORITY_LOW;
 345              		.loc 1 127 5 is_stmt 1 view .LVU120
 127:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.Priority = MDMA_PRIORITY_LOW;
 346              		.loc 1 127 52 is_stmt 0 view .LVU121
 347 0128 8560     		str	r5, [r0, #8]
 128:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 348              		.loc 1 128 5 is_stmt 1 view .LVU122
 128:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 349              		.loc 1 128 41 is_stmt 0 view .LVU123
 350 012a C560     		str	r5, [r0, #12]
 129:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceInc = MDMA_SRC_INC_BYTE;
 351              		.loc 1 129 5 is_stmt 1 view .LVU124
 129:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceInc = MDMA_SRC_INC_BYTE;
 352              		.loc 1 129 43 is_stmt 0 view .LVU125
 353 012c 0561     		str	r5, [r0, #16]
 130:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestinationInc = MDMA_DEST_INC_BYTE;
 354              		.loc 1 130 5 is_stmt 1 view .LVU126
 130:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestinationInc = MDMA_DEST_INC_BYTE;
 355              		.loc 1 130 42 is_stmt 0 view .LVU127
 356 012e 4661     		str	r6, [r0, #20]
 131:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceDataSize = MDMA_SRC_DATASIZE_BYTE;
 357              		.loc 1 131 5 is_stmt 1 view .LVU128
 131:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceDataSize = MDMA_SRC_DATASIZE_BYTE;
 358              		.loc 1 131 47 is_stmt 0 view .LVU129
 359 0130 0823     		movs	r3, #8
 360 0132 8361     		str	r3, [r0, #24]
 132:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 361              		.loc 1 132 5 is_stmt 1 view .LVU130
 132:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 362              		.loc 1 132 47 is_stmt 0 view .LVU131
 363 0134 C561     		str	r5, [r0, #28]
 133:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 364              		.loc 1 133 5 is_stmt 1 view .LVU132
 133:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 365              		.loc 1 133 45 is_stmt 0 view .LVU133
 366 0136 0562     		str	r5, [r0, #32]
 134:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.BufferTransferLength = 32;
 367              		.loc 1 134 5 is_stmt 1 view .LVU134
 134:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.BufferTransferLength = 32;
 368              		.loc 1 134 46 is_stmt 0 view .LVU135
 369 0138 4FF00073 		mov	r3, #33554432
 370 013c 4362     		str	r3, [r0, #36]
ARM GAS  /tmp/ccE631kq.s 			page 12


 135:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 371              		.loc 1 135 5 is_stmt 1 view .LVU136
 135:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 372              		.loc 1 135 53 is_stmt 0 view .LVU137
 373 013e 2023     		movs	r3, #32
 374 0140 8362     		str	r3, [r0, #40]
 136:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 375              		.loc 1 136 5 is_stmt 1 view .LVU138
 136:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 376              		.loc 1 136 44 is_stmt 0 view .LVU139
 377 0142 C562     		str	r5, [r0, #44]
 137:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceBlockAddressOffset = 0;
 378              		.loc 1 137 5 is_stmt 1 view .LVU140
 137:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.SourceBlockAddressOffset = 0;
 379              		.loc 1 137 42 is_stmt 0 view .LVU141
 380 0144 0563     		str	r5, [r0, #48]
 138:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestBlockAddressOffset = 0;
 381              		.loc 1 138 5 is_stmt 1 view .LVU142
 138:Core/Src/quadspi.c ****     hmdma_quadspi_fifo_th.Init.DestBlockAddressOffset = 0;
 382              		.loc 1 138 57 is_stmt 0 view .LVU143
 383 0146 4563     		str	r5, [r0, #52]
 139:Core/Src/quadspi.c ****     if (HAL_MDMA_Init(&hmdma_quadspi_fifo_th) != HAL_OK)
 384              		.loc 1 139 5 is_stmt 1 view .LVU144
 139:Core/Src/quadspi.c ****     if (HAL_MDMA_Init(&hmdma_quadspi_fifo_th) != HAL_OK)
 385              		.loc 1 139 55 is_stmt 0 view .LVU145
 386 0148 8563     		str	r5, [r0, #56]
 140:Core/Src/quadspi.c ****     {
 387              		.loc 1 140 5 is_stmt 1 view .LVU146
 140:Core/Src/quadspi.c ****     {
 388              		.loc 1 140 9 is_stmt 0 view .LVU147
 389 014a FFF7FEFF 		bl	HAL_MDMA_Init
 390              	.LVL11:
 140:Core/Src/quadspi.c ****     {
 391              		.loc 1 140 8 discriminator 1 view .LVU148
 392 014e A0B9     		cbnz	r0, .L15
 393              	.L10:
 145:Core/Src/quadspi.c ****     {
 394              		.loc 1 145 5 is_stmt 1 view .LVU149
 145:Core/Src/quadspi.c ****     {
 395              		.loc 1 145 9 is_stmt 0 view .LVU150
 396 0150 0022     		movs	r2, #0
 397 0152 1146     		mov	r1, r2
 398 0154 1248     		ldr	r0, .L17+24
 399 0156 FFF7FEFF 		bl	HAL_MDMA_ConfigPostRequestMask
 400              	.LVL12:
 145:Core/Src/quadspi.c ****     {
 401              		.loc 1 145 8 discriminator 1 view .LVU151
 402 015a 88B9     		cbnz	r0, .L16
 403              	.L11:
 150:Core/Src/quadspi.c **** 
 404              		.loc 1 150 5 is_stmt 1 view .LVU152
 150:Core/Src/quadspi.c **** 
 405              		.loc 1 150 5 view .LVU153
 406 015c 104B     		ldr	r3, .L17+24
 407 015e E363     		str	r3, [r4, #60]
 150:Core/Src/quadspi.c **** 
 408              		.loc 1 150 5 view .LVU154
ARM GAS  /tmp/ccE631kq.s 			page 13


 409 0160 1C64     		str	r4, [r3, #64]
 150:Core/Src/quadspi.c **** 
 410              		.loc 1 150 5 view .LVU155
 153:Core/Src/quadspi.c ****     HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 411              		.loc 1 153 5 view .LVU156
 412 0162 0022     		movs	r2, #0
 413 0164 1146     		mov	r1, r2
 414 0166 5C20     		movs	r0, #92
 415 0168 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 416              	.LVL13:
 154:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 417              		.loc 1 154 5 view .LVU157
 418 016c 5C20     		movs	r0, #92
 419 016e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 420              	.LVL14:
 421              		.loc 1 159 1 is_stmt 0 view .LVU158
 422 0172 57E7     		b	.L7
 423              	.L14:
  77:Core/Src/quadspi.c ****     }
 424              		.loc 1 77 7 is_stmt 1 view .LVU159
 425 0174 FFF7FEFF 		bl	Error_Handler
 426              	.LVL15:
 427 0178 62E7     		b	.L9
 428              	.L15:
 142:Core/Src/quadspi.c ****     }
 429              		.loc 1 142 7 view .LVU160
 430 017a FFF7FEFF 		bl	Error_Handler
 431              	.LVL16:
 432 017e E7E7     		b	.L10
 433              	.L16:
 147:Core/Src/quadspi.c ****     }
 434              		.loc 1 147 7 view .LVU161
 435 0180 FFF7FEFF 		bl	Error_Handler
 436              	.LVL17:
 437 0184 EAE7     		b	.L11
 438              	.L18:
 439 0186 00BF     		.align	2
 440              	.L17:
 441 0188 00500052 		.word	1375752192
 442 018c 00440258 		.word	1476543488
 443 0190 00100258 		.word	1476530176
 444 0194 00180258 		.word	1476532224
 445 0198 00140258 		.word	1476531200
 446 019c 000C0258 		.word	1476529152
 447 01a0 00000000 		.word	hmdma_quadspi_fifo_th
 448 01a4 40000052 		.word	1375731776
 449              		.cfi_endproc
 450              	.LFE145:
 452              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 453              		.align	1
 454              		.global	HAL_QSPI_MspDeInit
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 459              	HAL_QSPI_MspDeInit:
 460              	.LVL18:
 461              	.LFB146:
ARM GAS  /tmp/ccE631kq.s 			page 14


 160:Core/Src/quadspi.c **** 
 161:Core/Src/quadspi.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
 162:Core/Src/quadspi.c **** {
 462              		.loc 1 162 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 163:Core/Src/quadspi.c **** 
 164:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 466              		.loc 1 164 3 view .LVU163
 467              		.loc 1 164 16 is_stmt 0 view .LVU164
 468 0000 0268     		ldr	r2, [r0]
 469              		.loc 1 164 5 view .LVU165
 470 0002 134B     		ldr	r3, .L26
 471 0004 9A42     		cmp	r2, r3
 472 0006 00D0     		beq	.L25
 473 0008 7047     		bx	lr
 474              	.L25:
 162:Core/Src/quadspi.c **** 
 475              		.loc 1 162 1 view .LVU166
 476 000a 10B5     		push	{r4, lr}
 477              	.LCFI5:
 478              		.cfi_def_cfa_offset 8
 479              		.cfi_offset 4, -8
 480              		.cfi_offset 14, -4
 481 000c 0446     		mov	r4, r0
 165:Core/Src/quadspi.c ****   {
 166:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 167:Core/Src/quadspi.c **** 
 168:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 169:Core/Src/quadspi.c ****     /* Peripheral clock disable */
 170:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 482              		.loc 1 170 5 is_stmt 1 view .LVU167
 483 000e 114A     		ldr	r2, .L26+4
 484 0010 D2F8D430 		ldr	r3, [r2, #212]
 485 0014 23F48043 		bic	r3, r3, #16384
 486 0018 C2F8D430 		str	r3, [r2, #212]
 171:Core/Src/quadspi.c **** 
 172:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 173:Core/Src/quadspi.c ****     PE2     ------> QUADSPI_BK1_IO2
 174:Core/Src/quadspi.c ****     PG6     ------> QUADSPI_BK1_NCS
 175:Core/Src/quadspi.c ****     PF10     ------> QUADSPI_CLK
 176:Core/Src/quadspi.c ****     PD13     ------> QUADSPI_BK1_IO3
 177:Core/Src/quadspi.c ****     PD12     ------> QUADSPI_BK1_IO1
 178:Core/Src/quadspi.c ****     PD11     ------> QUADSPI_BK1_IO0
 179:Core/Src/quadspi.c ****     */
 180:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2);
 487              		.loc 1 180 5 view .LVU168
 488 001c 0421     		movs	r1, #4
 489 001e 0E48     		ldr	r0, .L26+8
 490              	.LVL19:
 491              		.loc 1 180 5 is_stmt 0 view .LVU169
 492 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 493              	.LVL20:
 181:Core/Src/quadspi.c **** 
 182:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_6);
 494              		.loc 1 182 5 is_stmt 1 view .LVU170
ARM GAS  /tmp/ccE631kq.s 			page 15


 495 0024 4021     		movs	r1, #64
 496 0026 0D48     		ldr	r0, .L26+12
 497 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 498              	.LVL21:
 183:Core/Src/quadspi.c **** 
 184:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_10);
 499              		.loc 1 184 5 view .LVU171
 500 002c 4FF48061 		mov	r1, #1024
 501 0030 0B48     		ldr	r0, .L26+16
 502 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 503              	.LVL22:
 185:Core/Src/quadspi.c **** 
 186:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_11);
 504              		.loc 1 186 5 view .LVU172
 505 0036 4FF46051 		mov	r1, #14336
 506 003a 0A48     		ldr	r0, .L26+20
 507 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 508              	.LVL23:
 187:Core/Src/quadspi.c **** 
 188:Core/Src/quadspi.c ****     /* QUADSPI MDMA DeInit */
 189:Core/Src/quadspi.c ****     HAL_MDMA_DeInit(qspiHandle->hmdma);
 509              		.loc 1 189 5 view .LVU173
 510 0040 E06B     		ldr	r0, [r4, #60]
 511 0042 FFF7FEFF 		bl	HAL_MDMA_DeInit
 512              	.LVL24:
 190:Core/Src/quadspi.c **** 
 191:Core/Src/quadspi.c ****     /* QUADSPI interrupt Deinit */
 192:Core/Src/quadspi.c ****     HAL_NVIC_DisableIRQ(QUADSPI_IRQn);
 513              		.loc 1 192 5 view .LVU174
 514 0046 5C20     		movs	r0, #92
 515 0048 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 516              	.LVL25:
 193:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 194:Core/Src/quadspi.c **** 
 195:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 196:Core/Src/quadspi.c ****   }
 197:Core/Src/quadspi.c **** }
 517              		.loc 1 197 1 is_stmt 0 view .LVU175
 518 004c 10BD     		pop	{r4, pc}
 519              	.LVL26:
 520              	.L27:
 521              		.loc 1 197 1 view .LVU176
 522 004e 00BF     		.align	2
 523              	.L26:
 524 0050 00500052 		.word	1375752192
 525 0054 00440258 		.word	1476543488
 526 0058 00100258 		.word	1476530176
 527 005c 00180258 		.word	1476532224
 528 0060 00140258 		.word	1476531200
 529 0064 000C0258 		.word	1476529152
 530              		.cfi_endproc
 531              	.LFE146:
 533              		.global	hmdma_quadspi_fifo_th
 534              		.section	.bss.hmdma_quadspi_fifo_th,"aw",%nobits
 535              		.align	2
 538              	hmdma_quadspi_fifo_th:
 539 0000 00000000 		.space	108
ARM GAS  /tmp/ccE631kq.s 			page 16


 539      00000000 
 539      00000000 
 539      00000000 
 539      00000000 
 540              		.global	hqspi
 541              		.section	.bss.hqspi,"aw",%nobits
 542              		.align	2
 545              	hqspi:
 546 0000 00000000 		.space	76
 546      00000000 
 546      00000000 
 546      00000000 
 546      00000000 
 547              		.text
 548              	.Letext0:
 549              		.file 2 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 550              		.file 3 "/opt/st/stm32cubeide_1.19.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 551              		.file 4 "/opt/st/stm32cubeide_1.19.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 552              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 553              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 554              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 555              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 556              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_qspi.h"
 557              		.file 10 "Core/Inc/quadspi.h"
 558              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 559              		.file 12 "Core/Inc/main.h"
 560              		.file 13 "<built-in>"
ARM GAS  /tmp/ccE631kq.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 quadspi.c
     /tmp/ccE631kq.s:20     .text.MX_QUADSPI_Init:00000000 $t
     /tmp/ccE631kq.s:26     .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
     /tmp/ccE631kq.s:88     .text.MX_QUADSPI_Init:00000030 $d
     /tmp/ccE631kq.s:545    .bss.hqspi:00000000 hqspi
     /tmp/ccE631kq.s:94     .text.HAL_QSPI_MspInit:00000000 $t
     /tmp/ccE631kq.s:100    .text.HAL_QSPI_MspInit:00000000 HAL_QSPI_MspInit
     /tmp/ccE631kq.s:441    .text.HAL_QSPI_MspInit:00000188 $d
     /tmp/ccE631kq.s:538    .bss.hmdma_quadspi_fifo_th:00000000 hmdma_quadspi_fifo_th
     /tmp/ccE631kq.s:453    .text.HAL_QSPI_MspDeInit:00000000 $t
     /tmp/ccE631kq.s:459    .text.HAL_QSPI_MspDeInit:00000000 HAL_QSPI_MspDeInit
     /tmp/ccE631kq.s:524    .text.HAL_QSPI_MspDeInit:00000050 $d
     /tmp/ccE631kq.s:535    .bss.hmdma_quadspi_fifo_th:00000000 $d
     /tmp/ccE631kq.s:542    .bss.hqspi:00000000 $d

UNDEFINED SYMBOLS
HAL_QSPI_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_MDMA_Init
HAL_MDMA_ConfigPostRequestMask
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_MDMA_DeInit
HAL_NVIC_DisableIRQ
