
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/EX_MEM_register.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/ID_EX_register.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/IF_ID_register.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/MEM_WB_register.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/add_sub_N.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/andg_32.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/extender_16bit.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/fetch_unit.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/five_bit_decoder.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder_N_ripple_carry.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_data_path.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_register_file.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_structural.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/mux_32_bit.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/n_bit_register.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/nbit_barrelshifter.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/ones_complement_N.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/org_32.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/pc32Bit.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/reverse.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/tb_dmem.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/xorg2.vhd"
set_global_assignment -name VHDL_FILE "/home/twmiller/CPRE381/Project2/term-project-2/src/xorg_32.vhd"
