# Generated by Yosys 0.39 (git sha1 00338082b00, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "1f88fa07"
attribute \hdlname "circuit_disguise_top"
attribute \top 1
attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:17.1-47.10"
module \circuit_disguise_top
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:21.9-21.10"
  wire input 1 \a
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:26.8-26.14"
  wire \a_IBUF
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:22.9-22.10"
  wire input 2 \b
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:28.8-28.14"
  wire \b_IBUF
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:23.10-23.11"
  wire output 3 \c
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:30.8-30.14"
  wire \c_OBUF
  attribute \module_not_derived 1
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:32.8-34.20"
  cell \IBUF \a_IBUF_inst
    connect \I \a
    connect \O \a_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:35.8-37.20"
  cell \IBUF \b_IBUF_inst
    connect \I \b
    connect \O \b_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:38.8-40.15"
  cell \OBUF \c_OBUF_inst
    connect \I \c_OBUF
    connect \O \c
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/and_gate/outputs_vivado_xilinx_7/netlist.v:43.5-46.20"
  cell \LUT2 \c_OBUF_inst_i_1
    parameter \INIT 4'1000
    connect \I0 \a_IBUF
    connect \I1 \b_IBUF
    connect \O \c_OBUF
  end
end
