# src

Source design files (Verilog, VHDL, SystemVerilog)
