Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Mar 27 18:52:36 2025
| Host         : navi running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_drc -file toptop_drc_opted.rpt -pb toptop_drc_opted.pb -rpx toptop_drc_opted.rpx
| Design       : toptop
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPOP-2 | Warning  | MREG Output pipelining | 1          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPOP-2#1 Warning
MREG Output pipelining  
DSP display_top/mem_int/func_int/mem_f/pr_c/adr_write_reg multiplier stage display_top/mem_int/func_int/mem_f/pr_c/adr_write_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


