$date
  Mon May 26 23:19:50 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_signed $end
$upscope $end
$scope module mem_instructions_tb $end
$var reg 1 ! clk_sim $end
$var reg 1 " reset_sim $end
$var reg 7 # addr_sim[6:0] $end
$var reg 10 $ instr_sim[9:0] $end
$var reg 8 % res_out_sim[7:0] $end
$var reg 8 & mem_cache_1_in_sim[7:0] $end
$var reg 8 ' mem_cache_2_in_sim[7:0] $end
$var reg 8 ( mem_cache_1_out_sim[7:0] $end
$var reg 8 ) mem_cache_2_out_sim[7:0] $end
$var reg 1 * mem_cache_1_enable_sim $end
$var reg 1 + mem_cache_2_enable_sim $end
$var reg 4 , buffer_a_sim[3:0] $end
$var reg 4 - buffer_b_sim[3:0] $end
$var reg 1 . buffer_a_enable_sim $end
$var reg 1 / buffer_b_enable_sim $end
$var reg 4 0 buffera_out[3:0] $end
$var reg 4 1 bufferb_out[3:0] $end
$var reg 1 2 sr_in_l_sim $end
$var reg 1 3 sr_in_r_sim $end
$var reg 4 4 sel_fct_sim[3:0] $end
$var reg 4 5 sel_route_sim[3:0] $end
$var reg 2 6 sel_out_sim[1:0] $end
$var reg 4 7 sel_fct_reg[3:0] $end
$var reg 4 8 sel_route_reg[3:0] $end
$var reg 2 9 sel_out_reg[1:0] $end
$var reg 1 : sr_in_l_reg $end
$var reg 1 ; sr_in_r_reg $end
$var reg 8 < s_sim[7:0] $end
$var reg 1 = sr_out_l_sim $end
$var reg 1 > sr_out_r_sim $end
$var reg 1 ? sr_out_l_vec[0:0] $end
$var reg 1 @ sr_out_r_vec[0:0] $end
$var reg 1 A sr_in_l_vec[0:0] $end
$var reg 1 B sr_in_r_vec[0:0] $end
$var reg 4 C a_in_sim[3:0] $end
$var reg 4 D b_in_sim[3:0] $end
$var reg 1 E ready_sim $end
$scope module buffer_a_inst $end
$var reg 4 F e1[3:0] $end
$var reg 1 G reset $end
$var reg 1 H clock $end
$var reg 1 I enable $end
$var reg 4 J s1[3:0] $end
$upscope $end
$scope module buffer_b_inst $end
$var reg 4 K e1[3:0] $end
$var reg 1 L reset $end
$var reg 1 M clock $end
$var reg 1 N enable $end
$var reg 4 O s1[3:0] $end
$upscope $end
$scope module mem_cache_1_inst $end
$var reg 8 P e1[7:0] $end
$var reg 1 Q reset $end
$var reg 1 R clock $end
$var reg 1 S enable $end
$var reg 8 T s1[7:0] $end
$upscope $end
$scope module mem_cache_2_inst $end
$var reg 8 U e1[7:0] $end
$var reg 1 V reset $end
$var reg 1 W clock $end
$var reg 1 X enable $end
$var reg 8 Y s1[7:0] $end
$upscope $end
$scope module buffer_cmd_fct $end
$var reg 4 Z e1[3:0] $end
$var reg 1 [ reset $end
$var reg 1 \ clock $end
$var reg 1 ] enable $end
$var reg 4 ^ s1[3:0] $end
$upscope $end
$scope module buffer_cmd_route $end
$var reg 4 _ e1[3:0] $end
$var reg 1 ` reset $end
$var reg 1 a clock $end
$var reg 1 b enable $end
$var reg 4 c s1[3:0] $end
$upscope $end
$scope module buffer_cmd_out $end
$var reg 2 d e1[1:0] $end
$var reg 1 e reset $end
$var reg 1 f clock $end
$var reg 1 g enable $end
$var reg 2 h s1[1:0] $end
$upscope $end
$scope module buffer_sr_in_l $end
$var reg 1 i e1[0:0] $end
$var reg 1 j reset $end
$var reg 1 k clock $end
$var reg 1 l enable $end
$var reg 1 m s1[0:0] $end
$upscope $end
$scope module buffer_sr_in_r $end
$var reg 1 n e1[0:0] $end
$var reg 1 o reset $end
$var reg 1 p clock $end
$var reg 1 q enable $end
$var reg 1 r s1[0:0] $end
$upscope $end
$scope module alu_inst $end
$var reg 4 s a[3:0] $end
$var reg 4 t b[3:0] $end
$var reg 1 u sr_in_l $end
$var reg 1 v sr_in_r $end
$var reg 4 w sel_fct[3:0] $end
$var reg 1 x sr_out_l $end
$var reg 1 y sr_out_r $end
$var reg 8 z s[7:0] $end
$upscope $end
$scope module mem_inst $end
$var reg 1 { clk $end
$var reg 1 | reset $end
$var reg 7 } instruction[6:0] $end
$var reg 10 !" donnee[9:0] $end
$comment memoire is not handled $end
$upscope $end
$scope module interco_inst $end
$var reg 4 "" sel_route[3:0] $end
$var reg 4 #" a_in[3:0] $end
$var reg 4 $" b_in[3:0] $end
$var reg 8 %" s[7:0] $end
$var reg 8 &" mem_cache_1_in[7:0] $end
$var reg 1 '" mem_cache_1_out_enable $end
$var reg 8 (" mem_cache_1_out[7:0] $end
$var reg 8 )" mem_cache_2_in[7:0] $end
$var reg 1 *" mem_cache_2_out_enable $end
$var reg 8 +" mem_cache_2_out[7:0] $end
$var reg 4 ," buffer_a[3:0] $end
$var reg 1 -" buffer_a_enable $end
$var reg 4 ." buffer_b[3:0] $end
$var reg 1 /" buffer_b_enable $end
$var reg 2 0" sel_out[1:0] $end
$var reg 8 1" res_out[7:0] $end
$var reg 1 2" ready $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b0000000 #
bUUUUUUUUUU $
b00000000 %
b00000000 &
b00000000 '
b00000000 (
b00000000 )
0*
0+
b0000 ,
b0000 -
1.
0/
b0000 0
b0000 1
02
03
bUUUU 4
bUUUU 5
bUU 6
b0000 7
b0000 8
b00 9
U:
U;
b00000000 <
0=
0>
b0 ?
b0 @
b0 A
b0 B
b0000 C
b0000 D
0E
b0000 F
1G
0H
1I
b0000 J
b0000 K
1L
0M
0N
b0000 O
b00000000 P
1Q
0R
0S
b00000000 T
b00000000 U
1V
0W
0X
b00000000 Y
bUUUU Z
1[
0\
1]
b0000 ^
bUUUU _
1`
0a
1b
b0000 c
bUU d
1e
0f
1g
b00 h
b0 i
1j
0k
1l
b0 m
b0 n
1o
0p
1q
b0 r
b0000 s
b0000 t
0u
0v
b0000 w
0x
0y
b00000000 z
0{
1|
b0000000 }
bUUUUUUUUUU !"
b0000 ""
b0000 #"
b0000 $"
b00000000 %"
b00000000 &"
0'"
b00000000 ("
b00000000 )"
0*"
b00000000 +"
b0000 ,"
1-"
b0000 ."
0/"
b00 0"
b00000000 1"
02"
#5000000
1!
b0000000000 $
b0000 4
b0000 5
b00 6
1H
1M
1R
1W
b0000 Z
1\
b0000 _
1a
b00 d
1f
1k
1p
1{
b0000000000 !"
#10000000
0!
0"
0G
0H
0L
0M
0Q
0R
0V
0W
0[
0\
0`
0a
0e
0f
0j
0k
0o
0p
0{
0|
#15000000
1!
1H
1M
1R
1W
1\
1a
1f
1k
1p
1{
#20000000
0!
b0011 ,
b0011 C
b0010 D
b0011 F
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
b0011 #"
b0010 $"
b0011 ,"
#25000000
1!
b0000001 #
b0011 0
1H
b0011 J
1M
1R
1W
1\
1a
1f
1k
1p
b0011 s
1{
b0000001 }
#30000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#35000000
1!
b0000010 #
b0000011100 $
b0111 5
1H
1M
1R
1W
1\
b0111 _
1a
1f
1k
1p
1{
b0000010 }
b0000011100 !"
#40000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#45000000
1!
b1111000011 $
b0000 ,
b0010 -
0.
1/
b1111 4
b0000 5
b11 6
b0111 8
b0000 F
1H
0I
b0010 K
1M
1N
1R
1W
b1111 Z
1\
b0000 _
1a
b0111 c
b11 d
1f
1k
1p
1{
b1111000011 !"
b0111 ""
b0000 ,"
0-"
b0010 ."
1/"
#50000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#55000000
1!
b00000110 %
b0011 ,
b0000 -
1.
0/
b0010 1
b1111 7
b0000 8
b11 9
b00000110 <
1E
b0011 F
1H
1I
b0000 K
1M
0N
b0010 O
1R
1W
1\
b1111 ^
1a
b0000 c
1f
b11 h
1k
1p
b0010 t
b1111 w
b00000110 z
1{
b0000 ""
b00000110 %"
b0011 ,"
1-"
b0000 ."
0/"
b11 0"
b00000110 1"
12"
#60000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#65000000
1!
1"
b00000000 %
b0000 0
b0000 1
b0000 7
b00 9
b00000000 <
0E
1G
1H
b0000 J
1L
1M
b0000 O
1Q
1R
1V
1W
1[
1\
b0000 ^
1`
1a
1e
1f
b00 h
1j
1k
1o
1p
b0000 s
b0000 t
b0000 w
b00000000 z
1{
1|
b00000000 %"
b00 0"
b00000000 1"
02"
#70000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#75000000
1!
0"
b0011 0
b1111 7
b11 9
1E
0G
1H
b0011 J
0L
1M
0Q
1R
0V
1W
0[
1\
b1111 ^
0`
1a
0e
1f
b11 h
0j
1k
0o
1p
b0011 s
b1111 w
1{
0|
b11 0"
12"
#80000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#85000000
1!
b0000100 #
b0000000000 $
b0101 ,
b0000 4
b00 6
b0101 C
b0011 D
b0101 F
1H
1M
1R
1W
b0000 Z
1\
1a
b00 d
1f
1k
1p
1{
b0000100 }
b0000000000 !"
b0101 #"
b0011 $"
b0101 ,"
#90000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#95000000
1!
b0000101 #
b0000011100 $
b0101 0
b0111 5
b0000 7
b00 9
0E
1H
b0101 J
1M
1R
1W
1\
b0000 ^
b0111 _
1a
1f
b00 h
1k
1p
b0101 s
b0000 w
1{
b0000101 }
b0000011100 !"
b00 0"
02"
#100000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#105000000
1!
b0000110 #
b1101111000 $
b0000 ,
b0011 -
0.
1/
b1101 4
b1110 5
b0111 8
b0000 F
1H
0I
b0011 K
1M
1N
1R
1W
b1101 Z
1\
b1110 _
1a
b0111 c
1f
1k
1p
1{
b0000110 }
b1101111000 !"
b0111 ""
b0000 ,"
0-"
b0011 ."
1/"
#110000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#115000000
1!
b0000111 #
b0000100000 $
b00001000 &
1*
b0000 -
0/
b0011 1
b0000 4
b1000 5
b1101 7
b1110 8
b00001000 <
1H
b0000 K
1M
0N
b0011 O
b00001000 P
1R
1S
1W
b0000 Z
1\
b1101 ^
b1000 _
1a
b1110 c
1f
1k
1p
b0011 t
b1101 w
b00001000 z
1{
b0000111 }
b0000100000 !"
b1110 ""
b00001000 %"
1'"
b00001000 ("
b0000 ."
0/"
#120000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#125000000
1!
b0001000 #
b0111111100 $
b00000000 &
b00001000 (
0*
b1000 -
1/
b0111 4
b1111 5
b0000 7
b1000 8
b00000000 <
1H
b1000 K
1M
1N
b00000000 P
1R
0S
b00001000 T
1W
b0111 Z
1\
b0000 ^
b1111 _
1a
b1000 c
1f
1k
1p
b0000 w
b00000000 z
1{
b0001000 }
b0111111100 !"
b1000 ""
b00000000 %"
b00001000 &"
0'"
b00000000 ("
b1000 ."
1/"
#130000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#135000000
1!
b0001001 #
b0000001100 $
b00001101 '
1+
b0000 -
0/
b1000 1
b0000 4
b0011 5
b0111 7
b1111 8
b00001101 <
1H
b0000 K
1M
0N
b1000 O
1R
b00001101 U
1W
1X
b0000 Z
1\
b0111 ^
b0011 _
1a
b1111 c
1f
1k
1p
b1000 t
b0111 w
b00001101 z
1{
b0001001 }
b0000001100 !"
b1111 ""
b00001101 %"
1*"
b00001101 +"
b0000 ."
0/"
#140000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#145000000
1!
b0011000011 $
b00000000 '
b00001101 )
0+
b1101 ,
1.
b0011 4
b0000 5
b11 6
b0000 7
b0011 8
b00000000 <
b1101 F
1H
1I
1M
1R
b00000000 U
1W
0X
b00001101 Y
b0011 Z
1\
b0000 ^
b0000 _
1a
b0011 c
b11 d
1f
1k
1p
b0000 w
b00000000 z
1{
b0011000011 !"
b0011 ""
b00000000 %"
b00001101 )"
0*"
b00000000 +"
b1101 ,"
1-"
#150000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#155000000
1!
b00000010 %
b0101 ,
b1101 0
b0011 7
b0000 8
b11 9
b00000010 <
1E
b0101 F
1H
b1101 J
1M
1R
1W
1\
b0011 ^
1a
b0000 c
1f
b11 h
1k
1p
b1101 s
b0011 w
b00000010 z
1{
b0000 ""
b00000010 %"
b0101 ,"
b11 0"
b00000010 1"
12"
#157000000
1"
b00000000 %
b00000000 (
b00000000 )
b0000 0
b0000 1
b0000 7
b00 9
b00000000 <
0E
1G
b0000 J
1L
b0000 O
1Q
b00000000 T
1V
b00000000 Y
1[
b0000 ^
1`
1e
b00 h
1j
1o
b0000 s
b0000 t
b0000 w
b00000000 z
1|
b00000000 %"
b00000000 &"
b00000000 )"
b00 0"
b00000000 1"
02"
#160000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#165000000
1!
1H
1M
1R
1W
1\
1a
1f
1k
1p
1{
#167000000
0"
0G
0L
0Q
0V
0[
0`
0e
0j
0o
0|
#170000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#175000000
1!
b00001010 %
b0101 0
b0011 7
b11 9
b00001010 <
1E
1H
b0101 J
1M
1R
1W
1\
b0011 ^
1a
1f
b11 h
1k
1p
b0101 s
b0011 w
b00001010 z
1{
b00001010 %"
b11 0"
b00001010 1"
12"
#177000000
b0001010 #
b0001010 }
#180000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#185000000
1!
b0001011 #
b0000000000 $
b0000 4
b00 6
1H
1M
1R
1W
b0000 Z
1\
1a
b00 d
1f
1k
1p
1{
b0001011 }
b0000000000 !"
#190000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#195000000
1!
b0001100 #
b0000011100 $
b00000000 %
b0111 5
b0000 7
b00 9
b00000000 <
0E
1H
1M
1R
1W
1\
b0000 ^
b0111 _
1a
1f
b00 h
1k
1p
b0000 w
b00000000 z
1{
b0001100 }
b0000011100 !"
b00000000 %"
b00 0"
b00000000 1"
02"
#200000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#205000000
1!
b0001101 #
b0101111000 $
b0000 ,
b0011 -
0.
1/
b0101 4
b1110 5
b0111 8
b0000 F
1H
0I
b0011 K
1M
1N
1R
1W
b0101 Z
1\
b1110 _
1a
b0111 c
1f
1k
1p
1{
b0001101 }
b0101111000 !"
b0111 ""
b0000 ,"
0-"
b0011 ."
1/"
#210000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#215000000
1!
b0001110 #
b0101111100 $
b00000001 &
1*
b0000 -
0/
b0011 1
b1111 5
b0101 7
b1110 8
b00000001 <
1H
b0000 K
1M
0N
b0011 O
b00000001 P
1R
1S
1W
1\
b0101 ^
b1111 _
1a
b1110 c
1f
1k
1p
b0011 t
b0101 w
b00000001 z
1{
b0001110 }
b0101111100 !"
b1110 ""
b00000001 %"
1'"
b00000001 ("
b0000 ."
0/"
#220000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#225000000
1!
b0001111 #
b0000000100 $
b00000000 &
b00000001 '
b00000001 (
0*
1+
b0000 4
b0001 5
b1111 8
1H
1M
b00000000 P
1R
0S
b00000001 T
b00000001 U
1W
1X
b0000 Z
1\
b0001 _
1a
b1111 c
1f
1k
1p
1{
b0001111 }
b0000000100 !"
b1111 ""
b00000001 &"
0'"
b00000000 ("
1*"
b00000001 +"
#230000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#235000000
1!
b0010000 #
b0000101000 $
b00000000 '
b00000001 )
0+
b0001 ,
1.
b1010 5
b0000 7
b0001 8
b00000000 <
b0001 F
1H
1I
1M
1R
b00000000 U
1W
0X
b00000001 Y
1\
b0000 ^
b1010 _
1a
b0001 c
1f
1k
1p
b0000 w
b00000000 z
1{
b0010000 }
b0000101000 !"
b0001 ""
b00000000 %"
b00000001 )"
0*"
b00000000 +"
b0001 ,"
1-"
#240000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#245000000
1!
b0110000011 $
b0000 ,
b0001 -
0.
1/
b0001 0
b0110 4
b0000 5
b11 6
b1010 8
b0000 F
1H
0I
b0001 J
b0001 K
1M
1N
1R
1W
b0110 Z
1\
b0000 _
1a
b1010 c
b11 d
1f
1k
1p
b0001 s
1{
b0110000011 !"
b1010 ""
b0000 ,"
0-"
b0001 ."
1/"
#250000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#255000000
1!
b00000001 %
b0101 ,
b0000 -
1.
0/
b0001 1
b0110 7
b0000 8
b11 9
b00000001 <
1E
b0101 F
1H
1I
b0000 K
1M
0N
b0001 O
1R
1W
1\
b0110 ^
1a
b0000 c
1f
b11 h
1k
1p
b0001 t
b0110 w
b00000001 z
1{
b0000 ""
b00000001 %"
b0101 ,"
1-"
b0000 ."
0/"
b11 0"
b00000001 1"
12"
#257000000
#260000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#265000000
1!
b00000101 %
b0101 0
b00000101 <
1H
b0101 J
1M
1R
1W
1\
1a
1f
1k
1p
b0101 s
b00000101 z
1{
b00000101 %"
b00000101 1"
#270000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#275000000
1!
1H
1M
1R
1W
1\
1a
1f
1k
1p
1{
#280000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#285000000
1!
1H
1M
1R
1W
1\
1a
1f
1k
1p
1{
#290000000
0!
0H
0M
0R
0W
0\
0a
0f
0k
0p
0{
#295000000
1!
1H
1M
1R
1W
1\
1a
1f
1k
1p
1{
#300000000
