

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_16u_array_ap_ufixed_15_0_4_0_0_16u_relu_config8_s'
================================================================
* Date:           Thu Jul 11 13:34:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.933 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1058|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|     1094|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |icmp_ln51_32_fu_379_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_33_fu_435_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_34_fu_491_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_35_fu_547_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_36_fu_603_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_37_fu_659_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_38_fu_715_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_39_fu_771_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_40_fu_827_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_41_fu_883_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_42_fu_939_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_43_fu_995_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_44_fu_1051_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_45_fu_1107_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_46_fu_1163_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_fu_329_p2        |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln52_32_fu_413_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_33_fu_469_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_34_fu_525_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_35_fu_581_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_36_fu_637_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_37_fu_693_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_38_fu_749_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_39_fu_805_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_40_fu_861_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_41_fu_917_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_42_fu_973_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_43_fu_1029_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_44_fu_1085_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_45_fu_1141_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_46_fu_1197_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln52_fu_357_p2        |      icmp|   0|  0|  13|           6|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |select_ln51_32_fu_427_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_33_fu_483_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_34_fu_539_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_35_fu_595_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_36_fu_651_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_37_fu_707_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_38_fu_763_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_39_fu_819_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_40_fu_875_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_41_fu_931_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_42_fu_987_p3   |    select|   0|  0|  15|           1|          15|
    |select_ln51_43_fu_1043_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_44_fu_1099_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_45_fu_1155_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_46_fu_1211_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln51_fu_371_p3      |    select|   0|  0|  15|           1|          15|
    |select_ln52_32_fu_419_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_33_fu_475_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_34_fu_531_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_35_fu_587_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_36_fu_643_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_37_fu_699_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_38_fu_755_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_39_fu_811_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_40_fu_867_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_41_fu_923_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_42_fu_979_p3   |    select|   0|  0|  15|           1|           2|
    |select_ln52_43_fu_1035_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_44_fu_1091_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_45_fu_1147_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_46_fu_1203_p3  |    select|   0|  0|  15|           1|           2|
    |select_ln52_fu_363_p3      |    select|   0|  0|  15|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1058|         385|         305|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_done           |   9|          2|    1|          2|
    |layer7_out_blk_n  |   9|          2|    1|          2|
    |layer8_out_blk_n  |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  36|          8|    4|          8|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,16u>,array<ap_ufixed<15,0,4,0,0>,16u>,relu_config8>|  return value|
|layer7_out_dout            |   in|  256|     ap_fifo|                                                               layer7_out|       pointer|
|layer7_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer7_out|       pointer|
|layer7_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer7_out|       pointer|
|layer7_out_empty_n         |   in|    1|     ap_fifo|                                                               layer7_out|       pointer|
|layer7_out_read            |  out|    1|     ap_fifo|                                                               layer7_out|       pointer|
|layer8_out_din             |  out|  240|     ap_fifo|                                                               layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer8_out|       pointer|
|layer8_out_full_n          |   in|    1|     ap_fifo|                                                               layer8_out|       pointer|
|layer8_out_write           |  out|    1|     ap_fifo|                                                               layer8_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

