set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/talha/volare_pdks/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/talha/volare_pdks/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/project_5"
set ::env(DESIGN_NAME) "cpu_top"
set ::env(VERILOG_FILES) "/openlane/designs/project_5/src/instructionMemory.v /openlane/designs/project_5/src/alu.v /openlane/designs/project_5/src/controlUnit.v /openlane/designs/project_5/src/instructionDecoder.v /openlane/designs/project_5/src/sevenSegmentConverter.v /openlane/designs/project_5/src/registerFile.v /openlane/designs/project_5/src/clockDivider.v /openlane/designs/project_5/src/cpu_top.v"
set ::env(CLOCK_TREE_SYNTH) "1"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10"
set ::env(FP_SIZING) "relative"
set ::env(FP_CORE_UTIL) "35"
set ::env(PL_RANDOM_GLB_PLACEMENT) "0"
set ::env(PL_TARGET_DENSITY) "0.75"
set ::env(FP_PDN_AUTO_ADJUST) "0"
set ::env(FP_PDN_VPITCH) "25"
set ::env(FP_PDN_HPITCH) "25"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(DIODE_ON_PORTS) "none"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(//) "Pin Order (optional)"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/project_5/pin_order.cfg"
