// Seed: 1629685187
module module_0 ();
  logic id_1;
  assign id_1 = id_1 ? id_1 : -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd3
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 ();
  input wire _id_2;
  output logic [7:0] id_1;
  wire [id_2 : -1] id_4;
  always @(posedge -1 or posedge id_4)
    if (1) begin : LABEL_0
      $signed(99);
      ;
      disable id_5;
    end else begin : LABEL_1
      id_1[1] <= -1;
    end
  assign id_1 = id_2;
endmodule
