
SD_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008454  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  080085dc  080085dc  000185dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008af4  08008af4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08008af4  08008af4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008af4  08008af4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008af4  08008af4  00018af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008af8  08008af8  00018af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08008afc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002348  2000000c  08008b08  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00001804  20002354  08008b08  00022354  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016539  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002df2  00000000  00000000  00036575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  00039368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c80  00000000  00000000  0003a140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027f2c  00000000  00000000  0003adc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000128d4  00000000  00000000  00062cec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eaa84  00000000  00000000  000755c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00160044  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003690  00000000  00000000  00160098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080085c4 	.word	0x080085c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080085c4 	.word	0x080085c4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d8:	b5b0      	push	{r4, r5, r7, lr}
 80001da:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	FRESULT res; //fatfs function common result code
	uint32_t byteswritten, bytesread; //file write/read counts
	uint8_t wtext[] = "STM32 FATFS works great!"; //file buffer
 80001e2:	4b49      	ldr	r3, [pc, #292]	; (8000308 <main+0x130>)
 80001e4:	f507 5480 	add.w	r4, r7, #4096	; 0x1000
 80001e8:	461d      	mov	r5, r3
 80001ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001ee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001f2:	c403      	stmia	r4!, {r0, r1}
 80001f4:	7022      	strb	r2, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001f6:	f000 faa8 	bl	800074a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001fa:	f000 f893 	bl	8000324 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001fe:	f000 f939 	bl	8000474 <MX_GPIO_Init>
  MX_SDMMC1_SD_Init();
 8000202:	f000 f917 	bl	8000434 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8000206:	f004 ff39 	bl	800507c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  //mount SD card

  if(!BSP_SD_IsDetected()) {
 800020a:	f004 fff6 	bl	80051fa <BSP_SD_IsDetected>
 800020e:	4603      	mov	r3, r0
 8000210:	2b00      	cmp	r3, #0
 8000212:	d101      	bne.n	8000218 <main+0x40>
	  Error_Handler();
 8000214:	f000 f972 	bl	80004fc <Error_Handler>
  }

  FATFS_LinkDriver(&SD_Driver, SDPath);
 8000218:	493c      	ldr	r1, [pc, #240]	; (800030c <main+0x134>)
 800021a:	483d      	ldr	r0, [pc, #244]	; (8000310 <main+0x138>)
 800021c:	f008 f8d0 	bl	80083c0 <FATFS_LinkDriver>

  if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 1) != FR_OK) {
 8000220:	2201      	movs	r2, #1
 8000222:	493a      	ldr	r1, [pc, #232]	; (800030c <main+0x134>)
 8000224:	483b      	ldr	r0, [pc, #236]	; (8000314 <main+0x13c>)
 8000226:	f007 fad1 	bl	80077cc <f_mount>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d002      	beq.n	8000236 <main+0x5e>
	  Error_Handler();
 8000230:	f000 f964 	bl	80004fc <Error_Handler>
 8000234:	e009      	b.n	800024a <main+0x72>
  }
  else { //file system already exists, try to open a file

	  //open file for writing using create
	  if(f_open(&SDFile, "stm32.txt", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK) {
 8000236:	220a      	movs	r2, #10
 8000238:	4937      	ldr	r1, [pc, #220]	; (8000318 <main+0x140>)
 800023a:	4838      	ldr	r0, [pc, #224]	; (800031c <main+0x144>)
 800023c:	f007 fb0c 	bl	8007858 <f_open>
 8000240:	4603      	mov	r3, r0
 8000242:	2b00      	cmp	r3, #0
 8000244:	d001      	beq.n	800024a <main+0x72>
		  Error_Handler();
 8000246:	f000 f959 	bl	80004fc <Error_Handler>
		  }
	  }

  //write to the text file
  res = f_write(&SDFile, wtext, strlen((char *)wtext), (void *)&byteswritten);
 800024a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800024e:	4618      	mov	r0, r3
 8000250:	f7ff ffba 	bl	80001c8 <strlen>
 8000254:	4602      	mov	r2, r0
 8000256:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800025a:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 800025e:	482f      	ldr	r0, [pc, #188]	; (800031c <main+0x144>)
 8000260:	f007 fe25 	bl	8007eae <f_write>
 8000264:	4603      	mov	r3, r0
 8000266:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800026a:	f102 0207 	add.w	r2, r2, #7
 800026e:	7013      	strb	r3, [r2, #0]
  if((byteswritten == 0) || (res != FR_OK)) {
 8000270:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d006      	beq.n	8000288 <main+0xb0>
 800027a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800027e:	f103 0307 	add.w	r3, r3, #7
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d002      	beq.n	800028e <main+0xb6>
	  Error_Handler();
 8000288:	f000 f938 	bl	80004fc <Error_Handler>
 800028c:	e035      	b.n	80002fa <main+0x122>
  } else {
	  f_close(&SDFile);
 800028e:	4823      	ldr	r0, [pc, #140]	; (800031c <main+0x144>)
 8000290:	f008 f81f 	bl	80082d2 <f_close>

	  //test read the file
	  f_open(&SDFile, "STM32.TXT", FA_READ);
 8000294:	2201      	movs	r2, #1
 8000296:	4922      	ldr	r1, [pc, #136]	; (8000320 <main+0x148>)
 8000298:	4820      	ldr	r0, [pc, #128]	; (800031c <main+0x144>)
 800029a:	f007 fadd 	bl	8007858 <f_open>
	  memset(rtext, 0, sizeof(rtext));
 800029e:	f107 0308 	add.w	r3, r7, #8
 80002a2:	3b08      	subs	r3, #8
 80002a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80002a8:	2100      	movs	r1, #0
 80002aa:	4618      	mov	r0, r3
 80002ac:	f008 f982 	bl	80085b4 <memset>
	  res = f_read(&SDFile, rtext, sizeof(rtext), (UINT*)&bytesread);
 80002b0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80002b4:	f103 031c 	add.w	r3, r3, #28
 80002b8:	f107 0108 	add.w	r1, r7, #8
 80002bc:	3908      	subs	r1, #8
 80002be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80002c2:	4816      	ldr	r0, [pc, #88]	; (800031c <main+0x144>)
 80002c4:	f007 fc94 	bl	8007bf0 <f_read>
 80002c8:	4603      	mov	r3, r0
 80002ca:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80002ce:	f102 0207 	add.w	r2, r2, #7
 80002d2:	7013      	strb	r3, [r2, #0]
	  if((bytesread == 0) || (res == FR_OK)) {
 80002d4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80002d8:	f103 031c 	add.w	r3, r3, #28
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d006      	beq.n	80002f0 <main+0x118>
 80002e2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80002e6:	f103 0307 	add.w	r3, r3, #7
 80002ea:	781b      	ldrb	r3, [r3, #0]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d101      	bne.n	80002f4 <main+0x11c>
		  Error_Handler();
 80002f0:	f000 f904 	bl	80004fc <Error_Handler>
	  }
	  f_close(&SDFile);
 80002f4:	4809      	ldr	r0, [pc, #36]	; (800031c <main+0x144>)
 80002f6:	f007 ffec 	bl	80082d2 <f_close>
  }
  f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 80002fa:	2200      	movs	r2, #0
 80002fc:	2100      	movs	r1, #0
 80002fe:	4805      	ldr	r0, [pc, #20]	; (8000314 <main+0x13c>)
 8000300:	f007 fa64 	bl	80077cc <f_mount>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000304:	e7fe      	b.n	8000304 <main+0x12c>
 8000306:	bf00      	nop
 8000308:	080085f4 	.word	0x080085f4
 800030c:	200002e8 	.word	0x200002e8
 8000310:	080086a0 	.word	0x080086a0
 8000314:	2000131c 	.word	0x2000131c
 8000318:	080085dc 	.word	0x080085dc
 800031c:	200002ec 	.word	0x200002ec
 8000320:	080085e8 	.word	0x080085e8

08000324 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b0b8      	sub	sp, #224	; 0xe0
 8000328:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800032a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800032e:	2244      	movs	r2, #68	; 0x44
 8000330:	2100      	movs	r1, #0
 8000332:	4618      	mov	r0, r3
 8000334:	f008 f93e 	bl	80085b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000338:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800033c:	2200      	movs	r2, #0
 800033e:	601a      	str	r2, [r3, #0]
 8000340:	605a      	str	r2, [r3, #4]
 8000342:	609a      	str	r2, [r3, #8]
 8000344:	60da      	str	r2, [r3, #12]
 8000346:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000348:	463b      	mov	r3, r7
 800034a:	2288      	movs	r2, #136	; 0x88
 800034c:	2100      	movs	r1, #0
 800034e:	4618      	mov	r0, r3
 8000350:	f008 f930 	bl	80085b4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000354:	2310      	movs	r3, #16
 8000356:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800035a:	2301      	movs	r3, #1
 800035c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000360:	2300      	movs	r3, #0
 8000362:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000366:	2360      	movs	r3, #96	; 0x60
 8000368:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800036c:	2302      	movs	r3, #2
 800036e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000372:	2301      	movs	r3, #1
 8000374:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000378:	2301      	movs	r3, #1
 800037a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 16;
 800037e:	2310      	movs	r3, #16
 8000380:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000384:	2307      	movs	r3, #7
 8000386:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800038a:	2302      	movs	r3, #2
 800038c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000390:	2302      	movs	r3, #2
 8000392:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000396:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800039a:	4618      	mov	r0, r3
 800039c:	f000 fde6 	bl	8000f6c <HAL_RCC_OscConfig>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0x86>
  {
    Error_Handler();
 80003a6:	f000 f8a9 	bl	80004fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003aa:	230f      	movs	r3, #15
 80003ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003b0:	2303      	movs	r3, #3
 80003b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b6:	2300      	movs	r3, #0
 80003b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c2:	2300      	movs	r3, #0
 80003c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003c8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80003cc:	2101      	movs	r1, #1
 80003ce:	4618      	mov	r0, r3
 80003d0:	f001 f9b2 	bl	8001738 <HAL_RCC_ClockConfig>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <SystemClock_Config+0xba>
  {
    Error_Handler();
 80003da:	f000 f88f 	bl	80004fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 80003de:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80003e2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 80003e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80003e8:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80003ea:	2301      	movs	r3, #1
 80003ec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80003ee:	2301      	movs	r3, #1
 80003f0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80003f2:	2310      	movs	r3, #16
 80003f4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80003f6:	2307      	movs	r3, #7
 80003f8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 80003fa:	2304      	movs	r3, #4
 80003fc:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80003fe:	2302      	movs	r3, #2
 8000400:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000402:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000406:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000408:	463b      	mov	r3, r7
 800040a:	4618      	mov	r0, r3
 800040c:	f001 fb9a 	bl	8001b44 <HAL_RCCEx_PeriphCLKConfig>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000416:	f000 f871 	bl	80004fc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800041a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800041e:	f000 fd4f 	bl	8000ec0 <HAL_PWREx_ControlVoltageScaling>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <SystemClock_Config+0x108>
  {
    Error_Handler();
 8000428:	f000 f868 	bl	80004fc <Error_Handler>
  }
}
 800042c:	bf00      	nop
 800042e:	37e0      	adds	r7, #224	; 0xe0
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}

08000434 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000438:	4b0c      	ldr	r3, [pc, #48]	; (800046c <MX_SDMMC1_SD_Init+0x38>)
 800043a:	4a0d      	ldr	r2, [pc, #52]	; (8000470 <MX_SDMMC1_SD_Init+0x3c>)
 800043c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800043e:	4b0b      	ldr	r3, [pc, #44]	; (800046c <MX_SDMMC1_SD_Init+0x38>)
 8000440:	2200      	movs	r2, #0
 8000442:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000444:	4b09      	ldr	r3, [pc, #36]	; (800046c <MX_SDMMC1_SD_Init+0x38>)
 8000446:	2200      	movs	r2, #0
 8000448:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800044a:	4b08      	ldr	r3, [pc, #32]	; (800046c <MX_SDMMC1_SD_Init+0x38>)
 800044c:	2200      	movs	r2, #0
 800044e:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000450:	4b06      	ldr	r3, [pc, #24]	; (800046c <MX_SDMMC1_SD_Init+0x38>)
 8000452:	2200      	movs	r2, #0
 8000454:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000456:	4b05      	ldr	r3, [pc, #20]	; (800046c <MX_SDMMC1_SD_Init+0x38>)
 8000458:	2200      	movs	r2, #0
 800045a:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 800045c:	4b03      	ldr	r3, [pc, #12]	; (800046c <MX_SDMMC1_SD_Init+0x38>)
 800045e:	2200      	movs	r2, #0
 8000460:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */
 // hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
  /* USER CODE END SDMMC1_Init 2 */

}
 8000462:	bf00      	nop
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr
 800046c:	2000025c 	.word	0x2000025c
 8000470:	40012800 	.word	0x40012800

08000474 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b088      	sub	sp, #32
 8000478:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047a:	f107 030c 	add.w	r3, r7, #12
 800047e:	2200      	movs	r2, #0
 8000480:	601a      	str	r2, [r3, #0]
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	609a      	str	r2, [r3, #8]
 8000486:	60da      	str	r2, [r3, #12]
 8000488:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800048a:	4b1b      	ldr	r3, [pc, #108]	; (80004f8 <MX_GPIO_Init+0x84>)
 800048c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800048e:	4a1a      	ldr	r2, [pc, #104]	; (80004f8 <MX_GPIO_Init+0x84>)
 8000490:	f043 0304 	orr.w	r3, r3, #4
 8000494:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000496:	4b18      	ldr	r3, [pc, #96]	; (80004f8 <MX_GPIO_Init+0x84>)
 8000498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800049a:	f003 0304 	and.w	r3, r3, #4
 800049e:	60bb      	str	r3, [r7, #8]
 80004a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a2:	4b15      	ldr	r3, [pc, #84]	; (80004f8 <MX_GPIO_Init+0x84>)
 80004a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004a6:	4a14      	ldr	r2, [pc, #80]	; (80004f8 <MX_GPIO_Init+0x84>)
 80004a8:	f043 0301 	orr.w	r3, r3, #1
 80004ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004ae:	4b12      	ldr	r3, [pc, #72]	; (80004f8 <MX_GPIO_Init+0x84>)
 80004b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004b2:	f003 0301 	and.w	r3, r3, #1
 80004b6:	607b      	str	r3, [r7, #4]
 80004b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004ba:	4b0f      	ldr	r3, [pc, #60]	; (80004f8 <MX_GPIO_Init+0x84>)
 80004bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004be:	4a0e      	ldr	r2, [pc, #56]	; (80004f8 <MX_GPIO_Init+0x84>)
 80004c0:	f043 0308 	orr.w	r3, r3, #8
 80004c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004c6:	4b0c      	ldr	r3, [pc, #48]	; (80004f8 <MX_GPIO_Init+0x84>)
 80004c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004ca:	f003 0308 	and.w	r3, r3, #8
 80004ce:	603b      	str	r3, [r7, #0]
 80004d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : SD_Detected_Pin */
  GPIO_InitStruct.Pin = SD_Detected_Pin;
 80004d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d8:	2300      	movs	r3, #0
 80004da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80004dc:	2302      	movs	r3, #2
 80004de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_Detected_GPIO_Port, &GPIO_InitStruct);
 80004e0:	f107 030c 	add.w	r3, r7, #12
 80004e4:	4619      	mov	r1, r3
 80004e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004ea:	f000 fb19 	bl	8000b20 <HAL_GPIO_Init>

}
 80004ee:	bf00      	nop
 80004f0:	3720      	adds	r7, #32
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	40021000 	.word	0x40021000

080004fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000500:	b672      	cpsid	i
}
 8000502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000504:	e7fe      	b.n	8000504 <Error_Handler+0x8>
	...

08000508 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800050e:	4b0f      	ldr	r3, [pc, #60]	; (800054c <HAL_MspInit+0x44>)
 8000510:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000512:	4a0e      	ldr	r2, [pc, #56]	; (800054c <HAL_MspInit+0x44>)
 8000514:	f043 0301 	orr.w	r3, r3, #1
 8000518:	6613      	str	r3, [r2, #96]	; 0x60
 800051a:	4b0c      	ldr	r3, [pc, #48]	; (800054c <HAL_MspInit+0x44>)
 800051c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800051e:	f003 0301 	and.w	r3, r3, #1
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000526:	4b09      	ldr	r3, [pc, #36]	; (800054c <HAL_MspInit+0x44>)
 8000528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800052a:	4a08      	ldr	r2, [pc, #32]	; (800054c <HAL_MspInit+0x44>)
 800052c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000530:	6593      	str	r3, [r2, #88]	; 0x58
 8000532:	4b06      	ldr	r3, [pc, #24]	; (800054c <HAL_MspInit+0x44>)
 8000534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800053a:	603b      	str	r3, [r7, #0]
 800053c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800053e:	bf00      	nop
 8000540:	370c      	adds	r7, #12
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	40021000 	.word	0x40021000

08000550 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b08a      	sub	sp, #40	; 0x28
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000558:	f107 0314 	add.w	r3, r7, #20
 800055c:	2200      	movs	r2, #0
 800055e:	601a      	str	r2, [r3, #0]
 8000560:	605a      	str	r2, [r3, #4]
 8000562:	609a      	str	r2, [r3, #8]
 8000564:	60da      	str	r2, [r3, #12]
 8000566:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a29      	ldr	r2, [pc, #164]	; (8000614 <HAL_SD_MspInit+0xc4>)
 800056e:	4293      	cmp	r3, r2
 8000570:	d14c      	bne.n	800060c <HAL_SD_MspInit+0xbc>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8000572:	4b29      	ldr	r3, [pc, #164]	; (8000618 <HAL_SD_MspInit+0xc8>)
 8000574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000576:	4a28      	ldr	r2, [pc, #160]	; (8000618 <HAL_SD_MspInit+0xc8>)
 8000578:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800057c:	6613      	str	r3, [r2, #96]	; 0x60
 800057e:	4b26      	ldr	r3, [pc, #152]	; (8000618 <HAL_SD_MspInit+0xc8>)
 8000580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000582:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000586:	613b      	str	r3, [r7, #16]
 8000588:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800058a:	4b23      	ldr	r3, [pc, #140]	; (8000618 <HAL_SD_MspInit+0xc8>)
 800058c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800058e:	4a22      	ldr	r2, [pc, #136]	; (8000618 <HAL_SD_MspInit+0xc8>)
 8000590:	f043 0304 	orr.w	r3, r3, #4
 8000594:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000596:	4b20      	ldr	r3, [pc, #128]	; (8000618 <HAL_SD_MspInit+0xc8>)
 8000598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800059a:	f003 0304 	and.w	r3, r3, #4
 800059e:	60fb      	str	r3, [r7, #12]
 80005a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80005a2:	4b1d      	ldr	r3, [pc, #116]	; (8000618 <HAL_SD_MspInit+0xc8>)
 80005a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a6:	4a1c      	ldr	r2, [pc, #112]	; (8000618 <HAL_SD_MspInit+0xc8>)
 80005a8:	f043 0308 	orr.w	r3, r3, #8
 80005ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ae:	4b1a      	ldr	r3, [pc, #104]	; (8000618 <HAL_SD_MspInit+0xc8>)
 80005b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005b2:	f003 0308 	and.w	r3, r3, #8
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
    /**SDMMC1 GPIO Configuration
    PC8     ------> SDMMC1_D0
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 80005ba:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80005be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005c0:	2302      	movs	r3, #2
 80005c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005c4:	2301      	movs	r3, #1
 80005c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005c8:	2303      	movs	r3, #3
 80005ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80005cc:	230c      	movs	r3, #12
 80005ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005d0:	f107 0314 	add.w	r3, r7, #20
 80005d4:	4619      	mov	r1, r3
 80005d6:	4811      	ldr	r0, [pc, #68]	; (800061c <HAL_SD_MspInit+0xcc>)
 80005d8:	f000 faa2 	bl	8000b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005dc:	2304      	movs	r3, #4
 80005de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e0:	2302      	movs	r3, #2
 80005e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005e4:	2301      	movs	r3, #1
 80005e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005e8:	2303      	movs	r3, #3
 80005ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80005ec:	230c      	movs	r3, #12
 80005ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005f0:	f107 0314 	add.w	r3, r7, #20
 80005f4:	4619      	mov	r1, r3
 80005f6:	480a      	ldr	r0, [pc, #40]	; (8000620 <HAL_SD_MspInit+0xd0>)
 80005f8:	f000 fa92 	bl	8000b20 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 80005fc:	2200      	movs	r2, #0
 80005fe:	2100      	movs	r1, #0
 8000600:	2031      	movs	r0, #49	; 0x31
 8000602:	f000 fa16 	bl	8000a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8000606:	2031      	movs	r0, #49	; 0x31
 8000608:	f000 fa2f 	bl	8000a6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800060c:	bf00      	nop
 800060e:	3728      	adds	r7, #40	; 0x28
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40012800 	.word	0x40012800
 8000618:	40021000 	.word	0x40021000
 800061c:	48000800 	.word	0x48000800
 8000620:	48000c00 	.word	0x48000c00

08000624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000628:	e7fe      	b.n	8000628 <NMI_Handler+0x4>

0800062a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800062a:	b480      	push	{r7}
 800062c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800062e:	e7fe      	b.n	800062e <HardFault_Handler+0x4>

08000630 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000634:	e7fe      	b.n	8000634 <MemManage_Handler+0x4>

08000636 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000636:	b480      	push	{r7}
 8000638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800063a:	e7fe      	b.n	800063a <BusFault_Handler+0x4>

0800063c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000640:	e7fe      	b.n	8000640 <UsageFault_Handler+0x4>

08000642 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000642:	b480      	push	{r7}
 8000644:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000646:	bf00      	nop
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr

08000650 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000654:	bf00      	nop
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr

0800065e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800065e:	b480      	push	{r7}
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000662:	bf00      	nop
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr

0800066c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000670:	f000 f8c0 	bl	80007f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}

08000678 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 800067c:	4802      	ldr	r0, [pc, #8]	; (8000688 <SDMMC1_IRQHandler+0x10>)
 800067e:	f003 f9c3 	bl	8003a08 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8000682:	bf00      	nop
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	2000025c 	.word	0x2000025c

0800068c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000690:	4b17      	ldr	r3, [pc, #92]	; (80006f0 <SystemInit+0x64>)
 8000692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000696:	4a16      	ldr	r2, [pc, #88]	; (80006f0 <SystemInit+0x64>)
 8000698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800069c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80006a0:	4b14      	ldr	r3, [pc, #80]	; (80006f4 <SystemInit+0x68>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a13      	ldr	r2, [pc, #76]	; (80006f4 <SystemInit+0x68>)
 80006a6:	f043 0301 	orr.w	r3, r3, #1
 80006aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80006ac:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <SystemInit+0x68>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80006b2:	4b10      	ldr	r3, [pc, #64]	; (80006f4 <SystemInit+0x68>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a0f      	ldr	r2, [pc, #60]	; (80006f4 <SystemInit+0x68>)
 80006b8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80006bc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80006c0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80006c2:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <SystemInit+0x68>)
 80006c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006c8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006ca:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <SystemInit+0x68>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a09      	ldr	r2, [pc, #36]	; (80006f4 <SystemInit+0x68>)
 80006d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006d4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80006d6:	4b07      	ldr	r3, [pc, #28]	; (80006f4 <SystemInit+0x68>)
 80006d8:	2200      	movs	r2, #0
 80006da:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006dc:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <SystemInit+0x64>)
 80006de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006e2:	609a      	str	r2, [r3, #8]
#endif
}
 80006e4:	bf00      	nop
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	e000ed00 	.word	0xe000ed00
 80006f4:	40021000 	.word	0x40021000

080006f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80006f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000730 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006fc:	f7ff ffc6 	bl	800068c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000700:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000702:	e003      	b.n	800070c <LoopCopyDataInit>

08000704 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000704:	4b0b      	ldr	r3, [pc, #44]	; (8000734 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000706:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000708:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800070a:	3104      	adds	r1, #4

0800070c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800070c:	480a      	ldr	r0, [pc, #40]	; (8000738 <LoopForever+0xa>)
	ldr	r3, =_edata
 800070e:	4b0b      	ldr	r3, [pc, #44]	; (800073c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000710:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000712:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000714:	d3f6      	bcc.n	8000704 <CopyDataInit>
	ldr	r2, =_sbss
 8000716:	4a0a      	ldr	r2, [pc, #40]	; (8000740 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000718:	e002      	b.n	8000720 <LoopFillZerobss>

0800071a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800071a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800071c:	f842 3b04 	str.w	r3, [r2], #4

08000720 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000720:	4b08      	ldr	r3, [pc, #32]	; (8000744 <LoopForever+0x16>)
	cmp	r2, r3
 8000722:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000724:	d3f9      	bcc.n	800071a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000726:	f007 ff21 	bl	800856c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800072a:	f7ff fd55 	bl	80001d8 <main>

0800072e <LoopForever>:

LoopForever:
    b LoopForever
 800072e:	e7fe      	b.n	800072e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000730:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000734:	08008afc 	.word	0x08008afc
	ldr	r0, =_sdata
 8000738:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800073c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000740:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000744:	20002354 	.word	0x20002354

08000748 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000748:	e7fe      	b.n	8000748 <ADC1_2_IRQHandler>

0800074a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800074a:	b580      	push	{r7, lr}
 800074c:	b082      	sub	sp, #8
 800074e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000750:	2300      	movs	r3, #0
 8000752:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000754:	2003      	movs	r0, #3
 8000756:	f000 f961 	bl	8000a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800075a:	2000      	movs	r0, #0
 800075c:	f000 f80e 	bl	800077c <HAL_InitTick>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d002      	beq.n	800076c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000766:	2301      	movs	r3, #1
 8000768:	71fb      	strb	r3, [r7, #7]
 800076a:	e001      	b.n	8000770 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800076c:	f7ff fecc 	bl	8000508 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000770:	79fb      	ldrb	r3, [r7, #7]
}
 8000772:	4618      	mov	r0, r3
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
	...

0800077c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000784:	2300      	movs	r3, #0
 8000786:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000788:	4b17      	ldr	r3, [pc, #92]	; (80007e8 <HAL_InitTick+0x6c>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d023      	beq.n	80007d8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000790:	4b16      	ldr	r3, [pc, #88]	; (80007ec <HAL_InitTick+0x70>)
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	4b14      	ldr	r3, [pc, #80]	; (80007e8 <HAL_InitTick+0x6c>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	4619      	mov	r1, r3
 800079a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800079e:	fbb3 f3f1 	udiv	r3, r3, r1
 80007a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007a6:	4618      	mov	r0, r3
 80007a8:	f000 f96d 	bl	8000a86 <HAL_SYSTICK_Config>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d10f      	bne.n	80007d2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	2b0f      	cmp	r3, #15
 80007b6:	d809      	bhi.n	80007cc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007b8:	2200      	movs	r2, #0
 80007ba:	6879      	ldr	r1, [r7, #4]
 80007bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007c0:	f000 f937 	bl	8000a32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007c4:	4a0a      	ldr	r2, [pc, #40]	; (80007f0 <HAL_InitTick+0x74>)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	6013      	str	r3, [r2, #0]
 80007ca:	e007      	b.n	80007dc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007cc:	2301      	movs	r3, #1
 80007ce:	73fb      	strb	r3, [r7, #15]
 80007d0:	e004      	b.n	80007dc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007d2:	2301      	movs	r3, #1
 80007d4:	73fb      	strb	r3, [r7, #15]
 80007d6:	e001      	b.n	80007dc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007d8:	2301      	movs	r3, #1
 80007da:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	20000008 	.word	0x20000008
 80007ec:	20000000 	.word	0x20000000
 80007f0:	20000004 	.word	0x20000004

080007f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007f8:	4b06      	ldr	r3, [pc, #24]	; (8000814 <HAL_IncTick+0x20>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	461a      	mov	r2, r3
 80007fe:	4b06      	ldr	r3, [pc, #24]	; (8000818 <HAL_IncTick+0x24>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4413      	add	r3, r2
 8000804:	4a04      	ldr	r2, [pc, #16]	; (8000818 <HAL_IncTick+0x24>)
 8000806:	6013      	str	r3, [r2, #0]
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	20000008 	.word	0x20000008
 8000818:	200002e0 	.word	0x200002e0

0800081c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  return uwTick;
 8000820:	4b03      	ldr	r3, [pc, #12]	; (8000830 <HAL_GetTick+0x14>)
 8000822:	681b      	ldr	r3, [r3, #0]
}
 8000824:	4618      	mov	r0, r3
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	200002e0 	.word	0x200002e0

08000834 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800083c:	f7ff ffee 	bl	800081c <HAL_GetTick>
 8000840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800084c:	d005      	beq.n	800085a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800084e:	4b0a      	ldr	r3, [pc, #40]	; (8000878 <HAL_Delay+0x44>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	461a      	mov	r2, r3
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	4413      	add	r3, r2
 8000858:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800085a:	bf00      	nop
 800085c:	f7ff ffde 	bl	800081c <HAL_GetTick>
 8000860:	4602      	mov	r2, r0
 8000862:	68bb      	ldr	r3, [r7, #8]
 8000864:	1ad3      	subs	r3, r2, r3
 8000866:	68fa      	ldr	r2, [r7, #12]
 8000868:	429a      	cmp	r2, r3
 800086a:	d8f7      	bhi.n	800085c <HAL_Delay+0x28>
  {
  }
}
 800086c:	bf00      	nop
 800086e:	bf00      	nop
 8000870:	3710      	adds	r7, #16
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	20000008 	.word	0x20000008

0800087c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800087c:	b480      	push	{r7}
 800087e:	b085      	sub	sp, #20
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	f003 0307 	and.w	r3, r3, #7
 800088a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800088c:	4b0c      	ldr	r3, [pc, #48]	; (80008c0 <__NVIC_SetPriorityGrouping+0x44>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000892:	68ba      	ldr	r2, [r7, #8]
 8000894:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000898:	4013      	ands	r3, r2
 800089a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ae:	4a04      	ldr	r2, [pc, #16]	; (80008c0 <__NVIC_SetPriorityGrouping+0x44>)
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	60d3      	str	r3, [r2, #12]
}
 80008b4:	bf00      	nop
 80008b6:	3714      	adds	r7, #20
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008c8:	4b04      	ldr	r3, [pc, #16]	; (80008dc <__NVIC_GetPriorityGrouping+0x18>)
 80008ca:	68db      	ldr	r3, [r3, #12]
 80008cc:	0a1b      	lsrs	r3, r3, #8
 80008ce:	f003 0307 	and.w	r3, r3, #7
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	db0b      	blt.n	800090a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008f2:	79fb      	ldrb	r3, [r7, #7]
 80008f4:	f003 021f 	and.w	r2, r3, #31
 80008f8:	4907      	ldr	r1, [pc, #28]	; (8000918 <__NVIC_EnableIRQ+0x38>)
 80008fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fe:	095b      	lsrs	r3, r3, #5
 8000900:	2001      	movs	r0, #1
 8000902:	fa00 f202 	lsl.w	r2, r0, r2
 8000906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	e000e100 	.word	0xe000e100

0800091c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	6039      	str	r1, [r7, #0]
 8000926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092c:	2b00      	cmp	r3, #0
 800092e:	db0a      	blt.n	8000946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	b2da      	uxtb	r2, r3
 8000934:	490c      	ldr	r1, [pc, #48]	; (8000968 <__NVIC_SetPriority+0x4c>)
 8000936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093a:	0112      	lsls	r2, r2, #4
 800093c:	b2d2      	uxtb	r2, r2
 800093e:	440b      	add	r3, r1
 8000940:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000944:	e00a      	b.n	800095c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	b2da      	uxtb	r2, r3
 800094a:	4908      	ldr	r1, [pc, #32]	; (800096c <__NVIC_SetPriority+0x50>)
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	f003 030f 	and.w	r3, r3, #15
 8000952:	3b04      	subs	r3, #4
 8000954:	0112      	lsls	r2, r2, #4
 8000956:	b2d2      	uxtb	r2, r2
 8000958:	440b      	add	r3, r1
 800095a:	761a      	strb	r2, [r3, #24]
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr
 8000968:	e000e100 	.word	0xe000e100
 800096c:	e000ed00 	.word	0xe000ed00

08000970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000970:	b480      	push	{r7}
 8000972:	b089      	sub	sp, #36	; 0x24
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000984:	69fb      	ldr	r3, [r7, #28]
 8000986:	f1c3 0307 	rsb	r3, r3, #7
 800098a:	2b04      	cmp	r3, #4
 800098c:	bf28      	it	cs
 800098e:	2304      	movcs	r3, #4
 8000990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	3304      	adds	r3, #4
 8000996:	2b06      	cmp	r3, #6
 8000998:	d902      	bls.n	80009a0 <NVIC_EncodePriority+0x30>
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	3b03      	subs	r3, #3
 800099e:	e000      	b.n	80009a2 <NVIC_EncodePriority+0x32>
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	fa02 f303 	lsl.w	r3, r2, r3
 80009ae:	43da      	mvns	r2, r3
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	401a      	ands	r2, r3
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	fa01 f303 	lsl.w	r3, r1, r3
 80009c2:	43d9      	mvns	r1, r3
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009c8:	4313      	orrs	r3, r2
         );
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3724      	adds	r7, #36	; 0x24
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
	...

080009d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3b01      	subs	r3, #1
 80009e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009e8:	d301      	bcc.n	80009ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ea:	2301      	movs	r3, #1
 80009ec:	e00f      	b.n	8000a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ee:	4a0a      	ldr	r2, [pc, #40]	; (8000a18 <SysTick_Config+0x40>)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	3b01      	subs	r3, #1
 80009f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009f6:	210f      	movs	r1, #15
 80009f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009fc:	f7ff ff8e 	bl	800091c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a00:	4b05      	ldr	r3, [pc, #20]	; (8000a18 <SysTick_Config+0x40>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a06:	4b04      	ldr	r3, [pc, #16]	; (8000a18 <SysTick_Config+0x40>)
 8000a08:	2207      	movs	r2, #7
 8000a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a0c:	2300      	movs	r3, #0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	e000e010 	.word	0xe000e010

08000a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a24:	6878      	ldr	r0, [r7, #4]
 8000a26:	f7ff ff29 	bl	800087c <__NVIC_SetPriorityGrouping>
}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a32:	b580      	push	{r7, lr}
 8000a34:	b086      	sub	sp, #24
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	4603      	mov	r3, r0
 8000a3a:	60b9      	str	r1, [r7, #8]
 8000a3c:	607a      	str	r2, [r7, #4]
 8000a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a40:	2300      	movs	r3, #0
 8000a42:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a44:	f7ff ff3e 	bl	80008c4 <__NVIC_GetPriorityGrouping>
 8000a48:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	68b9      	ldr	r1, [r7, #8]
 8000a4e:	6978      	ldr	r0, [r7, #20]
 8000a50:	f7ff ff8e 	bl	8000970 <NVIC_EncodePriority>
 8000a54:	4602      	mov	r2, r0
 8000a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ff5d 	bl	800091c <__NVIC_SetPriority>
}
 8000a62:	bf00      	nop
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b082      	sub	sp, #8
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	4603      	mov	r3, r0
 8000a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff ff31 	bl	80008e0 <__NVIC_EnableIRQ>
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	b082      	sub	sp, #8
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a8e:	6878      	ldr	r0, [r7, #4]
 8000a90:	f7ff ffa2 	bl	80009d8 <SysTick_Config>
 8000a94:	4603      	mov	r3, r0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	b084      	sub	sp, #16
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	2b02      	cmp	r3, #2
 8000ab4:	d005      	beq.n	8000ac2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2204      	movs	r2, #4
 8000aba:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000abc:	2301      	movs	r3, #1
 8000abe:	73fb      	strb	r3, [r7, #15]
 8000ac0:	e029      	b.n	8000b16 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f022 020e 	bic.w	r2, r2, #14
 8000ad0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f022 0201 	bic.w	r2, r2, #1
 8000ae0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae6:	f003 021c 	and.w	r2, r3, #28
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aee:	2101      	movs	r1, #1
 8000af0:	fa01 f202 	lsl.w	r2, r1, r2
 8000af4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2201      	movs	r2, #1
 8000afa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2200      	movs	r2, #0
 8000b02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d003      	beq.n	8000b16 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b12:	6878      	ldr	r0, [r7, #4]
 8000b14:	4798      	blx	r3
    }
  }
  return status;
 8000b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3710      	adds	r7, #16
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b087      	sub	sp, #28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b2e:	e17f      	b.n	8000e30 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	2101      	movs	r1, #1
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	f000 8171 	beq.w	8000e2a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d00b      	beq.n	8000b68 <HAL_GPIO_Init+0x48>
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	d007      	beq.n	8000b68 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b5c:	2b11      	cmp	r3, #17
 8000b5e:	d003      	beq.n	8000b68 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	2b12      	cmp	r3, #18
 8000b66:	d130      	bne.n	8000bca <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	689b      	ldr	r3, [r3, #8]
 8000b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	2203      	movs	r2, #3
 8000b74:	fa02 f303 	lsl.w	r3, r2, r3
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	68da      	ldr	r2, [r3, #12]
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	43db      	mvns	r3, r3
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	4013      	ands	r3, r2
 8000bac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	091b      	lsrs	r3, r3, #4
 8000bb4:	f003 0201 	and.w	r2, r3, #1
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f003 0303 	and.w	r3, r3, #3
 8000bd2:	2b03      	cmp	r3, #3
 8000bd4:	d118      	bne.n	8000c08 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000bdc:	2201      	movs	r2, #1
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	43db      	mvns	r3, r3
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	08db      	lsrs	r3, r3, #3
 8000bf2:	f003 0201 	and.w	r2, r3, #1
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	693a      	ldr	r2, [r7, #16]
 8000c06:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	2203      	movs	r2, #3
 8000c14:	fa02 f303 	lsl.w	r3, r2, r3
 8000c18:	43db      	mvns	r3, r3
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	689a      	ldr	r2, [r3, #8]
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d003      	beq.n	8000c48 <HAL_GPIO_Init+0x128>
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	2b12      	cmp	r3, #18
 8000c46:	d123      	bne.n	8000c90 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	08da      	lsrs	r2, r3, #3
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	3208      	adds	r2, #8
 8000c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c54:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	f003 0307 	and.w	r3, r3, #7
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	220f      	movs	r2, #15
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	43db      	mvns	r3, r3
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	691a      	ldr	r2, [r3, #16]
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	08da      	lsrs	r2, r3, #3
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	3208      	adds	r2, #8
 8000c8a:	6939      	ldr	r1, [r7, #16]
 8000c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	2203      	movs	r2, #3
 8000c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca0:	43db      	mvns	r3, r3
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f003 0203 	and.w	r2, r3, #3
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 80ac 	beq.w	8000e2a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cd2:	4b5f      	ldr	r3, [pc, #380]	; (8000e50 <HAL_GPIO_Init+0x330>)
 8000cd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cd6:	4a5e      	ldr	r2, [pc, #376]	; (8000e50 <HAL_GPIO_Init+0x330>)
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	6613      	str	r3, [r2, #96]	; 0x60
 8000cde:	4b5c      	ldr	r3, [pc, #368]	; (8000e50 <HAL_GPIO_Init+0x330>)
 8000ce0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cea:	4a5a      	ldr	r2, [pc, #360]	; (8000e54 <HAL_GPIO_Init+0x334>)
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	089b      	lsrs	r3, r3, #2
 8000cf0:	3302      	adds	r3, #2
 8000cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	f003 0303 	and.w	r3, r3, #3
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	220f      	movs	r2, #15
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	43db      	mvns	r3, r3
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d14:	d025      	beq.n	8000d62 <HAL_GPIO_Init+0x242>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a4f      	ldr	r2, [pc, #316]	; (8000e58 <HAL_GPIO_Init+0x338>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d01f      	beq.n	8000d5e <HAL_GPIO_Init+0x23e>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4a4e      	ldr	r2, [pc, #312]	; (8000e5c <HAL_GPIO_Init+0x33c>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d019      	beq.n	8000d5a <HAL_GPIO_Init+0x23a>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4a4d      	ldr	r2, [pc, #308]	; (8000e60 <HAL_GPIO_Init+0x340>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d013      	beq.n	8000d56 <HAL_GPIO_Init+0x236>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a4c      	ldr	r2, [pc, #304]	; (8000e64 <HAL_GPIO_Init+0x344>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d00d      	beq.n	8000d52 <HAL_GPIO_Init+0x232>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4a4b      	ldr	r2, [pc, #300]	; (8000e68 <HAL_GPIO_Init+0x348>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d007      	beq.n	8000d4e <HAL_GPIO_Init+0x22e>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4a4a      	ldr	r2, [pc, #296]	; (8000e6c <HAL_GPIO_Init+0x34c>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d101      	bne.n	8000d4a <HAL_GPIO_Init+0x22a>
 8000d46:	2306      	movs	r3, #6
 8000d48:	e00c      	b.n	8000d64 <HAL_GPIO_Init+0x244>
 8000d4a:	2307      	movs	r3, #7
 8000d4c:	e00a      	b.n	8000d64 <HAL_GPIO_Init+0x244>
 8000d4e:	2305      	movs	r3, #5
 8000d50:	e008      	b.n	8000d64 <HAL_GPIO_Init+0x244>
 8000d52:	2304      	movs	r3, #4
 8000d54:	e006      	b.n	8000d64 <HAL_GPIO_Init+0x244>
 8000d56:	2303      	movs	r3, #3
 8000d58:	e004      	b.n	8000d64 <HAL_GPIO_Init+0x244>
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	e002      	b.n	8000d64 <HAL_GPIO_Init+0x244>
 8000d5e:	2301      	movs	r3, #1
 8000d60:	e000      	b.n	8000d64 <HAL_GPIO_Init+0x244>
 8000d62:	2300      	movs	r3, #0
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	f002 0203 	and.w	r2, r2, #3
 8000d6a:	0092      	lsls	r2, r2, #2
 8000d6c:	4093      	lsls	r3, r2
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d74:	4937      	ldr	r1, [pc, #220]	; (8000e54 <HAL_GPIO_Init+0x334>)
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	089b      	lsrs	r3, r3, #2
 8000d7a:	3302      	adds	r3, #2
 8000d7c:	693a      	ldr	r2, [r7, #16]
 8000d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000d82:	4b3b      	ldr	r3, [pc, #236]	; (8000e70 <HAL_GPIO_Init+0x350>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	43db      	mvns	r3, r3
 8000d8c:	693a      	ldr	r2, [r7, #16]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d003      	beq.n	8000da6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000da6:	4a32      	ldr	r2, [pc, #200]	; (8000e70 <HAL_GPIO_Init+0x350>)
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000dac:	4b30      	ldr	r3, [pc, #192]	; (8000e70 <HAL_GPIO_Init+0x350>)
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	43db      	mvns	r3, r3
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	4013      	ands	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d003      	beq.n	8000dd0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000dd0:	4a27      	ldr	r2, [pc, #156]	; (8000e70 <HAL_GPIO_Init+0x350>)
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dd6:	4b26      	ldr	r3, [pc, #152]	; (8000e70 <HAL_GPIO_Init+0x350>)
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	43db      	mvns	r3, r3
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	4013      	ands	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d003      	beq.n	8000dfa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000dfa:	4a1d      	ldr	r2, [pc, #116]	; (8000e70 <HAL_GPIO_Init+0x350>)
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000e00:	4b1b      	ldr	r3, [pc, #108]	; (8000e70 <HAL_GPIO_Init+0x350>)
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d003      	beq.n	8000e24 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e24:	4a12      	ldr	r2, [pc, #72]	; (8000e70 <HAL_GPIO_Init+0x350>)
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	fa22 f303 	lsr.w	r3, r2, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	f47f ae78 	bne.w	8000b30 <HAL_GPIO_Init+0x10>
  }
}
 8000e40:	bf00      	nop
 8000e42:	bf00      	nop
 8000e44:	371c      	adds	r7, #28
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	40021000 	.word	0x40021000
 8000e54:	40010000 	.word	0x40010000
 8000e58:	48000400 	.word	0x48000400
 8000e5c:	48000800 	.word	0x48000800
 8000e60:	48000c00 	.word	0x48000c00
 8000e64:	48001000 	.word	0x48001000
 8000e68:	48001400 	.word	0x48001400
 8000e6c:	48001800 	.word	0x48001800
 8000e70:	40010400 	.word	0x40010400

08000e74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	691a      	ldr	r2, [r3, #16]
 8000e84:	887b      	ldrh	r3, [r7, #2]
 8000e86:	4013      	ands	r3, r2
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d002      	beq.n	8000e92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	73fb      	strb	r3, [r7, #15]
 8000e90:	e001      	b.n	8000e96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000e92:	2300      	movs	r3, #0
 8000e94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3714      	adds	r7, #20
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000ea8:	4b04      	ldr	r3, [pc, #16]	; (8000ebc <HAL_PWREx_GetVoltageRange+0x18>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	40007000 	.word	0x40007000

08000ec0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000ece:	d130      	bne.n	8000f32 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ed0:	4b23      	ldr	r3, [pc, #140]	; (8000f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000ed8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000edc:	d038      	beq.n	8000f50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ede:	4b20      	ldr	r3, [pc, #128]	; (8000f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000ee6:	4a1e      	ldr	r2, [pc, #120]	; (8000f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ee8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000eee:	4b1d      	ldr	r3, [pc, #116]	; (8000f64 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2232      	movs	r2, #50	; 0x32
 8000ef4:	fb02 f303 	mul.w	r3, r2, r3
 8000ef8:	4a1b      	ldr	r2, [pc, #108]	; (8000f68 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000efa:	fba2 2303 	umull	r2, r3, r2, r3
 8000efe:	0c9b      	lsrs	r3, r3, #18
 8000f00:	3301      	adds	r3, #1
 8000f02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f04:	e002      	b.n	8000f0c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	3b01      	subs	r3, #1
 8000f0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f0c:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f0e:	695b      	ldr	r3, [r3, #20]
 8000f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f18:	d102      	bne.n	8000f20 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d1f2      	bne.n	8000f06 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f20:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f22:	695b      	ldr	r3, [r3, #20]
 8000f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f2c:	d110      	bne.n	8000f50 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e00f      	b.n	8000f52 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f32:	4b0b      	ldr	r3, [pc, #44]	; (8000f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f3e:	d007      	beq.n	8000f50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f40:	4b07      	ldr	r3, [pc, #28]	; (8000f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f48:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f4e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3714      	adds	r7, #20
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	40007000 	.word	0x40007000
 8000f64:	20000000 	.word	0x20000000
 8000f68:	431bde83 	.word	0x431bde83

08000f6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b088      	sub	sp, #32
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d101      	bne.n	8000f7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e3d4      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f7e:	4ba1      	ldr	r3, [pc, #644]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	f003 030c 	and.w	r3, r3, #12
 8000f86:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f88:	4b9e      	ldr	r3, [pc, #632]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	f003 0303 	and.w	r3, r3, #3
 8000f90:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0310 	and.w	r3, r3, #16
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	f000 80e4 	beq.w	8001168 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d007      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x4a>
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	2b0c      	cmp	r3, #12
 8000faa:	f040 808b 	bne.w	80010c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	f040 8087 	bne.w	80010c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fb6:	4b93      	ldr	r3, [pc, #588]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d005      	beq.n	8000fce <HAL_RCC_OscConfig+0x62>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d101      	bne.n	8000fce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e3ac      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6a1a      	ldr	r2, [r3, #32]
 8000fd2:	4b8c      	ldr	r3, [pc, #560]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f003 0308 	and.w	r3, r3, #8
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d004      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x7c>
 8000fde:	4b89      	ldr	r3, [pc, #548]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000fe6:	e005      	b.n	8000ff4 <HAL_RCC_OscConfig+0x88>
 8000fe8:	4b86      	ldr	r3, [pc, #536]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8000fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fee:	091b      	lsrs	r3, r3, #4
 8000ff0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d223      	bcs.n	8001040 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6a1b      	ldr	r3, [r3, #32]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f000 fd41 	bl	8001a84 <RCC_SetFlashLatencyFromMSIRange>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	e38d      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800100c:	4b7d      	ldr	r3, [pc, #500]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a7c      	ldr	r2, [pc, #496]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001012:	f043 0308 	orr.w	r3, r3, #8
 8001016:	6013      	str	r3, [r2, #0]
 8001018:	4b7a      	ldr	r3, [pc, #488]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6a1b      	ldr	r3, [r3, #32]
 8001024:	4977      	ldr	r1, [pc, #476]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001026:	4313      	orrs	r3, r2
 8001028:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800102a:	4b76      	ldr	r3, [pc, #472]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69db      	ldr	r3, [r3, #28]
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	4972      	ldr	r1, [pc, #456]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800103a:	4313      	orrs	r3, r2
 800103c:	604b      	str	r3, [r1, #4]
 800103e:	e025      	b.n	800108c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001040:	4b70      	ldr	r3, [pc, #448]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a6f      	ldr	r2, [pc, #444]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	6013      	str	r3, [r2, #0]
 800104c:	4b6d      	ldr	r3, [pc, #436]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6a1b      	ldr	r3, [r3, #32]
 8001058:	496a      	ldr	r1, [pc, #424]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800105a:	4313      	orrs	r3, r2
 800105c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800105e:	4b69      	ldr	r3, [pc, #420]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	021b      	lsls	r3, r3, #8
 800106c:	4965      	ldr	r1, [pc, #404]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800106e:	4313      	orrs	r3, r2
 8001070:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d109      	bne.n	800108c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6a1b      	ldr	r3, [r3, #32]
 800107c:	4618      	mov	r0, r3
 800107e:	f000 fd01 	bl	8001a84 <RCC_SetFlashLatencyFromMSIRange>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e34d      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800108c:	f000 fc36 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8001090:	4602      	mov	r2, r0
 8001092:	4b5c      	ldr	r3, [pc, #368]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	091b      	lsrs	r3, r3, #4
 8001098:	f003 030f 	and.w	r3, r3, #15
 800109c:	495a      	ldr	r1, [pc, #360]	; (8001208 <HAL_RCC_OscConfig+0x29c>)
 800109e:	5ccb      	ldrb	r3, [r1, r3]
 80010a0:	f003 031f 	and.w	r3, r3, #31
 80010a4:	fa22 f303 	lsr.w	r3, r2, r3
 80010a8:	4a58      	ldr	r2, [pc, #352]	; (800120c <HAL_RCC_OscConfig+0x2a0>)
 80010aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80010ac:	4b58      	ldr	r3, [pc, #352]	; (8001210 <HAL_RCC_OscConfig+0x2a4>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fb63 	bl	800077c <HAL_InitTick>
 80010b6:	4603      	mov	r3, r0
 80010b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d052      	beq.n	8001166 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	e331      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	699b      	ldr	r3, [r3, #24]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d032      	beq.n	8001132 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80010cc:	4b4d      	ldr	r3, [pc, #308]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a4c      	ldr	r2, [pc, #304]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80010d8:	f7ff fba0 	bl	800081c <HAL_GetTick>
 80010dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010de:	e008      	b.n	80010f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010e0:	f7ff fb9c 	bl	800081c <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d901      	bls.n	80010f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80010ee:	2303      	movs	r3, #3
 80010f0:	e31a      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010f2:	4b44      	ldr	r3, [pc, #272]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d0f0      	beq.n	80010e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010fe:	4b41      	ldr	r3, [pc, #260]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a40      	ldr	r2, [pc, #256]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001104:	f043 0308 	orr.w	r3, r3, #8
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	4b3e      	ldr	r3, [pc, #248]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a1b      	ldr	r3, [r3, #32]
 8001116:	493b      	ldr	r1, [pc, #236]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001118:	4313      	orrs	r3, r2
 800111a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800111c:	4b39      	ldr	r3, [pc, #228]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	69db      	ldr	r3, [r3, #28]
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	4936      	ldr	r1, [pc, #216]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800112c:	4313      	orrs	r3, r2
 800112e:	604b      	str	r3, [r1, #4]
 8001130:	e01a      	b.n	8001168 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001132:	4b34      	ldr	r3, [pc, #208]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a33      	ldr	r2, [pc, #204]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001138:	f023 0301 	bic.w	r3, r3, #1
 800113c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800113e:	f7ff fb6d 	bl	800081c <HAL_GetTick>
 8001142:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001144:	e008      	b.n	8001158 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001146:	f7ff fb69 	bl	800081c <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	2b02      	cmp	r3, #2
 8001152:	d901      	bls.n	8001158 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	e2e7      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001158:	4b2a      	ldr	r3, [pc, #168]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 0302 	and.w	r3, r3, #2
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1f0      	bne.n	8001146 <HAL_RCC_OscConfig+0x1da>
 8001164:	e000      	b.n	8001168 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001166:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f003 0301 	and.w	r3, r3, #1
 8001170:	2b00      	cmp	r3, #0
 8001172:	d074      	beq.n	800125e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	2b08      	cmp	r3, #8
 8001178:	d005      	beq.n	8001186 <HAL_RCC_OscConfig+0x21a>
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	2b0c      	cmp	r3, #12
 800117e:	d10e      	bne.n	800119e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	2b03      	cmp	r3, #3
 8001184:	d10b      	bne.n	800119e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001186:	4b1f      	ldr	r3, [pc, #124]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d064      	beq.n	800125c <HAL_RCC_OscConfig+0x2f0>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d160      	bne.n	800125c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e2c4      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a6:	d106      	bne.n	80011b6 <HAL_RCC_OscConfig+0x24a>
 80011a8:	4b16      	ldr	r3, [pc, #88]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a15      	ldr	r2, [pc, #84]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	e01d      	b.n	80011f2 <HAL_RCC_OscConfig+0x286>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011be:	d10c      	bne.n	80011da <HAL_RCC_OscConfig+0x26e>
 80011c0:	4b10      	ldr	r3, [pc, #64]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a0f      	ldr	r2, [pc, #60]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011ca:	6013      	str	r3, [r2, #0]
 80011cc:	4b0d      	ldr	r3, [pc, #52]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a0c      	ldr	r2, [pc, #48]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	e00b      	b.n	80011f2 <HAL_RCC_OscConfig+0x286>
 80011da:	4b0a      	ldr	r3, [pc, #40]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a09      	ldr	r2, [pc, #36]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011e4:	6013      	str	r3, [r2, #0]
 80011e6:	4b07      	ldr	r3, [pc, #28]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a06      	ldr	r2, [pc, #24]	; (8001204 <HAL_RCC_OscConfig+0x298>)
 80011ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011f0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d01c      	beq.n	8001234 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011fa:	f7ff fb0f 	bl	800081c <HAL_GetTick>
 80011fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001200:	e011      	b.n	8001226 <HAL_RCC_OscConfig+0x2ba>
 8001202:	bf00      	nop
 8001204:	40021000 	.word	0x40021000
 8001208:	08008658 	.word	0x08008658
 800120c:	20000000 	.word	0x20000000
 8001210:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001214:	f7ff fb02 	bl	800081c <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b64      	cmp	r3, #100	; 0x64
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e280      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001226:	4baf      	ldr	r3, [pc, #700]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d0f0      	beq.n	8001214 <HAL_RCC_OscConfig+0x2a8>
 8001232:	e014      	b.n	800125e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001234:	f7ff faf2 	bl	800081c <HAL_GetTick>
 8001238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800123c:	f7ff faee 	bl	800081c <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b64      	cmp	r3, #100	; 0x64
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e26c      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800124e:	4ba5      	ldr	r3, [pc, #660]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d1f0      	bne.n	800123c <HAL_RCC_OscConfig+0x2d0>
 800125a:	e000      	b.n	800125e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800125c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0302 	and.w	r3, r3, #2
 8001266:	2b00      	cmp	r3, #0
 8001268:	d060      	beq.n	800132c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	2b04      	cmp	r3, #4
 800126e:	d005      	beq.n	800127c <HAL_RCC_OscConfig+0x310>
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	2b0c      	cmp	r3, #12
 8001274:	d119      	bne.n	80012aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	2b02      	cmp	r3, #2
 800127a:	d116      	bne.n	80012aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800127c:	4b99      	ldr	r3, [pc, #612]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001284:	2b00      	cmp	r3, #0
 8001286:	d005      	beq.n	8001294 <HAL_RCC_OscConfig+0x328>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d101      	bne.n	8001294 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e249      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001294:	4b93      	ldr	r3, [pc, #588]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	691b      	ldr	r3, [r3, #16]
 80012a0:	061b      	lsls	r3, r3, #24
 80012a2:	4990      	ldr	r1, [pc, #576]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80012a4:	4313      	orrs	r3, r2
 80012a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012a8:	e040      	b.n	800132c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d023      	beq.n	80012fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012b2:	4b8c      	ldr	r3, [pc, #560]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a8b      	ldr	r2, [pc, #556]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80012b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012be:	f7ff faad 	bl	800081c <HAL_GetTick>
 80012c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012c4:	e008      	b.n	80012d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012c6:	f7ff faa9 	bl	800081c <HAL_GetTick>
 80012ca:	4602      	mov	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d901      	bls.n	80012d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e227      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012d8:	4b82      	ldr	r3, [pc, #520]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d0f0      	beq.n	80012c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e4:	4b7f      	ldr	r3, [pc, #508]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	691b      	ldr	r3, [r3, #16]
 80012f0:	061b      	lsls	r3, r3, #24
 80012f2:	497c      	ldr	r1, [pc, #496]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80012f4:	4313      	orrs	r3, r2
 80012f6:	604b      	str	r3, [r1, #4]
 80012f8:	e018      	b.n	800132c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012fa:	4b7a      	ldr	r3, [pc, #488]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a79      	ldr	r2, [pc, #484]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001300:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001304:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001306:	f7ff fa89 	bl	800081c <HAL_GetTick>
 800130a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800130c:	e008      	b.n	8001320 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800130e:	f7ff fa85 	bl	800081c <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e203      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001320:	4b70      	ldr	r3, [pc, #448]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001328:	2b00      	cmp	r3, #0
 800132a:	d1f0      	bne.n	800130e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0308 	and.w	r3, r3, #8
 8001334:	2b00      	cmp	r3, #0
 8001336:	d03c      	beq.n	80013b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d01c      	beq.n	800137a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001340:	4b68      	ldr	r3, [pc, #416]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001342:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001346:	4a67      	ldr	r2, [pc, #412]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001350:	f7ff fa64 	bl	800081c <HAL_GetTick>
 8001354:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001358:	f7ff fa60 	bl	800081c <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b02      	cmp	r3, #2
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e1de      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800136a:	4b5e      	ldr	r3, [pc, #376]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 800136c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001370:	f003 0302 	and.w	r3, r3, #2
 8001374:	2b00      	cmp	r3, #0
 8001376:	d0ef      	beq.n	8001358 <HAL_RCC_OscConfig+0x3ec>
 8001378:	e01b      	b.n	80013b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800137a:	4b5a      	ldr	r3, [pc, #360]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 800137c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001380:	4a58      	ldr	r2, [pc, #352]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001382:	f023 0301 	bic.w	r3, r3, #1
 8001386:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800138a:	f7ff fa47 	bl	800081c <HAL_GetTick>
 800138e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001390:	e008      	b.n	80013a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001392:	f7ff fa43 	bl	800081c <HAL_GetTick>
 8001396:	4602      	mov	r2, r0
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	2b02      	cmp	r3, #2
 800139e:	d901      	bls.n	80013a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e1c1      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013a4:	4b4f      	ldr	r3, [pc, #316]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80013a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1ef      	bne.n	8001392 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0304 	and.w	r3, r3, #4
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	f000 80a6 	beq.w	800150c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c0:	2300      	movs	r3, #0
 80013c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80013c4:	4b47      	ldr	r3, [pc, #284]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80013c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d10d      	bne.n	80013ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d0:	4b44      	ldr	r3, [pc, #272]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80013d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013d4:	4a43      	ldr	r2, [pc, #268]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80013d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013da:	6593      	str	r3, [r2, #88]	; 0x58
 80013dc:	4b41      	ldr	r3, [pc, #260]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80013de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013e8:	2301      	movs	r3, #1
 80013ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013ec:	4b3e      	ldr	r3, [pc, #248]	; (80014e8 <HAL_RCC_OscConfig+0x57c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d118      	bne.n	800142a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013f8:	4b3b      	ldr	r3, [pc, #236]	; (80014e8 <HAL_RCC_OscConfig+0x57c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a3a      	ldr	r2, [pc, #232]	; (80014e8 <HAL_RCC_OscConfig+0x57c>)
 80013fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001402:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001404:	f7ff fa0a 	bl	800081c <HAL_GetTick>
 8001408:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800140c:	f7ff fa06 	bl	800081c <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e184      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800141e:	4b32      	ldr	r3, [pc, #200]	; (80014e8 <HAL_RCC_OscConfig+0x57c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0f0      	beq.n	800140c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d108      	bne.n	8001444 <HAL_RCC_OscConfig+0x4d8>
 8001432:	4b2c      	ldr	r3, [pc, #176]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001438:	4a2a      	ldr	r2, [pc, #168]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001442:	e024      	b.n	800148e <HAL_RCC_OscConfig+0x522>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	2b05      	cmp	r3, #5
 800144a:	d110      	bne.n	800146e <HAL_RCC_OscConfig+0x502>
 800144c:	4b25      	ldr	r3, [pc, #148]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 800144e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001452:	4a24      	ldr	r2, [pc, #144]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001454:	f043 0304 	orr.w	r3, r3, #4
 8001458:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800145c:	4b21      	ldr	r3, [pc, #132]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 800145e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001462:	4a20      	ldr	r2, [pc, #128]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800146c:	e00f      	b.n	800148e <HAL_RCC_OscConfig+0x522>
 800146e:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001474:	4a1b      	ldr	r2, [pc, #108]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001476:	f023 0301 	bic.w	r3, r3, #1
 800147a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800147e:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001480:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001484:	4a17      	ldr	r2, [pc, #92]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 8001486:	f023 0304 	bic.w	r3, r3, #4
 800148a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d016      	beq.n	80014c4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001496:	f7ff f9c1 	bl	800081c <HAL_GetTick>
 800149a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800149c:	e00a      	b.n	80014b4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800149e:	f7ff f9bd 	bl	800081c <HAL_GetTick>
 80014a2:	4602      	mov	r2, r0
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e139      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014b4:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <HAL_RCC_OscConfig+0x578>)
 80014b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d0ed      	beq.n	800149e <HAL_RCC_OscConfig+0x532>
 80014c2:	e01a      	b.n	80014fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c4:	f7ff f9aa 	bl	800081c <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014ca:	e00f      	b.n	80014ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014cc:	f7ff f9a6 	bl	800081c <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014da:	4293      	cmp	r3, r2
 80014dc:	d906      	bls.n	80014ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e122      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
 80014e2:	bf00      	nop
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014ec:	4b90      	ldr	r3, [pc, #576]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80014ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d1e8      	bne.n	80014cc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014fa:	7ffb      	ldrb	r3, [r7, #31]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d105      	bne.n	800150c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001500:	4b8b      	ldr	r3, [pc, #556]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001504:	4a8a      	ldr	r2, [pc, #552]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001506:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800150a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001510:	2b00      	cmp	r3, #0
 8001512:	f000 8108 	beq.w	8001726 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800151a:	2b02      	cmp	r3, #2
 800151c:	f040 80d0 	bne.w	80016c0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001520:	4b83      	ldr	r3, [pc, #524]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	f003 0203 	and.w	r2, r3, #3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001530:	429a      	cmp	r2, r3
 8001532:	d130      	bne.n	8001596 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	3b01      	subs	r3, #1
 8001540:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001542:	429a      	cmp	r2, r3
 8001544:	d127      	bne.n	8001596 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001550:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001552:	429a      	cmp	r2, r3
 8001554:	d11f      	bne.n	8001596 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001560:	2a07      	cmp	r2, #7
 8001562:	bf14      	ite	ne
 8001564:	2201      	movne	r2, #1
 8001566:	2200      	moveq	r2, #0
 8001568:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800156a:	4293      	cmp	r3, r2
 800156c:	d113      	bne.n	8001596 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001578:	085b      	lsrs	r3, r3, #1
 800157a:	3b01      	subs	r3, #1
 800157c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800157e:	429a      	cmp	r2, r3
 8001580:	d109      	bne.n	8001596 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158c:	085b      	lsrs	r3, r3, #1
 800158e:	3b01      	subs	r3, #1
 8001590:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001592:	429a      	cmp	r2, r3
 8001594:	d06e      	beq.n	8001674 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	2b0c      	cmp	r3, #12
 800159a:	d069      	beq.n	8001670 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800159c:	4b64      	ldr	r3, [pc, #400]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d105      	bne.n	80015b4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80015a8:	4b61      	ldr	r3, [pc, #388]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e0b7      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80015b8:	4b5d      	ldr	r3, [pc, #372]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a5c      	ldr	r2, [pc, #368]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80015be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015c2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80015c4:	f7ff f92a 	bl	800081c <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff f926 	bl	800081c <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e0a4      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015de:	4b54      	ldr	r3, [pc, #336]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f0      	bne.n	80015cc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015ea:	4b51      	ldr	r3, [pc, #324]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80015ec:	68da      	ldr	r2, [r3, #12]
 80015ee:	4b51      	ldr	r3, [pc, #324]	; (8001734 <HAL_RCC_OscConfig+0x7c8>)
 80015f0:	4013      	ands	r3, r2
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80015fa:	3a01      	subs	r2, #1
 80015fc:	0112      	lsls	r2, r2, #4
 80015fe:	4311      	orrs	r1, r2
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001604:	0212      	lsls	r2, r2, #8
 8001606:	4311      	orrs	r1, r2
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800160c:	0852      	lsrs	r2, r2, #1
 800160e:	3a01      	subs	r2, #1
 8001610:	0552      	lsls	r2, r2, #21
 8001612:	4311      	orrs	r1, r2
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001618:	0852      	lsrs	r2, r2, #1
 800161a:	3a01      	subs	r2, #1
 800161c:	0652      	lsls	r2, r2, #25
 800161e:	4311      	orrs	r1, r2
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001624:	0912      	lsrs	r2, r2, #4
 8001626:	0452      	lsls	r2, r2, #17
 8001628:	430a      	orrs	r2, r1
 800162a:	4941      	ldr	r1, [pc, #260]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 800162c:	4313      	orrs	r3, r2
 800162e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001630:	4b3f      	ldr	r3, [pc, #252]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a3e      	ldr	r2, [pc, #248]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001636:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800163a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800163c:	4b3c      	ldr	r3, [pc, #240]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	4a3b      	ldr	r2, [pc, #236]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001642:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001646:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001648:	f7ff f8e8 	bl	800081c <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001650:	f7ff f8e4 	bl	800081c <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e062      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001662:	4b33      	ldr	r3, [pc, #204]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d0f0      	beq.n	8001650 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800166e:	e05a      	b.n	8001726 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e059      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001674:	4b2e      	ldr	r3, [pc, #184]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d152      	bne.n	8001726 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001680:	4b2b      	ldr	r3, [pc, #172]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a2a      	ldr	r2, [pc, #168]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001686:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800168a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800168c:	4b28      	ldr	r3, [pc, #160]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	4a27      	ldr	r2, [pc, #156]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001692:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001696:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001698:	f7ff f8c0 	bl	800081c <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016a0:	f7ff f8bc 	bl	800081c <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e03a      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016b2:	4b1f      	ldr	r3, [pc, #124]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0f0      	beq.n	80016a0 <HAL_RCC_OscConfig+0x734>
 80016be:	e032      	b.n	8001726 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	2b0c      	cmp	r3, #12
 80016c4:	d02d      	beq.n	8001722 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c6:	4b1a      	ldr	r3, [pc, #104]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a19      	ldr	r2, [pc, #100]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80016cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016d0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80016d2:	4b17      	ldr	r3, [pc, #92]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d105      	bne.n	80016ea <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80016de:	4b14      	ldr	r3, [pc, #80]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80016e0:	68db      	ldr	r3, [r3, #12]
 80016e2:	4a13      	ldr	r2, [pc, #76]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80016e4:	f023 0303 	bic.w	r3, r3, #3
 80016e8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80016ea:	4b11      	ldr	r3, [pc, #68]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	4a10      	ldr	r2, [pc, #64]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 80016f0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80016f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016f8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016fa:	f7ff f88f 	bl	800081c <HAL_GetTick>
 80016fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001700:	e008      	b.n	8001714 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001702:	f7ff f88b 	bl	800081c <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e009      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001714:	4b06      	ldr	r3, [pc, #24]	; (8001730 <HAL_RCC_OscConfig+0x7c4>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d1f0      	bne.n	8001702 <HAL_RCC_OscConfig+0x796>
 8001720:	e001      	b.n	8001726 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	3720      	adds	r7, #32
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40021000 	.word	0x40021000
 8001734:	f99d808c 	.word	0xf99d808c

08001738 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d101      	bne.n	800174c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e0c8      	b.n	80018de <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800174c:	4b66      	ldr	r3, [pc, #408]	; (80018e8 <HAL_RCC_ClockConfig+0x1b0>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	429a      	cmp	r2, r3
 8001758:	d910      	bls.n	800177c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800175a:	4b63      	ldr	r3, [pc, #396]	; (80018e8 <HAL_RCC_ClockConfig+0x1b0>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f023 0207 	bic.w	r2, r3, #7
 8001762:	4961      	ldr	r1, [pc, #388]	; (80018e8 <HAL_RCC_ClockConfig+0x1b0>)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	4313      	orrs	r3, r2
 8001768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800176a:	4b5f      	ldr	r3, [pc, #380]	; (80018e8 <HAL_RCC_ClockConfig+0x1b0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0307 	and.w	r3, r3, #7
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d001      	beq.n	800177c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e0b0      	b.n	80018de <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	2b00      	cmp	r3, #0
 8001786:	d04c      	beq.n	8001822 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b03      	cmp	r3, #3
 800178e:	d107      	bne.n	80017a0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001790:	4b56      	ldr	r3, [pc, #344]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d121      	bne.n	80017e0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e09e      	b.n	80018de <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d107      	bne.n	80017b8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017a8:	4b50      	ldr	r3, [pc, #320]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d115      	bne.n	80017e0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e092      	b.n	80018de <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d107      	bne.n	80017d0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80017c0:	4b4a      	ldr	r3, [pc, #296]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0302 	and.w	r3, r3, #2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d109      	bne.n	80017e0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e086      	b.n	80018de <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017d0:	4b46      	ldr	r3, [pc, #280]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e07e      	b.n	80018de <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80017e0:	4b42      	ldr	r3, [pc, #264]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f023 0203 	bic.w	r2, r3, #3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	493f      	ldr	r1, [pc, #252]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017f2:	f7ff f813 	bl	800081c <HAL_GetTick>
 80017f6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f8:	e00a      	b.n	8001810 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017fa:	f7ff f80f 	bl	800081c <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	f241 3288 	movw	r2, #5000	; 0x1388
 8001808:	4293      	cmp	r3, r2
 800180a:	d901      	bls.n	8001810 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800180c:	2303      	movs	r3, #3
 800180e:	e066      	b.n	80018de <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001810:	4b36      	ldr	r3, [pc, #216]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	f003 020c 	and.w	r2, r3, #12
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	429a      	cmp	r2, r3
 8001820:	d1eb      	bne.n	80017fa <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d008      	beq.n	8001840 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800182e:	4b2f      	ldr	r3, [pc, #188]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	492c      	ldr	r1, [pc, #176]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 800183c:	4313      	orrs	r3, r2
 800183e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001840:	4b29      	ldr	r3, [pc, #164]	; (80018e8 <HAL_RCC_ClockConfig+0x1b0>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0307 	and.w	r3, r3, #7
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	429a      	cmp	r2, r3
 800184c:	d210      	bcs.n	8001870 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184e:	4b26      	ldr	r3, [pc, #152]	; (80018e8 <HAL_RCC_ClockConfig+0x1b0>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f023 0207 	bic.w	r2, r3, #7
 8001856:	4924      	ldr	r1, [pc, #144]	; (80018e8 <HAL_RCC_ClockConfig+0x1b0>)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	4313      	orrs	r3, r2
 800185c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800185e:	4b22      	ldr	r3, [pc, #136]	; (80018e8 <HAL_RCC_ClockConfig+0x1b0>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0307 	and.w	r3, r3, #7
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	429a      	cmp	r2, r3
 800186a:	d001      	beq.n	8001870 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e036      	b.n	80018de <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	2b00      	cmp	r3, #0
 800187a:	d008      	beq.n	800188e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800187c:	4b1b      	ldr	r3, [pc, #108]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	4918      	ldr	r1, [pc, #96]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 800188a:	4313      	orrs	r3, r2
 800188c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0308 	and.w	r3, r3, #8
 8001896:	2b00      	cmp	r3, #0
 8001898:	d009      	beq.n	80018ae <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800189a:	4b14      	ldr	r3, [pc, #80]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	00db      	lsls	r3, r3, #3
 80018a8:	4910      	ldr	r1, [pc, #64]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 80018aa:	4313      	orrs	r3, r2
 80018ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018ae:	f000 f825 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 80018b2:	4602      	mov	r2, r0
 80018b4:	4b0d      	ldr	r3, [pc, #52]	; (80018ec <HAL_RCC_ClockConfig+0x1b4>)
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	091b      	lsrs	r3, r3, #4
 80018ba:	f003 030f 	and.w	r3, r3, #15
 80018be:	490c      	ldr	r1, [pc, #48]	; (80018f0 <HAL_RCC_ClockConfig+0x1b8>)
 80018c0:	5ccb      	ldrb	r3, [r1, r3]
 80018c2:	f003 031f 	and.w	r3, r3, #31
 80018c6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ca:	4a0a      	ldr	r2, [pc, #40]	; (80018f4 <HAL_RCC_ClockConfig+0x1bc>)
 80018cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <HAL_RCC_ClockConfig+0x1c0>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe ff52 	bl	800077c <HAL_InitTick>
 80018d8:	4603      	mov	r3, r0
 80018da:	72fb      	strb	r3, [r7, #11]

  return status;
 80018dc:	7afb      	ldrb	r3, [r7, #11]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40022000 	.word	0x40022000
 80018ec:	40021000 	.word	0x40021000
 80018f0:	08008658 	.word	0x08008658
 80018f4:	20000000 	.word	0x20000000
 80018f8:	20000004 	.word	0x20000004

080018fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b089      	sub	sp, #36	; 0x24
 8001900:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
 8001906:	2300      	movs	r3, #0
 8001908:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800190a:	4b3e      	ldr	r3, [pc, #248]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f003 030c 	and.w	r3, r3, #12
 8001912:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001914:	4b3b      	ldr	r3, [pc, #236]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	f003 0303 	and.w	r3, r3, #3
 800191c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d005      	beq.n	8001930 <HAL_RCC_GetSysClockFreq+0x34>
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	2b0c      	cmp	r3, #12
 8001928:	d121      	bne.n	800196e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d11e      	bne.n	800196e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001930:	4b34      	ldr	r3, [pc, #208]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0308 	and.w	r3, r3, #8
 8001938:	2b00      	cmp	r3, #0
 800193a:	d107      	bne.n	800194c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800193c:	4b31      	ldr	r3, [pc, #196]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800193e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001942:	0a1b      	lsrs	r3, r3, #8
 8001944:	f003 030f 	and.w	r3, r3, #15
 8001948:	61fb      	str	r3, [r7, #28]
 800194a:	e005      	b.n	8001958 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800194c:	4b2d      	ldr	r3, [pc, #180]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	091b      	lsrs	r3, r3, #4
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001958:	4a2b      	ldr	r2, [pc, #172]	; (8001a08 <HAL_RCC_GetSysClockFreq+0x10c>)
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001960:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d10d      	bne.n	8001984 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800196c:	e00a      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	2b04      	cmp	r3, #4
 8001972:	d102      	bne.n	800197a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001974:	4b25      	ldr	r3, [pc, #148]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x110>)
 8001976:	61bb      	str	r3, [r7, #24]
 8001978:	e004      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	2b08      	cmp	r3, #8
 800197e:	d101      	bne.n	8001984 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001980:	4b23      	ldr	r3, [pc, #140]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x114>)
 8001982:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	2b0c      	cmp	r3, #12
 8001988:	d134      	bne.n	80019f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800198a:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	f003 0303 	and.w	r3, r3, #3
 8001992:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	2b02      	cmp	r3, #2
 8001998:	d003      	beq.n	80019a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	2b03      	cmp	r3, #3
 800199e:	d003      	beq.n	80019a8 <HAL_RCC_GetSysClockFreq+0xac>
 80019a0:	e005      	b.n	80019ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80019a2:	4b1a      	ldr	r3, [pc, #104]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x110>)
 80019a4:	617b      	str	r3, [r7, #20]
      break;
 80019a6:	e005      	b.n	80019b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80019a8:	4b19      	ldr	r3, [pc, #100]	; (8001a10 <HAL_RCC_GetSysClockFreq+0x114>)
 80019aa:	617b      	str	r3, [r7, #20]
      break;
 80019ac:	e002      	b.n	80019b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	617b      	str	r3, [r7, #20]
      break;
 80019b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019b4:	4b13      	ldr	r3, [pc, #76]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	091b      	lsrs	r3, r3, #4
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	3301      	adds	r3, #1
 80019c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80019c2:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	0a1b      	lsrs	r3, r3, #8
 80019c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	fb02 f203 	mul.w	r2, r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019da:	4b0a      	ldr	r3, [pc, #40]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	0e5b      	lsrs	r3, r3, #25
 80019e0:	f003 0303 	and.w	r3, r3, #3
 80019e4:	3301      	adds	r3, #1
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80019f4:	69bb      	ldr	r3, [r7, #24]
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3724      	adds	r7, #36	; 0x24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	40021000 	.word	0x40021000
 8001a08:	08008670 	.word	0x08008670
 8001a0c:	00f42400 	.word	0x00f42400
 8001a10:	007a1200 	.word	0x007a1200

08001a14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a18:	4b03      	ldr	r3, [pc, #12]	; (8001a28 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	20000000 	.word	0x20000000

08001a2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001a30:	f7ff fff0 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a34:	4602      	mov	r2, r0
 8001a36:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	0a1b      	lsrs	r3, r3, #8
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	4904      	ldr	r1, [pc, #16]	; (8001a54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a42:	5ccb      	ldrb	r3, [r1, r3]
 8001a44:	f003 031f 	and.w	r3, r3, #31
 8001a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	08008668 	.word	0x08008668

08001a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001a5c:	f7ff ffda 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a60:	4602      	mov	r2, r0
 8001a62:	4b06      	ldr	r3, [pc, #24]	; (8001a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	0adb      	lsrs	r3, r3, #11
 8001a68:	f003 0307 	and.w	r3, r3, #7
 8001a6c:	4904      	ldr	r1, [pc, #16]	; (8001a80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a6e:	5ccb      	ldrb	r3, [r1, r3]
 8001a70:	f003 031f 	and.w	r3, r3, #31
 8001a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	08008668 	.word	0x08008668

08001a84 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001a90:	4b2a      	ldr	r3, [pc, #168]	; (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001a9c:	f7ff fa02 	bl	8000ea4 <HAL_PWREx_GetVoltageRange>
 8001aa0:	6178      	str	r0, [r7, #20]
 8001aa2:	e014      	b.n	8001ace <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001aa4:	4b25      	ldr	r3, [pc, #148]	; (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa8:	4a24      	ldr	r2, [pc, #144]	; (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aae:	6593      	str	r3, [r2, #88]	; 0x58
 8001ab0:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001abc:	f7ff f9f2 	bl	8000ea4 <HAL_PWREx_GetVoltageRange>
 8001ac0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac6:	4a1d      	ldr	r2, [pc, #116]	; (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ac8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001acc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ad4:	d10b      	bne.n	8001aee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b80      	cmp	r3, #128	; 0x80
 8001ada:	d919      	bls.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2ba0      	cmp	r3, #160	; 0xa0
 8001ae0:	d902      	bls.n	8001ae8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	e013      	b.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ae8:	2301      	movs	r3, #1
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	e010      	b.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b80      	cmp	r3, #128	; 0x80
 8001af2:	d902      	bls.n	8001afa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001af4:	2303      	movs	r3, #3
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	e00a      	b.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b80      	cmp	r3, #128	; 0x80
 8001afe:	d102      	bne.n	8001b06 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b00:	2302      	movs	r3, #2
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	e004      	b.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2b70      	cmp	r3, #112	; 0x70
 8001b0a:	d101      	bne.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001b10:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f023 0207 	bic.w	r2, r3, #7
 8001b18:	4909      	ldr	r1, [pc, #36]	; (8001b40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001b20:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d001      	beq.n	8001b32 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e000      	b.n	8001b34 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	40022000 	.word	0x40022000

08001b44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001b50:	2300      	movs	r3, #0
 8001b52:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d041      	beq.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001b64:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001b68:	d02a      	beq.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001b6a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001b6e:	d824      	bhi.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001b70:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001b74:	d008      	beq.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001b76:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001b7a:	d81e      	bhi.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d00a      	beq.n	8001b96 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001b80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b84:	d010      	beq.n	8001ba8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001b86:	e018      	b.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001b88:	4b86      	ldr	r3, [pc, #536]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	4a85      	ldr	r2, [pc, #532]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001b8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b92:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001b94:	e015      	b.n	8001bc2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	3304      	adds	r3, #4
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f001 f825 	bl	8002bec <RCCEx_PLLSAI1_Config>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001ba6:	e00c      	b.n	8001bc2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	3320      	adds	r3, #32
 8001bac:	2100      	movs	r1, #0
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f001 f910 	bl	8002dd4 <RCCEx_PLLSAI2_Config>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001bb8:	e003      	b.n	8001bc2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	74fb      	strb	r3, [r7, #19]
      break;
 8001bbe:	e000      	b.n	8001bc2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001bc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001bc2:	7cfb      	ldrb	r3, [r7, #19]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10b      	bne.n	8001be0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001bc8:	4b76      	ldr	r3, [pc, #472]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001bd6:	4973      	ldr	r1, [pc, #460]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001bde:	e001      	b.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001be0:	7cfb      	ldrb	r3, [r7, #19]
 8001be2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d041      	beq.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001bf4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001bf8:	d02a      	beq.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001bfa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001bfe:	d824      	bhi.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001c00:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c04:	d008      	beq.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001c06:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c0a:	d81e      	bhi.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d00a      	beq.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001c10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c14:	d010      	beq.n	8001c38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001c16:	e018      	b.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001c18:	4b62      	ldr	r3, [pc, #392]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	4a61      	ldr	r2, [pc, #388]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c22:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001c24:	e015      	b.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f000 ffdd 	bl	8002bec <RCCEx_PLLSAI1_Config>
 8001c32:	4603      	mov	r3, r0
 8001c34:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001c36:	e00c      	b.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	3320      	adds	r3, #32
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f001 f8c8 	bl	8002dd4 <RCCEx_PLLSAI2_Config>
 8001c44:	4603      	mov	r3, r0
 8001c46:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001c48:	e003      	b.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	74fb      	strb	r3, [r7, #19]
      break;
 8001c4e:	e000      	b.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001c50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001c52:	7cfb      	ldrb	r3, [r7, #19]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d10b      	bne.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001c58:	4b52      	ldr	r3, [pc, #328]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c5e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c66:	494f      	ldr	r1, [pc, #316]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001c6e:	e001      	b.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001c70:	7cfb      	ldrb	r3, [r7, #19]
 8001c72:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	f000 80a0 	beq.w	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c82:	2300      	movs	r3, #0
 8001c84:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c86:	4b47      	ldr	r3, [pc, #284]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001c92:	2301      	movs	r3, #1
 8001c94:	e000      	b.n	8001c98 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001c96:	2300      	movs	r3, #0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d00d      	beq.n	8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c9c:	4b41      	ldr	r3, [pc, #260]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca0:	4a40      	ldr	r2, [pc, #256]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ca6:	6593      	str	r3, [r2, #88]	; 0x58
 8001ca8:	4b3e      	ldr	r3, [pc, #248]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cb8:	4b3b      	ldr	r3, [pc, #236]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a3a      	ldr	r2, [pc, #232]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001cbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cc2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001cc4:	f7fe fdaa 	bl	800081c <HAL_GetTick>
 8001cc8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001cca:	e009      	b.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ccc:	f7fe fda6 	bl	800081c <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d902      	bls.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	74fb      	strb	r3, [r7, #19]
        break;
 8001cde:	e005      	b.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001ce0:	4b31      	ldr	r3, [pc, #196]	; (8001da8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d0ef      	beq.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001cec:	7cfb      	ldrb	r3, [r7, #19]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d15c      	bne.n	8001dac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001cf2:	4b2c      	ldr	r3, [pc, #176]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cfc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d01f      	beq.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d019      	beq.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001d10:	4b24      	ldr	r3, [pc, #144]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001d1c:	4b21      	ldr	r3, [pc, #132]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d22:	4a20      	ldr	r2, [pc, #128]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001d2c:	4b1d      	ldr	r3, [pc, #116]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d32:	4a1c      	ldr	r2, [pc, #112]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001d3c:	4a19      	ldr	r2, [pc, #100]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d016      	beq.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4e:	f7fe fd65 	bl	800081c <HAL_GetTick>
 8001d52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d54:	e00b      	b.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d56:	f7fe fd61 	bl	800081c <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d902      	bls.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	74fb      	strb	r3, [r7, #19]
            break;
 8001d6c:	e006      	b.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d6e:	4b0d      	ldr	r3, [pc, #52]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d0ec      	beq.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8001d7c:	7cfb      	ldrb	r3, [r7, #19]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d10c      	bne.n	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d82:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d92:	4904      	ldr	r1, [pc, #16]	; (8001da4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d94:	4313      	orrs	r3, r2
 8001d96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001d9a:	e009      	b.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d9c:	7cfb      	ldrb	r3, [r7, #19]
 8001d9e:	74bb      	strb	r3, [r7, #18]
 8001da0:	e006      	b.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8001da2:	bf00      	nop
 8001da4:	40021000 	.word	0x40021000
 8001da8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001dac:	7cfb      	ldrb	r3, [r7, #19]
 8001dae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001db0:	7c7b      	ldrb	r3, [r7, #17]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d105      	bne.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001db6:	4b9e      	ldr	r3, [pc, #632]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dba:	4a9d      	ldr	r2, [pc, #628]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001dbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dc0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d00a      	beq.n	8001de4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001dce:	4b98      	ldr	r3, [pc, #608]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dd4:	f023 0203 	bic.w	r2, r3, #3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ddc:	4994      	ldr	r1, [pc, #592]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001dde:	4313      	orrs	r3, r2
 8001de0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00a      	beq.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001df0:	4b8f      	ldr	r3, [pc, #572]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001df6:	f023 020c 	bic.w	r2, r3, #12
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dfe:	498c      	ldr	r1, [pc, #560]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0304 	and.w	r3, r3, #4
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d00a      	beq.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001e12:	4b87      	ldr	r3, [pc, #540]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e18:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	4983      	ldr	r1, [pc, #524]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0308 	and.w	r3, r3, #8
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d00a      	beq.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001e34:	4b7e      	ldr	r3, [pc, #504]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	497b      	ldr	r1, [pc, #492]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0310 	and.w	r3, r3, #16
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d00a      	beq.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001e56:	4b76      	ldr	r3, [pc, #472]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e64:	4972      	ldr	r1, [pc, #456]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e66:	4313      	orrs	r3, r2
 8001e68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0320 	and.w	r3, r3, #32
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d00a      	beq.n	8001e8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001e78:	4b6d      	ldr	r3, [pc, #436]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e7e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e86:	496a      	ldr	r1, [pc, #424]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d00a      	beq.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001e9a:	4b65      	ldr	r3, [pc, #404]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ea0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea8:	4961      	ldr	r1, [pc, #388]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00a      	beq.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001ebc:	4b5c      	ldr	r3, [pc, #368]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ec2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eca:	4959      	ldr	r1, [pc, #356]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d00a      	beq.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ede:	4b54      	ldr	r3, [pc, #336]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ee4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001eec:	4950      	ldr	r1, [pc, #320]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d00a      	beq.n	8001f16 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001f00:	4b4b      	ldr	r3, [pc, #300]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f06:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f0e:	4948      	ldr	r1, [pc, #288]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f10:	4313      	orrs	r3, r2
 8001f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00a      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001f22:	4b43      	ldr	r3, [pc, #268]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f30:	493f      	ldr	r1, [pc, #252]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f32:	4313      	orrs	r3, r2
 8001f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d028      	beq.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f44:	4b3a      	ldr	r3, [pc, #232]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f52:	4937      	ldr	r1, [pc, #220]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001f62:	d106      	bne.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f64:	4b32      	ldr	r3, [pc, #200]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	4a31      	ldr	r2, [pc, #196]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001f6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f6e:	60d3      	str	r3, [r2, #12]
 8001f70:	e011      	b.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f76:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001f7a:	d10c      	bne.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3304      	adds	r3, #4
 8001f80:	2101      	movs	r1, #1
 8001f82:	4618      	mov	r0, r3
 8001f84:	f000 fe32 	bl	8002bec <RCCEx_PLLSAI1_Config>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8001f8c:	7cfb      	ldrb	r3, [r7, #19]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8001f92:	7cfb      	ldrb	r3, [r7, #19]
 8001f94:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d028      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001fa2:	4b23      	ldr	r3, [pc, #140]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fa8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fb0:	491f      	ldr	r1, [pc, #124]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001fc0:	d106      	bne.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	4a1a      	ldr	r2, [pc, #104]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8001fc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fcc:	60d3      	str	r3, [r2, #12]
 8001fce:	e011      	b.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fd4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001fd8:	d10c      	bne.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	3304      	adds	r3, #4
 8001fde:	2101      	movs	r1, #1
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f000 fe03 	bl	8002bec <RCCEx_PLLSAI1_Config>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001fea:	7cfb      	ldrb	r3, [r7, #19]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8001ff0:	7cfb      	ldrb	r3, [r7, #19]
 8001ff2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d02b      	beq.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002000:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002006:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800200e:	4908      	ldr	r1, [pc, #32]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002010:	4313      	orrs	r3, r2
 8002012:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800201a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800201e:	d109      	bne.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002020:	4b03      	ldr	r3, [pc, #12]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	4a02      	ldr	r2, [pc, #8]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002026:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800202a:	60d3      	str	r3, [r2, #12]
 800202c:	e014      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800202e:	bf00      	nop
 8002030:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002038:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800203c:	d10c      	bne.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3304      	adds	r3, #4
 8002042:	2101      	movs	r1, #1
 8002044:	4618      	mov	r0, r3
 8002046:	f000 fdd1 	bl	8002bec <RCCEx_PLLSAI1_Config>
 800204a:	4603      	mov	r3, r0
 800204c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800204e:	7cfb      	ldrb	r3, [r7, #19]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002054:	7cfb      	ldrb	r3, [r7, #19]
 8002056:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d02f      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002064:	4b2b      	ldr	r3, [pc, #172]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800206a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002072:	4928      	ldr	r1, [pc, #160]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002074:	4313      	orrs	r3, r2
 8002076:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800207e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002082:	d10d      	bne.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3304      	adds	r3, #4
 8002088:	2102      	movs	r1, #2
 800208a:	4618      	mov	r0, r3
 800208c:	f000 fdae 	bl	8002bec <RCCEx_PLLSAI1_Config>
 8002090:	4603      	mov	r3, r0
 8002092:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002094:	7cfb      	ldrb	r3, [r7, #19]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d014      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800209a:	7cfb      	ldrb	r3, [r7, #19]
 800209c:	74bb      	strb	r3, [r7, #18]
 800209e:	e011      	b.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80020a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020a8:	d10c      	bne.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	3320      	adds	r3, #32
 80020ae:	2102      	movs	r1, #2
 80020b0:	4618      	mov	r0, r3
 80020b2:	f000 fe8f 	bl	8002dd4 <RCCEx_PLLSAI2_Config>
 80020b6:	4603      	mov	r3, r0
 80020b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80020ba:	7cfb      	ldrb	r3, [r7, #19]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80020c0:	7cfb      	ldrb	r3, [r7, #19]
 80020c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00a      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80020d0:	4b10      	ldr	r3, [pc, #64]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80020d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020d6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80020de:	490d      	ldr	r1, [pc, #52]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00b      	beq.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80020f2:	4b08      	ldr	r3, [pc, #32]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80020f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002102:	4904      	ldr	r1, [pc, #16]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002104:	4313      	orrs	r3, r2
 8002106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800210a:	7cbb      	ldrb	r3, [r7, #18]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40021000 	.word	0x40021000

08002118 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b088      	sub	sp, #32
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800212a:	d13e      	bne.n	80021aa <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800212c:	4bbe      	ldr	r3, [pc, #760]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800212e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002132:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002136:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800213e:	d028      	beq.n	8002192 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002146:	f200 853e 	bhi.w	8002bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002150:	d005      	beq.n	800215e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002158:	d00e      	beq.n	8002178 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800215a:	f000 bd34 	b.w	8002bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800215e:	4bb2      	ldr	r3, [pc, #712]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b02      	cmp	r3, #2
 800216a:	f040 852e 	bne.w	8002bca <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
        frequency = LSE_VALUE;
 800216e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002172:	61fb      	str	r3, [r7, #28]
      break;
 8002174:	f000 bd29 	b.w	8002bca <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002178:	4bab      	ldr	r3, [pc, #684]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800217a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	2b02      	cmp	r3, #2
 8002184:	f040 8523 	bne.w	8002bce <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
          frequency = LSI_VALUE;
 8002188:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800218c:	61fb      	str	r3, [r7, #28]
      break;
 800218e:	f000 bd1e 	b.w	8002bce <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002192:	4ba5      	ldr	r3, [pc, #660]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800219e:	f040 8518 	bne.w	8002bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = HSE_VALUE / 32U;
 80021a2:	4ba2      	ldr	r3, [pc, #648]	; (800242c <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 80021a4:	61fb      	str	r3, [r7, #28]
      break;
 80021a6:	f000 bd14 	b.w	8002bd2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021aa:	4b9f      	ldr	r3, [pc, #636]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 80021ac:	68db      	ldr	r3, [r3, #12]
 80021ae:	f003 0303 	and.w	r3, r3, #3
 80021b2:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	d036      	beq.n	8002228 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	2b03      	cmp	r3, #3
 80021be:	d840      	bhi.n	8002242 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d003      	beq.n	80021ce <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d020      	beq.n	800220e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80021cc:	e039      	b.n	8002242 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80021ce:	4b96      	ldr	r3, [pc, #600]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d116      	bne.n	8002208 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80021da:	4b93      	ldr	r3, [pc, #588]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d005      	beq.n	80021f2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80021e6:	4b90      	ldr	r3, [pc, #576]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	091b      	lsrs	r3, r3, #4
 80021ec:	f003 030f 	and.w	r3, r3, #15
 80021f0:	e005      	b.n	80021fe <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80021f2:	4b8d      	ldr	r3, [pc, #564]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 80021f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021f8:	0a1b      	lsrs	r3, r3, #8
 80021fa:	f003 030f 	and.w	r3, r3, #15
 80021fe:	4a8c      	ldr	r2, [pc, #560]	; (8002430 <HAL_RCCEx_GetPeriphCLKFreq+0x318>)
 8002200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002204:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002206:	e01f      	b.n	8002248 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002208:	2300      	movs	r3, #0
 800220a:	61bb      	str	r3, [r7, #24]
      break;
 800220c:	e01c      	b.n	8002248 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800220e:	4b86      	ldr	r3, [pc, #536]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002216:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800221a:	d102      	bne.n	8002222 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800221c:	4b85      	ldr	r3, [pc, #532]	; (8002434 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>)
 800221e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002220:	e012      	b.n	8002248 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002222:	2300      	movs	r3, #0
 8002224:	61bb      	str	r3, [r7, #24]
      break;
 8002226:	e00f      	b.n	8002248 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002228:	4b7f      	ldr	r3, [pc, #508]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002230:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002234:	d102      	bne.n	800223c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8002236:	4b80      	ldr	r3, [pc, #512]	; (8002438 <HAL_RCCEx_GetPeriphCLKFreq+0x320>)
 8002238:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800223a:	e005      	b.n	8002248 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800223c:	2300      	movs	r3, #0
 800223e:	61bb      	str	r3, [r7, #24]
      break;
 8002240:	e002      	b.n	8002248 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8002242:	2300      	movs	r3, #0
 8002244:	61bb      	str	r3, [r7, #24]
      break;
 8002246:	bf00      	nop
    }

    switch(PeriphClk)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800224e:	f000 80d2 	beq.w	80023f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002258:	f200 84bd 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002262:	f000 80c8 	beq.w	80023f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800226c:	f200 84b3 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002276:	f000 835b 	beq.w	8002930 <HAL_RCCEx_GetPeriphCLKFreq+0x818>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002280:	f200 84a9 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800228a:	f000 847f 	beq.w	8002b8c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002294:	f200 849f 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800229e:	f000 82ce 	beq.w	800283e <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022a8:	f200 8495 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022b2:	f000 80a0 	beq.w	80023f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022bc:	f200 848b 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022c6:	f000 808f 	beq.w	80023e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022d0:	f200 8481 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022da:	d07e      	beq.n	80023da <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022e2:	f200 8478 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022ec:	f000 8404 	beq.w	8002af8 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022f6:	f200 846e 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002300:	f000 83b0 	beq.w	8002a64 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800230a:	f200 8464 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002314:	f000 837a 	beq.w	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800231e:	f200 845a 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2b80      	cmp	r3, #128	; 0x80
 8002326:	f000 8345 	beq.w	80029b4 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2b80      	cmp	r3, #128	; 0x80
 800232e:	f200 8452 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2b20      	cmp	r3, #32
 8002336:	d84b      	bhi.n	80023d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	f000 844b 	beq.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3b01      	subs	r3, #1
 8002344:	2b1f      	cmp	r3, #31
 8002346:	f200 8446 	bhi.w	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800234a:	a201      	add	r2, pc, #4	; (adr r2, 8002350 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800234c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002350:	0800253b 	.word	0x0800253b
 8002354:	080025ab 	.word	0x080025ab
 8002358:	08002bd7 	.word	0x08002bd7
 800235c:	0800263f 	.word	0x0800263f
 8002360:	08002bd7 	.word	0x08002bd7
 8002364:	08002bd7 	.word	0x08002bd7
 8002368:	08002bd7 	.word	0x08002bd7
 800236c:	080026b7 	.word	0x080026b7
 8002370:	08002bd7 	.word	0x08002bd7
 8002374:	08002bd7 	.word	0x08002bd7
 8002378:	08002bd7 	.word	0x08002bd7
 800237c:	08002bd7 	.word	0x08002bd7
 8002380:	08002bd7 	.word	0x08002bd7
 8002384:	08002bd7 	.word	0x08002bd7
 8002388:	08002bd7 	.word	0x08002bd7
 800238c:	0800273b 	.word	0x0800273b
 8002390:	08002bd7 	.word	0x08002bd7
 8002394:	08002bd7 	.word	0x08002bd7
 8002398:	08002bd7 	.word	0x08002bd7
 800239c:	08002bd7 	.word	0x08002bd7
 80023a0:	08002bd7 	.word	0x08002bd7
 80023a4:	08002bd7 	.word	0x08002bd7
 80023a8:	08002bd7 	.word	0x08002bd7
 80023ac:	08002bd7 	.word	0x08002bd7
 80023b0:	08002bd7 	.word	0x08002bd7
 80023b4:	08002bd7 	.word	0x08002bd7
 80023b8:	08002bd7 	.word	0x08002bd7
 80023bc:	08002bd7 	.word	0x08002bd7
 80023c0:	08002bd7 	.word	0x08002bd7
 80023c4:	08002bd7 	.word	0x08002bd7
 80023c8:	08002bd7 	.word	0x08002bd7
 80023cc:	080027bd 	.word	0x080027bd
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b40      	cmp	r3, #64	; 0x40
 80023d4:	f000 82bd 	beq.w	8002952 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80023d8:	e3fd      	b.n	8002bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80023da:	69b9      	ldr	r1, [r7, #24]
 80023dc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80023e0:	f000 fdd6 	bl	8002f90 <RCCEx_GetSAIxPeriphCLKFreq>
 80023e4:	61f8      	str	r0, [r7, #28]
      break;
 80023e6:	e3f7      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80023e8:	69b9      	ldr	r1, [r7, #24]
 80023ea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80023ee:	f000 fdcf 	bl	8002f90 <RCCEx_GetSAIxPeriphCLKFreq>
 80023f2:	61f8      	str	r0, [r7, #28]
      break;
 80023f4:	e3f0      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80023f6:	4b0c      	ldr	r3, [pc, #48]	; (8002428 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 80023f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023fc:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002408:	d018      	beq.n	800243c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002410:	f200 808b 	bhi.w	800252a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800241a:	d059      	beq.n	80024d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002422:	d028      	beq.n	8002476 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
 8002424:	e081      	b.n	800252a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 8002426:	bf00      	nop
 8002428:	40021000 	.word	0x40021000
 800242c:	0003d090 	.word	0x0003d090
 8002430:	08008670 	.word	0x08008670
 8002434:	00f42400 	.word	0x00f42400
 8002438:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800243c:	4bae      	ldr	r3, [pc, #696]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b02      	cmp	r3, #2
 8002446:	d172      	bne.n	800252e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002448:	4bab      	ldr	r3, [pc, #684]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0308 	and.w	r3, r3, #8
 8002450:	2b00      	cmp	r3, #0
 8002452:	d005      	beq.n	8002460 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 8002454:	4ba8      	ldr	r3, [pc, #672]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	091b      	lsrs	r3, r3, #4
 800245a:	f003 030f 	and.w	r3, r3, #15
 800245e:	e005      	b.n	800246c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8002460:	4ba5      	ldr	r3, [pc, #660]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002462:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002466:	0a1b      	lsrs	r3, r3, #8
 8002468:	f003 030f 	and.w	r3, r3, #15
 800246c:	4aa3      	ldr	r2, [pc, #652]	; (80026fc <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 800246e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002472:	61fb      	str	r3, [r7, #28]
          break;
 8002474:	e05b      	b.n	800252e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002476:	4ba0      	ldr	r3, [pc, #640]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800247e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002482:	d156      	bne.n	8002532 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002484:	4b9c      	ldr	r3, [pc, #624]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800248c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002490:	d14f      	bne.n	8002532 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002492:	4b99      	ldr	r3, [pc, #612]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	0a1b      	lsrs	r3, r3, #8
 8002498:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800249c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	fb02 f203 	mul.w	r2, r2, r3
 80024a6:	4b94      	ldr	r3, [pc, #592]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	091b      	lsrs	r3, r3, #4
 80024ac:	f003 0307 	and.w	r3, r3, #7
 80024b0:	3301      	adds	r3, #1
 80024b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024b6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80024b8:	4b8f      	ldr	r3, [pc, #572]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	0d5b      	lsrs	r3, r3, #21
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	3301      	adds	r3, #1
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024cc:	61fb      	str	r3, [r7, #28]
          break;
 80024ce:	e030      	b.n	8002532 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80024d0:	4b89      	ldr	r3, [pc, #548]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024dc:	d12b      	bne.n	8002536 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80024de:	4b86      	ldr	r3, [pc, #536]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024ea:	d124      	bne.n	8002536 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80024ec:	4b82      	ldr	r3, [pc, #520]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024f6:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	fb02 f203 	mul.w	r2, r2, r3
 8002500:	4b7d      	ldr	r3, [pc, #500]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	091b      	lsrs	r3, r3, #4
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	3301      	adds	r3, #1
 800250c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002510:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002512:	4b79      	ldr	r3, [pc, #484]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	0d5b      	lsrs	r3, r3, #21
 8002518:	f003 0303 	and.w	r3, r3, #3
 800251c:	3301      	adds	r3, #1
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	fbb2 f3f3 	udiv	r3, r2, r3
 8002526:	61fb      	str	r3, [r7, #28]
          break;
 8002528:	e005      	b.n	8002536 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
          break;
 800252a:	bf00      	nop
 800252c:	e354      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800252e:	bf00      	nop
 8002530:	e352      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002532:	bf00      	nop
 8002534:	e350      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002536:	bf00      	nop
        break;
 8002538:	e34e      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800253a:	4b6f      	ldr	r3, [pc, #444]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800253c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002540:	f003 0303 	and.w	r3, r3, #3
 8002544:	613b      	str	r3, [r7, #16]
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	2b03      	cmp	r3, #3
 800254a:	d828      	bhi.n	800259e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 800254c:	a201      	add	r2, pc, #4	; (adr r2, 8002554 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>)
 800254e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002552:	bf00      	nop
 8002554:	08002565 	.word	0x08002565
 8002558:	0800256d 	.word	0x0800256d
 800255c:	08002575 	.word	0x08002575
 8002560:	08002589 	.word	0x08002589
          frequency = HAL_RCC_GetPCLK2Freq();
 8002564:	f7ff fa78 	bl	8001a58 <HAL_RCC_GetPCLK2Freq>
 8002568:	61f8      	str	r0, [r7, #28]
          break;
 800256a:	e01d      	b.n	80025a8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          frequency = HAL_RCC_GetSysClockFreq();
 800256c:	f7ff f9c6 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8002570:	61f8      	str	r0, [r7, #28]
          break;
 8002572:	e019      	b.n	80025a8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002574:	4b60      	ldr	r3, [pc, #384]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800257c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002580:	d10f      	bne.n	80025a2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = HSI_VALUE;
 8002582:	4b5f      	ldr	r3, [pc, #380]	; (8002700 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 8002584:	61fb      	str	r3, [r7, #28]
          break;
 8002586:	e00c      	b.n	80025a2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002588:	4b5b      	ldr	r3, [pc, #364]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800258a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b02      	cmp	r3, #2
 8002594:	d107      	bne.n	80025a6 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
            frequency = LSE_VALUE;
 8002596:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800259a:	61fb      	str	r3, [r7, #28]
          break;
 800259c:	e003      	b.n	80025a6 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
          break;
 800259e:	bf00      	nop
 80025a0:	e31a      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80025a2:	bf00      	nop
 80025a4:	e318      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80025a6:	bf00      	nop
        break;
 80025a8:	e316      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80025aa:	4b53      	ldr	r3, [pc, #332]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80025ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b0:	f003 030c 	and.w	r3, r3, #12
 80025b4:	613b      	str	r3, [r7, #16]
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	2b0c      	cmp	r3, #12
 80025ba:	d83a      	bhi.n	8002632 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
 80025bc:	a201      	add	r2, pc, #4	; (adr r2, 80025c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 80025be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025c2:	bf00      	nop
 80025c4:	080025f9 	.word	0x080025f9
 80025c8:	08002633 	.word	0x08002633
 80025cc:	08002633 	.word	0x08002633
 80025d0:	08002633 	.word	0x08002633
 80025d4:	08002601 	.word	0x08002601
 80025d8:	08002633 	.word	0x08002633
 80025dc:	08002633 	.word	0x08002633
 80025e0:	08002633 	.word	0x08002633
 80025e4:	08002609 	.word	0x08002609
 80025e8:	08002633 	.word	0x08002633
 80025ec:	08002633 	.word	0x08002633
 80025f0:	08002633 	.word	0x08002633
 80025f4:	0800261d 	.word	0x0800261d
          frequency = HAL_RCC_GetPCLK1Freq();
 80025f8:	f7ff fa18 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 80025fc:	61f8      	str	r0, [r7, #28]
          break;
 80025fe:	e01d      	b.n	800263c <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          frequency = HAL_RCC_GetSysClockFreq();
 8002600:	f7ff f97c 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8002604:	61f8      	str	r0, [r7, #28]
          break;
 8002606:	e019      	b.n	800263c <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002608:	4b3b      	ldr	r3, [pc, #236]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002614:	d10f      	bne.n	8002636 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = HSI_VALUE;
 8002616:	4b3a      	ldr	r3, [pc, #232]	; (8002700 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 8002618:	61fb      	str	r3, [r7, #28]
          break;
 800261a:	e00c      	b.n	8002636 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800261c:	4b36      	ldr	r3, [pc, #216]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800261e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b02      	cmp	r3, #2
 8002628:	d107      	bne.n	800263a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
            frequency = LSE_VALUE;
 800262a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800262e:	61fb      	str	r3, [r7, #28]
          break;
 8002630:	e003      	b.n	800263a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
          break;
 8002632:	bf00      	nop
 8002634:	e2d0      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002636:	bf00      	nop
 8002638:	e2ce      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800263a:	bf00      	nop
        break;
 800263c:	e2cc      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800263e:	4b2e      	ldr	r3, [pc, #184]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002644:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002648:	613b      	str	r3, [r7, #16]
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	2b30      	cmp	r3, #48	; 0x30
 800264e:	d021      	beq.n	8002694 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	2b30      	cmp	r3, #48	; 0x30
 8002654:	d829      	bhi.n	80026aa <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	2b20      	cmp	r3, #32
 800265a:	d011      	beq.n	8002680 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	2b20      	cmp	r3, #32
 8002660:	d823      	bhi.n	80026aa <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d003      	beq.n	8002670 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	2b10      	cmp	r3, #16
 800266c:	d004      	beq.n	8002678 <HAL_RCCEx_GetPeriphCLKFreq+0x560>
          break;
 800266e:	e01c      	b.n	80026aa <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002670:	f7ff f9dc 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 8002674:	61f8      	str	r0, [r7, #28]
          break;
 8002676:	e01d      	b.n	80026b4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002678:	f7ff f940 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 800267c:	61f8      	str	r0, [r7, #28]
          break;
 800267e:	e019      	b.n	80026b4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002680:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002688:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800268c:	d10f      	bne.n	80026ae <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = HSI_VALUE;
 800268e:	4b1c      	ldr	r3, [pc, #112]	; (8002700 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 8002690:	61fb      	str	r3, [r7, #28]
          break;
 8002692:	e00c      	b.n	80026ae <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002694:	4b18      	ldr	r3, [pc, #96]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8002696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d107      	bne.n	80026b2 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
            frequency = LSE_VALUE;
 80026a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026a6:	61fb      	str	r3, [r7, #28]
          break;
 80026a8:	e003      	b.n	80026b2 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
          break;
 80026aa:	bf00      	nop
 80026ac:	e294      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80026ae:	bf00      	nop
 80026b0:	e292      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80026b2:	bf00      	nop
        break;
 80026b4:	e290      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80026b6:	4b10      	ldr	r3, [pc, #64]	; (80026f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 80026b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80026c0:	613b      	str	r3, [r7, #16]
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	2bc0      	cmp	r3, #192	; 0xc0
 80026c6:	d027      	beq.n	8002718 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	2bc0      	cmp	r3, #192	; 0xc0
 80026cc:	d82f      	bhi.n	800272e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	2b80      	cmp	r3, #128	; 0x80
 80026d2:	d017      	beq.n	8002704 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	2b80      	cmp	r3, #128	; 0x80
 80026d8:	d829      	bhi.n	800272e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	2b40      	cmp	r3, #64	; 0x40
 80026e4:	d004      	beq.n	80026f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
          break;
 80026e6:	e022      	b.n	800272e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
          frequency = HAL_RCC_GetPCLK1Freq();
 80026e8:	f7ff f9a0 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 80026ec:	61f8      	str	r0, [r7, #28]
          break;
 80026ee:	e023      	b.n	8002738 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
          frequency = HAL_RCC_GetSysClockFreq();
 80026f0:	f7ff f904 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 80026f4:	61f8      	str	r0, [r7, #28]
          break;
 80026f6:	e01f      	b.n	8002738 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 80026f8:	40021000 	.word	0x40021000
 80026fc:	08008670 	.word	0x08008670
 8002700:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002704:	4ba9      	ldr	r3, [pc, #676]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800270c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002710:	d10f      	bne.n	8002732 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
            frequency = HSI_VALUE;
 8002712:	4ba7      	ldr	r3, [pc, #668]	; (80029b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 8002714:	61fb      	str	r3, [r7, #28]
          break;
 8002716:	e00c      	b.n	8002732 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002718:	4ba4      	ldr	r3, [pc, #656]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800271a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b02      	cmp	r3, #2
 8002724:	d107      	bne.n	8002736 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
            frequency = LSE_VALUE;
 8002726:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800272a:	61fb      	str	r3, [r7, #28]
          break;
 800272c:	e003      	b.n	8002736 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          break;
 800272e:	bf00      	nop
 8002730:	e252      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002732:	bf00      	nop
 8002734:	e250      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002736:	bf00      	nop
        break;
 8002738:	e24e      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800273a:	4b9c      	ldr	r3, [pc, #624]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800273c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002740:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800274c:	d025      	beq.n	800279a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002754:	d82c      	bhi.n	80027b0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800275c:	d013      	beq.n	8002786 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002764:	d824      	bhi.n	80027b0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d004      	beq.n	8002776 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002772:	d004      	beq.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          break;
 8002774:	e01c      	b.n	80027b0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002776:	f7ff f959 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 800277a:	61f8      	str	r0, [r7, #28]
          break;
 800277c:	e01d      	b.n	80027ba <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          frequency = HAL_RCC_GetSysClockFreq();
 800277e:	f7ff f8bd 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8002782:	61f8      	str	r0, [r7, #28]
          break;
 8002784:	e019      	b.n	80027ba <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002786:	4b89      	ldr	r3, [pc, #548]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800278e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002792:	d10f      	bne.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
            frequency = HSI_VALUE;
 8002794:	4b86      	ldr	r3, [pc, #536]	; (80029b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 8002796:	61fb      	str	r3, [r7, #28]
          break;
 8002798:	e00c      	b.n	80027b4 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800279a:	4b84      	ldr	r3, [pc, #528]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800279c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d107      	bne.n	80027b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
            frequency = LSE_VALUE;
 80027a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027ac:	61fb      	str	r3, [r7, #28]
          break;
 80027ae:	e003      	b.n	80027b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          break;
 80027b0:	bf00      	nop
 80027b2:	e211      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80027b4:	bf00      	nop
 80027b6:	e20f      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80027b8:	bf00      	nop
        break;
 80027ba:	e20d      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80027bc:	4b7b      	ldr	r3, [pc, #492]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80027be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027c2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80027c6:	613b      	str	r3, [r7, #16]
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80027ce:	d025      	beq.n	800281c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80027d6:	d82c      	bhi.n	8002832 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027de:	d013      	beq.n	8002808 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027e6:	d824      	bhi.n	8002832 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d004      	beq.n	80027f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027f4:	d004      	beq.n	8002800 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
          break;
 80027f6:	e01c      	b.n	8002832 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80027f8:	f7ff f918 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 80027fc:	61f8      	str	r0, [r7, #28]
          break;
 80027fe:	e01d      	b.n	800283c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          frequency = HAL_RCC_GetSysClockFreq();
 8002800:	f7ff f87c 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8002804:	61f8      	str	r0, [r7, #28]
          break;
 8002806:	e019      	b.n	800283c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002808:	4b68      	ldr	r3, [pc, #416]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002814:	d10f      	bne.n	8002836 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
            frequency = HSI_VALUE;
 8002816:	4b66      	ldr	r3, [pc, #408]	; (80029b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 8002818:	61fb      	str	r3, [r7, #28]
          break;
 800281a:	e00c      	b.n	8002836 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800281c:	4b63      	ldr	r3, [pc, #396]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800281e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b02      	cmp	r3, #2
 8002828:	d107      	bne.n	800283a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
            frequency = LSE_VALUE;
 800282a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800282e:	61fb      	str	r3, [r7, #28]
          break;
 8002830:	e003      	b.n	800283a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8002832:	bf00      	nop
 8002834:	e1d0      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002836:	bf00      	nop
 8002838:	e1ce      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800283a:	bf00      	nop
        break;
 800283c:	e1cc      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800283e:	4b5b      	ldr	r3, [pc, #364]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002844:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002848:	613b      	str	r3, [r7, #16]
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002850:	d00c      	beq.n	800286c <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002858:	d864      	bhi.n	8002924 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002860:	d008      	beq.n	8002874 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002868:	d030      	beq.n	80028cc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800286a:	e05b      	b.n	8002924 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          frequency = HAL_RCC_GetSysClockFreq();
 800286c:	f7ff f846 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8002870:	61f8      	str	r0, [r7, #28]
          break;
 8002872:	e05c      	b.n	800292e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8002874:	4b4d      	ldr	r3, [pc, #308]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800287c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002880:	d152      	bne.n	8002928 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
 8002882:	4b4a      	ldr	r3, [pc, #296]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d04c      	beq.n	8002928 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800288e:	4b47      	ldr	r3, [pc, #284]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	0a1b      	lsrs	r3, r3, #8
 8002894:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002898:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	fb02 f203 	mul.w	r2, r2, r3
 80028a2:	4b42      	ldr	r3, [pc, #264]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	091b      	lsrs	r3, r3, #4
 80028a8:	f003 0307 	and.w	r3, r3, #7
 80028ac:	3301      	adds	r3, #1
 80028ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b2:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80028b4:	4b3d      	ldr	r3, [pc, #244]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80028b6:	691b      	ldr	r3, [r3, #16]
 80028b8:	0e5b      	lsrs	r3, r3, #25
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	3301      	adds	r3, #1
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	69ba      	ldr	r2, [r7, #24]
 80028c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c8:	61fb      	str	r3, [r7, #28]
          break;
 80028ca:	e02d      	b.n	8002928 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 80028cc:	4b37      	ldr	r3, [pc, #220]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028d8:	d128      	bne.n	800292c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 80028da:	4b34      	ldr	r3, [pc, #208]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d022      	beq.n	800292c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80028e6:	4b31      	ldr	r3, [pc, #196]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	0a1b      	lsrs	r3, r3, #8
 80028ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028f0:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	fb02 f203 	mul.w	r2, r2, r3
 80028fa:	4b2c      	ldr	r3, [pc, #176]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	091b      	lsrs	r3, r3, #4
 8002900:	f003 0307 	and.w	r3, r3, #7
 8002904:	3301      	adds	r3, #1
 8002906:	fbb2 f3f3 	udiv	r3, r2, r3
 800290a:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800290c:	4b27      	ldr	r3, [pc, #156]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	0e5b      	lsrs	r3, r3, #25
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	3301      	adds	r3, #1
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002920:	61fb      	str	r3, [r7, #28]
          break;
 8002922:	e003      	b.n	800292c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          break;
 8002924:	bf00      	nop
 8002926:	e157      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002928:	bf00      	nop
 800292a:	e155      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800292c:	bf00      	nop
        break;
 800292e:	e153      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8002930:	4b1e      	ldr	r3, [pc, #120]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002936:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800293a:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d103      	bne.n	800294a <HAL_RCCEx_GetPeriphCLKFreq+0x832>
          frequency = HAL_RCC_GetPCLK2Freq();
 8002942:	f7ff f889 	bl	8001a58 <HAL_RCC_GetPCLK2Freq>
 8002946:	61f8      	str	r0, [r7, #28]
        break;
 8002948:	e146      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          frequency = HAL_RCC_GetSysClockFreq();
 800294a:	f7fe ffd7 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 800294e:	61f8      	str	r0, [r7, #28]
        break;
 8002950:	e142      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8002952:	4b16      	ldr	r3, [pc, #88]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002958:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002964:	d013      	beq.n	800298e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800296c:	d819      	bhi.n	80029a2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d004      	beq.n	800297e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800297a:	d004      	beq.n	8002986 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 800297c:	e011      	b.n	80029a2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800297e:	f7ff f855 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 8002982:	61f8      	str	r0, [r7, #28]
          break;
 8002984:	e010      	b.n	80029a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = HAL_RCC_GetSysClockFreq();
 8002986:	f7fe ffb9 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 800298a:	61f8      	str	r0, [r7, #28]
          break;
 800298c:	e00c      	b.n	80029a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800298e:	4b07      	ldr	r3, [pc, #28]	; (80029ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800299a:	d104      	bne.n	80029a6 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
            frequency = HSI_VALUE;
 800299c:	4b04      	ldr	r3, [pc, #16]	; (80029b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800299e:	61fb      	str	r3, [r7, #28]
          break;
 80029a0:	e001      	b.n	80029a6 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
          break;
 80029a2:	bf00      	nop
 80029a4:	e118      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 80029a6:	bf00      	nop
        break;
 80029a8:	e116      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000
 80029b0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80029b4:	4b8b      	ldr	r3, [pc, #556]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80029b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80029be:	613b      	str	r3, [r7, #16]
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029c6:	d013      	beq.n	80029f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029ce:	d819      	bhi.n	8002a04 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d004      	beq.n	80029e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029dc:	d004      	beq.n	80029e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
          break;
 80029de:	e011      	b.n	8002a04 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 80029e0:	f7ff f824 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 80029e4:	61f8      	str	r0, [r7, #28]
          break;
 80029e6:	e010      	b.n	8002a0a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 80029e8:	f7fe ff88 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 80029ec:	61f8      	str	r0, [r7, #28]
          break;
 80029ee:	e00c      	b.n	8002a0a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80029f0:	4b7c      	ldr	r3, [pc, #496]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029fc:	d104      	bne.n	8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 80029fe:	4b7a      	ldr	r3, [pc, #488]	; (8002be8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8002a00:	61fb      	str	r3, [r7, #28]
          break;
 8002a02:	e001      	b.n	8002a08 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 8002a04:	bf00      	nop
 8002a06:	e0e7      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002a08:	bf00      	nop
        break;
 8002a0a:	e0e5      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8002a0c:	4b75      	ldr	r3, [pc, #468]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a12:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a1e:	d013      	beq.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a26:	d819      	bhi.n	8002a5c <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d004      	beq.n	8002a38 <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a34:	d004      	beq.n	8002a40 <HAL_RCCEx_GetPeriphCLKFreq+0x928>
          break;
 8002a36:	e011      	b.n	8002a5c <HAL_RCCEx_GetPeriphCLKFreq+0x944>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002a38:	f7fe fff8 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 8002a3c:	61f8      	str	r0, [r7, #28]
          break;
 8002a3e:	e010      	b.n	8002a62 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002a40:	f7fe ff5c 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8002a44:	61f8      	str	r0, [r7, #28]
          break;
 8002a46:	e00c      	b.n	8002a62 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002a48:	4b66      	ldr	r3, [pc, #408]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a54:	d104      	bne.n	8002a60 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
            frequency = HSI_VALUE;
 8002a56:	4b64      	ldr	r3, [pc, #400]	; (8002be8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8002a58:	61fb      	str	r3, [r7, #28]
          break;
 8002a5a:	e001      	b.n	8002a60 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          break;
 8002a5c:	bf00      	nop
 8002a5e:	e0bb      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002a60:	bf00      	nop
        break;
 8002a62:	e0b9      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8002a64:	4b5f      	ldr	r3, [pc, #380]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a6a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002a6e:	613b      	str	r3, [r7, #16]
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002a76:	d02c      	beq.n	8002ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002a7e:	d833      	bhi.n	8002ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002a86:	d01a      	beq.n	8002abe <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002a8e:	d82b      	bhi.n	8002ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d004      	beq.n	8002aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002a9c:	d004      	beq.n	8002aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          break;
 8002a9e:	e023      	b.n	8002ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002aa0:	f7fe ffc4 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 8002aa4:	61f8      	str	r0, [r7, #28]
          break;
 8002aa6:	e026      	b.n	8002af6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002aa8:	4b4e      	ldr	r3, [pc, #312]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d11a      	bne.n	8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
              frequency = LSI_VALUE;
 8002ab6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002aba:	61fb      	str	r3, [r7, #28]
          break;
 8002abc:	e016      	b.n	8002aec <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002abe:	4b49      	ldr	r3, [pc, #292]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aca:	d111      	bne.n	8002af0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
            frequency = HSI_VALUE;
 8002acc:	4b46      	ldr	r3, [pc, #280]	; (8002be8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8002ace:	61fb      	str	r3, [r7, #28]
          break;
 8002ad0:	e00e      	b.n	8002af0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002ad2:	4b44      	ldr	r3, [pc, #272]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d109      	bne.n	8002af4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = LSE_VALUE;
 8002ae0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ae4:	61fb      	str	r3, [r7, #28]
          break;
 8002ae6:	e005      	b.n	8002af4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 8002ae8:	bf00      	nop
 8002aea:	e075      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002aec:	bf00      	nop
 8002aee:	e073      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002af0:	bf00      	nop
 8002af2:	e071      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002af4:	bf00      	nop
        break;
 8002af6:	e06f      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8002af8:	4b3a      	ldr	r3, [pc, #232]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002afe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002b02:	613b      	str	r3, [r7, #16]
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002b0a:	d02c      	beq.n	8002b66 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002b12:	d833      	bhi.n	8002b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b1a:	d01a      	beq.n	8002b52 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002b22:	d82b      	bhi.n	8002b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d004      	beq.n	8002b34 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b30:	d004      	beq.n	8002b3c <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 8002b32:	e023      	b.n	8002b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002b34:	f7fe ff7a 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 8002b38:	61f8      	str	r0, [r7, #28]
          break;
 8002b3a:	e026      	b.n	8002b8a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002b3c:	4b29      	ldr	r3, [pc, #164]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d11a      	bne.n	8002b80 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 8002b4a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002b4e:	61fb      	str	r3, [r7, #28]
          break;
 8002b50:	e016      	b.n	8002b80 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002b52:	4b24      	ldr	r3, [pc, #144]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b5e:	d111      	bne.n	8002b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 8002b60:	4b21      	ldr	r3, [pc, #132]	; (8002be8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8002b62:	61fb      	str	r3, [r7, #28]
          break;
 8002b64:	e00e      	b.n	8002b84 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002b66:	4b1f      	ldr	r3, [pc, #124]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d109      	bne.n	8002b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 8002b74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b78:	61fb      	str	r3, [r7, #28]
          break;
 8002b7a:	e005      	b.n	8002b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 8002b7c:	bf00      	nop
 8002b7e:	e02b      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002b80:	bf00      	nop
 8002b82:	e029      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002b84:	bf00      	nop
 8002b86:	e027      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8002b88:	bf00      	nop
        break;
 8002b8a:	e025      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8002b8c:	4b15      	ldr	r3, [pc, #84]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b92:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002b96:	613b      	str	r3, [r7, #16]
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d004      	beq.n	8002ba8 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ba4:	d004      	beq.n	8002bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          break;
 8002ba6:	e00d      	b.n	8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002ba8:	f7fe ff40 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 8002bac:	61f8      	str	r0, [r7, #28]
          break;
 8002bae:	e009      	b.n	8002bc4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	; (8002be4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bbc:	d101      	bne.n	8002bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 8002bbe:	4b0a      	ldr	r3, [pc, #40]	; (8002be8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8002bc0:	61fb      	str	r3, [r7, #28]
          break;
 8002bc2:	bf00      	nop
        break;
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 8002bc6:	bf00      	nop
 8002bc8:	e006      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 8002bca:	bf00      	nop
 8002bcc:	e004      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 8002bce:	bf00      	nop
 8002bd0:	e002      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 8002bd2:	bf00      	nop
 8002bd4:	e000      	b.n	8002bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 8002bd6:	bf00      	nop
    }
  }

  return(frequency);
 8002bd8:	69fb      	ldr	r3, [r7, #28]
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3720      	adds	r7, #32
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000
 8002be8:	00f42400 	.word	0x00f42400

08002bec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bfa:	4b75      	ldr	r3, [pc, #468]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f003 0303 	and.w	r3, r3, #3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d018      	beq.n	8002c38 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002c06:	4b72      	ldr	r3, [pc, #456]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	f003 0203 	and.w	r2, r3, #3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d10d      	bne.n	8002c32 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
       ||
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d009      	beq.n	8002c32 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002c1e:	4b6c      	ldr	r3, [pc, #432]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	091b      	lsrs	r3, r3, #4
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	1c5a      	adds	r2, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
       ||
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d047      	beq.n	8002cc2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	73fb      	strb	r3, [r7, #15]
 8002c36:	e044      	b.n	8002cc2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2b03      	cmp	r3, #3
 8002c3e:	d018      	beq.n	8002c72 <RCCEx_PLLSAI1_Config+0x86>
 8002c40:	2b03      	cmp	r3, #3
 8002c42:	d825      	bhi.n	8002c90 <RCCEx_PLLSAI1_Config+0xa4>
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d002      	beq.n	8002c4e <RCCEx_PLLSAI1_Config+0x62>
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d009      	beq.n	8002c60 <RCCEx_PLLSAI1_Config+0x74>
 8002c4c:	e020      	b.n	8002c90 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c4e:	4b60      	ldr	r3, [pc, #384]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d11d      	bne.n	8002c96 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c5e:	e01a      	b.n	8002c96 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c60:	4b5b      	ldr	r3, [pc, #364]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d116      	bne.n	8002c9a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c70:	e013      	b.n	8002c9a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c72:	4b57      	ldr	r3, [pc, #348]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10f      	bne.n	8002c9e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c7e:	4b54      	ldr	r3, [pc, #336]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d109      	bne.n	8002c9e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c8e:	e006      	b.n	8002c9e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	73fb      	strb	r3, [r7, #15]
      break;
 8002c94:	e004      	b.n	8002ca0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c96:	bf00      	nop
 8002c98:	e002      	b.n	8002ca0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c9a:	bf00      	nop
 8002c9c:	e000      	b.n	8002ca0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002c9e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002ca0:	7bfb      	ldrb	r3, [r7, #15]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d10d      	bne.n	8002cc2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ca6:	4b4a      	ldr	r3, [pc, #296]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6819      	ldr	r1, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	011b      	lsls	r3, r3, #4
 8002cba:	430b      	orrs	r3, r1
 8002cbc:	4944      	ldr	r1, [pc, #272]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002cc2:	7bfb      	ldrb	r3, [r7, #15]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d17d      	bne.n	8002dc4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002cc8:	4b41      	ldr	r3, [pc, #260]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a40      	ldr	r2, [pc, #256]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002cd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cd4:	f7fd fda2 	bl	800081c <HAL_GetTick>
 8002cd8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cda:	e009      	b.n	8002cf0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002cdc:	f7fd fd9e 	bl	800081c <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d902      	bls.n	8002cf0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	73fb      	strb	r3, [r7, #15]
        break;
 8002cee:	e005      	b.n	8002cfc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002cf0:	4b37      	ldr	r3, [pc, #220]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d1ef      	bne.n	8002cdc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002cfc:	7bfb      	ldrb	r3, [r7, #15]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d160      	bne.n	8002dc4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d111      	bne.n	8002d2c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d08:	4b31      	ldr	r3, [pc, #196]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	6892      	ldr	r2, [r2, #8]
 8002d18:	0211      	lsls	r1, r2, #8
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	68d2      	ldr	r2, [r2, #12]
 8002d1e:	0912      	lsrs	r2, r2, #4
 8002d20:	0452      	lsls	r2, r2, #17
 8002d22:	430a      	orrs	r2, r1
 8002d24:	492a      	ldr	r1, [pc, #168]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	610b      	str	r3, [r1, #16]
 8002d2a:	e027      	b.n	8002d7c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d112      	bne.n	8002d58 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d32:	4b27      	ldr	r3, [pc, #156]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002d3a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6892      	ldr	r2, [r2, #8]
 8002d42:	0211      	lsls	r1, r2, #8
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6912      	ldr	r2, [r2, #16]
 8002d48:	0852      	lsrs	r2, r2, #1
 8002d4a:	3a01      	subs	r2, #1
 8002d4c:	0552      	lsls	r2, r2, #21
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	491f      	ldr	r1, [pc, #124]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	610b      	str	r3, [r1, #16]
 8002d56:	e011      	b.n	8002d7c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d58:	4b1d      	ldr	r3, [pc, #116]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d5a:	691b      	ldr	r3, [r3, #16]
 8002d5c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d60:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	6892      	ldr	r2, [r2, #8]
 8002d68:	0211      	lsls	r1, r2, #8
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	6952      	ldr	r2, [r2, #20]
 8002d6e:	0852      	lsrs	r2, r2, #1
 8002d70:	3a01      	subs	r2, #1
 8002d72:	0652      	lsls	r2, r2, #25
 8002d74:	430a      	orrs	r2, r1
 8002d76:	4916      	ldr	r1, [pc, #88]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002d7c:	4b14      	ldr	r3, [pc, #80]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a13      	ldr	r2, [pc, #76]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d82:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d86:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d88:	f7fd fd48 	bl	800081c <HAL_GetTick>
 8002d8c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002d8e:	e009      	b.n	8002da4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d90:	f7fd fd44 	bl	800081c <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d902      	bls.n	8002da4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	73fb      	strb	r3, [r7, #15]
          break;
 8002da2:	e005      	b.n	8002db0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002da4:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d0ef      	beq.n	8002d90 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d106      	bne.n	8002dc4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002db6:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db8:	691a      	ldr	r2, [r3, #16]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	4904      	ldr	r1, [pc, #16]	; (8002dd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40021000 	.word	0x40021000

08002dd4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002de2:	4b6a      	ldr	r3, [pc, #424]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	f003 0303 	and.w	r3, r3, #3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d018      	beq.n	8002e20 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002dee:	4b67      	ldr	r3, [pc, #412]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	f003 0203 	and.w	r2, r3, #3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d10d      	bne.n	8002e1a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
       ||
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d009      	beq.n	8002e1a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002e06:	4b61      	ldr	r3, [pc, #388]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	091b      	lsrs	r3, r3, #4
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
       ||
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d047      	beq.n	8002eaa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	73fb      	strb	r3, [r7, #15]
 8002e1e:	e044      	b.n	8002eaa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	2b03      	cmp	r3, #3
 8002e26:	d018      	beq.n	8002e5a <RCCEx_PLLSAI2_Config+0x86>
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d825      	bhi.n	8002e78 <RCCEx_PLLSAI2_Config+0xa4>
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d002      	beq.n	8002e36 <RCCEx_PLLSAI2_Config+0x62>
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d009      	beq.n	8002e48 <RCCEx_PLLSAI2_Config+0x74>
 8002e34:	e020      	b.n	8002e78 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e36:	4b55      	ldr	r3, [pc, #340]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d11d      	bne.n	8002e7e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e46:	e01a      	b.n	8002e7e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e48:	4b50      	ldr	r3, [pc, #320]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d116      	bne.n	8002e82 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e58:	e013      	b.n	8002e82 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e5a:	4b4c      	ldr	r3, [pc, #304]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10f      	bne.n	8002e86 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e66:	4b49      	ldr	r3, [pc, #292]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d109      	bne.n	8002e86 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e76:	e006      	b.n	8002e86 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e7c:	e004      	b.n	8002e88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e7e:	bf00      	nop
 8002e80:	e002      	b.n	8002e88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e82:	bf00      	nop
 8002e84:	e000      	b.n	8002e88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002e86:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e88:	7bfb      	ldrb	r3, [r7, #15]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d10d      	bne.n	8002eaa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e8e:	4b3f      	ldr	r3, [pc, #252]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6819      	ldr	r1, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	430b      	orrs	r3, r1
 8002ea4:	4939      	ldr	r1, [pc, #228]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002eaa:	7bfb      	ldrb	r3, [r7, #15]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d167      	bne.n	8002f80 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002eb0:	4b36      	ldr	r3, [pc, #216]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a35      	ldr	r2, [pc, #212]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002eba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ebc:	f7fd fcae 	bl	800081c <HAL_GetTick>
 8002ec0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ec2:	e009      	b.n	8002ed8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ec4:	f7fd fcaa 	bl	800081c <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d902      	bls.n	8002ed8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	73fb      	strb	r3, [r7, #15]
        break;
 8002ed6:	e005      	b.n	8002ee4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ed8:	4b2c      	ldr	r3, [pc, #176]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1ef      	bne.n	8002ec4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d14a      	bne.n	8002f80 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d111      	bne.n	8002f14 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ef0:	4b26      	ldr	r3, [pc, #152]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ef2:	695b      	ldr	r3, [r3, #20]
 8002ef4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ef8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	6892      	ldr	r2, [r2, #8]
 8002f00:	0211      	lsls	r1, r2, #8
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	68d2      	ldr	r2, [r2, #12]
 8002f06:	0912      	lsrs	r2, r2, #4
 8002f08:	0452      	lsls	r2, r2, #17
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	491f      	ldr	r1, [pc, #124]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	614b      	str	r3, [r1, #20]
 8002f12:	e011      	b.n	8002f38 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f14:	4b1d      	ldr	r3, [pc, #116]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f1c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	6892      	ldr	r2, [r2, #8]
 8002f24:	0211      	lsls	r1, r2, #8
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	6912      	ldr	r2, [r2, #16]
 8002f2a:	0852      	lsrs	r2, r2, #1
 8002f2c:	3a01      	subs	r2, #1
 8002f2e:	0652      	lsls	r2, r2, #25
 8002f30:	430a      	orrs	r2, r1
 8002f32:	4916      	ldr	r1, [pc, #88]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002f38:	4b14      	ldr	r3, [pc, #80]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a13      	ldr	r2, [pc, #76]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f44:	f7fd fc6a 	bl	800081c <HAL_GetTick>
 8002f48:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f4a:	e009      	b.n	8002f60 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f4c:	f7fd fc66 	bl	800081c <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d902      	bls.n	8002f60 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	73fb      	strb	r3, [r7, #15]
          break;
 8002f5e:	e005      	b.n	8002f6c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f60:	4b0a      	ldr	r3, [pc, #40]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d0ef      	beq.n	8002f4c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002f6c:	7bfb      	ldrb	r3, [r7, #15]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d106      	bne.n	8002f80 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002f72:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f74:	695a      	ldr	r2, [r3, #20]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	4904      	ldr	r1, [pc, #16]	; (8002f8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40021000 	.word	0x40021000

08002f90 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b089      	sub	sp, #36	; 0x24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002fac:	d10c      	bne.n	8002fc8 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8002fae:	4b6e      	ldr	r3, [pc, #440]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8002fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002fb8:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002fc0:	d112      	bne.n	8002fe8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8002fc2:	4b6a      	ldr	r3, [pc, #424]	; (800316c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8002fc4:	61fb      	str	r3, [r7, #28]
 8002fc6:	e00f      	b.n	8002fe8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fce:	d10b      	bne.n	8002fe8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8002fd0:	4b65      	ldr	r3, [pc, #404]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8002fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fd6:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8002fda:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002fe2:	d101      	bne.n	8002fe8 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8002fe4:	4b61      	ldr	r3, [pc, #388]	; (800316c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8002fe6:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f040 80b4 	bne.w	8003158 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ffa:	d003      	beq.n	8003004 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003002:	d135      	bne.n	8003070 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003004:	4b58      	ldr	r3, [pc, #352]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800300c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003010:	f040 80a1 	bne.w	8003156 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8003014:	4b54      	ldr	r3, [pc, #336]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800301c:	2b00      	cmp	r3, #0
 800301e:	f000 809a 	beq.w	8003156 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003022:	4b51      	ldr	r3, [pc, #324]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	091b      	lsrs	r3, r3, #4
 8003028:	f003 0307 	and.w	r3, r3, #7
 800302c:	3301      	adds	r3, #1
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	fbb2 f3f3 	udiv	r3, r2, r3
 8003034:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003036:	4b4c      	ldr	r3, [pc, #304]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	0a1b      	lsrs	r3, r3, #8
 800303c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003040:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d10a      	bne.n	800305e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003048:	4b47      	ldr	r3, [pc, #284]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d002      	beq.n	800305a <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8003054:	2311      	movs	r3, #17
 8003056:	617b      	str	r3, [r7, #20]
 8003058:	e001      	b.n	800305e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800305a:	2307      	movs	r3, #7
 800305c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	fb02 f203 	mul.w	r2, r2, r3
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	fbb2 f3f3 	udiv	r3, r2, r3
 800306c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800306e:	e072      	b.n	8003156 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d133      	bne.n	80030de <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8003076:	4b3c      	ldr	r3, [pc, #240]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800307e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003082:	d169      	bne.n	8003158 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8003084:	4b38      	ldr	r3, [pc, #224]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d063      	beq.n	8003158 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003090:	4b35      	ldr	r3, [pc, #212]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	091b      	lsrs	r3, r3, #4
 8003096:	f003 0307 	and.w	r3, r3, #7
 800309a:	3301      	adds	r3, #1
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80030a4:	4b30      	ldr	r3, [pc, #192]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	0a1b      	lsrs	r3, r3, #8
 80030aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030ae:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10a      	bne.n	80030cc <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80030b6:	4b2c      	ldr	r3, [pc, #176]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d002      	beq.n	80030c8 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 80030c2:	2311      	movs	r3, #17
 80030c4:	617b      	str	r3, [r7, #20]
 80030c6:	e001      	b.n	80030cc <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 80030c8:	2307      	movs	r3, #7
 80030ca:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	fb02 f203 	mul.w	r2, r2, r3
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030da:	61fb      	str	r3, [r7, #28]
 80030dc:	e03c      	b.n	8003158 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030e4:	d003      	beq.n	80030ee <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030ec:	d134      	bne.n	8003158 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80030ee:	4b1e      	ldr	r3, [pc, #120]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030fa:	d12d      	bne.n	8003158 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80030fc:	4b1a      	ldr	r3, [pc, #104]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d027      	beq.n	8003158 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003108:	4b17      	ldr	r3, [pc, #92]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	091b      	lsrs	r3, r3, #4
 800310e:	f003 0307 	and.w	r3, r3, #7
 8003112:	3301      	adds	r3, #1
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	fbb2 f3f3 	udiv	r3, r2, r3
 800311a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800311c:	4b12      	ldr	r3, [pc, #72]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800311e:	695b      	ldr	r3, [r3, #20]
 8003120:	0a1b      	lsrs	r3, r3, #8
 8003122:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003126:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10a      	bne.n	8003144 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800312e:	4b0e      	ldr	r3, [pc, #56]	; (8003168 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d002      	beq.n	8003140 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800313a:	2311      	movs	r3, #17
 800313c:	617b      	str	r3, [r7, #20]
 800313e:	e001      	b.n	8003144 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8003140:	2307      	movs	r3, #7
 8003142:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	fb02 f203 	mul.w	r2, r2, r3
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003152:	61fb      	str	r3, [r7, #28]
 8003154:	e000      	b.n	8003158 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003156:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003158:	69fb      	ldr	r3, [r7, #28]
}
 800315a:	4618      	mov	r0, r3
 800315c:	3724      	adds	r7, #36	; 0x24
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	40021000 	.word	0x40021000
 800316c:	001fff68 	.word	0x001fff68

08003170 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e022      	b.n	80031c8 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d105      	bne.n	800319a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f7fd f9db 	bl	8000550 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2203      	movs	r2, #3
 800319e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f814 	bl	80031d0 <HAL_SD_InitCard>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e00a      	b.n	80031c8 <HAL_SD_Init+0x58>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80031d0:	b5b0      	push	{r4, r5, r7, lr}
 80031d2:	b090      	sub	sp, #64	; 0x40
 80031d4:	af04      	add	r7, sp, #16
 80031d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80031dc:	2300      	movs	r3, #0
 80031de:	613b      	str	r3, [r7, #16]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80031e4:	2300      	movs	r3, #0
 80031e6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80031e8:	2300      	movs	r3, #0
 80031ea:	61fb      	str	r3, [r7, #28]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 80031ec:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80031f0:	f7fe ff92 	bl	8002118 <HAL_RCCEx_GetPeriphCLKFreq>
 80031f4:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (sdmmc_clk == 0U)
 80031f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d109      	bne.n	8003210 <HAL_SD_InitCard+0x40>
  {
      hsd->State = HAL_SD_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800320a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e08d      	b.n	800332c <HAL_SD_InitCard+0x15c>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
 8003210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003212:	09db      	lsrs	r3, r3, #7
 8003214:	4a47      	ldr	r2, [pc, #284]	; (8003334 <HAL_SD_InitCard+0x164>)
 8003216:	fba2 2303 	umull	r2, r3, r2, r3
 800321a:	091b      	lsrs	r3, r3, #4
 800321c:	3b02      	subs	r3, #2
 800321e:	623b      	str	r3, [r7, #32]
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681d      	ldr	r5, [r3, #0]
 8003224:	466c      	mov	r4, sp
 8003226:	f107 0318 	add.w	r3, r7, #24
 800322a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800322e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003232:	f107 030c 	add.w	r3, r7, #12
 8003236:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003238:	4628      	mov	r0, r5
 800323a:	f001 f9eb 	bl	8004614 <SDMMC_Init>
 800323e:	4603      	mov	r3, r0
 8003240:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(status != HAL_OK)
 8003244:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <HAL_SD_InitCard+0x80>
  {
    return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e06d      	b.n	800332c <HAL_SD_InitCard+0x15c>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800325e:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  status = SDMMC_PowerState_ON(hsd->Instance);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f001 fa20 	bl	80046aa <SDMMC_PowerState_ON>
 800326a:	4603      	mov	r3, r0
 800326c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if(status != HAL_OK)
 8003270:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <HAL_SD_InitCard+0xac>
  {
    return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e057      	b.n	800332c <HAL_SD_InitCard+0x15c>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800328a:	605a      	str	r2, [r3, #4]
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	3302      	adds	r3, #2
 8003290:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003292:	fbb2 f3f3 	udiv	r3, r2, r3
 8003296:	62fb      	str	r3, [r7, #44]	; 0x2c
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 8003298:	4a27      	ldr	r2, [pc, #156]	; (8003338 <HAL_SD_InitCard+0x168>)
 800329a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800329c:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a0:	3301      	adds	r3, #1
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fd fac6 	bl	8000834 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f001 f857 	bl	800435c <SD_PowerON>
 80032ae:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00b      	beq.n	80032ce <HAL_SD_InitCard+0xfe>
  {
    hsd->State = HAL_SD_STATE_READY;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c4:	431a      	orrs	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e02e      	b.n	800332c <HAL_SD_InitCard+0x15c>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 ff78 	bl	80041c4 <SD_InitCard>
 80032d4:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00b      	beq.n	80032f4 <HAL_SD_InitCard+0x124>
  {
    hsd->State = HAL_SD_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e01b      	b.n	800332c <HAL_SD_InitCard+0x15c>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80032fc:	4618      	mov	r0, r3
 80032fe:	f001 fa67 	bl	80047d0 <SDMMC_CmdBlockLength>
 8003302:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00f      	beq.n	800332a <HAL_SD_InitCard+0x15a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a0b      	ldr	r2, [pc, #44]	; (800333c <HAL_SD_InitCard+0x16c>)
 8003310:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003318:	431a      	orrs	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <HAL_SD_InitCard+0x15c>
  }

  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3730      	adds	r7, #48	; 0x30
 8003330:	46bd      	mov	sp, r7
 8003332:	bdb0      	pop	{r4, r5, r7, pc}
 8003334:	014f8b59 	.word	0x014f8b59
 8003338:	00012110 	.word	0x00012110
 800333c:	004005ff 	.word	0x004005ff

08003340 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to read
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b092      	sub	sp, #72	; 0x48
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
 800334c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800334e:	f7fd fa65 	bl	800081c <HAL_GetTick>
 8003352:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d107      	bne.n	8003372 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003366:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e1bd      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b01      	cmp	r3, #1
 800337c:	f040 81b0 	bne.w	80036e0 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003386:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	441a      	add	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003390:	429a      	cmp	r2, r3
 8003392:	d907      	bls.n	80033a4 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003398:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e1a4      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2203      	movs	r2, #3
 80033a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2200      	movs	r2, #0
 80033b2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d002      	beq.n	80033c2 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80033bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033be:	025b      	lsls	r3, r3, #9
 80033c0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80033c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033c6:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	025b      	lsls	r3, r3, #9
 80033cc:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80033ce:	2390      	movs	r3, #144	; 0x90
 80033d0:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80033d2:	2302      	movs	r3, #2
 80033d4:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80033d6:	2300      	movs	r3, #0
 80033d8:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    config.DPSM          = SDMMC_DPSM_DISABLE;
#else
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80033da:	2301      	movs	r3, #1
 80033dc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f107 0214 	add.w	r2, r7, #20
 80033e6:	4611      	mov	r1, r2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f001 f9c5 	bl	8004778 <SDMMC_ConfigData>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d90a      	bls.n	800340a <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2202      	movs	r2, #2
 80033f8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003400:	4618      	mov	r0, r3
 8003402:	f001 fa29 	bl	8004858 <SDMMC_CmdReadMultiBlock>
 8003406:	6478      	str	r0, [r7, #68]	; 0x44
 8003408:	e009      	b.n	800341e <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2201      	movs	r2, #1
 800340e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003416:	4618      	mov	r0, r3
 8003418:	f001 f9fc 	bl	8004814 <SDMMC_CmdReadSingleBlock>
 800341c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800341e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003420:	2b00      	cmp	r3, #0
 8003422:	d012      	beq.n	800344a <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a7a      	ldr	r2, [pc, #488]	; (8003614 <HAL_SD_ReadBlocks+0x2d4>)
 800342a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003432:	431a      	orrs	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e151      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800344e:	e061      	b.n	8003514 <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003456:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d03c      	beq.n	80034d8 <HAL_SD_ReadBlocks+0x198>
 800345e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003460:	2b00      	cmp	r3, #0
 8003462:	d039      	beq.n	80034d8 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8003464:	2300      	movs	r3, #0
 8003466:	643b      	str	r3, [r7, #64]	; 0x40
 8003468:	e033      	b.n	80034d2 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4618      	mov	r0, r3
 8003470:	f001 f8fd 	bl	800466e <SDMMC_ReadFIFO>
 8003474:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8003476:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003478:	b2da      	uxtb	r2, r3
 800347a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800347c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800347e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003480:	3301      	adds	r3, #1
 8003482:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003486:	3b01      	subs	r3, #1
 8003488:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800348a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	b2da      	uxtb	r2, r3
 8003490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003492:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003496:	3301      	adds	r3, #1
 8003498:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800349a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800349c:	3b01      	subs	r3, #1
 800349e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80034a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a2:	0c1b      	lsrs	r3, r3, #16
 80034a4:	b2da      	uxtb	r2, r3
 80034a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034a8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80034aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034ac:	3301      	adds	r3, #1
 80034ae:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80034b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034b2:	3b01      	subs	r3, #1
 80034b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80034b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034b8:	0e1b      	lsrs	r3, r3, #24
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034be:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80034c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034c2:	3301      	adds	r3, #1
 80034c4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80034c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034c8:	3b01      	subs	r3, #1
 80034ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80034cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034ce:	3301      	adds	r3, #1
 80034d0:	643b      	str	r3, [r7, #64]	; 0x40
 80034d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034d4:	2b07      	cmp	r3, #7
 80034d6:	d9c8      	bls.n	800346a <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80034d8:	f7fd f9a0 	bl	800081c <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d902      	bls.n	80034ee <HAL_SD_ReadBlocks+0x1ae>
 80034e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d112      	bne.n	8003514 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a48      	ldr	r2, [pc, #288]	; (8003614 <HAL_SD_ReadBlocks+0x2d4>)
 80034f4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fa:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2200      	movs	r2, #0
 800350e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e0ec      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800351a:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800351e:	2b00      	cmp	r3, #0
 8003520:	d096      	beq.n	8003450 <HAL_SD_ReadBlocks+0x110>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352c:	2b00      	cmp	r3, #0
 800352e:	d022      	beq.n	8003576 <HAL_SD_ReadBlocks+0x236>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d91f      	bls.n	8003576 <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800353a:	2b03      	cmp	r3, #3
 800353c:	d01b      	beq.n	8003576 <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4618      	mov	r0, r3
 8003544:	f001 f9ee 	bl	8004924 <SDMMC_CmdStopTransfer>
 8003548:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800354a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800354c:	2b00      	cmp	r3, #0
 800354e:	d012      	beq.n	8003576 <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a2f      	ldr	r2, [pc, #188]	; (8003614 <HAL_SD_ReadBlocks+0x2d4>)
 8003556:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800355c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800355e:	431a      	orrs	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e0bb      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800357c:	f003 0308 	and.w	r3, r3, #8
 8003580:	2b00      	cmp	r3, #0
 8003582:	d012      	beq.n	80035aa <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a22      	ldr	r2, [pc, #136]	; (8003614 <HAL_SD_ReadBlocks+0x2d4>)
 800358a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003590:	f043 0208 	orr.w	r2, r3, #8
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e0a1      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d012      	beq.n	80035de <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a15      	ldr	r2, [pc, #84]	; (8003614 <HAL_SD_ReadBlocks+0x2d4>)
 80035be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c4:	f043 0202 	orr.w	r2, r3, #2
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e087      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035e4:	f003 0320 	and.w	r3, r3, #32
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d064      	beq.n	80036b6 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a08      	ldr	r2, [pc, #32]	; (8003614 <HAL_SD_ReadBlocks+0x2d4>)
 80035f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f8:	f043 0220 	orr.w	r2, r3, #32
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e06d      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
 8003612:	bf00      	nop
 8003614:	004005ff 	.word	0x004005ff

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f001 f826 	bl	800466e <SDMMC_ReadFIFO>
 8003622:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8003624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003626:	b2da      	uxtb	r2, r3
 8003628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800362a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800362c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800362e:	3301      	adds	r3, #1
 8003630:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003634:	3b01      	subs	r3, #1
 8003636:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800363a:	0a1b      	lsrs	r3, r3, #8
 800363c:	b2da      	uxtb	r2, r3
 800363e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003640:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003644:	3301      	adds	r3, #1
 8003646:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800364a:	3b01      	subs	r3, #1
 800364c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800364e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003650:	0c1b      	lsrs	r3, r3, #16
 8003652:	b2da      	uxtb	r2, r3
 8003654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003656:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800365a:	3301      	adds	r3, #1
 800365c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800365e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003660:	3b01      	subs	r3, #1
 8003662:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003666:	0e1b      	lsrs	r3, r3, #24
 8003668:	b2da      	uxtb	r2, r3
 800366a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800366c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800366e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003670:	3301      	adds	r3, #1
 8003672:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8003674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003676:	3b01      	subs	r3, #1
 8003678:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800367a:	f7fd f8cf 	bl	800081c <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003686:	429a      	cmp	r2, r3
 8003688:	d902      	bls.n	8003690 <HAL_SD_ReadBlocks+0x350>
 800368a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800368c:	2b00      	cmp	r3, #0
 800368e:	d112      	bne.n	80036b6 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a18      	ldr	r2, [pc, #96]	; (80036f8 <HAL_SD_ReadBlocks+0x3b8>)
 8003696:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e01b      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d002      	beq.n	80036ca <HAL_SD_ReadBlocks+0x38a>
 80036c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1a6      	bne.n	8003618 <HAL_SD_ReadBlocks+0x2d8>
      }
    }
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f240 523a 	movw	r2, #1338	; 0x53a
 80036d2:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80036dc:	2300      	movs	r3, #0
 80036de:	e006      	b.n	80036ee <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
  }
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3748      	adds	r7, #72	; 0x48
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	004005ff 	.word	0x004005ff

080036fc <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to write
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b092      	sub	sp, #72	; 0x48
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
 8003708:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800370a:	f7fd f887 	bl	800081c <HAL_GetTick>
 800370e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d107      	bne.n	800372e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003722:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e165      	b.n	80039fa <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b01      	cmp	r3, #1
 8003738:	f040 8158 	bne.w	80039ec <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003742:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	441a      	add	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800374c:	429a      	cmp	r2, r3
 800374e:	d907      	bls.n	8003760 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003754:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e14c      	b.n	80039fa <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2203      	movs	r2, #3
 8003764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2200      	movs	r2, #0
 800376e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003774:	2b01      	cmp	r3, #1
 8003776:	d002      	beq.n	800377e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8003778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800377a:	025b      	lsls	r3, r3, #9
 800377c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800377e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003782:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	025b      	lsls	r3, r3, #9
 8003788:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800378a:	2390      	movs	r3, #144	; 0x90
 800378c:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800378e:	2300      	movs	r3, #0
 8003790:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8003792:	2300      	movs	r3, #0
 8003794:	62bb      	str	r3, [r7, #40]	; 0x28
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    config.DPSM          = SDMMC_DPSM_DISABLE;
#else
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8003796:	2301      	movs	r3, #1
 8003798:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f107 0218 	add.w	r2, r7, #24
 80037a2:	4611      	mov	r1, r2
 80037a4:	4618      	mov	r0, r3
 80037a6:	f000 ffe7 	bl	8004778 <SDMMC_ConfigData>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d90a      	bls.n	80037c6 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2220      	movs	r2, #32
 80037b4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037bc:	4618      	mov	r0, r3
 80037be:	f001 f88f 	bl	80048e0 <SDMMC_CmdWriteMultiBlock>
 80037c2:	6478      	str	r0, [r7, #68]	; 0x44
 80037c4:	e009      	b.n	80037da <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2210      	movs	r2, #16
 80037ca:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037d2:	4618      	mov	r0, r3
 80037d4:	f001 f862 	bl	800489c <SDMMC_CmdWriteSingleBlock>
 80037d8:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80037da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d012      	beq.n	8003806 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a87      	ldr	r2, [pc, #540]	; (8003a04 <HAL_SD_WriteBlocks+0x308>)
 80037e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037ee:	431a      	orrs	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e0f9      	b.n	80039fa <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800380a:	e065      	b.n	80038d8 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003812:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d040      	beq.n	800389c <HAL_SD_WriteBlocks+0x1a0>
 800381a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800381c:	2b00      	cmp	r3, #0
 800381e:	d03d      	beq.n	800389c <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8003820:	2300      	movs	r3, #0
 8003822:	643b      	str	r3, [r7, #64]	; 0x40
 8003824:	e037      	b.n	8003896 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8003826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800382c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800382e:	3301      	adds	r3, #1
 8003830:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003832:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003834:	3b01      	subs	r3, #1
 8003836:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8003838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	021a      	lsls	r2, r3, #8
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	4313      	orrs	r3, r2
 8003842:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003846:	3301      	adds	r3, #1
 8003848:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800384a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800384c:	3b01      	subs	r3, #1
 800384e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8003850:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	041a      	lsls	r2, r3, #16
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	4313      	orrs	r3, r2
 800385a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800385c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800385e:	3301      	adds	r3, #1
 8003860:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8003862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003864:	3b01      	subs	r3, #1
 8003866:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8003868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	061a      	lsls	r2, r3, #24
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	4313      	orrs	r3, r2
 8003872:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8003874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003876:	3301      	adds	r3, #1
 8003878:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800387a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800387c:	3b01      	subs	r3, #1
 800387e:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f107 0214 	add.w	r2, r7, #20
 8003888:	4611      	mov	r1, r2
 800388a:	4618      	mov	r0, r3
 800388c:	f000 fefc 	bl	8004688 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8003890:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003892:	3301      	adds	r3, #1
 8003894:	643b      	str	r3, [r7, #64]	; 0x40
 8003896:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003898:	2b07      	cmp	r3, #7
 800389a:	d9c4      	bls.n	8003826 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800389c:	f7fc ffbe 	bl	800081c <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d902      	bls.n	80038b2 <HAL_SD_WriteBlocks+0x1b6>
 80038ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d112      	bne.n	80038d8 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a53      	ldr	r2, [pc, #332]	; (8003a04 <HAL_SD_WriteBlocks+0x308>)
 80038b8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038c0:	431a      	orrs	r2, r3
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e090      	b.n	80039fa <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038de:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d092      	beq.n	800380c <HAL_SD_WriteBlocks+0x110>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d022      	beq.n	800393a <HAL_SD_WriteBlocks+0x23e>
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d91f      	bls.n	800393a <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fe:	2b03      	cmp	r3, #3
 8003900:	d01b      	beq.n	800393a <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f001 f80c 	bl	8004924 <SDMMC_CmdStopTransfer>
 800390c:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800390e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003910:	2b00      	cmp	r3, #0
 8003912:	d012      	beq.n	800393a <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a3a      	ldr	r2, [pc, #232]	; (8003a04 <HAL_SD_WriteBlocks+0x308>)
 800391a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003920:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003922:	431a      	orrs	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e05f      	b.n	80039fa <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003940:	f003 0308 	and.w	r3, r3, #8
 8003944:	2b00      	cmp	r3, #0
 8003946:	d012      	beq.n	800396e <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a2d      	ldr	r2, [pc, #180]	; (8003a04 <HAL_SD_WriteBlocks+0x308>)
 800394e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003954:	f043 0208 	orr.w	r2, r3, #8
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e045      	b.n	80039fa <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d012      	beq.n	80039a2 <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a20      	ldr	r2, [pc, #128]	; (8003a04 <HAL_SD_WriteBlocks+0x308>)
 8003982:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003988:	f043 0202 	orr.w	r2, r3, #2
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e02b      	b.n	80039fa <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039a8:	f003 0310 	and.w	r3, r3, #16
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d012      	beq.n	80039d6 <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a13      	ldr	r2, [pc, #76]	; (8003a04 <HAL_SD_WriteBlocks+0x308>)
 80039b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039bc:	f043 0210 	orr.w	r2, r3, #16
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e011      	b.n	80039fa <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f240 523a 	movw	r2, #1338	; 0x53a
 80039de:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	e006      	b.n	80039fa <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
  }
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3748      	adds	r7, #72	; 0x48
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	004005ff 	.word	0x004005ff

08003a08 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a14:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d008      	beq.n	8003a36 <HAL_SD_IRQHandler+0x2e>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f003 0308 	and.w	r3, r3, #8
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d003      	beq.n	8003a36 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 fd4a 	bl	80044c8 <SD_Read_IT>
 8003a34:	e155      	b.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f000 808f 	beq.w	8003b64 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a4e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	6812      	ldr	r2, [r2, #0]
 8003a5a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8003a5e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8003a62:	63d3      	str	r3, [r2, #60]	; 0x3c

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 0201 	bic.w	r2, r2, #1
 8003a72:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f003 0308 	and.w	r3, r3, #8
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d039      	beq.n	8003af2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d104      	bne.n	8003a92 <HAL_SD_IRQHandler+0x8a>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f003 0320 	and.w	r3, r3, #32
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d011      	beq.n	8003ab6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4618      	mov	r0, r3
 8003a98:	f000 ff44 	bl	8004924 <SDMMC_CmdStopTransfer>
 8003a9c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d008      	beq.n	8003ab6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	431a      	orrs	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 f91f 	bl	8003cf4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f240 523a 	movw	r2, #1338	; 0x53a
 8003abe:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d104      	bne.n	8003ae2 <HAL_SD_IRQHandler+0xda>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f001 fb6a 	bl	80051bc <HAL_SD_RxCpltCallback>
 8003ae8:	e0fb      	b.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f001 fb5c 	bl	80051a8 <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 8003af0:	e0f7      	b.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 80f2 	beq.w	8003ce2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f003 0320 	and.w	r3, r3, #32
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d011      	beq.n	8003b2c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f000 ff09 	bl	8004924 <SDMMC_CmdStopTransfer>
 8003b12:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d008      	beq.n	8003b2c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	431a      	orrs	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f8e4 	bl	8003cf4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f040 80d5 	bne.w	8003ce2 <HAL_SD_IRQHandler+0x2da>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f040 80cf 	bne.w	8003ce2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f022 0208 	bic.w	r2, r2, #8
 8003b52:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f001 fb23 	bl	80051a8 <HAL_SD_TxCpltCallback>
}
 8003b62:	e0be      	b.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d008      	beq.n	8003b84 <HAL_SD_IRQHandler+0x17c>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f003 0308 	and.w	r3, r3, #8
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d003      	beq.n	8003b84 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 fcf4 	bl	800456a <SD_Write_IT>
 8003b82:	e0ae      	b.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b8a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f000 80a7 	beq.w	8003ce2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d005      	beq.n	8003bae <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba6:	f043 0202 	orr.w	r2, r3, #2
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb4:	f003 0308 	and.w	r3, r3, #8
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d005      	beq.n	8003bc8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc0:	f043 0208 	orr.w	r2, r3, #8
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bce:	f003 0320 	and.w	r3, r3, #32
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d005      	beq.n	8003be2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bda:	f043 0220 	orr.w	r2, r3, #32
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003be8:	f003 0310 	and.w	r3, r3, #16
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d005      	beq.n	8003bfc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf4:	f043 0210 	orr.w	r2, r3, #16
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f240 523a 	movw	r2, #1338	; 0x53a
 8003c04:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8003c14:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f000 fe82 	bl	8004924 <SDMMC_CmdStopTransfer>
 8003c20:	4602      	mov	r2, r0
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c26:	431a      	orrs	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f003 0308 	and.w	r3, r3, #8
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00a      	beq.n	8003c4c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f000 f855 	bl	8003cf4 <HAL_SD_ErrorCallback>
}
 8003c4a:	e04a      	b.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d045      	beq.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f003 0310 	and.w	r3, r3, #16
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d104      	bne.n	8003c6a <HAL_SD_IRQHandler+0x262>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f003 0320 	and.w	r3, r3, #32
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d011      	beq.n	8003c8e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6e:	4a1f      	ldr	r2, [pc, #124]	; (8003cec <HAL_SD_IRQHandler+0x2e4>)
 8003c70:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7fc ff11 	bl	8000a9e <HAL_DMA_Abort_IT>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d02f      	beq.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c86:	4618      	mov	r0, r3
 8003c88:	f000 fa2e 	bl	80040e8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003c8c:	e029      	b.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d104      	bne.n	8003ca2 <HAL_SD_IRQHandler+0x29a>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d011      	beq.n	8003cc6 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	4a12      	ldr	r2, [pc, #72]	; (8003cf0 <HAL_SD_IRQHandler+0x2e8>)
 8003ca8:	639a      	str	r2, [r3, #56]	; 0x38
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fc fef5 	bl	8000a9e <HAL_DMA_Abort_IT>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d013      	beq.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f000 fa49 	bl	8004156 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003cc4:	e00d      	b.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f001 fa5a 	bl	8005194 <HAL_SD_AbortCallback>
}
 8003ce0:	e7ff      	b.n	8003ce2 <HAL_SD_IRQHandler+0x2da>
 8003ce2:	bf00      	nop
 8003ce4:	3710      	adds	r7, #16
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	080040e9 	.word	0x080040e9
 8003cf0:	08004157 	.word	0x08004157

08003cf4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d16:	0f9b      	lsrs	r3, r3, #30
 8003d18:	b2da      	uxtb	r2, r3
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d22:	0e9b      	lsrs	r3, r3, #26
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	f003 030f 	and.w	r3, r3, #15
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d34:	0e1b      	lsrs	r3, r3, #24
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d46:	0c1b      	lsrs	r3, r3, #16
 8003d48:	b2da      	uxtb	r2, r3
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d52:	0a1b      	lsrs	r3, r3, #8
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d68:	0d1b      	lsrs	r3, r3, #20
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d74:	0c1b      	lsrs	r3, r3, #16
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	f003 030f 	and.w	r3, r3, #15
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d86:	0bdb      	lsrs	r3, r3, #15
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d98:	0b9b      	lsrs	r3, r3, #14
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003daa:	0b5b      	lsrs	r3, r3, #13
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dbc:	0b1b      	lsrs	r3, r3, #12
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	b2da      	uxtb	r2, r3
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d163      	bne.n	8003ea0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ddc:	009a      	lsls	r2, r3, #2
 8003dde:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003de2:	4013      	ands	r3, r2
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003de8:	0f92      	lsrs	r2, r2, #30
 8003dea:	431a      	orrs	r2, r3
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003df4:	0edb      	lsrs	r3, r3, #27
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	f003 0307 	and.w	r3, r3, #7
 8003dfc:	b2da      	uxtb	r2, r3
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e06:	0e1b      	lsrs	r3, r3, #24
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	f003 0307 	and.w	r3, r3, #7
 8003e0e:	b2da      	uxtb	r2, r3
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e18:	0d5b      	lsrs	r3, r3, #21
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	f003 0307 	and.w	r3, r3, #7
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e2a:	0c9b      	lsrs	r3, r3, #18
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	f003 0307 	and.w	r3, r3, #7
 8003e32:	b2da      	uxtb	r2, r3
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e3c:	0bdb      	lsrs	r3, r3, #15
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	f003 0307 	and.w	r3, r3, #7
 8003e44:	b2da      	uxtb	r2, r3
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	1c5a      	adds	r2, r3, #1
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	7e1b      	ldrb	r3, [r3, #24]
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	f003 0307 	and.w	r3, r3, #7
 8003e5e:	3302      	adds	r3, #2
 8003e60:	2201      	movs	r2, #1
 8003e62:	fa02 f303 	lsl.w	r3, r2, r3
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003e6a:	fb02 f203 	mul.w	r2, r2, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	7a1b      	ldrb	r3, [r3, #8]
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	f003 030f 	and.w	r3, r3, #15
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	409a      	lsls	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003e8c:	0a52      	lsrs	r2, r2, #9
 8003e8e:	fb02 f203 	mul.w	r2, r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e9c:	661a      	str	r2, [r3, #96]	; 0x60
 8003e9e:	e031      	b.n	8003f04 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d11d      	bne.n	8003ee4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003eac:	041b      	lsls	r3, r3, #16
 8003eae:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003eb6:	0c1b      	lsrs	r3, r3, #16
 8003eb8:	431a      	orrs	r2, r3
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	029a      	lsls	r2, r3, #10
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ed8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	661a      	str	r2, [r3, #96]	; 0x60
 8003ee2:	e00f      	b.n	8003f04 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a58      	ldr	r2, [pc, #352]	; (800404c <HAL_SD_GetCardCSD+0x344>)
 8003eea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ef0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e09d      	b.n	8004040 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f08:	0b9b      	lsrs	r3, r3, #14
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f1a:	09db      	lsrs	r3, r3, #7
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f32:	b2da      	uxtb	r2, r3
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3c:	0fdb      	lsrs	r3, r3, #31
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f48:	0f5b      	lsrs	r3, r3, #29
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	f003 0303 	and.w	r3, r3, #3
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f5a:	0e9b      	lsrs	r3, r3, #26
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	f003 0307 	and.w	r3, r3, #7
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6c:	0d9b      	lsrs	r3, r3, #22
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	f003 030f 	and.w	r3, r3, #15
 8003f74:	b2da      	uxtb	r2, r3
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7e:	0d5b      	lsrs	r3, r3, #21
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f9a:	0c1b      	lsrs	r3, r3, #16
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	b2da      	uxtb	r2, r3
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fae:	0bdb      	lsrs	r3, r3, #15
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc2:	0b9b      	lsrs	r3, r3, #14
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	f003 0301 	and.w	r3, r3, #1
 8003fca:	b2da      	uxtb	r2, r3
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd6:	0b5b      	lsrs	r3, r3, #13
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	f003 0301 	and.w	r3, r3, #1
 8003fde:	b2da      	uxtb	r2, r3
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fea:	0b1b      	lsrs	r3, r3, #12
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffe:	0a9b      	lsrs	r3, r3, #10
 8004000:	b2db      	uxtb	r3, r3
 8004002:	f003 0303 	and.w	r3, r3, #3
 8004006:	b2da      	uxtb	r2, r3
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004012:	0a1b      	lsrs	r3, r3, #8
 8004014:	b2db      	uxtb	r3, r3
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	b2da      	uxtb	r2, r3
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004026:	085b      	lsrs	r3, r3, #1
 8004028:	b2db      	uxtb	r3, r3
 800402a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800402e:	b2da      	uxtb	r2, r3
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr
 800404c:	004005ff 	.word	0x004005ff

08004050 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b086      	sub	sp, #24
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80040b0:	2300      	movs	r3, #0
 80040b2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80040b4:	f107 030c 	add.w	r3, r7, #12
 80040b8:	4619      	mov	r1, r3
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f9dc 	bl	8004478 <SD_SendStatus>
 80040c0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d005      	beq.n	80040d4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	0a5b      	lsrs	r3, r3, #9
 80040d8:	f003 030f 	and.w	r3, r3, #15
 80040dc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80040de:	693b      	ldr	r3, [r7, #16]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f240 523a 	movw	r2, #1338	; 0x53a
 80040fe:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f7ff ffd1 	bl	80040a8 <HAL_SD_GetCardState>
 8004106:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	2b06      	cmp	r3, #6
 800411a:	d002      	beq.n	8004122 <SD_DMATxAbort+0x3a>
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	2b05      	cmp	r3, #5
 8004120:	d10a      	bne.n	8004138 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4618      	mov	r0, r3
 8004128:	f000 fbfc 	bl	8004924 <SDMMC_CmdStopTransfer>
 800412c:	4602      	mov	r2, r0
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004132:	431a      	orrs	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800413c:	2b00      	cmp	r3, #0
 800413e:	d103      	bne.n	8004148 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f001 f827 	bl	8005194 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004146:	e002      	b.n	800414e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004148:	68f8      	ldr	r0, [r7, #12]
 800414a:	f7ff fdd3 	bl	8003cf4 <HAL_SD_ErrorCallback>
}
 800414e:	bf00      	nop
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b084      	sub	sp, #16
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004162:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f240 523a 	movw	r2, #1338	; 0x53a
 800416c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f7ff ff9a 	bl	80040a8 <HAL_SD_GetCardState>
 8004174:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	2b06      	cmp	r3, #6
 8004188:	d002      	beq.n	8004190 <SD_DMARxAbort+0x3a>
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	2b05      	cmp	r3, #5
 800418e:	d10a      	bne.n	80041a6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4618      	mov	r0, r3
 8004196:	f000 fbc5 	bl	8004924 <SDMMC_CmdStopTransfer>
 800419a:	4602      	mov	r2, r0
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a0:	431a      	orrs	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d103      	bne.n	80041b6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 fff0 	bl	8005194 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80041b4:	e002      	b.n	80041bc <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f7ff fd9c 	bl	8003cf4 <HAL_SD_ErrorCallback>
}
 80041bc:	bf00      	nop
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80041c4:	b5b0      	push	{r4, r5, r7, lr}
 80041c6:	b094      	sub	sp, #80	; 0x50
 80041c8:	af04      	add	r7, sp, #16
 80041ca:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80041cc:	2301      	movs	r3, #1
 80041ce:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f000 fa77 	bl	80046c8 <SDMMC_GetPowerState>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d102      	bne.n	80041e6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80041e0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80041e4:	e0b6      	b.n	8004354 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ea:	2b03      	cmp	r3, #3
 80041ec:	d02f      	beq.n	800424e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f000 fc5d 	bl	8004ab2 <SDMMC_CmdSendCID>
 80041f8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80041fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <SD_InitCard+0x40>
    {
      return errorstate;
 8004200:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004202:	e0a7      	b.n	8004354 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2100      	movs	r1, #0
 800420a:	4618      	mov	r0, r3
 800420c:	f000 faa1 	bl	8004752 <SDMMC_GetResponse>
 8004210:	4602      	mov	r2, r0
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2104      	movs	r1, #4
 800421c:	4618      	mov	r0, r3
 800421e:	f000 fa98 	bl	8004752 <SDMMC_GetResponse>
 8004222:	4602      	mov	r2, r0
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2108      	movs	r1, #8
 800422e:	4618      	mov	r0, r3
 8004230:	f000 fa8f 	bl	8004752 <SDMMC_GetResponse>
 8004234:	4602      	mov	r2, r0
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	210c      	movs	r1, #12
 8004240:	4618      	mov	r0, r3
 8004242:	f000 fa86 	bl	8004752 <SDMMC_GetResponse>
 8004246:	4602      	mov	r2, r0
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004252:	2b03      	cmp	r3, #3
 8004254:	d00d      	beq.n	8004272 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f107 020e 	add.w	r2, r7, #14
 800425e:	4611      	mov	r1, r2
 8004260:	4618      	mov	r0, r3
 8004262:	f000 fc63 	bl	8004b2c <SDMMC_CmdSetRelAdd>
 8004266:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800426a:	2b00      	cmp	r3, #0
 800426c:	d001      	beq.n	8004272 <SD_InitCard+0xae>
    {
      return errorstate;
 800426e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004270:	e070      	b.n	8004354 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004276:	2b03      	cmp	r3, #3
 8004278:	d036      	beq.n	80042e8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800427a:	89fb      	ldrh	r3, [r7, #14]
 800427c:	461a      	mov	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800428a:	041b      	lsls	r3, r3, #16
 800428c:	4619      	mov	r1, r3
 800428e:	4610      	mov	r0, r2
 8004290:	f000 fc2d 	bl	8004aee <SDMMC_CmdSendCSD>
 8004294:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004296:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004298:	2b00      	cmp	r3, #0
 800429a:	d001      	beq.n	80042a0 <SD_InitCard+0xdc>
    {
      return errorstate;
 800429c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800429e:	e059      	b.n	8004354 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2100      	movs	r1, #0
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 fa53 	bl	8004752 <SDMMC_GetResponse>
 80042ac:	4602      	mov	r2, r0
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2104      	movs	r1, #4
 80042b8:	4618      	mov	r0, r3
 80042ba:	f000 fa4a 	bl	8004752 <SDMMC_GetResponse>
 80042be:	4602      	mov	r2, r0
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2108      	movs	r1, #8
 80042ca:	4618      	mov	r0, r3
 80042cc:	f000 fa41 	bl	8004752 <SDMMC_GetResponse>
 80042d0:	4602      	mov	r2, r0
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	210c      	movs	r1, #12
 80042dc:	4618      	mov	r0, r3
 80042de:	f000 fa38 	bl	8004752 <SDMMC_GetResponse>
 80042e2:	4602      	mov	r2, r0
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	2104      	movs	r1, #4
 80042ee:	4618      	mov	r0, r3
 80042f0:	f000 fa2f 	bl	8004752 <SDMMC_GetResponse>
 80042f4:	4603      	mov	r3, r0
 80042f6:	0d1a      	lsrs	r2, r3, #20
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80042fc:	f107 0310 	add.w	r3, r7, #16
 8004300:	4619      	mov	r1, r3
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7ff fd00 	bl	8003d08 <HAL_SD_GetCardCSD>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d002      	beq.n	8004314 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800430e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004312:	e01f      	b.n	8004354 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6819      	ldr	r1, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800431c:	041b      	lsls	r3, r3, #16
 800431e:	461a      	mov	r2, r3
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	4608      	mov	r0, r1
 8004326:	f000 fb1f 	bl	8004968 <SDMMC_CmdSelDesel>
 800432a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800432c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <SD_InitCard+0x172>
  {
    return errorstate;
 8004332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004334:	e00e      	b.n	8004354 <SD_InitCard+0x190>
  }

#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681d      	ldr	r5, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	466c      	mov	r4, sp
 800433e:	f103 0210 	add.w	r2, r3, #16
 8004342:	ca07      	ldmia	r2, {r0, r1, r2}
 8004344:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004348:	3304      	adds	r3, #4
 800434a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800434c:	4628      	mov	r0, r5
 800434e:	f000 f961 	bl	8004614 <SDMMC_Init>
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3740      	adds	r7, #64	; 0x40
 8004358:	46bd      	mov	sp, r7
 800435a:	bdb0      	pop	{r4, r5, r7, pc}

0800435c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004364:	2300      	movs	r3, #0
 8004366:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	617b      	str	r3, [r7, #20]
 800436c:	2300      	movs	r3, #0
 800436e:	613b      	str	r3, [r7, #16]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4618      	mov	r0, r3
 8004376:	f000 fb1a 	bl	80049ae <SDMMC_CmdGoIdleState>
 800437a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <SD_PowerON+0x2a>
  {
    return errorstate;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	e072      	b.n	800446c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4618      	mov	r0, r3
 800438c:	f000 fb2d 	bl	80049ea <SDMMC_CmdOperCond>
 8004390:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00d      	beq.n	80043b4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 fb03 	bl	80049ae <SDMMC_CmdGoIdleState>
 80043a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d004      	beq.n	80043ba <SD_PowerON+0x5e>
    {
      return errorstate;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	e05b      	b.n	800446c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d137      	bne.n	8004432 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2100      	movs	r1, #0
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 fb2d 	bl	8004a28 <SDMMC_CmdAppCommand>
 80043ce:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d02d      	beq.n	8004432 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80043d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80043da:	e047      	b.n	800446c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2100      	movs	r1, #0
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 fb20 	bl	8004a28 <SDMMC_CmdAppCommand>
 80043e8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <SD_PowerON+0x98>
    {
      return errorstate;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	e03b      	b.n	800446c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	491e      	ldr	r1, [pc, #120]	; (8004474 <SD_PowerON+0x118>)
 80043fa:	4618      	mov	r0, r3
 80043fc:	f000 fb36 	bl	8004a6c <SDMMC_CmdAppOperCommand>
 8004400:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d002      	beq.n	800440e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004408:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800440c:	e02e      	b.n	800446c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2100      	movs	r1, #0
 8004414:	4618      	mov	r0, r3
 8004416:	f000 f99c 	bl	8004752 <SDMMC_GetResponse>
 800441a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	0fdb      	lsrs	r3, r3, #31
 8004420:	2b01      	cmp	r3, #1
 8004422:	d101      	bne.n	8004428 <SD_PowerON+0xcc>
 8004424:	2301      	movs	r3, #1
 8004426:	e000      	b.n	800442a <SD_PowerON+0xce>
 8004428:	2300      	movs	r3, #0
 800442a:	613b      	str	r3, [r7, #16]

    count++;
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	3301      	adds	r3, #1
 8004430:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004438:	4293      	cmp	r3, r2
 800443a:	d802      	bhi.n	8004442 <SD_PowerON+0xe6>
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d0cc      	beq.n	80043dc <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8004448:	4293      	cmp	r3, r2
 800444a:	d902      	bls.n	8004452 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800444c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004450:	e00c      	b.n	800446c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d003      	beq.n	8004464 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	645a      	str	r2, [r3, #68]	; 0x44
 8004462:	e002      	b.n	800446a <SD_PowerON+0x10e>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800446a:	2300      	movs	r3, #0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3718      	adds	r7, #24
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	c1100000 	.word	0xc1100000

08004478 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d102      	bne.n	800448e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8004488:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800448c:	e018      	b.n	80044c0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004496:	041b      	lsls	r3, r3, #16
 8004498:	4619      	mov	r1, r3
 800449a:	4610      	mov	r0, r2
 800449c:	f000 fb67 	bl	8004b6e <SDMMC_CmdSendStatus>
 80044a0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d001      	beq.n	80044ac <SD_SendStatus+0x34>
  {
    return errorstate;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	e009      	b.n	80044c0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2100      	movs	r1, #0
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 f94d 	bl	8004752 <SDMMC_GetResponse>
 80044b8:	4602      	mov	r2, r0
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b086      	sub	sp, #24
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044da:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d03f      	beq.n	8004562 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80044e2:	2300      	movs	r3, #0
 80044e4:	617b      	str	r3, [r7, #20]
 80044e6:	e033      	b.n	8004550 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4618      	mov	r0, r3
 80044ee:	f000 f8be 	bl	800466e <SDMMC_ReadFIFO>
 80044f2:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	701a      	strb	r2, [r3, #0]
      tmp++;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	3301      	adds	r3, #1
 8004500:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	3b01      	subs	r3, #1
 8004506:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	0a1b      	lsrs	r3, r3, #8
 800450c:	b2da      	uxtb	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	3301      	adds	r3, #1
 8004516:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	3b01      	subs	r3, #1
 800451c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	0c1b      	lsrs	r3, r3, #16
 8004522:	b2da      	uxtb	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	3301      	adds	r3, #1
 800452c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	3b01      	subs	r3, #1
 8004532:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	0e1b      	lsrs	r3, r3, #24
 8004538:	b2da      	uxtb	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	3301      	adds	r3, #1
 8004542:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	3b01      	subs	r3, #1
 8004548:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	3301      	adds	r3, #1
 800454e:	617b      	str	r3, [r7, #20]
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	2b07      	cmp	r3, #7
 8004554:	d9c8      	bls.n	80044e8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8004562:	bf00      	nop
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b086      	sub	sp, #24
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d043      	beq.n	800460c <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004584:	2300      	movs	r3, #0
 8004586:	617b      	str	r3, [r7, #20]
 8004588:	e037      	b.n	80045fa <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	3301      	adds	r3, #1
 8004594:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	3b01      	subs	r3, #1
 800459a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	021a      	lsls	r2, r3, #8
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	3301      	adds	r3, #1
 80045ac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	3b01      	subs	r3, #1
 80045b2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	041a      	lsls	r2, r3, #16
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	4313      	orrs	r3, r2
 80045be:	60bb      	str	r3, [r7, #8]
      tmp++;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	3301      	adds	r3, #1
 80045c4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	3b01      	subs	r3, #1
 80045ca:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	061a      	lsls	r2, r3, #24
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	3301      	adds	r3, #1
 80045dc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	3b01      	subs	r3, #1
 80045e2:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f107 0208 	add.w	r2, r7, #8
 80045ec:	4611      	mov	r1, r2
 80045ee:	4618      	mov	r0, r3
 80045f0:	f000 f84a 	bl	8004688 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	3301      	adds	r3, #1
 80045f8:	617b      	str	r3, [r7, #20]
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2b07      	cmp	r3, #7
 80045fe:	d9c4      	bls.n	800458a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	693a      	ldr	r2, [r7, #16]
 800460a:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800460c:	bf00      	nop
 800460e:	3718      	adds	r7, #24
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8004614:	b084      	sub	sp, #16
 8004616:	b480      	push	{r7}
 8004618:	b085      	sub	sp, #20
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
 800461e:	f107 001c 	add.w	r0, r7, #28
 8004622:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8004626:	2300      	movs	r3, #0
 8004628:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
 800462a:	6a3b      	ldr	r3, [r7, #32]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	4313      	orrs	r3, r2
 8004630:	60fb      	str	r3, [r7, #12]
#endif
  tmpreg |= (Init.ClockEdge           |\
 8004632:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 8004634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  tmpreg |= (Init.ClockEdge           |\
 8004636:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8004638:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800463a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800463c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800463e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8004640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8004642:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	4313      	orrs	r3, r2
 8004648:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8004652:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004656:	68fa      	ldr	r2, [r7, #12]
 8004658:	431a      	orrs	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	b004      	add	sp, #16
 800466c:	4770      	bx	lr

0800466e <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800466e:	b480      	push	{r7}
 8004670:	b083      	sub	sp, #12
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800467c:	4618      	mov	r0, r3
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr

080046aa <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 80046aa:	b580      	push	{r7, lr}
 80046ac:	b082      	sub	sp, #8
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
#else
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2203      	movs	r2, #3
 80046b6:	601a      	str	r2, [r3, #0]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80046b8:	2002      	movs	r0, #2
 80046ba:	f7fc f8bb 	bl	8000834 <HAL_Delay>

  return HAL_OK;
 80046be:	2300      	movs	r3, #0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0303 	and.w	r3, r3, #3
}
 80046d8:	4618      	mov	r0, r3
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80046ee:	2300      	movs	r3, #0
 80046f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004702:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8004708:	431a      	orrs	r2, r3
                       Command->CPSM);
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800470e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800471e:	f023 030f 	bic.w	r3, r3, #15
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	431a      	orrs	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	b2db      	uxtb	r3, r3
}
 8004746:	4618      	mov	r0, r3
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr

08004752 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8004752:	b480      	push	{r7}
 8004754:	b085      	sub	sp, #20
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
 800475a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	3314      	adds	r3, #20
 8004760:	461a      	mov	r2, r3
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	4413      	add	r3, r2
 8004766:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004782:	2300      	movs	r3, #0
 8004784:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	685a      	ldr	r2, [r3, #4]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800479e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80047a4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80047aa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b6:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	431a      	orrs	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80047c2:	2300      	movs	r3, #0

}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b088      	sub	sp, #32
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80047de:	2310      	movs	r3, #16
 80047e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80047e2:	2340      	movs	r3, #64	; 0x40
 80047e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80047e6:	2300      	movs	r3, #0
 80047e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80047ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047ee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80047f0:	f107 0308 	add.w	r3, r7, #8
 80047f4:	4619      	mov	r1, r3
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7ff ff74 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80047fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004800:	2110      	movs	r1, #16
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 f9d6 	bl	8004bb4 <SDMMC_GetCmdResp1>
 8004808:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800480a:	69fb      	ldr	r3, [r7, #28]
}
 800480c:	4618      	mov	r0, r3
 800480e:	3720      	adds	r7, #32
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b088      	sub	sp, #32
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004822:	2311      	movs	r3, #17
 8004824:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004826:	2340      	movs	r3, #64	; 0x40
 8004828:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800482a:	2300      	movs	r3, #0
 800482c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800482e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004832:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004834:	f107 0308 	add.w	r3, r7, #8
 8004838:	4619      	mov	r1, r3
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f7ff ff52 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8004840:	f241 3288 	movw	r2, #5000	; 0x1388
 8004844:	2111      	movs	r1, #17
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 f9b4 	bl	8004bb4 <SDMMC_GetCmdResp1>
 800484c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800484e:	69fb      	ldr	r3, [r7, #28]
}
 8004850:	4618      	mov	r0, r3
 8004852:	3720      	adds	r7, #32
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b088      	sub	sp, #32
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004866:	2312      	movs	r3, #18
 8004868:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800486a:	2340      	movs	r3, #64	; 0x40
 800486c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004872:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004876:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004878:	f107 0308 	add.w	r3, r7, #8
 800487c:	4619      	mov	r1, r3
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f7ff ff30 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8004884:	f241 3288 	movw	r2, #5000	; 0x1388
 8004888:	2112      	movs	r1, #18
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f992 	bl	8004bb4 <SDMMC_GetCmdResp1>
 8004890:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004892:	69fb      	ldr	r3, [r7, #28]
}
 8004894:	4618      	mov	r0, r3
 8004896:	3720      	adds	r7, #32
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b088      	sub	sp, #32
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80048aa:	2318      	movs	r3, #24
 80048ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80048ae:	2340      	movs	r3, #64	; 0x40
 80048b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80048b2:	2300      	movs	r3, #0
 80048b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80048b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80048bc:	f107 0308 	add.w	r3, r7, #8
 80048c0:	4619      	mov	r1, r3
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7ff ff0e 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80048c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048cc:	2118      	movs	r1, #24
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f970 	bl	8004bb4 <SDMMC_GetCmdResp1>
 80048d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80048d6:	69fb      	ldr	r3, [r7, #28]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3720      	adds	r7, #32
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b088      	sub	sp, #32
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80048ee:	2319      	movs	r3, #25
 80048f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80048f2:	2340      	movs	r3, #64	; 0x40
 80048f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80048f6:	2300      	movs	r3, #0
 80048f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80048fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048fe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004900:	f107 0308 	add.w	r3, r7, #8
 8004904:	4619      	mov	r1, r3
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7ff feec 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800490c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004910:	2119      	movs	r1, #25
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f94e 	bl	8004bb4 <SDMMC_GetCmdResp1>
 8004918:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800491a:	69fb      	ldr	r3, [r7, #28]
}
 800491c:	4618      	mov	r0, r3
 800491e:	3720      	adds	r7, #32
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b088      	sub	sp, #32
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8004930:	230c      	movs	r3, #12
 8004932:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004934:	2340      	movs	r3, #64	; 0x40
 8004936:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004938:	2300      	movs	r3, #0
 800493a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800493c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004940:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004942:	f107 0308 	add.w	r3, r7, #8
 8004946:	4619      	mov	r1, r3
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f7ff fecb 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800494e:	4a05      	ldr	r2, [pc, #20]	; (8004964 <SDMMC_CmdStopTransfer+0x40>)
 8004950:	210c      	movs	r1, #12
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f92e 	bl	8004bb4 <SDMMC_GetCmdResp1>
 8004958:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 800495a:	69fb      	ldr	r3, [r7, #28]
}
 800495c:	4618      	mov	r0, r3
 800495e:	3720      	adds	r7, #32
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	05f5e100 	.word	0x05f5e100

08004968 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b08a      	sub	sp, #40	; 0x28
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8004978:	2307      	movs	r3, #7
 800497a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800497c:	2340      	movs	r3, #64	; 0x40
 800497e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004980:	2300      	movs	r3, #0
 8004982:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004984:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004988:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800498a:	f107 0310 	add.w	r3, r7, #16
 800498e:	4619      	mov	r1, r3
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f7ff fea7 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8004996:	f241 3288 	movw	r2, #5000	; 0x1388
 800499a:	2107      	movs	r1, #7
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f909 	bl	8004bb4 <SDMMC_GetCmdResp1>
 80049a2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80049a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3728      	adds	r7, #40	; 0x28
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b088      	sub	sp, #32
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80049b6:	2300      	movs	r3, #0
 80049b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80049ba:	2300      	movs	r3, #0
 80049bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80049be:	2300      	movs	r3, #0
 80049c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80049c2:	2300      	movs	r3, #0
 80049c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80049c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80049cc:	f107 0308 	add.w	r3, r7, #8
 80049d0:	4619      	mov	r1, r3
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7ff fe86 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 fb23 	bl	8005024 <SDMMC_GetCmdError>
 80049de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80049e0:	69fb      	ldr	r3, [r7, #28]
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3720      	adds	r7, #32
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b088      	sub	sp, #32
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80049f2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80049f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80049f8:	2308      	movs	r3, #8
 80049fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80049fc:	2340      	movs	r3, #64	; 0x40
 80049fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004a00:	2300      	movs	r3, #0
 8004a02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004a04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a08:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004a0a:	f107 0308 	add.w	r3, r7, #8
 8004a0e:	4619      	mov	r1, r3
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f7ff fe67 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 fab6 	bl	8004f88 <SDMMC_GetCmdResp7>
 8004a1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004a1e:	69fb      	ldr	r3, [r7, #28]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3720      	adds	r7, #32
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b088      	sub	sp, #32
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8004a36:	2337      	movs	r3, #55	; 0x37
 8004a38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004a3a:	2340      	movs	r3, #64	; 0x40
 8004a3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004a42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a46:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004a48:	f107 0308 	add.w	r3, r7, #8
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7ff fe48 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8004a54:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a58:	2137      	movs	r1, #55	; 0x37
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f000 f8aa 	bl	8004bb4 <SDMMC_GetCmdResp1>
 8004a60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004a62:	69fb      	ldr	r3, [r7, #28]
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3720      	adds	r7, #32
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b088      	sub	sp, #32
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004a7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a80:	60bb      	str	r3, [r7, #8]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8004a82:	2329      	movs	r3, #41	; 0x29
 8004a84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004a86:	2340      	movs	r3, #64	; 0x40
 8004a88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004a8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a92:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004a94:	f107 0308 	add.w	r3, r7, #8
 8004a98:	4619      	mov	r1, r3
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7ff fe22 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 f9bd 	bl	8004e20 <SDMMC_GetCmdResp3>
 8004aa6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004aa8:	69fb      	ldr	r3, [r7, #28]
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3720      	adds	r7, #32
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b088      	sub	sp, #32
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8004aba:	2300      	movs	r3, #0
 8004abc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8004abe:	2302      	movs	r3, #2
 8004ac0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8004ac2:	23c0      	movs	r3, #192	; 0xc0
 8004ac4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ace:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004ad0:	f107 0308 	add.w	r3, r7, #8
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7ff fe04 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f000 f957 	bl	8004d90 <SDMMC_GetCmdResp2>
 8004ae2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004ae4:	69fb      	ldr	r3, [r7, #28]
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3720      	adds	r7, #32
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8004aee:	b580      	push	{r7, lr}
 8004af0:	b088      	sub	sp, #32
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
 8004af6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8004afc:	2309      	movs	r3, #9
 8004afe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8004b00:	23c0      	movs	r3, #192	; 0xc0
 8004b02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004b04:	2300      	movs	r3, #0
 8004b06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004b08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b0c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004b0e:	f107 0308 	add.w	r3, r7, #8
 8004b12:	4619      	mov	r1, r3
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7ff fde5 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 f938 	bl	8004d90 <SDMMC_GetCmdResp2>
 8004b20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004b22:	69fb      	ldr	r3, [r7, #28]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3720      	adds	r7, #32
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b088      	sub	sp, #32
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004b3e:	2340      	movs	r3, #64	; 0x40
 8004b40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004b42:	2300      	movs	r3, #0
 8004b44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004b46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b4a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004b4c:	f107 0308 	add.w	r3, r7, #8
 8004b50:	4619      	mov	r1, r3
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7ff fdc6 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8004b58:	683a      	ldr	r2, [r7, #0]
 8004b5a:	2103      	movs	r1, #3
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 f99d 	bl	8004e9c <SDMMC_GetCmdResp6>
 8004b62:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004b64:	69fb      	ldr	r3, [r7, #28]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3720      	adds	r7, #32
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}

08004b6e <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8004b6e:	b580      	push	{r7, lr}
 8004b70:	b088      	sub	sp, #32
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
 8004b76:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8004b7c:	230d      	movs	r3, #13
 8004b7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004b80:	2340      	movs	r3, #64	; 0x40
 8004b82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004b84:	2300      	movs	r3, #0
 8004b86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004b88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b8c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004b8e:	f107 0308 	add.w	r3, r7, #8
 8004b92:	4619      	mov	r1, r3
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f7ff fda5 	bl	80046e4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8004b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b9e:	210d      	movs	r1, #13
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 f807 	bl	8004bb4 <SDMMC_GetCmdResp1>
 8004ba6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8004ba8:	69fb      	ldr	r3, [r7, #28]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3720      	adds	r7, #32
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
	...

08004bb4 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b088      	sub	sp, #32
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	607a      	str	r2, [r7, #4]
 8004bc0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8004bc2:	4b70      	ldr	r3, [pc, #448]	; (8004d84 <SDMMC_GetCmdResp1+0x1d0>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a70      	ldr	r2, [pc, #448]	; (8004d88 <SDMMC_GetCmdResp1+0x1d4>)
 8004bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004bcc:	0a5a      	lsrs	r2, r3, #9
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	fb02 f303 	mul.w	r3, r2, r3
 8004bd4:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	1e5a      	subs	r2, r3, #1
 8004bda:	61fa      	str	r2, [r7, #28]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d102      	bne.n	8004be6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004be0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004be4:	e0c9      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bea:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d0ef      	beq.n	8004bd6 <SDMMC_GetCmdResp1+0x22>
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1ea      	bne.n	8004bd6 <SDMMC_GetCmdResp1+0x22>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c04:	f003 0304 	and.w	r3, r3, #4
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d004      	beq.n	8004c16 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2204      	movs	r2, #4
 8004c10:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004c12:	2304      	movs	r3, #4
 8004c14:	e0b1      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c1a:	f003 0301 	and.w	r3, r3, #1
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d004      	beq.n	8004c2c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2201      	movs	r2, #1
 8004c26:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e0a6      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	22c5      	movs	r2, #197	; 0xc5
 8004c30:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f7ff fd80 	bl	8004738 <SDMMC_GetCommandResponse>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	7afb      	ldrb	r3, [r7, #11]
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d001      	beq.n	8004c46 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e099      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8004c46:	2100      	movs	r1, #0
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f7ff fd82 	bl	8004752 <SDMMC_GetResponse>
 8004c4e:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	4b4e      	ldr	r3, [pc, #312]	; (8004d8c <SDMMC_GetCmdResp1+0x1d8>)
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	e08d      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	da02      	bge.n	8004c6a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8004c64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c68:	e087      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8004c74:	2340      	movs	r3, #64	; 0x40
 8004c76:	e080      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8004c82:	2380      	movs	r3, #128	; 0x80
 8004c84:	e079      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8004c90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c94:	e071      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d002      	beq.n	8004ca6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8004ca0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ca4:	e069      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d002      	beq.n	8004cb6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8004cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cb4:	e061      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d002      	beq.n	8004cc6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8004cc0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004cc4:	e059      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d002      	beq.n	8004cd6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004cd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004cd4:	e051      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d002      	beq.n	8004ce6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004ce0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ce4:	e049      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8004cf0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004cf4:	e041      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8004d00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d04:	e039      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8004d10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d14:	e031      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d002      	beq.n	8004d26 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8004d20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d24:	e029      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d002      	beq.n	8004d36 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8004d30:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004d34:	e021      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d002      	beq.n	8004d46 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004d40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004d44:	e019      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d002      	beq.n	8004d56 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8004d50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004d54:	e011      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d002      	beq.n	8004d66 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8004d60:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004d64:	e009      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f003 0308 	and.w	r3, r3, #8
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d002      	beq.n	8004d76 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8004d70:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004d74:	e001      	b.n	8004d7a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004d76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3720      	adds	r7, #32
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	20000000 	.word	0x20000000
 8004d88:	10624dd3 	.word	0x10624dd3
 8004d8c:	fdffe008 	.word	0xfdffe008

08004d90 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004d98:	4b1f      	ldr	r3, [pc, #124]	; (8004e18 <SDMMC_GetCmdResp2+0x88>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a1f      	ldr	r2, [pc, #124]	; (8004e1c <SDMMC_GetCmdResp2+0x8c>)
 8004d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004da2:	0a5b      	lsrs	r3, r3, #9
 8004da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004da8:	fb02 f303 	mul.w	r3, r2, r3
 8004dac:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	1e5a      	subs	r2, r3, #1
 8004db2:	60fa      	str	r2, [r7, #12]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d102      	bne.n	8004dbe <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004db8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004dbc:	e026      	b.n	8004e0c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dc2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d0ef      	beq.n	8004dae <SDMMC_GetCmdResp2+0x1e>
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1ea      	bne.n	8004dae <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ddc:	f003 0304 	and.w	r3, r3, #4
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d004      	beq.n	8004dee <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2204      	movs	r2, #4
 8004de8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004dea:	2304      	movs	r3, #4
 8004dec:	e00e      	b.n	8004e0c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d004      	beq.n	8004e04 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e003      	b.n	8004e0c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	22c5      	movs	r2, #197	; 0xc5
 8004e08:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8004e0a:	2300      	movs	r3, #0
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3714      	adds	r7, #20
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr
 8004e18:	20000000 	.word	0x20000000
 8004e1c:	10624dd3 	.word	0x10624dd3

08004e20 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b085      	sub	sp, #20
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004e28:	4b1a      	ldr	r3, [pc, #104]	; (8004e94 <SDMMC_GetCmdResp3+0x74>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a1a      	ldr	r2, [pc, #104]	; (8004e98 <SDMMC_GetCmdResp3+0x78>)
 8004e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e32:	0a5b      	lsrs	r3, r3, #9
 8004e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e38:	fb02 f303 	mul.w	r3, r2, r3
 8004e3c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	1e5a      	subs	r2, r3, #1
 8004e42:	60fa      	str	r2, [r7, #12]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d102      	bne.n	8004e4e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004e48:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004e4c:	e01b      	b.n	8004e86 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e52:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0ef      	beq.n	8004e3e <SDMMC_GetCmdResp3+0x1e>
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1ea      	bne.n	8004e3e <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d004      	beq.n	8004e7e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2204      	movs	r2, #4
 8004e78:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004e7a:	2304      	movs	r3, #4
 8004e7c:	e003      	b.n	8004e86 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	22c5      	movs	r2, #197	; 0xc5
 8004e82:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	20000000 	.word	0x20000000
 8004e98:	10624dd3 	.word	0x10624dd3

08004e9c <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b088      	sub	sp, #32
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	607a      	str	r2, [r7, #4]
 8004ea8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004eaa:	4b35      	ldr	r3, [pc, #212]	; (8004f80 <SDMMC_GetCmdResp6+0xe4>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a35      	ldr	r2, [pc, #212]	; (8004f84 <SDMMC_GetCmdResp6+0xe8>)
 8004eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb4:	0a5b      	lsrs	r3, r3, #9
 8004eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eba:	fb02 f303 	mul.w	r3, r2, r3
 8004ebe:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	1e5a      	subs	r2, r3, #1
 8004ec4:	61fa      	str	r2, [r7, #28]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d102      	bne.n	8004ed0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004eca:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004ece:	e052      	b.n	8004f76 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ed4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d0ef      	beq.n	8004ec0 <SDMMC_GetCmdResp6+0x24>
 8004ee0:	69bb      	ldr	r3, [r7, #24]
 8004ee2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1ea      	bne.n	8004ec0 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eee:	f003 0304 	and.w	r3, r3, #4
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d004      	beq.n	8004f00 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2204      	movs	r2, #4
 8004efa:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004efc:	2304      	movs	r3, #4
 8004efe:	e03a      	b.n	8004f76 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f04:	f003 0301 	and.w	r3, r3, #1
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d004      	beq.n	8004f16 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e02f      	b.n	8004f76 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f7ff fc0e 	bl	8004738 <SDMMC_GetCommandResponse>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	461a      	mov	r2, r3
 8004f20:	7afb      	ldrb	r3, [r7, #11]
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d001      	beq.n	8004f2a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e025      	b.n	8004f76 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	22c5      	movs	r2, #197	; 0xc5
 8004f2e:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8004f30:	2100      	movs	r1, #0
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f7ff fc0d 	bl	8004752 <SDMMC_GetResponse>
 8004f38:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d106      	bne.n	8004f52 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	0c1b      	lsrs	r3, r3, #16
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	e011      	b.n	8004f76 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004f5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f60:	e009      	b.n	8004f76 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d002      	beq.n	8004f72 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8004f6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f70:	e001      	b.n	8004f76 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004f72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3720      	adds	r7, #32
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	20000000 	.word	0x20000000
 8004f84:	10624dd3 	.word	0x10624dd3

08004f88 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8004f90:	4b22      	ldr	r3, [pc, #136]	; (800501c <SDMMC_GetCmdResp7+0x94>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a22      	ldr	r2, [pc, #136]	; (8005020 <SDMMC_GetCmdResp7+0x98>)
 8004f96:	fba2 2303 	umull	r2, r3, r2, r3
 8004f9a:	0a5b      	lsrs	r3, r3, #9
 8004f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fa0:	fb02 f303 	mul.w	r3, r2, r3
 8004fa4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	1e5a      	subs	r2, r3, #1
 8004faa:	60fa      	str	r2, [r7, #12]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d102      	bne.n	8004fb6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8004fb0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004fb4:	e02c      	b.n	8005010 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fba:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d0ef      	beq.n	8004fa6 <SDMMC_GetCmdResp7+0x1e>
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1ea      	bne.n	8004fa6 <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d004      	beq.n	8004fe6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2204      	movs	r2, #4
 8004fe0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8004fe2:	2304      	movs	r3, #4
 8004fe4:	e014      	b.n	8005010 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d004      	beq.n	8004ffc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e009      	b.n	8005010 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005004:	2b00      	cmp	r3, #0
 8005006:	d002      	beq.n	800500e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2240      	movs	r2, #64	; 0x40
 800500c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800500e:	2300      	movs	r3, #0

}
 8005010:	4618      	mov	r0, r3
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	20000000 	.word	0x20000000
 8005020:	10624dd3 	.word	0x10624dd3

08005024 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800502c:	4b11      	ldr	r3, [pc, #68]	; (8005074 <SDMMC_GetCmdError+0x50>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a11      	ldr	r2, [pc, #68]	; (8005078 <SDMMC_GetCmdError+0x54>)
 8005032:	fba2 2303 	umull	r2, r3, r2, r3
 8005036:	0a5b      	lsrs	r3, r3, #9
 8005038:	f241 3288 	movw	r2, #5000	; 0x1388
 800503c:	fb02 f303 	mul.w	r3, r2, r3
 8005040:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	1e5a      	subs	r2, r3, #1
 8005046:	60fa      	str	r2, [r7, #12]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d102      	bne.n	8005052 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800504c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005050:	e009      	b.n	8005066 <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800505a:	2b00      	cmp	r3, #0
 800505c:	d0f1      	beq.n	8005042 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	22c5      	movs	r2, #197	; 0xc5
 8005062:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3714      	adds	r7, #20
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	20000000 	.word	0x20000000
 8005078:	10624dd3 	.word	0x10624dd3

0800507c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8005080:	4904      	ldr	r1, [pc, #16]	; (8005094 <MX_FATFS_Init+0x18>)
 8005082:	4805      	ldr	r0, [pc, #20]	; (8005098 <MX_FATFS_Init+0x1c>)
 8005084:	f003 f99c 	bl	80083c0 <FATFS_LinkDriver>
 8005088:	4603      	mov	r3, r0
 800508a:	461a      	mov	r2, r3
 800508c:	4b03      	ldr	r3, [pc, #12]	; (800509c <MX_FATFS_Init+0x20>)
 800508e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005090:	bf00      	nop
 8005092:	bd80      	pop	{r7, pc}
 8005094:	200002e8 	.word	0x200002e8
 8005098:	080086a0 	.word	0x080086a0
 800509c:	200002e4 	.word	0x200002e4

080050a0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80050a0:	b480      	push	{r7}
 80050a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80050a4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80050b6:	2300      	movs	r3, #0
 80050b8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80050ba:	f000 f89e 	bl	80051fa <BSP_SD_IsDetected>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d001      	beq.n	80050c8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80050c4:	2302      	movs	r3, #2
 80050c6:	e005      	b.n	80050d4 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80050c8:	4804      	ldr	r0, [pc, #16]	; (80050dc <BSP_SD_Init+0x2c>)
 80050ca:	f7fe f851 	bl	8003170 <HAL_SD_Init>
 80050ce:	4603      	mov	r3, r0
 80050d0:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 80050d2:	79fb      	ldrb	r3, [r7, #7]
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3708      	adds	r7, #8
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	2000025c 	.word	0x2000025c

080050e0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b088      	sub	sp, #32
 80050e4:	af02      	add	r7, sp, #8
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]
 80050ec:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80050ee:	2300      	movs	r3, #0
 80050f0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	9300      	str	r3, [sp, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	68ba      	ldr	r2, [r7, #8]
 80050fa:	68f9      	ldr	r1, [r7, #12]
 80050fc:	4806      	ldr	r0, [pc, #24]	; (8005118 <BSP_SD_ReadBlocks+0x38>)
 80050fe:	f7fe f91f 	bl	8003340 <HAL_SD_ReadBlocks>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d001      	beq.n	800510c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800510c:	7dfb      	ldrb	r3, [r7, #23]
}
 800510e:	4618      	mov	r0, r3
 8005110:	3718      	adds	r7, #24
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	2000025c 	.word	0x2000025c

0800511c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b088      	sub	sp, #32
 8005120:	af02      	add	r7, sp, #8
 8005122:	60f8      	str	r0, [r7, #12]
 8005124:	60b9      	str	r1, [r7, #8]
 8005126:	607a      	str	r2, [r7, #4]
 8005128:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800512a:	2300      	movs	r3, #0
 800512c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	9300      	str	r3, [sp, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68ba      	ldr	r2, [r7, #8]
 8005136:	68f9      	ldr	r1, [r7, #12]
 8005138:	4806      	ldr	r0, [pc, #24]	; (8005154 <BSP_SD_WriteBlocks+0x38>)
 800513a:	f7fe fadf 	bl	80036fc <HAL_SD_WriteBlocks>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d001      	beq.n	8005148 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8005148:	7dfb      	ldrb	r3, [r7, #23]
}
 800514a:	4618      	mov	r0, r3
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	2000025c 	.word	0x2000025c

08005158 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800515c:	4805      	ldr	r0, [pc, #20]	; (8005174 <BSP_SD_GetCardState+0x1c>)
 800515e:	f7fe ffa3 	bl	80040a8 <HAL_SD_GetCardState>
 8005162:	4603      	mov	r3, r0
 8005164:	2b04      	cmp	r3, #4
 8005166:	bf14      	ite	ne
 8005168:	2301      	movne	r3, #1
 800516a:	2300      	moveq	r3, #0
 800516c:	b2db      	uxtb	r3, r3
}
 800516e:	4618      	mov	r0, r3
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	2000025c 	.word	0x2000025c

08005178 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8005180:	6879      	ldr	r1, [r7, #4]
 8005182:	4803      	ldr	r0, [pc, #12]	; (8005190 <BSP_SD_GetCardInfo+0x18>)
 8005184:	f7fe ff64 	bl	8004050 <HAL_SD_GetCardInfo>
}
 8005188:	bf00      	nop
 800518a:	3708      	adds	r7, #8
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	2000025c 	.word	0x2000025c

08005194 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800519c:	f000 f818 	bl	80051d0 <BSP_SD_AbortCallback>
}
 80051a0:	bf00      	nop
 80051a2:	3708      	adds	r7, #8
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b082      	sub	sp, #8
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80051b0:	f000 f815 	bl	80051de <BSP_SD_WriteCpltCallback>
}
 80051b4:	bf00      	nop
 80051b6:	3708      	adds	r7, #8
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80051c4:	f000 f812 	bl	80051ec <BSP_SD_ReadCpltCallback>
}
 80051c8:	bf00      	nop
 80051ca:	3708      	adds	r7, #8
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80051d0:	b480      	push	{r7}
 80051d2:	af00      	add	r7, sp, #0

}
 80051d4:	bf00      	nop
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 80051de:	b480      	push	{r7}
 80051e0:	af00      	add	r7, sp, #0

}
 80051e2:	bf00      	nop
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 80051ec:	b480      	push	{r7}
 80051ee:	af00      	add	r7, sp, #0

}
 80051f0:	bf00      	nop
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b082      	sub	sp, #8
 80051fe:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8005200:	2301      	movs	r3, #1
 8005202:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8005204:	f000 f80b 	bl	800521e <BSP_PlatformIsDetected>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d101      	bne.n	8005212 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800520e:	2300      	movs	r3, #0
 8005210:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8005212:	79fb      	ldrb	r3, [r7, #7]
 8005214:	b2db      	uxtb	r3, r3
}
 8005216:	4618      	mov	r0, r3
 8005218:	3708      	adds	r7, #8
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}

0800521e <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800521e:	b580      	push	{r7, lr}
 8005220:	b082      	sub	sp, #8
 8005222:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8005224:	2301      	movs	r3, #1
 8005226:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8005228:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800522c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005230:	f7fb fe20 	bl	8000e74 <HAL_GPIO_ReadPin>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d001      	beq.n	800523e <BSP_PlatformIsDetected+0x20>
    {
        status = SD_NOT_PRESENT;
 800523a:	2300      	movs	r3, #0
 800523c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800523e:	79fb      	ldrb	r3, [r7, #7]
}
 8005240:	4618      	mov	r0, r3
 8005242:	3708      	adds	r7, #8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	4603      	mov	r3, r0
 8005250:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8005252:	4b0b      	ldr	r3, [pc, #44]	; (8005280 <SD_CheckStatus+0x38>)
 8005254:	2201      	movs	r2, #1
 8005256:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8005258:	f7ff ff7e 	bl	8005158 <BSP_SD_GetCardState>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d107      	bne.n	8005272 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8005262:	4b07      	ldr	r3, [pc, #28]	; (8005280 <SD_CheckStatus+0x38>)
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	b2db      	uxtb	r3, r3
 8005268:	f023 0301 	bic.w	r3, r3, #1
 800526c:	b2da      	uxtb	r2, r3
 800526e:	4b04      	ldr	r3, [pc, #16]	; (8005280 <SD_CheckStatus+0x38>)
 8005270:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8005272:	4b03      	ldr	r3, [pc, #12]	; (8005280 <SD_CheckStatus+0x38>)
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	b2db      	uxtb	r3, r3
}
 8005278:	4618      	mov	r0, r3
 800527a:	3708      	adds	r7, #8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	20000009 	.word	0x20000009

08005284 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b082      	sub	sp, #8
 8005288:	af00      	add	r7, sp, #0
 800528a:	4603      	mov	r3, r0
 800528c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800528e:	4b0b      	ldr	r3, [pc, #44]	; (80052bc <SD_initialize+0x38>)
 8005290:	2201      	movs	r2, #1
 8005292:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8005294:	f7ff ff0c 	bl	80050b0 <BSP_SD_Init>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d107      	bne.n	80052ae <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800529e:	79fb      	ldrb	r3, [r7, #7]
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7ff ffd1 	bl	8005248 <SD_CheckStatus>
 80052a6:	4603      	mov	r3, r0
 80052a8:	461a      	mov	r2, r3
 80052aa:	4b04      	ldr	r3, [pc, #16]	; (80052bc <SD_initialize+0x38>)
 80052ac:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80052ae:	4b03      	ldr	r3, [pc, #12]	; (80052bc <SD_initialize+0x38>)
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	b2db      	uxtb	r3, r3
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3708      	adds	r7, #8
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	20000009 	.word	0x20000009

080052c0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	4603      	mov	r3, r0
 80052c8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80052ca:	79fb      	ldrb	r3, [r7, #7]
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7ff ffbb 	bl	8005248 <SD_CheckStatus>
 80052d2:	4603      	mov	r3, r0
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3708      	adds	r7, #8
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60b9      	str	r1, [r7, #8]
 80052e4:	607a      	str	r2, [r7, #4]
 80052e6:	603b      	str	r3, [r7, #0]
 80052e8:	4603      	mov	r3, r0
 80052ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 80052f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052f4:	683a      	ldr	r2, [r7, #0]
 80052f6:	6879      	ldr	r1, [r7, #4]
 80052f8:	68b8      	ldr	r0, [r7, #8]
 80052fa:	f7ff fef1 	bl	80050e0 <BSP_SD_ReadBlocks>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d107      	bne.n	8005314 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8005304:	bf00      	nop
 8005306:	f7ff ff27 	bl	8005158 <BSP_SD_GetCardState>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1fa      	bne.n	8005306 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8005310:	2300      	movs	r3, #0
 8005312:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8005314:	7dfb      	ldrb	r3, [r7, #23]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3718      	adds	r7, #24
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800531e:	b580      	push	{r7, lr}
 8005320:	b086      	sub	sp, #24
 8005322:	af00      	add	r7, sp, #0
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
 8005328:	603b      	str	r3, [r7, #0]
 800532a:	4603      	mov	r3, r0
 800532c:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8005332:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	6879      	ldr	r1, [r7, #4]
 800533a:	68b8      	ldr	r0, [r7, #8]
 800533c:	f7ff feee 	bl	800511c <BSP_SD_WriteBlocks>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d107      	bne.n	8005356 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8005346:	bf00      	nop
 8005348:	f7ff ff06 	bl	8005158 <BSP_SD_GetCardState>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1fa      	bne.n	8005348 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8005352:	2300      	movs	r3, #0
 8005354:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8005356:	7dfb      	ldrb	r3, [r7, #23]
}
 8005358:	4618      	mov	r0, r3
 800535a:	3718      	adds	r7, #24
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b08c      	sub	sp, #48	; 0x30
 8005364:	af00      	add	r7, sp, #0
 8005366:	4603      	mov	r3, r0
 8005368:	603a      	str	r2, [r7, #0]
 800536a:	71fb      	strb	r3, [r7, #7]
 800536c:	460b      	mov	r3, r1
 800536e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005376:	4b25      	ldr	r3, [pc, #148]	; (800540c <SD_ioctl+0xac>)
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	b2db      	uxtb	r3, r3
 800537c:	f003 0301 	and.w	r3, r3, #1
 8005380:	2b00      	cmp	r3, #0
 8005382:	d001      	beq.n	8005388 <SD_ioctl+0x28>
 8005384:	2303      	movs	r3, #3
 8005386:	e03c      	b.n	8005402 <SD_ioctl+0xa2>

  switch (cmd)
 8005388:	79bb      	ldrb	r3, [r7, #6]
 800538a:	2b03      	cmp	r3, #3
 800538c:	d834      	bhi.n	80053f8 <SD_ioctl+0x98>
 800538e:	a201      	add	r2, pc, #4	; (adr r2, 8005394 <SD_ioctl+0x34>)
 8005390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005394:	080053a5 	.word	0x080053a5
 8005398:	080053ad 	.word	0x080053ad
 800539c:	080053c5 	.word	0x080053c5
 80053a0:	080053df 	.word	0x080053df
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80053a4:	2300      	movs	r3, #0
 80053a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80053aa:	e028      	b.n	80053fe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80053ac:	f107 030c 	add.w	r3, r7, #12
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7ff fee1 	bl	8005178 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80053b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80053bc:	2300      	movs	r3, #0
 80053be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80053c2:	e01c      	b.n	80053fe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80053c4:	f107 030c 	add.w	r3, r7, #12
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7ff fed5 	bl	8005178 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80053ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80053d6:	2300      	movs	r3, #0
 80053d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80053dc:	e00f      	b.n	80053fe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80053de:	f107 030c 	add.w	r3, r7, #12
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7ff fec8 	bl	8005178 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80053e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ea:	0a5a      	lsrs	r2, r3, #9
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80053f0:	2300      	movs	r3, #0
 80053f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80053f6:	e002      	b.n	80053fe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80053f8:	2304      	movs	r3, #4
 80053fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80053fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005402:	4618      	mov	r0, r3
 8005404:	3730      	adds	r7, #48	; 0x30
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	20000009 	.word	0x20000009

08005410 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	4603      	mov	r3, r0
 8005418:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800541a:	79fb      	ldrb	r3, [r7, #7]
 800541c:	4a08      	ldr	r2, [pc, #32]	; (8005440 <disk_status+0x30>)
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	4413      	add	r3, r2
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	79fa      	ldrb	r2, [r7, #7]
 8005428:	4905      	ldr	r1, [pc, #20]	; (8005440 <disk_status+0x30>)
 800542a:	440a      	add	r2, r1
 800542c:	7a12      	ldrb	r2, [r2, #8]
 800542e:	4610      	mov	r0, r2
 8005430:	4798      	blx	r3
 8005432:	4603      	mov	r3, r0
 8005434:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005436:	7bfb      	ldrb	r3, [r7, #15]
}
 8005438:	4618      	mov	r0, r3
 800543a:	3710      	adds	r7, #16
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	20000250 	.word	0x20000250

08005444 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	4603      	mov	r3, r0
 800544c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800544e:	2300      	movs	r3, #0
 8005450:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	4a0d      	ldr	r2, [pc, #52]	; (800548c <disk_initialize+0x48>)
 8005456:	5cd3      	ldrb	r3, [r2, r3]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d111      	bne.n	8005480 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800545c:	79fb      	ldrb	r3, [r7, #7]
 800545e:	4a0b      	ldr	r2, [pc, #44]	; (800548c <disk_initialize+0x48>)
 8005460:	2101      	movs	r1, #1
 8005462:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005464:	79fb      	ldrb	r3, [r7, #7]
 8005466:	4a09      	ldr	r2, [pc, #36]	; (800548c <disk_initialize+0x48>)
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	4413      	add	r3, r2
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	79fa      	ldrb	r2, [r7, #7]
 8005472:	4906      	ldr	r1, [pc, #24]	; (800548c <disk_initialize+0x48>)
 8005474:	440a      	add	r2, r1
 8005476:	7a12      	ldrb	r2, [r2, #8]
 8005478:	4610      	mov	r0, r2
 800547a:	4798      	blx	r3
 800547c:	4603      	mov	r3, r0
 800547e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005480:	7bfb      	ldrb	r3, [r7, #15]
}
 8005482:	4618      	mov	r0, r3
 8005484:	3710      	adds	r7, #16
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	20000250 	.word	0x20000250

08005490 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005490:	b590      	push	{r4, r7, lr}
 8005492:	b087      	sub	sp, #28
 8005494:	af00      	add	r7, sp, #0
 8005496:	60b9      	str	r1, [r7, #8]
 8005498:	607a      	str	r2, [r7, #4]
 800549a:	603b      	str	r3, [r7, #0]
 800549c:	4603      	mov	r3, r0
 800549e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
 80054a2:	4a0a      	ldr	r2, [pc, #40]	; (80054cc <disk_read+0x3c>)
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	4413      	add	r3, r2
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	689c      	ldr	r4, [r3, #8]
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	4a07      	ldr	r2, [pc, #28]	; (80054cc <disk_read+0x3c>)
 80054b0:	4413      	add	r3, r2
 80054b2:	7a18      	ldrb	r0, [r3, #8]
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	68b9      	ldr	r1, [r7, #8]
 80054ba:	47a0      	blx	r4
 80054bc:	4603      	mov	r3, r0
 80054be:	75fb      	strb	r3, [r7, #23]
  return res;
 80054c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	371c      	adds	r7, #28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd90      	pop	{r4, r7, pc}
 80054ca:	bf00      	nop
 80054cc:	20000250 	.word	0x20000250

080054d0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80054d0:	b590      	push	{r4, r7, lr}
 80054d2:	b087      	sub	sp, #28
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	60b9      	str	r1, [r7, #8]
 80054d8:	607a      	str	r2, [r7, #4]
 80054da:	603b      	str	r3, [r7, #0]
 80054dc:	4603      	mov	r3, r0
 80054de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80054e0:	7bfb      	ldrb	r3, [r7, #15]
 80054e2:	4a0a      	ldr	r2, [pc, #40]	; (800550c <disk_write+0x3c>)
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	4413      	add	r3, r2
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	68dc      	ldr	r4, [r3, #12]
 80054ec:	7bfb      	ldrb	r3, [r7, #15]
 80054ee:	4a07      	ldr	r2, [pc, #28]	; (800550c <disk_write+0x3c>)
 80054f0:	4413      	add	r3, r2
 80054f2:	7a18      	ldrb	r0, [r3, #8]
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	68b9      	ldr	r1, [r7, #8]
 80054fa:	47a0      	blx	r4
 80054fc:	4603      	mov	r3, r0
 80054fe:	75fb      	strb	r3, [r7, #23]
  return res;
 8005500:	7dfb      	ldrb	r3, [r7, #23]
}
 8005502:	4618      	mov	r0, r3
 8005504:	371c      	adds	r7, #28
 8005506:	46bd      	mov	sp, r7
 8005508:	bd90      	pop	{r4, r7, pc}
 800550a:	bf00      	nop
 800550c:	20000250 	.word	0x20000250

08005510 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	4603      	mov	r3, r0
 8005518:	603a      	str	r2, [r7, #0]
 800551a:	71fb      	strb	r3, [r7, #7]
 800551c:	460b      	mov	r3, r1
 800551e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005520:	79fb      	ldrb	r3, [r7, #7]
 8005522:	4a09      	ldr	r2, [pc, #36]	; (8005548 <disk_ioctl+0x38>)
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4413      	add	r3, r2
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	79fa      	ldrb	r2, [r7, #7]
 800552e:	4906      	ldr	r1, [pc, #24]	; (8005548 <disk_ioctl+0x38>)
 8005530:	440a      	add	r2, r1
 8005532:	7a10      	ldrb	r0, [r2, #8]
 8005534:	79b9      	ldrb	r1, [r7, #6]
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	4798      	blx	r3
 800553a:	4603      	mov	r3, r0
 800553c:	73fb      	strb	r3, [r7, #15]
  return res;
 800553e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005540:	4618      	mov	r0, r3
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	20000250 	.word	0x20000250

0800554c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	3301      	adds	r3, #1
 8005558:	781b      	ldrb	r3, [r3, #0]
 800555a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800555c:	89fb      	ldrh	r3, [r7, #14]
 800555e:	021b      	lsls	r3, r3, #8
 8005560:	b21a      	sxth	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	b21b      	sxth	r3, r3
 8005568:	4313      	orrs	r3, r2
 800556a:	b21b      	sxth	r3, r3
 800556c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800556e:	89fb      	ldrh	r3, [r7, #14]
}
 8005570:	4618      	mov	r0, r3
 8005572:	3714      	adds	r7, #20
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	3303      	adds	r3, #3
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	021b      	lsls	r3, r3, #8
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	3202      	adds	r2, #2
 8005594:	7812      	ldrb	r2, [r2, #0]
 8005596:	4313      	orrs	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	021b      	lsls	r3, r3, #8
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	3201      	adds	r2, #1
 80055a2:	7812      	ldrb	r2, [r2, #0]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	021b      	lsls	r3, r3, #8
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	7812      	ldrb	r2, [r2, #0]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	60fb      	str	r3, [r7, #12]
	return rv;
 80055b4:	68fb      	ldr	r3, [r7, #12]
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80055c2:	b480      	push	{r7}
 80055c4:	b083      	sub	sp, #12
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
 80055ca:	460b      	mov	r3, r1
 80055cc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	1c5a      	adds	r2, r3, #1
 80055d2:	607a      	str	r2, [r7, #4]
 80055d4:	887a      	ldrh	r2, [r7, #2]
 80055d6:	b2d2      	uxtb	r2, r2
 80055d8:	701a      	strb	r2, [r3, #0]
 80055da:	887b      	ldrh	r3, [r7, #2]
 80055dc:	0a1b      	lsrs	r3, r3, #8
 80055de:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	1c5a      	adds	r2, r3, #1
 80055e4:	607a      	str	r2, [r7, #4]
 80055e6:	887a      	ldrh	r2, [r7, #2]
 80055e8:	b2d2      	uxtb	r2, r2
 80055ea:	701a      	strb	r2, [r3, #0]
}
 80055ec:	bf00      	nop
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80055f8:	b480      	push	{r7}
 80055fa:	b083      	sub	sp, #12
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	607a      	str	r2, [r7, #4]
 8005608:	683a      	ldr	r2, [r7, #0]
 800560a:	b2d2      	uxtb	r2, r2
 800560c:	701a      	strb	r2, [r3, #0]
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	0a1b      	lsrs	r3, r3, #8
 8005612:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	1c5a      	adds	r2, r3, #1
 8005618:	607a      	str	r2, [r7, #4]
 800561a:	683a      	ldr	r2, [r7, #0]
 800561c:	b2d2      	uxtb	r2, r2
 800561e:	701a      	strb	r2, [r3, #0]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	0a1b      	lsrs	r3, r3, #8
 8005624:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	1c5a      	adds	r2, r3, #1
 800562a:	607a      	str	r2, [r7, #4]
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	b2d2      	uxtb	r2, r2
 8005630:	701a      	strb	r2, [r3, #0]
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	0a1b      	lsrs	r3, r3, #8
 8005636:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	1c5a      	adds	r2, r3, #1
 800563c:	607a      	str	r2, [r7, #4]
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	b2d2      	uxtb	r2, r2
 8005642:	701a      	strb	r2, [r3, #0]
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005650:	b480      	push	{r7}
 8005652:	b087      	sub	sp, #28
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00d      	beq.n	8005686 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	1c53      	adds	r3, r2, #1
 800566e:	613b      	str	r3, [r7, #16]
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	1c59      	adds	r1, r3, #1
 8005674:	6179      	str	r1, [r7, #20]
 8005676:	7812      	ldrb	r2, [r2, #0]
 8005678:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	3b01      	subs	r3, #1
 800567e:	607b      	str	r3, [r7, #4]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1f1      	bne.n	800566a <mem_cpy+0x1a>
	}
}
 8005686:	bf00      	nop
 8005688:	371c      	adds	r7, #28
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr

08005692 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005692:	b480      	push	{r7}
 8005694:	b087      	sub	sp, #28
 8005696:	af00      	add	r7, sp, #0
 8005698:	60f8      	str	r0, [r7, #12]
 800569a:	60b9      	str	r1, [r7, #8]
 800569c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	617a      	str	r2, [r7, #20]
 80056a8:	68ba      	ldr	r2, [r7, #8]
 80056aa:	b2d2      	uxtb	r2, r2
 80056ac:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	3b01      	subs	r3, #1
 80056b2:	607b      	str	r3, [r7, #4]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1f3      	bne.n	80056a2 <mem_set+0x10>
}
 80056ba:	bf00      	nop
 80056bc:	bf00      	nop
 80056be:	371c      	adds	r7, #28
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80056c8:	b480      	push	{r7}
 80056ca:	b089      	sub	sp, #36	; 0x24
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	61fb      	str	r3, [r7, #28]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80056dc:	2300      	movs	r3, #0
 80056de:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	1c5a      	adds	r2, r3, #1
 80056e4:	61fa      	str	r2, [r7, #28]
 80056e6:	781b      	ldrb	r3, [r3, #0]
 80056e8:	4619      	mov	r1, r3
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	61ba      	str	r2, [r7, #24]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	1acb      	subs	r3, r1, r3
 80056f4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	3b01      	subs	r3, #1
 80056fa:	607b      	str	r3, [r7, #4]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d002      	beq.n	8005708 <mem_cmp+0x40>
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0eb      	beq.n	80056e0 <mem_cmp+0x18>

	return r;
 8005708:	697b      	ldr	r3, [r7, #20]
}
 800570a:	4618      	mov	r0, r3
 800570c:	3724      	adds	r7, #36	; 0x24
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005716:	b480      	push	{r7}
 8005718:	b083      	sub	sp, #12
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
 800571e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005720:	e002      	b.n	8005728 <chk_chr+0x12>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	3301      	adds	r3, #1
 8005726:	607b      	str	r3, [r7, #4]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	781b      	ldrb	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d005      	beq.n	800573c <chk_chr+0x26>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	461a      	mov	r2, r3
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	4293      	cmp	r3, r2
 800573a:	d1f2      	bne.n	8005722 <chk_chr+0xc>
	return *str;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	781b      	ldrb	r3, [r3, #0]
}
 8005740:	4618      	mov	r0, r3
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800574c:	b480      	push	{r7}
 800574e:	b085      	sub	sp, #20
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005756:	2300      	movs	r3, #0
 8005758:	60bb      	str	r3, [r7, #8]
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	60fb      	str	r3, [r7, #12]
 800575e:	e029      	b.n	80057b4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005760:	4a27      	ldr	r2, [pc, #156]	; (8005800 <chk_lock+0xb4>)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	011b      	lsls	r3, r3, #4
 8005766:	4413      	add	r3, r2
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d01d      	beq.n	80057aa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800576e:	4a24      	ldr	r2, [pc, #144]	; (8005800 <chk_lock+0xb4>)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	011b      	lsls	r3, r3, #4
 8005774:	4413      	add	r3, r2
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	429a      	cmp	r2, r3
 800577e:	d116      	bne.n	80057ae <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005780:	4a1f      	ldr	r2, [pc, #124]	; (8005800 <chk_lock+0xb4>)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	011b      	lsls	r3, r3, #4
 8005786:	4413      	add	r3, r2
 8005788:	3304      	adds	r3, #4
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005790:	429a      	cmp	r2, r3
 8005792:	d10c      	bne.n	80057ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005794:	4a1a      	ldr	r2, [pc, #104]	; (8005800 <chk_lock+0xb4>)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	011b      	lsls	r3, r3, #4
 800579a:	4413      	add	r3, r2
 800579c:	3308      	adds	r3, #8
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d102      	bne.n	80057ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80057a8:	e007      	b.n	80057ba <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80057aa:	2301      	movs	r3, #1
 80057ac:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	3301      	adds	r3, #1
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d9d2      	bls.n	8005760 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d109      	bne.n	80057d4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d102      	bne.n	80057cc <chk_lock+0x80>
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	d101      	bne.n	80057d0 <chk_lock+0x84>
 80057cc:	2300      	movs	r3, #0
 80057ce:	e010      	b.n	80057f2 <chk_lock+0xa6>
 80057d0:	2312      	movs	r3, #18
 80057d2:	e00e      	b.n	80057f2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d108      	bne.n	80057ec <chk_lock+0xa0>
 80057da:	4a09      	ldr	r2, [pc, #36]	; (8005800 <chk_lock+0xb4>)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	011b      	lsls	r3, r3, #4
 80057e0:	4413      	add	r3, r2
 80057e2:	330c      	adds	r3, #12
 80057e4:	881b      	ldrh	r3, [r3, #0]
 80057e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057ea:	d101      	bne.n	80057f0 <chk_lock+0xa4>
 80057ec:	2310      	movs	r3, #16
 80057ee:	e000      	b.n	80057f2 <chk_lock+0xa6>
 80057f0:	2300      	movs	r3, #0
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3714      	adds	r7, #20
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr
 80057fe:	bf00      	nop
 8005800:	20000030 	.word	0x20000030

08005804 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800580a:	2300      	movs	r3, #0
 800580c:	607b      	str	r3, [r7, #4]
 800580e:	e002      	b.n	8005816 <enq_lock+0x12>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	3301      	adds	r3, #1
 8005814:	607b      	str	r3, [r7, #4]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2b01      	cmp	r3, #1
 800581a:	d806      	bhi.n	800582a <enq_lock+0x26>
 800581c:	4a09      	ldr	r2, [pc, #36]	; (8005844 <enq_lock+0x40>)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	011b      	lsls	r3, r3, #4
 8005822:	4413      	add	r3, r2
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1f2      	bne.n	8005810 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b02      	cmp	r3, #2
 800582e:	bf14      	ite	ne
 8005830:	2301      	movne	r3, #1
 8005832:	2300      	moveq	r3, #0
 8005834:	b2db      	uxtb	r3, r3
}
 8005836:	4618      	mov	r0, r3
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	20000030 	.word	0x20000030

08005848 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005852:	2300      	movs	r3, #0
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	e01f      	b.n	8005898 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005858:	4a41      	ldr	r2, [pc, #260]	; (8005960 <inc_lock+0x118>)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	011b      	lsls	r3, r3, #4
 800585e:	4413      	add	r3, r2
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	429a      	cmp	r2, r3
 8005868:	d113      	bne.n	8005892 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800586a:	4a3d      	ldr	r2, [pc, #244]	; (8005960 <inc_lock+0x118>)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	011b      	lsls	r3, r3, #4
 8005870:	4413      	add	r3, r2
 8005872:	3304      	adds	r3, #4
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800587a:	429a      	cmp	r2, r3
 800587c:	d109      	bne.n	8005892 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800587e:	4a38      	ldr	r2, [pc, #224]	; (8005960 <inc_lock+0x118>)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	011b      	lsls	r3, r3, #4
 8005884:	4413      	add	r3, r2
 8005886:	3308      	adds	r3, #8
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800588e:	429a      	cmp	r2, r3
 8005890:	d006      	beq.n	80058a0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	3301      	adds	r3, #1
 8005896:	60fb      	str	r3, [r7, #12]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d9dc      	bls.n	8005858 <inc_lock+0x10>
 800589e:	e000      	b.n	80058a2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80058a0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d132      	bne.n	800590e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80058a8:	2300      	movs	r3, #0
 80058aa:	60fb      	str	r3, [r7, #12]
 80058ac:	e002      	b.n	80058b4 <inc_lock+0x6c>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	3301      	adds	r3, #1
 80058b2:	60fb      	str	r3, [r7, #12]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d806      	bhi.n	80058c8 <inc_lock+0x80>
 80058ba:	4a29      	ldr	r2, [pc, #164]	; (8005960 <inc_lock+0x118>)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	011b      	lsls	r3, r3, #4
 80058c0:	4413      	add	r3, r2
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1f2      	bne.n	80058ae <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d101      	bne.n	80058d2 <inc_lock+0x8a>
 80058ce:	2300      	movs	r3, #0
 80058d0:	e040      	b.n	8005954 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	4922      	ldr	r1, [pc, #136]	; (8005960 <inc_lock+0x118>)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	011b      	lsls	r3, r3, #4
 80058dc:	440b      	add	r3, r1
 80058de:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689a      	ldr	r2, [r3, #8]
 80058e4:	491e      	ldr	r1, [pc, #120]	; (8005960 <inc_lock+0x118>)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	011b      	lsls	r3, r3, #4
 80058ea:	440b      	add	r3, r1
 80058ec:	3304      	adds	r3, #4
 80058ee:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	695a      	ldr	r2, [r3, #20]
 80058f4:	491a      	ldr	r1, [pc, #104]	; (8005960 <inc_lock+0x118>)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	011b      	lsls	r3, r3, #4
 80058fa:	440b      	add	r3, r1
 80058fc:	3308      	adds	r3, #8
 80058fe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005900:	4a17      	ldr	r2, [pc, #92]	; (8005960 <inc_lock+0x118>)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	011b      	lsls	r3, r3, #4
 8005906:	4413      	add	r3, r2
 8005908:	330c      	adds	r3, #12
 800590a:	2200      	movs	r2, #0
 800590c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d009      	beq.n	8005928 <inc_lock+0xe0>
 8005914:	4a12      	ldr	r2, [pc, #72]	; (8005960 <inc_lock+0x118>)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	011b      	lsls	r3, r3, #4
 800591a:	4413      	add	r3, r2
 800591c:	330c      	adds	r3, #12
 800591e:	881b      	ldrh	r3, [r3, #0]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d001      	beq.n	8005928 <inc_lock+0xe0>
 8005924:	2300      	movs	r3, #0
 8005926:	e015      	b.n	8005954 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d108      	bne.n	8005940 <inc_lock+0xf8>
 800592e:	4a0c      	ldr	r2, [pc, #48]	; (8005960 <inc_lock+0x118>)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	011b      	lsls	r3, r3, #4
 8005934:	4413      	add	r3, r2
 8005936:	330c      	adds	r3, #12
 8005938:	881b      	ldrh	r3, [r3, #0]
 800593a:	3301      	adds	r3, #1
 800593c:	b29a      	uxth	r2, r3
 800593e:	e001      	b.n	8005944 <inc_lock+0xfc>
 8005940:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005944:	4906      	ldr	r1, [pc, #24]	; (8005960 <inc_lock+0x118>)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	011b      	lsls	r3, r3, #4
 800594a:	440b      	add	r3, r1
 800594c:	330c      	adds	r3, #12
 800594e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	3301      	adds	r3, #1
}
 8005954:	4618      	mov	r0, r3
 8005956:	3714      	adds	r7, #20
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr
 8005960:	20000030 	.word	0x20000030

08005964 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005964:	b480      	push	{r7}
 8005966:	b085      	sub	sp, #20
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	3b01      	subs	r3, #1
 8005970:	607b      	str	r3, [r7, #4]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d825      	bhi.n	80059c4 <dec_lock+0x60>
		n = Files[i].ctr;
 8005978:	4a17      	ldr	r2, [pc, #92]	; (80059d8 <dec_lock+0x74>)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	011b      	lsls	r3, r3, #4
 800597e:	4413      	add	r3, r2
 8005980:	330c      	adds	r3, #12
 8005982:	881b      	ldrh	r3, [r3, #0]
 8005984:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005986:	89fb      	ldrh	r3, [r7, #14]
 8005988:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800598c:	d101      	bne.n	8005992 <dec_lock+0x2e>
 800598e:	2300      	movs	r3, #0
 8005990:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005992:	89fb      	ldrh	r3, [r7, #14]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d002      	beq.n	800599e <dec_lock+0x3a>
 8005998:	89fb      	ldrh	r3, [r7, #14]
 800599a:	3b01      	subs	r3, #1
 800599c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800599e:	4a0e      	ldr	r2, [pc, #56]	; (80059d8 <dec_lock+0x74>)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	011b      	lsls	r3, r3, #4
 80059a4:	4413      	add	r3, r2
 80059a6:	330c      	adds	r3, #12
 80059a8:	89fa      	ldrh	r2, [r7, #14]
 80059aa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80059ac:	89fb      	ldrh	r3, [r7, #14]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d105      	bne.n	80059be <dec_lock+0x5a>
 80059b2:	4a09      	ldr	r2, [pc, #36]	; (80059d8 <dec_lock+0x74>)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	4413      	add	r3, r2
 80059ba:	2200      	movs	r2, #0
 80059bc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80059be:	2300      	movs	r3, #0
 80059c0:	737b      	strb	r3, [r7, #13]
 80059c2:	e001      	b.n	80059c8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80059c4:	2302      	movs	r3, #2
 80059c6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80059c8:	7b7b      	ldrb	r3, [r7, #13]
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3714      	adds	r7, #20
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	20000030 	.word	0x20000030

080059dc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80059e4:	2300      	movs	r3, #0
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	e010      	b.n	8005a0c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80059ea:	4a0d      	ldr	r2, [pc, #52]	; (8005a20 <clear_lock+0x44>)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	011b      	lsls	r3, r3, #4
 80059f0:	4413      	add	r3, r2
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	687a      	ldr	r2, [r7, #4]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d105      	bne.n	8005a06 <clear_lock+0x2a>
 80059fa:	4a09      	ldr	r2, [pc, #36]	; (8005a20 <clear_lock+0x44>)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	011b      	lsls	r3, r3, #4
 8005a00:	4413      	add	r3, r2
 8005a02:	2200      	movs	r2, #0
 8005a04:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	3301      	adds	r3, #1
 8005a0a:	60fb      	str	r3, [r7, #12]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d9eb      	bls.n	80059ea <clear_lock+0xe>
	}
}
 8005a12:	bf00      	nop
 8005a14:	bf00      	nop
 8005a16:	3714      	adds	r7, #20
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr
 8005a20:	20000030 	.word	0x20000030

08005a24 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b086      	sub	sp, #24
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	78db      	ldrb	r3, [r3, #3]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d034      	beq.n	8005aa2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a3c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	7858      	ldrb	r0, [r3, #1]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005a48:	2301      	movs	r3, #1
 8005a4a:	697a      	ldr	r2, [r7, #20]
 8005a4c:	f7ff fd40 	bl	80054d0 <disk_write>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d002      	beq.n	8005a5c <sync_window+0x38>
			res = FR_DISK_ERR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	73fb      	strb	r3, [r7, #15]
 8005a5a:	e022      	b.n	8005aa2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	1ad2      	subs	r2, r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d217      	bcs.n	8005aa2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	789b      	ldrb	r3, [r3, #2]
 8005a76:	613b      	str	r3, [r7, #16]
 8005a78:	e010      	b.n	8005a9c <sync_window+0x78>
					wsect += fs->fsize;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	697a      	ldr	r2, [r7, #20]
 8005a80:	4413      	add	r3, r2
 8005a82:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	7858      	ldrb	r0, [r3, #1]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005a8e:	2301      	movs	r3, #1
 8005a90:	697a      	ldr	r2, [r7, #20]
 8005a92:	f7ff fd1d 	bl	80054d0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	613b      	str	r3, [r7, #16]
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d8eb      	bhi.n	8005a7a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3718      	adds	r7, #24
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}

08005aac <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d01b      	beq.n	8005afc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7ff ffad 	bl	8005a24 <sync_window>
 8005aca:	4603      	mov	r3, r0
 8005acc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005ace:	7bfb      	ldrb	r3, [r7, #15]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d113      	bne.n	8005afc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	7858      	ldrb	r0, [r3, #1]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005ade:	2301      	movs	r3, #1
 8005ae0:	683a      	ldr	r2, [r7, #0]
 8005ae2:	f7ff fcd5 	bl	8005490 <disk_read>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d004      	beq.n	8005af6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005aec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005af0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	683a      	ldr	r2, [r7, #0]
 8005afa:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8005afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
	...

08005b08 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7ff ff87 	bl	8005a24 <sync_window>
 8005b16:	4603      	mov	r3, r0
 8005b18:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d159      	bne.n	8005bd4 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	781b      	ldrb	r3, [r3, #0]
 8005b24:	2b03      	cmp	r3, #3
 8005b26:	d149      	bne.n	8005bbc <sync_fs+0xb4>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	791b      	ldrb	r3, [r3, #4]
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d145      	bne.n	8005bbc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	899b      	ldrh	r3, [r3, #12]
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	2100      	movs	r1, #0
 8005b3e:	f7ff fda8 	bl	8005692 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	3338      	adds	r3, #56	; 0x38
 8005b46:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005b4a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f7ff fd37 	bl	80055c2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	3338      	adds	r3, #56	; 0x38
 8005b58:	4921      	ldr	r1, [pc, #132]	; (8005be0 <sync_fs+0xd8>)
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7ff fd4c 	bl	80055f8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	3338      	adds	r3, #56	; 0x38
 8005b64:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005b68:	491e      	ldr	r1, [pc, #120]	; (8005be4 <sync_fs+0xdc>)
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f7ff fd44 	bl	80055f8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	3338      	adds	r3, #56	; 0x38
 8005b74:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	699b      	ldr	r3, [r3, #24]
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	4610      	mov	r0, r2
 8005b80:	f7ff fd3a 	bl	80055f8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	3338      	adds	r3, #56	; 0x38
 8005b88:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	4619      	mov	r1, r3
 8005b92:	4610      	mov	r0, r2
 8005b94:	f7ff fd30 	bl	80055f8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	1c5a      	adds	r2, r3, #1
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	7858      	ldrb	r0, [r3, #1]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	f7ff fc8d 	bl	80054d0 <disk_write>
			fs->fsi_flag = 0;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	785b      	ldrb	r3, [r3, #1]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	2100      	movs	r1, #0
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f7ff fca3 	bl	8005510 <disk_ioctl>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d001      	beq.n	8005bd4 <sync_fs+0xcc>
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3710      	adds	r7, #16
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	41615252 	.word	0x41615252
 8005be4:	61417272 	.word	0x61417272

08005be8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	3b02      	subs	r3, #2
 8005bf6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	69db      	ldr	r3, [r3, #28]
 8005bfc:	3b02      	subs	r3, #2
 8005bfe:	683a      	ldr	r2, [r7, #0]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d301      	bcc.n	8005c08 <clust2sect+0x20>
 8005c04:	2300      	movs	r3, #0
 8005c06:	e008      	b.n	8005c1a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	895b      	ldrh	r3, [r3, #10]
 8005c0c:	461a      	mov	r2, r3
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	fb03 f202 	mul.w	r2, r3, r2
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c18:	4413      	add	r3, r2
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	370c      	adds	r7, #12
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr

08005c26 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b086      	sub	sp, #24
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
 8005c2e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d904      	bls.n	8005c46 <get_fat+0x20>
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	69db      	ldr	r3, [r3, #28]
 8005c40:	683a      	ldr	r2, [r7, #0]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d302      	bcc.n	8005c4c <get_fat+0x26>
		val = 1;	/* Internal error */
 8005c46:	2301      	movs	r3, #1
 8005c48:	617b      	str	r3, [r7, #20]
 8005c4a:	e0bb      	b.n	8005dc4 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005c4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c50:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	2b03      	cmp	r3, #3
 8005c58:	f000 8083 	beq.w	8005d62 <get_fat+0x13c>
 8005c5c:	2b03      	cmp	r3, #3
 8005c5e:	f300 80a7 	bgt.w	8005db0 <get_fat+0x18a>
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d002      	beq.n	8005c6c <get_fat+0x46>
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d056      	beq.n	8005d18 <get_fat+0xf2>
 8005c6a:	e0a1      	b.n	8005db0 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	60fb      	str	r3, [r7, #12]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	085b      	lsrs	r3, r3, #1
 8005c74:	68fa      	ldr	r2, [r7, #12]
 8005c76:	4413      	add	r3, r2
 8005c78:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	899b      	ldrh	r3, [r3, #12]
 8005c82:	4619      	mov	r1, r3
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c8a:	4413      	add	r3, r2
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	6938      	ldr	r0, [r7, #16]
 8005c90:	f7ff ff0c 	bl	8005aac <move_window>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f040 808d 	bne.w	8005db6 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	1c5a      	adds	r2, r3, #1
 8005ca0:	60fa      	str	r2, [r7, #12]
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	8992      	ldrh	r2, [r2, #12]
 8005ca6:	fbb3 f1f2 	udiv	r1, r3, r2
 8005caa:	fb02 f201 	mul.w	r2, r2, r1
 8005cae:	1a9b      	subs	r3, r3, r2
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005cb8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	899b      	ldrh	r3, [r3, #12]
 8005cc2:	4619      	mov	r1, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005cca:	4413      	add	r3, r2
 8005ccc:	4619      	mov	r1, r3
 8005cce:	6938      	ldr	r0, [r7, #16]
 8005cd0:	f7ff feec 	bl	8005aac <move_window>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d16f      	bne.n	8005dba <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	899b      	ldrh	r3, [r3, #12]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	fbb3 f1f2 	udiv	r1, r3, r2
 8005ce6:	fb02 f201 	mul.w	r2, r2, r1
 8005cea:	1a9b      	subs	r3, r3, r2
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	4413      	add	r3, r2
 8005cf0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005cf4:	021b      	lsls	r3, r3, #8
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d002      	beq.n	8005d0e <get_fat+0xe8>
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	091b      	lsrs	r3, r3, #4
 8005d0c:	e002      	b.n	8005d14 <get_fat+0xee>
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d14:	617b      	str	r3, [r7, #20]
			break;
 8005d16:	e055      	b.n	8005dc4 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	899b      	ldrh	r3, [r3, #12]
 8005d20:	085b      	lsrs	r3, r3, #1
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	4619      	mov	r1, r3
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d2c:	4413      	add	r3, r2
 8005d2e:	4619      	mov	r1, r3
 8005d30:	6938      	ldr	r0, [r7, #16]
 8005d32:	f7ff febb 	bl	8005aac <move_window>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d140      	bne.n	8005dbe <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	8992      	ldrh	r2, [r2, #12]
 8005d4a:	fbb3 f0f2 	udiv	r0, r3, r2
 8005d4e:	fb02 f200 	mul.w	r2, r2, r0
 8005d52:	1a9b      	subs	r3, r3, r2
 8005d54:	440b      	add	r3, r1
 8005d56:	4618      	mov	r0, r3
 8005d58:	f7ff fbf8 	bl	800554c <ld_word>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	617b      	str	r3, [r7, #20]
			break;
 8005d60:	e030      	b.n	8005dc4 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	899b      	ldrh	r3, [r3, #12]
 8005d6a:	089b      	lsrs	r3, r3, #2
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	4619      	mov	r1, r3
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d76:	4413      	add	r3, r2
 8005d78:	4619      	mov	r1, r3
 8005d7a:	6938      	ldr	r0, [r7, #16]
 8005d7c:	f7ff fe96 	bl	8005aac <move_window>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d11d      	bne.n	8005dc2 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	8992      	ldrh	r2, [r2, #12]
 8005d94:	fbb3 f0f2 	udiv	r0, r3, r2
 8005d98:	fb02 f200 	mul.w	r2, r2, r0
 8005d9c:	1a9b      	subs	r3, r3, r2
 8005d9e:	440b      	add	r3, r1
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7ff fbeb 	bl	800557c <ld_dword>
 8005da6:	4603      	mov	r3, r0
 8005da8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005dac:	617b      	str	r3, [r7, #20]
			break;
 8005dae:	e009      	b.n	8005dc4 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005db0:	2301      	movs	r3, #1
 8005db2:	617b      	str	r3, [r7, #20]
 8005db4:	e006      	b.n	8005dc4 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005db6:	bf00      	nop
 8005db8:	e004      	b.n	8005dc4 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005dba:	bf00      	nop
 8005dbc:	e002      	b.n	8005dc4 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005dbe:	bf00      	nop
 8005dc0:	e000      	b.n	8005dc4 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005dc2:	bf00      	nop
		}
	}

	return val;
 8005dc4:	697b      	ldr	r3, [r7, #20]
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3718      	adds	r7, #24
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005dce:	b590      	push	{r4, r7, lr}
 8005dd0:	b089      	sub	sp, #36	; 0x24
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	60f8      	str	r0, [r7, #12]
 8005dd6:	60b9      	str	r1, [r7, #8]
 8005dd8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005dda:	2302      	movs	r3, #2
 8005ddc:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	f240 8102 	bls.w	8005fea <put_fat+0x21c>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	f080 80fc 	bcs.w	8005fea <put_fat+0x21c>
		switch (fs->fs_type) {
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	2b03      	cmp	r3, #3
 8005df8:	f000 80b6 	beq.w	8005f68 <put_fat+0x19a>
 8005dfc:	2b03      	cmp	r3, #3
 8005dfe:	f300 80fd 	bgt.w	8005ffc <put_fat+0x22e>
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d003      	beq.n	8005e0e <put_fat+0x40>
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	f000 8083 	beq.w	8005f12 <put_fat+0x144>
 8005e0c:	e0f6      	b.n	8005ffc <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	61bb      	str	r3, [r7, #24]
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	085b      	lsrs	r3, r3, #1
 8005e16:	69ba      	ldr	r2, [r7, #24]
 8005e18:	4413      	add	r3, r2
 8005e1a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	899b      	ldrh	r3, [r3, #12]
 8005e24:	4619      	mov	r1, r3
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e2c:	4413      	add	r3, r2
 8005e2e:	4619      	mov	r1, r3
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f7ff fe3b 	bl	8005aac <move_window>
 8005e36:	4603      	mov	r3, r0
 8005e38:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005e3a:	7ffb      	ldrb	r3, [r7, #31]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	f040 80d6 	bne.w	8005fee <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	1c5a      	adds	r2, r3, #1
 8005e4c:	61ba      	str	r2, [r7, #24]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	8992      	ldrh	r2, [r2, #12]
 8005e52:	fbb3 f0f2 	udiv	r0, r3, r2
 8005e56:	fb02 f200 	mul.w	r2, r2, r0
 8005e5a:	1a9b      	subs	r3, r3, r2
 8005e5c:	440b      	add	r3, r1
 8005e5e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 0301 	and.w	r3, r3, #1
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00d      	beq.n	8005e86 <put_fat+0xb8>
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	781b      	ldrb	r3, [r3, #0]
 8005e6e:	b25b      	sxtb	r3, r3
 8005e70:	f003 030f 	and.w	r3, r3, #15
 8005e74:	b25a      	sxtb	r2, r3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	011b      	lsls	r3, r3, #4
 8005e7c:	b25b      	sxtb	r3, r3
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	b25b      	sxtb	r3, r3
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	e001      	b.n	8005e8a <put_fat+0xbc>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2201      	movs	r2, #1
 8005e92:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	899b      	ldrh	r3, [r3, #12]
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ea4:	4413      	add	r3, r2
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	68f8      	ldr	r0, [r7, #12]
 8005eaa:	f7ff fdff 	bl	8005aac <move_window>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005eb2:	7ffb      	ldrb	r3, [r7, #31]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f040 809c 	bne.w	8005ff2 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	899b      	ldrh	r3, [r3, #12]
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	fbb3 f0f2 	udiv	r0, r3, r2
 8005ecc:	fb02 f200 	mul.w	r2, r2, r0
 8005ed0:	1a9b      	subs	r3, r3, r2
 8005ed2:	440b      	add	r3, r1
 8005ed4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d003      	beq.n	8005ee8 <put_fat+0x11a>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	091b      	lsrs	r3, r3, #4
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	e00e      	b.n	8005f06 <put_fat+0x138>
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	b25b      	sxtb	r3, r3
 8005eee:	f023 030f 	bic.w	r3, r3, #15
 8005ef2:	b25a      	sxtb	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	0a1b      	lsrs	r3, r3, #8
 8005ef8:	b25b      	sxtb	r3, r3
 8005efa:	f003 030f 	and.w	r3, r3, #15
 8005efe:	b25b      	sxtb	r3, r3
 8005f00:	4313      	orrs	r3, r2
 8005f02:	b25b      	sxtb	r3, r3
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	70da      	strb	r2, [r3, #3]
			break;
 8005f10:	e074      	b.n	8005ffc <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	899b      	ldrh	r3, [r3, #12]
 8005f1a:	085b      	lsrs	r3, r3, #1
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	4619      	mov	r1, r3
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f26:	4413      	add	r3, r2
 8005f28:	4619      	mov	r1, r3
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f7ff fdbe 	bl	8005aac <move_window>
 8005f30:	4603      	mov	r3, r0
 8005f32:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005f34:	7ffb      	ldrb	r3, [r7, #31]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d15d      	bne.n	8005ff6 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	005b      	lsls	r3, r3, #1
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	8992      	ldrh	r2, [r2, #12]
 8005f48:	fbb3 f0f2 	udiv	r0, r3, r2
 8005f4c:	fb02 f200 	mul.w	r2, r2, r0
 8005f50:	1a9b      	subs	r3, r3, r2
 8005f52:	440b      	add	r3, r1
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	b292      	uxth	r2, r2
 8005f58:	4611      	mov	r1, r2
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7ff fb31 	bl	80055c2 <st_word>
			fs->wflag = 1;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2201      	movs	r2, #1
 8005f64:	70da      	strb	r2, [r3, #3]
			break;
 8005f66:	e049      	b.n	8005ffc <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	899b      	ldrh	r3, [r3, #12]
 8005f70:	089b      	lsrs	r3, r3, #2
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	4619      	mov	r1, r3
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f7c:	4413      	add	r3, r2
 8005f7e:	4619      	mov	r1, r3
 8005f80:	68f8      	ldr	r0, [r7, #12]
 8005f82:	f7ff fd93 	bl	8005aac <move_window>
 8005f86:	4603      	mov	r3, r0
 8005f88:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005f8a:	7ffb      	ldrb	r3, [r7, #31]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d134      	bne.n	8005ffa <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	8992      	ldrh	r2, [r2, #12]
 8005fa4:	fbb3 f0f2 	udiv	r0, r3, r2
 8005fa8:	fb02 f200 	mul.w	r2, r2, r0
 8005fac:	1a9b      	subs	r3, r3, r2
 8005fae:	440b      	add	r3, r1
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f7ff fae3 	bl	800557c <ld_dword>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005fbc:	4323      	orrs	r3, r4
 8005fbe:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	8992      	ldrh	r2, [r2, #12]
 8005fce:	fbb3 f0f2 	udiv	r0, r3, r2
 8005fd2:	fb02 f200 	mul.w	r2, r2, r0
 8005fd6:	1a9b      	subs	r3, r3, r2
 8005fd8:	440b      	add	r3, r1
 8005fda:	6879      	ldr	r1, [r7, #4]
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7ff fb0b 	bl	80055f8 <st_dword>
			fs->wflag = 1;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	70da      	strb	r2, [r3, #3]
			break;
 8005fe8:	e008      	b.n	8005ffc <put_fat+0x22e>
		}
	}
 8005fea:	bf00      	nop
 8005fec:	e006      	b.n	8005ffc <put_fat+0x22e>
			if (res != FR_OK) break;
 8005fee:	bf00      	nop
 8005ff0:	e004      	b.n	8005ffc <put_fat+0x22e>
			if (res != FR_OK) break;
 8005ff2:	bf00      	nop
 8005ff4:	e002      	b.n	8005ffc <put_fat+0x22e>
			if (res != FR_OK) break;
 8005ff6:	bf00      	nop
 8005ff8:	e000      	b.n	8005ffc <put_fat+0x22e>
			if (res != FR_OK) break;
 8005ffa:	bf00      	nop
	return res;
 8005ffc:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3724      	adds	r7, #36	; 0x24
 8006002:	46bd      	mov	sp, r7
 8006004:	bd90      	pop	{r4, r7, pc}

08006006 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006006:	b580      	push	{r7, lr}
 8006008:	b088      	sub	sp, #32
 800600a:	af00      	add	r7, sp, #0
 800600c:	60f8      	str	r0, [r7, #12]
 800600e:	60b9      	str	r1, [r7, #8]
 8006010:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006012:	2300      	movs	r3, #0
 8006014:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d904      	bls.n	800602c <remove_chain+0x26>
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	69db      	ldr	r3, [r3, #28]
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	429a      	cmp	r2, r3
 800602a:	d301      	bcc.n	8006030 <remove_chain+0x2a>
 800602c:	2302      	movs	r3, #2
 800602e:	e04b      	b.n	80060c8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00c      	beq.n	8006050 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006036:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800603a:	6879      	ldr	r1, [r7, #4]
 800603c:	69b8      	ldr	r0, [r7, #24]
 800603e:	f7ff fec6 	bl	8005dce <put_fat>
 8006042:	4603      	mov	r3, r0
 8006044:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006046:	7ffb      	ldrb	r3, [r7, #31]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d001      	beq.n	8006050 <remove_chain+0x4a>
 800604c:	7ffb      	ldrb	r3, [r7, #31]
 800604e:	e03b      	b.n	80060c8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006050:	68b9      	ldr	r1, [r7, #8]
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f7ff fde7 	bl	8005c26 <get_fat>
 8006058:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d031      	beq.n	80060c4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d101      	bne.n	800606a <remove_chain+0x64>
 8006066:	2302      	movs	r3, #2
 8006068:	e02e      	b.n	80060c8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006070:	d101      	bne.n	8006076 <remove_chain+0x70>
 8006072:	2301      	movs	r3, #1
 8006074:	e028      	b.n	80060c8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8006076:	2200      	movs	r2, #0
 8006078:	68b9      	ldr	r1, [r7, #8]
 800607a:	69b8      	ldr	r0, [r7, #24]
 800607c:	f7ff fea7 	bl	8005dce <put_fat>
 8006080:	4603      	mov	r3, r0
 8006082:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8006084:	7ffb      	ldrb	r3, [r7, #31]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d001      	beq.n	800608e <remove_chain+0x88>
 800608a:	7ffb      	ldrb	r3, [r7, #31]
 800608c:	e01c      	b.n	80060c8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	699a      	ldr	r2, [r3, #24]
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	69db      	ldr	r3, [r3, #28]
 8006096:	3b02      	subs	r3, #2
 8006098:	429a      	cmp	r2, r3
 800609a:	d20b      	bcs.n	80060b4 <remove_chain+0xae>
			fs->free_clst++;
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	1c5a      	adds	r2, r3, #1
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	791b      	ldrb	r3, [r3, #4]
 80060aa:	f043 0301 	orr.w	r3, r3, #1
 80060ae:	b2da      	uxtb	r2, r3
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	69db      	ldr	r3, [r3, #28]
 80060bc:	68ba      	ldr	r2, [r7, #8]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d3c6      	bcc.n	8006050 <remove_chain+0x4a>
 80060c2:	e000      	b.n	80060c6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80060c4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80060c6:	2300      	movs	r3, #0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3720      	adds	r7, #32
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b088      	sub	sp, #32
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10d      	bne.n	8006102 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d004      	beq.n	80060fc <create_chain+0x2c>
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	69db      	ldr	r3, [r3, #28]
 80060f6:	69ba      	ldr	r2, [r7, #24]
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d31b      	bcc.n	8006134 <create_chain+0x64>
 80060fc:	2301      	movs	r3, #1
 80060fe:	61bb      	str	r3, [r7, #24]
 8006100:	e018      	b.n	8006134 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006102:	6839      	ldr	r1, [r7, #0]
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f7ff fd8e 	bl	8005c26 <get_fat>
 800610a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2b01      	cmp	r3, #1
 8006110:	d801      	bhi.n	8006116 <create_chain+0x46>
 8006112:	2301      	movs	r3, #1
 8006114:	e070      	b.n	80061f8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800611c:	d101      	bne.n	8006122 <create_chain+0x52>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	e06a      	b.n	80061f8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	429a      	cmp	r2, r3
 800612a:	d201      	bcs.n	8006130 <create_chain+0x60>
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	e063      	b.n	80061f8 <create_chain+0x128>
		scl = clst;
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	3301      	adds	r3, #1
 800613c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	69db      	ldr	r3, [r3, #28]
 8006142:	69fa      	ldr	r2, [r7, #28]
 8006144:	429a      	cmp	r2, r3
 8006146:	d307      	bcc.n	8006158 <create_chain+0x88>
				ncl = 2;
 8006148:	2302      	movs	r3, #2
 800614a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800614c:	69fa      	ldr	r2, [r7, #28]
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	429a      	cmp	r2, r3
 8006152:	d901      	bls.n	8006158 <create_chain+0x88>
 8006154:	2300      	movs	r3, #0
 8006156:	e04f      	b.n	80061f8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006158:	69f9      	ldr	r1, [r7, #28]
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f7ff fd63 	bl	8005c26 <get_fat>
 8006160:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d00e      	beq.n	8006186 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2b01      	cmp	r3, #1
 800616c:	d003      	beq.n	8006176 <create_chain+0xa6>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006174:	d101      	bne.n	800617a <create_chain+0xaa>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	e03e      	b.n	80061f8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800617a:	69fa      	ldr	r2, [r7, #28]
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	429a      	cmp	r2, r3
 8006180:	d1da      	bne.n	8006138 <create_chain+0x68>
 8006182:	2300      	movs	r3, #0
 8006184:	e038      	b.n	80061f8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8006186:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006188:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800618c:	69f9      	ldr	r1, [r7, #28]
 800618e:	6938      	ldr	r0, [r7, #16]
 8006190:	f7ff fe1d 	bl	8005dce <put_fat>
 8006194:	4603      	mov	r3, r0
 8006196:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006198:	7dfb      	ldrb	r3, [r7, #23]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d109      	bne.n	80061b2 <create_chain+0xe2>
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d006      	beq.n	80061b2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80061a4:	69fa      	ldr	r2, [r7, #28]
 80061a6:	6839      	ldr	r1, [r7, #0]
 80061a8:	6938      	ldr	r0, [r7, #16]
 80061aa:	f7ff fe10 	bl	8005dce <put_fat>
 80061ae:	4603      	mov	r3, r0
 80061b0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80061b2:	7dfb      	ldrb	r3, [r7, #23]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d116      	bne.n	80061e6 <create_chain+0x116>
		fs->last_clst = ncl;
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	69fa      	ldr	r2, [r7, #28]
 80061bc:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	699a      	ldr	r2, [r3, #24]
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	69db      	ldr	r3, [r3, #28]
 80061c6:	3b02      	subs	r3, #2
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d804      	bhi.n	80061d6 <create_chain+0x106>
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	1e5a      	subs	r2, r3, #1
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	791b      	ldrb	r3, [r3, #4]
 80061da:	f043 0301 	orr.w	r3, r3, #1
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	711a      	strb	r2, [r3, #4]
 80061e4:	e007      	b.n	80061f6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80061e6:	7dfb      	ldrb	r3, [r7, #23]
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d102      	bne.n	80061f2 <create_chain+0x122>
 80061ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80061f0:	e000      	b.n	80061f4 <create_chain+0x124>
 80061f2:	2301      	movs	r3, #1
 80061f4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80061f6:	69fb      	ldr	r3, [r7, #28]
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3720      	adds	r7, #32
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006200:	b480      	push	{r7}
 8006202:	b087      	sub	sp, #28
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006214:	3304      	adds	r3, #4
 8006216:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	899b      	ldrh	r3, [r3, #12]
 800621c:	461a      	mov	r2, r3
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	fbb3 f3f2 	udiv	r3, r3, r2
 8006224:	68fa      	ldr	r2, [r7, #12]
 8006226:	8952      	ldrh	r2, [r2, #10]
 8006228:	fbb3 f3f2 	udiv	r3, r3, r2
 800622c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	1d1a      	adds	r2, r3, #4
 8006232:	613a      	str	r2, [r7, #16]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <clmt_clust+0x42>
 800623e:	2300      	movs	r3, #0
 8006240:	e010      	b.n	8006264 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	429a      	cmp	r2, r3
 8006248:	d307      	bcc.n	800625a <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	1ad3      	subs	r3, r2, r3
 8006250:	617b      	str	r3, [r7, #20]
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	3304      	adds	r3, #4
 8006256:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006258:	e7e9      	b.n	800622e <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800625a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	4413      	add	r3, r2
}
 8006264:	4618      	mov	r0, r3
 8006266:	371c      	adds	r7, #28
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b086      	sub	sp, #24
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006286:	d204      	bcs.n	8006292 <dir_sdi+0x22>
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	f003 031f 	and.w	r3, r3, #31
 800628e:	2b00      	cmp	r3, #0
 8006290:	d001      	beq.n	8006296 <dir_sdi+0x26>
		return FR_INT_ERR;
 8006292:	2302      	movs	r3, #2
 8006294:	e071      	b.n	800637a <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	683a      	ldr	r2, [r7, #0]
 800629a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d106      	bne.n	80062b6 <dir_sdi+0x46>
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d902      	bls.n	80062b6 <dir_sdi+0x46>
		clst = fs->dirbase;
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d10c      	bne.n	80062d6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	095b      	lsrs	r3, r3, #5
 80062c0:	693a      	ldr	r2, [r7, #16]
 80062c2:	8912      	ldrh	r2, [r2, #8]
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d301      	bcc.n	80062cc <dir_sdi+0x5c>
 80062c8:	2302      	movs	r3, #2
 80062ca:	e056      	b.n	800637a <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	61da      	str	r2, [r3, #28]
 80062d4:	e02d      	b.n	8006332 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	895b      	ldrh	r3, [r3, #10]
 80062da:	461a      	mov	r2, r3
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	899b      	ldrh	r3, [r3, #12]
 80062e0:	fb03 f302 	mul.w	r3, r3, r2
 80062e4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80062e6:	e019      	b.n	800631c <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6979      	ldr	r1, [r7, #20]
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7ff fc9a 	bl	8005c26 <get_fat>
 80062f2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062fa:	d101      	bne.n	8006300 <dir_sdi+0x90>
 80062fc:	2301      	movs	r3, #1
 80062fe:	e03c      	b.n	800637a <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	2b01      	cmp	r3, #1
 8006304:	d904      	bls.n	8006310 <dir_sdi+0xa0>
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	429a      	cmp	r2, r3
 800630e:	d301      	bcc.n	8006314 <dir_sdi+0xa4>
 8006310:	2302      	movs	r3, #2
 8006312:	e032      	b.n	800637a <dir_sdi+0x10a>
			ofs -= csz;
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800631c:	683a      	ldr	r2, [r7, #0]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	429a      	cmp	r2, r3
 8006322:	d2e1      	bcs.n	80062e8 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8006324:	6979      	ldr	r1, [r7, #20]
 8006326:	6938      	ldr	r0, [r7, #16]
 8006328:	f7ff fc5e 	bl	8005be8 <clust2sect>
 800632c:	4602      	mov	r2, r0
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	69db      	ldr	r3, [r3, #28]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <dir_sdi+0xd4>
 8006340:	2302      	movs	r3, #2
 8006342:	e01a      	b.n	800637a <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	69da      	ldr	r2, [r3, #28]
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	899b      	ldrh	r3, [r3, #12]
 800634c:	4619      	mov	r1, r3
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	fbb3 f3f1 	udiv	r3, r3, r1
 8006354:	441a      	add	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	899b      	ldrh	r3, [r3, #12]
 8006364:	461a      	mov	r2, r3
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	fbb3 f0f2 	udiv	r0, r3, r2
 800636c:	fb02 f200 	mul.w	r2, r2, r0
 8006370:	1a9b      	subs	r3, r3, r2
 8006372:	18ca      	adds	r2, r1, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3718      	adds	r7, #24
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006382:	b580      	push	{r7, lr}
 8006384:	b086      	sub	sp, #24
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
 800638a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	3320      	adds	r3, #32
 8006398:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	69db      	ldr	r3, [r3, #28]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d003      	beq.n	80063aa <dir_next+0x28>
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80063a8:	d301      	bcc.n	80063ae <dir_next+0x2c>
 80063aa:	2304      	movs	r3, #4
 80063ac:	e0bb      	b.n	8006526 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	899b      	ldrh	r3, [r3, #12]
 80063b2:	461a      	mov	r2, r3
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80063ba:	fb02 f201 	mul.w	r2, r2, r1
 80063be:	1a9b      	subs	r3, r3, r2
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f040 809d 	bne.w	8006500 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	69db      	ldr	r3, [r3, #28]
 80063ca:	1c5a      	adds	r2, r3, #1
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d10b      	bne.n	80063f0 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	095b      	lsrs	r3, r3, #5
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	8912      	ldrh	r2, [r2, #8]
 80063e0:	4293      	cmp	r3, r2
 80063e2:	f0c0 808d 	bcc.w	8006500 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	61da      	str	r2, [r3, #28]
 80063ec:	2304      	movs	r3, #4
 80063ee:	e09a      	b.n	8006526 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	899b      	ldrh	r3, [r3, #12]
 80063f4:	461a      	mov	r2, r3
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	8952      	ldrh	r2, [r2, #10]
 8006400:	3a01      	subs	r2, #1
 8006402:	4013      	ands	r3, r2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d17b      	bne.n	8006500 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	699b      	ldr	r3, [r3, #24]
 800640e:	4619      	mov	r1, r3
 8006410:	4610      	mov	r0, r2
 8006412:	f7ff fc08 	bl	8005c26 <get_fat>
 8006416:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	2b01      	cmp	r3, #1
 800641c:	d801      	bhi.n	8006422 <dir_next+0xa0>
 800641e:	2302      	movs	r3, #2
 8006420:	e081      	b.n	8006526 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006428:	d101      	bne.n	800642e <dir_next+0xac>
 800642a:	2301      	movs	r3, #1
 800642c:	e07b      	b.n	8006526 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	69db      	ldr	r3, [r3, #28]
 8006432:	697a      	ldr	r2, [r7, #20]
 8006434:	429a      	cmp	r2, r3
 8006436:	d359      	bcc.n	80064ec <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d104      	bne.n	8006448 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	61da      	str	r2, [r3, #28]
 8006444:	2304      	movs	r3, #4
 8006446:	e06e      	b.n	8006526 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	4619      	mov	r1, r3
 8006450:	4610      	mov	r0, r2
 8006452:	f7ff fe3d 	bl	80060d0 <create_chain>
 8006456:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <dir_next+0xe0>
 800645e:	2307      	movs	r3, #7
 8006460:	e061      	b.n	8006526 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	2b01      	cmp	r3, #1
 8006466:	d101      	bne.n	800646c <dir_next+0xea>
 8006468:	2302      	movs	r3, #2
 800646a:	e05c      	b.n	8006526 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006472:	d101      	bne.n	8006478 <dir_next+0xf6>
 8006474:	2301      	movs	r3, #1
 8006476:	e056      	b.n	8006526 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f7ff fad3 	bl	8005a24 <sync_window>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d001      	beq.n	8006488 <dir_next+0x106>
 8006484:	2301      	movs	r3, #1
 8006486:	e04e      	b.n	8006526 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	899b      	ldrh	r3, [r3, #12]
 8006492:	461a      	mov	r2, r3
 8006494:	2100      	movs	r1, #0
 8006496:	f7ff f8fc 	bl	8005692 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800649a:	2300      	movs	r3, #0
 800649c:	613b      	str	r3, [r7, #16]
 800649e:	6979      	ldr	r1, [r7, #20]
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f7ff fba1 	bl	8005be8 <clust2sect>
 80064a6:	4602      	mov	r2, r0
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	635a      	str	r2, [r3, #52]	; 0x34
 80064ac:	e012      	b.n	80064d4 <dir_next+0x152>
						fs->wflag = 1;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2201      	movs	r2, #1
 80064b2:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f7ff fab5 	bl	8005a24 <sync_window>
 80064ba:	4603      	mov	r3, r0
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <dir_next+0x142>
 80064c0:	2301      	movs	r3, #1
 80064c2:	e030      	b.n	8006526 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	3301      	adds	r3, #1
 80064c8:	613b      	str	r3, [r7, #16]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ce:	1c5a      	adds	r2, r3, #1
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	635a      	str	r2, [r3, #52]	; 0x34
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	895b      	ldrh	r3, [r3, #10]
 80064d8:	461a      	mov	r2, r3
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	4293      	cmp	r3, r2
 80064de:	d3e6      	bcc.n	80064ae <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	1ad2      	subs	r2, r2, r3
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	697a      	ldr	r2, [r7, #20]
 80064f0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80064f2:	6979      	ldr	r1, [r7, #20]
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f7ff fb77 	bl	8005be8 <clust2sect>
 80064fa:	4602      	mov	r2, r0
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	68ba      	ldr	r2, [r7, #8]
 8006504:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	899b      	ldrh	r3, [r3, #12]
 8006510:	461a      	mov	r2, r3
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	fbb3 f0f2 	udiv	r0, r3, r2
 8006518:	fb02 f200 	mul.w	r2, r2, r0
 800651c:	1a9b      	subs	r3, r3, r2
 800651e:	18ca      	adds	r2, r1, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3718      	adds	r7, #24
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800652e:	b580      	push	{r7, lr}
 8006530:	b086      	sub	sp, #24
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
 8006536:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800653e:	2100      	movs	r1, #0
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f7ff fe95 	bl	8006270 <dir_sdi>
 8006546:	4603      	mov	r3, r0
 8006548:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800654a:	7dfb      	ldrb	r3, [r7, #23]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d12b      	bne.n	80065a8 <dir_alloc+0x7a>
		n = 0;
 8006550:	2300      	movs	r3, #0
 8006552:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	69db      	ldr	r3, [r3, #28]
 8006558:	4619      	mov	r1, r3
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f7ff faa6 	bl	8005aac <move_window>
 8006560:	4603      	mov	r3, r0
 8006562:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006564:	7dfb      	ldrb	r3, [r7, #23]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d11d      	bne.n	80065a6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	2be5      	cmp	r3, #229	; 0xe5
 8006572:	d004      	beq.n	800657e <dir_alloc+0x50>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	781b      	ldrb	r3, [r3, #0]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d107      	bne.n	800658e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	3301      	adds	r3, #1
 8006582:	613b      	str	r3, [r7, #16]
 8006584:	693a      	ldr	r2, [r7, #16]
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	429a      	cmp	r2, r3
 800658a:	d102      	bne.n	8006592 <dir_alloc+0x64>
 800658c:	e00c      	b.n	80065a8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800658e:	2300      	movs	r3, #0
 8006590:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006592:	2101      	movs	r1, #1
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f7ff fef4 	bl	8006382 <dir_next>
 800659a:	4603      	mov	r3, r0
 800659c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800659e:	7dfb      	ldrb	r3, [r7, #23]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d0d7      	beq.n	8006554 <dir_alloc+0x26>
 80065a4:	e000      	b.n	80065a8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80065a6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80065a8:	7dfb      	ldrb	r3, [r7, #23]
 80065aa:	2b04      	cmp	r3, #4
 80065ac:	d101      	bne.n	80065b2 <dir_alloc+0x84>
 80065ae:	2307      	movs	r3, #7
 80065b0:	75fb      	strb	r3, [r7, #23]
	return res;
 80065b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3718      	adds	r7, #24
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	331a      	adds	r3, #26
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7fe ffbe 	bl	800554c <ld_word>
 80065d0:	4603      	mov	r3, r0
 80065d2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	2b03      	cmp	r3, #3
 80065da:	d109      	bne.n	80065f0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	3314      	adds	r3, #20
 80065e0:	4618      	mov	r0, r3
 80065e2:	f7fe ffb3 	bl	800554c <ld_word>
 80065e6:	4603      	mov	r3, r0
 80065e8:	041b      	lsls	r3, r3, #16
 80065ea:	68fa      	ldr	r2, [r7, #12]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80065f0:	68fb      	ldr	r3, [r7, #12]
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3710      	adds	r7, #16
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}

080065fa <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80065fa:	b580      	push	{r7, lr}
 80065fc:	b084      	sub	sp, #16
 80065fe:	af00      	add	r7, sp, #0
 8006600:	60f8      	str	r0, [r7, #12]
 8006602:	60b9      	str	r1, [r7, #8]
 8006604:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	331a      	adds	r3, #26
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	b292      	uxth	r2, r2
 800660e:	4611      	mov	r1, r2
 8006610:	4618      	mov	r0, r3
 8006612:	f7fe ffd6 	bl	80055c2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	781b      	ldrb	r3, [r3, #0]
 800661a:	2b03      	cmp	r3, #3
 800661c:	d109      	bne.n	8006632 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	f103 0214 	add.w	r2, r3, #20
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	0c1b      	lsrs	r3, r3, #16
 8006628:	b29b      	uxth	r3, r3
 800662a:	4619      	mov	r1, r3
 800662c:	4610      	mov	r0, r2
 800662e:	f7fe ffc8 	bl	80055c2 <st_word>
	}
}
 8006632:	bf00      	nop
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
	...

0800663c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800663c:	b590      	push	{r4, r7, lr}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	331a      	adds	r3, #26
 800664a:	4618      	mov	r0, r3
 800664c:	f7fe ff7e 	bl	800554c <ld_word>
 8006650:	4603      	mov	r3, r0
 8006652:	2b00      	cmp	r3, #0
 8006654:	d001      	beq.n	800665a <cmp_lfn+0x1e>
 8006656:	2300      	movs	r3, #0
 8006658:	e059      	b.n	800670e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006662:	1e5a      	subs	r2, r3, #1
 8006664:	4613      	mov	r3, r2
 8006666:	005b      	lsls	r3, r3, #1
 8006668:	4413      	add	r3, r2
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	4413      	add	r3, r2
 800666e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006670:	2301      	movs	r3, #1
 8006672:	81fb      	strh	r3, [r7, #14]
 8006674:	2300      	movs	r3, #0
 8006676:	613b      	str	r3, [r7, #16]
 8006678:	e033      	b.n	80066e2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800667a:	4a27      	ldr	r2, [pc, #156]	; (8006718 <cmp_lfn+0xdc>)
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	4413      	add	r3, r2
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	461a      	mov	r2, r3
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	4413      	add	r3, r2
 8006688:	4618      	mov	r0, r3
 800668a:	f7fe ff5f 	bl	800554c <ld_word>
 800668e:	4603      	mov	r3, r0
 8006690:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8006692:	89fb      	ldrh	r3, [r7, #14]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d01a      	beq.n	80066ce <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	2bfe      	cmp	r3, #254	; 0xfe
 800669c:	d812      	bhi.n	80066c4 <cmp_lfn+0x88>
 800669e:	89bb      	ldrh	r3, [r7, #12]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f001 fed9 	bl	8008458 <ff_wtoupper>
 80066a6:	4603      	mov	r3, r0
 80066a8:	461c      	mov	r4, r3
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	1c5a      	adds	r2, r3, #1
 80066ae:	617a      	str	r2, [r7, #20]
 80066b0:	005b      	lsls	r3, r3, #1
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	4413      	add	r3, r2
 80066b6:	881b      	ldrh	r3, [r3, #0]
 80066b8:	4618      	mov	r0, r3
 80066ba:	f001 fecd 	bl	8008458 <ff_wtoupper>
 80066be:	4603      	mov	r3, r0
 80066c0:	429c      	cmp	r4, r3
 80066c2:	d001      	beq.n	80066c8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80066c4:	2300      	movs	r3, #0
 80066c6:	e022      	b.n	800670e <cmp_lfn+0xd2>
			}
			wc = uc;
 80066c8:	89bb      	ldrh	r3, [r7, #12]
 80066ca:	81fb      	strh	r3, [r7, #14]
 80066cc:	e006      	b.n	80066dc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80066ce:	89bb      	ldrh	r3, [r7, #12]
 80066d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d001      	beq.n	80066dc <cmp_lfn+0xa0>
 80066d8:	2300      	movs	r3, #0
 80066da:	e018      	b.n	800670e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	3301      	adds	r3, #1
 80066e0:	613b      	str	r3, [r7, #16]
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	2b0c      	cmp	r3, #12
 80066e6:	d9c8      	bls.n	800667a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00b      	beq.n	800670c <cmp_lfn+0xd0>
 80066f4:	89fb      	ldrh	r3, [r7, #14]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d008      	beq.n	800670c <cmp_lfn+0xd0>
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	005b      	lsls	r3, r3, #1
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	4413      	add	r3, r2
 8006702:	881b      	ldrh	r3, [r3, #0]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d001      	beq.n	800670c <cmp_lfn+0xd0>
 8006708:	2300      	movs	r3, #0
 800670a:	e000      	b.n	800670e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800670c:	2301      	movs	r3, #1
}
 800670e:	4618      	mov	r0, r3
 8006710:	371c      	adds	r7, #28
 8006712:	46bd      	mov	sp, r7
 8006714:	bd90      	pop	{r4, r7, pc}
 8006716:	bf00      	nop
 8006718:	08008734 	.word	0x08008734

0800671c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b088      	sub	sp, #32
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	4611      	mov	r1, r2
 8006728:	461a      	mov	r2, r3
 800672a:	460b      	mov	r3, r1
 800672c:	71fb      	strb	r3, [r7, #7]
 800672e:	4613      	mov	r3, r2
 8006730:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	330d      	adds	r3, #13
 8006736:	79ba      	ldrb	r2, [r7, #6]
 8006738:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	330b      	adds	r3, #11
 800673e:	220f      	movs	r2, #15
 8006740:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	330c      	adds	r3, #12
 8006746:	2200      	movs	r2, #0
 8006748:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	331a      	adds	r3, #26
 800674e:	2100      	movs	r1, #0
 8006750:	4618      	mov	r0, r3
 8006752:	f7fe ff36 	bl	80055c2 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8006756:	79fb      	ldrb	r3, [r7, #7]
 8006758:	1e5a      	subs	r2, r3, #1
 800675a:	4613      	mov	r3, r2
 800675c:	005b      	lsls	r3, r3, #1
 800675e:	4413      	add	r3, r2
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	4413      	add	r3, r2
 8006764:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8006766:	2300      	movs	r3, #0
 8006768:	82fb      	strh	r3, [r7, #22]
 800676a:	2300      	movs	r3, #0
 800676c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800676e:	8afb      	ldrh	r3, [r7, #22]
 8006770:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006774:	4293      	cmp	r3, r2
 8006776:	d007      	beq.n	8006788 <put_lfn+0x6c>
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	1c5a      	adds	r2, r3, #1
 800677c:	61fa      	str	r2, [r7, #28]
 800677e:	005b      	lsls	r3, r3, #1
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	4413      	add	r3, r2
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8006788:	4a17      	ldr	r2, [pc, #92]	; (80067e8 <put_lfn+0xcc>)
 800678a:	69bb      	ldr	r3, [r7, #24]
 800678c:	4413      	add	r3, r2
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	461a      	mov	r2, r3
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	4413      	add	r3, r2
 8006796:	8afa      	ldrh	r2, [r7, #22]
 8006798:	4611      	mov	r1, r2
 800679a:	4618      	mov	r0, r3
 800679c:	f7fe ff11 	bl	80055c2 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80067a0:	8afb      	ldrh	r3, [r7, #22]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d102      	bne.n	80067ac <put_lfn+0x90>
 80067a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80067aa:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80067ac:	69bb      	ldr	r3, [r7, #24]
 80067ae:	3301      	adds	r3, #1
 80067b0:	61bb      	str	r3, [r7, #24]
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	2b0c      	cmp	r3, #12
 80067b6:	d9da      	bls.n	800676e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80067b8:	8afb      	ldrh	r3, [r7, #22]
 80067ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80067be:	4293      	cmp	r3, r2
 80067c0:	d006      	beq.n	80067d0 <put_lfn+0xb4>
 80067c2:	69fb      	ldr	r3, [r7, #28]
 80067c4:	005b      	lsls	r3, r3, #1
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	4413      	add	r3, r2
 80067ca:	881b      	ldrh	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d103      	bne.n	80067d8 <put_lfn+0xbc>
 80067d0:	79fb      	ldrb	r3, [r7, #7]
 80067d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067d6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	79fa      	ldrb	r2, [r7, #7]
 80067dc:	701a      	strb	r2, [r3, #0]
}
 80067de:	bf00      	nop
 80067e0:	3720      	adds	r7, #32
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
 80067e6:	bf00      	nop
 80067e8:	08008734 	.word	0x08008734

080067ec <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b08c      	sub	sp, #48	; 0x30
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
 80067f8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80067fa:	220b      	movs	r2, #11
 80067fc:	68b9      	ldr	r1, [r7, #8]
 80067fe:	68f8      	ldr	r0, [r7, #12]
 8006800:	f7fe ff26 	bl	8005650 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	2b05      	cmp	r3, #5
 8006808:	d92b      	bls.n	8006862 <gen_numname+0x76>
		sr = seq;
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800680e:	e022      	b.n	8006856 <gen_numname+0x6a>
			wc = *lfn++;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	1c9a      	adds	r2, r3, #2
 8006814:	607a      	str	r2, [r7, #4]
 8006816:	881b      	ldrh	r3, [r3, #0]
 8006818:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800681a:	2300      	movs	r3, #0
 800681c:	62bb      	str	r3, [r7, #40]	; 0x28
 800681e:	e017      	b.n	8006850 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	005a      	lsls	r2, r3, #1
 8006824:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	4413      	add	r3, r2
 800682c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800682e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006830:	085b      	lsrs	r3, r3, #1
 8006832:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d005      	beq.n	800684a <gen_numname+0x5e>
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8006844:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8006848:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800684a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800684c:	3301      	adds	r3, #1
 800684e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006852:	2b0f      	cmp	r3, #15
 8006854:	d9e4      	bls.n	8006820 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	881b      	ldrh	r3, [r3, #0]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d1d8      	bne.n	8006810 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800685e:	69fb      	ldr	r3, [r7, #28]
 8006860:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006862:	2307      	movs	r3, #7
 8006864:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	b2db      	uxtb	r3, r3
 800686a:	f003 030f 	and.w	r3, r3, #15
 800686e:	b2db      	uxtb	r3, r3
 8006870:	3330      	adds	r3, #48	; 0x30
 8006872:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8006876:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800687a:	2b39      	cmp	r3, #57	; 0x39
 800687c:	d904      	bls.n	8006888 <gen_numname+0x9c>
 800687e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006882:	3307      	adds	r3, #7
 8006884:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8006888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800688a:	1e5a      	subs	r2, r3, #1
 800688c:	62ba      	str	r2, [r7, #40]	; 0x28
 800688e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006892:	4413      	add	r3, r2
 8006894:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006898:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	091b      	lsrs	r3, r3, #4
 80068a0:	603b      	str	r3, [r7, #0]
	} while (seq);
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d1de      	bne.n	8006866 <gen_numname+0x7a>
	ns[i] = '~';
 80068a8:	f107 0214 	add.w	r2, r7, #20
 80068ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ae:	4413      	add	r3, r2
 80068b0:	227e      	movs	r2, #126	; 0x7e
 80068b2:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80068b4:	2300      	movs	r3, #0
 80068b6:	627b      	str	r3, [r7, #36]	; 0x24
 80068b8:	e002      	b.n	80068c0 <gen_numname+0xd4>
 80068ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068bc:	3301      	adds	r3, #1
 80068be:	627b      	str	r3, [r7, #36]	; 0x24
 80068c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d205      	bcs.n	80068d4 <gen_numname+0xe8>
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068cc:	4413      	add	r3, r2
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	2b20      	cmp	r3, #32
 80068d2:	d1f2      	bne.n	80068ba <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80068d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068d6:	2b07      	cmp	r3, #7
 80068d8:	d808      	bhi.n	80068ec <gen_numname+0x100>
 80068da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068dc:	1c5a      	adds	r2, r3, #1
 80068de:	62ba      	str	r2, [r7, #40]	; 0x28
 80068e0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80068e4:	4413      	add	r3, r2
 80068e6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80068ea:	e000      	b.n	80068ee <gen_numname+0x102>
 80068ec:	2120      	movs	r1, #32
 80068ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f0:	1c5a      	adds	r2, r3, #1
 80068f2:	627a      	str	r2, [r7, #36]	; 0x24
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	4413      	add	r3, r2
 80068f8:	460a      	mov	r2, r1
 80068fa:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80068fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fe:	2b07      	cmp	r3, #7
 8006900:	d9e8      	bls.n	80068d4 <gen_numname+0xe8>
}
 8006902:	bf00      	nop
 8006904:	bf00      	nop
 8006906:	3730      	adds	r7, #48	; 0x30
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006914:	2300      	movs	r3, #0
 8006916:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006918:	230b      	movs	r3, #11
 800691a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800691c:	7bfb      	ldrb	r3, [r7, #15]
 800691e:	b2da      	uxtb	r2, r3
 8006920:	0852      	lsrs	r2, r2, #1
 8006922:	01db      	lsls	r3, r3, #7
 8006924:	4313      	orrs	r3, r2
 8006926:	b2da      	uxtb	r2, r3
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	1c59      	adds	r1, r3, #1
 800692c:	6079      	str	r1, [r7, #4]
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	4413      	add	r3, r2
 8006932:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	3b01      	subs	r3, #1
 8006938:	60bb      	str	r3, [r7, #8]
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d1ed      	bne.n	800691c <sum_sfn+0x10>
	return sum;
 8006940:	7bfb      	ldrb	r3, [r7, #15]
}
 8006942:	4618      	mov	r0, r3
 8006944:	3714      	adds	r7, #20
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr

0800694e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800694e:	b580      	push	{r7, lr}
 8006950:	b086      	sub	sp, #24
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800695c:	2100      	movs	r1, #0
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f7ff fc86 	bl	8006270 <dir_sdi>
 8006964:	4603      	mov	r3, r0
 8006966:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006968:	7dfb      	ldrb	r3, [r7, #23]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d001      	beq.n	8006972 <dir_find+0x24>
 800696e:	7dfb      	ldrb	r3, [r7, #23]
 8006970:	e0a9      	b.n	8006ac6 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006972:	23ff      	movs	r3, #255	; 0xff
 8006974:	753b      	strb	r3, [r7, #20]
 8006976:	7d3b      	ldrb	r3, [r7, #20]
 8006978:	757b      	strb	r3, [r7, #21]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006980:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	69db      	ldr	r3, [r3, #28]
 8006986:	4619      	mov	r1, r3
 8006988:	6938      	ldr	r0, [r7, #16]
 800698a:	f7ff f88f 	bl	8005aac <move_window>
 800698e:	4603      	mov	r3, r0
 8006990:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006992:	7dfb      	ldrb	r3, [r7, #23]
 8006994:	2b00      	cmp	r3, #0
 8006996:	f040 8090 	bne.w	8006aba <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80069a2:	7dbb      	ldrb	r3, [r7, #22]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d102      	bne.n	80069ae <dir_find+0x60>
 80069a8:	2304      	movs	r3, #4
 80069aa:	75fb      	strb	r3, [r7, #23]
 80069ac:	e08a      	b.n	8006ac4 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	330b      	adds	r3, #11
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80069ba:	73fb      	strb	r3, [r7, #15]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	7bfa      	ldrb	r2, [r7, #15]
 80069c0:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80069c2:	7dbb      	ldrb	r3, [r7, #22]
 80069c4:	2be5      	cmp	r3, #229	; 0xe5
 80069c6:	d007      	beq.n	80069d8 <dir_find+0x8a>
 80069c8:	7bfb      	ldrb	r3, [r7, #15]
 80069ca:	f003 0308 	and.w	r3, r3, #8
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d009      	beq.n	80069e6 <dir_find+0x98>
 80069d2:	7bfb      	ldrb	r3, [r7, #15]
 80069d4:	2b0f      	cmp	r3, #15
 80069d6:	d006      	beq.n	80069e6 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80069d8:	23ff      	movs	r3, #255	; 0xff
 80069da:	757b      	strb	r3, [r7, #21]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069e2:	631a      	str	r2, [r3, #48]	; 0x30
 80069e4:	e05e      	b.n	8006aa4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80069e6:	7bfb      	ldrb	r3, [r7, #15]
 80069e8:	2b0f      	cmp	r3, #15
 80069ea:	d136      	bne.n	8006a5a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80069f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d154      	bne.n	8006aa4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80069fa:	7dbb      	ldrb	r3, [r7, #22]
 80069fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d00d      	beq.n	8006a20 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a1b      	ldr	r3, [r3, #32]
 8006a08:	7b5b      	ldrb	r3, [r3, #13]
 8006a0a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8006a0c:	7dbb      	ldrb	r3, [r7, #22]
 8006a0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a12:	75bb      	strb	r3, [r7, #22]
 8006a14:	7dbb      	ldrb	r3, [r7, #22]
 8006a16:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	695a      	ldr	r2, [r3, #20]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006a20:	7dba      	ldrb	r2, [r7, #22]
 8006a22:	7d7b      	ldrb	r3, [r7, #21]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d115      	bne.n	8006a54 <dir_find+0x106>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a1b      	ldr	r3, [r3, #32]
 8006a2c:	330d      	adds	r3, #13
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	7d3a      	ldrb	r2, [r7, #20]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d10e      	bne.n	8006a54 <dir_find+0x106>
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	691a      	ldr	r2, [r3, #16]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	4619      	mov	r1, r3
 8006a40:	4610      	mov	r0, r2
 8006a42:	f7ff fdfb 	bl	800663c <cmp_lfn>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d003      	beq.n	8006a54 <dir_find+0x106>
 8006a4c:	7d7b      	ldrb	r3, [r7, #21]
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	e000      	b.n	8006a56 <dir_find+0x108>
 8006a54:	23ff      	movs	r3, #255	; 0xff
 8006a56:	757b      	strb	r3, [r7, #21]
 8006a58:	e024      	b.n	8006aa4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006a5a:	7d7b      	ldrb	r3, [r7, #21]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d109      	bne.n	8006a74 <dir_find+0x126>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a1b      	ldr	r3, [r3, #32]
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7ff ff51 	bl	800690c <sum_sfn>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	7d3b      	ldrb	r3, [r7, #20]
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d024      	beq.n	8006abe <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006a7a:	f003 0301 	and.w	r3, r3, #1
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d10a      	bne.n	8006a98 <dir_find+0x14a>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a18      	ldr	r0, [r3, #32]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	3324      	adds	r3, #36	; 0x24
 8006a8a:	220b      	movs	r2, #11
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	f7fe fe1b 	bl	80056c8 <mem_cmp>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d014      	beq.n	8006ac2 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006a98:	23ff      	movs	r3, #255	; 0xff
 8006a9a:	757b      	strb	r3, [r7, #21]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006aa2:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006aa4:	2100      	movs	r1, #0
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f7ff fc6b 	bl	8006382 <dir_next>
 8006aac:	4603      	mov	r3, r0
 8006aae:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006ab0:	7dfb      	ldrb	r3, [r7, #23]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f43f af65 	beq.w	8006982 <dir_find+0x34>
 8006ab8:	e004      	b.n	8006ac4 <dir_find+0x176>
		if (res != FR_OK) break;
 8006aba:	bf00      	nop
 8006abc:	e002      	b.n	8006ac4 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006abe:	bf00      	nop
 8006ac0:	e000      	b.n	8006ac4 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006ac2:	bf00      	nop

	return res;
 8006ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3718      	adds	r7, #24
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
	...

08006ad0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b08c      	sub	sp, #48	; 0x30
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006ae4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <dir_register+0x20>
 8006aec:	2306      	movs	r3, #6
 8006aee:	e0e0      	b.n	8006cb2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8006af0:	2300      	movs	r3, #0
 8006af2:	627b      	str	r3, [r7, #36]	; 0x24
 8006af4:	e002      	b.n	8006afc <dir_register+0x2c>
 8006af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af8:	3301      	adds	r3, #1
 8006afa:	627b      	str	r3, [r7, #36]	; 0x24
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	691a      	ldr	r2, [r3, #16]
 8006b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b02:	005b      	lsls	r3, r3, #1
 8006b04:	4413      	add	r3, r2
 8006b06:	881b      	ldrh	r3, [r3, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1f4      	bne.n	8006af6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8006b12:	f107 030c 	add.w	r3, r7, #12
 8006b16:	220c      	movs	r2, #12
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f7fe fd99 	bl	8005650 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8006b1e:	7dfb      	ldrb	r3, [r7, #23]
 8006b20:	f003 0301 	and.w	r3, r3, #1
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d032      	beq.n	8006b8e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2240      	movs	r2, #64	; 0x40
 8006b2c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8006b30:	2301      	movs	r3, #1
 8006b32:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b34:	e016      	b.n	8006b64 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8006b3c:	69fb      	ldr	r3, [r7, #28]
 8006b3e:	691a      	ldr	r2, [r3, #16]
 8006b40:	f107 010c 	add.w	r1, r7, #12
 8006b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b46:	f7ff fe51 	bl	80067ec <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f7ff feff 	bl	800694e <dir_find>
 8006b50:	4603      	mov	r3, r0
 8006b52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8006b56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d106      	bne.n	8006b6c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8006b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b60:	3301      	adds	r3, #1
 8006b62:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b66:	2b63      	cmp	r3, #99	; 0x63
 8006b68:	d9e5      	bls.n	8006b36 <dir_register+0x66>
 8006b6a:	e000      	b.n	8006b6e <dir_register+0x9e>
			if (res != FR_OK) break;
 8006b6c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b70:	2b64      	cmp	r3, #100	; 0x64
 8006b72:	d101      	bne.n	8006b78 <dir_register+0xa8>
 8006b74:	2307      	movs	r3, #7
 8006b76:	e09c      	b.n	8006cb2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006b78:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006b7c:	2b04      	cmp	r3, #4
 8006b7e:	d002      	beq.n	8006b86 <dir_register+0xb6>
 8006b80:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006b84:	e095      	b.n	8006cb2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8006b86:	7dfa      	ldrb	r2, [r7, #23]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8006b8e:	7dfb      	ldrb	r3, [r7, #23]
 8006b90:	f003 0302 	and.w	r3, r3, #2
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d007      	beq.n	8006ba8 <dir_register+0xd8>
 8006b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9a:	330c      	adds	r3, #12
 8006b9c:	4a47      	ldr	r2, [pc, #284]	; (8006cbc <dir_register+0x1ec>)
 8006b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8006ba2:	089b      	lsrs	r3, r3, #2
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	e000      	b.n	8006baa <dir_register+0xda>
 8006ba8:	2301      	movs	r3, #1
 8006baa:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8006bac:	6a39      	ldr	r1, [r7, #32]
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f7ff fcbd 	bl	800652e <dir_alloc>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8006bba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d148      	bne.n	8006c54 <dir_register+0x184>
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	623b      	str	r3, [r7, #32]
 8006bc8:	6a3b      	ldr	r3, [r7, #32]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d042      	beq.n	8006c54 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	695a      	ldr	r2, [r3, #20]
 8006bd2:	6a3b      	ldr	r3, [r7, #32]
 8006bd4:	015b      	lsls	r3, r3, #5
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	4619      	mov	r1, r3
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f7ff fb48 	bl	8006270 <dir_sdi>
 8006be0:	4603      	mov	r3, r0
 8006be2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8006be6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d132      	bne.n	8006c54 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	3324      	adds	r3, #36	; 0x24
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f7ff fe8a 	bl	800690c <sum_sfn>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	69db      	ldr	r3, [r3, #28]
 8006c00:	4619      	mov	r1, r3
 8006c02:	69f8      	ldr	r0, [r7, #28]
 8006c04:	f7fe ff52 	bl	8005aac <move_window>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8006c0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d11d      	bne.n	8006c52 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	6918      	ldr	r0, [r3, #16]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a19      	ldr	r1, [r3, #32]
 8006c1e:	6a3b      	ldr	r3, [r7, #32]
 8006c20:	b2da      	uxtb	r2, r3
 8006c22:	7efb      	ldrb	r3, [r7, #27]
 8006c24:	f7ff fd7a 	bl	800671c <put_lfn>
				fs->wflag = 1;
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8006c2e:	2100      	movs	r1, #0
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f7ff fba6 	bl	8006382 <dir_next>
 8006c36:	4603      	mov	r3, r0
 8006c38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8006c3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d107      	bne.n	8006c54 <dir_register+0x184>
 8006c44:	6a3b      	ldr	r3, [r7, #32]
 8006c46:	3b01      	subs	r3, #1
 8006c48:	623b      	str	r3, [r7, #32]
 8006c4a:	6a3b      	ldr	r3, [r7, #32]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d1d5      	bne.n	8006bfc <dir_register+0x12c>
 8006c50:	e000      	b.n	8006c54 <dir_register+0x184>
				if (res != FR_OK) break;
 8006c52:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006c54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d128      	bne.n	8006cae <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	69db      	ldr	r3, [r3, #28]
 8006c60:	4619      	mov	r1, r3
 8006c62:	69f8      	ldr	r0, [r7, #28]
 8006c64:	f7fe ff22 	bl	8005aac <move_window>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8006c6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d11b      	bne.n	8006cae <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	2220      	movs	r2, #32
 8006c7c:	2100      	movs	r1, #0
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7fe fd07 	bl	8005692 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6a18      	ldr	r0, [r3, #32]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	3324      	adds	r3, #36	; 0x24
 8006c8c:	220b      	movs	r2, #11
 8006c8e:	4619      	mov	r1, r3
 8006c90:	f7fe fcde 	bl	8005650 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6a1b      	ldr	r3, [r3, #32]
 8006c9e:	330c      	adds	r3, #12
 8006ca0:	f002 0218 	and.w	r2, r2, #24
 8006ca4:	b2d2      	uxtb	r2, r2
 8006ca6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	2201      	movs	r2, #1
 8006cac:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006cae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3730      	adds	r7, #48	; 0x30
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	4ec4ec4f 	.word	0x4ec4ec4f

08006cc0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b08a      	sub	sp, #40	; 0x28
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	613b      	str	r3, [r7, #16]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	60fb      	str	r3, [r7, #12]
 8006cd8:	2300      	movs	r3, #0
 8006cda:	617b      	str	r3, [r7, #20]
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	1c5a      	adds	r2, r3, #1
 8006ce4:	61ba      	str	r2, [r7, #24]
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	4413      	add	r3, r2
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8006cee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006cf0:	2b1f      	cmp	r3, #31
 8006cf2:	d940      	bls.n	8006d76 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8006cf4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006cf6:	2b2f      	cmp	r3, #47	; 0x2f
 8006cf8:	d006      	beq.n	8006d08 <create_name+0x48>
 8006cfa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006cfc:	2b5c      	cmp	r3, #92	; 0x5c
 8006cfe:	d110      	bne.n	8006d22 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006d00:	e002      	b.n	8006d08 <create_name+0x48>
 8006d02:	69bb      	ldr	r3, [r7, #24]
 8006d04:	3301      	adds	r3, #1
 8006d06:	61bb      	str	r3, [r7, #24]
 8006d08:	693a      	ldr	r2, [r7, #16]
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	2b2f      	cmp	r3, #47	; 0x2f
 8006d12:	d0f6      	beq.n	8006d02 <create_name+0x42>
 8006d14:	693a      	ldr	r2, [r7, #16]
 8006d16:	69bb      	ldr	r3, [r7, #24]
 8006d18:	4413      	add	r3, r2
 8006d1a:	781b      	ldrb	r3, [r3, #0]
 8006d1c:	2b5c      	cmp	r3, #92	; 0x5c
 8006d1e:	d0f0      	beq.n	8006d02 <create_name+0x42>
			break;
 8006d20:	e02a      	b.n	8006d78 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	2bfe      	cmp	r3, #254	; 0xfe
 8006d26:	d901      	bls.n	8006d2c <create_name+0x6c>
 8006d28:	2306      	movs	r3, #6
 8006d2a:	e177      	b.n	800701c <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006d2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006d32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d34:	2101      	movs	r1, #1
 8006d36:	4618      	mov	r0, r3
 8006d38:	f001 fb52 	bl	80083e0 <ff_convert>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006d40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d101      	bne.n	8006d4a <create_name+0x8a>
 8006d46:	2306      	movs	r3, #6
 8006d48:	e168      	b.n	800701c <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006d4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d4c:	2b7f      	cmp	r3, #127	; 0x7f
 8006d4e:	d809      	bhi.n	8006d64 <create_name+0xa4>
 8006d50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d52:	4619      	mov	r1, r3
 8006d54:	48b3      	ldr	r0, [pc, #716]	; (8007024 <create_name+0x364>)
 8006d56:	f7fe fcde 	bl	8005716 <chk_chr>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d001      	beq.n	8006d64 <create_name+0xa4>
 8006d60:	2306      	movs	r3, #6
 8006d62:	e15b      	b.n	800701c <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	1c5a      	adds	r2, r3, #1
 8006d68:	617a      	str	r2, [r7, #20]
 8006d6a:	005b      	lsls	r3, r3, #1
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	4413      	add	r3, r2
 8006d70:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006d72:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006d74:	e7b4      	b.n	8006ce0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8006d76:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	441a      	add	r2, r3
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006d82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d84:	2b1f      	cmp	r3, #31
 8006d86:	d801      	bhi.n	8006d8c <create_name+0xcc>
 8006d88:	2304      	movs	r3, #4
 8006d8a:	e000      	b.n	8006d8e <create_name+0xce>
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006d92:	e011      	b.n	8006db8 <create_name+0xf8>
		w = lfn[di - 1];
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	005b      	lsls	r3, r3, #1
 8006d9e:	68fa      	ldr	r2, [r7, #12]
 8006da0:	4413      	add	r3, r2
 8006da2:	881b      	ldrh	r3, [r3, #0]
 8006da4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8006da6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006da8:	2b20      	cmp	r3, #32
 8006daa:	d002      	beq.n	8006db2 <create_name+0xf2>
 8006dac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dae:	2b2e      	cmp	r3, #46	; 0x2e
 8006db0:	d106      	bne.n	8006dc0 <create_name+0x100>
		di--;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	3b01      	subs	r3, #1
 8006db6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d1ea      	bne.n	8006d94 <create_name+0xd4>
 8006dbe:	e000      	b.n	8006dc2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8006dc0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	005b      	lsls	r3, r3, #1
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	4413      	add	r3, r2
 8006dca:	2200      	movs	r2, #0
 8006dcc:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d101      	bne.n	8006dd8 <create_name+0x118>
 8006dd4:	2306      	movs	r3, #6
 8006dd6:	e121      	b.n	800701c <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	3324      	adds	r3, #36	; 0x24
 8006ddc:	220b      	movs	r2, #11
 8006dde:	2120      	movs	r1, #32
 8006de0:	4618      	mov	r0, r3
 8006de2:	f7fe fc56 	bl	8005692 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006de6:	2300      	movs	r3, #0
 8006de8:	61bb      	str	r3, [r7, #24]
 8006dea:	e002      	b.n	8006df2 <create_name+0x132>
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	3301      	adds	r3, #1
 8006df0:	61bb      	str	r3, [r7, #24]
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	005b      	lsls	r3, r3, #1
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	4413      	add	r3, r2
 8006dfa:	881b      	ldrh	r3, [r3, #0]
 8006dfc:	2b20      	cmp	r3, #32
 8006dfe:	d0f5      	beq.n	8006dec <create_name+0x12c>
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	005b      	lsls	r3, r3, #1
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	4413      	add	r3, r2
 8006e08:	881b      	ldrh	r3, [r3, #0]
 8006e0a:	2b2e      	cmp	r3, #46	; 0x2e
 8006e0c:	d0ee      	beq.n	8006dec <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8006e0e:	69bb      	ldr	r3, [r7, #24]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d009      	beq.n	8006e28 <create_name+0x168>
 8006e14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e18:	f043 0303 	orr.w	r3, r3, #3
 8006e1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006e20:	e002      	b.n	8006e28 <create_name+0x168>
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	3b01      	subs	r3, #1
 8006e26:	617b      	str	r3, [r7, #20]
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d009      	beq.n	8006e42 <create_name+0x182>
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006e34:	3b01      	subs	r3, #1
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	881b      	ldrh	r3, [r3, #0]
 8006e3e:	2b2e      	cmp	r3, #46	; 0x2e
 8006e40:	d1ef      	bne.n	8006e22 <create_name+0x162>

	i = b = 0; ni = 8;
 8006e42:	2300      	movs	r3, #0
 8006e44:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006e48:	2300      	movs	r3, #0
 8006e4a:	623b      	str	r3, [r7, #32]
 8006e4c:	2308      	movs	r3, #8
 8006e4e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	1c5a      	adds	r2, r3, #1
 8006e54:	61ba      	str	r2, [r7, #24]
 8006e56:	005b      	lsls	r3, r3, #1
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	881b      	ldrh	r3, [r3, #0]
 8006e5e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006e60:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f000 8090 	beq.w	8006f88 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006e68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e6a:	2b20      	cmp	r3, #32
 8006e6c:	d006      	beq.n	8006e7c <create_name+0x1bc>
 8006e6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e70:	2b2e      	cmp	r3, #46	; 0x2e
 8006e72:	d10a      	bne.n	8006e8a <create_name+0x1ca>
 8006e74:	69ba      	ldr	r2, [r7, #24]
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d006      	beq.n	8006e8a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006e7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e80:	f043 0303 	orr.w	r3, r3, #3
 8006e84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006e88:	e07d      	b.n	8006f86 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006e8a:	6a3a      	ldr	r2, [r7, #32]
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d203      	bcs.n	8006e9a <create_name+0x1da>
 8006e92:	69ba      	ldr	r2, [r7, #24]
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d123      	bne.n	8006ee2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	2b0b      	cmp	r3, #11
 8006e9e:	d106      	bne.n	8006eae <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006ea0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ea4:	f043 0303 	orr.w	r3, r3, #3
 8006ea8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006eac:	e06f      	b.n	8006f8e <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006eae:	69ba      	ldr	r2, [r7, #24]
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d005      	beq.n	8006ec2 <create_name+0x202>
 8006eb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006eba:	f043 0303 	orr.w	r3, r3, #3
 8006ebe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8006ec2:	69ba      	ldr	r2, [r7, #24]
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d860      	bhi.n	8006f8c <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	61bb      	str	r3, [r7, #24]
 8006ece:	2308      	movs	r3, #8
 8006ed0:	623b      	str	r3, [r7, #32]
 8006ed2:	230b      	movs	r3, #11
 8006ed4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006ed6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006eda:	009b      	lsls	r3, r3, #2
 8006edc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006ee0:	e051      	b.n	8006f86 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006ee2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ee4:	2b7f      	cmp	r3, #127	; 0x7f
 8006ee6:	d914      	bls.n	8006f12 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006ee8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006eea:	2100      	movs	r1, #0
 8006eec:	4618      	mov	r0, r3
 8006eee:	f001 fa77 	bl	80083e0 <ff_convert>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006ef6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d004      	beq.n	8006f06 <create_name+0x246>
 8006efc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006efe:	3b80      	subs	r3, #128	; 0x80
 8006f00:	4a49      	ldr	r2, [pc, #292]	; (8007028 <create_name+0x368>)
 8006f02:	5cd3      	ldrb	r3, [r2, r3]
 8006f04:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006f06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f0a:	f043 0302 	orr.w	r3, r3, #2
 8006f0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006f12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d007      	beq.n	8006f28 <create_name+0x268>
 8006f18:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	4843      	ldr	r0, [pc, #268]	; (800702c <create_name+0x36c>)
 8006f1e:	f7fe fbfa 	bl	8005716 <chk_chr>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d008      	beq.n	8006f3a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006f28:	235f      	movs	r3, #95	; 0x5f
 8006f2a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006f2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f30:	f043 0303 	orr.w	r3, r3, #3
 8006f34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006f38:	e01b      	b.n	8006f72 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006f3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f3c:	2b40      	cmp	r3, #64	; 0x40
 8006f3e:	d909      	bls.n	8006f54 <create_name+0x294>
 8006f40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f42:	2b5a      	cmp	r3, #90	; 0x5a
 8006f44:	d806      	bhi.n	8006f54 <create_name+0x294>
					b |= 2;
 8006f46:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006f4a:	f043 0302 	orr.w	r3, r3, #2
 8006f4e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006f52:	e00e      	b.n	8006f72 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006f54:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f56:	2b60      	cmp	r3, #96	; 0x60
 8006f58:	d90b      	bls.n	8006f72 <create_name+0x2b2>
 8006f5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f5c:	2b7a      	cmp	r3, #122	; 0x7a
 8006f5e:	d808      	bhi.n	8006f72 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006f60:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006f64:	f043 0301 	orr.w	r3, r3, #1
 8006f68:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006f6c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f6e:	3b20      	subs	r3, #32
 8006f70:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006f72:	6a3b      	ldr	r3, [r7, #32]
 8006f74:	1c5a      	adds	r2, r3, #1
 8006f76:	623a      	str	r2, [r7, #32]
 8006f78:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006f7a:	b2d1      	uxtb	r1, r2
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	4413      	add	r3, r2
 8006f80:	460a      	mov	r2, r1
 8006f82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006f86:	e763      	b.n	8006e50 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006f88:	bf00      	nop
 8006f8a:	e000      	b.n	8006f8e <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8006f8c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006f94:	2be5      	cmp	r3, #229	; 0xe5
 8006f96:	d103      	bne.n	8006fa0 <create_name+0x2e0>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2205      	movs	r2, #5
 8006f9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	2b08      	cmp	r3, #8
 8006fa4:	d104      	bne.n	8006fb0 <create_name+0x2f0>
 8006fa6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006fb0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006fb4:	f003 030c 	and.w	r3, r3, #12
 8006fb8:	2b0c      	cmp	r3, #12
 8006fba:	d005      	beq.n	8006fc8 <create_name+0x308>
 8006fbc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006fc0:	f003 0303 	and.w	r3, r3, #3
 8006fc4:	2b03      	cmp	r3, #3
 8006fc6:	d105      	bne.n	8006fd4 <create_name+0x314>
 8006fc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fcc:	f043 0302 	orr.w	r3, r3, #2
 8006fd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006fd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fd8:	f003 0302 	and.w	r3, r3, #2
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d117      	bne.n	8007010 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8006fe0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006fe4:	f003 0303 	and.w	r3, r3, #3
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d105      	bne.n	8006ff8 <create_name+0x338>
 8006fec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ff0:	f043 0310 	orr.w	r3, r3, #16
 8006ff4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006ff8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006ffc:	f003 030c 	and.w	r3, r3, #12
 8007000:	2b04      	cmp	r3, #4
 8007002:	d105      	bne.n	8007010 <create_name+0x350>
 8007004:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007008:	f043 0308 	orr.w	r3, r3, #8
 800700c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007016:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800701a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800701c:	4618      	mov	r0, r3
 800701e:	3728      	adds	r7, #40	; 0x28
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}
 8007024:	08008610 	.word	0x08008610
 8007028:	080086b4 	.word	0x080086b4
 800702c:	0800861c 	.word	0x0800861c

08007030 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b086      	sub	sp, #24
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007044:	e002      	b.n	800704c <follow_path+0x1c>
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	3301      	adds	r3, #1
 800704a:	603b      	str	r3, [r7, #0]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	2b2f      	cmp	r3, #47	; 0x2f
 8007052:	d0f8      	beq.n	8007046 <follow_path+0x16>
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	2b5c      	cmp	r3, #92	; 0x5c
 800705a:	d0f4      	beq.n	8007046 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	2200      	movs	r2, #0
 8007060:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	2b1f      	cmp	r3, #31
 8007068:	d80a      	bhi.n	8007080 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2280      	movs	r2, #128	; 0x80
 800706e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8007072:	2100      	movs	r1, #0
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f7ff f8fb 	bl	8006270 <dir_sdi>
 800707a:	4603      	mov	r3, r0
 800707c:	75fb      	strb	r3, [r7, #23]
 800707e:	e048      	b.n	8007112 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007080:	463b      	mov	r3, r7
 8007082:	4619      	mov	r1, r3
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f7ff fe1b 	bl	8006cc0 <create_name>
 800708a:	4603      	mov	r3, r0
 800708c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800708e:	7dfb      	ldrb	r3, [r7, #23]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d139      	bne.n	8007108 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f7ff fc5a 	bl	800694e <dir_find>
 800709a:	4603      	mov	r3, r0
 800709c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80070a4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80070a6:	7dfb      	ldrb	r3, [r7, #23]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d00a      	beq.n	80070c2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80070ac:	7dfb      	ldrb	r3, [r7, #23]
 80070ae:	2b04      	cmp	r3, #4
 80070b0:	d12c      	bne.n	800710c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80070b2:	7afb      	ldrb	r3, [r7, #11]
 80070b4:	f003 0304 	and.w	r3, r3, #4
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d127      	bne.n	800710c <follow_path+0xdc>
 80070bc:	2305      	movs	r3, #5
 80070be:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80070c0:	e024      	b.n	800710c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80070c2:	7afb      	ldrb	r3, [r7, #11]
 80070c4:	f003 0304 	and.w	r3, r3, #4
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d121      	bne.n	8007110 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	799b      	ldrb	r3, [r3, #6]
 80070d0:	f003 0310 	and.w	r3, r3, #16
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d102      	bne.n	80070de <follow_path+0xae>
				res = FR_NO_PATH; break;
 80070d8:	2305      	movs	r3, #5
 80070da:	75fb      	strb	r3, [r7, #23]
 80070dc:	e019      	b.n	8007112 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	695b      	ldr	r3, [r3, #20]
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	8992      	ldrh	r2, [r2, #12]
 80070ec:	fbb3 f0f2 	udiv	r0, r3, r2
 80070f0:	fb02 f200 	mul.w	r2, r2, r0
 80070f4:	1a9b      	subs	r3, r3, r2
 80070f6:	440b      	add	r3, r1
 80070f8:	4619      	mov	r1, r3
 80070fa:	68f8      	ldr	r0, [r7, #12]
 80070fc:	f7ff fa5e 	bl	80065bc <ld_clust>
 8007100:	4602      	mov	r2, r0
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007106:	e7bb      	b.n	8007080 <follow_path+0x50>
			if (res != FR_OK) break;
 8007108:	bf00      	nop
 800710a:	e002      	b.n	8007112 <follow_path+0xe2>
				break;
 800710c:	bf00      	nop
 800710e:	e000      	b.n	8007112 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007110:	bf00      	nop
			}
		}
	}

	return res;
 8007112:	7dfb      	ldrb	r3, [r7, #23]
}
 8007114:	4618      	mov	r0, r3
 8007116:	3718      	adds	r7, #24
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800711c:	b480      	push	{r7}
 800711e:	b087      	sub	sp, #28
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007124:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007128:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d031      	beq.n	8007196 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	617b      	str	r3, [r7, #20]
 8007138:	e002      	b.n	8007140 <get_ldnumber+0x24>
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	3301      	adds	r3, #1
 800713e:	617b      	str	r3, [r7, #20]
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	2b1f      	cmp	r3, #31
 8007146:	d903      	bls.n	8007150 <get_ldnumber+0x34>
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	2b3a      	cmp	r3, #58	; 0x3a
 800714e:	d1f4      	bne.n	800713a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	2b3a      	cmp	r3, #58	; 0x3a
 8007156:	d11c      	bne.n	8007192 <get_ldnumber+0x76>
			tp = *path;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	1c5a      	adds	r2, r3, #1
 8007162:	60fa      	str	r2, [r7, #12]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	3b30      	subs	r3, #48	; 0x30
 8007168:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	2b09      	cmp	r3, #9
 800716e:	d80e      	bhi.n	800718e <get_ldnumber+0x72>
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	429a      	cmp	r2, r3
 8007176:	d10a      	bne.n	800718e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d107      	bne.n	800718e <get_ldnumber+0x72>
					vol = (int)i;
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	3301      	adds	r3, #1
 8007186:	617b      	str	r3, [r7, #20]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	697a      	ldr	r2, [r7, #20]
 800718c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	e002      	b.n	8007198 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007192:	2300      	movs	r3, #0
 8007194:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007196:	693b      	ldr	r3, [r7, #16]
}
 8007198:	4618      	mov	r0, r3
 800719a:	371c      	adds	r7, #28
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b082      	sub	sp, #8
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	70da      	strb	r2, [r3, #3]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80071ba:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80071bc:	6839      	ldr	r1, [r7, #0]
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f7fe fc74 	bl	8005aac <move_window>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d001      	beq.n	80071ce <check_fs+0x2a>
 80071ca:	2304      	movs	r3, #4
 80071cc:	e038      	b.n	8007240 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	3338      	adds	r3, #56	; 0x38
 80071d2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7fe f9b8 	bl	800554c <ld_word>
 80071dc:	4603      	mov	r3, r0
 80071de:	461a      	mov	r2, r3
 80071e0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d001      	beq.n	80071ec <check_fs+0x48>
 80071e8:	2303      	movs	r3, #3
 80071ea:	e029      	b.n	8007240 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80071f2:	2be9      	cmp	r3, #233	; 0xe9
 80071f4:	d009      	beq.n	800720a <check_fs+0x66>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80071fc:	2beb      	cmp	r3, #235	; 0xeb
 80071fe:	d11e      	bne.n	800723e <check_fs+0x9a>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007206:	2b90      	cmp	r3, #144	; 0x90
 8007208:	d119      	bne.n	800723e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	3338      	adds	r3, #56	; 0x38
 800720e:	3336      	adds	r3, #54	; 0x36
 8007210:	4618      	mov	r0, r3
 8007212:	f7fe f9b3 	bl	800557c <ld_dword>
 8007216:	4603      	mov	r3, r0
 8007218:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800721c:	4a0a      	ldr	r2, [pc, #40]	; (8007248 <check_fs+0xa4>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d101      	bne.n	8007226 <check_fs+0x82>
 8007222:	2300      	movs	r3, #0
 8007224:	e00c      	b.n	8007240 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	3338      	adds	r3, #56	; 0x38
 800722a:	3352      	adds	r3, #82	; 0x52
 800722c:	4618      	mov	r0, r3
 800722e:	f7fe f9a5 	bl	800557c <ld_dword>
 8007232:	4603      	mov	r3, r0
 8007234:	4a05      	ldr	r2, [pc, #20]	; (800724c <check_fs+0xa8>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d101      	bne.n	800723e <check_fs+0x9a>
 800723a:	2300      	movs	r3, #0
 800723c:	e000      	b.n	8007240 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800723e:	2302      	movs	r3, #2
}
 8007240:	4618      	mov	r0, r3
 8007242:	3708      	adds	r7, #8
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	00544146 	.word	0x00544146
 800724c:	33544146 	.word	0x33544146

08007250 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b096      	sub	sp, #88	; 0x58
 8007254:	af00      	add	r7, sp, #0
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	4613      	mov	r3, r2
 800725c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	2200      	movs	r2, #0
 8007262:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007264:	68f8      	ldr	r0, [r7, #12]
 8007266:	f7ff ff59 	bl	800711c <get_ldnumber>
 800726a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800726c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800726e:	2b00      	cmp	r3, #0
 8007270:	da01      	bge.n	8007276 <find_volume+0x26>
 8007272:	230b      	movs	r3, #11
 8007274:	e268      	b.n	8007748 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007276:	4ab0      	ldr	r2, [pc, #704]	; (8007538 <find_volume+0x2e8>)
 8007278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800727a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800727e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007282:	2b00      	cmp	r3, #0
 8007284:	d101      	bne.n	800728a <find_volume+0x3a>
 8007286:	230c      	movs	r3, #12
 8007288:	e25e      	b.n	8007748 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800728e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007290:	79fb      	ldrb	r3, [r7, #7]
 8007292:	f023 0301 	bic.w	r3, r3, #1
 8007296:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d01a      	beq.n	80072d6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80072a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a2:	785b      	ldrb	r3, [r3, #1]
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7fe f8b3 	bl	8005410 <disk_status>
 80072aa:	4603      	mov	r3, r0
 80072ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80072b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80072b4:	f003 0301 	and.w	r3, r3, #1
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d10c      	bne.n	80072d6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80072bc:	79fb      	ldrb	r3, [r7, #7]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d007      	beq.n	80072d2 <find_volume+0x82>
 80072c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80072c6:	f003 0304 	and.w	r3, r3, #4
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d001      	beq.n	80072d2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80072ce:	230a      	movs	r3, #10
 80072d0:	e23a      	b.n	8007748 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 80072d2:	2300      	movs	r3, #0
 80072d4:	e238      	b.n	8007748 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80072d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d8:	2200      	movs	r2, #0
 80072da:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80072dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072de:	b2da      	uxtb	r2, r3
 80072e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80072e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e6:	785b      	ldrb	r3, [r3, #1]
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7fe f8ab 	bl	8005444 <disk_initialize>
 80072ee:	4603      	mov	r3, r0
 80072f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80072f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80072f8:	f003 0301 	and.w	r3, r3, #1
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d001      	beq.n	8007304 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007300:	2303      	movs	r3, #3
 8007302:	e221      	b.n	8007748 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007304:	79fb      	ldrb	r3, [r7, #7]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d007      	beq.n	800731a <find_volume+0xca>
 800730a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800730e:	f003 0304 	and.w	r3, r3, #4
 8007312:	2b00      	cmp	r3, #0
 8007314:	d001      	beq.n	800731a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8007316:	230a      	movs	r3, #10
 8007318:	e216      	b.n	8007748 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800731a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800731c:	7858      	ldrb	r0, [r3, #1]
 800731e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007320:	330c      	adds	r3, #12
 8007322:	461a      	mov	r2, r3
 8007324:	2102      	movs	r1, #2
 8007326:	f7fe f8f3 	bl	8005510 <disk_ioctl>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d001      	beq.n	8007334 <find_volume+0xe4>
 8007330:	2301      	movs	r3, #1
 8007332:	e209      	b.n	8007748 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8007334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007336:	899b      	ldrh	r3, [r3, #12]
 8007338:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800733c:	d80d      	bhi.n	800735a <find_volume+0x10a>
 800733e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007340:	899b      	ldrh	r3, [r3, #12]
 8007342:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007346:	d308      	bcc.n	800735a <find_volume+0x10a>
 8007348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800734a:	899b      	ldrh	r3, [r3, #12]
 800734c:	461a      	mov	r2, r3
 800734e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007350:	899b      	ldrh	r3, [r3, #12]
 8007352:	3b01      	subs	r3, #1
 8007354:	4013      	ands	r3, r2
 8007356:	2b00      	cmp	r3, #0
 8007358:	d001      	beq.n	800735e <find_volume+0x10e>
 800735a:	2301      	movs	r3, #1
 800735c:	e1f4      	b.n	8007748 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800735e:	2300      	movs	r3, #0
 8007360:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007362:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007364:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007366:	f7ff ff1d 	bl	80071a4 <check_fs>
 800736a:	4603      	mov	r3, r0
 800736c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007370:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007374:	2b02      	cmp	r3, #2
 8007376:	d14b      	bne.n	8007410 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007378:	2300      	movs	r3, #0
 800737a:	643b      	str	r3, [r7, #64]	; 0x40
 800737c:	e01f      	b.n	80073be <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800737e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007380:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8007384:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007386:	011b      	lsls	r3, r3, #4
 8007388:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800738c:	4413      	add	r3, r2
 800738e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007392:	3304      	adds	r3, #4
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d006      	beq.n	80073a8 <find_volume+0x158>
 800739a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800739c:	3308      	adds	r3, #8
 800739e:	4618      	mov	r0, r3
 80073a0:	f7fe f8ec 	bl	800557c <ld_dword>
 80073a4:	4602      	mov	r2, r0
 80073a6:	e000      	b.n	80073aa <find_volume+0x15a>
 80073a8:	2200      	movs	r2, #0
 80073aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80073b2:	440b      	add	r3, r1
 80073b4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80073b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073ba:	3301      	adds	r3, #1
 80073bc:	643b      	str	r3, [r7, #64]	; 0x40
 80073be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073c0:	2b03      	cmp	r3, #3
 80073c2:	d9dc      	bls.n	800737e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80073c4:	2300      	movs	r3, #0
 80073c6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80073c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d002      	beq.n	80073d4 <find_volume+0x184>
 80073ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073d0:	3b01      	subs	r3, #1
 80073d2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80073d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80073dc:	4413      	add	r3, r2
 80073de:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80073e2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80073e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d005      	beq.n	80073f6 <find_volume+0x1a6>
 80073ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80073ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80073ee:	f7ff fed9 	bl	80071a4 <check_fs>
 80073f2:	4603      	mov	r3, r0
 80073f4:	e000      	b.n	80073f8 <find_volume+0x1a8>
 80073f6:	2303      	movs	r3, #3
 80073f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80073fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007400:	2b01      	cmp	r3, #1
 8007402:	d905      	bls.n	8007410 <find_volume+0x1c0>
 8007404:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007406:	3301      	adds	r3, #1
 8007408:	643b      	str	r3, [r7, #64]	; 0x40
 800740a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800740c:	2b03      	cmp	r3, #3
 800740e:	d9e1      	bls.n	80073d4 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007410:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007414:	2b04      	cmp	r3, #4
 8007416:	d101      	bne.n	800741c <find_volume+0x1cc>
 8007418:	2301      	movs	r3, #1
 800741a:	e195      	b.n	8007748 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800741c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007420:	2b01      	cmp	r3, #1
 8007422:	d901      	bls.n	8007428 <find_volume+0x1d8>
 8007424:	230d      	movs	r3, #13
 8007426:	e18f      	b.n	8007748 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800742a:	3338      	adds	r3, #56	; 0x38
 800742c:	330b      	adds	r3, #11
 800742e:	4618      	mov	r0, r3
 8007430:	f7fe f88c 	bl	800554c <ld_word>
 8007434:	4603      	mov	r3, r0
 8007436:	461a      	mov	r2, r3
 8007438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743a:	899b      	ldrh	r3, [r3, #12]
 800743c:	429a      	cmp	r2, r3
 800743e:	d001      	beq.n	8007444 <find_volume+0x1f4>
 8007440:	230d      	movs	r3, #13
 8007442:	e181      	b.n	8007748 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007446:	3338      	adds	r3, #56	; 0x38
 8007448:	3316      	adds	r3, #22
 800744a:	4618      	mov	r0, r3
 800744c:	f7fe f87e 	bl	800554c <ld_word>
 8007450:	4603      	mov	r3, r0
 8007452:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007454:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007456:	2b00      	cmp	r3, #0
 8007458:	d106      	bne.n	8007468 <find_volume+0x218>
 800745a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745c:	3338      	adds	r3, #56	; 0x38
 800745e:	3324      	adds	r3, #36	; 0x24
 8007460:	4618      	mov	r0, r3
 8007462:	f7fe f88b 	bl	800557c <ld_dword>
 8007466:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8007468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800746a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800746c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800746e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007470:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8007474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007476:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800747a:	789b      	ldrb	r3, [r3, #2]
 800747c:	2b01      	cmp	r3, #1
 800747e:	d005      	beq.n	800748c <find_volume+0x23c>
 8007480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007482:	789b      	ldrb	r3, [r3, #2]
 8007484:	2b02      	cmp	r3, #2
 8007486:	d001      	beq.n	800748c <find_volume+0x23c>
 8007488:	230d      	movs	r3, #13
 800748a:	e15d      	b.n	8007748 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800748c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800748e:	789b      	ldrb	r3, [r3, #2]
 8007490:	461a      	mov	r2, r3
 8007492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007494:	fb02 f303 	mul.w	r3, r2, r3
 8007498:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800749a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800749c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074a0:	b29a      	uxth	r2, r3
 80074a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80074a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a8:	895b      	ldrh	r3, [r3, #10]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d008      	beq.n	80074c0 <find_volume+0x270>
 80074ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b0:	895b      	ldrh	r3, [r3, #10]
 80074b2:	461a      	mov	r2, r3
 80074b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b6:	895b      	ldrh	r3, [r3, #10]
 80074b8:	3b01      	subs	r3, #1
 80074ba:	4013      	ands	r3, r2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d001      	beq.n	80074c4 <find_volume+0x274>
 80074c0:	230d      	movs	r3, #13
 80074c2:	e141      	b.n	8007748 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80074c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c6:	3338      	adds	r3, #56	; 0x38
 80074c8:	3311      	adds	r3, #17
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7fe f83e 	bl	800554c <ld_word>
 80074d0:	4603      	mov	r3, r0
 80074d2:	461a      	mov	r2, r3
 80074d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074d6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80074d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074da:	891b      	ldrh	r3, [r3, #8]
 80074dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074de:	8992      	ldrh	r2, [r2, #12]
 80074e0:	0952      	lsrs	r2, r2, #5
 80074e2:	b292      	uxth	r2, r2
 80074e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80074e8:	fb02 f201 	mul.w	r2, r2, r1
 80074ec:	1a9b      	subs	r3, r3, r2
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d001      	beq.n	80074f8 <find_volume+0x2a8>
 80074f4:	230d      	movs	r3, #13
 80074f6:	e127      	b.n	8007748 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80074f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074fa:	3338      	adds	r3, #56	; 0x38
 80074fc:	3313      	adds	r3, #19
 80074fe:	4618      	mov	r0, r3
 8007500:	f7fe f824 	bl	800554c <ld_word>
 8007504:	4603      	mov	r3, r0
 8007506:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007508:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800750a:	2b00      	cmp	r3, #0
 800750c:	d106      	bne.n	800751c <find_volume+0x2cc>
 800750e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007510:	3338      	adds	r3, #56	; 0x38
 8007512:	3320      	adds	r3, #32
 8007514:	4618      	mov	r0, r3
 8007516:	f7fe f831 	bl	800557c <ld_dword>
 800751a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800751c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800751e:	3338      	adds	r3, #56	; 0x38
 8007520:	330e      	adds	r3, #14
 8007522:	4618      	mov	r0, r3
 8007524:	f7fe f812 	bl	800554c <ld_word>
 8007528:	4603      	mov	r3, r0
 800752a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800752c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800752e:	2b00      	cmp	r3, #0
 8007530:	d104      	bne.n	800753c <find_volume+0x2ec>
 8007532:	230d      	movs	r3, #13
 8007534:	e108      	b.n	8007748 <find_volume+0x4f8>
 8007536:	bf00      	nop
 8007538:	20000028 	.word	0x20000028

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800753c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800753e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007540:	4413      	add	r3, r2
 8007542:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007544:	8911      	ldrh	r1, [r2, #8]
 8007546:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007548:	8992      	ldrh	r2, [r2, #12]
 800754a:	0952      	lsrs	r2, r2, #5
 800754c:	b292      	uxth	r2, r2
 800754e:	fbb1 f2f2 	udiv	r2, r1, r2
 8007552:	b292      	uxth	r2, r2
 8007554:	4413      	add	r3, r2
 8007556:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007558:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800755a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755c:	429a      	cmp	r2, r3
 800755e:	d201      	bcs.n	8007564 <find_volume+0x314>
 8007560:	230d      	movs	r3, #13
 8007562:	e0f1      	b.n	8007748 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007564:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800756c:	8952      	ldrh	r2, [r2, #10]
 800756e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007572:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007576:	2b00      	cmp	r3, #0
 8007578:	d101      	bne.n	800757e <find_volume+0x32e>
 800757a:	230d      	movs	r3, #13
 800757c:	e0e4      	b.n	8007748 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800757e:	2303      	movs	r3, #3
 8007580:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007586:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800758a:	4293      	cmp	r3, r2
 800758c:	d802      	bhi.n	8007594 <find_volume+0x344>
 800758e:	2302      	movs	r3, #2
 8007590:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007596:	f640 72f5 	movw	r2, #4085	; 0xff5
 800759a:	4293      	cmp	r3, r2
 800759c:	d802      	bhi.n	80075a4 <find_volume+0x354>
 800759e:	2301      	movs	r3, #1
 80075a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80075a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a6:	1c9a      	adds	r2, r3, #2
 80075a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075aa:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80075ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80075b0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80075b2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80075b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80075b6:	441a      	add	r2, r3
 80075b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ba:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80075bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80075be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c0:	441a      	add	r2, r3
 80075c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c4:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80075c6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80075ca:	2b03      	cmp	r3, #3
 80075cc:	d11e      	bne.n	800760c <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80075ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d0:	3338      	adds	r3, #56	; 0x38
 80075d2:	332a      	adds	r3, #42	; 0x2a
 80075d4:	4618      	mov	r0, r3
 80075d6:	f7fd ffb9 	bl	800554c <ld_word>
 80075da:	4603      	mov	r3, r0
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d001      	beq.n	80075e4 <find_volume+0x394>
 80075e0:	230d      	movs	r3, #13
 80075e2:	e0b1      	b.n	8007748 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80075e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075e6:	891b      	ldrh	r3, [r3, #8]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d001      	beq.n	80075f0 <find_volume+0x3a0>
 80075ec:	230d      	movs	r3, #13
 80075ee:	e0ab      	b.n	8007748 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80075f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f2:	3338      	adds	r3, #56	; 0x38
 80075f4:	332c      	adds	r3, #44	; 0x2c
 80075f6:	4618      	mov	r0, r3
 80075f8:	f7fd ffc0 	bl	800557c <ld_dword>
 80075fc:	4602      	mov	r2, r0
 80075fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007600:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007604:	69db      	ldr	r3, [r3, #28]
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	647b      	str	r3, [r7, #68]	; 0x44
 800760a:	e01f      	b.n	800764c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800760c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760e:	891b      	ldrh	r3, [r3, #8]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d101      	bne.n	8007618 <find_volume+0x3c8>
 8007614:	230d      	movs	r3, #13
 8007616:	e097      	b.n	8007748 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800761a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800761c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800761e:	441a      	add	r2, r3
 8007620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007622:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007624:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007628:	2b02      	cmp	r3, #2
 800762a:	d103      	bne.n	8007634 <find_volume+0x3e4>
 800762c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800762e:	69db      	ldr	r3, [r3, #28]
 8007630:	005b      	lsls	r3, r3, #1
 8007632:	e00a      	b.n	800764a <find_volume+0x3fa>
 8007634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007636:	69da      	ldr	r2, [r3, #28]
 8007638:	4613      	mov	r3, r2
 800763a:	005b      	lsls	r3, r3, #1
 800763c:	4413      	add	r3, r2
 800763e:	085a      	lsrs	r2, r3, #1
 8007640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007642:	69db      	ldr	r3, [r3, #28]
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800764a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800764c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800764e:	6a1a      	ldr	r2, [r3, #32]
 8007650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007652:	899b      	ldrh	r3, [r3, #12]
 8007654:	4619      	mov	r1, r3
 8007656:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007658:	440b      	add	r3, r1
 800765a:	3b01      	subs	r3, #1
 800765c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800765e:	8989      	ldrh	r1, [r1, #12]
 8007660:	fbb3 f3f1 	udiv	r3, r3, r1
 8007664:	429a      	cmp	r2, r3
 8007666:	d201      	bcs.n	800766c <find_volume+0x41c>
 8007668:	230d      	movs	r3, #13
 800766a:	e06d      	b.n	8007748 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800766c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007672:	619a      	str	r2, [r3, #24]
 8007674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007676:	699a      	ldr	r2, [r3, #24]
 8007678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800767c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800767e:	2280      	movs	r2, #128	; 0x80
 8007680:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007682:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007686:	2b03      	cmp	r3, #3
 8007688:	d149      	bne.n	800771e <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800768a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768c:	3338      	adds	r3, #56	; 0x38
 800768e:	3330      	adds	r3, #48	; 0x30
 8007690:	4618      	mov	r0, r3
 8007692:	f7fd ff5b 	bl	800554c <ld_word>
 8007696:	4603      	mov	r3, r0
 8007698:	2b01      	cmp	r3, #1
 800769a:	d140      	bne.n	800771e <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800769c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800769e:	3301      	adds	r3, #1
 80076a0:	4619      	mov	r1, r3
 80076a2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80076a4:	f7fe fa02 	bl	8005aac <move_window>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d137      	bne.n	800771e <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 80076ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b0:	2200      	movs	r2, #0
 80076b2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80076b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b6:	3338      	adds	r3, #56	; 0x38
 80076b8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80076bc:	4618      	mov	r0, r3
 80076be:	f7fd ff45 	bl	800554c <ld_word>
 80076c2:	4603      	mov	r3, r0
 80076c4:	461a      	mov	r2, r3
 80076c6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d127      	bne.n	800771e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80076ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d0:	3338      	adds	r3, #56	; 0x38
 80076d2:	4618      	mov	r0, r3
 80076d4:	f7fd ff52 	bl	800557c <ld_dword>
 80076d8:	4603      	mov	r3, r0
 80076da:	4a1d      	ldr	r2, [pc, #116]	; (8007750 <find_volume+0x500>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d11e      	bne.n	800771e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80076e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076e2:	3338      	adds	r3, #56	; 0x38
 80076e4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80076e8:	4618      	mov	r0, r3
 80076ea:	f7fd ff47 	bl	800557c <ld_dword>
 80076ee:	4603      	mov	r3, r0
 80076f0:	4a18      	ldr	r2, [pc, #96]	; (8007754 <find_volume+0x504>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d113      	bne.n	800771e <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80076f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f8:	3338      	adds	r3, #56	; 0x38
 80076fa:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80076fe:	4618      	mov	r0, r3
 8007700:	f7fd ff3c 	bl	800557c <ld_dword>
 8007704:	4602      	mov	r2, r0
 8007706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007708:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800770a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800770c:	3338      	adds	r3, #56	; 0x38
 800770e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007712:	4618      	mov	r0, r3
 8007714:	f7fd ff32 	bl	800557c <ld_dword>
 8007718:	4602      	mov	r2, r0
 800771a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800771c:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800771e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007720:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007724:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007726:	4b0c      	ldr	r3, [pc, #48]	; (8007758 <find_volume+0x508>)
 8007728:	881b      	ldrh	r3, [r3, #0]
 800772a:	3301      	adds	r3, #1
 800772c:	b29a      	uxth	r2, r3
 800772e:	4b0a      	ldr	r3, [pc, #40]	; (8007758 <find_volume+0x508>)
 8007730:	801a      	strh	r2, [r3, #0]
 8007732:	4b09      	ldr	r3, [pc, #36]	; (8007758 <find_volume+0x508>)
 8007734:	881a      	ldrh	r2, [r3, #0]
 8007736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007738:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800773a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800773c:	4a07      	ldr	r2, [pc, #28]	; (800775c <find_volume+0x50c>)
 800773e:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007740:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007742:	f7fe f94b 	bl	80059dc <clear_lock>
#endif
	return FR_OK;
 8007746:	2300      	movs	r3, #0
}
 8007748:	4618      	mov	r0, r3
 800774a:	3758      	adds	r7, #88	; 0x58
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}
 8007750:	41615252 	.word	0x41615252
 8007754:	61417272 	.word	0x61417272
 8007758:	2000002c 	.word	0x2000002c
 800775c:	20000050 	.word	0x20000050

08007760 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800776a:	2309      	movs	r3, #9
 800776c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d01c      	beq.n	80077ae <validate+0x4e>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d018      	beq.n	80077ae <validate+0x4e>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d013      	beq.n	80077ae <validate+0x4e>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	889a      	ldrh	r2, [r3, #4]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	88db      	ldrh	r3, [r3, #6]
 8007790:	429a      	cmp	r2, r3
 8007792:	d10c      	bne.n	80077ae <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	785b      	ldrb	r3, [r3, #1]
 800779a:	4618      	mov	r0, r3
 800779c:	f7fd fe38 	bl	8005410 <disk_status>
 80077a0:	4603      	mov	r3, r0
 80077a2:	f003 0301 	and.w	r3, r3, #1
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d101      	bne.n	80077ae <validate+0x4e>
			res = FR_OK;
 80077aa:	2300      	movs	r3, #0
 80077ac:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80077ae:	7bfb      	ldrb	r3, [r7, #15]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d102      	bne.n	80077ba <validate+0x5a>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	e000      	b.n	80077bc <validate+0x5c>
 80077ba:	2300      	movs	r3, #0
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	6013      	str	r3, [r2, #0]
	return res;
 80077c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3710      	adds	r7, #16
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
	...

080077cc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b088      	sub	sp, #32
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	60f8      	str	r0, [r7, #12]
 80077d4:	60b9      	str	r1, [r7, #8]
 80077d6:	4613      	mov	r3, r2
 80077d8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80077de:	f107 0310 	add.w	r3, r7, #16
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7ff fc9a 	bl	800711c <get_ldnumber>
 80077e8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	da01      	bge.n	80077f4 <f_mount+0x28>
 80077f0:	230b      	movs	r3, #11
 80077f2:	e02b      	b.n	800784c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80077f4:	4a17      	ldr	r2, [pc, #92]	; (8007854 <f_mount+0x88>)
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077fc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d005      	beq.n	8007810 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007804:	69b8      	ldr	r0, [r7, #24]
 8007806:	f7fe f8e9 	bl	80059dc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	2200      	movs	r2, #0
 800780e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d002      	beq.n	800781c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800781c:	68fa      	ldr	r2, [r7, #12]
 800781e:	490d      	ldr	r1, [pc, #52]	; (8007854 <f_mount+0x88>)
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d002      	beq.n	8007832 <f_mount+0x66>
 800782c:	79fb      	ldrb	r3, [r7, #7]
 800782e:	2b01      	cmp	r3, #1
 8007830:	d001      	beq.n	8007836 <f_mount+0x6a>
 8007832:	2300      	movs	r3, #0
 8007834:	e00a      	b.n	800784c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007836:	f107 010c 	add.w	r1, r7, #12
 800783a:	f107 0308 	add.w	r3, r7, #8
 800783e:	2200      	movs	r2, #0
 8007840:	4618      	mov	r0, r3
 8007842:	f7ff fd05 	bl	8007250 <find_volume>
 8007846:	4603      	mov	r3, r0
 8007848:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800784a:	7dfb      	ldrb	r3, [r7, #23]
}
 800784c:	4618      	mov	r0, r3
 800784e:	3720      	adds	r7, #32
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}
 8007854:	20000028 	.word	0x20000028

08007858 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b09a      	sub	sp, #104	; 0x68
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	4613      	mov	r3, r2
 8007864:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d101      	bne.n	8007870 <f_open+0x18>
 800786c:	2309      	movs	r3, #9
 800786e:	e1bb      	b.n	8007be8 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007870:	79fb      	ldrb	r3, [r7, #7]
 8007872:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007876:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007878:	79fa      	ldrb	r2, [r7, #7]
 800787a:	f107 0114 	add.w	r1, r7, #20
 800787e:	f107 0308 	add.w	r3, r7, #8
 8007882:	4618      	mov	r0, r3
 8007884:	f7ff fce4 	bl	8007250 <find_volume>
 8007888:	4603      	mov	r3, r0
 800788a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800788e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007892:	2b00      	cmp	r3, #0
 8007894:	f040 819f 	bne.w	8007bd6 <f_open+0x37e>
		dj.obj.fs = fs;
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800789c:	68ba      	ldr	r2, [r7, #8]
 800789e:	f107 0318 	add.w	r3, r7, #24
 80078a2:	4611      	mov	r1, r2
 80078a4:	4618      	mov	r0, r3
 80078a6:	f7ff fbc3 	bl	8007030 <follow_path>
 80078aa:	4603      	mov	r3, r0
 80078ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80078b0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d11a      	bne.n	80078ee <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80078b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80078bc:	b25b      	sxtb	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	da03      	bge.n	80078ca <f_open+0x72>
				res = FR_INVALID_NAME;
 80078c2:	2306      	movs	r3, #6
 80078c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80078c8:	e011      	b.n	80078ee <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80078ca:	79fb      	ldrb	r3, [r7, #7]
 80078cc:	f023 0301 	bic.w	r3, r3, #1
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	bf14      	ite	ne
 80078d4:	2301      	movne	r3, #1
 80078d6:	2300      	moveq	r3, #0
 80078d8:	b2db      	uxtb	r3, r3
 80078da:	461a      	mov	r2, r3
 80078dc:	f107 0318 	add.w	r3, r7, #24
 80078e0:	4611      	mov	r1, r2
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7fd ff32 	bl	800574c <chk_lock>
 80078e8:	4603      	mov	r3, r0
 80078ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80078ee:	79fb      	ldrb	r3, [r7, #7]
 80078f0:	f003 031c 	and.w	r3, r3, #28
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d07f      	beq.n	80079f8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80078f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d017      	beq.n	8007930 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007900:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007904:	2b04      	cmp	r3, #4
 8007906:	d10e      	bne.n	8007926 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007908:	f7fd ff7c 	bl	8005804 <enq_lock>
 800790c:	4603      	mov	r3, r0
 800790e:	2b00      	cmp	r3, #0
 8007910:	d006      	beq.n	8007920 <f_open+0xc8>
 8007912:	f107 0318 	add.w	r3, r7, #24
 8007916:	4618      	mov	r0, r3
 8007918:	f7ff f8da 	bl	8006ad0 <dir_register>
 800791c:	4603      	mov	r3, r0
 800791e:	e000      	b.n	8007922 <f_open+0xca>
 8007920:	2312      	movs	r3, #18
 8007922:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007926:	79fb      	ldrb	r3, [r7, #7]
 8007928:	f043 0308 	orr.w	r3, r3, #8
 800792c:	71fb      	strb	r3, [r7, #7]
 800792e:	e010      	b.n	8007952 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007930:	7fbb      	ldrb	r3, [r7, #30]
 8007932:	f003 0311 	and.w	r3, r3, #17
 8007936:	2b00      	cmp	r3, #0
 8007938:	d003      	beq.n	8007942 <f_open+0xea>
					res = FR_DENIED;
 800793a:	2307      	movs	r3, #7
 800793c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007940:	e007      	b.n	8007952 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007942:	79fb      	ldrb	r3, [r7, #7]
 8007944:	f003 0304 	and.w	r3, r3, #4
 8007948:	2b00      	cmp	r3, #0
 800794a:	d002      	beq.n	8007952 <f_open+0xfa>
 800794c:	2308      	movs	r3, #8
 800794e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007952:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007956:	2b00      	cmp	r3, #0
 8007958:	d168      	bne.n	8007a2c <f_open+0x1d4>
 800795a:	79fb      	ldrb	r3, [r7, #7]
 800795c:	f003 0308 	and.w	r3, r3, #8
 8007960:	2b00      	cmp	r3, #0
 8007962:	d063      	beq.n	8007a2c <f_open+0x1d4>
				dw = GET_FATTIME();
 8007964:	f7fd fb9c 	bl	80050a0 <get_fattime>
 8007968:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800796a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800796c:	330e      	adds	r3, #14
 800796e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007970:	4618      	mov	r0, r3
 8007972:	f7fd fe41 	bl	80055f8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007978:	3316      	adds	r3, #22
 800797a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800797c:	4618      	mov	r0, r3
 800797e:	f7fd fe3b 	bl	80055f8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007984:	330b      	adds	r3, #11
 8007986:	2220      	movs	r2, #32
 8007988:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800798e:	4611      	mov	r1, r2
 8007990:	4618      	mov	r0, r3
 8007992:	f7fe fe13 	bl	80065bc <ld_clust>
 8007996:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800799c:	2200      	movs	r2, #0
 800799e:	4618      	mov	r0, r3
 80079a0:	f7fe fe2b 	bl	80065fa <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80079a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a6:	331c      	adds	r3, #28
 80079a8:	2100      	movs	r1, #0
 80079aa:	4618      	mov	r0, r3
 80079ac:	f7fd fe24 	bl	80055f8 <st_dword>
					fs->wflag = 1;
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	2201      	movs	r2, #1
 80079b4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80079b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d037      	beq.n	8007a2c <f_open+0x1d4>
						dw = fs->winsect;
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079c0:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80079c2:	f107 0318 	add.w	r3, r7, #24
 80079c6:	2200      	movs	r2, #0
 80079c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80079ca:	4618      	mov	r0, r3
 80079cc:	f7fe fb1b 	bl	8006006 <remove_chain>
 80079d0:	4603      	mov	r3, r0
 80079d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 80079d6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d126      	bne.n	8007a2c <f_open+0x1d4>
							res = move_window(fs, dw);
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7fe f862 	bl	8005aac <move_window>
 80079e8:	4603      	mov	r3, r0
 80079ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80079f2:	3a01      	subs	r2, #1
 80079f4:	615a      	str	r2, [r3, #20]
 80079f6:	e019      	b.n	8007a2c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80079f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d115      	bne.n	8007a2c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007a00:	7fbb      	ldrb	r3, [r7, #30]
 8007a02:	f003 0310 	and.w	r3, r3, #16
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d003      	beq.n	8007a12 <f_open+0x1ba>
					res = FR_NO_FILE;
 8007a0a:	2304      	movs	r3, #4
 8007a0c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007a10:	e00c      	b.n	8007a2c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007a12:	79fb      	ldrb	r3, [r7, #7]
 8007a14:	f003 0302 	and.w	r3, r3, #2
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d007      	beq.n	8007a2c <f_open+0x1d4>
 8007a1c:	7fbb      	ldrb	r3, [r7, #30]
 8007a1e:	f003 0301 	and.w	r3, r3, #1
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d002      	beq.n	8007a2c <f_open+0x1d4>
						res = FR_DENIED;
 8007a26:	2307      	movs	r3, #7
 8007a28:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007a2c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d128      	bne.n	8007a86 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007a34:	79fb      	ldrb	r3, [r7, #7]
 8007a36:	f003 0308 	and.w	r3, r3, #8
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d003      	beq.n	8007a46 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8007a3e:	79fb      	ldrb	r3, [r7, #7]
 8007a40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a44:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007a4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007a54:	79fb      	ldrb	r3, [r7, #7]
 8007a56:	f023 0301 	bic.w	r3, r3, #1
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	bf14      	ite	ne
 8007a5e:	2301      	movne	r3, #1
 8007a60:	2300      	moveq	r3, #0
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	461a      	mov	r2, r3
 8007a66:	f107 0318 	add.w	r3, r7, #24
 8007a6a:	4611      	mov	r1, r2
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f7fd feeb 	bl	8005848 <inc_lock>
 8007a72:	4602      	mov	r2, r0
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d102      	bne.n	8007a86 <f_open+0x22e>
 8007a80:	2302      	movs	r3, #2
 8007a82:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007a86:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	f040 80a3 	bne.w	8007bd6 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a94:	4611      	mov	r1, r2
 8007a96:	4618      	mov	r0, r3
 8007a98:	f7fe fd90 	bl	80065bc <ld_clust>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa4:	331c      	adds	r3, #28
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7fd fd68 	bl	800557c <ld_dword>
 8007aac:	4602      	mov	r2, r0
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007ab8:	697a      	ldr	r2, [r7, #20]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	88da      	ldrh	r2, [r3, #6]
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	79fa      	ldrb	r2, [r7, #7]
 8007aca:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2200      	movs	r2, #0
 8007adc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	3330      	adds	r3, #48	; 0x30
 8007ae2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7fd fdd2 	bl	8005692 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007aee:	79fb      	ldrb	r3, [r7, #7]
 8007af0:	f003 0320 	and.w	r3, r3, #32
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d06e      	beq.n	8007bd6 <f_open+0x37e>
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d06a      	beq.n	8007bd6 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	68da      	ldr	r2, [r3, #12]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	895b      	ldrh	r3, [r3, #10]
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	899b      	ldrh	r3, [r3, #12]
 8007b12:	fb03 f302 	mul.w	r3, r3, r2
 8007b16:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	68db      	ldr	r3, [r3, #12]
 8007b22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b24:	e016      	b.n	8007b54 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f7fe f87b 	bl	8005c26 <get_fat>
 8007b30:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8007b32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d802      	bhi.n	8007b3e <f_open+0x2e6>
 8007b38:	2302      	movs	r3, #2
 8007b3a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007b3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b44:	d102      	bne.n	8007b4c <f_open+0x2f4>
 8007b46:	2301      	movs	r3, #1
 8007b48:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007b4c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b50:	1ad3      	subs	r3, r2, r3
 8007b52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b54:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d103      	bne.n	8007b64 <f_open+0x30c>
 8007b5c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007b5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d8e0      	bhi.n	8007b26 <f_open+0x2ce>
				}
				fp->clust = clst;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b68:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007b6a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d131      	bne.n	8007bd6 <f_open+0x37e>
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	899b      	ldrh	r3, [r3, #12]
 8007b76:	461a      	mov	r2, r3
 8007b78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b7a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b7e:	fb02 f201 	mul.w	r2, r2, r1
 8007b82:	1a9b      	subs	r3, r3, r2
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d026      	beq.n	8007bd6 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7fe f82b 	bl	8005be8 <clust2sect>
 8007b92:	64f8      	str	r0, [r7, #76]	; 0x4c
 8007b94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d103      	bne.n	8007ba2 <f_open+0x34a>
						res = FR_INT_ERR;
 8007b9a:	2302      	movs	r3, #2
 8007b9c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007ba0:	e019      	b.n	8007bd6 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	899b      	ldrh	r3, [r3, #12]
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007baa:	fbb3 f2f2 	udiv	r2, r3, r2
 8007bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bb0:	441a      	add	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	7858      	ldrb	r0, [r3, #1]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6a1a      	ldr	r2, [r3, #32]
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	f7fd fc63 	bl	8005490 <disk_read>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d002      	beq.n	8007bd6 <f_open+0x37e>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007bd6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d002      	beq.n	8007be4 <f_open+0x38c>
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007be4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	3768      	adds	r7, #104	; 0x68
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b08e      	sub	sp, #56	; 0x38
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	60b9      	str	r1, [r7, #8]
 8007bfa:	607a      	str	r2, [r7, #4]
 8007bfc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	2200      	movs	r2, #0
 8007c06:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f107 0214 	add.w	r2, r7, #20
 8007c0e:	4611      	mov	r1, r2
 8007c10:	4618      	mov	r0, r3
 8007c12:	f7ff fda5 	bl	8007760 <validate>
 8007c16:	4603      	mov	r3, r0
 8007c18:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007c1c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d107      	bne.n	8007c34 <f_read+0x44>
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	7d5b      	ldrb	r3, [r3, #21]
 8007c28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8007c2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d002      	beq.n	8007c3a <f_read+0x4a>
 8007c34:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007c38:	e135      	b.n	8007ea6 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	7d1b      	ldrb	r3, [r3, #20]
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d101      	bne.n	8007c4a <f_read+0x5a>
 8007c46:	2307      	movs	r3, #7
 8007c48:	e12d      	b.n	8007ea6 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	68da      	ldr	r2, [r3, #12]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	1ad3      	subs	r3, r2, r3
 8007c54:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	6a3b      	ldr	r3, [r7, #32]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	f240 811e 	bls.w	8007e9c <f_read+0x2ac>
 8007c60:	6a3b      	ldr	r3, [r7, #32]
 8007c62:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007c64:	e11a      	b.n	8007e9c <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	699b      	ldr	r3, [r3, #24]
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	8992      	ldrh	r2, [r2, #12]
 8007c6e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c72:	fb02 f201 	mul.w	r2, r2, r1
 8007c76:	1a9b      	subs	r3, r3, r2
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	f040 80d5 	bne.w	8007e28 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	699b      	ldr	r3, [r3, #24]
 8007c82:	697a      	ldr	r2, [r7, #20]
 8007c84:	8992      	ldrh	r2, [r2, #12]
 8007c86:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	8952      	ldrh	r2, [r2, #10]
 8007c8e:	3a01      	subs	r2, #1
 8007c90:	4013      	ands	r3, r2
 8007c92:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d12f      	bne.n	8007cfa <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	699b      	ldr	r3, [r3, #24]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d103      	bne.n	8007caa <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	633b      	str	r3, [r7, #48]	; 0x30
 8007ca8:	e013      	b.n	8007cd2 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d007      	beq.n	8007cc2 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	699b      	ldr	r3, [r3, #24]
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	f7fe faa1 	bl	8006200 <clmt_clust>
 8007cbe:	6338      	str	r0, [r7, #48]	; 0x30
 8007cc0:	e007      	b.n	8007cd2 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	69db      	ldr	r3, [r3, #28]
 8007cc8:	4619      	mov	r1, r3
 8007cca:	4610      	mov	r0, r2
 8007ccc:	f7fd ffab 	bl	8005c26 <get_fat>
 8007cd0:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d804      	bhi.n	8007ce2 <f_read+0xf2>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2202      	movs	r2, #2
 8007cdc:	755a      	strb	r2, [r3, #21]
 8007cde:	2302      	movs	r3, #2
 8007ce0:	e0e1      	b.n	8007ea6 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ce8:	d104      	bne.n	8007cf4 <f_read+0x104>
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2201      	movs	r2, #1
 8007cee:	755a      	strb	r2, [r3, #21]
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	e0d8      	b.n	8007ea6 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cf8:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007cfa:	697a      	ldr	r2, [r7, #20]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	69db      	ldr	r3, [r3, #28]
 8007d00:	4619      	mov	r1, r3
 8007d02:	4610      	mov	r0, r2
 8007d04:	f7fd ff70 	bl	8005be8 <clust2sect>
 8007d08:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007d0a:	69bb      	ldr	r3, [r7, #24]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d104      	bne.n	8007d1a <f_read+0x12a>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2202      	movs	r2, #2
 8007d14:	755a      	strb	r2, [r3, #21]
 8007d16:	2302      	movs	r3, #2
 8007d18:	e0c5      	b.n	8007ea6 <f_read+0x2b6>
			sect += csect;
 8007d1a:	69ba      	ldr	r2, [r7, #24]
 8007d1c:	69fb      	ldr	r3, [r7, #28]
 8007d1e:	4413      	add	r3, r2
 8007d20:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	899b      	ldrh	r3, [r3, #12]
 8007d26:	461a      	mov	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d2e:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d041      	beq.n	8007dba <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007d36:	69fa      	ldr	r2, [r7, #28]
 8007d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d3a:	4413      	add	r3, r2
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	8952      	ldrh	r2, [r2, #10]
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d905      	bls.n	8007d50 <f_read+0x160>
					cc = fs->csize - csect;
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	895b      	ldrh	r3, [r3, #10]
 8007d48:	461a      	mov	r2, r3
 8007d4a:	69fb      	ldr	r3, [r7, #28]
 8007d4c:	1ad3      	subs	r3, r2, r3
 8007d4e:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007d50:	697b      	ldr	r3, [r7, #20]
 8007d52:	7858      	ldrb	r0, [r3, #1]
 8007d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d56:	69ba      	ldr	r2, [r7, #24]
 8007d58:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007d5a:	f7fd fb99 	bl	8005490 <disk_read>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d004      	beq.n	8007d6e <f_read+0x17e>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2201      	movs	r2, #1
 8007d68:	755a      	strb	r2, [r3, #21]
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e09b      	b.n	8007ea6 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	7d1b      	ldrb	r3, [r3, #20]
 8007d72:	b25b      	sxtb	r3, r3
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	da18      	bge.n	8007daa <f_read+0x1ba>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6a1a      	ldr	r2, [r3, #32]
 8007d7c:	69bb      	ldr	r3, [r7, #24]
 8007d7e:	1ad3      	subs	r3, r2, r3
 8007d80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d911      	bls.n	8007daa <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	6a1a      	ldr	r2, [r3, #32]
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	697a      	ldr	r2, [r7, #20]
 8007d90:	8992      	ldrh	r2, [r2, #12]
 8007d92:	fb02 f303 	mul.w	r3, r2, r3
 8007d96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d98:	18d0      	adds	r0, r2, r3
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	899b      	ldrh	r3, [r3, #12]
 8007da4:	461a      	mov	r2, r3
 8007da6:	f7fd fc53 	bl	8005650 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	899b      	ldrh	r3, [r3, #12]
 8007dae:	461a      	mov	r2, r3
 8007db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007db2:	fb02 f303 	mul.w	r3, r2, r3
 8007db6:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8007db8:	e05c      	b.n	8007e74 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	69ba      	ldr	r2, [r7, #24]
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d02e      	beq.n	8007e22 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	7d1b      	ldrb	r3, [r3, #20]
 8007dc8:	b25b      	sxtb	r3, r3
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	da18      	bge.n	8007e00 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	7858      	ldrb	r0, [r3, #1]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6a1a      	ldr	r2, [r3, #32]
 8007ddc:	2301      	movs	r3, #1
 8007dde:	f7fd fb77 	bl	80054d0 <disk_write>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d004      	beq.n	8007df2 <f_read+0x202>
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2201      	movs	r2, #1
 8007dec:	755a      	strb	r2, [r3, #21]
 8007dee:	2301      	movs	r3, #1
 8007df0:	e059      	b.n	8007ea6 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	7d1b      	ldrb	r3, [r3, #20]
 8007df6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007dfa:	b2da      	uxtb	r2, r3
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	7858      	ldrb	r0, [r3, #1]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	69ba      	ldr	r2, [r7, #24]
 8007e0e:	f7fd fb3f 	bl	8005490 <disk_read>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d004      	beq.n	8007e22 <f_read+0x232>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	755a      	strb	r2, [r3, #21]
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e041      	b.n	8007ea6 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	69ba      	ldr	r2, [r7, #24]
 8007e26:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	899b      	ldrh	r3, [r3, #12]
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	699b      	ldr	r3, [r3, #24]
 8007e32:	697a      	ldr	r2, [r7, #20]
 8007e34:	8992      	ldrh	r2, [r2, #12]
 8007e36:	fbb3 f1f2 	udiv	r1, r3, r2
 8007e3a:	fb02 f201 	mul.w	r2, r2, r1
 8007e3e:	1a9b      	subs	r3, r3, r2
 8007e40:	1ac3      	subs	r3, r0, r3
 8007e42:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8007e44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d901      	bls.n	8007e50 <f_read+0x260>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	699b      	ldr	r3, [r3, #24]
 8007e5a:	697a      	ldr	r2, [r7, #20]
 8007e5c:	8992      	ldrh	r2, [r2, #12]
 8007e5e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e62:	fb02 f200 	mul.w	r2, r2, r0
 8007e66:	1a9b      	subs	r3, r3, r2
 8007e68:	440b      	add	r3, r1
 8007e6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007e70:	f7fd fbee 	bl	8005650 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007e74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e78:	4413      	add	r3, r2
 8007e7a:	627b      	str	r3, [r7, #36]	; 0x24
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	699a      	ldr	r2, [r3, #24]
 8007e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e82:	441a      	add	r2, r3
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	619a      	str	r2, [r3, #24]
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e8e:	441a      	add	r2, r3
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	601a      	str	r2, [r3, #0]
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e98:	1ad3      	subs	r3, r2, r3
 8007e9a:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	f47f aee1 	bne.w	8007c66 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3738      	adds	r7, #56	; 0x38
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}

08007eae <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007eae:	b580      	push	{r7, lr}
 8007eb0:	b08c      	sub	sp, #48	; 0x30
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	60f8      	str	r0, [r7, #12]
 8007eb6:	60b9      	str	r1, [r7, #8]
 8007eb8:	607a      	str	r2, [r7, #4]
 8007eba:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f107 0210 	add.w	r2, r7, #16
 8007ecc:	4611      	mov	r1, r2
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f7ff fc46 	bl	8007760 <validate>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007eda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d107      	bne.n	8007ef2 <f_write+0x44>
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	7d5b      	ldrb	r3, [r3, #21]
 8007ee6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007eea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d002      	beq.n	8007ef8 <f_write+0x4a>
 8007ef2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007ef6:	e16a      	b.n	80081ce <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	7d1b      	ldrb	r3, [r3, #20]
 8007efc:	f003 0302 	and.w	r3, r3, #2
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d101      	bne.n	8007f08 <f_write+0x5a>
 8007f04:	2307      	movs	r3, #7
 8007f06:	e162      	b.n	80081ce <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	699a      	ldr	r2, [r3, #24]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	441a      	add	r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	699b      	ldr	r3, [r3, #24]
 8007f14:	429a      	cmp	r2, r3
 8007f16:	f080 814c 	bcs.w	80081b2 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	699b      	ldr	r3, [r3, #24]
 8007f1e:	43db      	mvns	r3, r3
 8007f20:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007f22:	e146      	b.n	80081b2 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	699b      	ldr	r3, [r3, #24]
 8007f28:	693a      	ldr	r2, [r7, #16]
 8007f2a:	8992      	ldrh	r2, [r2, #12]
 8007f2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f30:	fb02 f201 	mul.w	r2, r2, r1
 8007f34:	1a9b      	subs	r3, r3, r2
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f040 80f1 	bne.w	800811e <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	699b      	ldr	r3, [r3, #24]
 8007f40:	693a      	ldr	r2, [r7, #16]
 8007f42:	8992      	ldrh	r2, [r2, #12]
 8007f44:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	8952      	ldrh	r2, [r2, #10]
 8007f4c:	3a01      	subs	r2, #1
 8007f4e:	4013      	ands	r3, r2
 8007f50:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d143      	bne.n	8007fe0 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	699b      	ldr	r3, [r3, #24]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d10c      	bne.n	8007f7a <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	689b      	ldr	r3, [r3, #8]
 8007f64:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d11a      	bne.n	8007fa2 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2100      	movs	r1, #0
 8007f70:	4618      	mov	r0, r3
 8007f72:	f7fe f8ad 	bl	80060d0 <create_chain>
 8007f76:	62b8      	str	r0, [r7, #40]	; 0x28
 8007f78:	e013      	b.n	8007fa2 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d007      	beq.n	8007f92 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	699b      	ldr	r3, [r3, #24]
 8007f86:	4619      	mov	r1, r3
 8007f88:	68f8      	ldr	r0, [r7, #12]
 8007f8a:	f7fe f939 	bl	8006200 <clmt_clust>
 8007f8e:	62b8      	str	r0, [r7, #40]	; 0x28
 8007f90:	e007      	b.n	8007fa2 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007f92:	68fa      	ldr	r2, [r7, #12]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	69db      	ldr	r3, [r3, #28]
 8007f98:	4619      	mov	r1, r3
 8007f9a:	4610      	mov	r0, r2
 8007f9c:	f7fe f898 	bl	80060d0 <create_chain>
 8007fa0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f000 8109 	beq.w	80081bc <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d104      	bne.n	8007fba <f_write+0x10c>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2202      	movs	r2, #2
 8007fb4:	755a      	strb	r2, [r3, #21]
 8007fb6:	2302      	movs	r3, #2
 8007fb8:	e109      	b.n	80081ce <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fc0:	d104      	bne.n	8007fcc <f_write+0x11e>
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	755a      	strb	r2, [r3, #21]
 8007fc8:	2301      	movs	r3, #1
 8007fca:	e100      	b.n	80081ce <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fd0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d102      	bne.n	8007fe0 <f_write+0x132>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fde:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	7d1b      	ldrb	r3, [r3, #20]
 8007fe4:	b25b      	sxtb	r3, r3
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	da18      	bge.n	800801c <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	7858      	ldrb	r0, [r3, #1]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6a1a      	ldr	r2, [r3, #32]
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	f7fd fa69 	bl	80054d0 <disk_write>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	d004      	beq.n	800800e <f_write+0x160>
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2201      	movs	r2, #1
 8008008:	755a      	strb	r2, [r3, #21]
 800800a:	2301      	movs	r3, #1
 800800c:	e0df      	b.n	80081ce <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	7d1b      	ldrb	r3, [r3, #20]
 8008012:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008016:	b2da      	uxtb	r2, r3
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800801c:	693a      	ldr	r2, [r7, #16]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	69db      	ldr	r3, [r3, #28]
 8008022:	4619      	mov	r1, r3
 8008024:	4610      	mov	r0, r2
 8008026:	f7fd fddf 	bl	8005be8 <clust2sect>
 800802a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d104      	bne.n	800803c <f_write+0x18e>
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2202      	movs	r2, #2
 8008036:	755a      	strb	r2, [r3, #21]
 8008038:	2302      	movs	r3, #2
 800803a:	e0c8      	b.n	80081ce <f_write+0x320>
			sect += csect;
 800803c:	697a      	ldr	r2, [r7, #20]
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	4413      	add	r3, r2
 8008042:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	899b      	ldrh	r3, [r3, #12]
 8008048:	461a      	mov	r2, r3
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008050:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008052:	6a3b      	ldr	r3, [r7, #32]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d043      	beq.n	80080e0 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008058:	69ba      	ldr	r2, [r7, #24]
 800805a:	6a3b      	ldr	r3, [r7, #32]
 800805c:	4413      	add	r3, r2
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	8952      	ldrh	r2, [r2, #10]
 8008062:	4293      	cmp	r3, r2
 8008064:	d905      	bls.n	8008072 <f_write+0x1c4>
					cc = fs->csize - csect;
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	895b      	ldrh	r3, [r3, #10]
 800806a:	461a      	mov	r2, r3
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	1ad3      	subs	r3, r2, r3
 8008070:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	7858      	ldrb	r0, [r3, #1]
 8008076:	6a3b      	ldr	r3, [r7, #32]
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	69f9      	ldr	r1, [r7, #28]
 800807c:	f7fd fa28 	bl	80054d0 <disk_write>
 8008080:	4603      	mov	r3, r0
 8008082:	2b00      	cmp	r3, #0
 8008084:	d004      	beq.n	8008090 <f_write+0x1e2>
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2201      	movs	r2, #1
 800808a:	755a      	strb	r2, [r3, #21]
 800808c:	2301      	movs	r3, #1
 800808e:	e09e      	b.n	80081ce <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	6a1a      	ldr	r2, [r3, #32]
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	6a3a      	ldr	r2, [r7, #32]
 800809a:	429a      	cmp	r2, r3
 800809c:	d918      	bls.n	80080d0 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6a1a      	ldr	r2, [r3, #32]
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	8992      	ldrh	r2, [r2, #12]
 80080b0:	fb02 f303 	mul.w	r3, r2, r3
 80080b4:	69fa      	ldr	r2, [r7, #28]
 80080b6:	18d1      	adds	r1, r2, r3
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	899b      	ldrh	r3, [r3, #12]
 80080bc:	461a      	mov	r2, r3
 80080be:	f7fd fac7 	bl	8005650 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	7d1b      	ldrb	r3, [r3, #20]
 80080c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080ca:	b2da      	uxtb	r2, r3
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	899b      	ldrh	r3, [r3, #12]
 80080d4:	461a      	mov	r2, r3
 80080d6:	6a3b      	ldr	r3, [r7, #32]
 80080d8:	fb02 f303 	mul.w	r3, r2, r3
 80080dc:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80080de:	e04b      	b.n	8008178 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6a1b      	ldr	r3, [r3, #32]
 80080e4:	697a      	ldr	r2, [r7, #20]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d016      	beq.n	8008118 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	699a      	ldr	r2, [r3, #24]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d210      	bcs.n	8008118 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	7858      	ldrb	r0, [r3, #1]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008100:	2301      	movs	r3, #1
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	f7fd f9c4 	bl	8005490 <disk_read>
 8008108:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800810a:	2b00      	cmp	r3, #0
 800810c:	d004      	beq.n	8008118 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2201      	movs	r2, #1
 8008112:	755a      	strb	r2, [r3, #21]
 8008114:	2301      	movs	r3, #1
 8008116:	e05a      	b.n	80081ce <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	697a      	ldr	r2, [r7, #20]
 800811c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	899b      	ldrh	r3, [r3, #12]
 8008122:	4618      	mov	r0, r3
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	699b      	ldr	r3, [r3, #24]
 8008128:	693a      	ldr	r2, [r7, #16]
 800812a:	8992      	ldrh	r2, [r2, #12]
 800812c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008130:	fb02 f201 	mul.w	r2, r2, r1
 8008134:	1a9b      	subs	r3, r3, r2
 8008136:	1ac3      	subs	r3, r0, r3
 8008138:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800813a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	429a      	cmp	r2, r3
 8008140:	d901      	bls.n	8008146 <f_write+0x298>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	699b      	ldr	r3, [r3, #24]
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	8992      	ldrh	r2, [r2, #12]
 8008154:	fbb3 f0f2 	udiv	r0, r3, r2
 8008158:	fb02 f200 	mul.w	r2, r2, r0
 800815c:	1a9b      	subs	r3, r3, r2
 800815e:	440b      	add	r3, r1
 8008160:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008162:	69f9      	ldr	r1, [r7, #28]
 8008164:	4618      	mov	r0, r3
 8008166:	f7fd fa73 	bl	8005650 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	7d1b      	ldrb	r3, [r3, #20]
 800816e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008172:	b2da      	uxtb	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8008178:	69fa      	ldr	r2, [r7, #28]
 800817a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817c:	4413      	add	r3, r2
 800817e:	61fb      	str	r3, [r7, #28]
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	699a      	ldr	r2, [r3, #24]
 8008184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008186:	441a      	add	r2, r3
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	619a      	str	r2, [r3, #24]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	68da      	ldr	r2, [r3, #12]
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	699b      	ldr	r3, [r3, #24]
 8008194:	429a      	cmp	r2, r3
 8008196:	bf38      	it	cc
 8008198:	461a      	movcc	r2, r3
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	60da      	str	r2, [r3, #12]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a4:	441a      	add	r2, r3
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	601a      	str	r2, [r3, #0]
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ae:	1ad3      	subs	r3, r2, r3
 80081b0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	f47f aeb5 	bne.w	8007f24 <f_write+0x76>
 80081ba:	e000      	b.n	80081be <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80081bc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	7d1b      	ldrb	r3, [r3, #20]
 80081c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081c6:	b2da      	uxtb	r2, r3
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80081cc:	2300      	movs	r3, #0
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3730      	adds	r7, #48	; 0x30
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}

080081d6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b086      	sub	sp, #24
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f107 0208 	add.w	r2, r7, #8
 80081e4:	4611      	mov	r1, r2
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7ff faba 	bl	8007760 <validate>
 80081ec:	4603      	mov	r3, r0
 80081ee:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80081f0:	7dfb      	ldrb	r3, [r7, #23]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d168      	bne.n	80082c8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	7d1b      	ldrb	r3, [r3, #20]
 80081fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d062      	beq.n	80082c8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	7d1b      	ldrb	r3, [r3, #20]
 8008206:	b25b      	sxtb	r3, r3
 8008208:	2b00      	cmp	r3, #0
 800820a:	da15      	bge.n	8008238 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	7858      	ldrb	r0, [r3, #1]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6a1a      	ldr	r2, [r3, #32]
 800821a:	2301      	movs	r3, #1
 800821c:	f7fd f958 	bl	80054d0 <disk_write>
 8008220:	4603      	mov	r3, r0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d001      	beq.n	800822a <f_sync+0x54>
 8008226:	2301      	movs	r3, #1
 8008228:	e04f      	b.n	80082ca <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	7d1b      	ldrb	r3, [r3, #20]
 800822e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008232:	b2da      	uxtb	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008238:	f7fc ff32 	bl	80050a0 <get_fattime>
 800823c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800823e:	68ba      	ldr	r2, [r7, #8]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008244:	4619      	mov	r1, r3
 8008246:	4610      	mov	r0, r2
 8008248:	f7fd fc30 	bl	8005aac <move_window>
 800824c:	4603      	mov	r3, r0
 800824e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8008250:	7dfb      	ldrb	r3, [r7, #23]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d138      	bne.n	80082c8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800825a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	330b      	adds	r3, #11
 8008260:	781a      	ldrb	r2, [r3, #0]
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	330b      	adds	r3, #11
 8008266:	f042 0220 	orr.w	r2, r2, #32
 800826a:	b2d2      	uxtb	r2, r2
 800826c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6818      	ldr	r0, [r3, #0]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	689b      	ldr	r3, [r3, #8]
 8008276:	461a      	mov	r2, r3
 8008278:	68f9      	ldr	r1, [r7, #12]
 800827a:	f7fe f9be 	bl	80065fa <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f103 021c 	add.w	r2, r3, #28
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	4619      	mov	r1, r3
 800828a:	4610      	mov	r0, r2
 800828c:	f7fd f9b4 	bl	80055f8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	3316      	adds	r3, #22
 8008294:	6939      	ldr	r1, [r7, #16]
 8008296:	4618      	mov	r0, r3
 8008298:	f7fd f9ae 	bl	80055f8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	3312      	adds	r3, #18
 80082a0:	2100      	movs	r1, #0
 80082a2:	4618      	mov	r0, r3
 80082a4:	f7fd f98d 	bl	80055c2 <st_word>
					fs->wflag = 1;
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	2201      	movs	r2, #1
 80082ac:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7fd fc29 	bl	8005b08 <sync_fs>
 80082b6:	4603      	mov	r3, r0
 80082b8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	7d1b      	ldrb	r3, [r3, #20]
 80082be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80082c2:	b2da      	uxtb	r2, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80082c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3718      	adds	r7, #24
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}

080082d2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80082d2:	b580      	push	{r7, lr}
 80082d4:	b084      	sub	sp, #16
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f7ff ff7b 	bl	80081d6 <f_sync>
 80082e0:	4603      	mov	r3, r0
 80082e2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80082e4:	7bfb      	ldrb	r3, [r7, #15]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d118      	bne.n	800831c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	f107 0208 	add.w	r2, r7, #8
 80082f0:	4611      	mov	r1, r2
 80082f2:	4618      	mov	r0, r3
 80082f4:	f7ff fa34 	bl	8007760 <validate>
 80082f8:	4603      	mov	r3, r0
 80082fa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80082fc:	7bfb      	ldrb	r3, [r7, #15]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d10c      	bne.n	800831c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	691b      	ldr	r3, [r3, #16]
 8008306:	4618      	mov	r0, r3
 8008308:	f7fd fb2c 	bl	8005964 <dec_lock>
 800830c:	4603      	mov	r3, r0
 800830e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008310:	7bfb      	ldrb	r3, [r7, #15]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d102      	bne.n	800831c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800831c:	7bfb      	ldrb	r3, [r7, #15]
}
 800831e:	4618      	mov	r0, r3
 8008320:	3710      	adds	r7, #16
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
	...

08008328 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008328:	b480      	push	{r7}
 800832a:	b087      	sub	sp, #28
 800832c:	af00      	add	r7, sp, #0
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	4613      	mov	r3, r2
 8008334:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008336:	2301      	movs	r3, #1
 8008338:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800833a:	2300      	movs	r3, #0
 800833c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800833e:	4b1f      	ldr	r3, [pc, #124]	; (80083bc <FATFS_LinkDriverEx+0x94>)
 8008340:	7a5b      	ldrb	r3, [r3, #9]
 8008342:	b2db      	uxtb	r3, r3
 8008344:	2b00      	cmp	r3, #0
 8008346:	d131      	bne.n	80083ac <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008348:	4b1c      	ldr	r3, [pc, #112]	; (80083bc <FATFS_LinkDriverEx+0x94>)
 800834a:	7a5b      	ldrb	r3, [r3, #9]
 800834c:	b2db      	uxtb	r3, r3
 800834e:	461a      	mov	r2, r3
 8008350:	4b1a      	ldr	r3, [pc, #104]	; (80083bc <FATFS_LinkDriverEx+0x94>)
 8008352:	2100      	movs	r1, #0
 8008354:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008356:	4b19      	ldr	r3, [pc, #100]	; (80083bc <FATFS_LinkDriverEx+0x94>)
 8008358:	7a5b      	ldrb	r3, [r3, #9]
 800835a:	b2db      	uxtb	r3, r3
 800835c:	4a17      	ldr	r2, [pc, #92]	; (80083bc <FATFS_LinkDriverEx+0x94>)
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	4413      	add	r3, r2
 8008362:	68fa      	ldr	r2, [r7, #12]
 8008364:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008366:	4b15      	ldr	r3, [pc, #84]	; (80083bc <FATFS_LinkDriverEx+0x94>)
 8008368:	7a5b      	ldrb	r3, [r3, #9]
 800836a:	b2db      	uxtb	r3, r3
 800836c:	461a      	mov	r2, r3
 800836e:	4b13      	ldr	r3, [pc, #76]	; (80083bc <FATFS_LinkDriverEx+0x94>)
 8008370:	4413      	add	r3, r2
 8008372:	79fa      	ldrb	r2, [r7, #7]
 8008374:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008376:	4b11      	ldr	r3, [pc, #68]	; (80083bc <FATFS_LinkDriverEx+0x94>)
 8008378:	7a5b      	ldrb	r3, [r3, #9]
 800837a:	b2db      	uxtb	r3, r3
 800837c:	1c5a      	adds	r2, r3, #1
 800837e:	b2d1      	uxtb	r1, r2
 8008380:	4a0e      	ldr	r2, [pc, #56]	; (80083bc <FATFS_LinkDriverEx+0x94>)
 8008382:	7251      	strb	r1, [r2, #9]
 8008384:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008386:	7dbb      	ldrb	r3, [r7, #22]
 8008388:	3330      	adds	r3, #48	; 0x30
 800838a:	b2da      	uxtb	r2, r3
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	3301      	adds	r3, #1
 8008394:	223a      	movs	r2, #58	; 0x3a
 8008396:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	3302      	adds	r3, #2
 800839c:	222f      	movs	r2, #47	; 0x2f
 800839e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	3303      	adds	r3, #3
 80083a4:	2200      	movs	r2, #0
 80083a6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80083a8:	2300      	movs	r3, #0
 80083aa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80083ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	371c      	adds	r7, #28
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	20000250 	.word	0x20000250

080083c0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80083ca:	2200      	movs	r2, #0
 80083cc:	6839      	ldr	r1, [r7, #0]
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7ff ffaa 	bl	8008328 <FATFS_LinkDriverEx>
 80083d4:	4603      	mov	r3, r0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3708      	adds	r7, #8
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
	...

080083e0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b085      	sub	sp, #20
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	4603      	mov	r3, r0
 80083e8:	6039      	str	r1, [r7, #0]
 80083ea:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80083ec:	88fb      	ldrh	r3, [r7, #6]
 80083ee:	2b7f      	cmp	r3, #127	; 0x7f
 80083f0:	d802      	bhi.n	80083f8 <ff_convert+0x18>
		c = chr;
 80083f2:	88fb      	ldrh	r3, [r7, #6]
 80083f4:	81fb      	strh	r3, [r7, #14]
 80083f6:	e025      	b.n	8008444 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d00b      	beq.n	8008416 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80083fe:	88fb      	ldrh	r3, [r7, #6]
 8008400:	2bff      	cmp	r3, #255	; 0xff
 8008402:	d805      	bhi.n	8008410 <ff_convert+0x30>
 8008404:	88fb      	ldrh	r3, [r7, #6]
 8008406:	3b80      	subs	r3, #128	; 0x80
 8008408:	4a12      	ldr	r2, [pc, #72]	; (8008454 <ff_convert+0x74>)
 800840a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800840e:	e000      	b.n	8008412 <ff_convert+0x32>
 8008410:	2300      	movs	r3, #0
 8008412:	81fb      	strh	r3, [r7, #14]
 8008414:	e016      	b.n	8008444 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8008416:	2300      	movs	r3, #0
 8008418:	81fb      	strh	r3, [r7, #14]
 800841a:	e009      	b.n	8008430 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800841c:	89fb      	ldrh	r3, [r7, #14]
 800841e:	4a0d      	ldr	r2, [pc, #52]	; (8008454 <ff_convert+0x74>)
 8008420:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008424:	88fa      	ldrh	r2, [r7, #6]
 8008426:	429a      	cmp	r2, r3
 8008428:	d006      	beq.n	8008438 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800842a:	89fb      	ldrh	r3, [r7, #14]
 800842c:	3301      	adds	r3, #1
 800842e:	81fb      	strh	r3, [r7, #14]
 8008430:	89fb      	ldrh	r3, [r7, #14]
 8008432:	2b7f      	cmp	r3, #127	; 0x7f
 8008434:	d9f2      	bls.n	800841c <ff_convert+0x3c>
 8008436:	e000      	b.n	800843a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8008438:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800843a:	89fb      	ldrh	r3, [r7, #14]
 800843c:	3380      	adds	r3, #128	; 0x80
 800843e:	b29b      	uxth	r3, r3
 8008440:	b2db      	uxtb	r3, r3
 8008442:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8008444:	89fb      	ldrh	r3, [r7, #14]
}
 8008446:	4618      	mov	r0, r3
 8008448:	3714      	adds	r7, #20
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr
 8008452:	bf00      	nop
 8008454:	08008744 	.word	0x08008744

08008458 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8008458:	b480      	push	{r7}
 800845a:	b087      	sub	sp, #28
 800845c:	af00      	add	r7, sp, #0
 800845e:	4603      	mov	r3, r0
 8008460:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8008462:	88fb      	ldrh	r3, [r7, #6]
 8008464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008468:	d201      	bcs.n	800846e <ff_wtoupper+0x16>
 800846a:	4b3e      	ldr	r3, [pc, #248]	; (8008564 <ff_wtoupper+0x10c>)
 800846c:	e000      	b.n	8008470 <ff_wtoupper+0x18>
 800846e:	4b3e      	ldr	r3, [pc, #248]	; (8008568 <ff_wtoupper+0x110>)
 8008470:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	1c9a      	adds	r2, r3, #2
 8008476:	617a      	str	r2, [r7, #20]
 8008478:	881b      	ldrh	r3, [r3, #0]
 800847a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800847c:	8a7b      	ldrh	r3, [r7, #18]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d068      	beq.n	8008554 <ff_wtoupper+0xfc>
 8008482:	88fa      	ldrh	r2, [r7, #6]
 8008484:	8a7b      	ldrh	r3, [r7, #18]
 8008486:	429a      	cmp	r2, r3
 8008488:	d364      	bcc.n	8008554 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	1c9a      	adds	r2, r3, #2
 800848e:	617a      	str	r2, [r7, #20]
 8008490:	881b      	ldrh	r3, [r3, #0]
 8008492:	823b      	strh	r3, [r7, #16]
 8008494:	8a3b      	ldrh	r3, [r7, #16]
 8008496:	0a1b      	lsrs	r3, r3, #8
 8008498:	81fb      	strh	r3, [r7, #14]
 800849a:	8a3b      	ldrh	r3, [r7, #16]
 800849c:	b2db      	uxtb	r3, r3
 800849e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80084a0:	88fa      	ldrh	r2, [r7, #6]
 80084a2:	8a79      	ldrh	r1, [r7, #18]
 80084a4:	8a3b      	ldrh	r3, [r7, #16]
 80084a6:	440b      	add	r3, r1
 80084a8:	429a      	cmp	r2, r3
 80084aa:	da49      	bge.n	8008540 <ff_wtoupper+0xe8>
			switch (cmd) {
 80084ac:	89fb      	ldrh	r3, [r7, #14]
 80084ae:	2b08      	cmp	r3, #8
 80084b0:	d84f      	bhi.n	8008552 <ff_wtoupper+0xfa>
 80084b2:	a201      	add	r2, pc, #4	; (adr r2, 80084b8 <ff_wtoupper+0x60>)
 80084b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084b8:	080084dd 	.word	0x080084dd
 80084bc:	080084ef 	.word	0x080084ef
 80084c0:	08008505 	.word	0x08008505
 80084c4:	0800850d 	.word	0x0800850d
 80084c8:	08008515 	.word	0x08008515
 80084cc:	0800851d 	.word	0x0800851d
 80084d0:	08008525 	.word	0x08008525
 80084d4:	0800852d 	.word	0x0800852d
 80084d8:	08008535 	.word	0x08008535
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80084dc:	88fa      	ldrh	r2, [r7, #6]
 80084de:	8a7b      	ldrh	r3, [r7, #18]
 80084e0:	1ad3      	subs	r3, r2, r3
 80084e2:	005b      	lsls	r3, r3, #1
 80084e4:	697a      	ldr	r2, [r7, #20]
 80084e6:	4413      	add	r3, r2
 80084e8:	881b      	ldrh	r3, [r3, #0]
 80084ea:	80fb      	strh	r3, [r7, #6]
 80084ec:	e027      	b.n	800853e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80084ee:	88fa      	ldrh	r2, [r7, #6]
 80084f0:	8a7b      	ldrh	r3, [r7, #18]
 80084f2:	1ad3      	subs	r3, r2, r3
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	f003 0301 	and.w	r3, r3, #1
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	88fa      	ldrh	r2, [r7, #6]
 80084fe:	1ad3      	subs	r3, r2, r3
 8008500:	80fb      	strh	r3, [r7, #6]
 8008502:	e01c      	b.n	800853e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8008504:	88fb      	ldrh	r3, [r7, #6]
 8008506:	3b10      	subs	r3, #16
 8008508:	80fb      	strh	r3, [r7, #6]
 800850a:	e018      	b.n	800853e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800850c:	88fb      	ldrh	r3, [r7, #6]
 800850e:	3b20      	subs	r3, #32
 8008510:	80fb      	strh	r3, [r7, #6]
 8008512:	e014      	b.n	800853e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8008514:	88fb      	ldrh	r3, [r7, #6]
 8008516:	3b30      	subs	r3, #48	; 0x30
 8008518:	80fb      	strh	r3, [r7, #6]
 800851a:	e010      	b.n	800853e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800851c:	88fb      	ldrh	r3, [r7, #6]
 800851e:	3b1a      	subs	r3, #26
 8008520:	80fb      	strh	r3, [r7, #6]
 8008522:	e00c      	b.n	800853e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8008524:	88fb      	ldrh	r3, [r7, #6]
 8008526:	3308      	adds	r3, #8
 8008528:	80fb      	strh	r3, [r7, #6]
 800852a:	e008      	b.n	800853e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800852c:	88fb      	ldrh	r3, [r7, #6]
 800852e:	3b50      	subs	r3, #80	; 0x50
 8008530:	80fb      	strh	r3, [r7, #6]
 8008532:	e004      	b.n	800853e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8008534:	88fb      	ldrh	r3, [r7, #6]
 8008536:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800853a:	80fb      	strh	r3, [r7, #6]
 800853c:	bf00      	nop
			}
			break;
 800853e:	e008      	b.n	8008552 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8008540:	89fb      	ldrh	r3, [r7, #14]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d195      	bne.n	8008472 <ff_wtoupper+0x1a>
 8008546:	8a3b      	ldrh	r3, [r7, #16]
 8008548:	005b      	lsls	r3, r3, #1
 800854a:	697a      	ldr	r2, [r7, #20]
 800854c:	4413      	add	r3, r2
 800854e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8008550:	e78f      	b.n	8008472 <ff_wtoupper+0x1a>
			break;
 8008552:	bf00      	nop
	}

	return chr;
 8008554:	88fb      	ldrh	r3, [r7, #6]
}
 8008556:	4618      	mov	r0, r3
 8008558:	371c      	adds	r7, #28
 800855a:	46bd      	mov	sp, r7
 800855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008560:	4770      	bx	lr
 8008562:	bf00      	nop
 8008564:	08008844 	.word	0x08008844
 8008568:	08008a38 	.word	0x08008a38

0800856c <__libc_init_array>:
 800856c:	b570      	push	{r4, r5, r6, lr}
 800856e:	4d0d      	ldr	r5, [pc, #52]	; (80085a4 <__libc_init_array+0x38>)
 8008570:	4c0d      	ldr	r4, [pc, #52]	; (80085a8 <__libc_init_array+0x3c>)
 8008572:	1b64      	subs	r4, r4, r5
 8008574:	10a4      	asrs	r4, r4, #2
 8008576:	2600      	movs	r6, #0
 8008578:	42a6      	cmp	r6, r4
 800857a:	d109      	bne.n	8008590 <__libc_init_array+0x24>
 800857c:	4d0b      	ldr	r5, [pc, #44]	; (80085ac <__libc_init_array+0x40>)
 800857e:	4c0c      	ldr	r4, [pc, #48]	; (80085b0 <__libc_init_array+0x44>)
 8008580:	f000 f820 	bl	80085c4 <_init>
 8008584:	1b64      	subs	r4, r4, r5
 8008586:	10a4      	asrs	r4, r4, #2
 8008588:	2600      	movs	r6, #0
 800858a:	42a6      	cmp	r6, r4
 800858c:	d105      	bne.n	800859a <__libc_init_array+0x2e>
 800858e:	bd70      	pop	{r4, r5, r6, pc}
 8008590:	f855 3b04 	ldr.w	r3, [r5], #4
 8008594:	4798      	blx	r3
 8008596:	3601      	adds	r6, #1
 8008598:	e7ee      	b.n	8008578 <__libc_init_array+0xc>
 800859a:	f855 3b04 	ldr.w	r3, [r5], #4
 800859e:	4798      	blx	r3
 80085a0:	3601      	adds	r6, #1
 80085a2:	e7f2      	b.n	800858a <__libc_init_array+0x1e>
 80085a4:	08008af4 	.word	0x08008af4
 80085a8:	08008af4 	.word	0x08008af4
 80085ac:	08008af4 	.word	0x08008af4
 80085b0:	08008af8 	.word	0x08008af8

080085b4 <memset>:
 80085b4:	4402      	add	r2, r0
 80085b6:	4603      	mov	r3, r0
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d100      	bne.n	80085be <memset+0xa>
 80085bc:	4770      	bx	lr
 80085be:	f803 1b01 	strb.w	r1, [r3], #1
 80085c2:	e7f9      	b.n	80085b8 <memset+0x4>

080085c4 <_init>:
 80085c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085c6:	bf00      	nop
 80085c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085ca:	bc08      	pop	{r3}
 80085cc:	469e      	mov	lr, r3
 80085ce:	4770      	bx	lr

080085d0 <_fini>:
 80085d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085d2:	bf00      	nop
 80085d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085d6:	bc08      	pop	{r3}
 80085d8:	469e      	mov	lr, r3
 80085da:	4770      	bx	lr
