<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/usr/local/cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.82.3/src/isa/x64/encoding/evex.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>evex.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../../../../normalize.css"><link rel="stylesheet" href="../../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../../../../ayu.css" disabled><link rel="stylesheet" href="../../../../../dark.css" disabled><link rel="stylesheet" href="../../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../../storage.js"></script><script defer src="../../../../../source-script.js"></script><script defer src="../../../../../source-files.js"></script><script defer src="../../../../../main.js"></script><noscript><link rel="stylesheet" href="../../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../../../../cranelift_codegen/index.html"><img class="rust-logo" src="../../../../../rust-logo.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
</pre><pre class="rust"><code><span class="doccomment">//! Encodes EVEX instructions. These instructions are those added by the AVX-512 extensions. The
//! EVEX encoding requires a 4-byte prefix:
//!
//! Byte 0:  0x62
//!         ┌───┬───┬───┬───┬───┬───┬───┬───┐
//! Byte 1: │ R │ X │ B │ R&#39;│ 0 │ 0 │ m │ m │
//!         ├───┼───┼───┼───┼───┼───┼───┼───┤
//! Byte 2: │ W │ v │ v │ v │ v │ 1 │ p │ p │
//!         ├───┼───┼───┼───┼───┼───┼───┼───┤
//! Byte 3: │ z │ L&#39;│ L │ b │ V&#39;│ a │ a │ a │
//!         └───┴───┴───┴───┴───┴───┴───┴───┘
//!
//! The prefix is then followeded by the opcode byte, the ModR/M byte, and other optional suffixes
//! (e.g. SIB byte, displacements, immediates) based on the instruction (see section 2.6, Intel
//! Software Development Manual, volume 2A).
</span><span class="kw">use </span><span class="kw">super</span>::rex::{encode_modrm, LegacyPrefixes, OpcodeMap};
<span class="kw">use </span><span class="kw">super</span>::ByteSink;
<span class="kw">use </span>core::ops::RangeInclusive;

<span class="doccomment">/// Constructs an EVEX-encoded instruction using a builder pattern. This approach makes it visually
/// easier to transform something the manual&#39;s syntax, `EVEX.256.66.0F38.W1 1F /r` to code:
/// `EvexInstruction::new().length(...).prefix(...).map(...).w(true).opcode(0x1F).reg(...).rm(...)`.
</span><span class="kw">pub struct </span>EvexInstruction {
    bits: u32,
    opcode: u8,
    reg: Register,
    rm: Register,
}

<span class="doccomment">/// Because some of the bit flags in the EVEX prefix are reversed and users of `EvexInstruction` may
/// choose to skip setting fields, here we set some sane defaults. Note that:
/// - the first byte is always `0x62` but you will notice it at the end of the default `bits` value
///   implemented--remember the little-endian order
/// - some bits are always set to certain values: bits 10-11 to 0, bit 18 to 1
/// - the other bits set correspond to reversed bits: R, X, B, R&#39; (byte 1), vvvv (byte 2), V&#39; (byte
///   3).
///
/// See the `default_emission` test for what these defaults are equivalent to (e.g. using RAX,
/// unsetting the W bit, etc.)
</span><span class="kw">impl </span>Default <span class="kw">for </span>EvexInstruction {
    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            bits: <span class="number">0x08_7C_F0_62</span>,
            opcode: <span class="number">0</span>,
            reg: Register::default(),
            rm: Register::default(),
        }
    }
}

<span class="attribute">#[allow(non_upper_case_globals)] </span><span class="comment">// This makes it easier to match the bit range names to the manual&#39;s names.
</span><span class="kw">impl </span>EvexInstruction {
    <span class="doccomment">/// Construct a default EVEX instruction.
    </span><span class="kw">pub fn </span>new() -&gt; <span class="self">Self </span>{
        <span class="self">Self</span>::default()
    }

    <span class="doccomment">/// Set the length of the instruction . Note that there are sets of instructions (i.e. rounding,
    /// memory broadcast) that modify the same underlying bits--at some point (TODO) we can add a
    /// way to set those context bits and verify that both are not used (e.g. rounding AND length).
    /// For now, this method is very convenient.
    </span><span class="attribute">#[inline(always)]
    </span><span class="kw">pub fn </span>length(<span class="kw-2">mut </span><span class="self">self</span>, length: EvexVectorLength) -&gt; <span class="self">Self </span>{
        <span class="self">self</span>.write(<span class="self">Self</span>::LL, EvexContext::Other { length }.bits() <span class="kw">as </span>u32);
        <span class="self">self
    </span>}

    <span class="doccomment">/// Set the legacy prefix byte of the instruction: None | 66 | F0 | F2 | F3. EVEX instructions
    /// pack these into the prefix, not as separate bytes.
    </span><span class="attribute">#[inline(always)]
    </span><span class="kw">pub fn </span>prefix(<span class="kw-2">mut </span><span class="self">self</span>, prefix: LegacyPrefixes) -&gt; <span class="self">Self </span>{
        <span class="self">self</span>.write(<span class="self">Self</span>::pp, prefix.bits() <span class="kw">as </span>u32);
        <span class="self">self
    </span>}

    <span class="doccomment">/// Set the opcode map byte of the instruction: None | 0F | 0F38 | 0F3A. EVEX instructions pack
    /// these into the prefix, not as separate bytes.
    </span><span class="attribute">#[inline(always)]
    </span><span class="kw">pub fn </span>map(<span class="kw-2">mut </span><span class="self">self</span>, map: OpcodeMap) -&gt; <span class="self">Self </span>{
        <span class="self">self</span>.write(<span class="self">Self</span>::mm, map.bits() <span class="kw">as </span>u32);
        <span class="self">self
    </span>}

    <span class="doccomment">/// Set the W bit, typically used to indicate an instruction using 64 bits of an operand (e.g.
    /// 64 bit lanes). EVEX packs this bit in the EVEX prefix; previous encodings used the REX
    /// prefix.
    </span><span class="attribute">#[inline(always)]
    </span><span class="kw">pub fn </span>w(<span class="kw-2">mut </span><span class="self">self</span>, w: bool) -&gt; <span class="self">Self </span>{
        <span class="self">self</span>.write(<span class="self">Self</span>::W, w <span class="kw">as </span>u32);
        <span class="self">self
    </span>}

    <span class="doccomment">/// Set the instruction opcode byte.
    </span><span class="attribute">#[inline(always)]
    </span><span class="kw">pub fn </span>opcode(<span class="kw-2">mut </span><span class="self">self</span>, opcode: u8) -&gt; <span class="self">Self </span>{
        <span class="self">self</span>.opcode = opcode;
        <span class="self">self
    </span>}

    <span class="doccomment">/// Set the register to use for the `reg` bits; many instructions use this as the write operand.
    /// Setting this affects both the ModRM byte (`reg` section) and the EVEX prefix (the extension
    /// bits for register encodings &gt; 8).
    </span><span class="attribute">#[inline(always)]
    </span><span class="kw">pub fn </span>reg(<span class="kw-2">mut </span><span class="self">self</span>, reg: <span class="kw">impl </span>Into&lt;Register&gt;) -&gt; <span class="self">Self </span>{
        <span class="self">self</span>.reg = reg.into();
        <span class="kw">let </span>r = !(<span class="self">self</span>.reg.<span class="number">0 </span>&gt;&gt; <span class="number">3</span>) &amp; <span class="number">1</span>;
        <span class="kw">let </span>r_ = !(<span class="self">self</span>.reg.<span class="number">0 </span>&gt;&gt; <span class="number">4</span>) &amp; <span class="number">1</span>;
        <span class="self">self</span>.write(<span class="self">Self</span>::R, r <span class="kw">as </span>u32);
        <span class="self">self</span>.write(<span class="self">Self</span>::R_, r_ <span class="kw">as </span>u32);
        <span class="self">self
    </span>}

    <span class="doccomment">/// Set the mask to use. See section 2.6 in the Intel Software Developer&#39;s Manual, volume 2A for
    /// more details.
    </span><span class="attribute">#[allow(dead_code)]
    #[inline(always)]
    </span><span class="kw">pub fn </span>mask(<span class="kw-2">mut </span><span class="self">self</span>, mask: EvexMasking) -&gt; <span class="self">Self </span>{
        <span class="self">self</span>.write(<span class="self">Self</span>::aaa, mask.aaa_bits() <span class="kw">as </span>u32);
        <span class="self">self</span>.write(<span class="self">Self</span>::z, mask.z_bit() <span class="kw">as </span>u32);
        <span class="self">self
    </span>}

    <span class="doccomment">/// Set the `vvvvv` register; some instructions allow using this as a second, non-destructive
    /// source register in 3-operand instructions (e.g. 2 read, 1 write).
    </span><span class="attribute">#[allow(dead_code)]
    #[inline(always)]
    </span><span class="kw">pub fn </span>vvvvv(<span class="kw-2">mut </span><span class="self">self</span>, reg: <span class="kw">impl </span>Into&lt;Register&gt;) -&gt; <span class="self">Self </span>{
        <span class="kw">let </span>reg = reg.into();
        <span class="self">self</span>.write(<span class="self">Self</span>::vvvv, !(reg.<span class="number">0 </span><span class="kw">as </span>u32) &amp; <span class="number">0b1111</span>);
        <span class="self">self</span>.write(<span class="self">Self</span>::V_, !(reg.<span class="number">0 </span><span class="kw">as </span>u32 &gt;&gt; <span class="number">4</span>) &amp; <span class="number">0b1</span>);
        <span class="self">self
    </span>}

    <span class="doccomment">/// Set the register to use for the `rm` bits; many instructions use this as the &quot;read from
    /// register/memory&quot; operand. Currently this does not support memory addressing (TODO).Setting
    /// this affects both the ModRM byte (`rm` section) and the EVEX prefix (the extension bits for
    /// register encodings &gt; 8).
    </span><span class="attribute">#[inline(always)]
    </span><span class="kw">pub fn </span>rm(<span class="kw-2">mut </span><span class="self">self</span>, reg: <span class="kw">impl </span>Into&lt;Register&gt;) -&gt; <span class="self">Self </span>{
        <span class="self">self</span>.rm = reg.into();
        <span class="kw">let </span>b = !(<span class="self">self</span>.rm.<span class="number">0 </span>&gt;&gt; <span class="number">3</span>) &amp; <span class="number">1</span>;
        <span class="kw">let </span>x = !(<span class="self">self</span>.rm.<span class="number">0 </span>&gt;&gt; <span class="number">4</span>) &amp; <span class="number">1</span>;
        <span class="self">self</span>.write(<span class="self">Self</span>::X, x <span class="kw">as </span>u32);
        <span class="self">self</span>.write(<span class="self">Self</span>::B, b <span class="kw">as </span>u32);
        <span class="self">self
    </span>}

    <span class="doccomment">/// Emit the EVEX-encoded instruction to the code sink:
    /// - first, the 4-byte EVEX prefix;
    /// - then, the opcode byte;
    /// - finally, the ModR/M byte.
    ///
    /// Eventually this method should support encodings of more than just the reg-reg addressing mode (TODO).
    </span><span class="kw">pub fn </span>encode&lt;CS: ByteSink + <span class="question-mark">?</span>Sized&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, sink: <span class="kw-2">&amp;mut </span>CS) {
        sink.put4(<span class="self">self</span>.bits);
        sink.put1(<span class="self">self</span>.opcode);
        sink.put1(encode_modrm(<span class="number">3</span>, <span class="self">self</span>.reg.<span class="number">0 </span>&amp; <span class="number">7</span>, <span class="self">self</span>.rm.<span class="number">0 </span>&amp; <span class="number">7</span>));
    }

    <span class="comment">// In order to simplify the encoding of the various bit ranges in the prefix, we specify those
    // ranges according to the table below (extracted from the Intel Software Development Manual,
    // volume 2A). Remember that, because we pack the 4-byte prefix into a little-endian `u32`, this
    // chart should be read from right-to-left, top-to-bottom. Note also that we start ranges at bit
    // 8, leaving bits 0-7 for the mandatory `0x62`.
    //         ┌───┬───┬───┬───┬───┬───┬───┬───┐
    // Byte 1: │ R │ X │ B │ R&#39;│ 0 │ 0 │ m │ m │
    //         ├───┼───┼───┼───┼───┼───┼───┼───┤
    // Byte 2: │ W │ v │ v │ v │ v │ 1 │ p │ p │
    //         ├───┼───┼───┼───┼───┼───┼───┼───┤
    // Byte 3: │ z │ L&#39;│ L │ b │ V&#39;│ a │ a │ a │
    //         └───┴───┴───┴───┴───┴───┴───┴───┘

    // Byte 1:
    </span><span class="kw">const </span>mm: RangeInclusive&lt;u8&gt; = <span class="number">8</span>..=<span class="number">9</span>;
    <span class="kw">const </span>R_: RangeInclusive&lt;u8&gt; = <span class="number">12</span>..=<span class="number">12</span>;
    <span class="kw">const </span>B: RangeInclusive&lt;u8&gt; = <span class="number">13</span>..=<span class="number">13</span>;
    <span class="kw">const </span>X: RangeInclusive&lt;u8&gt; = <span class="number">14</span>..=<span class="number">14</span>;
    <span class="kw">const </span>R: RangeInclusive&lt;u8&gt; = <span class="number">15</span>..=<span class="number">15</span>;

    <span class="comment">// Byte 2:
    </span><span class="kw">const </span>pp: RangeInclusive&lt;u8&gt; = <span class="number">16</span>..=<span class="number">17</span>;
    <span class="kw">const </span>vvvv: RangeInclusive&lt;u8&gt; = <span class="number">19</span>..=<span class="number">22</span>;
    <span class="kw">const </span>W: RangeInclusive&lt;u8&gt; = <span class="number">23</span>..=<span class="number">23</span>;

    <span class="comment">// Byte 3:
    </span><span class="kw">const </span>aaa: RangeInclusive&lt;u8&gt; = <span class="number">24</span>..=<span class="number">26</span>;
    <span class="kw">const </span>V_: RangeInclusive&lt;u8&gt; = <span class="number">27</span>..=<span class="number">27</span>;
    <span class="attribute">#[allow(dead_code)] </span><span class="comment">// Will be used once broadcast and rounding controls are exposed.
    </span><span class="kw">const </span>b: RangeInclusive&lt;u8&gt; = <span class="number">28</span>..=<span class="number">28</span>;
    <span class="kw">const </span>LL: RangeInclusive&lt;u8&gt; = <span class="number">29</span>..=<span class="number">30</span>;
    <span class="kw">const </span>z: RangeInclusive&lt;u8&gt; = <span class="number">31</span>..=<span class="number">31</span>;

    <span class="comment">// A convenience method for writing the `value` bits to the given range in `self.bits`.
    </span><span class="attribute">#[inline]
    </span><span class="kw">fn </span>write(<span class="kw-2">&amp;mut </span><span class="self">self</span>, range: RangeInclusive&lt;u8&gt;, value: u32) {
        <span class="macro">assert!</span>(ExactSizeIterator::len(<span class="kw-2">&amp;</span>range) &gt; <span class="number">0</span>);
        <span class="kw">let </span>size = range.end() - range.start() + <span class="number">1</span>; <span class="comment">// Calculate the number of bits in the range.
        </span><span class="kw">let </span>mask: u32 = (<span class="number">1 </span>&lt;&lt; size) - <span class="number">1</span>; <span class="comment">// Generate a bit mask.
        </span><span class="macro">debug_assert!</span>(
            value &lt;= mask,
            <span class="string">&quot;The written value should have fewer than {} bits.&quot;</span>,
            size
        );
        <span class="kw">let </span>mask_complement = !(mask &lt;&lt; <span class="kw-2">*</span>range.start()); <span class="comment">// Create the bitwise complement for the clear mask.
        </span><span class="self">self</span>.bits &amp;= mask_complement; <span class="comment">// Clear the bits in `range`; otherwise the OR below may allow previously-set bits to slip through.
        </span><span class="kw">let </span>value = value &lt;&lt; <span class="kw-2">*</span>range.start(); <span class="comment">// Place the value in the correct location (assumes `value &lt;= mask`).
        </span><span class="self">self</span>.bits |= value; <span class="comment">// Modify the bits in `range`.
    </span>}
}

<span class="doccomment">/// Describe the register index to use. This wrapper is a type-safe way to pass
/// around the registers defined in `inst/regs.rs`.
</span><span class="attribute">#[derive(Copy, Clone, Default)]
</span><span class="kw">pub struct </span>Register(u8);
<span class="kw">impl </span>From&lt;u8&gt; <span class="kw">for </span>Register {
    <span class="kw">fn </span>from(reg: u8) -&gt; <span class="self">Self </span>{
        <span class="macro">debug_assert!</span>(reg &lt; <span class="number">16</span>);
        <span class="self">Self</span>(reg)
    }
}
<span class="kw">impl </span>Into&lt;u8&gt; <span class="kw">for </span>Register {
    <span class="kw">fn </span>into(<span class="self">self</span>) -&gt; u8 {
        <span class="self">self</span>.<span class="number">0
    </span>}
}

<span class="doccomment">/// Defines the EVEX context for the `L&#39;`, `L`, and `b` bits (bits 6:4 of EVEX P2 byte). Table 2-36 in
/// section 2.6.10 (Intel Software Development Manual, volume 2A) describes how these bits can be
/// used together for certain classes of instructions; i.e., special care should be taken to ensure
/// that instructions use an applicable correct `EvexContext`. Table 2-39 contains cases where
/// opcodes can result in an #UD.
</span><span class="attribute">#[allow(dead_code, missing_docs)] </span><span class="comment">// Rounding and broadcast modes are not yet used.
</span><span class="kw">pub enum </span>EvexContext {
    RoundingRegToRegFP {
        rc: EvexRoundingControl,
    },
    NoRoundingFP {
        sae: bool,
        length: EvexVectorLength,
    },
    MemoryOp {
        broadcast: bool,
        length: EvexVectorLength,
    },
    Other {
        length: EvexVectorLength,
    },
}

<span class="kw">impl </span>Default <span class="kw">for </span>EvexContext {
    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
        <span class="self">Self</span>::Other {
            length: EvexVectorLength::default(),
        }
    }
}

<span class="kw">impl </span>EvexContext {
    <span class="doccomment">/// Encode the `L&#39;`, `L`, and `b` bits (bits 6:4 of EVEX P2 byte) for merging with the P2 byte.
    </span><span class="kw">pub fn </span>bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        <span class="kw">match </span><span class="self">self </span>{
            <span class="self">Self</span>::RoundingRegToRegFP { rc } =&gt; <span class="number">0b001 </span>| rc.bits() &lt;&lt; <span class="number">1</span>,
            <span class="self">Self</span>::NoRoundingFP { sae, length } =&gt; (<span class="kw-2">*</span>sae <span class="kw">as </span>u8) | length.bits() &lt;&lt; <span class="number">1</span>,
            <span class="self">Self</span>::MemoryOp { broadcast, length } =&gt; (<span class="kw-2">*</span>broadcast <span class="kw">as </span>u8) | length.bits() &lt;&lt; <span class="number">1</span>,
            <span class="self">Self</span>::Other { length } =&gt; length.bits() &lt;&lt; <span class="number">1</span>,
        }
    }
}

<span class="doccomment">/// The EVEX format allows choosing a vector length in the `L&#39;` and `L` bits; see `EvexContext`.
</span><span class="attribute">#[allow(dead_code, missing_docs)] </span><span class="comment">// Wider-length vectors are not yet used.
</span><span class="kw">pub enum </span>EvexVectorLength {
    V128,
    V256,
    V512,
}

<span class="kw">impl </span>EvexVectorLength {
    <span class="doccomment">/// Encode the `L&#39;` and `L` bits for merging with the P2 byte.
    </span><span class="kw">fn </span>bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        <span class="kw">match </span><span class="self">self </span>{
            <span class="self">Self</span>::V128 =&gt; <span class="number">0b00</span>,
            <span class="self">Self</span>::V256 =&gt; <span class="number">0b01</span>,
            <span class="self">Self</span>::V512 =&gt; <span class="number">0b10</span>,
            <span class="comment">// 0b11 is reserved (#UD).
        </span>}
    }
}

<span class="kw">impl </span>Default <span class="kw">for </span>EvexVectorLength {
    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
        <span class="self">Self</span>::V128
    }
}

<span class="doccomment">/// The EVEX format allows defining rounding control in the `L&#39;` and `L` bits; see `EvexContext`.
</span><span class="attribute">#[allow(dead_code, missing_docs)] </span><span class="comment">// Rounding controls are not yet used.
</span><span class="kw">pub enum </span>EvexRoundingControl {
    RNE,
    RD,
    RU,
    RZ,
}

<span class="kw">impl </span>EvexRoundingControl {
    <span class="doccomment">/// Encode the `L&#39;` and `L` bits for merging with the P2 byte.
    </span><span class="kw">fn </span>bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        <span class="kw">match </span><span class="self">self </span>{
            <span class="self">Self</span>::RNE =&gt; <span class="number">0b00</span>,
            <span class="self">Self</span>::RD =&gt; <span class="number">0b01</span>,
            <span class="self">Self</span>::RU =&gt; <span class="number">0b10</span>,
            <span class="self">Self</span>::RZ =&gt; <span class="number">0b11</span>,
        }
    }
}

<span class="doccomment">/// Defines the EVEX masking behavior; masking support is described in section 2.6.4 of the Intel
/// Software Development Manual, volume 2A.
</span><span class="attribute">#[allow(dead_code, missing_docs)] </span><span class="comment">// Masking is not yet used.
</span><span class="kw">pub enum </span>EvexMasking {
    <span class="prelude-val">None</span>,
    Merging { k: u8 },
    Zeroing { k: u8 },
}

<span class="kw">impl </span>Default <span class="kw">for </span>EvexMasking {
    <span class="kw">fn </span>default() -&gt; <span class="self">Self </span>{
        EvexMasking::None
    }
}

<span class="kw">impl </span>EvexMasking {
    <span class="doccomment">/// Encode the `z` bit for merging with the P2 byte.
    </span><span class="kw">pub fn </span>z_bit(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        <span class="kw">match </span><span class="self">self </span>{
            <span class="self">Self</span>::None | <span class="self">Self</span>::Merging { .. } =&gt; <span class="number">0</span>,
            <span class="self">Self</span>::Zeroing { .. } =&gt; <span class="number">1</span>,
        }
    }

    <span class="doccomment">/// Encode the `aaa` bits for merging with the P2 byte.
    </span><span class="kw">pub fn </span>aaa_bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        <span class="kw">match </span><span class="self">self </span>{
            <span class="self">Self</span>::None =&gt; <span class="number">0b000</span>,
            <span class="self">Self</span>::Merging { k } | <span class="self">Self</span>::Zeroing { k } =&gt; {
                <span class="macro">debug_assert!</span>(<span class="kw-2">*</span>k &lt;= <span class="number">7</span>);
                <span class="kw-2">*</span>k
            }
        }
    }
}

<span class="attribute">#[cfg(test)]
</span><span class="kw">mod </span>tests {
    <span class="kw">use super</span>::<span class="kw-2">*</span>;
    <span class="kw">use </span><span class="kw">crate</span>::isa::x64::inst::regs;
    <span class="kw">use </span>std::vec::Vec;

    <span class="comment">// As a sanity test, we verify that the output of `xed-asmparse-main &#39;vpabsq xmm0{k0},
    // xmm1&#39;` matches this EVEX encoding machinery.
    </span><span class="attribute">#[test]
    </span><span class="kw">fn </span>vpabsq() {
        <span class="kw">let </span>dst = regs::xmm0();
        <span class="kw">let </span>src = regs::xmm1();
        <span class="kw">let </span><span class="kw-2">mut </span>sink0 = Vec::new();

        EvexInstruction::new()
            .prefix(LegacyPrefixes::_66)
            .map(OpcodeMap::_0F38)
            .w(<span class="bool-val">true</span>)
            .opcode(<span class="number">0x1F</span>)
            .reg(dst.get_hw_encoding())
            .rm(src.get_hw_encoding())
            .length(EvexVectorLength::V128)
            .encode(<span class="kw-2">&amp;mut </span>sink0);

        <span class="macro">assert_eq!</span>(sink0, <span class="macro">vec!</span>[<span class="number">0x62</span>, <span class="number">0xf2</span>, <span class="number">0xfd</span>, <span class="number">0x08</span>, <span class="number">0x1f</span>, <span class="number">0xc1</span>]);
    }

    <span class="doccomment">/// Verify that the defaults are equivalent to an instruction with a `0x00` opcode using the
    /// &quot;0&quot; register (i.e. `rax`), with sane defaults for the various configurable parameters. This
    /// test is more interesting than it may appear because some of the parameters have flipped-bit
    /// representations (e.g. `vvvvv`) so emitting 0s as a default will not work.
    </span><span class="attribute">#[test]
    </span><span class="kw">fn </span>default_emission() {
        <span class="kw">let </span><span class="kw-2">mut </span>sink0 = Vec::new();
        EvexInstruction::new().encode(<span class="kw-2">&amp;mut </span>sink0);

        <span class="kw">let </span><span class="kw-2">mut </span>sink1 = Vec::new();
        EvexInstruction::new()
            .length(EvexVectorLength::V128)
            .prefix(LegacyPrefixes::None)
            .map(OpcodeMap::None)
            .w(<span class="bool-val">false</span>)
            .opcode(<span class="number">0x00</span>)
            .reg(regs::rax().get_hw_encoding())
            .rm(regs::rax().get_hw_encoding())
            .mask(EvexMasking::None)
            .encode(<span class="kw-2">&amp;mut </span>sink1);

        <span class="macro">assert_eq!</span>(sink0, sink1);
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../../../" data-current-crate="cranelift_codegen" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.1 (90743e729 2023-01-10)" ></div></body></html>