Command: /home/yzb/fwrisc/fwrisc_uart/vsim/simv -ucli +ROM=../../rundir/uart/ram.hex +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca -l /home/yzb/fwrisc/fwrisc_uart/vsim/verdiLog/sim.log
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Jul 18 11:04 2019

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /home/yzb/EDA/synopsys/verdi/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd
LoadFSDBDumpCmd success
ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/yzb/fwrisc/fwrisc_uart/vsim/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/yzb/fwrisc/fwrisc_uart/vsim/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(26297)

ucli% ucliCore::getToolPID
26297
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
26297
ucli% pid
26312
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.yzb.26297 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: /home/yzb/fwrisc/fwrisc_uart/rtl/fwrisc_uart_tb.sv
activeFrame: 
activeLine: 12
activeScope: fwrisc_uart_tb
activeThread: 
endCol: 0
file: /home/yzb/fwrisc/fwrisc_uart/rtl/fwrisc_uart_tb.sv
frame: 
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 12
logFilename: /home/yzb/fwrisc/fwrisc_uart/vsim/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 26297
scope: fwrisc_uart_tb
startCol: 0
state: stopped
thread: 
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run
*Verdi3* WARNING: fsdbDumpfile - One FSDB file has already opened for dumping.
*Verdi3* : Begin traversing the scope (fwrisc_uart_tb), layer (0).
*Verdi3* : End of traversing.
*Verdi3* WARNING: 

  $fsdbDumpMem is obsolete. Use $fsdbDumpMDA instead.
  This may result in a larger FSDB file size as $fsdbDumpMDA will
  dump the memory contents with every change instead of only when
  the command is called.

fwrisc_uart_tb.sv, 12 : module fwrisc_uart_tb;

ucli% ucliCore::getToolPID
26297
ucli% synEnv::isFinished
0
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 13,019,890,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: /home/yzb/fwrisc/fwrisc_uart/rtl/fwrisc_uart_tb.sv
activeFrame: 
activeLine: 12
activeScope: fwrisc_uart_tb
activeThread: 
endCol: 0
file: /home/yzb/fwrisc/fwrisc_uart/rtl/fwrisc_uart_tb.sv
frame: 
fsdbFilename: 
fsdbNewFlow: 1
hasTB: 0
inputFilename: 
keyFilename: ucli.key
line: 12
logFilename: /home/yzb/fwrisc/fwrisc_uart/vsim/verdiLog/sim.log
macroIndex: -1
macroOffset: -1
pid: 26297
scope: fwrisc_uart_tb
startCol: 0
state: stopped
thread: 
time: 13019890000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% 