#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024877b877f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024877b89640 .scope module, "sumwdisplay_tb" "sumwdisplay_tb" 3 4;
 .timescale -12 -12;
v0000024877be3bd0_0 .var "A_tb", 2 0;
v0000024877be3d10_0 .var "B_tb", 2 0;
v0000024877be40d0_0 .var "CI_tb", 0 0;
v0000024877be4a30_0 .net "CO_tb", 0 0, L_0000024877b80930;  1 drivers
v0000024877be3db0_0 .net "SSeg_tb", 6 0, v0000024877b82bc0_0;  1 drivers
v0000024877be3e50_0 .net "S_tb", 2 0, L_0000024877be7910;  1 drivers
S_0000024877b2e8c0 .scope begin, "TEST_CASE" "TEST_CASE" 3 61, 3 61 0, S_0000024877b89640;
 .timescale -12 -12;
S_0000024877b2ea50 .scope module, "uut" "sumwdisplay" 3 14, 4 1 0, S_0000024877b89640;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "CI";
    .port_info 3 /OUTPUT 4 "S_CO";
    .port_info 4 /OUTPUT 3 "S";
    .port_info 5 /OUTPUT 1 "CO";
    .port_info 6 /OUTPUT 4 "an";
    .port_info 7 /OUTPUT 7 "SSeg";
v0000024877be47b0_0 .net "A", 2 0, v0000024877be3bd0_0;  1 drivers
v0000024877be4d50_0 .net "B", 2 0, v0000024877be3d10_0;  1 drivers
v0000024877be34f0_0 .net "CI", 0 0, v0000024877be40d0_0;  1 drivers
v0000024877be4df0_0 .net "CO", 0 0, L_0000024877b80930;  alias, 1 drivers
v0000024877be31d0_0 .net "S", 2 0, L_0000024877be7910;  alias, 1 drivers
v0000024877be4f30_0 .net "SSeg", 0 6, v0000024877b82bc0_0;  alias, 1 drivers
v0000024877be4cb0_0 .net "S_CO", 3 0, L_0000024877be3130;  1 drivers
L_0000024877c30088 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0000024877be39f0_0 .net "an", 3 0, L_0000024877c30088;  1 drivers
L_0000024877be3130 .concat [ 3 1 0 0], L_0000024877be7910, L_0000024877b80930;
S_0000024877b2ebe0 .scope module, "display" "seg7" 4 26, 5 1 0, S_0000024877b2ea50;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "BCD";
    .port_info 1 /OUTPUT 7 "SSeg";
    .port_info 2 /OUTPUT 4 "an";
v0000024877b82760_0 .net "BCD", 3 0, L_0000024877be3130;  alias, 1 drivers
v0000024877b82bc0_0 .var "SSeg", 0 6;
v0000024877b82e40_0 .net "an", 3 0, L_0000024877c30088;  alias, 1 drivers
E_0000024877b86e30 .event anyedge, v0000024877b82760_0;
S_0000024877b8e6c0 .scope module, "uut" "lab03" 4 17, 6 3 0, S_0000024877b2ea50;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "CI";
    .port_info 3 /OUTPUT 3 "S";
    .port_info 4 /OUTPUT 1 "CO";
v0000024877be3450_0 .net "A", 2 0, v0000024877be3bd0_0;  alias, 1 drivers
v0000024877be42b0_0 .net "B", 2 0, v0000024877be3d10_0;  alias, 1 drivers
v0000024877be3b30_0 .net "C", 1 0, L_0000024877be4350;  1 drivers
v0000024877be3950_0 .net "CI", 0 0, v0000024877be40d0_0;  alias, 1 drivers
v0000024877be4030_0 .net "CO", 0 0, L_0000024877b80930;  alias, 1 drivers
v0000024877be4710_0 .net "S", 2 0, L_0000024877be7910;  alias, 1 drivers
L_0000024877be3ef0 .part v0000024877be3bd0_0, 0, 1;
L_0000024877be4b70 .part v0000024877be3d10_0, 0, 1;
L_0000024877be4170 .part v0000024877be3bd0_0, 1, 1;
L_0000024877be4210 .part v0000024877be3d10_0, 1, 1;
L_0000024877be4c10 .part L_0000024877be4350, 0, 1;
L_0000024877be4350 .concat8 [ 1 1 0 0], L_0000024877b80e00, L_0000024877b80310;
L_0000024877be43f0 .part v0000024877be3bd0_0, 2, 1;
L_0000024877be4490 .part v0000024877be3d10_0, 2, 1;
L_0000024877be4530 .part L_0000024877be4350, 1, 1;
L_0000024877be7910 .concat8 [ 1 1 1 0], L_0000024877b808c0, L_0000024877b80460, L_0000024877b80000;
S_0000024877b8e850 .scope module, "sum1bit0" "lab01" 6 12, 7 1 0, S_0000024877b8e6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CI";
    .port_info 3 /OUTPUT 1 "S1";
    .port_info 4 /OUTPUT 1 "CO";
L_0000024877b80a80 .functor XOR 1, L_0000024877be3ef0, L_0000024877be4b70, C4<0>, C4<0>;
L_0000024877b80bd0 .functor AND 1, L_0000024877be3ef0, L_0000024877be4b70, C4<1>, C4<1>;
L_0000024877b7ff90 .functor AND 1, L_0000024877b80a80, v0000024877be40d0_0, C4<1>, C4<1>;
L_0000024877b808c0 .functor XOR 1, L_0000024877b80a80, v0000024877be40d0_0, C4<0>, C4<0>;
L_0000024877b80e00 .functor OR 1, L_0000024877b80bd0, L_0000024877b7ff90, C4<0>, C4<0>;
v0000024877b82940_0 .net "A", 0 0, L_0000024877be3ef0;  1 drivers
v0000024877b829e0_0 .net "A1", 0 0, L_0000024877b80bd0;  1 drivers
v0000024877b82a80_0 .net "A2", 0 0, L_0000024877b7ff90;  1 drivers
v0000024877b82b20_0 .net "B", 0 0, L_0000024877be4b70;  1 drivers
v0000024877be36d0_0 .net "CI", 0 0, v0000024877be40d0_0;  alias, 1 drivers
v0000024877be3770_0 .net "CO", 0 0, L_0000024877b80e00;  1 drivers
v0000024877be3810_0 .net "S1", 0 0, L_0000024877b808c0;  1 drivers
v0000024877be4e90_0 .net "X1", 0 0, L_0000024877b80a80;  1 drivers
S_0000024877b8e9e0 .scope module, "sum1bit1" "lab01" 6 13, 7 1 0, S_0000024877b8e6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CI";
    .port_info 3 /OUTPUT 1 "S1";
    .port_info 4 /OUTPUT 1 "CO";
L_0000024877b80c40 .functor XOR 1, L_0000024877be4170, L_0000024877be4210, C4<0>, C4<0>;
L_0000024877b80cb0 .functor AND 1, L_0000024877be4170, L_0000024877be4210, C4<1>, C4<1>;
L_0000024877b7ff20 .functor AND 1, L_0000024877b80c40, L_0000024877be4c10, C4<1>, C4<1>;
L_0000024877b80460 .functor XOR 1, L_0000024877b80c40, L_0000024877be4c10, C4<0>, C4<0>;
L_0000024877b80310 .functor OR 1, L_0000024877b80cb0, L_0000024877b7ff20, C4<0>, C4<0>;
v0000024877be3c70_0 .net "A", 0 0, L_0000024877be4170;  1 drivers
v0000024877be4ad0_0 .net "A1", 0 0, L_0000024877b80cb0;  1 drivers
v0000024877be48f0_0 .net "A2", 0 0, L_0000024877b7ff20;  1 drivers
v0000024877be3090_0 .net "B", 0 0, L_0000024877be4210;  1 drivers
v0000024877be3270_0 .net "CI", 0 0, L_0000024877be4c10;  1 drivers
v0000024877be3590_0 .net "CO", 0 0, L_0000024877b80310;  1 drivers
v0000024877be45d0_0 .net "S1", 0 0, L_0000024877b80460;  1 drivers
v0000024877be4990_0 .net "X1", 0 0, L_0000024877b80c40;  1 drivers
S_0000024877b25fd0 .scope module, "sum1bit2" "lab01" 6 14, 7 1 0, S_0000024877b8e6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CI";
    .port_info 3 /OUTPUT 1 "S1";
    .port_info 4 /OUTPUT 1 "CO";
L_0000024877b80700 .functor XOR 1, L_0000024877be43f0, L_0000024877be4490, C4<0>, C4<0>;
L_0000024877b80770 .functor AND 1, L_0000024877be43f0, L_0000024877be4490, C4<1>, C4<1>;
L_0000024877b80150 .functor AND 1, L_0000024877b80700, L_0000024877be4530, C4<1>, C4<1>;
L_0000024877b80000 .functor XOR 1, L_0000024877b80700, L_0000024877be4530, C4<0>, C4<0>;
L_0000024877b80930 .functor OR 1, L_0000024877b80770, L_0000024877b80150, C4<0>, C4<0>;
v0000024877be3a90_0 .net "A", 0 0, L_0000024877be43f0;  1 drivers
v0000024877be3310_0 .net "A1", 0 0, L_0000024877b80770;  1 drivers
v0000024877be3f90_0 .net "A2", 0 0, L_0000024877b80150;  1 drivers
v0000024877be4670_0 .net "B", 0 0, L_0000024877be4490;  1 drivers
v0000024877be33b0_0 .net "CI", 0 0, L_0000024877be4530;  1 drivers
v0000024877be3630_0 .net "CO", 0 0, L_0000024877b80930;  alias, 1 drivers
v0000024877be4850_0 .net "S1", 0 0, L_0000024877b80000;  1 drivers
v0000024877be38b0_0 .net "X1", 0 0, L_0000024877b80700;  1 drivers
    .scope S_0000024877b2ebe0;
T_0 ;
    %wait E_0000024877b86e30;
    %load/vec4 v0000024877b82760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 49, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 66, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0000024877b82bc0_0, 0, 7;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024877b89640;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024877be3bd0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024877be3d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024877be40d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024877be3bd0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024877be3d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024877be40d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024877be3bd0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024877be3d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024877be40d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024877be3bd0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024877be3d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024877be40d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024877be3bd0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024877be3d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024877be40d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000024877be3bd0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000024877be3d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024877be40d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024877be3bd0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024877be3d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024877be40d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024877be3bd0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024877be3d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024877be40d0_0, 0, 1;
    %delay 100, 0;
    %end;
    .thread T_1;
    .scope S_0000024877b89640;
T_2 ;
    %fork t_1, S_0000024877b2e8c0;
    %jmp t_0;
    .scope S_0000024877b2e8c0;
t_1 ;
    %vpi_call/w 3 62 "$dumpfile", "sumwdisplay_tb.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb11111111111111111111111111111111, S_0000024877b2ea50 {0 0 0};
    %delay 800, 0;
    %vpi_call/w 3 65 "$finish" {0 0 0};
    %end;
    .scope S_0000024877b89640;
t_0 %join;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "sumwdisplay_tb.v";
    "./sumwdisplay.v";
    "./seg7.v";
    "./lab03.v";
    "./Sumador1bit.v";
