/* 
* _LWRM_COPYRIGHT_BEGIN_
*
* Copyright 2001-2004 by LWPU Corporation.  All rights reserved.  All
* information contained herein is proprietary and confidential to LWPU
* Corporation.  Any use, reproduction, or disclosure without the written
* permission of LWPU Corporation is prohibited.
*
* _LWRM_COPYRIGHT_END_
*/


/***************************************************************************\
* This header is created by the Ref2H tool                                  *
* Manually editing it might render the <Ref2H> diff capabilities impaired   *
\***************************************************************************/

/***************************************************************************\
* Registers commented out are common and exist in the master ref header     *
\***************************************************************************/


#ifndef _DEV_VGA_H_
#define _DEV_VGA_H_

// #define LW_PCRTC                              0x00600FFF:0x00600000 /* RW--D */
// #define LW_PCRTC_HA                           0x00600FFF:0x00600000 /* RW--D */
// #define LW_PRMCIO                             0x00601FFF:0x00601000 /* RW--D */
// #define LW_PRMCIO_HA                          0x00601FFF:0x00601000 /* RW--D */
// #define LW_PCRTC_HB                           0x00602FFF:0x00600000 /* RW--D */
// #define LW_PCRTC2                             0x00602FFF:0x00602000 /* RW--D */
// #define LW_PRMCIO_HB                          0x00603FFF:0x00603000 /* RW--D */
// #define LW_PRMCIO2                            0x00603FFF:0x00603000 /* RW--D */
// #define LW_PRMVIO                             0x000C0FFF:0x000C0000 /* RW--D */
// #define LW_PRMVIO_HA                          0x000C0FFF:0x000C0000 /* RW--D */
// #define LW_PRMVIO2                            0x000C2FFF:0x000C2000 /* RW--D */
// #define LW_PRMVIO2_HB                         0x000C2FFF:0x000C2000 /* RW--D */
// #define LW_PRMVGA                             0x000BFFFF:0x000A0000 /* RW--D */
#define LW_CIO                                          0x3DF:0x3B0 /* RW--D */
#define LW_PCRTC_INTR_0                                  0x00600100 /* RW-4R */
#define LW_PCRTC_HA_INTR_0                               0x00600100 /* RW-4R */
#define LW_PCRTC_HB_INTR_0                               0x00602100 /* RW-4R */
#define LW_PCRTC_INTR_0_VBLANK                                  0:0 /* RWI-F */
#define LW_PCRTC_INTR_0_VBLANK_NOT_PENDING               0x00000000 /* R-I-V */
#define LW_PCRTC_INTR_0_VBLANK_PENDING                   0x00000001 /* R---V */
#define LW_PCRTC_INTR_0_VBLANK_RESET                     0x00000001 /* -W--V */
#define LW_PCRTC_INTR_EN_0                               0x00600140 /* RW-4R */
#define LW_PCRTC_HA_INTR_EN_0                            0x00600140 /* RW-4R */
#define LW_PCRTC_HB_INTR_EN_0                            0x00602140 /* RW-4R */
#define LW_PCRTC_INTR_EN_0_VBLANK                               0:0 /* RWIVF */
#define LW_PCRTC_INTR_EN_0_VBLANK_DISABLED               0x00000000 /* RWI-V */
#define LW_PCRTC_INTR_EN_0_VBLANK_ENABLED                0x00000001 /* RW--V */
#define LW_PCRTC_START                                   0x00600800 /* RW-4R */
#define LW_PCRTC_HA_START                                0x00600800 /* RW-4R */
#define LW_PCRTC_HB_START                                0x00602800 /* RW-4R */
#define LW_PCRTC_START_ADDRESS                                 31:2 /* RWI-F */
#define LW_PCRTC_START_ADDRESS_ZERO                      0x00000000 /* RWI-V */
#define LW_PCRTC_CONFIG                                  0x00600804 /* RW-4R */
#define LW_PCRTC_HA_CONFIG                               0x00600804 /* RW-4R */
#define LW_PCRTC_HB_CONFIG                               0x00602804 /* RW-4R */
#define LW_PCRTC_CONFIG_START_ADDRESS                           1:0 /* RWI-F */
#define LW_PCRTC_CONFIG_START_ADDRESS_VGA                0x00000000 /* RWI-V */
#define LW_PCRTC_CONFIG_START_ADDRESS_NON_VGA            0x00000001 /* RW--V */
#define LW_PCRTC_CONFIG_START_ADDRESS_HSYNC              0x00000002 /* RW--V */
#define LW_PCRTC_CONFIG_START_ADDRESS_RESERVED           0x00000003 /* RW--V */
#define LW_PCRTC_CONFIG_PITCH_DOUBLE_BUFFER                     4:4 /* RWI-F */
#define LW_PCRTC_CONFIG_PITCH_DOUBLE_BUFFER_DISABLE      0x00000000 /* RWI-V */
#define LW_PCRTC_CONFIG_PITCH_DOUBLE_BUFFER_ENABLE       0x00000001 /* RW--V */
#define LW_PCRTC_CONFIG_SWAP_SYNC                               8:8 /* RWIVF */
#define LW_PCRTC_CONFIG_SWAP_SYNC_OFF                    0x00000000 /* RWI-V */
#define LW_PCRTC_CONFIG_SWAP_SYNC_ON                     0x00000001 /* RW--V */
#define LW_PCRTC_CONFIG_ENDIAN                                31:31 /* RWI-F */
#define LW_PCRTC_CONFIG_ENDIAN_LITTLE                    0x00000000 /* RWI-V */
#define LW_PCRTC_CONFIG_ENDIAN_BIG                       0x00000001 /* RW--V */
#define LW_PCRTC_RASTER                                  0x00600808 /* R--4R */
#define LW_PCRTC_HA_RASTER                               0x00600808 /* R--4R */
#define LW_PCRTC_HB_RASTER                               0x00602808 /* R--4R */
#define LW_PCRTC_RASTER_POSITION                               11:0 /* R---F */
#define LW_PCRTC_RASTER_SA_LOAD                               13:12 /* R---F */
#define LW_PCRTC_RASTER_SA_LOAD_DISPLAY                  0x00000000 /* R---V */
#define LW_PCRTC_RASTER_SA_LOAD_BEFORE                   0x00000001 /* R---V */
#define LW_PCRTC_RASTER_SA_LOAD_AFTER                    0x00000002 /* R---V */
#define LW_PCRTC_RASTER_VERT_BLANK                            16:16 /* R---F */
#define LW_PCRTC_RASTER_VERT_BLANK_ACTIVE                0x00000001 /* R---V */
#define LW_PCRTC_RASTER_VERT_BLANK_INACTIVE              0x00000000 /* R---V */
#define LW_PCRTC_RASTER_FIELD                                 20:20 /* R---F */
#define LW_PCRTC_RASTER_FIELD_EVEN                       0x00000000 /* R---V */
#define LW_PCRTC_RASTER_FIELD_ODD                        0x00000001 /* R---V */
#define LW_PCRTC_LWRSOR                                  0x0060080c /* RW-4R */
#define LW_PCRTC_HA_LWRSOR                               0x0060080c /* RW-4R */
#define LW_PCRTC_HB_LWRSOR                               0x0060280c /* RW-4R */
#define LW_PCRTC_LWRSOR_ADDRESS                               31:11 /* RWI-F */
#define LW_PCRTC_LWRSOR_ADDRESS_ZERO                     0x00000000 /* RWI-V */
#define LW_PCRTC_LWRSOR_CONFIG                           0x00600810 /* RW-4R */
#define LW_PCRTC_HA_LWRSOR_CONFIG                        0x00600810 /* RW-4R */
#define LW_PCRTC_HB_LWRSOR_CONFIG                        0x00602810 /* RW-4R */
#define LW_PCRTC_LWRSOR_CONFIG_ENABLE                           0:0 /* RWI-F */
#define LW_PCRTC_LWRSOR_CONFIG_ENABLE_ENABLE             0x00000001 /* RW--V */
#define LW_PCRTC_LWRSOR_CONFIG_ENABLE_DISABLE            0x00000000 /* RWI-V */
#define LW_PCRTC_LWRSOR_CONFIG_DB                               1:1 /* RWI-F */
#define LW_PCRTC_LWRSOR_CONFIG_DB_ENABLE                 0x00000001 /* RW--V */
#define LW_PCRTC_LWRSOR_CONFIG_DB_DISABLE                0x00000000 /* RWI-V */
#define LW_PCRTC_LWRSOR_CONFIG_RB                               2:2 /* RWI-F */
#define LW_PCRTC_LWRSOR_CONFIG_RB_ASSY                   0x00000001 /* RW--V */
#define LW_PCRTC_LWRSOR_CONFIG_RB_ACTIVE                 0x00000000 /* RWI-V */
#define LW_PCRTC_LWRSOR_CONFIG_SCAN_DOUBLE                      4:4 /* RWI-F */
#define LW_PCRTC_LWRSOR_CONFIG_SCAN_DOUBLE_ENABLE        0x00000001 /* RW--V */
#define LW_PCRTC_LWRSOR_CONFIG_SCAN_DOUBLE_DISABLE       0x00000000 /* RWI-V */
#define LW_PCRTC_LWRSOR_CONFIG_RESERVED                         8:8 /* R-I-F */
#define LW_PCRTC_LWRSOR_CONFIG_RESERVED_INIT             0x00000000 /* R-I-V */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_BPP                        12:12 /* RWI-F */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_BPP_16                0x00000000 /* RWI-V */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_BPP_32                0x00000001 /* RW--V */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_PIXELS                     16:16 /* RWI-F */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_PIXELS_32             0x00000000 /* RWI-V */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_PIXELS_64             0x00000001 /* RW--V */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_LINES                      27:20 /* RWI-F */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_LINES_32              0x00000020 /* RWI-V */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_LINES_64              0x00000040 /* RW--V */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_BLEND                      28:28 /* RWI-F */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_BLEND_ROP             0x00000000 /* RWI-V */
#define LW_PCRTC_LWRSOR_CONFIG_LWR_BLEND_ALPHA           0x00000001 /* RW--V */
#define LW_PCRTC_VIP_RASTER                              0x00600814 /* R--4R */
#define LW_PCRTC_HA_VIP_RASTER                           0x00600814 /* R--4R */
#define LW_PCRTC_HB_VIP_RASTER                           0x00602814 /* R--4R */
#define LW_PCRTC_VIP_RASTER_POSITION                           12:0 /* R---F */
#define LW_PCRTC_GPIO                                    0x00600818 /* RW-4R */
#define LW_PCRTC_HA_GPIO                                 0x00600818 /* RW-4R */
#define LW_PCRTC_HB_GPIO                                 0x00602818 /* RW-4R */
#define LW_PCRTC_GPIO_1_OUTPUT                                  0:0 /* RWI-F */
#define LW_PCRTC_GPIO_1_OUTPUT_0                         0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_1_ENABLE                                  4:4 /* RWI-F */
#define LW_PCRTC_GPIO_1_ENABLE_DISABLE                   0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_1_ENABLE_ENABLE                    0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_0_INPUT                                   8:8 /* R---F */
#define LW_PCRTC_GPIO_0_OUTPUT                                16:16 /* RWI-F */
#define LW_PCRTC_GPIO_0_OUTPUT_0                         0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_0_ENABLE                                20:20 /* RWI-F */
#define LW_PCRTC_GPIO_0_ENABLE_DISABLE                   0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_0_ENABLE_ENABLE                    0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_1_INPUT                                 24:24 /* R---F */
#define LW_PCRTC_GPIO_EXT                                0x0060081C /* RW-4R */
#define LW_PCRTC_HA_GPIO_EXT                             0x0060081C /* RW-4R */
#define LW_PCRTC_HB_GPIO_EXT                             0x0060281C /* RW-4R */
#define LW_PCRTC_GPIO_EXT_2_OUTPUT                              0:0 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_2_OUTPUT_0                     0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_2_ENABLE                              1:1 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_2_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_2_ENABLE_ENABLE                0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT_2_INPUT                               2:2 /* R---F */
#define LW_PCRTC_GPIO_EXT_3_OUTPUT                              4:4 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_3_OUTPUT_0                     0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_3_ENABLE                              5:5 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_3_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_3_ENABLE_ENABLE                0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT_3_INPUT                               6:6 /* R---F */
#define LW_PCRTC_GPIO_EXT_4_OUTPUT                              8:8 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_4_OUTPUT_0                     0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_4_ENABLE                              9:9 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_4_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_4_ENABLE_ENABLE                0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT_4_INPUT                             10:10 /* R---F */
#define LW_PCRTC_GPIO_EXT_5_OUTPUT                            12:12 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_5_OUTPUT_0                     0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_5_ENABLE                            13:13 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_5_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_5_ENABLE_ENABLE                0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT_5_INPUT                             14:14 /* R---F */
#define LW_PCRTC_GPIO_EXT_6_OUTPUT                            16:16 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_6_OUTPUT_0                     0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_6_ENABLE                            17:17 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_6_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_6_ENABLE_ENABLE                0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT_6_INPUT                             18:18 /* R---F */
#define LW_PCRTC_GPIO_EXT_7_OUTPUT                            20:20 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_7_OUTPUT_0                     0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_7_ENABLE                            21:21 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_7_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_7_ENABLE_ENABLE                0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT_7_INPUT                             22:22 /* R---F */
#define LW_PCRTC_GPIO_EXT_8_OUTPUT                            24:24 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_8_OUTPUT_0                     0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_8_ENABLE                            25:25 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_8_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_8_ENABLE_ENABLE                0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT_8_INPUT                             26:26 /* R---F */
#define LW_PCRTC_GPIO_EXT_9_OUTPUT                            28:28 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_9_OUTPUT_0                     0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_9_ENABLE                            29:29 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_9_ENABLE_DISABLE               0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_9_ENABLE_ENABLE                0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT_9_INPUT                             30:30 /* R---F */
#define LW_PCRTC_GPIO_EXT_6TO9                                31:31 /* RWI-F */
#define LW_PCRTC_GPIO_EXT_6TO9_DISABLE                   0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT_6TO9_ENABLE                    0x00000001 /* RW--V */
#define LW_PCRTC_CRTC_PITCH                              0x00600820 /* RW-4R */
#define LW_PCRTC_HA_CRTC_PITCH                           0x00600820 /* RW-4R */
#define LW_PCRTC_HB_CRTC_PITCH                           0x00602820 /* RW-4R */
#define LW_PCRTC_CRTC_PITCH_VAL                                15:3 /* RWI-F */
#define LW_PCRTC_CRTC_PITCH_VAL_ZERO                     0x00000000 /* RWI-V */
#define LW_PCRTC_SWAP_SAFE_WINDOW_LINES                  0x00600824 /* RW-4R */
#define LW_PCRTC_HA_SWAP_SAFE_WINDOW_LINES               0x00600824 /* RW-4R */
#define LW_PCRTC_HB_SWAP_SAFE_WINDOW_LINES               0x00602824 /* RW-4R */
#define LW_PCRTC_SWAP_SAFE_WINDOW_LINES_START                 12:0  /* RWIVF */
#define LW_PCRTC_SWAP_SAFE_WINDOW_LINES_START_DEFAULT            0  /* RWI-V */
#define LW_PCRTC_SWAP_SAFE_WINDOW_LINES_END                  28:16  /* RWIVF */
#define LW_PCRTC_SWAP_SAFE_WINDOW_LINES_END_DEFAULT              0  /* RWI-V */
#define LW_PCRTC_SWAP_SAFE_WINDOW_PXLS                   0x00600828 /* RW-4R */
#define LW_PCRTC_HA_SWAP_SAFE_WINDOW_PXLS                0x00600828 /* RW-4R */
#define LW_PCRTC_HB_SWAP_SAFE_WINDOW_PXLS                0x00602828 /* RW-4R */
#define LW_PCRTC_SWAP_SAFE_WINDOW_PXLS_START                   9:0  /* RWIVF */
#define LW_PCRTC_SWAP_SAFE_WINDOW_PXLS_START_DEFAULT             0  /* RWI-V */
#define LW_PCRTC_SWAP_SAFE_WINDOW_PXLS_END                   25:16  /* RWIVF */
#define LW_PCRTC_SWAP_SAFE_WINDOW_PXLS_END_DEFAULT               0  /* RWI-V */
#define LW_PCRTC_SWAP_BUFFER                             0x0060082C /* RW-4R */
#define LW_PCRTC_HA_SWAP_BUFFER                          0x0060082C /* RW-4R */
#define LW_PCRTC_HB_SWAP_BUFFER                          0x0060282C /* RW-4R */
#define LW_PCRTC_SWAP_BUFFER_FLIP                              31:0 /* RWIVF */
#define LW_PCRTC_SWAP_BUFFER_FLIP_DEFAULT                0x00000000 /* RWI-V */
#define LW_PCRTC_SWAP_BUFFER_FLIP_READY                  0xFFFFFFFF /* RW--V */
#define LW_PCRTC_SWAP_BUFFER_FLIP_NOT_READY              0x00000000 /* RW--V */
#define LW_PCRTC_RASTER_START                            0x00600830 /* RW-4R */
#define LW_PCRTC_HA_RASTER_START                         0x00600830 /* RW-4R */
#define LW_PCRTC_HB_RASTER_START                         0x00602830 /* RW-4R */
#define LW_PCRTC_RASTER_START_VAL                              15:0 /* RWI-F */
#define LW_PCRTC_RASTER_START_VAL_ZERO                   0x00000000 /* RWI-V */
#define LW_PCRTC_RASTER_START_ISOBLIT_SEL                     30:30 /* RWI-F */
#define LW_PCRTC_RASTER_START_ISOBLIT_SEL_INACTIVE       0x00000000 /* RWI-V */
#define LW_PCRTC_RASTER_START_ISOBLIT_SEL_ACTIVE         0x00000001 /* RW--V */
#define LW_PCRTC_RASTER_START_POL                             31:31 /* RWI-F */
#define LW_PCRTC_RASTER_START_POL_IN_RANGE               0x00000000 /* RWI-V */
#define LW_PCRTC_RASTER_START_POL_OUT_RANGE              0x00000001 /* RW--V */
#define LW_PCRTC_RASTER_POL                                   31:31 /* RWI-F */
#define LW_PCRTC_RASTER_POL_IN_RANGE                     0x00000000 /* RWI-V */
#define LW_PCRTC_RASTER_POL_OUT_RANGE                    0x00000001 /* RW--V */
#define LW_PCRTC_RASTER_STOP                             0x00600834 /* RW-4R */
#define LW_PCRTC_HA_RASTER_STOP                          0x00600834 /* RW-4R */
#define LW_PCRTC_HB_RASTER_STOP                          0x00602834 /* RW-4R */
#define LW_PCRTC_RASTER_STOP_VAL                               15:0 /* RWI-F */
#define LW_PCRTC_RASTER_STOP_VAL_ZERO                     0x0000000 /* RWI-V */
#define LW_PCRTC_FIFO_CNTRL                              0x00600838 /* RW-4R */
#define LW_PCRTC_HA_FIFO_CNTRL                           0x00600838 /* RW-4R */
#define LW_PCRTC_HB_FIFO_CNTRL                           0x00602838 /* RW-4R */
#define LW_PCRTC_FIFO_CNTRL_ADDRESS                             6:0 /* RWI-F */
#define LW_PCRTC_FIFO_CNTRL_ADDRESS_ZERO                 0x00000000 /* RWI-V */
#define LW_PCRTC_FIFO_CNTRL_RAM                               12:12 /* RWI-F */
#define LW_PCRTC_FIFO_CNTRL_RAM_ZERO                     0x00000000 /* RWI-V */
#define LW_PCRTC_FIFO_CNTRL_TESTMODE                          16:16 /* RWI-F */
#define LW_PCRTC_FIFO_CNTRL_TESTMODE_DISABLE             0x00000000 /* RWI-V */
#define LW_PCRTC_FIFO_CNTRL_TESTMODE_ENABLE              0x00000001 /* RW--V */
#define LW_PCRTC_FIFO_DATA_0                             0x00600840 /* RW-4R */
#define LW_PCRTC_HA_FIFO_DATA_0                          0x00600840 /* RW-4R */
#define LW_PCRTC_HB_FIFO_DATA_0                          0x00602840 /* RW-4R */
#define LW_PCRTC_FIFO_DATA_0_VAL                               31:0 /* RW--F */
#define LW_PCRTC_FIFO_DATA_1                             0x00600844 /* RW-4R */
#define LW_PCRTC_HA_FIFO_DATA_1                          0x00600844 /* RW-4R */
#define LW_PCRTC_HB_FIFO_DATA_1                          0x00602844 /* RW-4R */
#define LW_PCRTC_FIFO_DATA_1_VAL                               31:0 /* RW--F */
#define LW_PCRTC_FIFO_DATA_2                             0x00600848 /* RW-4R */
#define LW_PCRTC_HA_FIFO_DATA_2                          0x00600848 /* RW-4R */
#define LW_PCRTC_HB_FIFO_DATA_2                          0x00602848 /* RW-4R */
#define LW_PCRTC_FIFO_DATA_2_VAL                               31:0 /* RW--F */
#define LW_PCRTC_FIFO_DATA_3                             0x0060084c /* RW-4R */
#define LW_PCRTC_HA_FIFO_DATA_3                          0x0060084c /* RW-4R */
#define LW_PCRTC_HB_FIFO_DATA_3                          0x0060284c /* RW-4R */
#define LW_PCRTC_FIFO_DATA_3_VAL                               31:0 /* RW--F */
#define LW_PCRTC_GPIO_EXT2                               0x00600850 /* RW-4R */
#define LW_PCRTC_HA_GPIO_EXT2                            0x00600850 /* RW-4R */
#define LW_PCRTC_HB_GPIO_EXT2                            0x00602850 /* RW-4R */
#define LW_PCRTC_GPIO_EXT2_10_OUTPUT                            0:0 /* RWI-F */
#define LW_PCRTC_GPIO_EXT2_10_OUTPUT_0                   0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT2_10_ENABLE                            1:1 /* RWI-F */
#define LW_PCRTC_GPIO_EXT2_10_ENABLE_DISABLE             0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT2_10_ENABLE_ENABLE              0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT2_10_INPUT                             2:2 /* R---F */
#define LW_PCRTC_GPIO_EXT2_11_OUTPUT                            4:4 /* RWI-F */
#define LW_PCRTC_GPIO_EXT2_11_OUTPUT_0                   0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT2_11_ENABLE                            5:5 /* RWI-F */
#define LW_PCRTC_GPIO_EXT2_11_ENABLE_DISABLE             0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT2_11_ENABLE_ENABLE              0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT2_11_INPUT                             6:6 /* R---F */
#define LW_PCRTC_GPIO_EXT2_12_OUTPUT                            8:8 /* RWI-F */
#define LW_PCRTC_GPIO_EXT2_12_OUTPUT_0                   0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT2_12_ENABLE                            9:9 /* RWI-F */
#define LW_PCRTC_GPIO_EXT2_12_ENABLE_DISABLE             0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT2_12_ENABLE_ENABLE              0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT2_12_INPUT                           10:10 /* R---F */
#define LW_PCRTC_GPIO_EXT2_13_OUTPUT                          12:12 /* RWI-F */
#define LW_PCRTC_GPIO_EXT2_13_OUTPUT_0                   0x00000000 /* RWI-V */
#define LW_PCRTC_GPIO_EXT2_13_ENABLE                          13:13 /* RWI-F */
#define LW_PCRTC_GPIO_EXT2_13_ENABLE_DISABLE             0x00000001 /* RWI-V */
#define LW_PCRTC_GPIO_EXT2_13_ENABLE_ENABLE              0x00000000 /* RW--V */
#define LW_PCRTC_GPIO_EXT2_13_INPUT                           14:14 /* R---F */
#define LW_PCRTC_ENGINE_CTRL                             0x00600860 /* RW-4R */
#define LW_PCRTC_HA_ENGINE_CTRL                          0x00600860 /* RW-4R */
#define LW_PCRTC_HB_ENGINE_CTRL                          0x00602860 /* RW-4R */
#define LW_PCRTC_ENGINE_CTRL_GPIO                               0:0 /* RWI-F */
#define LW_PCRTC_ENGINE_CTRL_GPIO_DEFAULT                0x00000000 /* RWI-V */
#define LW_PCRTC_ENGINE_CTRL_GPIO_ENABLE                 0x00000001 /* RW--V */
#define LW_PCRTC_ENGINE_CTRL_I2C                                4:4 /* RWI-F */
#define LW_PCRTC_ENGINE_CTRL_I2C_DEFAULT                 0x00000000 /* RWI-V */
#define LW_PCRTC_ENGINE_CTRL_I2C_ENABLE                  0x00000001 /* RW--V */
#define LW_PCRTC_ENGINE_CTRL_VS                               12:12 /* RWI-F */
#define LW_PCRTC_ENGINE_CTRL_VS_DEFAULT                  0x00000000 /* RWI-V */
#define LW_PCRTC_ENGINE_CTRL_VS_ENABLE                   0x00000001 /* RW--V */
#define LW_PCRTC_ENGINE_CTRL_FP_DVO_A                         16:16 /* RWI-F */
#define LW_PCRTC_ENGINE_CTRL_FP_DVO_A_DEFAULT            0x00000000 /* RWI-V */
#define LW_PCRTC_ENGINE_CTRL_FP_DVO_A_ENABLE             0x00000001 /* RW--V */
#define LW_PCRTC_ENGINE_CTRL_FP_DVO_B                         17:17 /* RWI-F */
#define LW_PCRTC_ENGINE_CTRL_FP_DVO_B_DEFAULT            0x00000000 /* RWI-V */
#define LW_PCRTC_ENGINE_CTRL_FP_DVO_B_ENABLE             0x00000001 /* RW--V */
#define LW_PCRTC_CTRL                                    0x00600864 /* RW-4R */
#define LW_PCRTC_HA_CTRL                                 0x00600864 /* RW-4R */
#define LW_PCRTC_HB_CTRL                                 0x00602864 /* RW-4R */
#define LW_PCRTC_CTRL_DVO_A                                     0:0 /* RWI-F */
#define LW_PCRTC_CTRL_DVO_A_DEFAULT                      0x00000000 /* RWI-V */
#define LW_PCRTC_CTRL_DVO_A_ENABLE                       0x00000001 /* RW--V */
#define LW_PCRTC_CTRL_DVO_B                                     1:1 /* RWI-F */
#define LW_PCRTC_CTRL_DVO_B_DEFAULT                      0x00000000 /* RWI-V */
#define LW_PCRTC_CTRL_DVO_B_ENABLE                       0x00000001 /* RW--V */
#define LW_PCRTC_CTRL_VSYNC_INTR                                4:4 /* RWI-F */
#define LW_PCRTC_CTRL_VSYNC_INTR_ON_VBLANK               0x00000000 /* RWI-V */
#define LW_PCRTC_CTRL_VSYNC_INTR_ON_VSYNC                0x00000001 /* RW--V */
#define LW_PCRTC_SCANLINE                                0x00600868 /* R--4R */
#define LW_PCRTC_HA_SCANLINE                             0x00600868 /* R--4R */
#define LW_PCRTC_HB_SCANLINE                             0x00602868 /* R--4R */
#define LW_PCRTC_SCANLINE_POSITION                             12:0 /* R---F */
#define LW_PCRTC_SCANLINE_REQUEST_LINE                        30:16 /* R---F */
#define LW_PCRTC_FOS_CTRL                                0x00600900 /* RW-4R */
#define LW_PCRTC_HA_FOS_CTRL                             0x00600900 /* RW-4R */
#define LW_PCRTC_HB_FOS_CTRL                             0x00602900 /* RW-4R */
#define LW_PCRTC_FOS_CTRL_SCANOUT_FILTER_EN                     0:0 /* RWI-F */
#define LW_PCRTC_FOS_CTRL_SCANOUT_FILTER_EN_DISABLE      0x00000000 /* RWI-V */
#define LW_PCRTC_FOS_CTRL_SCANOUT_FILTER_EN_ENABLE       0x00000001 /* RW--V */
#define LW_PCRTC_FOS_CTRL_SCANOUT_FILTER_TAPS                   7:4 /* RWI-F */
#define LW_PCRTC_FOS_CTRL_SCANOUT_FILTER_TAPS_2X         0x00000000 /* RW--V */
#define LW_PCRTC_FOS_CTRL_SCANOUT_FILTER_TAPS_4X         0x00000001 /* RW--V */
#define LW_PCRTC_FOS_CTRL_SCANOUT_FILTER_TAPS_5X         0x00000002 /* RWI-V */
#define LW_PCRTC_FOS_CTRL_DECOMPRESS_EN                       16:16 /* RWI-F */
#define LW_PCRTC_FOS_CTRL_DECOMPRESS_EN_DISABLE          0x00000000 /* RWI-V */
#define LW_PCRTC_FOS_CTRL_DECOMPRESS_EN_ENABLE           0x00000001 /* RW--V */
#define LW_PCRTC_FOS_CTRL_FOS_BYPASS                          20:20 /* RWI-F */
#define LW_PCRTC_FOS_CTRL_FOS_BYPASS_DISABLE             0x00000000 /* RWI-V */
#define LW_PCRTC_FOS_CTRL_FOS_BYPASS_ENABLE              0x00000001 /* RW--V */
#define LW_PCRTC_FOS_STATUS                              0x00600904 /* R--4R */
#define LW_PCRTC_HA_FOS_STATUS                           0x00600904 /* R--4R */
#define LW_PCRTC_HB_FOS_STATUS                           0x00602904 /* R--4R */
#define LW_PCRTC_FOS_STATUS_GNT                                 0:0 /* R---F */
#define LW_PCRTC_FOS_STATUS_GNT_PENDING                  0x00000000 /* R---V */
#define LW_PCRTC_FOS_STATUS_GNT_SERVICED                 0x00000001 /* R---V */
#define LW_PCRTC_CRREG_ACCESS(i)                 (0x00600c00+(i)*4) /* RW-4A */
#define LW_PCRTC_CRREG_ACCESS__SIZE_1                            64 /*       */
#define LW_PCRTC_HA_CRREG_ACCESS(i)              (0x00600c00+(i)*4) /* RW-4A */
#define LW_PCRTC_HA_CRREG_ACCESS__SIZE_1                         64 /*       */
#define LW_PCRTC_HB_CRREG_ACCESS(i)              (0x00602c00+(i)*4) /* RW-4A */
#define LW_PCRTC_HB_CRREG_ACCESS__SIZE_1                         64 /*       */
#define LW_PCRTC_CRREG_ACCESS_DATA_0                            7:0 /* RW--F */
#define LW_PCRTC_CRREG_ACCESS_DATA_1                           15:8 /* RW--F */
#define LW_PCRTC_CRREG_ACCESS_DATA_2                          23:16 /* RW--F */
#define LW_PCRTC_CRREG_ACCESS_DATA_3                          31:24 /* RW--F */
#define LW_PRMVIO_MBEN                                   0x000C0094 /* RW-1R */
#define LW_PRMVIO_HA_MBEN                                0x000C0094 /* RW-1R */
#define LW_PRMVIO_HB_MBEN                                0x000C2094 /* RW-1R */
#define LW_VIO_MBEN                                      0x00000094 /* RW-1R */
#define LW_PRMVIO_VSE1                                   0x000C0102 /* RW-1R */
#define LW_PRMVIO_HA_VSE1                                0x000C0102 /* RW-1R */
#define LW_PRMVIO_HB_VSE1                                0x000C2102 /* RW-1R */
#define LW_VIO_VSE1                                      0x00000102 /* RW-1R */
#define LW_PRMVIO_VSE2                                   0x000C03c3 /* RW-1R */
#define LW_PRMVIO_HA_VSE2                                0x000C03c3 /* RW-1R */
#define LW_PRMVIO_HB_VSE2                                0x000C23c3 /* RW-1R */
#define LW_VIO_VSE2                                      0x000003c3 /* RW-1R */
#define LW_PRMVIO_MISC__READ                             0x000C03cc /* R--1R */
#define LW_PRMVIO_HA_MISC__READ                          0x000C03cc /* R--1R */
#define LW_PRMVIO_HB_MISC__READ                          0x000C23cc /* R--1R */
#define LW_VIO_MISC__READ                                0x000003cc /* R--1R */
#define LW_PRMVIO_MISC__WRITE                            0x000C03c2 /* -W-1R */
#define LW_PRMVIO_HA_MISC__WRITE                         0x000C03c2 /* -W-1R */
#define LW_PRMVIO_HB_MISC__WRITE                         0x000C23c2 /* -W-1R */
#define LW_VIO_MISC__WRITE                               0x000003c2 /* -W-1R */
#define LW_PRMCIO_INP0                                   0x006013c2 /* R--1R */
#define LW_PRMCIO_HA_INP0                                0x006013c2 /* R--1R */
#define LW_PRMCIO_HB_INP0                                0x006033c2 /* R--1R */
#define LW_CIO_INP0                                      0x000003c2 /* R--1R */
#define LW_PRMCIO_INP0__MONO                             0x006013ba /* R--1R */
#define LW_PRMCIO_HA_INP0__MONO                          0x006013ba /* R--1R */
#define LW_PRMCIO_HB_INP0__MONO                          0x006033ba /* R--1R */
#define LW_CIO_INP0__MONO                                0x000003ba /* R--1R */
#define LW_PRMCIO_INP0__COLOR                            0x006013da /* R--1R */
#define LW_PRMCIO_HA_INP0__COLOR                         0x006013da /* R--1R */
#define LW_PRMCIO_HB_INP0__COLOR                         0x006033da /* R--1R */
#define LW_CIO_INP0__COLOR                               0x000003da /* R--1R */
#define LW_PRMCIO_INP0__READ_MONO                        0x006013ca /* R--1R */
#define LW_PRMCIO_HA_INP0__READ_MONO                     0x006013ca /* R--1R */
#define LW_PRMCIO_HB_INP0__READ_MONO                     0x006033ca /* R--1R */
#define LW_CIO_INP0__READ_MONO                           0x000003ca /* R--1R */
#define LW_PRMCIO_INP0__WRITE_MONO                       0x006013ba /* -W-1R */
#define LW_PRMCIO_HA_INP0__WRITE_MONO                    0x006013ba /* -W-1R */
#define LW_PRMCIO_HB_INP0__WRITE_MONO                    0x006033ba /* -W-1R */
#define LW_CIO_INP0__WRITE_MONO                          0x000003ba /* -W-1R */
#define LW_PRMCIO_INP0__WRITE_COLOR                      0x006013da /* -W-1R */
#define LW_PRMCIO_HA_INP0__WRITE_COLOR                   0x006013da /* -W-1R */
#define LW_PRMCIO_HB_INP0__WRITE_COLOR                   0x006033da /* -W-1R */
#define LW_CIO_INP0__WRITE_COLOR                         0x000003da /* -W-1R */
#define LW_PRMVIO_SRX                                    0x000C03c4 /* RW-1R */
#define LW_PRMVIO_HA_SRX                                 0x000C03c4 /* RW-1R */
#define LW_PRMVIO_HB_SRX                                 0x000C23c4 /* RW-1R */
#define LW_VIO_SRX                                       0x000003c4 /* RW-1R */
#define LW_PRMVIO_SR_RESET                               0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HA_RESET                            0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HB_RESET                            0x000C23c5 /* RW-1R */
#define LW_PRMVIO_SR_RESET_INDEX                         0x00000000 /*     V */
#define LW_VIO_SR_RESET                                  0x000003c5 /* RW-1R */
#define LW_VIO_SR_RESET_INDEX                            0x00000000 /*     V */
#define LW_PRMVIO_SR_CLOCK                               0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HA_CLOCK                            0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HB_CLOCK                            0x000C23c5 /* RW-1R */
#define LW_PRMVIO_SR_CLOCK_INDEX                         0x00000001 /*     V */
#define LW_VIO_SR_CLOCK                                  0x000003c5 /* RW-1R */
#define LW_VIO_SR_CLOCK_INDEX                            0x00000001 /*     V */
#define LW_PRMVIO_SR_PLANE_MASK                          0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HA_PLANE_MASK                       0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HB_PLANE_MASK                       0x000C23c5 /* RW-1R */
#define LW_PRMVIO_SR_PLANE_MASK_INDEX                    0x00000002 /*     V */
#define LW_VIO_SR_PLANE_MASK                             0x000003c5 /* RW-1R */
#define LW_VIO_SR_PLANE_MASK_INDEX                       0x00000002 /*     V */
#define LW_PRMVIO_SR_CHAR_MAP                            0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HA_CHAR_MAP                         0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HB_CHAR_MAP                         0x000C23c5 /* RW-1R */
#define LW_PRMVIO_SR_CHAR_MAP_INDEX                      0x00000003 /*       */
#define LW_VIO_SR_CHAR_MAP                               0x000003c5 /* RW-1R */
#define LW_VIO_SR_CHAR_MAP_INDEX                         0x00000003 /*       */
#define LW_PRMVIO_SR_MEM_MODE                            0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HA_MEM_MODE                         0x000C03c5 /* RW-1R */
#define LW_PRMVIO_SR_HB_MEM_MODE                         0x000C23c5 /* RW-1R */
#define LW_PRMVIO_SR_MEM_MODE_INDEX                      0x00000004 /*       */
#define LW_VIO_SR_MEM_MODE                               0x000003c5 /* RW-1R */
#define LW_VIO_SR_MEM_MODE_INDEX                         0x00000004 /*       */
#define LW_PRMVIO_GRX                                    0x000C03ce /* RW-1R */
#define LW_PRMVIO_HA_GRX                                 0x000C03ce /* RW-1R */
#define LW_PRMVIO_HB_GRX                                 0x000C23ce /* RW-1R */
#define LW_VIO_GRX                                       0x000003ce /* RW-1R */
#define LW_PRMVIO_GX_SR                                  0x000C03cf /* RW-1R */
#define LW_PRMVIO_HA_GX_SR                               0x000C03cf /* RW-1R */
#define LW_PRMVIO_HB_GX_SR                               0x000C23cf /* RW-1R */
#define LW_PRMVIO_GX_SR_INDEX                            0x00000000 /*       */
#define LW_VIO_GX_SR                                     0x000003cf /* RW-1R */
#define LW_VIO_GX_SR_INDEX                               0x00000000 /*       */
#define LW_PRMVIO_GX_SREN                                0x000C03cf /* RW-1R */
#define LW_PRMVIO_GX_HA_SREN                             0x000C03cf /* RW-1R */
#define LW_PRMVIO_GX_HB_SREN                             0x000C23cf /* RW-1R */
#define LW_PRMVIO_GX_SREN_INDEX                          0x00000001 /*       */
#define LW_VIO_GX_SREN                                   0x000003cf /* RW-1R */
#define LW_VIO_GX_SREN_INDEX                             0x00000001 /*       */
#define LW_PRMVIO_GX_CCOMP                               0x000C03cf /* RW-1R */
#define LW_PRMVIO_HA_GX_CCOMP                            0x000C03cf /* RW-1R */
#define LW_PRMVIO_HB_GX_CCOMP                            0x000C23cf /* RW-1R */
#define LW_PRMVIO_GX_CCOMP_INDEX                         0x00000002 /*       */
#define LW_VIO_GX_CCOMP                                  0x000003cf /* RW-1R */
#define LW_VIO_GX_CCOMP_INDEX                            0x00000002 /*       */
#define LW_PRMVIO_GX_ROP                                 0x000C03cf /* RW-1R */
#define LW_PRMVIO_HA_GX_ROP                              0x000C03cf /* RW-1R */
#define LW_PRMVIO_HB_GX_ROP                              0x000C23cf /* RW-1R */
#define LW_PRMVIO_GX_ROP_INDEX                           0x00000003 /*       */
#define LW_VIO_GX_ROP                                    0x000003cf /* RW-1R */
#define LW_VIO_GX_ROP_INDEX                              0x00000003 /*       */
#define LW_PRMVIO_GX_READ_MAP                            0x000C03cf /* RW-1R */
#define LW_PRMVIO_HA_GX_READ_MAP                         0x000C03cf /* RW-1R */
#define LW_PRMVIO_HB_GX_READ_MAP                         0x000C23cf /* RW-1R */
#define LW_PRMVIO_GX_READ_MAP_INDEX                      0x00000004 /*       */
#define LW_VIO_GX_READ_MAP                               0x000003cf /* RW-1R */
#define LW_VIO_GX_READ_MAP_INDEX                         0x00000004 /*       */
#define LW_PRMVIO_GX_MODE                                0x000C03cf /* RW-1R */
#define LW_PRMVIO_HA_GX_MODE                             0x000C03cf /* RW-1R */
#define LW_PRMVIO_HB_GX_MODE                             0x000C23cf /* RW-1R */
#define LW_PRMVIO_GX_MODE_INDEX                          0x00000005 /*       */
#define LW_VIO_GX_MODE                                   0x000003cf /* RW-1R */
#define LW_VIO_GX_MODE_INDEX                             0x00000005 /*       */
#define LW_PRMVIO_GX_MISC                                0x000C03cf /* RW-1R */
#define LW_PRMVIO_HA_GX_MISC                             0x000C03cf /* RW-1R */
#define LW_PRMVIO_HB_GX_MISC                             0x000C23cf /* RW-1R */
#define LW_PRMVIO_GX_MISC_INDEX                          0x00000006 /*       */
#define LW_VIO_GX_MISC                                   0x000003cf /* RW-1R */
#define LW_VIO_GX_MISC_INDEX                             0x00000006 /*       */
#define LW_PRMVIO_GX_DONT_CARE                           0x000C03cf /* RW-1R */
#define LW_PRMVIO_GX_HA_DONT_CARE                        0x000C03cf /* RW-1R */
#define LW_PRMVIO_GX_HB_DONT_CARE                        0x000C23cf /* RW-1R */
#define LW_PRMVIO_GX_DONT_CARE_INDEX                     0x00000007 /*       */
#define LW_VIO_GX_DONT_CARE                              0x000003cf /* RW-1R */
#define LW_VIO_GX_DONT_CARE_INDEX                        0x00000007 /*       */
#define LW_PRMVIO_GX_BIT_MASK                            0x000C03cf /* RW-1R */
#define LW_PRMVIO_HA_GX_BIT_MASK                         0x000C03cf /* RW-1R */
#define LW_PRMVIO_HB_GX_BIT_MASK                         0x000C23cf /* RW-1R */
#define LW_PRMVIO_GX_BIT_MASK_INDEX                      0x00000008 /*       */
#define LW_VIO_GX_BIT_MASK                               0x000003cf /* RW-1R */
#define LW_VIO_GX_BIT_MASK_INDEX                         0x00000008 /*       */
#define LW_PRMCIO_ARX                                    0x006013c0 /* RW-1R */
#define LW_PRMCIO_HA_ARX                                 0x006013c0 /* RW-1R */
#define LW_PRMCIO_HB_ARX                                 0x006033c0 /* RW-1R */
#define LW_CIO_ARX                                       0x000003c0 /* RW-1R */
#define LW_PRMCIO_AR_PALETTE__WRITE                      0x006013c0 /* -W-1R */
#define LW_PRMCIO_HA_AR_PALETTE__WRITE                   0x006013c0 /* -W-1R */
#define LW_PRMCIO_HB_AR_PALETTE__WRITE                   0x006033c0 /* -W-1R */
#define LW_CIO_AR_PALETTE__WRITE                         0x000003c0 /* -W-1R */
#define LW_PRMCIO_AR_PALETTE__READ                       0x006013c1 /* R--1R */
#define LW_PRMCIO_HA_AR_PALETTE__READ                    0x006013c1 /* R--1R */
#define LW_PRMCIO_HB_AR_PALETTE__READ                    0x006033c1 /* R--1R */
#define LW_CIO_AR_PALETTE__READ                          0x000003c1 /* R--1R */
#define LW_PRMCIO_AR_MODE__WRITE                         0x006013c0 /* -W-1R */
#define LW_PRMCIO_HA_AR_MODE__WRITE                      0x006013c0 /* -W-1R */
#define LW_PRMCIO_HB_AR_MODE__WRITE                      0x006033c0 /* -W-1R */
#define LW_PRMCIO_AR_MODE__READ                          0x006013c1 /* R--1R */
#define LW_PRMCIO_HA_AR_MODE__READ                       0x006013c1 /* R--1R */
#define LW_PRMCIO_HB_AR_MODE__READ                       0x006033c1 /* R--1R */
#define LW_PRMCIO_AR_MODE_INDEX                          0x00000010 /*       */
#define LW_CIO_AR_MODE__WRITE                            0x000003c0 /* -W-1R */
#define LW_CIO_AR_MODE__READ                             0x000003c1 /* R--1R */
#define LW_CIO_AR_MODE_INDEX                             0x00000010 /*       */
#define LW_PRMCIO_AR_OSCAN__WRITE                        0x006013c0 /* -W-1R */
#define LW_PRMCIO_HA_AR_OSCAN__WRITE                     0x006013c0 /* -W-1R */
#define LW_PRMCIO_HB_AR_OSCAN__WRITE                     0x006033c0 /* -W-1R */
#define LW_PRMCIO_AR_OSCAN__READ                         0x006013c1 /* R--1R */
#define LW_PRMCIO_HA_AR_OSCAN__READ                      0x006013c1 /* R--1R */
#define LW_PRMCIO_HB_AR_OSCAN__READ                      0x006033c1 /* R--1R */
#define LW_PRMCIO_AR_OSCAN_INDEX                         0x00000011 /*       */
#define LW_CIO_AR_OSCAN__WRITE                           0x000003c0 /* -W-1R */
#define LW_CIO_AR_OSCAN__READ                            0x000003c1 /* R--1R */
#define LW_CIO_AR_OSCAN_INDEX                            0x00000011 /*       */
#define LW_PRMCIO_AR_PLANE__WRITE                        0x006013c0 /* -W-1R */
#define LW_PRMCIO_HA_AR_PLANE__WRITE                     0x006013c0 /* -W-1R */
#define LW_PRMCIO_HB_AR_PLANE__WRITE                     0x006033c0 /* -W-1R */
#define LW_PRMCIO_AR_PLANE__READ                         0x006013c1 /* R--1R */
#define LW_PRMCIO_HA_AR_PLANE__READ                      0x006013c1 /* R--1R */
#define LW_PRMCIO_HB_AR_PLANE__READ                      0x006033c1 /* R--1R */
#define LW_PRMCIO_AR_PLANE_INDEX                         0x00000012 /*       */
#define LW_CIO_AR_PLANE__WRITE                           0x000003c0 /* -W-1R */
#define LW_CIO_AR_PLANE__READ                            0x000003c1 /* R--1R */
#define LW_CIO_AR_PLANE_INDEX                            0x00000012 /*       */
#define LW_PRMCIO_AR_HPP__WRITE                          0x006013c0 /* -W-1R */
#define LW_PRMCIO_HA_AR_HPP__WRITE                       0x006013c0 /* -W-1R */
#define LW_PRMCIO_HB_AR_HPP__WRITE                       0x006033c0 /* -W-1R */
#define LW_PRMCIO_AR_HPP__READ                           0x006013c1 /* R--1R */
#define LW_PRMCIO_HA_AR_HPP__READ                        0x006013c1 /* R--1R */
#define LW_PRMCIO_HB_AR_HPP__READ                        0x006033c1 /* R--1R */
#define LW_PRMCIO_AR_HPP_INDEX                           0x00000013 /*       */
#define LW_CIO_AR_HPP__WRITE                             0x000003c0 /* -W-1R */
#define LW_CIO_AR_HPP__READ                              0x000003c1 /* R--1R */
#define LW_CIO_AR_HPP_INDEX                              0x00000013 /*       */
#define LW_PRMCIO_AR_CSEL__WRITE                         0x006013c0 /* -W-1R */
#define LW_PRMCIO_HA_AR_CSEL__WRITE                      0x006013c0 /* -W-1R */
#define LW_PRMCIO_HB_AR_CSEL__WRITE                      0x006033c0 /* -W-1R */
#define LW_PRMCIO_AR_CSEL__READ                          0x006013c1 /* R--1R */
#define LW_PRMCIO_HA_AR_CSEL__READ                       0x006013c1 /* R--1R */
#define LW_PRMCIO_HB_AR_CSEL__READ                       0x006033c1 /* R--1R */
#define LW_PRMCIO_AR_CSEL_INDEX                          0x00000014 /*       */
#define LW_CIO_AR_CSEL__WRITE                            0x000003c0 /* -W-1R */
#define LW_CIO_AR_CSEL__READ                             0x000003c1 /* R--1R */
#define LW_CIO_AR_CSEL_INDEX                             0x00000014 /*       */
#define LW_PRMCIO_CRX__MONO                              0x006013b4 /* RW-1R */
#define LW_PRMCIO_HA_CRX__MONO                           0x006013b4 /* RW-1R */
#define LW_PRMCIO_HB_CRX__MONO                           0x006033b4 /* RW-1R */
#define LW_PRMCIO_CRX__COLOR                             0x006013d4 /* RW-1R */
#define LW_PRMCIO_HA_CRX__COLOR                          0x006013d4 /* RW-1R */
#define LW_PRMCIO_HB_CRX__COLOR                          0x006033d4 /* RW-1R */
#define LW_CIO_CRX__MONO                                 0x000003b4 /* RW-1R */
#define LW_CIO_CRX__COLOR                                0x000003d4 /* RW-1R */
#define LW_PRMCIO_CR__MONO                               0x006013b5 /* RW-1R */
#define LW_PRMCIO_HA_CR__MONO                            0x006013b5 /* RW-1R */
#define LW_PRMCIO_HB_CR__MONO                            0x006033b5 /* RW-1R */
#define LW_PRMCIO_CR__COLOR                              0x006013d5 /* RW-1R */
#define LW_PRMCIO_HA_CR__COLOR                           0x006013d5 /* RW-1R */
#define LW_PRMCIO_HB_CR__COLOR                           0x006033d5 /* RW-1R */
#define LW_CIO_CR__MONO                                  0x000003b5 /* RW-1R */
#define LW_CIO_CR__COLOR                                 0x000003d5 /* RW-1R */
#define LW_CIO_CR_HDT_INDEX                              0x00000000 /* RW-1R */
#define LW_CIO_CR_HDE_INDEX                              0x00000001 /* RW-1R */
#define LW_CIO_CR_HBS_INDEX                              0x00000002 /* RW-1R */
#define LW_CIO_CR_HBE_INDEX                              0x00000003 /* RW-1R */
#define LW_CIO_CR_HBE_4_0                                       4:0 /* RW--F */
#define LW_CIO_CR_HRS_INDEX                              0x00000004 /* RW-1R */
#define LW_CIO_CR_HRE_INDEX                              0x00000005 /* RW-1R */
#define LW_CIO_CR_HRE_HBE_5                                     7:7 /* RW--F */
#define LW_CIO_CR_HRE_4_0                                       4:0 /* RW--F */
#define LW_CIO_CR_VDT_INDEX                              0x00000006 /* RW-1R */
#define LW_CIO_CR_OVL_INDEX                              0x00000007 /* RW-1R */
#define LW_CIO_CR_OVL_VDE_8                                     1:1 /* RW--F */
#define LW_CIO_CR_OVL_VDE_9                                     6:6 /* RW--F */
#define LW_CIO_CR_OVL_VDT_8                                     0:0 /* RW--F */
#define LW_CIO_CR_OVL_VDT_9                                     5:5 /* RW--F */
#define LW_CIO_CR_OVL_VBS_8                                     3:3 /* RW--F */
#define LW_CIO_CR_OVL_VRS_8                                     2:2 /* RW--F */
#define LW_CIO_CR_OVL_VRS_9                                     7:7 /* RW--F */
#define LW_CIO_CR_RSAL_INDEX                             0x00000008 /* RW-1R */
#define LW_CIO_CR_RSAL_PANNING                                  6:5 /* RW--F */
#define LW_CIO_CR_CELL_HT_INDEX                          0x00000009 /* RW-1R */
#define LW_CIO_CR_CELL_HT_SCANDBL                               7:7 /* RW--F */
#define LW_CIO_CR_CELL_HT_VBS_9                                 5:5 /* RW--F */
#define LW_CIO_CR_LWRS_ST_INDEX                          0x0000000A /* RW-1R */
#define LW_CIO_CR_LWRS_END_INDEX                         0x0000000B /* RW-1R */
#define LW_CIO_CR_SA_HI_INDEX                            0x0000000C /* RW-1R */
#define LW_CIO_CR_SA_LO_INDEX                            0x0000000D /* RW-1R */
#define LW_CIO_CR_TCOFF_HI_INDEX                         0x0000000E /* RW-1R */
#define LW_CIO_CR_TCOFF_LO_INDEX                         0x0000000F /* RW-1R */
#define LW_CIO_CR_VRS_INDEX                              0x00000010 /* RW-1R */
#define LW_CIO_CR_VRE_INDEX                              0x00000011 /* RW-1R */
#define LW_CIO_CR_VRE_3_0                                       3:0 /* RW--F */
#define LW_CIO_CR_VDE_INDEX                              0x00000012 /* RW-1R */
#define LW_CIO_CR_OFFSET_INDEX                           0x00000013 /* RW-1R */
#define LW_CIO_CR_ULINE_INDEX                            0x00000014 /* RW-1R */
#define LW_CIO_CR_VBS_INDEX                              0x00000015 /* RW-1R */
#define LW_CIO_CR_VBE_INDEX                              0x00000016 /* RW-1R */
#define LW_CIO_CR_MODE_INDEX                             0x00000017 /* RW-1R */
#define LW_CIO_CR_LCOMP_INDEX                            0x00000018 /* RW-1R */
#define LW_CIO_CR_GDATA_INDEX                            0x00000022 /* RW-1R */
#define LW_CIO_CR_ARFF_INDEX                             0x00000024 /* RW-1R */
#define LW_CIO_CR_ARX_INDEX                              0x00000026 /* RW-1R */
#define LW_PRMCIO_CRE__MONO                              0x006013b5 /* RW-1R */
#define LW_PRMCIO_HA_CRE__MONO                           0x006013b5 /* RW-1R */
#define LW_PRMCIO_HB_CRE__MONO                           0x006033b5 /* RW-1R */
#define LW_PRMCIO_CRE__COLOR                             0x006013d5 /* RW-1R */
#define LW_PRMCIO_HA_CRE__COLOR                          0x006013d5 /* RW-1R */
#define LW_PRMCIO_HB_CRE__COLOR                          0x006033d5 /* RW-1R */
#define LW_CIO_CRE__MONO                                 0x000003b5 /* RW-1R */
#define LW_CIO_CRE__COLOR                                0x000003d5 /* RW-1R */
#define LW_CIO_CRE_RPC0_INDEX                            0x00000019 /* RW-1R */
#define LW_CIO_CRE_RPC0_START                                   4:0 /* RW--F */
#define LW_CIO_CRE_RPC0_OFFSET_10_8                             7:5 /* RW--F */
#define LW_CIO_CRE_RPC1_INDEX                            0x0000001A /* RW-1R */
#define LW_CIO_CRE_RPC1_LARGE                                   2:2 /* RW--F */
#define LW_CIO_CRE_FF_INDEX                              0x0000001B /* RW-1R */
#define LW_CIO_CRE_FF_BURST                                     2:0 /* RW--F */
#define LW_CIO_CRE_FF_BURST_32                           0x00000000 /* RW--V */
#define LW_CIO_CRE_FF_BURST_64                           0x00000001 /* RW--V */
#define LW_CIO_CRE_FF_BURST_128                          0x00000002 /* RW--V */
#define LW_CIO_CRE_FF_BURST_256                          0x00000003 /* RW--V */
#define LW_CIO_CRE_FF_BURST_512                          0x00000004 /* RW--V */
#define LW_CIO_CRE_FF_BURST_1024                         0x00000005 /* RW--V */
#define LW_CIO_CRE_ENH_INDEX                             0x0000001C /* RW-1R */
#define LW_CIO_CRE_PAGE0_INDEX                           0x0000001D /* RW-1R */
#define LW_CIO_CRE_PAGE1_INDEX                           0x0000001E /* RW-1R */
#define LW_CIO_SR_LOCK_INDEX                             0x0000001F /* RW-1R */
#define LW_CIO_SR_UNLOCK_RW_VALUE                        0x00000057 /* -W--V */
#define LW_CIO_SR_UNLOCK_RO_VALUE                        0x00000075 /* -W--V */
#define LW_CIO_SR_LOCK_VALUE                             0x00000099 /* -W--V */
#define LW_CIO_CRE_FFLWM__INDEX                          0x00000020 /* RW-1R */
#define LW_CIO_CRE_FFLWM_LWM                                    7:0 /* RW--F */
#define LW_CIO_CRE_FABID_INDEX                           0x00000023 /* RW-1R */
#define LW_CIO_CRE_LSR_INDEX                             0x00000025 /* RW-1R */
#define LW_CIO_CRE_LSR_SA_27                                    7:7 /* RW--F */
#define LW_CIO_CRE_LSR_SA_26                                    6:6 /* RW--F */
#define LW_CIO_CRE_LSR_VDE_10                                   1:1 /* RW--F */
#define LW_CIO_CRE_LSR_VDT_10                                   0:0 /* RW--F */
#define LW_CIO_CRE_LSR_HBE_6                                    4:4 /* RW--F */
#define LW_CIO_CRE_LSR_VBS_10                                   3:3 /* RW--F */
#define LW_CIO_CRE_LSR_VRS_10                                   2:2 /* RW--F */
#define LW_CIO_CRE_CHIP_ID_INDEX                         0x00000027 /* RW-1R */
#define LW_CIO_CRE_PIXEL_INDEX                           0x00000028 /* RW-1R */
#define LW_CIO_CRE_PIXEL_CR_TIMING                              7:7 /* RWI-F */
#define LW_CIO_CRE_PIXEL_CR_TIMING_MASTER                0x00000000 /* RWI-V */
#define LW_CIO_CRE_PIXEL_CR_TIMING_SLAVE                 0x00000001 /* RW--V */
#define LW_CIO_CRE_PIXEL_BLANK_COLOR                            6:6 /* RWI-F */
#define LW_CIO_CRE_PIXEL_BLANK_COLOR_OVERSCAN            0x00000000 /* RWI-V */
#define LW_CIO_CRE_PIXEL_BLANK_COLOR_BLACK               0x00000001 /* RW--V */
#define LW_CIO_CRE_PIXEL_TV_ADJ                                 5:3 /* RW--F */
#define LW_CIO_CRE_PIXEL_TV_DUP_PIX                             2:2 /* RW--F */
#define LW_CIO_CRE_PIXEL_FORMAT                                 1:0 /* RWI-F */
#define LW_CIO_CRE_PIXEL_FORMAT_VGA                      0x00000000 /* RWI-V */
#define LW_CIO_CRE_PIXEL_FORMAT_8BPP                     0x00000001 /* RW--V */
#define LW_CIO_CRE_PIXEL_FORMAT_16BPP                    0x00000002 /* RW--V */
#define LW_CIO_CRE_PIXEL_FORMAT_32BPP                    0x00000003 /* RW--V */
#define LW_CIO_CRE_PAGE_OVFL__INDEX                      0x00000029 /* RW-1R */
#define LW_CIO_CRE_OSCOL__INDEX                          0x0000002A /* RW-1R */
#define LW_CIO_CRE_SCRATCH0__INDEX                       0x0000002B /* RW-1R */
#define LW_CIO_CRE_SCRATCH1__INDEX                       0x0000002C /* RW-1R */
#define LW_CIO_CRE_HEB__INDEX                            0x0000002D /* RW-1R */
#define LW_CIO_CRE_HEB_SA_25                                    7:7 /* RW--F */
#define LW_CIO_CRE_HEB_SA_24                                    6:6 /* RW--F */
#define LW_CIO_CRE_HEB_SA_23                                    5:5 /* RW--F */
#define LW_CIO_CRE_HEB_ILC_8                                    4:4 /* RW--F */
#define LW_CIO_CRE_HEB_HRS_8                                    3:3 /* RW--F */
#define LW_CIO_CRE_HEB_HBS_8                                    2:2 /* RW--F */
#define LW_CIO_CRE_HEB_HDE_8                                    1:1 /* RW--F */
#define LW_CIO_CRE_HEB_HDT_8                                    0:0 /* RW--F */
#define LW_CIO_CRE_DUMMY_INDEX                           0x0000002E /* RW-1R */
#define LW_CIO_CRE_HLWR_ADDR2_INDEX                      0x0000002f /* RW-1R */
#define LW_CIO_CRE_HLWR_ADDR2_ADR                               7:0 /* RW--F */
#define LW_CIO_CRE_HLWR_ADDR0_INDEX                      0x00000030 /* RW-1R */
#define LW_CIO_CRE_HLWR_ASI                                     7:7 /* RW--F */
#define LW_CIO_CRE_HLWR_ADDR0_ADR                               6:0 /* RW--F */
#define LW_CIO_CRE_HLWR_ADDR1_INDEX                      0x00000031 /* RW-1R */
#define LW_CIO_CRE_HLWR_ADDR1_ADR                               7:2 /* RW--F */
#define LW_CIO_CRE_HLWR_ADDR1_LWR_DBL                           1:1 /* RW--F */
#define LW_CIO_CRE_HLWR_ADDR1_ENABLE                            0:0 /* RW--F */
#define LW_CIO_CRE_VID_END0__INDEX                       0x00000032 /* RW-1R */
#define LW_CIO_CRE_LCD__INDEX                            0x00000033 /* RW-1R */
#define LW_CIO_CRE_LCD_LCD_SELECT                               0:0 /* RW--F */
#define LW_CIO_CRE_LCD_EXT_SELECT                               4:4 /* RW--F */
#define LW_CIO_CRE_LCD_EXT_FP_DVO_B                             5:5 /* RWI-F */
#define LW_CIO_CRE_LCD_EXT_FP_DVO_B_DEFAULT              0x00000000 /* RWI-V */
#define LW_CIO_CRE_LCD_EXT_FP_DVO_B_ENABLE               0x00000001 /* RW--V */
#define LW_CIO_GPIO0__INDEX                              0x00000034 /* RW-1R */
#define LW_CIO_GPIO1__INDEX                              0x00000035 /* RW-1R */
#define LW_CIO_CRE_I2C0_STATUS__INDEX                    0x00000036 /* RW-1R */
#define LW_CIO_CRE_I2C0_WR__INDEX                        0x00000037 /* RW-1R */
#define LW_CIO_CRE_RMA__INDEX                            0x00000038 /* RW-1R */
#define LW_CIO_CRE_ILACE__INDEX                          0x00000039 /* RW-1R */
#define LW_CIO_CRE_SCRATCH2__INDEX                       0x0000003A /* RW-1R */
#define LW_CIO_CRE_SCRATCH3__INDEX                       0x0000003B /* RW-1R */
#define LW_CIO_CRE_SCRATCH4__INDEX                       0x0000003C /* RW-1R */
#define LW_CIO_CRE_TREG__INDEX                           0x0000003D /* RW-1R */
#define LW_CIO_CRE_TREG_HCNT                                    6:6 /* RW--F */
#define LW_CIO_CRE_TREG_VCNT                                    4:4 /* RW--F */
#define LW_CIO_CRE_TREG_SHADOW                                  0:0 /* RW--F */
#define LW_CIO_CRE_TREG_HCNT_INDEX                       0x00000000 /* RW-1R */
#define LW_CIO_CRE_TREG_VCNTA_INDEX                      0x00000006 /* RW-1R */
#define LW_CIO_CRE_TREG_VCNTB_INDEX                      0x00000007 /* RW-1R */
#define LW_CIO_CRE_I2C1_STATUS__INDEX                     0x0000003E /* RW-1R */
#define LW_CIO_CRE_I2C1_WR__INDEX                         0x0000003F /* RW-1R */
#define LW_CIO_CRE_PCI_TO__INDEX                         0x00000040 /* RW-1R */
#define LW_CIO_CRE_PCI_TO_DELAY                                 7:0 /* -W--F */
#define LW_CIO_CRE_EBR_INDEX                             0x00000041 /* RW-1R */
#define LW_CIO_CRE_EBR_VBS_12                                   7:7 /* RW--F */
#define LW_CIO_CRE_EBR_VBS_11                                   6:6 /* RW--F */
#define LW_CIO_CRE_EBR_VRS_12                                   5:5 /* RW--F */
#define LW_CIO_CRE_EBR_VRS_11                                   4:4 /* RW--F */
#define LW_CIO_CRE_EBR_VDE_12                                   3:3 /* RW--F */
#define LW_CIO_CRE_EBR_VDE_11                                   2:2 /* RW--F */
#define LW_CIO_CRE_EBR_VDT_12                                   1:1 /* RW--F */
#define LW_CIO_CRE_EBR_VDT_11                                   0:0 /* RW--F */
#define LW_CIO_CRE_USA_INDEX                             0x00000042 /* RW-1R */
#define LW_CIO_CRE_USA_OFFSET_12_11                             7:6 /* RW--F */
#define LW_CIO_CRE_USA_SA__31                                   3:3 /* RW--F */
#define LW_CIO_CRE_USA_SA__30                                   2:2 /* RW--F */
#define LW_CIO_CRE_USA_SA__29                                   1:1 /* RW--F */
#define LW_CIO_CRE_USA_SA__28                                   0:0 /* RW--F */
#define LW_CIO_CRE_MBI                                   0x00000043 /* RW-1R */
#define LW_CIO_CRE_MBI_EN                                       0:0 /* RW--F */
#define LW_CIO_CRE_MBI_EN_ENABLE                         0x00000001 /* RW--V */
#define LW_CIO_CRE_MBI_EN_DISABLE                        0x00000000 /* RW--V */
#define LW_CIO_CRE_H2OWNS                                0x00000044 /* RW-1R */
#define LW_CIO_CRE_H2OWNS_VGA                                   0:0 /* RWI-F */
#define LW_CIO_CRE_H2OWNS_VGA_DEFAULT                    0x00000000 /* RWI-V */
#define LW_CIO_CRE_H2OWNS_VGA_DISABLE                    0x00000000 /* RW--V */
#define LW_CIO_CRE_H2OWNS_VGA_ENABLE                     0x00000001 /* RW--V */
#define LW_CIO_CRE_H2OWNS_RESERVED                              1:1 /* R-I-F */
#define LW_CIO_CRE_H2OWNS_RESERVED_DEFAULT               0x00000000 /* R-I-V */
#define LW_CIO_CRE_H2OWNS_MIRROR                                2:2 /* RWI-F */
#define LW_CIO_CRE_H2OWNS_MIRROR_DEFAULT                 0x00000000 /* RWI-V */
#define LW_CIO_CRE_H2OWNS_MIRROR_DISABLE                 0x00000000 /* RW--V */
#define LW_CIO_CRE_H2OWNS_MIRROR_ENABLE                  0x00000001 /* RW--V */
#define LW_CIO_CRE_CSB                                   0x00000045 /* RW-1R */
#define LW_CIO_CRE_CSB_DVC2                                     7:7 /* RWI-F */
#define LW_CIO_CRE_CSB_DVC2_DISABLE                      0x00000000 /* RWI-V */
#define LW_CIO_CRE_CSB_DVC2_ENABLE                       0x00000001 /* RW--V */
#define LW_CIO_CRE_CSB_VAL                                      1:0 /* RWI-F */
#define LW_CIO_CRE_CSB_VAL_NONE                          0x00000000 /* RWI-V */
#define LW_CIO_CRE_CSB_VAL_3BY16                         0x00000001 /* RW--V */
#define LW_CIO_CRE_CSB_VAL_3BY08                         0x00000002 /* RW--V */
#define LW_CIO_CRE_CSB_VAL_3BY04                         0x00000003 /* RW--V */
#define LW_CIO_CRE_RCR                                   0x00000046 /* RW-1R */
#define LW_CIO_CRE_RCR_RNDM_REQ                                 1:0 /* RW--F */
#define LW_CIO_CRE_RCR_RNDM_REQ_NONE                     0x00000000 /* RW--V */
#define LW_CIO_CRE_RCR_RNDM_REQ_08                       0x00000001 /* RW--V */
#define LW_CIO_CRE_RCR_RNDM_REQ_16                       0x00000002 /* RW--V */
#define LW_CIO_CRE_RCR_RNDM_REQ_32                       0x00000003 /* RW--V */
#define LW_CIO_CRE_RCR_ENDIAN                                   7:7 /* RW--F */
#define LW_CIO_CRE_RCR_ENDIAN_LITTLE                     0x00000000 /* RW--V */
#define LW_CIO_CRE_RCR_ENDIAN_BIG                        0x00000001 /* RW--V */
#define LW_CIO_CRE_FFLWM_MSB_INDEX                       0x00000047 /* RW-1R */
#define LW_CIO_CRE_FFLWM_MSB_LWM                                0:0 /* RW--F */
#define LW_CIO_CRE_EXT_PIXEL_INDEX                       0x00000048 /* RW-1R */
#define LW_CIO_CRE_EXT_PIXEL_FORMAT                             0:0 /* RWI-F */
#define LW_CIO_CRE_EXT_PIXEL_FORMAT_RGB                  0x00000000 /* RWI-V */
#define LW_CIO_CRE_EXT_PIXEL_FORMAT_YUV                  0x00000001 /* RW--V */
#define LW_CIO_CRE_EXT_PIXEL_YUV_FMT                            1:1 /* RWI-F */
#define LW_CIO_CRE_EXT_PIXEL_YUV_FMT_YVYU                0x00000000 /* RWI-V */
#define LW_CIO_CRE_EXT_PIXEL_YUV_FMT_VYUY                0x00000001 /* RW--V */
#define LW_CIO_CRE_EXT_PIXEL_YUV_FORMAT                         2:2 /* RWI-F */
#define LW_CIO_CRE_EXT_PIXEL_YUV_FORMAT_422              0x00000000 /* RWI-V */
#define LW_CIO_CRE_EXT_PIXEL_YUV_FORMAT_444              0x00000001 /* RW--V */
#define LW_CIO_CRE_ENGINE_CTRL                           0x00000049 /* RW-1R */
#define LW_CIO_CRE_ENGINE_CTRL_GPIO                             0:0 /* RWI-F */
#define LW_CIO_CRE_ENGINE_CTRL_GPIO_DEFAULT              0x00000000 /* RWI-V */
#define LW_CIO_CRE_ENGINE_CTRL_GPIO_ENABLE               0x00000001 /* RW--V */
#define LW_CIO_CRE_ENGINE_CTRL_I2C                              2:2 /* RWI-F */
#define LW_CIO_CRE_ENGINE_CTRL_I2C_DEFAULT               0x00000000 /* RWI-V */
#define LW_CIO_CRE_ENGINE_CTRL_I2C_ENABLE                0x00000001 /* RW--V */
#define LW_CIO_CRE_ENGINE_CTRL_VS                               6:6 /* RWI-F */
#define LW_CIO_CRE_ENGINE_CTRL_VS_DEFAULT                0x00000000 /* RWI-V */
#define LW_CIO_CRE_ENGINE_CTRL_VS_ENABLE                 0x00000001 /* RW--V */
#define LW_CIO_CRE_SCRATCH5__INDEX                       0x0000004A /* RW-1R */
#define LW_CIO_CRE_SCRATCH6__INDEX                       0x0000004B /* RW-1R */
#define LW_CIO_CRE_SCRATCH7__INDEX                       0x0000004C /* RW-1R */
#define LW_CIO_GPIO23_INDEX                              0x0000004D /* RW-1R */
#define LW_CIO_GPIO45_INDEX                              0x0000004E /* RW-1R */
#define LW_CIO_CRE_I2C2_STATUS__INDEX                     0x00000050 /* RW-1R */
#define LW_CIO_CRE_I2C2_WR__INDEX                         0x00000051 /* RW-1R */
#define LW_CIO_CRE_TVOUT_LATENCY                          0x00000052 /* RW-1R */
#define LW_CIO_CRE_TIMING_SEL_HTIM                       0x00000053 /* RW-1R */
#define LW_CIO_CRE_TIMING_SEL_HTIM_HT                           1:0 /* RWI-F */
#define LW_CIO_CRE_TIMING_SEL_HTIM_HT_CRT                0x00000000 /* RWI-V */
#define LW_CIO_CRE_TIMING_SEL_HTIM_HT_TV                 0x00000001 /* RW--V */
#define LW_CIO_CRE_TIMING_SEL_HTIM_HT_FP                 0x00000002 /* RW--V */
#define LW_CIO_CRE_TIMING_SEL_HTIM_HDE                          3:2 /* RWI-F */
#define LW_CIO_CRE_TIMING_SEL_HTIM_HDE_CRT               0x00000000 /* RWI-V */
#define LW_CIO_CRE_TIMING_SEL_HTIM_HDE_TV                0x00000001 /* RW--V */
#define LW_CIO_CRE_TIMING_SEL_HTIM_HDE_FP                0x00000002 /* RW--V */
#define LW_CIO_CRE_TIMING_SEL_HTIM_89                           5:4 /* RWI-F */
#define LW_CIO_CRE_TIMING_SEL_HTIM_89_CRT                0x00000000 /* RWI-V */
#define LW_CIO_CRE_TIMING_SEL_HTIM_89_TV                 0x00000001 /* RW--V */
#define LW_CIO_CRE_TIMING_SEL_HTIM_89_FP                 0x00000002 /* RW--V */
#define LW_CIO_CRE_TIMING_SEL_VTIM                       0x00000054 /* RW-1R */
#define LW_CIO_CRE_TIMING_SEL_VTIM_VT                           1:0 /* RWI-F */
#define LW_CIO_CRE_TIMING_SEL_VTIM_VT_CRT                0x00000000 /* RWI-V */
#define LW_CIO_CRE_TIMING_SEL_VTIM_VT_TV                 0x00000001 /* RW--V */
#define LW_CIO_CRE_TIMING_SEL_VTIM_VT_FP                 0x00000002 /* RW--V */
#define LW_CIO_CRE_TIMING_SEL_VTIM_VDE                          3:2 /* RWI-F */
#define LW_CIO_CRE_TIMING_SEL_VTIM_VDE_CRT               0x00000000 /* RWI-V */
#define LW_CIO_CRE_TIMING_SEL_VTIM_VDE_TV                0x00000001 /* RW--V */
#define LW_CIO_CRE_TIMING_SEL_VTIM_VDE_FP                0x00000002 /* RW--V */
#define LW_CIO_CRE_OFLOW0_4096                           0x00000055 /* RW-1R */
#define LW_CIO_CRE_OFLOW0_4096_HT_9                             0:0 /* RW--F */
#define LW_CIO_CRE_OFLOW0_4096_HDE_9                            2:2 /* RW--F */
#define LW_CIO_CRE_OFLOW0_4096_HBS_9                            4:4 /* RW--F */
#define LW_CIO_CRE_OFLOW0_4096_HBE_7                            6:6 /* RW--F */
#define LW_CIO_CRE_OFLOW1_4096                           0x00000056 /* RW-1R */
#define LW_CIO_CRE_OFLOW1_4096_HRS_9                            0:0 /* RW--F */
#define LW_CIO_CRE_OFLOW1_4096_HRE_5                            2:2 /* RW--F */
#define LW_CIO_CRE_OFLOW1_4096_VBE_7                            4:4 /* RW--F */
#define LW_CIO_CRE_OFLOW1_4096_ENABLE                           7:7 /* RWI-F */
#define LW_CIO_CRE_OFLOW1_4096_ENABLE_DISABLE                     0 /* RWI-V */
#define LW_CIO_CRE_OFLOW1_4096_ENABLE_ENABLE                      1 /* RW--V */
#define LW_CIO_CRE_SCRATCH_INDEX                         0x00000057 /* RW-1R */
#define LW_CIO_CRE_SCRATCH_DATA                          0x00000058 /* RW-1R */
#define LW_CIO_CRE_CTRL                                  0x00000059 /* RW-1R */
#define LW_CIO_CRE_CTRL_DVO                                     0:0 /* RWI-F */
#define LW_CIO_CRE_CTRL_DVO_DEFAULT                      0x00000000 /* RWI-V */
#define LW_CIO_CRE_CTRL_DVO_ENABLE                       0x00000001 /* RW--V */
#define LW_CIO_CRE_CTRL_I2C_INOUT                               1:1 /* RWI-F */
#define LW_CIO_CRE_CTRL_I2C_INOUT_ENABLE                 0x00000000 /* RWI-V */
#define LW_CIO_CRE_CTRL_I2C_INOUT_DISABLE                0x00000001 /* RW--V */
#define LW_CIO_CRE_CTRL_VSYNC_INTR                              2:2 /* RWI-F */
#define LW_CIO_CRE_CTRL_VSYNC_INTR_ON_VBLANK             0x00000000 /* RWI-V */
#define LW_CIO_CRE_CTRL_VSYNC_INTR_ON_VSYNC              0x00000001 /* RW--V */
#define LW_CIO_CRE_CTRL_INTERLACE                               3:3 /* RWI-F */
#define LW_CIO_CRE_CTRL_INTERLACE_VPM                    0x00000000 /* RWI-V */
#define LW_CIO_CRE_CTRL_INTERLACE_FIM                    0x00000001 /* RW--V */
#define LW_CIO_CRE_CTRL_ISOBLIT_SEL                             4:4 /* RWI-F */
#define LW_CIO_CRE_CTRL_ISOBLIT_SEL_INACTIVE             0x00000000 /* RWI-V */
#define LW_CIO_CRE_CTRL_ISOBLIT_SEL_ACTIVE               0x00000001 /* RW--V */
#define LW_CIO_CRE_CTRL_CDOS_HFLIP_STALL                        5:5 /* RWI-F */
#define LW_CIO_CRE_CTRL_CDOS_HFLIP_STALL_DISABLE         0x00000000 /* RWI-V */
#define LW_CIO_CRE_CTRL_CDOS_HFLIP_STALL_ENABLE          0x00000001 /* RW--V */
#define LW_CIO_CRE_SCANOUT_FILTER                        0x0000005A /* RW-1R */
#define LW_CIO_CRE_SCANOUT_FILTER_ENABLE                        0:0 /* RWI-F */
#define LW_CIO_CRE_SCANOUT_FILTER_ENABLE_DISABLE                  0 /* RWI-V */
#define LW_CIO_CRE_SCANOUT_FILTER_ENABLE_ENABLE                   1 /* RW--V */
#define LW_CIO_CRE_SCANOUT_FILTER_TAPS                          7:4 /* RWI-F */
#define LW_CIO_CRE_SCANOUT_FILTER_TAPS_2X                         0 /* RW--V */
#define LW_CIO_CRE_SCANOUT_FILTER_TAPS_4X                         1 /* RW--V */
#define LW_CIO_CRE_SCANOUT_FILTER_TAPS_5X                         2 /* RWI-V */
#define LW_CIO_CRE_SCANOUT_FILTER_TAPS_9X                         3 /* RW--V */
#define LW_CIO_CRE_DVC                                    0x0000005B /* RW-1R */
#define LW_CIO_CRE_DVC_VAL                                       7:2 /* RWI-F */
#define LW_CIO_CRE_DVC_VAL_DEFAULT                                 0 /* RWI-V */
#define LW_CIO_CRE_TIM_CTRL                              0x0000005C /* RW-1R */
#define LW_CIO_CRE_TIM_CTRL_EXT_FRAME_SYNC                      2:2 /* RWI-F */
#define LW_CIO_CRE_TIM_CTRL_EXT_FRAME_SYNC_DISABLE                0 /* RWI-V */
#define LW_CIO_CRE_TIM_CTRL_EXT_FRAME_SYNC_ENABLE                 1 /* RW--V */
#define LW_CIO_CRE_TIM_CTRL_EXT_SYNC_POLARITY                   0:0 /* RWI-F */
#define LW_CIO_CRE_TIM_CTRL_EXT_SYNC_POLARITY_ACTIVE_HIGH         0 /* RWI-V */
#define LW_CIO_CRE_TIM_CTRL_EXT_SYNC_POLARITY_ACTIVE_LOW          1 /* RW--V */
#define LW_CIO_GPIO67_INDEX                              0x0000005D /* RW-1R */
#define LW_CIO_GPIO98_INDEX                              0x0000005E /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_HT                       0x00000060 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_HDE                      0x00000061 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_HBS                      0x00000062 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_HBE                      0x00000063 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_HRS                      0x00000064 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_HRE                      0x00000065 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_OFLO_0                   0x00000066 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_OFLO_0_HT                       1:0 /* RW--F */
#define LW_CIO_CRE_FPOUT_TIMING_OFLO_0_HDE                      3:2 /* RW--F */
#define LW_CIO_CRE_FPOUT_TIMING_OFLO_0_HBS                      5:4 /* RW--F */
#define LW_CIO_CRE_FPOUT_TIMING_OFLO_0_HRS                      7:6 /* RW--F */
#define LW_CIO_CRE_FPOUT_TIMING_OFLO_1                   0x00000067 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_OFLO_1_CHAR                     0:0 /* RW--F */
#define LW_CIO_CRE_FPOUT_TIMING_VT_LO                    0x00000068 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_VT_HI                    0x00000069 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_VDE_LO                   0x0000006a /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_VDE_HI                   0x0000006b /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_VBS_LO                   0x0000006c /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_VBS_HI                   0x0000006d /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_VRS_LO                   0x0000006e /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_VRS_HI                   0x0000006f /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_VBE                      0x00000070 /* RW-1R */
#define LW_CIO_CRE_FPOUT_TIMING_VRE                      0x00000071 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_HT                       0x00000072 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_HDE                      0x00000073 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_HBS                      0x00000074 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_HBE                      0x00000075 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_HRS                      0x00000076 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_HRE                      0x00000077 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_OFLO_0                   0x00000078 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_OFLO_0_HT                       1:0 /* RW--F */
#define LW_CIO_CRE_TVOUT_TIMING_OFLO_0_HDE                      3:2 /* RW--F */
#define LW_CIO_CRE_TVOUT_TIMING_OFLO_0_HBS                      5:4 /* RW--F */
#define LW_CIO_CRE_TVOUT_TIMING_OFLO_0_HRS                      7:6 /* RW--F */
#define LW_CIO_CRE_TVOUT_TIMING_OFLO_1                   0x00000079 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_OFLO_1_CHAR                     0:0 /* RW--F */
#define LW_CIO_CRE_TVOUT_TIMING_VT_LO                    0x0000007a /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_VT_HI                    0x0000007b /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_VDE_LO                   0x0000007c /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_VDE_HI                   0x0000007d /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_VBS_LO                   0x0000007e /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_VBS_HI                   0x0000007f /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_VRS_LO                   0x00000080 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_VRS_HI                   0x00000081 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_VBE                      0x00000082 /* RW-1R */
#define LW_CIO_CRE_TVOUT_TIMING_VRE                      0x00000083 /* RW-1R */
#define LW_CIO_CRE_CRIT_WATER_MARK_LO                    0x00000085 /* RW-1R */
#define LW_CIO_CRE_CRIT_WATER_MARK_LO_VAL                       7:0 /* RW--F */
#define LW_CIO_CRE_CRIT_WATER_MARK_HI                    0x00000086 /* RW-1R */
#define LW_CIO_CRE_CRIT_WATER_MARK_HO_VAL                       0:0 /* RW--F */
#define LW_CIO_GPIO10_11_INDEX                              0x0000008D /* RW-1R */
#define LW_CIO_GPIO12_13_INDEX                           0x0000008E /* RW-1R */
#define LW_CIO_CRE_HOST_SEQ_MASTER                       0x0000009e /* RW-1R */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_START                   0:0 /* -W-VF */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_START_HALT       0x00000000 /* -W--V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_START_START      0x00000001 /* -W--V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_STARTSEQ                1:1 /* -W-VF */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_STARTSEQ_1       0x00000001 /* -W--V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_STARTSEQ_2       0x00000000 /* -W--V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_RUNPTR                  3:2 /* -W-VF */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_RUNPTR_A_FPON    0x00000000 /* -W--V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_RUNPTR_B_FPOFF   0x00000001 /* -W--V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_RUNPTR_C_SUS     0x00000002 /* -W--V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_CTRL_RUNPTR_D_RES     0x00000003 /* -W--V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_SEQ1_STATUS                  5:4 /* R--VF */
#define LW_CIO_CRE_HOST_SEQ_MASTER_SEQ1_STATUS_IDLE      0x00000000 /* R-I-V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_SEQ1_STATUS_RUNNING   0x00000001 /* R---V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_SEQ1_STATUS_ERROR     0x00000003 /* R---V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_SEQ2_STATUS                  7:6 /* R--VF */
#define LW_CIO_CRE_HOST_SEQ_MASTER_SEQ2_STATUS_IDLE      0x00000000 /* R-I-V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_SEQ2_STATUS_RUNNING   0x00000001 /* R---V */
#define LW_CIO_CRE_HOST_SEQ_MASTER_SEQ2_STATUS_ERROR     0x00000003 /* R---V */
#define LW_CIO_CRE_DVOB                                  0x0000009f /* RW-1R */
#define LW_CIO_CRE_DVOB_SELECT                                  0:0 /* RWIVF */
#define LW_CIO_CRE_DVOB_SELECT_NOT_DVO                   0x00000000 /* RWI-V */
#define LW_CIO_CRE_DVOB_SELECT_DVO                       0x00000001 /* RW--V */
#define LW_CIO_CRE_DVOB_ENABLE                                  4:4 /* RWIVF */
#define LW_CIO_CRE_DVOB_ENABLE_HIZ                       0x00000000 /* RWI-V */
#define LW_CIO_CRE_DVOB_ENABLE_OUT                       0x00000001 /* RW--V */


#endif
