INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/logic_dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_dff_block
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/the_filter_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/AddBB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddBB
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd" into library proc_sys_reset_v5_0
INFO: [VRFC 10-307] analyzing entity sequence
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/sim/template_design_rst_processing_system7_0_102M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity template_design_rst_processing_system7_0_102M_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/bit_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bit_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MINIMAL_DMA_v1_0_M_AXI
WARNING: [VRFC 10-280] actual for formal port rst is neither a static name nor a globally static expression [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:387]
WARNING: [VRFC 10-280] actual for formal port in_valid is neither a static name nor a globally static expression [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:388]
WARNING: [VRFC 10-280] actual for formal port out_ready is neither a static name nor a globally static expression [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:391]
WARNING: [VRFC 10-280] actual for formal port rst is neither a static name nor a globally static expression [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:568]
WARNING: [VRFC 10-280] actual for formal port in_data is neither a static name nor a globally static expression [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:570]
WARNING: [VRFC 10-280] actual for formal port out_ready is neither a static name nor a globally static expression [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:572]
WARNING: [VRFC 10-280] actual for formal port rst is neither a static name nor a globally static expression [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:618]
WARNING: [VRFC 10-280] actual for formal port in_data is neither a static name nor a globally static expression [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:620]
WARNING: [VRFC 10-280] actual for formal port out_ready is neither a static name nor a globally static expression [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:622]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MINIMAL_DMA_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/sim/template_design_MINIMAL_DMA_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity template_design_MINIMAL_DMA_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0_S_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MINIMAL_DMA_CONTROL_v1_0_S_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MINIMAL_DMA_CONTROL_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/sim/template_design_MINIMAL_DMA_CONTROL_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity template_design_MINIMAL_DMA_CONTROL_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vh_rfs.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd" into library util_vector_logic_v2_0
INFO: [VRFC 10-307] analyzing entity util_vector_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_0_0/sim/template_design_util_vector_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity template_design_util_vector_logic_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_dsp48_wrapper_v3_0/7d83764b/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_dsp48_addsub_v3_0/dcc1fbbe/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_dsp48_addsub_v3_0/dcc1fbbe/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_addsub_v3_0/c82b30bc/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_addsub_v3_0/c82b30bc/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_c_addsub_0_0/sim/template_design_c_addsub_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity template_design_c_addsub_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_1_0/sim/template_design_util_vector_logic_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity template_design_util_vector_logic_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_1IPF8N9
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_1XGFUP7
INFO: [VRFC 10-307] analyzing entity template_design_axi_mem_intercon_0
INFO: [VRFC 10-307] analyzing entity template_design_processing_system7_0_axi_periph_0
INFO: [VRFC 10-307] analyzing entity template_design
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/generated.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apply
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity template_design_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/accel_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accel_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
