sim_elapsed_time                  3 # total simulation time in seconds
sim_inst_rate          2923007.3333 # simulation speed (in insts/sec)
sim_total_insn              8776250 # total number of instructions executed
sim_total_refs              3005903 # total number of loads and stores executed
sim_cycle                   5401841 # total simulation time in cycles
sim_IPC                      1.6233 # instructions per cycle
sim_CPI                      0.6160 # cycles per instruction
il1.accesses                8780680 # total number of accesses
il1.hits                    8780061 # total number of hits
il1.misses                      619 # total number of misses
il1.replacements                248 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0001 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                3004681 # total number of accesses
dl1.hits                    2629225 # total number of hits
dl1.misses                   375456 # total number of misses
dl1.replacements             374944 # total number of replacements
dl1.writebacks               249931 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.1250 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.1248 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0832 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                 626006 # total number of accesses
ul2.hits                     437926 # total number of hits
ul2.misses                   188080 # total number of misses
ul2.replacements             183984 # total number of replacements
ul2.writebacks               121218 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.3004 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.2939 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.1936 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses               8780680 # total number of accesses
itlb.hits                   8780668 # total number of hits
itlb.misses                      12 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               3004687 # total number of accesses
dtlb.hits                   3001741 # total number of hits
dtlb.misses                    2946 # total number of misses
dtlb.replacements              2818 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0010 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0009 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
