###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-20.ucsd.edu)
#  Generated on:      Mon Mar 14 17:44:58 2022
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[22]                                 (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_49_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.526
= Slack Time                   -2.726
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.870
     = Beginpoint Arrival Time       0.870
     +---------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |               |          |       |  Time   |   Time   | 
     |-------------------------------------------+---------------+----------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^          |          |       |   0.870 |   -1.856 | 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^ -> Q ^   | EDFQD1   | 0.190 |   1.060 |   -1.666 | 
     | core_instance/FE_RC_17278_0               | I ^ -> ZN v   | INVD2    | 0.033 |   1.093 |   -1.633 | 
     | core_instance/FE_RC_17277_0_dup           | I0 v -> ZN ^  | MUX2ND0  | 0.071 |   1.164 |   -1.562 | 
     | core_instance/FE_RC_17281_0               | I ^ -> ZN v   | INVD1    | 0.036 |   1.201 |   -1.525 | 
     | core_instance/FE_RC_17458_0               | A1 v -> ZN ^  | OAI21D2  | 0.061 |   1.262 |   -1.464 | 
     | core_instance/FE_RC_17285_0               | A1 ^ -> ZN v  | ND2D1    | 0.039 |   1.301 |   -1.425 | 
     | core_instance/FE_RC_17284_0               | A1 v -> ZN ^  | ND2D1    | 0.029 |   1.330 |   -1.396 | 
     | core_instance/FE_RC_17283_0               | A1 ^ -> ZN v  | CKND2D2  | 0.026 |   1.356 |   -1.370 | 
     | core_instance/FE_RC_17270_0               | A2 v -> ZN ^  | ND2D2    | 0.026 |   1.382 |   -1.344 | 
     | core_instance/DP_OP_23J5_122_3242_U241    | B ^ -> CO v   | CMPE42D2 | 0.331 |   1.713 |   -1.013 | 
     | core_instance/U67                         | A1 v -> ZN ^  | ND2D2    | 0.036 |   1.749 |   -0.977 | 
     | core_instance/FE_RC_8828_0                | B ^ -> ZN v   | OAI21D4  | 0.038 |   1.787 |   -0.939 | 
     | core_instance/FE_RC_8827_0                | B v -> ZN ^   | AOI21D4  | 0.052 |   1.839 |   -0.887 | 
     | core_instance/FE_RC_8825_0                | B ^ -> ZN v   | OAI21D4  | 0.055 |   1.894 |   -0.832 | 
     | core_instance/U24                         | A1 v -> ZN ^  | AOI21D4  | 0.067 |   1.961 |   -0.764 | 
     | core_instance/FE_RC_4336_0                | A2 ^ -> ZN v  | OAI21D4  | 0.052 |   2.013 |   -0.712 | 
     | core_instance/FE_RC_4263_0                | A1 v -> ZN ^  | OAI21D1  | 1.344 |   3.357 |    0.632 | 
     |                                           | sum_out[22] ^ |          | 0.168 |   3.526 |    0.800 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[20]                                 (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_49_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.471
= Slack Time                   -2.671
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.870
     = Beginpoint Arrival Time       0.870
     +---------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |               |          |       |  Time   |   Time   | 
     |-------------------------------------------+---------------+----------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^          |          |       |   0.870 |   -1.800 | 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^ -> Q ^   | EDFQD1   | 0.190 |   1.060 |   -1.611 | 
     | core_instance/FE_RC_17278_0               | I ^ -> ZN v   | INVD2    | 0.033 |   1.093 |   -1.578 | 
     | core_instance/FE_RC_17277_0_dup           | I0 v -> ZN ^  | MUX2ND0  | 0.071 |   1.164 |   -1.506 | 
     | core_instance/FE_RC_17281_0               | I ^ -> ZN v   | INVD1    | 0.036 |   1.201 |   -1.470 | 
     | core_instance/FE_RC_17458_0               | A1 v -> ZN ^  | OAI21D2  | 0.061 |   1.262 |   -1.409 | 
     | core_instance/FE_RC_17285_0               | A1 ^ -> ZN v  | ND2D1    | 0.039 |   1.301 |   -1.370 | 
     | core_instance/FE_RC_17284_0               | A1 v -> ZN ^  | ND2D1    | 0.029 |   1.330 |   -1.341 | 
     | core_instance/FE_RC_17283_0               | A1 ^ -> ZN v  | CKND2D2  | 0.026 |   1.356 |   -1.315 | 
     | core_instance/FE_RC_17270_0               | A2 v -> ZN ^  | ND2D2    | 0.026 |   1.382 |   -1.289 | 
     | core_instance/DP_OP_23J5_122_3242_U241    | B ^ -> S ^    | CMPE42D2 | 0.314 |   1.696 |   -0.974 | 
     | core_instance/U66                         | A2 ^ -> ZN v  | NR2XD2   | 0.037 |   1.733 |   -0.938 | 
     | core_instance/U86                         | A1 v -> ZN ^  | NR2D3    | 0.047 |   1.780 |   -0.891 | 
     | core_instance/FE_RC_8826_0                | A1 ^ -> ZN v  | CKND2D2  | 0.038 |   1.818 |   -0.853 | 
     | core_instance/FE_RC_8825_0                | A2 v -> ZN ^  | OAI21D4  | 0.064 |   1.882 |   -0.789 | 
     | core_instance/U24                         | A1 ^ -> ZN v  | AOI21D4  | 0.056 |   1.938 |   -0.733 | 
     | core_instance/FE_OFC1892_n48              | I v -> ZN ^   | INVD2    | 0.043 |   1.981 |   -0.690 | 
     | core_instance/FE_RC_7258_0                | A1 ^ -> ZN v  | OAI21D1  | 0.033 |   2.013 |   -0.657 | 
     | core_instance/FE_RC_18614_0               | A1 v -> ZN ^  | OAI21D1  | 1.300 |   3.313 |    0.643 | 
     |                                           | sum_out[20] ^ |          | 0.157 |   3.471 |    0.800 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[18]                                 (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_49_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.442
= Slack Time                   -2.642
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.870
     = Beginpoint Arrival Time       0.870
     +---------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |               |          |       |  Time   |   Time   | 
     |-------------------------------------------+---------------+----------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^          |          |       |   0.870 |   -1.772 | 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^ -> Q ^   | EDFQD1   | 0.190 |   1.060 |   -1.583 | 
     | core_instance/FE_RC_17278_0               | I ^ -> ZN v   | INVD2    | 0.033 |   1.093 |   -1.550 | 
     | core_instance/FE_RC_17277_0_dup           | I0 v -> ZN ^  | MUX2ND0  | 0.071 |   1.164 |   -1.478 | 
     | core_instance/FE_RC_17281_0               | I ^ -> ZN v   | INVD1    | 0.036 |   1.201 |   -1.442 | 
     | core_instance/FE_RC_17458_0               | A1 v -> ZN ^  | OAI21D2  | 0.061 |   1.262 |   -1.381 | 
     | core_instance/FE_RC_17285_0               | A1 ^ -> ZN v  | ND2D1    | 0.039 |   1.301 |   -1.342 | 
     | core_instance/FE_RC_17284_0               | A1 v -> ZN ^  | ND2D1    | 0.029 |   1.330 |   -1.313 | 
     | core_instance/FE_RC_17283_0               | A1 ^ -> ZN v  | CKND2D2  | 0.026 |   1.356 |   -1.287 | 
     | core_instance/FE_RC_17270_0               | A2 v -> ZN ^  | ND2D2    | 0.026 |   1.382 |   -1.260 | 
     | core_instance/DP_OP_23J5_122_3242_U241    | B ^ -> CO v   | CMPE42D2 | 0.331 |   1.713 |   -0.930 | 
     | core_instance/U67                         | A1 v -> ZN ^  | ND2D2    | 0.036 |   1.749 |   -0.894 | 
     | core_instance/FE_RC_8828_0                | B ^ -> ZN v   | OAI21D4  | 0.038 |   1.787 |   -0.855 | 
     | core_instance/FE_RC_8827_0                | B v -> ZN ^   | AOI21D4  | 0.052 |   1.839 |   -0.803 | 
     | core_instance/FE_RC_8825_0                | B ^ -> ZN v   | OAI21D4  | 0.055 |   1.894 |   -0.748 | 
     | core_instance/U262                        | A1 v -> ZN ^  | AOI21D2  | 0.067 |   1.961 |   -0.681 | 
     | core_instance/U101                        | A1 ^ -> ZN v  | OAI21D2  | 0.056 |   2.017 |   -0.626 | 
     | core_instance/FE_RC_18605_0               | B2 v -> ZN ^  | OAI221D1 | 1.287 |   3.304 |    0.661 | 
     |                                           | sum_out[18] ^ |          | 0.138 |   3.442 |    0.800 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[17]                                 (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_49_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.396
= Slack Time                   -2.596
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.870
     = Beginpoint Arrival Time       0.870
     +---------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |               |          |       |  Time   |   Time   | 
     |-------------------------------------------+---------------+----------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^          |          |       |   0.870 |   -1.726 | 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^ -> Q ^   | EDFQD1   | 0.190 |   1.060 |   -1.536 | 
     | core_instance/FE_RC_17278_0               | I ^ -> ZN v   | INVD2    | 0.033 |   1.093 |   -1.503 | 
     | core_instance/FE_RC_17277_0_dup           | I0 v -> ZN ^  | MUX2ND0  | 0.071 |   1.164 |   -1.432 | 
     | core_instance/FE_RC_17281_0               | I ^ -> ZN v   | INVD1    | 0.036 |   1.201 |   -1.395 | 
     | core_instance/FE_RC_17458_0               | A1 v -> ZN ^  | OAI21D2  | 0.061 |   1.262 |   -1.334 | 
     | core_instance/FE_RC_17285_0               | A1 ^ -> ZN v  | ND2D1    | 0.039 |   1.301 |   -1.295 | 
     | core_instance/FE_RC_17284_0               | A1 v -> ZN ^  | ND2D1    | 0.029 |   1.330 |   -1.266 | 
     | core_instance/FE_RC_17283_0               | A1 ^ -> ZN v  | CKND2D2  | 0.026 |   1.356 |   -1.240 | 
     | core_instance/FE_RC_17270_0               | A2 v -> ZN ^  | ND2D2    | 0.026 |   1.382 |   -1.214 | 
     | core_instance/DP_OP_23J5_122_3242_U241    | B ^ -> CO v   | CMPE42D2 | 0.331 |   1.713 |   -0.883 | 
     | core_instance/U67                         | A1 v -> ZN ^  | ND2D2    | 0.036 |   1.749 |   -0.847 | 
     | core_instance/FE_RC_8828_0                | B ^ -> ZN v   | OAI21D4  | 0.038 |   1.787 |   -0.809 | 
     | core_instance/FE_RC_8827_0                | B v -> ZN ^   | AOI21D4  | 0.052 |   1.839 |   -0.757 | 
     | core_instance/FE_RC_8825_0                | B ^ -> ZN v   | OAI21D4  | 0.055 |   1.894 |   -0.702 | 
     | core_instance/U262                        | A1 v -> ZN ^  | AOI21D2  | 0.067 |   1.961 |   -0.635 | 
     | core_instance/U101                        | A1 ^ -> ZN v  | OAI21D2  | 0.056 |   2.017 |   -0.579 | 
     | core_instance/FE_RC_19976_0               | A1 v -> ZN ^  | OAI21D1  | 1.239 |   3.256 |    0.660 | 
     |                                           | sum_out[17] ^ |          | 0.140 |   3.396 |    0.800 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   sum_out[10]                                 (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_21_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  3.393
= Slack Time                   -2.593
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.868
     = Beginpoint Arrival Time       0.868
     +---------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                           |               |          |       |  Time   |   Time   | 
     |-------------------------------------------+---------------+----------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_21_ | CP ^          |          |       |   0.868 |   -1.725 | 
     | core_instance/psum_mem_instance/Q_reg_21_ | CP ^ -> Q v   | EDFQD1   | 0.195 |   1.062 |   -1.530 | 
     | core_instance/DP_OP_23J5_122_3242_U267    | B v -> COX v  | CMPE42D1 | 0.213 |   1.276 |   -1.317 | 
     | core_instance/FE_RC_17230_0               | I v -> ZN ^   | INVD1    | 0.056 |   1.332 |   -1.261 | 
     | core_instance/FE_RC_17233_0               | A2 ^ -> ZN v  | OAI21D1  | 0.050 |   1.382 |   -1.211 | 
     | core_instance/FE_RC_17232_0               | A1 v -> ZN ^  | ND2D1    | 0.037 |   1.419 |   -1.174 | 
     | core_instance/FE_RC_17226_0               | B2 ^ -> ZN v  | IND3D2   | 0.058 |   1.477 |   -1.116 | 
     | core_instance/FE_RC_17250_0               | B1 v -> ZN ^  | IND2D1   | 0.040 |   1.517 |   -1.076 | 
     | core_instance/FE_RC_17249_0               | A1 ^ -> ZN v  | ND2D2    | 0.026 |   1.543 |   -1.050 | 
     | core_instance/FE_RC_17248_0               | A1 v -> ZN ^  | ND2D2    | 0.024 |   1.567 |   -1.026 | 
     | core_instance/FE_RC_17222_0               | A2 ^ -> ZN v  | ND2D3    | 0.032 |   1.599 |   -0.994 | 
     | core_instance/U51                         | A1 v -> ZN ^  | ND2D2    | 0.031 |   1.630 |   -0.963 | 
     | core_instance/FE_RC_7266_0                | B ^ -> ZN v   | OAI21D4  | 0.043 |   1.673 |   -0.920 | 
     | core_instance/FE_RC_17347_0               | A2 v -> ZN ^  | AOI21D4  | 0.050 |   1.722 |   -0.871 | 
     | core_instance/U10                         | A1 ^ -> ZN v  | OAI21D4  | 0.042 |   1.764 |   -0.829 | 
     | core_instance/U30                         | A1 v -> ZN ^  | AOI21D4  | 0.062 |   1.827 |   -0.766 | 
     | core_instance/FE_OFC1620_n123             | I ^ -> ZN v   | INVD1    | 0.044 |   1.871 |   -0.722 | 
     | core_instance/U300                        | A1 v -> ZN ^  | AOI21D1  | 0.060 |   1.931 |   -0.662 | 
     | core_instance/U301                        | A1 ^ -> ZN v  | OAI21D1  | 0.049 |   1.980 |   -0.613 | 
     | core_instance/FE_RC_17117_0               | A2 v -> ZN ^  | OAI21D1  | 1.266 |   3.246 |    0.653 | 
     |                                           | sum_out[10] ^ |          | 0.147 |   3.393 |    0.800 | 
     +---------------------------------------------------------------------------------------------------+ 

