Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"C:\Documents and Settings\student\Desktop\final\ipcore_dir\clock_generator.v\" into library work
Parsing module <clock_generator>.
Analyzing Verilog file \"C:\Documents and Settings\student\Desktop\final\ipcore_dir\clock_generator\example_design\clock_generator_exdes.v\" into library work
Parsing module <clock_generator_exdes>.
Analyzing Verilog file \"C:\Documents and Settings\student\Desktop\final\pwm.v\" into library work
Parsing module <pwm_module>.
Analyzing Verilog file \"C:\Documents and Settings\student\Desktop\final\averager.v\" into library work
Parsing module <averager>.
Analyzing Verilog file \"C:\Documents and Settings\student\Desktop\final\touchpad_controller.v\" into library work
Parsing module <touchpad_controller>.
Analyzing Verilog file \"C:\Documents and Settings\student\Desktop\final\Touch.v\" into library work
Parsing module <Touch>.
Analyzing Verilog file \"C:\Documents and Settings\student\Desktop\final\tft_driver.v\" into library work
Parsing module <tft_driver>.
Analyzing Verilog file \"C:\Documents and Settings\student\Desktop\final\morse_decoder.v\" into library work
Parsing module <morse_decoder>.
Analyzing Verilog file \"C:\Documents and Settings\student\Desktop\final\main.v\" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 42: Port R is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 50: Port wr_data is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 87: Port done_reading is not connected to this instance

Elaborating module <main>.

Elaborating module <clock_generator>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=9,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=9,CLKOUT1_PHASE=180.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=100,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=180.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\student\Desktop\final\ipcore_dir\clock_generator.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\student\Desktop\final\ipcore_dir\clock_generator.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 40: Assignment to cclk_n ignored, since the identifier is never used

Elaborating module <ODDR2>.

Elaborating module <tft_driver>.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\tft_driver.v" Line 35: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\student\Desktop\final\tft_driver.v" Line 35: Assignment to lower_x ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\tft_driver.v" Line 36: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\student\Desktop\final\tft_driver.v" Line 36: Assignment to lower_y ignored, since the identifier is never used

Elaborating module <pwm_module>.
WARNING:HDLCompiler:189 - "C:\Documents and Settings\student\Desktop\final\tft_driver.v" Line 57: Size mismatch in connection of port <base_frequency>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\tft_driver.v" Line 67: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\tft_driver.v" Line 69: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\tft_driver.v" Line 87: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\tft_driver.v" Line 91: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 62: Assignment to tft_x ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 63: Size mismatch in connection of port <touch_x>. Formal port size is 12-bit while actual signal size is 9-bit.
WARNING:HDLCompiler:1127 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 64: Assignment to tft_new_frame ignored, since the identifier is never used

Elaborating module <touchpad_controller>.

Elaborating module <averager>.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\averager.v" Line 26: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\averager.v" Line 28: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\averager.v" Line 32: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:189 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 44: Size mismatch in connection of port <raw>. Formal port size is 12-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 45: Size mismatch in connection of port <raw>. Formal port size is 12-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 46: Size mismatch in connection of port <raw>. Formal port size is 12-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 71: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 86: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 116: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 126: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 138: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 168: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 176: Result of 31-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 182: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 194: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 224: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Documents and Settings\student\Desktop\final\touchpad_controller.v" Line 230: Result of 30-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:189 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 75: Size mismatch in connection of port <x>. Formal port size is 12-bit while actual signal size is 9-bit.
WARNING:HDLCompiler:189 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 76: Size mismatch in connection of port <y>. Formal port size is 12-bit while actual signal size is 9-bit.

Elaborating module <Touch>.
WARNING:HDLCompiler:189 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 83: Size mismatch in connection of port <x>. Formal port size is 12-bit while actual signal size is 9-bit.

Elaborating module <morse_decoder>.
WARNING:HDLCompiler:552 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 50: Input port wr_data[8] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Documents and Settings\student\Desktop\final\main.v" Line 87: Input port done_reading is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "c:/documents and settings/student/desktop/final/main.v".
WARNING:Xst:2898 - Port 'wr_data', unconnected in block instance 'TFT', is tied to GND.
WARNING:Xst:2898 - Port 'done_reading', unconnected in block instance 'DECODER', is tied to GND.
WARNING:Xst:647 - Input <locked_touch_x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <locked_touch_y<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_center> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 40: Output port <CLK_100M_n> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 40: Output port <LOCKED> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 50: Output port <x> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 50: Output port <y> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 50: Output port <z> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 50: Output port <new_frame> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 87: Output port <state> of the instance <DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 87: Output port <touch_cycles> of the instance <DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 87: Output port <send_byte> of the instance <DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 87: Output port <dot> of the instance <DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 87: Output port <dash> of the instance <DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/documents and settings/student/desktop/final/main.v" line 87: Output port <send_ena> of the instance <DECODER> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "c:/documents and settings/student/desktop/final/ipcore_dir/clock_generator.v".
    Summary:
	no macro.
Unit <clock_generator> synthesized.

Synthesizing Unit <tft_driver>.
    Related source file is "c:/documents and settings/student/desktop/final/tft_driver.v".
WARNING:Xst:647 - Input <touch_x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <touch_y<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <touch_z<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_data<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <z> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <tft_display> equivalent to <tft_vdd> has been removed
    Found 9-bit register for signal <y>.
    Found 1-bit register for signal <tft_vdd>.
    Found 10-bit register for signal <x>.
    Found 9-bit adder for signal <y[8]_GND_7_o_add_18_OUT> created at line 87.
    Found 10-bit adder for signal <x[9]_GND_7_o_add_20_OUT> created at line 91.
    Found 10-bit comparator greater for signal <GND_7_o_x[9]_LessThan_10_o> created at line 67
    Found 9-bit comparator greater for signal <PWR_7_o_y[8]_LessThan_11_o> created at line 67
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <tft_driver> synthesized.

Synthesizing Unit <pwm_module>.
    Related source file is "c:/documents and settings/student/desktop/final/pwm.v".
    Found 8-bit register for signal <cycle_count>.
    Found 8-bit register for signal <frequency_count>.
    Found 8-bit adder for signal <cycle_count[7]_GND_8_o_add_4_OUT> created at line 37.
    Found 8-bit adder for signal <frequency_count[7]_GND_8_o_add_6_OUT> created at line 41.
    Found 8-bit comparator greater for signal <pwm_out> created at line 21
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pwm_module> synthesized.

Synthesizing Unit <touchpad_controller>.
    Related source file is "c:/documents and settings/student/desktop/final/touchpad_controller.v".
WARNING:Xst:647 - Input <touch_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <clk_div_counter>.
    Found 5-bit register for signal <counter>.
    Found 5-bit register for signal <counter2>.
    Found 12-bit register for signal <tmp_x>.
    Found 12-bit register for signal <tmp_y>.
    Found 12-bit register for signal <tmp_z>.
    Found 13-bit register for signal <sampled_z>.
    Found 13-bit register for signal <sampled_y>.
    Found 13-bit register for signal <sampled_x>.
    Found 1-bit register for signal <data_out>.
    Found 1-bit register for signal <enax>.
    Found 1-bit register for signal <enay>.
    Found 1-bit register for signal <enaz>.
    Found 1-bit register for signal <touch_csb>.
    Found 1-bit register for signal <touch_clk>.
    Found 6-bit subtractor for signal <GND_9_o_GND_9_o_sub_36_OUT> created at line 142.
    Found 13-bit subtractor for signal <n0244> created at line 176.
    Found 13-bit subtractor for signal <n0251> created at line 230.
    Found 5-bit adder for signal <clk_div_counter[4]_GND_9_o_add_6_OUT> created at line 71.
    Found 32-bit adder for signal <GND_9_o_GND_9_o_add_36_OUT> created at line 142.
    Found 30-bit adder for signal <n0245> created at line 176.
    Found 5-bit adder for signal <counter2[4]_GND_9_o_add_57_OUT> created at line 194.
    Found 5-bit adder for signal <counter[4]_GND_9_o_add_74_OUT> created at line 224.
    Found 29-bit adder for signal <n0252> created at line 230.
    Found 5-bit comparator greater for signal <n0012> created at line 79
    Found 5-bit comparator greater for signal <n0033> created at line 131
    Found 32-bit comparator lessequal for signal <n0038> created at line 142
    Found 5-bit comparator greater for signal <n0074> created at line 187
    Found 5-bit comparator greater for signal <GND_9_o_counter[4]_LessThan_61_o> created at line 196
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  60 Multiplexer(s).
Unit <touchpad_controller> synthesized.

Synthesizing Unit <averager>.
    Related source file is "c:/documents and settings/student/desktop/final/averager.v".
        N = 11
        M = 9
    Found 21-bit register for signal <sum>.
    Found 11-bit register for signal <averaged>.
    Found 9-bit register for signal <counter>.
    Found 21-bit adder for signal <sum[20]_GND_10_o_add_3_OUT> created at line 31.
    Found 9-bit adder for signal <counter[8]_GND_10_o_add_4_OUT> created at line 32.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <averager> synthesized.

Synthesizing Unit <Touch>.
    Related source file is "c:/documents and settings/student/desktop/final/touch.v".
    Found 32-bit register for signal <buffer_end>.
    Found 1-bit register for signal <tap>.
    Found 1-bit register for signal <send>.
    Found 1-bit register for signal <space>.
    Found 32-bit register for signal <buffer_start>.
    Found 32-bit adder for signal <buffer_start[31]_GND_14_o_add_2_OUT> created at line 37.
    Found 32-bit adder for signal <buffer_end[31]_GND_14_o_add_11_OUT> created at line 65.
    Found 32-bit comparator greater for signal <buffer_start[31]_GND_14_o_LessThan_2_o> created at line 36
    Found 12-bit comparator greater for signal <GND_14_o_y[11]_LessThan_4_o> created at line 40
    Found 12-bit comparator greater for signal <x[11]_GND_14_o_LessThan_5_o> created at line 41
    Found 12-bit comparator greater for signal <n0007> created at line 46
    Found 12-bit comparator lessequal for signal <n0011> created at line 51
    Found 32-bit comparator greater for signal <buffer_end[31]_GND_14_o_LessThan_11_o> created at line 63
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Touch> synthesized.

Synthesizing Unit <morse_decoder>.
    Related source file is "c:/documents and settings/student/desktop/final/morse_decoder.v".
WARNING:Xst:647 - Input <done_reading> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 41-bit register for signal <touch_cycles>.
    Found 1-bit register for signal <dot>.
    Found 1-bit register for signal <dash>.
    Found 1-bit register for signal <send_ena>.
    Found 41-bit register for signal <send_byte>.
    Found 8-bit register for signal <red>.
    Found 8-bit register for signal <green>.
    Found 8-bit register for signal <blue>.
    Found 11-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 65                                             |
    | Transitions        | 254                                            |
    | Inputs             | 5                                              |
    | Outputs            | 37                                             |
    | Clock              | cclk (rising_edge)                             |
    | Reset              | rstb_INV_37_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 41-bit adder for signal <touch_cycles[40]_GND_15_o_add_411_OUT> created at line 799.
    Found 41-bit comparator greater for signal <GND_15_o_touch_cycles[40]_LessThan_413_o> created at line 802
    Found 41-bit comparator greater for signal <GND_15_o_touch_cycles[40]_LessThan_414_o> created at line 804
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 108 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <morse_decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 22
 10-bit adder                                          : 1
 13-bit subtractor                                     : 2
 21-bit adder                                          : 3
 29-bit adder                                          : 1
 30-bit adder                                          : 1
 32-bit adder                                          : 3
 41-bit adder                                          : 1
 5-bit adder                                           : 3
 6-bit subtractor                                      : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 4
# Registers                                            : 41
 1-bit register                                        : 12
 10-bit register                                       : 1
 11-bit register                                       : 3
 12-bit register                                       : 3
 13-bit register                                       : 3
 21-bit register                                       : 3
 32-bit register                                       : 2
 41-bit register                                       : 2
 5-bit register                                        : 3
 8-bit register                                        : 5
 9-bit register                                        : 4
# Comparators                                          : 16
 10-bit comparator greater                             : 1
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
 41-bit comparator greater                             : 2
 5-bit comparator greater                              : 4
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 57
 12-bit 2-to-1 multiplexer                             : 3
 21-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <touch_csb> (without init value) has a constant value of 0 in block <TOUCH>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <averaged_0> of sequential type is unconnected in block <z_avg>.
WARNING:Xst:2677 - Node <averaged_1> of sequential type is unconnected in block <z_avg>.
WARNING:Xst:2677 - Node <averaged_2> of sequential type is unconnected in block <z_avg>.
WARNING:Xst:2677 - Node <averaged_3> of sequential type is unconnected in block <z_avg>.
WARNING:Xst:2677 - Node <averaged_4> of sequential type is unconnected in block <z_avg>.
WARNING:Xst:2677 - Node <averaged_5> of sequential type is unconnected in block <z_avg>.
WARNING:Xst:2677 - Node <averaged_6> of sequential type is unconnected in block <z_avg>.
WARNING:Xst:2677 - Node <averaged_7> of sequential type is unconnected in block <z_avg>.
WARNING:Xst:2677 - Node <averaged_9> of sequential type is unconnected in block <y_avg>.
WARNING:Xst:2677 - Node <averaged_10> of sequential type is unconnected in block <y_avg>.
WARNING:Xst:2677 - Node <averaged_9> of sequential type is unconnected in block <x_avg>.
WARNING:Xst:2677 - Node <averaged_10> of sequential type is unconnected in block <x_avg>.
WARNING:Xst:2677 - Node <sampled_z_12> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <sampled_y_12> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2677 - Node <sampled_x_12> of sequential type is unconnected in block <TOUCH>.
WARNING:Xst:2404 -  FFs/Latches <sampled_z<12:12>> (without init value) have a constant value of 0 in block <touchpad_controller>.
WARNING:Xst:2404 -  FFs/Latches <send_byte<40:6>> (without init value) have a constant value of 0 in block <morse_decoder>.

Synthesizing (advanced) Unit <Touch>.
The following registers are absorbed into counter <buffer_end>: 1 register on signal <buffer_end>.
The following registers are absorbed into counter <buffer_start>: 1 register on signal <buffer_start>.
Unit <Touch> synthesized (advanced).

Synthesizing (advanced) Unit <averager>.
The following registers are absorbed into accumulator <sum>: 1 register on signal <sum>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <averager> synthesized (advanced).

Synthesizing (advanced) Unit <morse_decoder>.
The following registers are absorbed into counter <touch_cycles>: 1 register on signal <touch_cycles>.
Unit <morse_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_module>.
The following registers are absorbed into counter <frequency_count>: 1 register on signal <frequency_count>.
The following registers are absorbed into counter <cycle_count>: 1 register on signal <cycle_count>.
Unit <pwm_module> synthesized (advanced).

Synthesizing (advanced) Unit <tft_driver>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
Unit <tft_driver> synthesized (advanced).

Synthesizing (advanced) Unit <touchpad_controller>.
The following registers are absorbed into counter <clk_div_counter>: 1 register on signal <clk_div_counter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <counter2>: 1 register on signal <counter2>.
Unit <touchpad_controller> synthesized (advanced).
WARNING:Xst:2677 - Node <sampled_y_12> of sequential type is unconnected in block <touchpad_controller>.
WARNING:Xst:2677 - Node <sampled_x_12> of sequential type is unconnected in block <touchpad_controller>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 2
 13-bit subtractor                                     : 2
 32-bit adder                                          : 1
 6-bit subtractor                                      : 1
# Counters                                             : 13
 10-bit up counter                                     : 1
 32-bit up counter                                     : 2
 41-bit up counter                                     : 1
 5-bit up counter                                      : 3
 8-bit up counter                                      : 2
 9-bit up counter                                      : 4
# Accumulators                                         : 3
 21-bit up loadable accumulator                        : 3
# Registers                                            : 147
 Flip-Flops                                            : 147
# Comparators                                          : 16
 10-bit comparator greater                             : 1
 12-bit comparator greater                             : 3
 12-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
 41-bit comparator greater                             : 2
 5-bit comparator greater                              : 4
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 57
 12-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <touch_csb> (without init value) has a constant value of 0 in block <touchpad_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DECODER/FSM_0> on signal <state[1:65]> with one-hot encoding.
----------------------------------------------------------------------------------
 State       | Encoding
----------------------------------------------------------------------------------
 00000000000 | 00000000000000000000000000000000000000000000000000000000000000001
 00000111111 | 00000000000000000000000000000000000000000000000000000000000000010
 00000000010 | 00000000000000000000000000000000000000000000000000000000000000100
 00000000001 | 00000000000000000000000000000000000000000000000000000000000001000
 00001000000 | 00000000000000000000000000000000000000000000000000000000000010000
 00000000100 | 00000000000000000000000000000000000000000000000000000000000100000
 00000000011 | 00000000000000000000000000000000000000000000000000000000001000000
 00000000110 | 00000000000000000000000000000000000000000000000000000000010000000
 00000000101 | 00000000000000000000000000000000000000000000000000000000100000000
 00000001000 | 00000000000000000000000000000000000000000000000000000001000000000
 00000000111 | 00000000000000000000000000000000000000000000000000000010000000000
 00000001010 | 00000000000000000000000000000000000000000000000000000100000000000
 00000001001 | 00000000000000000000000000000000000000000000000000001000000000000
 00000001100 | 00000000000000000000000000000000000000000000000000010000000000000
 00000001011 | 00000000000000000000000000000000000000000000000000100000000000000
 00000001110 | 00000000000000000000000000000000000000000000000001000000000000000
 00000001101 | 00000000000000000000000000000000000000000000000010000000000000000
 00000010000 | 00000000000000000000000000000000000000000000000100000000000000000
 00000001111 | 00000000000000000000000000000000000000000000001000000000000000000
 00000010010 | 00000000000000000000000000000000000000000000010000000000000000000
 00000010001 | 00000000000000000000000000000000000000000000100000000000000000000
 00000010100 | 00000000000000000000000000000000000000000001000000000000000000000
 00000010011 | 00000000000000000000000000000000000000000010000000000000000000000
 00000010110 | 00000000000000000000000000000000000000000100000000000000000000000
 00000010101 | 00000000000000000000000000000000000000001000000000000000000000000
 00000011000 | 00000000000000000000000000000000000000010000000000000000000000000
 00000010111 | 00000000000000000000000000000000000000100000000000000000000000000
 00000011010 | 00000000000000000000000000000000000001000000000000000000000000000
 00000011001 | 00000000000000000000000000000000000010000000000000000000000000000
 00000011100 | 00000000000000000000000000000000000100000000000000000000000000000
 00000011011 | 00000000000000000000000000000000001000000000000000000000000000000
 00000011110 | 00000000000000000000000000000000010000000000000000000000000000000
 00000011101 | 00000000000000000000000000000000100000000000000000000000000000000
 00000100000 | 00000000000000000000000000000001000000000000000000000000000000000
 00000011111 | 00000000000000000000000000000010000000000000000000000000000000000
 00000100010 | 00000000000000000000000000000100000000000000000000000000000000000
 00000100001 | 00000000000000000000000000001000000000000000000000000000000000000
 00000100100 | 00000000000000000000000000010000000000000000000000000000000000000
 00000100011 | 00000000000000000000000000100000000000000000000000000000000000000
 00000100110 | 00000000000000000000000001000000000000000000000000000000000000000
 00000100101 | 00000000000000000000000010000000000000000000000000000000000000000
 00000101000 | 00000000000000000000000100000000000000000000000000000000000000000
 00000100111 | 00000000000000000000001000000000000000000000000000000000000000000
 00000101010 | 00000000000000000000010000000000000000000000000000000000000000000
 00000101001 | 00000000000000000000100000000000000000000000000000000000000000000
 00000101100 | 00000000000000000001000000000000000000000000000000000000000000000
 00000101011 | 00000000000000000010000000000000000000000000000000000000000000000
 00000101110 | 00000000000000000100000000000000000000000000000000000000000000000
 00000101101 | 00000000000000001000000000000000000000000000000000000000000000000
 00000110000 | 00000000000000010000000000000000000000000000000000000000000000000
 00000101111 | 00000000000000100000000000000000000000000000000000000000000000000
 00000110010 | 00000000000001000000000000000000000000000000000000000000000000000
 00000110001 | 00000000000010000000000000000000000000000000000000000000000000000
 00000110100 | 00000000000100000000000000000000000000000000000000000000000000000
 00000110011 | 00000000001000000000000000000000000000000000000000000000000000000
 00000110110 | 00000000010000000000000000000000000000000000000000000000000000000
 00000110101 | 00000000100000000000000000000000000000000000000000000000000000000
 00000111000 | 00000001000000000000000000000000000000000000000000000000000000000
 00000110111 | 00000010000000000000000000000000000000000000000000000000000000000
 00000111010 | 00000100000000000000000000000000000000000000000000000000000000000
 00000111001 | 00001000000000000000000000000000000000000000000000000000000000000
 00000111100 | 00010000000000000000000000000000000000000000000000000000000000000
 00000111011 | 00100000000000000000000000000000000000000000000000000000000000000
 00000111110 | 01000000000000000000000000000000000000000000000000000000000000000
 00000111101 | 10000000000000000000000000000000000000000000000000000000000000000
----------------------------------------------------------------------------------
WARNING:Xst:2677 - Node <sum_20> of sequential type is unconnected in block <averager>.
INFO:Xst:1901 - Instance CLOCK_GEN/pll_base_inst in unit CLOCK_GEN/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <sampled_y_10> in Unit <touchpad_controller> is equivalent to the following FF/Latch, which will be removed : <sampled_y_11> 
INFO:Xst:2261 - The FF/Latch <blue_0> in Unit <morse_decoder> is equivalent to the following 6 FFs/Latches, which will be removed : <blue_1> <blue_2> <blue_3> <blue_4> <blue_5> <blue_6> 
INFO:Xst:2261 - The FF/Latch <red_0> in Unit <morse_decoder> is equivalent to the following 6 FFs/Latches, which will be removed : <red_1> <red_2> <red_3> <red_4> <red_5> <red_6> 
INFO:Xst:2261 - The FF/Latch <green_0> in Unit <morse_decoder> is equivalent to the following 6 FFs/Latches, which will be removed : <green_1> <green_2> <green_3> <green_4> <green_5> <green_6> 

Optimizing unit <main> ...

Optimizing unit <tft_driver> ...

Optimizing unit <touchpad_controller> ...

Optimizing unit <averager> ...

Optimizing unit <Touch> ...

Optimizing unit <morse_decoder> ...
WARNING:Xst:2677 - Node <TOUCH/x_avg/sum_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/x_avg/sum_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/x_avg/averaged_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/x_avg/averaged_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/y_avg/sum_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/y_avg/sum_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/y_avg/averaged_10> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/y_avg/averaged_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_avg/averaged_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_avg/averaged_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_avg/averaged_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_avg/averaged_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_avg/averaged_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_avg/averaged_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_avg/averaged_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <TOUCH/z_avg/averaged_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DECODER/send_byte_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DECODER/send_byte_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DECODER/send_byte_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DECODER/send_byte_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DECODER/send_byte_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <DECODER/send_byte_0> of sequential type is unconnected in block <main>.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_end_24> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_end_25> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_end_26> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_end_27> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_end_28> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_end_31> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_end_29> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_end_30> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_start_24> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_start_25> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_start_26> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_start_27> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_start_28> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_start_29> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_start_30> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DETECT_TOUCH/buffer_start_31> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TOUCH/sampled_y_10> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM/frequency_count_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM/frequency_count_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM/frequency_count_5> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM/frequency_count_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM/frequency_count_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM/frequency_count_6> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TFT/PWM/frequency_count_7> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <TOUCH/sampled_x_11> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <TOUCH/sampled_x_10> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.
FlipFlop TFT/tft_vdd has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 388
 Flip-Flops                                            : 388

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1056
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 97
#      LUT2                        : 83
#      LUT3                        : 110
#      LUT4                        : 49
#      LUT5                        : 111
#      LUT6                        : 112
#      MUXCY                       : 241
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 221
# FlipFlops/Latches                : 389
#      FD                          : 29
#      FDE                         : 21
#      FDR                         : 166
#      FDRE                        : 156
#      FDS                         : 1
#      FDSE                        : 15
#      ODDR2                       : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 59
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 48
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             387  out of  54576     0%  
 Number of Slice LUTs:                  591  out of  27288     2%  
    Number used as Logic:               591  out of  27288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    595
   Number with an unused Flip Flop:     208  out of    595    34%  
   Number with an unused LUT:             4  out of    595     0%  
   Number of fully used LUT-FF pairs:   383  out of    595    64%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          83
 Number of bonded IOBs:                  59  out of    218    27%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_GEN/pll_base_inst/CLKOUT2    | BUFG                   | 22    |
CLOCK_GEN/pll_base_inst/CLKOUT3    | BUFG                   | 1     |
CLOCK_GEN/pll_base_inst/CLKOUT0    | BUFG                   | 367   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.798ns (Maximum Frequency: 172.473MHz)
   Minimum input arrival time before clock: 6.018ns
   Maximum output required time after clock: 8.923ns
   Maximum combinational path delay: 9.617ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Clock period: 5.798ns (frequency: 172.473MHz)
  Total number of paths / destination ports: 33341 / 661
-------------------------------------------------------------------------
Delay:               5.798ns (Levels of Logic = 5)
  Source:            TOUCH/x_avg/averaged_1 (FF)
  Destination:       DETECT_TOUCH/tap (FF)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT0 rising
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: TOUCH/x_avg/averaged_1 to DETECT_TOUCH/tap
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.042  TOUCH/x_avg/averaged_1 (TOUCH/x_avg/averaged_1)
     LUT4:I0->O            1   0.254   0.682  DETECT_TOUCH/n00071_SW0 (N24)
     LUT6:I5->O            5   0.254   0.841  DETECT_TOUCH/n00071 (DETECT_TOUCH/n0007)
     LUT6:I5->O            1   0.254   0.682  DETECT_TOUCH/_n0108_inv1_SW3 (N39)
     LUT6:I5->O            1   0.254   0.682  DETECT_TOUCH/_n0108_inv2 (DETECT_TOUCH/_n0108_inv)
     LUT6:I5->O            1   0.254   0.000  DETECT_TOUCH/tap_glue_set (DETECT_TOUCH/tap_glue_set)
     FDR:D                     0.074          DETECT_TOUCH/tap
    ----------------------------------------
    Total                      5.798ns (1.869ns logic, 3.929ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Clock period: 5.755ns (frequency: 173.762MHz)
  Total number of paths / destination ports: 470 / 19
-------------------------------------------------------------------------
Delay:               5.755ns (Levels of Logic = 4)
  Source:            TFT/x_5 (FF)
  Destination:       TFT/y_0 (FF)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/x_5 to TFT/y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  TFT/x_5 (TFT/x_5)
     LUT5:I0->O            1   0.254   0.682  TFT/GND_7_o_GND_7_o_equal_17_o<9>_SW0 (N2)
     LUT6:I5->O           20   0.254   1.286  TFT/GND_7_o_GND_7_o_equal_17_o<9> (TFT/GND_7_o_GND_7_o_equal_17_o)
     LUT6:I5->O            9   0.254   0.976  TFT/Mcount_y_val (TFT/Mcount_y_val)
     LUT4:I3->O            1   0.254   0.000  TFT/y_0_rstpot (TFT/y_0_rstpot)
     FD:D                      0.074          TFT/y_0
    ----------------------------------------
    Total                      5.755ns (1.615ns logic, 4.140ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 409 / 409
-------------------------------------------------------------------------
Offset:              6.018ns (Levels of Logic = 2)
  Source:            rstb (PAD)
  Destination:       TOUCH/counter_4 (FF)
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: rstb to TOUCH/counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.328   1.552  rstb_IBUF (rstb_IBUF)
     INV:I->O            230   0.255   2.424  reset1_INV_0 (reset)
     FDRE:R                    0.459          TOUCH/sampled_x_0
    ----------------------------------------
    Total                      6.018ns (2.042ns logic, 3.976ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.894ns (Levels of Logic = 3)
  Source:            rstb (PAD)
  Destination:       TFT/y_0 (FF)
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: rstb to TFT/y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.328   2.008  rstb_IBUF (rstb_IBUF)
     LUT6:I0->O            9   0.254   0.976  TFT/Mcount_y_val (TFT/Mcount_y_val)
     LUT4:I3->O            1   0.254   0.000  TFT/y_0_rstpot (TFT/y_0_rstpot)
     FD:D                      0.074          TFT/y_0
    ----------------------------------------
    Total                      4.894ns (1.910ns logic, 2.984ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 34 / 27
-------------------------------------------------------------------------
Offset:              8.923ns (Levels of Logic = 5)
  Source:            TFT/PWM/cycle_count_2 (FF)
  Destination:       tft_backlight (PAD)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: TFT/PWM/cycle_count_2 to tft_backlight
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   1.221  TFT/PWM/cycle_count_2 (TFT/PWM/cycle_count_2)
     LUT6:I0->O            1   0.254   0.910  TFT/tft_backlight3 (TFT/tft_backlight1)
     LUT3:I0->O            1   0.235   0.910  TFT/tft_backlight11 (TFT/tft_backlight11)
     LUT5:I2->O            1   0.235   0.790  TFT/tft_backlight12 (TFT/tft_backlight2)
     LUT5:I3->O            1   0.250   0.681  TFT/tft_backlight21 (tft_backlight_OBUF)
     OBUF:I->O                 2.912          tft_backlight_OBUF (tft_backlight)
    ----------------------------------------
    Total                      8.923ns (4.411ns logic, 4.512ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 21 / 3
-------------------------------------------------------------------------
Offset:              7.889ns (Levels of Logic = 4)
  Source:            TFT/y_3 (FF)
  Destination:       tft_data_ena (PAD)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/y_3 to tft_data_ena
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.042  TFT/y_3 (TFT/y_3)
     LUT4:I0->O            2   0.254   0.834  TFT/GND_7_o_GND_7_o_AND_1_o111 (TFT/GND_7_o_GND_7_o_AND_1_o11)
     LUT6:I4->O            1   0.250   1.137  TFT/_n01072 (TFT/_n01071)
     LUT6:I0->O            1   0.254   0.681  TFT/_n01073 (tft_data_ena_OBUF)
     OBUF:I->O                 2.912          tft_data_ena_OBUF (tft_data_ena)
    ----------------------------------------
    Total                      7.889ns (4.195ns logic, 3.694ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Delay:               9.617ns (Levels of Logic = 6)
  Source:            switch<2> (PAD)
  Destination:       tft_backlight (PAD)

  Data Path: switch<2> to tft_backlight
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.112  switch_2_IBUF (switch_2_IBUF)
     LUT6:I1->O            1   0.254   0.910  TFT/tft_backlight3 (TFT/tft_backlight1)
     LUT3:I0->O            1   0.235   0.910  TFT/tft_backlight11 (TFT/tft_backlight11)
     LUT5:I2->O            1   0.235   0.790  TFT/tft_backlight12 (TFT/tft_backlight2)
     LUT5:I3->O            1   0.250   0.681  TFT/tft_backlight21 (tft_backlight_OBUF)
     OBUF:I->O                 2.912          tft_backlight_OBUF (tft_backlight)
    ----------------------------------------
    Total                      9.617ns (5.214ns logic, 4.403ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_GEN/pll_base_inst/CLKOUT0
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLOCK_GEN/pll_base_inst/CLKOUT0|    5.798|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK_GEN/pll_base_inst/CLKOUT2
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLOCK_GEN/pll_base_inst/CLKOUT2|    5.755|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.54 secs
 
--> 

Total memory usage is 140336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  124 (   0 filtered)
Number of infos    :   18 (   0 filtered)

