// Seed: 3295007914
module module_0;
  wire id_2;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3
);
  final $display(1'b0, id_3, 1, 1'b0 << id_0, id_3, 1);
  module_0();
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input wand id_2,
    output logic id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri id_7,
    input supply0 id_8,
    output wire id_9,
    input wor id_10,
    input tri0 id_11
    , id_34,
    input wand id_12,
    input tri0 id_13,
    input wand id_14,
    input supply0 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output wand id_18,
    input supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    output uwire module_2,
    input tri0 id_23,
    input supply1 id_24,
    output wire id_25,
    output supply1 id_26,
    input tri id_27,
    input uwire id_28,
    output tri id_29,
    output tri1 id_30,
    output uwire id_31,
    input tri1 id_32
);
  initial begin
    assign id_0 = 1;
    id_3 <= id_34;
  end
  always_comb @(*) id_29 = id_16;
  module_0();
  wire id_35;
endmodule
