V 51
K 217520666900 comp12
Y 0
D 0 0 850 1100
Z 0
i 77
I 71 virtex:AND4 1 470 890 0 1 '
C 45 1 5 0
C 42 1 4 0
C 44 4 3 0
C 43 4 1 0
C 77 1 6 0
I 55 virtex:XNOR2 1 220 830 0 1 '
C 73 3 3 0
C 72 3 2 0
C 45 4 1 0
I 54 virtex:XNOR2 1 220 880 0 1 '
C 42 4 1 0
C 72 5 2 0
C 73 5 3 0
I 41 virtex:XNOR2 1 220 990 0 1 '
C 73 10 3 0
C 72 10 2 0
C 43 1 1 0
I 40 virtex:XNOR2 1 220 940 0 1 '
C 44 1 1 0
C 72 7 2 0
C 73 7 3 0
N 45
J 470 910 2
J 450 910 3
J 450 860 3
J 300 860 2
S 4 3
L 370 860 10 0 3 0 1 0 AB3
S 3 2
S 2 1
N 44
J 300 970 2
J 430 970 3
J 430 950 3
J 470 950 2
S 3 4
S 3 2
S 1 2
L 370 970 10 0 3 0 1 0 AB1
N 43
J 300 1020 2
J 450 1020 3
J 450 970 3
J 470 970 2
S 3 4
S 3 2
S 1 2
L 370 1020 10 0 3 0 1 0 AB0
N 42
J 470 930 2
J 430 930 3
J 430 910 3
J 300 910 2
S 4 3
L 370 910 10 0 3 0 1 0 AB2
S 3 2
S 2 1
T 755 75 30 0 3 JRG
Q 14 0 0
T 30 40 10 0 3 drawn by KS
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 700 30 10 0 3 A
T 700 50 10 0 3 1
N 72
J 65 835 7
J 130 835 9
J 220 870 2
J 130 870 11
J 220 920 2
J 130 920 11
J 220 980 2
J 130 980 11
J 130 1030 9
J 220 1030 2
B 1 2
L 65 845 10 0 3 0 1 0 A[3:0]
B 2 4
S 4 3
L 170 870 10 0 3 0 1 0 A3
B 4 6
S 6 5
L 170 920 10 0 3 0 1 0 A2
B 6 8
S 8 7
L 170 980 10 0 3 0 1 0 A1
B 8 9
S 9 10
L 170 1030 10 0 3 0 1 0 A0
N 73
J 65 805 7
J 160 805 9
J 220 850 2
J 160 850 11
J 220 900 2
J 160 900 11
J 220 960 2
J 160 960 11
J 160 1010 9
J 220 1010 2
B 1 2
L 65 815 10 0 3 0 1 0 B[3:0]
B 2 4
S 4 3
L 170 850 10 0 3 0 1 0 B3
B 4 6
S 6 5
L 170 900 10 0 3 0 1 0 B2
B 6 8
S 8 7
L 170 960 10 0 3 0 1 0 B1
B 8 9
S 9 10
L 170 1010 10 0 3 0 1 0 B0
N 77
J 550 940 2
J 620 940 1
S 1 2
L 590 940 10 0 3 0 1 0 EQ
I 30 virtex:ASHEETP 1 410 0 0 1 '
T 500 80 10 0 3 4-Bit Identity Comparator
T 500 100 10 0 3 VIRTEX Family COMP4BUS Macro
T 460 50 10 0 3 8th May 2003
E
