<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="f_adder.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="f_adder.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="f_adder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="f_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="f_adder.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="f_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="f_adder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="f_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="f_adder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="f_adder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="f_adder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="f_adder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="f_adder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="f_adder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="f_adder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="f_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="f_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="f_adder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="f_adder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="f_adder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="f_adder.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="f_adder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="f_adder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="f_adder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="f_adder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="f_adder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="f_adder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="f_adder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="f_adder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="f_adder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="f_adder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="f_adder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="f_adder_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="f_adder_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="f_adder_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="f_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="f_adder_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="f_adder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="f_adder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="f_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1602585022" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1602585022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602585022" xil_pn:in_ck="-8826262553463411094" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1602585022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="f_adder.v"/>
      <outfile xil_pn:name="f_adder_tb.v"/>
      <outfile xil_pn:name="h_adder.v"/>
      <outfile xil_pn:name="or2a.v"/>
    </transform>
    <transform xil_pn:end_ts="1602585026" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3835875912885474191" xil_pn:start_ts="1602585026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602585026" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6997737586530042627" xil_pn:start_ts="1602585026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602585026" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6228512169124070632" xil_pn:start_ts="1602585026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602585026" xil_pn:in_ck="-8826262553463411094" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1602585026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="f_adder.v"/>
      <outfile xil_pn:name="f_adder_tb.v"/>
      <outfile xil_pn:name="h_adder.v"/>
      <outfile xil_pn:name="or2a.v"/>
    </transform>
    <transform xil_pn:end_ts="1602585029" xil_pn:in_ck="-8826262553463411094" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1772352849704512222" xil_pn:start_ts="1602585026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="f_adder_tb_beh.prj"/>
      <outfile xil_pn:name="f_adder_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1602585030" xil_pn:in_ck="7131625125112773097" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="902919927240035109" xil_pn:start_ts="1602585029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="f_adder_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1602584813" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1602584813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602584813" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1268363775991751784" xil_pn:start_ts="1602584813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602584813" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6228512169124070632" xil_pn:start_ts="1602584813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602584813" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1602584813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602584813" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5601382818125009116" xil_pn:start_ts="1602584813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602584813" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6505532495323698189" xil_pn:start_ts="1602584813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602584813" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8171730284200894962" xil_pn:start_ts="1602584813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602584820" xil_pn:in_ck="-8687261370737137620" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5895762068772423228" xil_pn:start_ts="1602584813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="f_adder.lso"/>
      <outfile xil_pn:name="f_adder.ngc"/>
      <outfile xil_pn:name="f_adder.ngr"/>
      <outfile xil_pn:name="f_adder.prj"/>
      <outfile xil_pn:name="f_adder.stx"/>
      <outfile xil_pn:name="f_adder.syr"/>
      <outfile xil_pn:name="f_adder.xst"/>
      <outfile xil_pn:name="f_adder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1602585321" xil_pn:in_ck="160770964231876881" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981265511468935" xil_pn:start_ts="1602585321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602585325" xil_pn:in_ck="6336340707458609148" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-570810624537732010" xil_pn:start_ts="1602585321">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="f_adder.bld"/>
      <outfile xil_pn:name="f_adder.ngd"/>
      <outfile xil_pn:name="f_adder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602585331" xil_pn:in_ck="6386882813972335965" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3453347932096072003" xil_pn:start_ts="1602585325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="f_adder.pcf"/>
      <outfile xil_pn:name="f_adder_map.map"/>
      <outfile xil_pn:name="f_adder_map.mrp"/>
      <outfile xil_pn:name="f_adder_map.ncd"/>
      <outfile xil_pn:name="f_adder_map.ngm"/>
      <outfile xil_pn:name="f_adder_map.xrpt"/>
      <outfile xil_pn:name="f_adder_summary.xml"/>
      <outfile xil_pn:name="f_adder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602585339" xil_pn:in_ck="4251774997524839894" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="6836792358010065007" xil_pn:start_ts="1602585331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="f_adder.ncd"/>
      <outfile xil_pn:name="f_adder.pad"/>
      <outfile xil_pn:name="f_adder.par"/>
      <outfile xil_pn:name="f_adder.ptwx"/>
      <outfile xil_pn:name="f_adder.unroutes"/>
      <outfile xil_pn:name="f_adder.xpi"/>
      <outfile xil_pn:name="f_adder_pad.csv"/>
      <outfile xil_pn:name="f_adder_pad.txt"/>
      <outfile xil_pn:name="f_adder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602585346" xil_pn:in_ck="160770964231869256" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="3333650809785324913" xil_pn:start_ts="1602585339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="f_adder.bgn"/>
      <outfile xil_pn:name="f_adder.bit"/>
      <outfile xil_pn:name="f_adder.drc"/>
      <outfile xil_pn:name="f_adder.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602585339" xil_pn:in_ck="-284675245839603879" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1602585336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="f_adder.twr"/>
      <outfile xil_pn:name="f_adder.twx"/>
    </transform>
  </transforms>

</generated_project>
