// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module softmax (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [31:0] data_0_V_read;
input  [31:0] data_1_V_read;
input  [31:0] data_2_V_read;
input  [31:0] data_3_V_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] exp_table4_address0;
reg    exp_table4_ce0;
wire   [31:0] exp_table4_q0;
wire   [9:0] exp_table4_address1;
reg    exp_table4_ce1;
wire   [31:0] exp_table4_q1;
wire   [9:0] exp_table4_address2;
reg    exp_table4_ce2;
wire   [31:0] exp_table4_q2;
wire   [9:0] exp_table4_address3;
reg    exp_table4_ce3;
wire   [31:0] exp_table4_q3;
wire   [9:0] exp_table4_address4;
reg    exp_table4_ce4;
wire   [31:0] exp_table4_q4;
wire   [9:0] exp_table4_address5;
reg    exp_table4_ce5;
wire   [31:0] exp_table4_q5;
wire   [9:0] exp_table4_address6;
reg    exp_table4_ce6;
wire   [31:0] exp_table4_q6;
wire   [9:0] exp_table4_address7;
reg    exp_table4_ce7;
wire   [31:0] exp_table4_q7;
wire   [9:0] exp_table4_address8;
reg    exp_table4_ce8;
wire   [31:0] exp_table4_q8;
wire   [9:0] exp_table4_address9;
reg    exp_table4_ce9;
wire   [31:0] exp_table4_q9;
wire   [9:0] exp_table4_address10;
reg    exp_table4_ce10;
wire   [31:0] exp_table4_q10;
wire   [9:0] exp_table4_address11;
reg    exp_table4_ce11;
wire   [31:0] exp_table4_q11;
wire   [9:0] invert_table5_address0;
reg    invert_table5_ce0;
wire   [24:0] invert_table5_q0;
wire   [9:0] invert_table5_address1;
reg    invert_table5_ce1;
wire   [24:0] invert_table5_q1;
wire   [9:0] invert_table5_address2;
reg    invert_table5_ce2;
wire   [24:0] invert_table5_q2;
wire   [9:0] invert_table5_address3;
reg    invert_table5_ce3;
wire   [24:0] invert_table5_q3;
wire   [14:0] index_0_1_cast_fu_400_p2;
reg   [14:0] index_0_1_cast_reg_2490;
reg   [0:0] tmp_111_reg_2495;
wire   [14:0] index_0_2_cast_fu_496_p2;
reg   [14:0] index_0_2_cast_reg_2500;
reg   [0:0] tmp_117_reg_2505;
wire   [14:0] index_0_3_cast_fu_592_p2;
reg   [14:0] index_0_3_cast_reg_2510;
reg   [0:0] tmp_123_reg_2515;
wire   [14:0] index_cast_fu_684_p2;
reg   [14:0] index_cast_reg_2520;
reg   [0:0] tmp_129_reg_2525;
wire   [14:0] index_115_2_cast_fu_776_p2;
reg   [14:0] index_115_2_cast_reg_2530;
reg   [0:0] tmp_135_reg_2535;
wire   [14:0] index_115_3_cast_fu_868_p2;
reg   [14:0] index_115_3_cast_reg_2540;
reg   [0:0] tmp_141_reg_2545;
wire   [14:0] index_2_cast_fu_960_p2;
reg   [14:0] index_2_cast_reg_2550;
reg   [0:0] tmp_147_reg_2555;
wire   [14:0] index_2_1_cast_fu_1052_p2;
reg   [14:0] index_2_1_cast_reg_2560;
reg   [0:0] tmp_153_reg_2565;
wire   [14:0] index_2_3_cast_fu_1144_p2;
reg   [14:0] index_2_3_cast_reg_2570;
reg   [0:0] tmp_159_reg_2575;
wire   [14:0] index_3_cast_fu_1236_p2;
reg   [14:0] index_3_cast_reg_2580;
reg   [0:0] tmp_165_reg_2585;
wire   [14:0] index_3_1_cast_fu_1328_p2;
reg   [14:0] index_3_1_cast_reg_2590;
reg   [0:0] tmp_171_reg_2595;
wire   [14:0] index_3_2_cast_fu_1420_p2;
reg   [14:0] index_3_2_cast_reg_2600;
reg   [0:0] tmp_177_reg_2605;
reg   [31:0] exp_table4_load_2_reg_2670;
wire   [31:0] tmp2_fu_1902_p2;
reg   [31:0] tmp2_reg_2675;
reg   [31:0] exp_table4_load_5_reg_2680;
wire   [31:0] tmp5_fu_1908_p2;
reg   [31:0] tmp5_reg_2685;
reg   [31:0] exp_table4_load_8_reg_2690;
wire   [31:0] tmp8_fu_1914_p2;
reg   [31:0] tmp8_reg_2695;
reg   [31:0] exp_table4_load_9_reg_2700;
wire   [31:0] tmp11_fu_1920_p2;
reg   [31:0] tmp11_reg_2705;
wire   [15:0] tmp_182_fu_2028_p1;
reg   [15:0] tmp_182_reg_2710;
reg   [0:0] tmp_183_reg_2715;
wire   [15:0] tmp_188_fu_2102_p1;
reg   [15:0] tmp_188_reg_2720;
reg   [0:0] tmp_189_reg_2725;
wire   [15:0] tmp_194_fu_2176_p1;
reg   [15:0] tmp_194_reg_2730;
reg   [0:0] tmp_195_reg_2735;
wire   [15:0] tmp_200_fu_2250_p1;
reg   [15:0] tmp_200_reg_2740;
reg   [0:0] tmp_201_reg_2745;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] tmp_91_0_1_fu_1468_p1;
wire   [63:0] tmp_91_0_2_fu_1507_p1;
wire   [63:0] tmp_91_0_3_fu_1546_p1;
wire   [63:0] tmp_91_1_fu_1585_p1;
wire   [63:0] tmp_91_1_2_fu_1624_p1;
wire   [63:0] tmp_91_1_3_fu_1663_p1;
wire   [63:0] tmp_91_2_fu_1702_p1;
wire   [63:0] tmp_91_2_1_fu_1741_p1;
wire   [63:0] tmp_91_2_3_fu_1780_p1;
wire   [63:0] tmp_91_3_fu_1819_p1;
wire   [63:0] tmp_91_3_1_fu_1858_p1;
wire   [63:0] tmp_91_3_2_fu_1897_p1;
wire   [63:0] tmp_85_fu_2296_p1;
wire   [63:0] tmp_86_1_fu_2335_p1;
wire   [63:0] tmp_86_2_fu_2374_p1;
wire   [63:0] tmp_86_3_fu_2413_p1;
wire  signed [32:0] tmp_79_0_1_fu_314_p1;
wire  signed [32:0] tmp_80_0_1_fu_318_p1;
wire   [32:0] r_V_0_1_fu_322_p2;
wire   [14:0] tmp_s_fu_328_p4;
wire   [17:0] tmp_108_fu_350_p1;
wire   [23:0] p_Result_84_0_1_fu_354_p3;
wire  signed [15:0] p_Result_82_0_1_ca_fu_338_p1;
wire   [0:0] tmp_88_0_1_fu_362_p2;
wire   [15:0] ret_V_21_0_1_fu_368_p2;
wire   [0:0] tmp_106_fu_342_p3;
wire   [15:0] p_0_1_fu_374_p3;
wire   [15:0] p_5_0_1_fu_382_p3;
wire   [14:0] tmp_110_fu_390_p1;
wire   [15:0] index_0_1_fu_394_p2;
wire  signed [32:0] tmp_79_0_2_fu_414_p1;
wire   [32:0] r_V_0_2_fu_418_p2;
wire   [14:0] tmp_66_fu_424_p4;
wire   [17:0] tmp_115_fu_446_p1;
wire   [23:0] p_Result_84_0_2_fu_450_p3;
wire  signed [15:0] p_Result_82_0_2_ca_fu_434_p1;
wire   [0:0] tmp_88_0_2_fu_458_p2;
wire   [15:0] ret_V_21_0_2_fu_464_p2;
wire   [0:0] tmp_114_fu_438_p3;
wire   [15:0] p_0_2_fu_470_p3;
wire   [15:0] p_5_0_2_fu_478_p3;
wire   [14:0] tmp_116_fu_486_p1;
wire   [15:0] index_0_2_fu_490_p2;
wire  signed [32:0] tmp_79_0_3_fu_510_p1;
wire   [32:0] r_V_0_3_fu_514_p2;
wire   [14:0] tmp_69_fu_520_p4;
wire   [17:0] tmp_121_fu_542_p1;
wire   [23:0] p_Result_84_0_3_fu_546_p3;
wire  signed [15:0] p_Result_82_0_3_ca_fu_530_p1;
wire   [0:0] tmp_88_0_3_fu_554_p2;
wire   [15:0] ret_V_21_0_3_fu_560_p2;
wire   [0:0] tmp_120_fu_534_p3;
wire   [15:0] p_0_3_fu_566_p3;
wire   [15:0] p_5_0_3_fu_574_p3;
wire   [14:0] tmp_122_fu_582_p1;
wire   [15:0] index_0_3_fu_586_p2;
wire   [32:0] r_V_1_fu_606_p2;
wire   [14:0] tmp_72_fu_612_p4;
wire   [17:0] tmp_127_fu_634_p1;
wire   [23:0] p_Result_84_1_fu_638_p3;
wire  signed [15:0] p_Result_82_1_cast_fu_622_p1;
wire   [0:0] tmp_88_1_fu_646_p2;
wire   [15:0] ret_V_21_1_fu_652_p2;
wire   [0:0] tmp_126_fu_626_p3;
wire   [15:0] p_1_fu_658_p3;
wire   [15:0] p_5_1_fu_666_p3;
wire   [14:0] tmp_128_fu_674_p1;
wire   [15:0] index_s_fu_678_p2;
wire   [32:0] r_V_1_2_fu_698_p2;
wire   [14:0] tmp_75_fu_704_p4;
wire   [17:0] tmp_133_fu_726_p1;
wire   [23:0] p_Result_84_1_2_fu_730_p3;
wire  signed [15:0] p_Result_82_1_2_ca_fu_714_p1;
wire   [0:0] tmp_88_1_2_fu_738_p2;
wire   [15:0] ret_V_21_1_2_fu_744_p2;
wire   [0:0] tmp_132_fu_718_p3;
wire   [15:0] p_1_2_fu_750_p3;
wire   [15:0] p_5_1_2_fu_758_p3;
wire   [14:0] tmp_134_fu_766_p1;
wire   [15:0] index_115_2_fu_770_p2;
wire   [32:0] r_V_1_3_fu_790_p2;
wire   [14:0] tmp_76_fu_796_p4;
wire   [17:0] tmp_139_fu_818_p1;
wire   [23:0] p_Result_84_1_3_fu_822_p3;
wire  signed [15:0] p_Result_82_1_3_ca_fu_806_p1;
wire   [0:0] tmp_88_1_3_fu_830_p2;
wire   [15:0] ret_V_21_1_3_fu_836_p2;
wire   [0:0] tmp_138_fu_810_p3;
wire   [15:0] p_1_3_fu_842_p3;
wire   [15:0] p_5_1_3_fu_850_p3;
wire   [14:0] tmp_140_fu_858_p1;
wire   [15:0] index_115_3_fu_862_p2;
wire   [32:0] r_V_2_fu_882_p2;
wire   [14:0] tmp_78_fu_888_p4;
wire   [17:0] tmp_145_fu_910_p1;
wire   [23:0] p_Result_84_2_fu_914_p3;
wire  signed [15:0] p_Result_82_2_cast_fu_898_p1;
wire   [0:0] tmp_88_2_fu_922_p2;
wire   [15:0] ret_V_21_2_fu_928_p2;
wire   [0:0] tmp_144_fu_902_p3;
wire   [15:0] p_2_fu_934_p3;
wire   [15:0] p_5_2_fu_942_p3;
wire   [14:0] tmp_146_fu_950_p1;
wire   [15:0] index_2_fu_954_p2;
wire   [32:0] r_V_2_1_fu_974_p2;
wire   [14:0] tmp_79_fu_980_p4;
wire   [17:0] tmp_151_fu_1002_p1;
wire   [23:0] p_Result_84_2_1_fu_1006_p3;
wire  signed [15:0] p_Result_82_2_1_ca_fu_990_p1;
wire   [0:0] tmp_88_2_1_fu_1014_p2;
wire   [15:0] ret_V_21_2_1_fu_1020_p2;
wire   [0:0] tmp_150_fu_994_p3;
wire   [15:0] p_2_1_fu_1026_p3;
wire   [15:0] p_5_2_1_fu_1034_p3;
wire   [14:0] tmp_152_fu_1042_p1;
wire   [15:0] index_2_1_fu_1046_p2;
wire   [32:0] r_V_2_3_fu_1066_p2;
wire   [14:0] tmp_80_fu_1072_p4;
wire   [17:0] tmp_157_fu_1094_p1;
wire   [23:0] p_Result_84_2_3_fu_1098_p3;
wire  signed [15:0] p_Result_82_2_3_ca_fu_1082_p1;
wire   [0:0] tmp_88_2_3_fu_1106_p2;
wire   [15:0] ret_V_21_2_3_fu_1112_p2;
wire   [0:0] tmp_156_fu_1086_p3;
wire   [15:0] p_2_3_fu_1118_p3;
wire   [15:0] p_5_2_3_fu_1126_p3;
wire   [14:0] tmp_158_fu_1134_p1;
wire   [15:0] index_2_3_fu_1138_p2;
wire   [32:0] r_V_3_fu_1158_p2;
wire   [14:0] tmp_81_fu_1164_p4;
wire   [17:0] tmp_163_fu_1186_p1;
wire   [23:0] p_Result_84_3_fu_1190_p3;
wire  signed [15:0] p_Result_82_3_cast_fu_1174_p1;
wire   [0:0] tmp_88_3_fu_1198_p2;
wire   [15:0] ret_V_21_3_fu_1204_p2;
wire   [0:0] tmp_162_fu_1178_p3;
wire   [15:0] p_3_fu_1210_p3;
wire   [15:0] p_5_3_fu_1218_p3;
wire   [14:0] tmp_164_fu_1226_p1;
wire   [15:0] index_3_fu_1230_p2;
wire   [32:0] r_V_3_1_fu_1250_p2;
wire   [14:0] tmp_82_fu_1256_p4;
wire   [17:0] tmp_169_fu_1278_p1;
wire   [23:0] p_Result_84_3_1_fu_1282_p3;
wire  signed [15:0] p_Result_82_3_1_ca_fu_1266_p1;
wire   [0:0] tmp_88_3_1_fu_1290_p2;
wire   [15:0] ret_V_21_3_1_fu_1296_p2;
wire   [0:0] tmp_168_fu_1270_p3;
wire   [15:0] p_3_1_46_fu_1302_p3;
wire   [15:0] p_5_3_1_fu_1310_p3;
wire   [14:0] tmp_170_fu_1318_p1;
wire   [15:0] index_3_1_fu_1322_p2;
wire   [32:0] r_V_3_2_fu_1342_p2;
wire   [14:0] tmp_83_fu_1348_p4;
wire   [17:0] tmp_175_fu_1370_p1;
wire   [23:0] p_Result_84_3_2_fu_1374_p3;
wire  signed [15:0] p_Result_82_3_2_ca_fu_1358_p1;
wire   [0:0] tmp_88_3_2_fu_1382_p2;
wire   [15:0] ret_V_21_3_2_fu_1388_p2;
wire   [0:0] tmp_174_fu_1362_p3;
wire   [15:0] p_3_2_47_fu_1394_p3;
wire   [15:0] p_5_3_2_fu_1402_p3;
wire   [14:0] tmp_176_fu_1410_p1;
wire   [15:0] index_3_2_fu_1414_p2;
wire   [14:0] p_3_0_1_fu_1434_p3;
wire   [4:0] tmp_113_fu_1444_p4;
wire   [0:0] icmp_fu_1454_p2;
wire   [9:0] tmp_112_fu_1440_p1;
wire   [9:0] index_1_0_1_fu_1460_p3;
wire   [14:0] p_3_0_2_fu_1473_p3;
wire   [4:0] tmp_119_fu_1483_p4;
wire   [0:0] icmp1_fu_1493_p2;
wire   [9:0] tmp_118_fu_1479_p1;
wire   [9:0] index_1_0_2_fu_1499_p3;
wire   [14:0] p_3_0_3_fu_1512_p3;
wire   [4:0] tmp_125_fu_1522_p4;
wire   [0:0] icmp2_fu_1532_p2;
wire   [9:0] tmp_124_fu_1518_p1;
wire   [9:0] index_1_0_3_fu_1538_p3;
wire   [14:0] p_3_1_fu_1551_p3;
wire   [4:0] tmp_131_fu_1561_p4;
wire   [0:0] icmp3_fu_1571_p2;
wire   [9:0] tmp_130_fu_1557_p1;
wire   [9:0] index_1_1_fu_1577_p3;
wire   [14:0] p_3_1_2_fu_1590_p3;
wire   [4:0] tmp_137_fu_1600_p4;
wire   [0:0] icmp4_fu_1610_p2;
wire   [9:0] tmp_136_fu_1596_p1;
wire   [9:0] index_1_1_2_fu_1616_p3;
wire   [14:0] p_3_1_3_fu_1629_p3;
wire   [4:0] tmp_143_fu_1639_p4;
wire   [0:0] icmp5_fu_1649_p2;
wire   [9:0] tmp_142_fu_1635_p1;
wire   [9:0] index_1_1_3_fu_1655_p3;
wire   [14:0] p_3_2_fu_1668_p3;
wire   [4:0] tmp_149_fu_1678_p4;
wire   [0:0] icmp6_fu_1688_p2;
wire   [9:0] tmp_148_fu_1674_p1;
wire   [9:0] index_1_2_fu_1694_p3;
wire   [14:0] p_3_2_1_fu_1707_p3;
wire   [4:0] tmp_155_fu_1717_p4;
wire   [0:0] icmp7_fu_1727_p2;
wire   [9:0] tmp_154_fu_1713_p1;
wire   [9:0] index_1_2_1_fu_1733_p3;
wire   [14:0] p_3_2_3_fu_1746_p3;
wire   [4:0] tmp_161_fu_1756_p4;
wire   [0:0] icmp8_fu_1766_p2;
wire   [9:0] tmp_160_fu_1752_p1;
wire   [9:0] index_1_2_3_fu_1772_p3;
wire   [14:0] p_3_3_fu_1785_p3;
wire   [4:0] tmp_167_fu_1795_p4;
wire   [0:0] icmp9_fu_1805_p2;
wire   [9:0] tmp_166_fu_1791_p1;
wire   [9:0] index_1_3_fu_1811_p3;
wire   [14:0] p_3_3_1_fu_1824_p3;
wire   [4:0] tmp_173_fu_1834_p4;
wire   [0:0] icmp10_fu_1844_p2;
wire   [9:0] tmp_172_fu_1830_p1;
wire   [9:0] index_1_3_1_fu_1850_p3;
wire   [14:0] p_3_3_2_fu_1863_p3;
wire   [4:0] tmp_179_fu_1873_p4;
wire   [0:0] icmp11_fu_1883_p2;
wire   [9:0] tmp_178_fu_1869_p1;
wire   [9:0] index_1_3_2_fu_1889_p3;
wire   [31:0] tmp3_fu_1926_p2;
wire   [31:0] tmp6_fu_1936_p2;
wire   [31:0] tmp9_fu_1946_p2;
wire   [31:0] tmp12_fu_1956_p2;
wire   [31:0] p_Val2_63_0_3_fu_1931_p2;
wire   [15:0] tmp_84_fu_1966_p4;
wire   [15:0] tmp_181_fu_1988_p1;
wire   [19:0] p_Result_4_fu_1992_p3;
wire  signed [16:0] p_Result_cast_fu_1976_p1;
wire   [0:0] tmp_77_fu_2000_p2;
wire   [16:0] ret_V_s_fu_2006_p2;
wire   [0:0] tmp_180_fu_1980_p3;
wire   [16:0] p_1_48_fu_2012_p3;
wire   [16:0] p_4_fu_2020_p3;
wire   [31:0] p_Val2_63_1_3_fu_1941_p2;
wire   [15:0] tmp_86_fu_2040_p4;
wire   [15:0] tmp_187_fu_2062_p1;
wire   [19:0] p_Result_81_1_fu_2066_p3;
wire  signed [16:0] p_Result_1_cast_fu_2050_p1;
wire   [0:0] tmp_77_1_fu_2074_p2;
wire   [16:0] ret_V_19_1_fu_2080_p2;
wire   [0:0] tmp_186_fu_2054_p3;
wire   [16:0] p_1_1_fu_2086_p3;
wire   [16:0] p_4_1_fu_2094_p3;
wire   [31:0] p_Val2_63_2_3_fu_1951_p2;
wire   [15:0] tmp_87_fu_2114_p4;
wire   [15:0] tmp_193_fu_2136_p1;
wire   [19:0] p_Result_81_2_fu_2140_p3;
wire  signed [16:0] p_Result_2_cast_fu_2124_p1;
wire   [0:0] tmp_77_2_fu_2148_p2;
wire   [16:0] ret_V_19_2_fu_2154_p2;
wire   [0:0] tmp_192_fu_2128_p3;
wire   [16:0] p_1_2_51_fu_2160_p3;
wire   [16:0] p_4_2_fu_2168_p3;
wire   [31:0] p_Val2_63_3_3_fu_1961_p2;
wire   [15:0] tmp_88_fu_2188_p4;
wire   [15:0] tmp_199_fu_2210_p1;
wire   [19:0] p_Result_81_3_fu_2214_p3;
wire  signed [16:0] p_Result_3_cast_fu_2198_p1;
wire   [0:0] tmp_77_3_fu_2222_p2;
wire   [16:0] ret_V_19_3_fu_2228_p2;
wire   [0:0] tmp_198_fu_2202_p3;
wire   [16:0] p_1_3_52_fu_2234_p3;
wire   [16:0] p_4_3_fu_2242_p3;
wire   [15:0] p_2_49_fu_2262_p3;
wire   [5:0] tmp_185_fu_2272_p4;
wire   [0:0] icmp12_fu_2282_p2;
wire   [9:0] tmp_184_fu_2268_p1;
wire   [9:0] exp_res_index_1_fu_2288_p3;
wire   [15:0] p_2_1_50_fu_2301_p3;
wire   [5:0] tmp_191_fu_2311_p4;
wire   [0:0] icmp13_fu_2321_p2;
wire   [9:0] tmp_190_fu_2307_p1;
wire   [9:0] exp_res_index_1_1_fu_2327_p3;
wire   [15:0] p_2_2_fu_2340_p3;
wire   [5:0] tmp_197_fu_2350_p4;
wire   [0:0] icmp14_fu_2360_p2;
wire   [9:0] tmp_196_fu_2346_p1;
wire   [9:0] exp_res_index_1_2_fu_2366_p3;
wire   [15:0] p_2_3_53_fu_2379_p3;
wire   [5:0] tmp_203_fu_2389_p4;
wire   [0:0] icmp15_fu_2399_p2;
wire   [9:0] tmp_202_fu_2385_p1;
wire   [9:0] exp_res_index_1_3_fu_2405_p3;
wire   [28:0] res_0_V_write_assig_fu_2418_p3;
wire   [28:0] res_1_V_write_assig_fu_2430_p3;
wire   [28:0] res_2_V_write_assig_fu_2442_p3;
wire   [28:0] res_3_V_write_assig_fu_2454_p3;
wire   [31:0] res_0_V_write_assig_1_fu_2426_p1;
wire   [31:0] res_1_V_write_assig_1_fu_2438_p1;
wire   [31:0] res_2_V_write_assig_1_fu_2450_p1;
wire   [31:0] res_3_V_write_assig_1_fu_2462_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

softmax_exp_table4 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table4_address0),
    .ce0(exp_table4_ce0),
    .q0(exp_table4_q0),
    .address1(exp_table4_address1),
    .ce1(exp_table4_ce1),
    .q1(exp_table4_q1),
    .address2(exp_table4_address2),
    .ce2(exp_table4_ce2),
    .q2(exp_table4_q2),
    .address3(exp_table4_address3),
    .ce3(exp_table4_ce3),
    .q3(exp_table4_q3),
    .address4(exp_table4_address4),
    .ce4(exp_table4_ce4),
    .q4(exp_table4_q4),
    .address5(exp_table4_address5),
    .ce5(exp_table4_ce5),
    .q5(exp_table4_q5),
    .address6(exp_table4_address6),
    .ce6(exp_table4_ce6),
    .q6(exp_table4_q6),
    .address7(exp_table4_address7),
    .ce7(exp_table4_ce7),
    .q7(exp_table4_q7),
    .address8(exp_table4_address8),
    .ce8(exp_table4_ce8),
    .q8(exp_table4_q8),
    .address9(exp_table4_address9),
    .ce9(exp_table4_ce9),
    .q9(exp_table4_q9),
    .address10(exp_table4_address10),
    .ce10(exp_table4_ce10),
    .q10(exp_table4_q10),
    .address11(exp_table4_address11),
    .ce11(exp_table4_ce11),
    .q11(exp_table4_q11)
);

softmax_invert_taAem #(
    .DataWidth( 25 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table5_address0),
    .ce0(invert_table5_ce0),
    .q0(invert_table5_q0),
    .address1(invert_table5_address1),
    .ce1(invert_table5_ce1),
    .q1(invert_table5_q1),
    .address2(invert_table5_address2),
    .ce2(invert_table5_ce2),
    .q2(invert_table5_q2),
    .address3(invert_table5_address3),
    .ce3(invert_table5_ce3),
    .q3(invert_table5_q3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table4_load_2_reg_2670 <= exp_table4_q2;
        exp_table4_load_5_reg_2680 <= exp_table4_q5;
        exp_table4_load_8_reg_2690 <= exp_table4_q8;
        exp_table4_load_9_reg_2700 <= exp_table4_q9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        index_0_1_cast_reg_2490 <= index_0_1_cast_fu_400_p2;
        index_0_2_cast_reg_2500 <= index_0_2_cast_fu_496_p2;
        index_0_3_cast_reg_2510 <= index_0_3_cast_fu_592_p2;
        index_115_2_cast_reg_2530 <= index_115_2_cast_fu_776_p2;
        index_115_3_cast_reg_2540 <= index_115_3_cast_fu_868_p2;
        index_2_1_cast_reg_2560 <= index_2_1_cast_fu_1052_p2;
        index_2_3_cast_reg_2570 <= index_2_3_cast_fu_1144_p2;
        index_2_cast_reg_2550 <= index_2_cast_fu_960_p2;
        index_3_1_cast_reg_2590 <= index_3_1_cast_fu_1328_p2;
        index_3_2_cast_reg_2600 <= index_3_2_cast_fu_1420_p2;
        index_3_cast_reg_2580 <= index_3_cast_fu_1236_p2;
        index_cast_reg_2520 <= index_cast_fu_684_p2;
        tmp_111_reg_2495 <= index_0_1_fu_394_p2[32'd15];
        tmp_117_reg_2505 <= index_0_2_fu_490_p2[32'd15];
        tmp_123_reg_2515 <= index_0_3_fu_586_p2[32'd15];
        tmp_129_reg_2525 <= index_s_fu_678_p2[32'd15];
        tmp_135_reg_2535 <= index_115_2_fu_770_p2[32'd15];
        tmp_141_reg_2545 <= index_115_3_fu_862_p2[32'd15];
        tmp_147_reg_2555 <= index_2_fu_954_p2[32'd15];
        tmp_153_reg_2565 <= index_2_1_fu_1046_p2[32'd15];
        tmp_159_reg_2575 <= index_2_3_fu_1138_p2[32'd15];
        tmp_165_reg_2585 <= index_3_fu_1230_p2[32'd15];
        tmp_171_reg_2595 <= index_3_1_fu_1322_p2[32'd15];
        tmp_177_reg_2605 <= index_3_2_fu_1414_p2[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp11_reg_2705 <= tmp11_fu_1920_p2;
        tmp2_reg_2675 <= tmp2_fu_1902_p2;
        tmp5_reg_2685 <= tmp5_fu_1908_p2;
        tmp8_reg_2695 <= tmp8_fu_1914_p2;
        tmp_182_reg_2710 <= tmp_182_fu_2028_p1;
        tmp_183_reg_2715 <= p_4_fu_2020_p3[32'd16];
        tmp_188_reg_2720 <= tmp_188_fu_2102_p1;
        tmp_189_reg_2725 <= p_4_1_fu_2094_p3[32'd16];
        tmp_194_reg_2730 <= tmp_194_fu_2176_p1;
        tmp_195_reg_2735 <= p_4_2_fu_2168_p3[32'd16];
        tmp_200_reg_2740 <= tmp_200_fu_2250_p1;
        tmp_201_reg_2745 <= p_4_3_fu_2242_p3[32'd16];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce0 = 1'b1;
    end else begin
        exp_table4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce1 = 1'b1;
    end else begin
        exp_table4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce10 = 1'b1;
    end else begin
        exp_table4_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce11 = 1'b1;
    end else begin
        exp_table4_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce2 = 1'b1;
    end else begin
        exp_table4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce3 = 1'b1;
    end else begin
        exp_table4_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce4 = 1'b1;
    end else begin
        exp_table4_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce5 = 1'b1;
    end else begin
        exp_table4_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce6 = 1'b1;
    end else begin
        exp_table4_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce7 = 1'b1;
    end else begin
        exp_table4_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce8 = 1'b1;
    end else begin
        exp_table4_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table4_ce9 = 1'b1;
    end else begin
        exp_table4_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        invert_table5_ce0 = 1'b1;
    end else begin
        invert_table5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        invert_table5_ce1 = 1'b1;
    end else begin
        invert_table5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        invert_table5_ce2 = 1'b1;
    end else begin
        invert_table5_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        invert_table5_ce3 = 1'b1;
    end else begin
        invert_table5_ce3 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = res_0_V_write_assig_1_fu_2426_p1;

assign ap_return_1 = res_1_V_write_assig_1_fu_2438_p1;

assign ap_return_2 = res_2_V_write_assig_1_fu_2450_p1;

assign ap_return_3 = res_3_V_write_assig_1_fu_2462_p1;

assign exp_res_index_1_1_fu_2327_p3 = ((icmp13_fu_2321_p2[0:0] === 1'b1) ? 10'd1023 : tmp_190_fu_2307_p1);

assign exp_res_index_1_2_fu_2366_p3 = ((icmp14_fu_2360_p2[0:0] === 1'b1) ? 10'd1023 : tmp_196_fu_2346_p1);

assign exp_res_index_1_3_fu_2405_p3 = ((icmp15_fu_2399_p2[0:0] === 1'b1) ? 10'd1023 : tmp_202_fu_2385_p1);

assign exp_res_index_1_fu_2288_p3 = ((icmp12_fu_2282_p2[0:0] === 1'b1) ? 10'd1023 : tmp_184_fu_2268_p1);

assign exp_table4_address0 = tmp_91_0_1_fu_1468_p1;

assign exp_table4_address1 = tmp_91_0_2_fu_1507_p1;

assign exp_table4_address10 = tmp_91_3_1_fu_1858_p1;

assign exp_table4_address11 = tmp_91_3_2_fu_1897_p1;

assign exp_table4_address2 = tmp_91_0_3_fu_1546_p1;

assign exp_table4_address3 = tmp_91_1_fu_1585_p1;

assign exp_table4_address4 = tmp_91_1_2_fu_1624_p1;

assign exp_table4_address5 = tmp_91_1_3_fu_1663_p1;

assign exp_table4_address6 = tmp_91_2_fu_1702_p1;

assign exp_table4_address7 = tmp_91_2_1_fu_1741_p1;

assign exp_table4_address8 = tmp_91_2_3_fu_1780_p1;

assign exp_table4_address9 = tmp_91_3_fu_1819_p1;

assign icmp10_fu_1844_p2 = ((tmp_173_fu_1834_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp11_fu_1883_p2 = ((tmp_179_fu_1873_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp12_fu_2282_p2 = ((tmp_185_fu_2272_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp13_fu_2321_p2 = ((tmp_191_fu_2311_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp14_fu_2360_p2 = ((tmp_197_fu_2350_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp15_fu_2399_p2 = ((tmp_203_fu_2389_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp1_fu_1493_p2 = ((tmp_119_fu_1483_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_1532_p2 = ((tmp_125_fu_1522_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_1571_p2 = ((tmp_131_fu_1561_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_1610_p2 = ((tmp_137_fu_1600_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_1649_p2 = ((tmp_143_fu_1639_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_1688_p2 = ((tmp_149_fu_1678_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp7_fu_1727_p2 = ((tmp_155_fu_1717_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp8_fu_1766_p2 = ((tmp_161_fu_1756_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp9_fu_1805_p2 = ((tmp_167_fu_1795_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1454_p2 = ((tmp_113_fu_1444_p4 != 5'd0) ? 1'b1 : 1'b0);

assign index_0_1_cast_fu_400_p2 = (15'd512 + tmp_110_fu_390_p1);

assign index_0_1_fu_394_p2 = (16'd512 + p_5_0_1_fu_382_p3);

assign index_0_2_cast_fu_496_p2 = (15'd512 + tmp_116_fu_486_p1);

assign index_0_2_fu_490_p2 = (16'd512 + p_5_0_2_fu_478_p3);

assign index_0_3_cast_fu_592_p2 = (15'd512 + tmp_122_fu_582_p1);

assign index_0_3_fu_586_p2 = (16'd512 + p_5_0_3_fu_574_p3);

assign index_115_2_cast_fu_776_p2 = (15'd512 + tmp_134_fu_766_p1);

assign index_115_2_fu_770_p2 = (16'd512 + p_5_1_2_fu_758_p3);

assign index_115_3_cast_fu_868_p2 = (15'd512 + tmp_140_fu_858_p1);

assign index_115_3_fu_862_p2 = (16'd512 + p_5_1_3_fu_850_p3);

assign index_1_0_1_fu_1460_p3 = ((icmp_fu_1454_p2[0:0] === 1'b1) ? 10'd1023 : tmp_112_fu_1440_p1);

assign index_1_0_2_fu_1499_p3 = ((icmp1_fu_1493_p2[0:0] === 1'b1) ? 10'd1023 : tmp_118_fu_1479_p1);

assign index_1_0_3_fu_1538_p3 = ((icmp2_fu_1532_p2[0:0] === 1'b1) ? 10'd1023 : tmp_124_fu_1518_p1);

assign index_1_1_2_fu_1616_p3 = ((icmp4_fu_1610_p2[0:0] === 1'b1) ? 10'd1023 : tmp_136_fu_1596_p1);

assign index_1_1_3_fu_1655_p3 = ((icmp5_fu_1649_p2[0:0] === 1'b1) ? 10'd1023 : tmp_142_fu_1635_p1);

assign index_1_1_fu_1577_p3 = ((icmp3_fu_1571_p2[0:0] === 1'b1) ? 10'd1023 : tmp_130_fu_1557_p1);

assign index_1_2_1_fu_1733_p3 = ((icmp7_fu_1727_p2[0:0] === 1'b1) ? 10'd1023 : tmp_154_fu_1713_p1);

assign index_1_2_3_fu_1772_p3 = ((icmp8_fu_1766_p2[0:0] === 1'b1) ? 10'd1023 : tmp_160_fu_1752_p1);

assign index_1_2_fu_1694_p3 = ((icmp6_fu_1688_p2[0:0] === 1'b1) ? 10'd1023 : tmp_148_fu_1674_p1);

assign index_1_3_1_fu_1850_p3 = ((icmp10_fu_1844_p2[0:0] === 1'b1) ? 10'd1023 : tmp_172_fu_1830_p1);

assign index_1_3_2_fu_1889_p3 = ((icmp11_fu_1883_p2[0:0] === 1'b1) ? 10'd1023 : tmp_178_fu_1869_p1);

assign index_1_3_fu_1811_p3 = ((icmp9_fu_1805_p2[0:0] === 1'b1) ? 10'd1023 : tmp_166_fu_1791_p1);

assign index_2_1_cast_fu_1052_p2 = (15'd512 + tmp_152_fu_1042_p1);

assign index_2_1_fu_1046_p2 = (16'd512 + p_5_2_1_fu_1034_p3);

assign index_2_3_cast_fu_1144_p2 = (15'd512 + tmp_158_fu_1134_p1);

assign index_2_3_fu_1138_p2 = (16'd512 + p_5_2_3_fu_1126_p3);

assign index_2_cast_fu_960_p2 = (15'd512 + tmp_146_fu_950_p1);

assign index_2_fu_954_p2 = (16'd512 + p_5_2_fu_942_p3);

assign index_3_1_cast_fu_1328_p2 = (15'd512 + tmp_170_fu_1318_p1);

assign index_3_1_fu_1322_p2 = (16'd512 + p_5_3_1_fu_1310_p3);

assign index_3_2_cast_fu_1420_p2 = (15'd512 + tmp_176_fu_1410_p1);

assign index_3_2_fu_1414_p2 = (16'd512 + p_5_3_2_fu_1402_p3);

assign index_3_cast_fu_1236_p2 = (15'd512 + tmp_164_fu_1226_p1);

assign index_3_fu_1230_p2 = (16'd512 + p_5_3_fu_1218_p3);

assign index_cast_fu_684_p2 = (15'd512 + tmp_128_fu_674_p1);

assign index_s_fu_678_p2 = (16'd512 + p_5_1_fu_666_p3);

assign invert_table5_address0 = tmp_85_fu_2296_p1;

assign invert_table5_address1 = tmp_86_1_fu_2335_p1;

assign invert_table5_address2 = tmp_86_2_fu_2374_p1;

assign invert_table5_address3 = tmp_86_3_fu_2413_p1;

assign p_0_1_fu_374_p3 = ((tmp_88_0_1_fu_362_p2[0:0] === 1'b1) ? p_Result_82_0_1_ca_fu_338_p1 : ret_V_21_0_1_fu_368_p2);

assign p_0_2_fu_470_p3 = ((tmp_88_0_2_fu_458_p2[0:0] === 1'b1) ? p_Result_82_0_2_ca_fu_434_p1 : ret_V_21_0_2_fu_464_p2);

assign p_0_3_fu_566_p3 = ((tmp_88_0_3_fu_554_p2[0:0] === 1'b1) ? p_Result_82_0_3_ca_fu_530_p1 : ret_V_21_0_3_fu_560_p2);

assign p_1_1_fu_2086_p3 = ((tmp_77_1_fu_2074_p2[0:0] === 1'b1) ? p_Result_1_cast_fu_2050_p1 : ret_V_19_1_fu_2080_p2);

assign p_1_2_51_fu_2160_p3 = ((tmp_77_2_fu_2148_p2[0:0] === 1'b1) ? p_Result_2_cast_fu_2124_p1 : ret_V_19_2_fu_2154_p2);

assign p_1_2_fu_750_p3 = ((tmp_88_1_2_fu_738_p2[0:0] === 1'b1) ? p_Result_82_1_2_ca_fu_714_p1 : ret_V_21_1_2_fu_744_p2);

assign p_1_3_52_fu_2234_p3 = ((tmp_77_3_fu_2222_p2[0:0] === 1'b1) ? p_Result_3_cast_fu_2198_p1 : ret_V_19_3_fu_2228_p2);

assign p_1_3_fu_842_p3 = ((tmp_88_1_3_fu_830_p2[0:0] === 1'b1) ? p_Result_82_1_3_ca_fu_806_p1 : ret_V_21_1_3_fu_836_p2);

assign p_1_48_fu_2012_p3 = ((tmp_77_fu_2000_p2[0:0] === 1'b1) ? p_Result_cast_fu_1976_p1 : ret_V_s_fu_2006_p2);

assign p_1_fu_658_p3 = ((tmp_88_1_fu_646_p2[0:0] === 1'b1) ? p_Result_82_1_cast_fu_622_p1 : ret_V_21_1_fu_652_p2);

assign p_2_1_50_fu_2301_p3 = ((tmp_189_reg_2725[0:0] === 1'b1) ? 16'd0 : tmp_188_reg_2720);

assign p_2_1_fu_1026_p3 = ((tmp_88_2_1_fu_1014_p2[0:0] === 1'b1) ? p_Result_82_2_1_ca_fu_990_p1 : ret_V_21_2_1_fu_1020_p2);

assign p_2_2_fu_2340_p3 = ((tmp_195_reg_2735[0:0] === 1'b1) ? 16'd0 : tmp_194_reg_2730);

assign p_2_3_53_fu_2379_p3 = ((tmp_201_reg_2745[0:0] === 1'b1) ? 16'd0 : tmp_200_reg_2740);

assign p_2_3_fu_1118_p3 = ((tmp_88_2_3_fu_1106_p2[0:0] === 1'b1) ? p_Result_82_2_3_ca_fu_1082_p1 : ret_V_21_2_3_fu_1112_p2);

assign p_2_49_fu_2262_p3 = ((tmp_183_reg_2715[0:0] === 1'b1) ? 16'd0 : tmp_182_reg_2710);

assign p_2_fu_934_p3 = ((tmp_88_2_fu_922_p2[0:0] === 1'b1) ? p_Result_82_2_cast_fu_898_p1 : ret_V_21_2_fu_928_p2);

assign p_3_0_1_fu_1434_p3 = ((tmp_111_reg_2495[0:0] === 1'b1) ? 15'd0 : index_0_1_cast_reg_2490);

assign p_3_0_2_fu_1473_p3 = ((tmp_117_reg_2505[0:0] === 1'b1) ? 15'd0 : index_0_2_cast_reg_2500);

assign p_3_0_3_fu_1512_p3 = ((tmp_123_reg_2515[0:0] === 1'b1) ? 15'd0 : index_0_3_cast_reg_2510);

assign p_3_1_2_fu_1590_p3 = ((tmp_135_reg_2535[0:0] === 1'b1) ? 15'd0 : index_115_2_cast_reg_2530);

assign p_3_1_3_fu_1629_p3 = ((tmp_141_reg_2545[0:0] === 1'b1) ? 15'd0 : index_115_3_cast_reg_2540);

assign p_3_1_46_fu_1302_p3 = ((tmp_88_3_1_fu_1290_p2[0:0] === 1'b1) ? p_Result_82_3_1_ca_fu_1266_p1 : ret_V_21_3_1_fu_1296_p2);

assign p_3_1_fu_1551_p3 = ((tmp_129_reg_2525[0:0] === 1'b1) ? 15'd0 : index_cast_reg_2520);

assign p_3_2_1_fu_1707_p3 = ((tmp_153_reg_2565[0:0] === 1'b1) ? 15'd0 : index_2_1_cast_reg_2560);

assign p_3_2_3_fu_1746_p3 = ((tmp_159_reg_2575[0:0] === 1'b1) ? 15'd0 : index_2_3_cast_reg_2570);

assign p_3_2_47_fu_1394_p3 = ((tmp_88_3_2_fu_1382_p2[0:0] === 1'b1) ? p_Result_82_3_2_ca_fu_1358_p1 : ret_V_21_3_2_fu_1388_p2);

assign p_3_2_fu_1668_p3 = ((tmp_147_reg_2555[0:0] === 1'b1) ? 15'd0 : index_2_cast_reg_2550);

assign p_3_3_1_fu_1824_p3 = ((tmp_171_reg_2595[0:0] === 1'b1) ? 15'd0 : index_3_1_cast_reg_2590);

assign p_3_3_2_fu_1863_p3 = ((tmp_177_reg_2605[0:0] === 1'b1) ? 15'd0 : index_3_2_cast_reg_2600);

assign p_3_3_fu_1785_p3 = ((tmp_165_reg_2585[0:0] === 1'b1) ? 15'd0 : index_3_cast_reg_2580);

assign p_3_fu_1210_p3 = ((tmp_88_3_fu_1198_p2[0:0] === 1'b1) ? p_Result_82_3_cast_fu_1174_p1 : ret_V_21_3_fu_1204_p2);

assign p_4_1_fu_2094_p3 = ((tmp_186_fu_2054_p3[0:0] === 1'b1) ? p_1_1_fu_2086_p3 : p_Result_1_cast_fu_2050_p1);

assign p_4_2_fu_2168_p3 = ((tmp_192_fu_2128_p3[0:0] === 1'b1) ? p_1_2_51_fu_2160_p3 : p_Result_2_cast_fu_2124_p1);

assign p_4_3_fu_2242_p3 = ((tmp_198_fu_2202_p3[0:0] === 1'b1) ? p_1_3_52_fu_2234_p3 : p_Result_3_cast_fu_2198_p1);

assign p_4_fu_2020_p3 = ((tmp_180_fu_1980_p3[0:0] === 1'b1) ? p_1_48_fu_2012_p3 : p_Result_cast_fu_1976_p1);

assign p_5_0_1_fu_382_p3 = ((tmp_106_fu_342_p3[0:0] === 1'b1) ? p_0_1_fu_374_p3 : p_Result_82_0_1_ca_fu_338_p1);

assign p_5_0_2_fu_478_p3 = ((tmp_114_fu_438_p3[0:0] === 1'b1) ? p_0_2_fu_470_p3 : p_Result_82_0_2_ca_fu_434_p1);

assign p_5_0_3_fu_574_p3 = ((tmp_120_fu_534_p3[0:0] === 1'b1) ? p_0_3_fu_566_p3 : p_Result_82_0_3_ca_fu_530_p1);

assign p_5_1_2_fu_758_p3 = ((tmp_132_fu_718_p3[0:0] === 1'b1) ? p_1_2_fu_750_p3 : p_Result_82_1_2_ca_fu_714_p1);

assign p_5_1_3_fu_850_p3 = ((tmp_138_fu_810_p3[0:0] === 1'b1) ? p_1_3_fu_842_p3 : p_Result_82_1_3_ca_fu_806_p1);

assign p_5_1_fu_666_p3 = ((tmp_126_fu_626_p3[0:0] === 1'b1) ? p_1_fu_658_p3 : p_Result_82_1_cast_fu_622_p1);

assign p_5_2_1_fu_1034_p3 = ((tmp_150_fu_994_p3[0:0] === 1'b1) ? p_2_1_fu_1026_p3 : p_Result_82_2_1_ca_fu_990_p1);

assign p_5_2_3_fu_1126_p3 = ((tmp_156_fu_1086_p3[0:0] === 1'b1) ? p_2_3_fu_1118_p3 : p_Result_82_2_3_ca_fu_1082_p1);

assign p_5_2_fu_942_p3 = ((tmp_144_fu_902_p3[0:0] === 1'b1) ? p_2_fu_934_p3 : p_Result_82_2_cast_fu_898_p1);

assign p_5_3_1_fu_1310_p3 = ((tmp_168_fu_1270_p3[0:0] === 1'b1) ? p_3_1_46_fu_1302_p3 : p_Result_82_3_1_ca_fu_1266_p1);

assign p_5_3_2_fu_1402_p3 = ((tmp_174_fu_1362_p3[0:0] === 1'b1) ? p_3_2_47_fu_1394_p3 : p_Result_82_3_2_ca_fu_1358_p1);

assign p_5_3_fu_1218_p3 = ((tmp_162_fu_1178_p3[0:0] === 1'b1) ? p_3_fu_1210_p3 : p_Result_82_3_cast_fu_1174_p1);

assign p_Result_1_cast_fu_2050_p1 = $signed(tmp_86_fu_2040_p4);

assign p_Result_2_cast_fu_2124_p1 = $signed(tmp_87_fu_2114_p4);

assign p_Result_3_cast_fu_2198_p1 = $signed(tmp_88_fu_2188_p4);

assign p_Result_4_fu_1992_p3 = {{tmp_181_fu_1988_p1}, {4'd0}};

assign p_Result_81_1_fu_2066_p3 = {{tmp_187_fu_2062_p1}, {4'd0}};

assign p_Result_81_2_fu_2140_p3 = {{tmp_193_fu_2136_p1}, {4'd0}};

assign p_Result_81_3_fu_2214_p3 = {{tmp_199_fu_2210_p1}, {4'd0}};

assign p_Result_82_0_1_ca_fu_338_p1 = $signed(tmp_s_fu_328_p4);

assign p_Result_82_0_2_ca_fu_434_p1 = $signed(tmp_66_fu_424_p4);

assign p_Result_82_0_3_ca_fu_530_p1 = $signed(tmp_69_fu_520_p4);

assign p_Result_82_1_2_ca_fu_714_p1 = $signed(tmp_75_fu_704_p4);

assign p_Result_82_1_3_ca_fu_806_p1 = $signed(tmp_76_fu_796_p4);

assign p_Result_82_1_cast_fu_622_p1 = $signed(tmp_72_fu_612_p4);

assign p_Result_82_2_1_ca_fu_990_p1 = $signed(tmp_79_fu_980_p4);

assign p_Result_82_2_3_ca_fu_1082_p1 = $signed(tmp_80_fu_1072_p4);

assign p_Result_82_2_cast_fu_898_p1 = $signed(tmp_78_fu_888_p4);

assign p_Result_82_3_1_ca_fu_1266_p1 = $signed(tmp_82_fu_1256_p4);

assign p_Result_82_3_2_ca_fu_1358_p1 = $signed(tmp_83_fu_1348_p4);

assign p_Result_82_3_cast_fu_1174_p1 = $signed(tmp_81_fu_1164_p4);

assign p_Result_84_0_1_fu_354_p3 = {{tmp_108_fu_350_p1}, {6'd0}};

assign p_Result_84_0_2_fu_450_p3 = {{tmp_115_fu_446_p1}, {6'd0}};

assign p_Result_84_0_3_fu_546_p3 = {{tmp_121_fu_542_p1}, {6'd0}};

assign p_Result_84_1_2_fu_730_p3 = {{tmp_133_fu_726_p1}, {6'd0}};

assign p_Result_84_1_3_fu_822_p3 = {{tmp_139_fu_818_p1}, {6'd0}};

assign p_Result_84_1_fu_638_p3 = {{tmp_127_fu_634_p1}, {6'd0}};

assign p_Result_84_2_1_fu_1006_p3 = {{tmp_151_fu_1002_p1}, {6'd0}};

assign p_Result_84_2_3_fu_1098_p3 = {{tmp_157_fu_1094_p1}, {6'd0}};

assign p_Result_84_2_fu_914_p3 = {{tmp_145_fu_910_p1}, {6'd0}};

assign p_Result_84_3_1_fu_1282_p3 = {{tmp_169_fu_1278_p1}, {6'd0}};

assign p_Result_84_3_2_fu_1374_p3 = {{tmp_175_fu_1370_p1}, {6'd0}};

assign p_Result_84_3_fu_1190_p3 = {{tmp_163_fu_1186_p1}, {6'd0}};

assign p_Result_cast_fu_1976_p1 = $signed(tmp_84_fu_1966_p4);

assign p_Val2_63_0_3_fu_1931_p2 = (tmp2_reg_2675 + tmp3_fu_1926_p2);

assign p_Val2_63_1_3_fu_1941_p2 = (tmp5_reg_2685 + tmp6_fu_1936_p2);

assign p_Val2_63_2_3_fu_1951_p2 = (tmp8_reg_2695 + tmp9_fu_1946_p2);

assign p_Val2_63_3_3_fu_1961_p2 = (tmp11_reg_2705 + tmp12_fu_1956_p2);

assign r_V_0_1_fu_322_p2 = ($signed(tmp_79_0_1_fu_314_p1) - $signed(tmp_80_0_1_fu_318_p1));

assign r_V_0_2_fu_418_p2 = ($signed(tmp_79_0_2_fu_414_p1) - $signed(tmp_80_0_1_fu_318_p1));

assign r_V_0_3_fu_514_p2 = ($signed(tmp_79_0_3_fu_510_p1) - $signed(tmp_80_0_1_fu_318_p1));

assign r_V_1_2_fu_698_p2 = ($signed(tmp_79_0_2_fu_414_p1) - $signed(tmp_79_0_1_fu_314_p1));

assign r_V_1_3_fu_790_p2 = ($signed(tmp_79_0_3_fu_510_p1) - $signed(tmp_79_0_1_fu_314_p1));

assign r_V_1_fu_606_p2 = ($signed(tmp_80_0_1_fu_318_p1) - $signed(tmp_79_0_1_fu_314_p1));

assign r_V_2_1_fu_974_p2 = ($signed(tmp_79_0_1_fu_314_p1) - $signed(tmp_79_0_2_fu_414_p1));

assign r_V_2_3_fu_1066_p2 = ($signed(tmp_79_0_3_fu_510_p1) - $signed(tmp_79_0_2_fu_414_p1));

assign r_V_2_fu_882_p2 = ($signed(tmp_80_0_1_fu_318_p1) - $signed(tmp_79_0_2_fu_414_p1));

assign r_V_3_1_fu_1250_p2 = ($signed(tmp_79_0_1_fu_314_p1) - $signed(tmp_79_0_3_fu_510_p1));

assign r_V_3_2_fu_1342_p2 = ($signed(tmp_79_0_2_fu_414_p1) - $signed(tmp_79_0_3_fu_510_p1));

assign r_V_3_fu_1158_p2 = ($signed(tmp_80_0_1_fu_318_p1) - $signed(tmp_79_0_3_fu_510_p1));

assign res_0_V_write_assig_1_fu_2426_p1 = res_0_V_write_assig_fu_2418_p3;

assign res_0_V_write_assig_fu_2418_p3 = {{invert_table5_q0}, {4'd0}};

assign res_1_V_write_assig_1_fu_2438_p1 = res_1_V_write_assig_fu_2430_p3;

assign res_1_V_write_assig_fu_2430_p3 = {{invert_table5_q1}, {4'd0}};

assign res_2_V_write_assig_1_fu_2450_p1 = res_2_V_write_assig_fu_2442_p3;

assign res_2_V_write_assig_fu_2442_p3 = {{invert_table5_q2}, {4'd0}};

assign res_3_V_write_assig_1_fu_2462_p1 = res_3_V_write_assig_fu_2454_p3;

assign res_3_V_write_assig_fu_2454_p3 = {{invert_table5_q3}, {4'd0}};

assign ret_V_19_1_fu_2080_p2 = ($signed(17'd1) + $signed(p_Result_1_cast_fu_2050_p1));

assign ret_V_19_2_fu_2154_p2 = ($signed(17'd1) + $signed(p_Result_2_cast_fu_2124_p1));

assign ret_V_19_3_fu_2228_p2 = ($signed(17'd1) + $signed(p_Result_3_cast_fu_2198_p1));

assign ret_V_21_0_1_fu_368_p2 = ($signed(16'd1) + $signed(p_Result_82_0_1_ca_fu_338_p1));

assign ret_V_21_0_2_fu_464_p2 = ($signed(16'd1) + $signed(p_Result_82_0_2_ca_fu_434_p1));

assign ret_V_21_0_3_fu_560_p2 = ($signed(16'd1) + $signed(p_Result_82_0_3_ca_fu_530_p1));

assign ret_V_21_1_2_fu_744_p2 = ($signed(16'd1) + $signed(p_Result_82_1_2_ca_fu_714_p1));

assign ret_V_21_1_3_fu_836_p2 = ($signed(16'd1) + $signed(p_Result_82_1_3_ca_fu_806_p1));

assign ret_V_21_1_fu_652_p2 = ($signed(16'd1) + $signed(p_Result_82_1_cast_fu_622_p1));

assign ret_V_21_2_1_fu_1020_p2 = ($signed(16'd1) + $signed(p_Result_82_2_1_ca_fu_990_p1));

assign ret_V_21_2_3_fu_1112_p2 = ($signed(16'd1) + $signed(p_Result_82_2_3_ca_fu_1082_p1));

assign ret_V_21_2_fu_928_p2 = ($signed(16'd1) + $signed(p_Result_82_2_cast_fu_898_p1));

assign ret_V_21_3_1_fu_1296_p2 = ($signed(16'd1) + $signed(p_Result_82_3_1_ca_fu_1266_p1));

assign ret_V_21_3_2_fu_1388_p2 = ($signed(16'd1) + $signed(p_Result_82_3_2_ca_fu_1358_p1));

assign ret_V_21_3_fu_1204_p2 = ($signed(16'd1) + $signed(p_Result_82_3_cast_fu_1174_p1));

assign ret_V_s_fu_2006_p2 = ($signed(17'd1) + $signed(p_Result_cast_fu_1976_p1));

assign tmp11_fu_1920_p2 = (exp_table4_q11 + exp_table4_q10);

assign tmp12_fu_1956_p2 = (32'd1048576 + exp_table4_load_9_reg_2700);

assign tmp2_fu_1902_p2 = (exp_table4_q0 + exp_table4_q1);

assign tmp3_fu_1926_p2 = (32'd1048576 + exp_table4_load_2_reg_2670);

assign tmp5_fu_1908_p2 = (exp_table4_q3 + exp_table4_q4);

assign tmp6_fu_1936_p2 = (32'd1048576 + exp_table4_load_5_reg_2680);

assign tmp8_fu_1914_p2 = (exp_table4_q6 + exp_table4_q7);

assign tmp9_fu_1946_p2 = (32'd1048576 + exp_table4_load_8_reg_2690);

assign tmp_106_fu_342_p3 = r_V_0_1_fu_322_p2[32'd32];

assign tmp_108_fu_350_p1 = r_V_0_1_fu_322_p2[17:0];

assign tmp_110_fu_390_p1 = p_5_0_1_fu_382_p3[14:0];

assign tmp_112_fu_1440_p1 = p_3_0_1_fu_1434_p3[9:0];

assign tmp_113_fu_1444_p4 = {{p_3_0_1_fu_1434_p3[14:10]}};

assign tmp_114_fu_438_p3 = r_V_0_2_fu_418_p2[32'd32];

assign tmp_115_fu_446_p1 = r_V_0_2_fu_418_p2[17:0];

assign tmp_116_fu_486_p1 = p_5_0_2_fu_478_p3[14:0];

assign tmp_118_fu_1479_p1 = p_3_0_2_fu_1473_p3[9:0];

assign tmp_119_fu_1483_p4 = {{p_3_0_2_fu_1473_p3[14:10]}};

assign tmp_120_fu_534_p3 = r_V_0_3_fu_514_p2[32'd32];

assign tmp_121_fu_542_p1 = r_V_0_3_fu_514_p2[17:0];

assign tmp_122_fu_582_p1 = p_5_0_3_fu_574_p3[14:0];

assign tmp_124_fu_1518_p1 = p_3_0_3_fu_1512_p3[9:0];

assign tmp_125_fu_1522_p4 = {{p_3_0_3_fu_1512_p3[14:10]}};

assign tmp_126_fu_626_p3 = r_V_1_fu_606_p2[32'd32];

assign tmp_127_fu_634_p1 = r_V_1_fu_606_p2[17:0];

assign tmp_128_fu_674_p1 = p_5_1_fu_666_p3[14:0];

assign tmp_130_fu_1557_p1 = p_3_1_fu_1551_p3[9:0];

assign tmp_131_fu_1561_p4 = {{p_3_1_fu_1551_p3[14:10]}};

assign tmp_132_fu_718_p3 = r_V_1_2_fu_698_p2[32'd32];

assign tmp_133_fu_726_p1 = r_V_1_2_fu_698_p2[17:0];

assign tmp_134_fu_766_p1 = p_5_1_2_fu_758_p3[14:0];

assign tmp_136_fu_1596_p1 = p_3_1_2_fu_1590_p3[9:0];

assign tmp_137_fu_1600_p4 = {{p_3_1_2_fu_1590_p3[14:10]}};

assign tmp_138_fu_810_p3 = r_V_1_3_fu_790_p2[32'd32];

assign tmp_139_fu_818_p1 = r_V_1_3_fu_790_p2[17:0];

assign tmp_140_fu_858_p1 = p_5_1_3_fu_850_p3[14:0];

assign tmp_142_fu_1635_p1 = p_3_1_3_fu_1629_p3[9:0];

assign tmp_143_fu_1639_p4 = {{p_3_1_3_fu_1629_p3[14:10]}};

assign tmp_144_fu_902_p3 = r_V_2_fu_882_p2[32'd32];

assign tmp_145_fu_910_p1 = r_V_2_fu_882_p2[17:0];

assign tmp_146_fu_950_p1 = p_5_2_fu_942_p3[14:0];

assign tmp_148_fu_1674_p1 = p_3_2_fu_1668_p3[9:0];

assign tmp_149_fu_1678_p4 = {{p_3_2_fu_1668_p3[14:10]}};

assign tmp_150_fu_994_p3 = r_V_2_1_fu_974_p2[32'd32];

assign tmp_151_fu_1002_p1 = r_V_2_1_fu_974_p2[17:0];

assign tmp_152_fu_1042_p1 = p_5_2_1_fu_1034_p3[14:0];

assign tmp_154_fu_1713_p1 = p_3_2_1_fu_1707_p3[9:0];

assign tmp_155_fu_1717_p4 = {{p_3_2_1_fu_1707_p3[14:10]}};

assign tmp_156_fu_1086_p3 = r_V_2_3_fu_1066_p2[32'd32];

assign tmp_157_fu_1094_p1 = r_V_2_3_fu_1066_p2[17:0];

assign tmp_158_fu_1134_p1 = p_5_2_3_fu_1126_p3[14:0];

assign tmp_160_fu_1752_p1 = p_3_2_3_fu_1746_p3[9:0];

assign tmp_161_fu_1756_p4 = {{p_3_2_3_fu_1746_p3[14:10]}};

assign tmp_162_fu_1178_p3 = r_V_3_fu_1158_p2[32'd32];

assign tmp_163_fu_1186_p1 = r_V_3_fu_1158_p2[17:0];

assign tmp_164_fu_1226_p1 = p_5_3_fu_1218_p3[14:0];

assign tmp_166_fu_1791_p1 = p_3_3_fu_1785_p3[9:0];

assign tmp_167_fu_1795_p4 = {{p_3_3_fu_1785_p3[14:10]}};

assign tmp_168_fu_1270_p3 = r_V_3_1_fu_1250_p2[32'd32];

assign tmp_169_fu_1278_p1 = r_V_3_1_fu_1250_p2[17:0];

assign tmp_170_fu_1318_p1 = p_5_3_1_fu_1310_p3[14:0];

assign tmp_172_fu_1830_p1 = p_3_3_1_fu_1824_p3[9:0];

assign tmp_173_fu_1834_p4 = {{p_3_3_1_fu_1824_p3[14:10]}};

assign tmp_174_fu_1362_p3 = r_V_3_2_fu_1342_p2[32'd32];

assign tmp_175_fu_1370_p1 = r_V_3_2_fu_1342_p2[17:0];

assign tmp_176_fu_1410_p1 = p_5_3_2_fu_1402_p3[14:0];

assign tmp_178_fu_1869_p1 = p_3_3_2_fu_1863_p3[9:0];

assign tmp_179_fu_1873_p4 = {{p_3_3_2_fu_1863_p3[14:10]}};

assign tmp_180_fu_1980_p3 = p_Val2_63_0_3_fu_1931_p2[32'd31];

assign tmp_181_fu_1988_p1 = p_Val2_63_0_3_fu_1931_p2[15:0];

assign tmp_182_fu_2028_p1 = p_4_fu_2020_p3[15:0];

assign tmp_184_fu_2268_p1 = p_2_49_fu_2262_p3[9:0];

assign tmp_185_fu_2272_p4 = {{p_2_49_fu_2262_p3[15:10]}};

assign tmp_186_fu_2054_p3 = p_Val2_63_1_3_fu_1941_p2[32'd31];

assign tmp_187_fu_2062_p1 = p_Val2_63_1_3_fu_1941_p2[15:0];

assign tmp_188_fu_2102_p1 = p_4_1_fu_2094_p3[15:0];

assign tmp_190_fu_2307_p1 = p_2_1_50_fu_2301_p3[9:0];

assign tmp_191_fu_2311_p4 = {{p_2_1_50_fu_2301_p3[15:10]}};

assign tmp_192_fu_2128_p3 = p_Val2_63_2_3_fu_1951_p2[32'd31];

assign tmp_193_fu_2136_p1 = p_Val2_63_2_3_fu_1951_p2[15:0];

assign tmp_194_fu_2176_p1 = p_4_2_fu_2168_p3[15:0];

assign tmp_196_fu_2346_p1 = p_2_2_fu_2340_p3[9:0];

assign tmp_197_fu_2350_p4 = {{p_2_2_fu_2340_p3[15:10]}};

assign tmp_198_fu_2202_p3 = p_Val2_63_3_3_fu_1961_p2[32'd31];

assign tmp_199_fu_2210_p1 = p_Val2_63_3_3_fu_1961_p2[15:0];

assign tmp_200_fu_2250_p1 = p_4_3_fu_2242_p3[15:0];

assign tmp_202_fu_2385_p1 = p_2_3_53_fu_2379_p3[9:0];

assign tmp_203_fu_2389_p4 = {{p_2_3_53_fu_2379_p3[15:10]}};

assign tmp_66_fu_424_p4 = {{r_V_0_2_fu_418_p2[32:18]}};

assign tmp_69_fu_520_p4 = {{r_V_0_3_fu_514_p2[32:18]}};

assign tmp_72_fu_612_p4 = {{r_V_1_fu_606_p2[32:18]}};

assign tmp_75_fu_704_p4 = {{r_V_1_2_fu_698_p2[32:18]}};

assign tmp_76_fu_796_p4 = {{r_V_1_3_fu_790_p2[32:18]}};

assign tmp_77_1_fu_2074_p2 = ((p_Result_81_1_fu_2066_p3 == 20'd0) ? 1'b1 : 1'b0);

assign tmp_77_2_fu_2148_p2 = ((p_Result_81_2_fu_2140_p3 == 20'd0) ? 1'b1 : 1'b0);

assign tmp_77_3_fu_2222_p2 = ((p_Result_81_3_fu_2214_p3 == 20'd0) ? 1'b1 : 1'b0);

assign tmp_77_fu_2000_p2 = ((p_Result_4_fu_1992_p3 == 20'd0) ? 1'b1 : 1'b0);

assign tmp_78_fu_888_p4 = {{r_V_2_fu_882_p2[32:18]}};

assign tmp_79_0_1_fu_314_p1 = $signed(data_1_V_read);

assign tmp_79_0_2_fu_414_p1 = $signed(data_2_V_read);

assign tmp_79_0_3_fu_510_p1 = $signed(data_3_V_read);

assign tmp_79_fu_980_p4 = {{r_V_2_1_fu_974_p2[32:18]}};

assign tmp_80_0_1_fu_318_p1 = $signed(data_0_V_read);

assign tmp_80_fu_1072_p4 = {{r_V_2_3_fu_1066_p2[32:18]}};

assign tmp_81_fu_1164_p4 = {{r_V_3_fu_1158_p2[32:18]}};

assign tmp_82_fu_1256_p4 = {{r_V_3_1_fu_1250_p2[32:18]}};

assign tmp_83_fu_1348_p4 = {{r_V_3_2_fu_1342_p2[32:18]}};

assign tmp_84_fu_1966_p4 = {{p_Val2_63_0_3_fu_1931_p2[31:16]}};

assign tmp_85_fu_2296_p1 = exp_res_index_1_fu_2288_p3;

assign tmp_86_1_fu_2335_p1 = exp_res_index_1_1_fu_2327_p3;

assign tmp_86_2_fu_2374_p1 = exp_res_index_1_2_fu_2366_p3;

assign tmp_86_3_fu_2413_p1 = exp_res_index_1_3_fu_2405_p3;

assign tmp_86_fu_2040_p4 = {{p_Val2_63_1_3_fu_1941_p2[31:16]}};

assign tmp_87_fu_2114_p4 = {{p_Val2_63_2_3_fu_1951_p2[31:16]}};

assign tmp_88_0_1_fu_362_p2 = ((p_Result_84_0_1_fu_354_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_0_2_fu_458_p2 = ((p_Result_84_0_2_fu_450_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_0_3_fu_554_p2 = ((p_Result_84_0_3_fu_546_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_1_2_fu_738_p2 = ((p_Result_84_1_2_fu_730_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_1_3_fu_830_p2 = ((p_Result_84_1_3_fu_822_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_1_fu_646_p2 = ((p_Result_84_1_fu_638_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_2_1_fu_1014_p2 = ((p_Result_84_2_1_fu_1006_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_2_3_fu_1106_p2 = ((p_Result_84_2_3_fu_1098_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_2_fu_922_p2 = ((p_Result_84_2_fu_914_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_3_1_fu_1290_p2 = ((p_Result_84_3_1_fu_1282_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_3_2_fu_1382_p2 = ((p_Result_84_3_2_fu_1374_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_3_fu_1198_p2 = ((p_Result_84_3_fu_1190_p3 == 24'd0) ? 1'b1 : 1'b0);

assign tmp_88_fu_2188_p4 = {{p_Val2_63_3_3_fu_1961_p2[31:16]}};

assign tmp_91_0_1_fu_1468_p1 = index_1_0_1_fu_1460_p3;

assign tmp_91_0_2_fu_1507_p1 = index_1_0_2_fu_1499_p3;

assign tmp_91_0_3_fu_1546_p1 = index_1_0_3_fu_1538_p3;

assign tmp_91_1_2_fu_1624_p1 = index_1_1_2_fu_1616_p3;

assign tmp_91_1_3_fu_1663_p1 = index_1_1_3_fu_1655_p3;

assign tmp_91_1_fu_1585_p1 = index_1_1_fu_1577_p3;

assign tmp_91_2_1_fu_1741_p1 = index_1_2_1_fu_1733_p3;

assign tmp_91_2_3_fu_1780_p1 = index_1_2_3_fu_1772_p3;

assign tmp_91_2_fu_1702_p1 = index_1_2_fu_1694_p3;

assign tmp_91_3_1_fu_1858_p1 = index_1_3_1_fu_1850_p3;

assign tmp_91_3_2_fu_1897_p1 = index_1_3_2_fu_1889_p3;

assign tmp_91_3_fu_1819_p1 = index_1_3_fu_1811_p3;

assign tmp_s_fu_328_p4 = {{r_V_0_1_fu_322_p2[32:18]}};

endmodule //softmax
