Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/jj/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hello_world_behav xil_defaultlib.hello_world xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'irq_timer' [/home/jj/git_repos/steel_new_fpau/riscv-steel-core/hello_world/hello_world.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'irq_software' [/home/jj/git_repos/steel_new_fpau/riscv-steel-core/hello_world/hello_world.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'real_time' [/home/jj/git_repos/steel_new_fpau/riscv-steel-core/hello_world/hello_world.v:129]
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 24 for port 'in_c' [/home/jj/git_repos/fpau/fpau_top.sv:129]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/jj/Xilinx/Vivado/2021.2/steel_new_fpau/steel_new_fpau.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" Line 68. Module clk_wiz_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/Xilinx/Vivado/2021.2/steel_new_fpau/steel_new_fpau.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" Line 68. Module clk_wiz_0_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/PLLE2_ADV.v" Line 49. Module PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE=24,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 217. Module riscv_steel_core has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1002. Module data_fetch_store_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1262. Module decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 906. Module imm_generator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 801. Module branch_decision has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1164. Module integer_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1542. Module csr_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1471. Module load_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 705. Module rv32i_alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/fpau/fpau_top.sv" Line 29. Module fpau_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/fpau/reduction_solinas_23_13.sv" Line 23. Module reduction_solinas_23_13 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/fpau/reduction_solinas_12_10_8.sv" Line 23. Module reduction_solinas_12_10_8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/Xilinx/Vivado/2021.2/steel_new_fpau/steel_new_fpau.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" Line 68. Module clk_wiz_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/Xilinx/Vivado/2021.2/steel_new_fpau/steel_new_fpau.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" Line 68. Module clk_wiz_0_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/PLLE2_ADV.v" Line 49. Module PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE=24,DIVCLK_DIVIDE=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 217. Module riscv_steel_core has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1002. Module data_fetch_store_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1262. Module decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 906. Module imm_generator has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 801. Module branch_decision has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1164. Module integer_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1542. Module csr_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 1471. Module load_unit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/steel_new_fpau/riscv-steel-core/riscv_steel_core.v" Line 705. Module rv32i_alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/fpau/fpau_top.sv" Line 29. Module fpau_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/fpau/reduction_solinas_23_13.sv" Line 23. Module reduction_solinas_23_13 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/git_repos/fpau/reduction_solinas_12_10_8.sv" Line 23. Module reduction_solinas_12_10_8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/Xilinx/Vivado/2021.2/steel_new_fpau/steel_new_fpau.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/jj/Xilinx/Vivado/2021.2/steel_new_fpau/steel_new_fpau.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=42,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.data_fetch_store_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.imm_generator
Compiling module xil_defaultlib.branch_decision
Compiling module xil_defaultlib.integer_file
Compiling module xil_defaultlib.csr_file
Compiling module xil_defaultlib.load_unit
Compiling module xil_defaultlib.rv32i_alu
Compiling module xil_defaultlib.reduction_solinas_23_13
Compiling module xil_defaultlib.reduction_solinas_12_10_8
Compiling module xil_defaultlib.fpau_top
Compiling module xil_defaultlib.riscv_steel_core
Compiling module xil_defaultlib.memory_mapper
Compiling module xil_defaultlib.dual_port_ram
Compiling module xil_defaultlib.uart_default
Compiling module xil_defaultlib.hello_world
Compiling module xil_defaultlib.glbl
Built simulation snapshot hello_world_behav
