<!DOCTYPE html>
<html lang="es">
<head>
<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 2.0.17">
<meta name="keywords" content="computer, architecture">
<meta name="author" content="Cándido Aramburu">
<title>Apéndice: Unidad de Memoria</title>
<style>
@import "https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700";
@import "https://cdn.jsdelivr.net/gh/asciidoctor/asciidoctor@2.0/data/stylesheets/asciidoctor-default.css";



h1, h2, h3, h4, h5, h6, #toctitle,
.sidebarblock > .content > .title {
  color: rgba(221, 72, 20, 0.8);
}



</style>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
<!-- Change some CSS.
<style>
.imageblock{
  &.text-center > .title {
    text-align: center !important;
  }
}
</style>

-->

<style type="text/css"> .imageblock > .title { text-align: center; } </style>

<style>.toc-current{font-weight: bold;} .toc-root{font-family: "Open Sans","DejaVu Sans",sans-serif;
                       font-size: 0.9em;} #content{display: flex; flex-direction: column; flex: 1 1 auto;}
             .nav-footer{text-align: center; margin-top: auto;}
             .nav-footer > p > a {white-space: nowrap;}</style>
</head>
<body id="_memoria_principal_dram" class="book">
<div id="header">
<h1>Apéndice: Unidad de Memoria</h1>
<div class="details">
<span id="author" class="author">Cándido Aramburu</span><br>
<span id="email" class="email"><a href="mailto:candido@unavarra.es">candido@unavarra.es</a></span><br>
<span id="revdate">2023-10-23</span>
</div>
<div id="toc" class="toc">
<div id="toctitle">Table of Contents</div>
<p><span class="toc-root"><a href="eecc_book.html">Apéndice: Unidad de Memoria</a></span></p><ul class="sectlevel0">
<li><a href="_i_arquitectura_del_repertorio_de_instrucciones_isa_computadora_von_neumann_datos_instrucciones_programación.html">I Arquitectura del Repertorio de Instrucciones (ISA): computadora von Neumann, datos, instrucciones, programación.</a>
</li>
<li><a href="_ii_unidades_básicas_procesador_central_unidad_de_memoria_mecanismos_entradasalida.html">II Unidades Básicas: Procesador Central, Unidad de Memoria, Mecanismos Entrada/Salida.</a>
</li>
<li><a href="_iii_ejercicios_de_teoría.html">III Ejercicios de Teoría</a>
</li>
<li><a href="_iv_autoevaluación_teoría.html">IV Autoevaluación Teoría</a>
</li>
<li><a href="_v_guiones_de_prácticas_programación_ensamblador_x86.html">V Guiones de Prácticas: Programación Ensamblador x86</a>
</li>
<li><a href="_vi_hojas_de_referencia_rápida.html">VI Hojas de Referencia Rápida</a>
</li>
<li><a href="_vii_autoevaluación_prácticas.html">VII Autoevaluación Prácticas</a>
</li>
<li><a href="_viii_apéndices.html">VIII Apéndices</a>
</li>
<li><a href="_apéndice_unidad_de_memoria_dram.html">Apéndice: Unidad de Memoria DRAM</a>
<ul class="sectlevel1">
<li><a href="_memoria_principal_dram.html"><span class="toc-current">38. Memoria Principal: DRAM</span></a>
<ul class="sectlevel2">
<li><a href="_memoria_principal_dram.html#apendice_temporizacion_dram">38.1. Temporización de la operación de lectura/escritura</a>
</li>
<li><a href="_memoria_principal_dram.html#_latency_times">38.2. latency times</a>
</li>
<li><a href="_memoria_principal_dram.html#_ejemplo_pc2_6400_ddr2_800_5_5_5_16">38.3. Ejemplo PC2-6400 (DDR2-800) 5-5-5-16</a>
</li>
</ul>
</li>
<li><a href="apendice_organizacion_dram.html">39. Organización avanzada de memorias DRAM</a>
</li>
</ul>
</li>
<li><a href="_apéndice_memoria_virtual.html">Apéndice: Memoria Virtual</a>
</li>
<li><a href="_lenguaje_de_programación_c_2.html">Lenguaje de Programación C</a>
</li>
<li><a href="_fpu_x87.html">FPU x87</a>
</li>
<li><a href="_estructura_de_computadores_2022_primer_parcial_teoría.html">Estructura de Computadores 2022: Primer Parcial Teoría</a>
</li>
<li><a href="_estructura_de_computadores_2022_primer_parcial_prácticas.html">Estructura de Computadores 2022: Primer Parcial Prácticas</a>
</li>
<li><a href="_estructura_de_computadores_2022_segundo_parcial_prácticas.html">Estructura de Computadores 2022: Segundo Parcial Prácticas</a>
</li>
<li><a href="_nominación_de_los_ficheros_del_examen.html">Nominación de los ficheros del examen</a>
</li>
<li><a href="_exámenes_de_cursos_anteriores.html">Exámenes de Cursos Anteriores</a>
</li>
<li><a href="_miaulario_videoconferencia.html">Miaulario: Videoconferencia</a>
</li>
<li><a href="_ix_bibliografía.html">IX Bibliografía</a>
</li>
<li><a href="_x_glosario.html">X Glosario</a>
</li>
<li><a href="_xi_colofón.html">XI Colofón</a>
</li>
<li><a href="_index.html">Index</a>
</li>
</ul>
</div>
</div>
<div id="content">
<div class="sect1">
<h2 id="_memoria_principal_dram">38. Memoria Principal: DRAM</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="apendice_temporizacion_dram">38.1. Temporización de la operación de lectura/escritura</h3>
<table class="tableblock frame-all grid-all" style="width: 50%;">
<caption class="title">Table 20. Asignación de terminales de la SDRAM</caption>
<colgroup>
<col style="width: 33.3333%;">
<col style="width: 66.6667%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Señales</th>
<th class="tableblock halign-left valign-top">Descripción</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>A0-A29</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Entrada de dirección de celda</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>CLK</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Entrada del reloj del bus de memoria</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/CS</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Selección del chip</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/RAS</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Selección de dirección de fila</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/CAS</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Selección de dirección de columna</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/WE</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Habilitación de escritura</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>DQ0-DQ7</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Entrada/Salida de datos</code></p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>La barra inclinada / significa señal negada: lógica negativa : se activa a nivel Low (<em>L</em>).</p>
</div>
<div class="paragraph">
<p>Ejemplo extraido de <a href="http://en.wikipedia.org/wiki/Dynamic_random-access_memory#Memory_timing">wikipedia</a>:</p>
</div>
<table class="tableblock frame-ends grid-all stretch">
<caption class="title">Table 21. DRAM Asíncrona: Temporización</caption>
<colgroup>
<col style="width: 11.1111%;">
<col style="width: 11.1111%;">
<col style="width: 11.1111%;">
<col style="width: 66.6667%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top"></th>
<th class="tableblock halign-center valign-top">"50 ns"</th>
<th class="tableblock halign-center valign-top">"60 ns"</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tRC</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>84 ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>104 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Random read or write cycle time (from one full /RAS cycle to another)</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tRAC</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>50 ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>60 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Access time: /RAS low to valid data out</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tRCD</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>11 ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>14 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/RAS low to /CAS low time</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tRAS</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>50 ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>60 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/RAS pulse width (minimum /RAS low time)</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tRP</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>30 ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>40 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/RAS precharge time (minimum /RAS high time)</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tPC</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>20 ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>25 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Page-mode read or write cycle time (/CAS to /CAS)</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tAA</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>25 ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>30 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Access time: Column address valid to valid data out (includes address setup time before /CAS low)</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tCAC</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>13 ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>15 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Access time: /CAS low to valid data out</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tCAS</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>8 ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/CAS low pulse width minimum</code></p></td>
</tr>
</tbody>
</table>
<div class="ulist">
<ul>
<li>
<p>Sincronismo</p>
<div class="ulist">
<ul>
<li>
<p>DRAM : asíncrona: responds as quickly as possible to changes</p>
</li>
<li>
<p>SDRAM significantly revises the asynchronous memory interface, adding a <strong>clock</strong> (and a clock enable) line. All other signals are received on the <em>rising edge</em> of the clock. No responde tan rápido como es posible, sino que espera al flanco de subida.</p>
</li>
</ul>
</div>
</li>
<li>
<p>NO vemos la memoria DRAM asíncrona, únicamente el concepto.</p>
</li>
</ul>
</div>
<table class="tableblock frame-ends grid-all stretch">
<caption class="title">Table 22. DRAM Síncrona: Temporización</caption>
<colgroup>
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 5.8823%;">
<col style="width: 23.5301%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top"></th>
<th class="tableblock halign-center valign-top" colspan="4">PC-3200 (DDR-400)</th>
<th class="tableblock halign-center valign-top" colspan="4">PC2-6400 (DDR2-800)</th>
<th class="tableblock halign-center valign-top" colspan="4">PC3-12800 (DDR3-1600)</th>
<th class="tableblock halign-center valign-top" rowspan="3">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"></td>
<td class="tableblock halign-center valign-top" colspan="2"><p class="tableblock"><code>Typical</code></p></td>
<td class="tableblock halign-center valign-top" colspan="2"><p class="tableblock"><code>Fast</code></p></td>
<td class="tableblock halign-center valign-top" colspan="2"><p class="tableblock"><code>Typical</code></p></td>
<td class="tableblock halign-center valign-top" colspan="2"><p class="tableblock"><code>Fast</code></p></td>
<td class="tableblock halign-center valign-top" colspan="2"><p class="tableblock"><code>Typical</code></p></td>
<td class="tableblock halign-center valign-top" colspan="2"><p class="tableblock"><code>Fast</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>cycles</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>time</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>cycles</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>time</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>cycles</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>time</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>cycles</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>time</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>cycles</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>time</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>cycles</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>time</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tCL</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>3</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>15ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>2</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>5</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>12.5ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>4</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>9</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>11.25ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>8</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10 ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/CAS low to valid data out (equivalent to tCAC)</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tRCD</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>4</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>20ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>2</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>5</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>12.5ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>4</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>9</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>11.25ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>8</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/RAS low to /CAS low time</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tRP</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>4</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>20ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>2</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>5</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>12.5ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>4</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>9</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>11.25ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>8</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>10ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>/RAS precharge time (minimum precharge to active time)</code></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>tRAS</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>8</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>40ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>5</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>25ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>16</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>40ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>12</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>30ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>27</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>33.75ns</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>24</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>30ns</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Row active time (minimum active to precharge time)</code></p></td>
</tr>
</tbody>
</table>
<div class="ulist">
<ul>
<li>
<p>When describing synchronous memory, timing is described by <strong>memory bus clock cycle counts</strong> separated by hyphens. These numbers represent tCL‐tRCD‐tRP‐tRAS in multiples of the DRAM <em>clock cycle time</em></p>
</li>
</ul>
</div>
</div>
<div class="sect2">
<h3 id="_latency_times">38.2. latency times</h3>
<div class="ulist">
<ul>
<li>
<p>En este contexto latency es sinónimo de <strong>retardo</strong>. Distinto concepto de Memory Latency que es el tiempo de acceso.</p>
</li>
<li>
<p>tCL  :Cas Latency . Retardo desde la señal CAS hasta la obtención del dato en el buffer i/o</p>
</li>
<li>
<p>tRCD :Ras Cas Delay. Retardo de la señasl RAS hasta la señal CAS</p>
</li>
<li>
<p>tRP  :Ras Precharge. Mínimo retardo entre la precarga y la activación</p>
</li>
<li>
<p>tRAS :Row Active Time. Mínimo tiempo que tiene que transcurrir la activación de la fila y el inicio de la precarga.</p>
</li>
<li>
<p><strong>Tacceso</strong>: tCL+tRCD : desde que se valida la dirección del bus hasta la obtención en el buffer i/o del dato referenciado.</p>
</li>
<li>
<p><strong>Tciclo</strong>(lectura o escritura) del bus: tCL+tRCD+tRP+tBURST ó tCL+tRCD+tRAS(si hemos transferido un comando a la MP):</p>
<div class="ulist">
<ul>
<li>
<p>Tacceso más el retardo en ser transferido a la CPU. Tiempo entre dos lecturas o dos escrituras consecutivas,</p>
</li>
</ul>
</div>
</li>
<li>
<p>tBURST: tiempo necesario para transferir un bloque de palabras:RAFAGAS: no se realizan transferencias de 1 byte: 2,4,8,16, ..</p>
</li>
<li>
<p>El módulo MP es programable por lo que podemos alterar los tiempos tCL-tRCD-tRP-tRAS y también la longitud de la ráfaga(burst o bloque)</p>
</li>
<li>
<p>El módulo MP suele indicar la secuencia tCL-tRCD-tRP-tRAS con valores típicos de ciclos reloj</p>
</li>
</ul>
</div>
</div>
<div class="sect2">
<h3 id="_ejemplo_pc2_6400_ddr2_800_5_5_5_16">38.3. Ejemplo PC2-6400 (DDR2-800) 5-5-5-16</h3>
<div class="ulist">
<ul>
<li>
<p>Módulo PC2-6400 (DDR2-800) 5-5-5-16</p>
</li>
<li>
<p>PC2 : SDRAM de segunda generación &#8594; Double_Data_Rate x2</p>
</li>
<li>
<p>6400 MB/s de <strong>ancho de banda</strong> ó <strong>througput</strong></p>
</li>
<li>
<p>800MHz de ciclo efectivo de reloj del bus del sistema</p>
<div class="ulist">
<ul>
<li>
<p>Cada palabra se transfiere en un ciclo de 800MHz.</p>
</li>
<li>
<p>Ciclo de Reloj del Bus de memoria 400MHz</p>
</li>
<li>
<p>Clock cycle time = 1/400Mhz = 2.5ns</p>
</li>
</ul>
</div>
</li>
<li>
<p>5-5-5-16 son los <strong>ciclos de reloj</strong> (400MHz&#8592;&#8594;2.5ns) de los tiempos tCL-tRCD-tRP-tRAS &#8594; 12.5ns-12.5ns-12.5ns-40ns</p>
</li>
</ul>
</div>
<table class="tableblock frame-ends grid-all stretch">
<caption class="title">Table 23. Glosario</caption>
<colgroup>
<col style="width: 10%;">
<col style="width: 40%;">
<col style="width: 10%;">
<col style="width: 40%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">tiempo</th>
<th class="tableblock halign-left valign-top">Descripción</th>
<th class="tableblock halign-left valign-top">tiempo</th>
<th class="tableblock halign-left valign-top">Descripción</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tCL</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>CAS latency</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tRRD</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>RAS to RAS delay</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tCR</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Command rate</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tRTP</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Read to precharge delay</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tPTP</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>precharge to precharge delay</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tRTR</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Read to read delay</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tRAS</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>RAS active time</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tRTW</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Read to write delay</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tRCD</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>RAS to CAS delay</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tWR</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Write recovery time</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tREF</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Refresh period</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tWTP</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Write to precharge delay</code></p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tRFC</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Row refresh cycle time</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>tWTR</code></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><code>Write to read delay</code></p></td>
</tr>
</tbody>
</table>
<div class="ulist">
<ul>
<li>
<p><a href="http://en.wikipedia.org/wiki/Dynamic_random-access_memory#Memory_timing">memory timing</a></p>
</li>
<li>
<p>Fig 5.13 del libro de texto: Lectura de SDRAM (longitud de ráfaga=4, CL=2)</p>
</li>
</ul>
</div>
</div>
</div>
</div>
<div class="paragraph nav-footer">
<p>↑ Up: <a href="_apéndice_unidad_de_memoria_dram.html">Apéndice: Unidad de Memoria DRAM</a> | ⌂ Home: <a href="eecc_book.html">Estructura de Computadores  (240306)</a> | Next: <a href="apendice_organizacion_dram.html">Organización avanzada de memorias DRAM</a> →</p>
</div>
</div>
<div id="footer">
<div id="footer-text">
Last updated 2023-10-11 14:37:36 +0200
</div>
</div>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  messageStyle: "none",
  tex2jax: {
    inlineMath: [["\\(", "\\)"]],
    displayMath: [["\\[", "\\]"]],
    ignoreClass: "nostem|nolatexmath"
  },
  asciimath2jax: {
    delimiters: [["\\$", "\\$"]],
    ignoreClass: "nostem|noasciimath"
  },
  TeX: { equationNumbers: { autoNumber: "none" } }
})
MathJax.Hub.Register.StartupHook("AsciiMath Jax Ready", function () {
  MathJax.InputJax.AsciiMath.postfilterHooks.Add(function (data, node) {
    if ((node = data.script.parentNode) && (node = node.parentNode) && node.classList.contains("stemblock")) {
      data.math.root.display = "block"
    }
    return data
  })
})
</script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.9/MathJax.js?config=TeX-MML-AM_HTMLorMML"></script>
</body>
</html>