Running: /home/kc5tja/Downloads/xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/kc5tja/Projects/kestrel/2/nexys2/steamer16-4/TEST_UNIT_S16X4_isim_beh.exe -prj /home/kc5tja/Projects/kestrel/2/nexys2/steamer16-4/TEST_UNIT_S16X4_beh.prj work.TEST_UNIT_S16X4 work.glbl 
ISim P.28xd (signature 0x54af6ca1)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/kc5tja/Projects/kestrel/2/nexys2/steamer16-4/steamer16x4.v" into library work
WARNING:HDLCompiler:568 - "/home/kc5tja/Projects/kestrel/2/nexys2/steamer16-4/steamer16x4.v" Line 60: Constant value is truncated to fit in <5> bits.
Analyzing Verilog file "/home/kc5tja/Projects/kestrel/2/nexys2/steamer16-4/test-unit-s16x4.v" into library work
Analyzing Verilog file "/home/kc5tja/Downloads/xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 93996 KB
Fuse CPU Usage: 1890 ms
Compiling module STEAMER16X4
Compiling module TEST_UNIT_S16X4
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/kc5tja/Projects/kestrel/2/nexys2/steamer16-4/TEST_UNIT_S16X4_isim_beh.exe
Fuse Memory Usage: 195568 KB
Fuse CPU Usage: 1920 ms
GCC CPU Usage: 810 ms
