
04_uarttx_printf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000278c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800291c  0800291c  0000391c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029a0  080029a0  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080029a0  080029a0  000039a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080029a8  080029a8  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029a8  080029a8  000039a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080029ac  080029ac  000039ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080029b0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00004068  2**0
                  CONTENTS
 10 .bss          000001f8  20000068  20000068  00004068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000260  20000260  00004068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007bf5  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001227  00000000  00000000  0000bc8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006a0  00000000  00000000  0000ceb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000505  00000000  00000000  0000d558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000265f  00000000  00000000  0000da5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000082f5  00000000  00000000  000100bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea82c  00000000  00000000  000183b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00102bdd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002258  00000000  00000000  00102c20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00104e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002904 	.word	0x08002904

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08002904 	.word	0x08002904

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80005a2:	2300      	movs	r3, #0
 80005a4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a6:	2003      	movs	r0, #3
 80005a8:	f000 f94a 	bl	8000840 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005ac:	200f      	movs	r0, #15
 80005ae:	f000 f815 	bl	80005dc <HAL_InitTick>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d002      	beq.n	80005be <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80005b8:	2301      	movs	r3, #1
 80005ba:	71fb      	strb	r3, [r7, #7]
 80005bc:	e001      	b.n	80005c2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005be:	f000 f805 	bl	80005cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005c2:	79fb      	ldrb	r3, [r7, #7]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
	...

080005dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005e4:	2300      	movs	r3, #0
 80005e6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80005e8:	4b17      	ldr	r3, [pc, #92]	@ (8000648 <HAL_InitTick+0x6c>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d023      	beq.n	8000638 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80005f0:	4b16      	ldr	r3, [pc, #88]	@ (800064c <HAL_InitTick+0x70>)
 80005f2:	681a      	ldr	r2, [r3, #0]
 80005f4:	4b14      	ldr	r3, [pc, #80]	@ (8000648 <HAL_InitTick+0x6c>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	4619      	mov	r1, r3
 80005fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000602:	fbb2 f3f3 	udiv	r3, r2, r3
 8000606:	4618      	mov	r0, r3
 8000608:	f000 f941 	bl	800088e <HAL_SYSTICK_Config>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d10f      	bne.n	8000632 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	2b0f      	cmp	r3, #15
 8000616:	d809      	bhi.n	800062c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000618:	2200      	movs	r2, #0
 800061a:	6879      	ldr	r1, [r7, #4]
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	f000 f919 	bl	8000856 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000624:	4a0a      	ldr	r2, [pc, #40]	@ (8000650 <HAL_InitTick+0x74>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	6013      	str	r3, [r2, #0]
 800062a:	e007      	b.n	800063c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800062c:	2301      	movs	r3, #1
 800062e:	73fb      	strb	r3, [r7, #15]
 8000630:	e004      	b.n	800063c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000632:	2301      	movs	r3, #1
 8000634:	73fb      	strb	r3, [r7, #15]
 8000636:	e001      	b.n	800063c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000638:	2301      	movs	r3, #1
 800063a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800063c:	7bfb      	ldrb	r3, [r7, #15]
}
 800063e:	4618      	mov	r0, r3
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	20000004 	.word	0x20000004
 800064c:	20000008 	.word	0x20000008
 8000650:	20000000 	.word	0x20000000

08000654 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000658:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <HAL_IncTick+0x20>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	461a      	mov	r2, r3
 800065e:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <HAL_IncTick+0x24>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4413      	add	r3, r2
 8000664:	4a04      	ldr	r2, [pc, #16]	@ (8000678 <HAL_IncTick+0x24>)
 8000666:	6013      	str	r3, [r2, #0]
}
 8000668:	bf00      	nop
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	20000004 	.word	0x20000004
 8000678:	20000084 	.word	0x20000084

0800067c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  return uwTick;
 8000680:	4b03      	ldr	r3, [pc, #12]	@ (8000690 <HAL_GetTick+0x14>)
 8000682:	681b      	ldr	r3, [r3, #0]
}
 8000684:	4618      	mov	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	20000084 	.word	0x20000084

08000694 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800069c:	f7ff ffee 	bl	800067c <HAL_GetTick>
 80006a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006ac:	d005      	beq.n	80006ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80006ae:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <HAL_Delay+0x44>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	461a      	mov	r2, r3
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	4413      	add	r3, r2
 80006b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006ba:	bf00      	nop
 80006bc:	f7ff ffde 	bl	800067c <HAL_GetTick>
 80006c0:	4602      	mov	r2, r0
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	1ad3      	subs	r3, r2, r3
 80006c6:	68fa      	ldr	r2, [r7, #12]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d8f7      	bhi.n	80006bc <HAL_Delay+0x28>
  {
  }
}
 80006cc:	bf00      	nop
 80006ce:	bf00      	nop
 80006d0:	3710      	adds	r7, #16
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000004 	.word	0x20000004

080006dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006dc:	b480      	push	{r7}
 80006de:	b085      	sub	sp, #20
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	f003 0307 	and.w	r3, r3, #7
 80006ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <__NVIC_SetPriorityGrouping+0x44>)
 80006ee:	68db      	ldr	r3, [r3, #12]
 80006f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006f2:	68ba      	ldr	r2, [r7, #8]
 80006f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006f8:	4013      	ands	r3, r2
 80006fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000704:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000708:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800070c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800070e:	4a04      	ldr	r2, [pc, #16]	@ (8000720 <__NVIC_SetPriorityGrouping+0x44>)
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	60d3      	str	r3, [r2, #12]
}
 8000714:	bf00      	nop
 8000716:	3714      	adds	r7, #20
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000728:	4b04      	ldr	r3, [pc, #16]	@ (800073c <__NVIC_GetPriorityGrouping+0x18>)
 800072a:	68db      	ldr	r3, [r3, #12]
 800072c:	0a1b      	lsrs	r3, r3, #8
 800072e:	f003 0307 	and.w	r3, r3, #7
}
 8000732:	4618      	mov	r0, r3
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	e000ed00 	.word	0xe000ed00

08000740 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	6039      	str	r1, [r7, #0]
 800074a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800074c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000750:	2b00      	cmp	r3, #0
 8000752:	db0a      	blt.n	800076a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	b2da      	uxtb	r2, r3
 8000758:	490c      	ldr	r1, [pc, #48]	@ (800078c <__NVIC_SetPriority+0x4c>)
 800075a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075e:	0112      	lsls	r2, r2, #4
 8000760:	b2d2      	uxtb	r2, r2
 8000762:	440b      	add	r3, r1
 8000764:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000768:	e00a      	b.n	8000780 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	b2da      	uxtb	r2, r3
 800076e:	4908      	ldr	r1, [pc, #32]	@ (8000790 <__NVIC_SetPriority+0x50>)
 8000770:	79fb      	ldrb	r3, [r7, #7]
 8000772:	f003 030f 	and.w	r3, r3, #15
 8000776:	3b04      	subs	r3, #4
 8000778:	0112      	lsls	r2, r2, #4
 800077a:	b2d2      	uxtb	r2, r2
 800077c:	440b      	add	r3, r1
 800077e:	761a      	strb	r2, [r3, #24]
}
 8000780:	bf00      	nop
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	e000e100 	.word	0xe000e100
 8000790:	e000ed00 	.word	0xe000ed00

08000794 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000794:	b480      	push	{r7}
 8000796:	b089      	sub	sp, #36	@ 0x24
 8000798:	af00      	add	r7, sp, #0
 800079a:	60f8      	str	r0, [r7, #12]
 800079c:	60b9      	str	r1, [r7, #8]
 800079e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	f003 0307 	and.w	r3, r3, #7
 80007a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007a8:	69fb      	ldr	r3, [r7, #28]
 80007aa:	f1c3 0307 	rsb	r3, r3, #7
 80007ae:	2b04      	cmp	r3, #4
 80007b0:	bf28      	it	cs
 80007b2:	2304      	movcs	r3, #4
 80007b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007b6:	69fb      	ldr	r3, [r7, #28]
 80007b8:	3304      	adds	r3, #4
 80007ba:	2b06      	cmp	r3, #6
 80007bc:	d902      	bls.n	80007c4 <NVIC_EncodePriority+0x30>
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	3b03      	subs	r3, #3
 80007c2:	e000      	b.n	80007c6 <NVIC_EncodePriority+0x32>
 80007c4:	2300      	movs	r3, #0
 80007c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c8:	f04f 32ff 	mov.w	r2, #4294967295
 80007cc:	69bb      	ldr	r3, [r7, #24]
 80007ce:	fa02 f303 	lsl.w	r3, r2, r3
 80007d2:	43da      	mvns	r2, r3
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	401a      	ands	r2, r3
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007dc:	f04f 31ff 	mov.w	r1, #4294967295
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	fa01 f303 	lsl.w	r3, r1, r3
 80007e6:	43d9      	mvns	r1, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007ec:	4313      	orrs	r3, r2
         );
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3724      	adds	r7, #36	@ 0x24
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
	...

080007fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	3b01      	subs	r3, #1
 8000808:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800080c:	d301      	bcc.n	8000812 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800080e:	2301      	movs	r3, #1
 8000810:	e00f      	b.n	8000832 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000812:	4a0a      	ldr	r2, [pc, #40]	@ (800083c <SysTick_Config+0x40>)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	3b01      	subs	r3, #1
 8000818:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800081a:	210f      	movs	r1, #15
 800081c:	f04f 30ff 	mov.w	r0, #4294967295
 8000820:	f7ff ff8e 	bl	8000740 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000824:	4b05      	ldr	r3, [pc, #20]	@ (800083c <SysTick_Config+0x40>)
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800082a:	4b04      	ldr	r3, [pc, #16]	@ (800083c <SysTick_Config+0x40>)
 800082c:	2207      	movs	r2, #7
 800082e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	e000e010 	.word	0xe000e010

08000840 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000848:	6878      	ldr	r0, [r7, #4]
 800084a:	f7ff ff47 	bl	80006dc <__NVIC_SetPriorityGrouping>
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b086      	sub	sp, #24
 800085a:	af00      	add	r7, sp, #0
 800085c:	4603      	mov	r3, r0
 800085e:	60b9      	str	r1, [r7, #8]
 8000860:	607a      	str	r2, [r7, #4]
 8000862:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000868:	f7ff ff5c 	bl	8000724 <__NVIC_GetPriorityGrouping>
 800086c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800086e:	687a      	ldr	r2, [r7, #4]
 8000870:	68b9      	ldr	r1, [r7, #8]
 8000872:	6978      	ldr	r0, [r7, #20]
 8000874:	f7ff ff8e 	bl	8000794 <NVIC_EncodePriority>
 8000878:	4602      	mov	r2, r0
 800087a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800087e:	4611      	mov	r1, r2
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ff5d 	bl	8000740 <__NVIC_SetPriority>
}
 8000886:	bf00      	nop
 8000888:	3718      	adds	r7, #24
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}

0800088e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800088e:	b580      	push	{r7, lr}
 8000890:	b082      	sub	sp, #8
 8000892:	af00      	add	r7, sp, #0
 8000894:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000896:	6878      	ldr	r0, [r7, #4]
 8000898:	f7ff ffb0 	bl	80007fc <SysTick_Config>
 800089c:	4603      	mov	r3, r0
}
 800089e:	4618      	mov	r0, r3
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
	...

080008a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b087      	sub	sp, #28
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008b6:	e17f      	b.n	8000bb8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	2101      	movs	r1, #1
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	fa01 f303 	lsl.w	r3, r1, r3
 80008c4:	4013      	ands	r3, r2
 80008c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	f000 8171 	beq.w	8000bb2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	685b      	ldr	r3, [r3, #4]
 80008d4:	f003 0303 	and.w	r3, r3, #3
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d005      	beq.n	80008e8 <HAL_GPIO_Init+0x40>
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	685b      	ldr	r3, [r3, #4]
 80008e0:	f003 0303 	and.w	r3, r3, #3
 80008e4:	2b02      	cmp	r3, #2
 80008e6:	d130      	bne.n	800094a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80008ee:	697b      	ldr	r3, [r7, #20]
 80008f0:	005b      	lsls	r3, r3, #1
 80008f2:	2203      	movs	r2, #3
 80008f4:	fa02 f303 	lsl.w	r3, r2, r3
 80008f8:	43db      	mvns	r3, r3
 80008fa:	693a      	ldr	r2, [r7, #16]
 80008fc:	4013      	ands	r3, r2
 80008fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	68da      	ldr	r2, [r3, #12]
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	005b      	lsls	r3, r3, #1
 8000908:	fa02 f303 	lsl.w	r3, r2, r3
 800090c:	693a      	ldr	r2, [r7, #16]
 800090e:	4313      	orrs	r3, r2
 8000910:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	693a      	ldr	r2, [r7, #16]
 8000916:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800091e:	2201      	movs	r2, #1
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	fa02 f303 	lsl.w	r3, r2, r3
 8000926:	43db      	mvns	r3, r3
 8000928:	693a      	ldr	r2, [r7, #16]
 800092a:	4013      	ands	r3, r2
 800092c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	091b      	lsrs	r3, r3, #4
 8000934:	f003 0201 	and.w	r2, r3, #1
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	fa02 f303 	lsl.w	r3, r2, r3
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	4313      	orrs	r3, r2
 8000942:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	f003 0303 	and.w	r3, r3, #3
 8000952:	2b03      	cmp	r3, #3
 8000954:	d118      	bne.n	8000988 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800095a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800095c:	2201      	movs	r2, #1
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	fa02 f303 	lsl.w	r3, r2, r3
 8000964:	43db      	mvns	r3, r3
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	4013      	ands	r3, r2
 800096a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	08db      	lsrs	r3, r3, #3
 8000972:	f003 0201 	and.w	r2, r3, #1
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	fa02 f303 	lsl.w	r3, r2, r3
 800097c:	693a      	ldr	r2, [r7, #16]
 800097e:	4313      	orrs	r3, r2
 8000980:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	693a      	ldr	r2, [r7, #16]
 8000986:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	f003 0303 	and.w	r3, r3, #3
 8000990:	2b03      	cmp	r3, #3
 8000992:	d017      	beq.n	80009c4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	68db      	ldr	r3, [r3, #12]
 8000998:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	2203      	movs	r2, #3
 80009a0:	fa02 f303 	lsl.w	r3, r2, r3
 80009a4:	43db      	mvns	r3, r3
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	4013      	ands	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	689a      	ldr	r2, [r3, #8]
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	fa02 f303 	lsl.w	r3, r2, r3
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	4313      	orrs	r3, r2
 80009bc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	f003 0303 	and.w	r3, r3, #3
 80009cc:	2b02      	cmp	r3, #2
 80009ce:	d123      	bne.n	8000a18 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	08da      	lsrs	r2, r3, #3
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	3208      	adds	r2, #8
 80009d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	f003 0307 	and.w	r3, r3, #7
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	220f      	movs	r2, #15
 80009e8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ec:	43db      	mvns	r3, r3
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	4013      	ands	r3, r2
 80009f2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	691a      	ldr	r2, [r3, #16]
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	f003 0307 	and.w	r3, r3, #7
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	fa02 f303 	lsl.w	r3, r2, r3
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	08da      	lsrs	r2, r3, #3
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	3208      	adds	r2, #8
 8000a12:	6939      	ldr	r1, [r7, #16]
 8000a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	005b      	lsls	r3, r3, #1
 8000a22:	2203      	movs	r2, #3
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	685b      	ldr	r3, [r3, #4]
 8000a34:	f003 0203 	and.w	r2, r3, #3
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	4313      	orrs	r3, r2
 8000a44:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	f000 80ac 	beq.w	8000bb2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5a:	4b5f      	ldr	r3, [pc, #380]	@ (8000bd8 <HAL_GPIO_Init+0x330>)
 8000a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a5e:	4a5e      	ldr	r2, [pc, #376]	@ (8000bd8 <HAL_GPIO_Init+0x330>)
 8000a60:	f043 0301 	orr.w	r3, r3, #1
 8000a64:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a66:	4b5c      	ldr	r3, [pc, #368]	@ (8000bd8 <HAL_GPIO_Init+0x330>)
 8000a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a6a:	f003 0301 	and.w	r3, r3, #1
 8000a6e:	60bb      	str	r3, [r7, #8]
 8000a70:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a72:	4a5a      	ldr	r2, [pc, #360]	@ (8000bdc <HAL_GPIO_Init+0x334>)
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	089b      	lsrs	r3, r3, #2
 8000a78:	3302      	adds	r3, #2
 8000a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	f003 0303 	and.w	r3, r3, #3
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	220f      	movs	r2, #15
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	693a      	ldr	r2, [r7, #16]
 8000a92:	4013      	ands	r3, r2
 8000a94:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000a9c:	d025      	beq.n	8000aea <HAL_GPIO_Init+0x242>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4a4f      	ldr	r2, [pc, #316]	@ (8000be0 <HAL_GPIO_Init+0x338>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d01f      	beq.n	8000ae6 <HAL_GPIO_Init+0x23e>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4a4e      	ldr	r2, [pc, #312]	@ (8000be4 <HAL_GPIO_Init+0x33c>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d019      	beq.n	8000ae2 <HAL_GPIO_Init+0x23a>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4a4d      	ldr	r2, [pc, #308]	@ (8000be8 <HAL_GPIO_Init+0x340>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d013      	beq.n	8000ade <HAL_GPIO_Init+0x236>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4a4c      	ldr	r2, [pc, #304]	@ (8000bec <HAL_GPIO_Init+0x344>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d00d      	beq.n	8000ada <HAL_GPIO_Init+0x232>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4a4b      	ldr	r2, [pc, #300]	@ (8000bf0 <HAL_GPIO_Init+0x348>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d007      	beq.n	8000ad6 <HAL_GPIO_Init+0x22e>
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4a4a      	ldr	r2, [pc, #296]	@ (8000bf4 <HAL_GPIO_Init+0x34c>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d101      	bne.n	8000ad2 <HAL_GPIO_Init+0x22a>
 8000ace:	2306      	movs	r3, #6
 8000ad0:	e00c      	b.n	8000aec <HAL_GPIO_Init+0x244>
 8000ad2:	2307      	movs	r3, #7
 8000ad4:	e00a      	b.n	8000aec <HAL_GPIO_Init+0x244>
 8000ad6:	2305      	movs	r3, #5
 8000ad8:	e008      	b.n	8000aec <HAL_GPIO_Init+0x244>
 8000ada:	2304      	movs	r3, #4
 8000adc:	e006      	b.n	8000aec <HAL_GPIO_Init+0x244>
 8000ade:	2303      	movs	r3, #3
 8000ae0:	e004      	b.n	8000aec <HAL_GPIO_Init+0x244>
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	e002      	b.n	8000aec <HAL_GPIO_Init+0x244>
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e000      	b.n	8000aec <HAL_GPIO_Init+0x244>
 8000aea:	2300      	movs	r3, #0
 8000aec:	697a      	ldr	r2, [r7, #20]
 8000aee:	f002 0203 	and.w	r2, r2, #3
 8000af2:	0092      	lsls	r2, r2, #2
 8000af4:	4093      	lsls	r3, r2
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000afc:	4937      	ldr	r1, [pc, #220]	@ (8000bdc <HAL_GPIO_Init+0x334>)
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	089b      	lsrs	r3, r3, #2
 8000b02:	3302      	adds	r3, #2
 8000b04:	693a      	ldr	r2, [r7, #16]
 8000b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b0a:	4b3b      	ldr	r3, [pc, #236]	@ (8000bf8 <HAL_GPIO_Init+0x350>)
 8000b0c:	689b      	ldr	r3, [r3, #8]
 8000b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	43db      	mvns	r3, r3
 8000b14:	693a      	ldr	r2, [r7, #16]
 8000b16:	4013      	ands	r3, r2
 8000b18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d003      	beq.n	8000b2e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b2e:	4a32      	ldr	r2, [pc, #200]	@ (8000bf8 <HAL_GPIO_Init+0x350>)
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b34:	4b30      	ldr	r3, [pc, #192]	@ (8000bf8 <HAL_GPIO_Init+0x350>)
 8000b36:	68db      	ldr	r3, [r3, #12]
 8000b38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	4013      	ands	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d003      	beq.n	8000b58 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b50:	693a      	ldr	r2, [r7, #16]
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b58:	4a27      	ldr	r2, [pc, #156]	@ (8000bf8 <HAL_GPIO_Init+0x350>)
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	@ (8000bf8 <HAL_GPIO_Init+0x350>)
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	43db      	mvns	r3, r3
 8000b68:	693a      	ldr	r2, [r7, #16]
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d003      	beq.n	8000b82 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b82:	4a1d      	ldr	r2, [pc, #116]	@ (8000bf8 <HAL_GPIO_Init+0x350>)
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <HAL_GPIO_Init+0x350>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	43db      	mvns	r3, r3
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	4013      	ands	r3, r2
 8000b96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d003      	beq.n	8000bac <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000ba4:	693a      	ldr	r2, [r7, #16]
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000bac:	4a12      	ldr	r2, [pc, #72]	@ (8000bf8 <HAL_GPIO_Init+0x350>)
 8000bae:	693b      	ldr	r3, [r7, #16]
 8000bb0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f47f ae78 	bne.w	80008b8 <HAL_GPIO_Init+0x10>
  }
}
 8000bc8:	bf00      	nop
 8000bca:	bf00      	nop
 8000bcc:	371c      	adds	r7, #28
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	40010000 	.word	0x40010000
 8000be0:	48000400 	.word	0x48000400
 8000be4:	48000800 	.word	0x48000800
 8000be8:	48000c00 	.word	0x48000c00
 8000bec:	48001000 	.word	0x48001000
 8000bf0:	48001400 	.word	0x48001400
 8000bf4:	48001800 	.word	0x48001800
 8000bf8:	40010400 	.word	0x40010400

08000bfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b089      	sub	sp, #36	@ 0x24
 8000c00:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61fb      	str	r3, [r7, #28]
 8000c06:	2300      	movs	r3, #0
 8000c08:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c0a:	4b3e      	ldr	r3, [pc, #248]	@ (8000d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	f003 030c 	and.w	r3, r3, #12
 8000c12:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c14:	4b3b      	ldr	r3, [pc, #236]	@ (8000d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8000c16:	68db      	ldr	r3, [r3, #12]
 8000c18:	f003 0303 	and.w	r3, r3, #3
 8000c1c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d005      	beq.n	8000c30 <HAL_RCC_GetSysClockFreq+0x34>
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	2b0c      	cmp	r3, #12
 8000c28:	d121      	bne.n	8000c6e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d11e      	bne.n	8000c6e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000c30:	4b34      	ldr	r3, [pc, #208]	@ (8000d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f003 0308 	and.w	r3, r3, #8
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d107      	bne.n	8000c4c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000c3c:	4b31      	ldr	r3, [pc, #196]	@ (8000d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8000c3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c42:	0a1b      	lsrs	r3, r3, #8
 8000c44:	f003 030f 	and.w	r3, r3, #15
 8000c48:	61fb      	str	r3, [r7, #28]
 8000c4a:	e005      	b.n	8000c58 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	091b      	lsrs	r3, r3, #4
 8000c52:	f003 030f 	and.w	r3, r3, #15
 8000c56:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8000c58:	4a2b      	ldr	r2, [pc, #172]	@ (8000d08 <HAL_RCC_GetSysClockFreq+0x10c>)
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c60:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d10d      	bne.n	8000c84 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000c6c:	e00a      	b.n	8000c84 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	2b04      	cmp	r3, #4
 8000c72:	d102      	bne.n	8000c7a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8000c74:	4b25      	ldr	r3, [pc, #148]	@ (8000d0c <HAL_RCC_GetSysClockFreq+0x110>)
 8000c76:	61bb      	str	r3, [r7, #24]
 8000c78:	e004      	b.n	8000c84 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	2b08      	cmp	r3, #8
 8000c7e:	d101      	bne.n	8000c84 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8000c80:	4b23      	ldr	r3, [pc, #140]	@ (8000d10 <HAL_RCC_GetSysClockFreq+0x114>)
 8000c82:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	2b0c      	cmp	r3, #12
 8000c88:	d134      	bne.n	8000cf4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	f003 0303 	and.w	r3, r3, #3
 8000c92:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d003      	beq.n	8000ca2 <HAL_RCC_GetSysClockFreq+0xa6>
 8000c9a:	68bb      	ldr	r3, [r7, #8]
 8000c9c:	2b03      	cmp	r3, #3
 8000c9e:	d003      	beq.n	8000ca8 <HAL_RCC_GetSysClockFreq+0xac>
 8000ca0:	e005      	b.n	8000cae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8000ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d0c <HAL_RCC_GetSysClockFreq+0x110>)
 8000ca4:	617b      	str	r3, [r7, #20]
      break;
 8000ca6:	e005      	b.n	8000cb4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8000ca8:	4b19      	ldr	r3, [pc, #100]	@ (8000d10 <HAL_RCC_GetSysClockFreq+0x114>)
 8000caa:	617b      	str	r3, [r7, #20]
      break;
 8000cac:	e002      	b.n	8000cb4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	617b      	str	r3, [r7, #20]
      break;
 8000cb2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000cb4:	4b13      	ldr	r3, [pc, #76]	@ (8000d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	091b      	lsrs	r3, r3, #4
 8000cba:	f003 0307 	and.w	r3, r3, #7
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8000cc2:	4b10      	ldr	r3, [pc, #64]	@ (8000d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8000cc4:	68db      	ldr	r3, [r3, #12]
 8000cc6:	0a1b      	lsrs	r3, r3, #8
 8000cc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ccc:	697a      	ldr	r2, [r7, #20]
 8000cce:	fb03 f202 	mul.w	r2, r3, r2
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8000cda:	4b0a      	ldr	r3, [pc, #40]	@ (8000d04 <HAL_RCC_GetSysClockFreq+0x108>)
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	0e5b      	lsrs	r3, r3, #25
 8000ce0:	f003 0303 	and.w	r3, r3, #3
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	005b      	lsls	r3, r3, #1
 8000ce8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8000cea:	697a      	ldr	r2, [r7, #20]
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8000cf4:	69bb      	ldr	r3, [r7, #24]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3724      	adds	r7, #36	@ 0x24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	40021000 	.word	0x40021000
 8000d08:	0800293c 	.word	0x0800293c
 8000d0c:	00f42400 	.word	0x00f42400
 8000d10:	007a1200 	.word	0x007a1200

08000d14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	20000008 	.word	0x20000008

08000d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8000d30:	f7ff fff0 	bl	8000d14 <HAL_RCC_GetHCLKFreq>
 8000d34:	4602      	mov	r2, r0
 8000d36:	4b06      	ldr	r3, [pc, #24]	@ (8000d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	0a1b      	lsrs	r3, r3, #8
 8000d3c:	f003 0307 	and.w	r3, r3, #7
 8000d40:	4904      	ldr	r1, [pc, #16]	@ (8000d54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000d42:	5ccb      	ldrb	r3, [r1, r3]
 8000d44:	f003 031f 	and.w	r3, r3, #31
 8000d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	40021000 	.word	0x40021000
 8000d54:	08002934 	.word	0x08002934

08000d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8000d5c:	f7ff ffda 	bl	8000d14 <HAL_RCC_GetHCLKFreq>
 8000d60:	4602      	mov	r2, r0
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	0adb      	lsrs	r3, r3, #11
 8000d68:	f003 0307 	and.w	r3, r3, #7
 8000d6c:	4904      	ldr	r1, [pc, #16]	@ (8000d80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000d6e:	5ccb      	ldrb	r3, [r1, r3]
 8000d70:	f003 031f 	and.w	r3, r3, #31
 8000d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	08002934 	.word	0x08002934

08000d84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d101      	bne.n	8000d96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e040      	b.n	8000e18 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d106      	bne.n	8000dac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2200      	movs	r2, #0
 8000da2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f000 f83a 	bl	8000e20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2224      	movs	r2, #36	@ 0x24
 8000db0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f022 0201 	bic.w	r2, r2, #1
 8000dc0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d002      	beq.n	8000dd0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f000 faea 	bl	80013a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f000 f82f 	bl	8000e34 <UART_SetConfig>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d101      	bne.n	8000de0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	e01b      	b.n	8000e18 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8000dee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	689a      	ldr	r2, [r3, #8]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8000dfe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f042 0201 	orr.w	r2, r2, #1
 8000e0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f000 fb69 	bl	80014e8 <UART_CheckIdleState>
 8000e16:	4603      	mov	r3, r0
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8000e28:	bf00      	nop
 8000e2a:	370c      	adds	r7, #12
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000e34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000e38:	b08a      	sub	sp, #40	@ 0x28
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	689a      	ldr	r2, [r3, #8]
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	691b      	ldr	r3, [r3, #16]
 8000e4c:	431a      	orrs	r2, r3
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	695b      	ldr	r3, [r3, #20]
 8000e52:	431a      	orrs	r2, r3
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	69db      	ldr	r3, [r3, #28]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	4ba4      	ldr	r3, [pc, #656]	@ (80010f4 <UART_SetConfig+0x2c0>)
 8000e64:	4013      	ands	r3, r2
 8000e66:	68fa      	ldr	r2, [r7, #12]
 8000e68:	6812      	ldr	r2, [r2, #0]
 8000e6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000e6c:	430b      	orrs	r3, r1
 8000e6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	68da      	ldr	r2, [r3, #12]
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	430a      	orrs	r2, r1
 8000e84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	699b      	ldr	r3, [r3, #24]
 8000e8a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a99      	ldr	r2, [pc, #612]	@ (80010f8 <UART_SetConfig+0x2c4>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d004      	beq.n	8000ea0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	6a1b      	ldr	r3, [r3, #32]
 8000e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a90      	ldr	r2, [pc, #576]	@ (80010fc <UART_SetConfig+0x2c8>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d126      	bne.n	8000f0c <UART_SetConfig+0xd8>
 8000ebe:	4b90      	ldr	r3, [pc, #576]	@ (8001100 <UART_SetConfig+0x2cc>)
 8000ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ec4:	f003 0303 	and.w	r3, r3, #3
 8000ec8:	2b03      	cmp	r3, #3
 8000eca:	d81b      	bhi.n	8000f04 <UART_SetConfig+0xd0>
 8000ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8000ed4 <UART_SetConfig+0xa0>)
 8000ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed2:	bf00      	nop
 8000ed4:	08000ee5 	.word	0x08000ee5
 8000ed8:	08000ef5 	.word	0x08000ef5
 8000edc:	08000eed 	.word	0x08000eed
 8000ee0:	08000efd 	.word	0x08000efd
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000eea:	e116      	b.n	800111a <UART_SetConfig+0x2e6>
 8000eec:	2302      	movs	r3, #2
 8000eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000ef2:	e112      	b.n	800111a <UART_SetConfig+0x2e6>
 8000ef4:	2304      	movs	r3, #4
 8000ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000efa:	e10e      	b.n	800111a <UART_SetConfig+0x2e6>
 8000efc:	2308      	movs	r3, #8
 8000efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000f02:	e10a      	b.n	800111a <UART_SetConfig+0x2e6>
 8000f04:	2310      	movs	r3, #16
 8000f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000f0a:	e106      	b.n	800111a <UART_SetConfig+0x2e6>
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4a7c      	ldr	r2, [pc, #496]	@ (8001104 <UART_SetConfig+0x2d0>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d138      	bne.n	8000f88 <UART_SetConfig+0x154>
 8000f16:	4b7a      	ldr	r3, [pc, #488]	@ (8001100 <UART_SetConfig+0x2cc>)
 8000f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f1c:	f003 030c 	and.w	r3, r3, #12
 8000f20:	2b0c      	cmp	r3, #12
 8000f22:	d82d      	bhi.n	8000f80 <UART_SetConfig+0x14c>
 8000f24:	a201      	add	r2, pc, #4	@ (adr r2, 8000f2c <UART_SetConfig+0xf8>)
 8000f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f2a:	bf00      	nop
 8000f2c:	08000f61 	.word	0x08000f61
 8000f30:	08000f81 	.word	0x08000f81
 8000f34:	08000f81 	.word	0x08000f81
 8000f38:	08000f81 	.word	0x08000f81
 8000f3c:	08000f71 	.word	0x08000f71
 8000f40:	08000f81 	.word	0x08000f81
 8000f44:	08000f81 	.word	0x08000f81
 8000f48:	08000f81 	.word	0x08000f81
 8000f4c:	08000f69 	.word	0x08000f69
 8000f50:	08000f81 	.word	0x08000f81
 8000f54:	08000f81 	.word	0x08000f81
 8000f58:	08000f81 	.word	0x08000f81
 8000f5c:	08000f79 	.word	0x08000f79
 8000f60:	2300      	movs	r3, #0
 8000f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000f66:	e0d8      	b.n	800111a <UART_SetConfig+0x2e6>
 8000f68:	2302      	movs	r3, #2
 8000f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000f6e:	e0d4      	b.n	800111a <UART_SetConfig+0x2e6>
 8000f70:	2304      	movs	r3, #4
 8000f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000f76:	e0d0      	b.n	800111a <UART_SetConfig+0x2e6>
 8000f78:	2308      	movs	r3, #8
 8000f7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000f7e:	e0cc      	b.n	800111a <UART_SetConfig+0x2e6>
 8000f80:	2310      	movs	r3, #16
 8000f82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000f86:	e0c8      	b.n	800111a <UART_SetConfig+0x2e6>
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a5e      	ldr	r2, [pc, #376]	@ (8001108 <UART_SetConfig+0x2d4>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d125      	bne.n	8000fde <UART_SetConfig+0x1aa>
 8000f92:	4b5b      	ldr	r3, [pc, #364]	@ (8001100 <UART_SetConfig+0x2cc>)
 8000f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f98:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000f9c:	2b30      	cmp	r3, #48	@ 0x30
 8000f9e:	d016      	beq.n	8000fce <UART_SetConfig+0x19a>
 8000fa0:	2b30      	cmp	r3, #48	@ 0x30
 8000fa2:	d818      	bhi.n	8000fd6 <UART_SetConfig+0x1a2>
 8000fa4:	2b20      	cmp	r3, #32
 8000fa6:	d00a      	beq.n	8000fbe <UART_SetConfig+0x18a>
 8000fa8:	2b20      	cmp	r3, #32
 8000faa:	d814      	bhi.n	8000fd6 <UART_SetConfig+0x1a2>
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d002      	beq.n	8000fb6 <UART_SetConfig+0x182>
 8000fb0:	2b10      	cmp	r3, #16
 8000fb2:	d008      	beq.n	8000fc6 <UART_SetConfig+0x192>
 8000fb4:	e00f      	b.n	8000fd6 <UART_SetConfig+0x1a2>
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000fbc:	e0ad      	b.n	800111a <UART_SetConfig+0x2e6>
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000fc4:	e0a9      	b.n	800111a <UART_SetConfig+0x2e6>
 8000fc6:	2304      	movs	r3, #4
 8000fc8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000fcc:	e0a5      	b.n	800111a <UART_SetConfig+0x2e6>
 8000fce:	2308      	movs	r3, #8
 8000fd0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000fd4:	e0a1      	b.n	800111a <UART_SetConfig+0x2e6>
 8000fd6:	2310      	movs	r3, #16
 8000fd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000fdc:	e09d      	b.n	800111a <UART_SetConfig+0x2e6>
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a4a      	ldr	r2, [pc, #296]	@ (800110c <UART_SetConfig+0x2d8>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d125      	bne.n	8001034 <UART_SetConfig+0x200>
 8000fe8:	4b45      	ldr	r3, [pc, #276]	@ (8001100 <UART_SetConfig+0x2cc>)
 8000fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000ff2:	2bc0      	cmp	r3, #192	@ 0xc0
 8000ff4:	d016      	beq.n	8001024 <UART_SetConfig+0x1f0>
 8000ff6:	2bc0      	cmp	r3, #192	@ 0xc0
 8000ff8:	d818      	bhi.n	800102c <UART_SetConfig+0x1f8>
 8000ffa:	2b80      	cmp	r3, #128	@ 0x80
 8000ffc:	d00a      	beq.n	8001014 <UART_SetConfig+0x1e0>
 8000ffe:	2b80      	cmp	r3, #128	@ 0x80
 8001000:	d814      	bhi.n	800102c <UART_SetConfig+0x1f8>
 8001002:	2b00      	cmp	r3, #0
 8001004:	d002      	beq.n	800100c <UART_SetConfig+0x1d8>
 8001006:	2b40      	cmp	r3, #64	@ 0x40
 8001008:	d008      	beq.n	800101c <UART_SetConfig+0x1e8>
 800100a:	e00f      	b.n	800102c <UART_SetConfig+0x1f8>
 800100c:	2300      	movs	r3, #0
 800100e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001012:	e082      	b.n	800111a <UART_SetConfig+0x2e6>
 8001014:	2302      	movs	r3, #2
 8001016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800101a:	e07e      	b.n	800111a <UART_SetConfig+0x2e6>
 800101c:	2304      	movs	r3, #4
 800101e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001022:	e07a      	b.n	800111a <UART_SetConfig+0x2e6>
 8001024:	2308      	movs	r3, #8
 8001026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800102a:	e076      	b.n	800111a <UART_SetConfig+0x2e6>
 800102c:	2310      	movs	r3, #16
 800102e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001032:	e072      	b.n	800111a <UART_SetConfig+0x2e6>
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a35      	ldr	r2, [pc, #212]	@ (8001110 <UART_SetConfig+0x2dc>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d12a      	bne.n	8001094 <UART_SetConfig+0x260>
 800103e:	4b30      	ldr	r3, [pc, #192]	@ (8001100 <UART_SetConfig+0x2cc>)
 8001040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001044:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001048:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800104c:	d01a      	beq.n	8001084 <UART_SetConfig+0x250>
 800104e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001052:	d81b      	bhi.n	800108c <UART_SetConfig+0x258>
 8001054:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001058:	d00c      	beq.n	8001074 <UART_SetConfig+0x240>
 800105a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800105e:	d815      	bhi.n	800108c <UART_SetConfig+0x258>
 8001060:	2b00      	cmp	r3, #0
 8001062:	d003      	beq.n	800106c <UART_SetConfig+0x238>
 8001064:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001068:	d008      	beq.n	800107c <UART_SetConfig+0x248>
 800106a:	e00f      	b.n	800108c <UART_SetConfig+0x258>
 800106c:	2300      	movs	r3, #0
 800106e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001072:	e052      	b.n	800111a <UART_SetConfig+0x2e6>
 8001074:	2302      	movs	r3, #2
 8001076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800107a:	e04e      	b.n	800111a <UART_SetConfig+0x2e6>
 800107c:	2304      	movs	r3, #4
 800107e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001082:	e04a      	b.n	800111a <UART_SetConfig+0x2e6>
 8001084:	2308      	movs	r3, #8
 8001086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800108a:	e046      	b.n	800111a <UART_SetConfig+0x2e6>
 800108c:	2310      	movs	r3, #16
 800108e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001092:	e042      	b.n	800111a <UART_SetConfig+0x2e6>
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a17      	ldr	r2, [pc, #92]	@ (80010f8 <UART_SetConfig+0x2c4>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d13a      	bne.n	8001114 <UART_SetConfig+0x2e0>
 800109e:	4b18      	ldr	r3, [pc, #96]	@ (8001100 <UART_SetConfig+0x2cc>)
 80010a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80010a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80010ac:	d01a      	beq.n	80010e4 <UART_SetConfig+0x2b0>
 80010ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80010b2:	d81b      	bhi.n	80010ec <UART_SetConfig+0x2b8>
 80010b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80010b8:	d00c      	beq.n	80010d4 <UART_SetConfig+0x2a0>
 80010ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80010be:	d815      	bhi.n	80010ec <UART_SetConfig+0x2b8>
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d003      	beq.n	80010cc <UART_SetConfig+0x298>
 80010c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010c8:	d008      	beq.n	80010dc <UART_SetConfig+0x2a8>
 80010ca:	e00f      	b.n	80010ec <UART_SetConfig+0x2b8>
 80010cc:	2300      	movs	r3, #0
 80010ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80010d2:	e022      	b.n	800111a <UART_SetConfig+0x2e6>
 80010d4:	2302      	movs	r3, #2
 80010d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80010da:	e01e      	b.n	800111a <UART_SetConfig+0x2e6>
 80010dc:	2304      	movs	r3, #4
 80010de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80010e2:	e01a      	b.n	800111a <UART_SetConfig+0x2e6>
 80010e4:	2308      	movs	r3, #8
 80010e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80010ea:	e016      	b.n	800111a <UART_SetConfig+0x2e6>
 80010ec:	2310      	movs	r3, #16
 80010ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80010f2:	e012      	b.n	800111a <UART_SetConfig+0x2e6>
 80010f4:	efff69f3 	.word	0xefff69f3
 80010f8:	40008000 	.word	0x40008000
 80010fc:	40013800 	.word	0x40013800
 8001100:	40021000 	.word	0x40021000
 8001104:	40004400 	.word	0x40004400
 8001108:	40004800 	.word	0x40004800
 800110c:	40004c00 	.word	0x40004c00
 8001110:	40005000 	.word	0x40005000
 8001114:	2310      	movs	r3, #16
 8001116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a9f      	ldr	r2, [pc, #636]	@ (800139c <UART_SetConfig+0x568>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d17a      	bne.n	800121a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8001124:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001128:	2b08      	cmp	r3, #8
 800112a:	d824      	bhi.n	8001176 <UART_SetConfig+0x342>
 800112c:	a201      	add	r2, pc, #4	@ (adr r2, 8001134 <UART_SetConfig+0x300>)
 800112e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001132:	bf00      	nop
 8001134:	08001159 	.word	0x08001159
 8001138:	08001177 	.word	0x08001177
 800113c:	08001161 	.word	0x08001161
 8001140:	08001177 	.word	0x08001177
 8001144:	08001167 	.word	0x08001167
 8001148:	08001177 	.word	0x08001177
 800114c:	08001177 	.word	0x08001177
 8001150:	08001177 	.word	0x08001177
 8001154:	0800116f 	.word	0x0800116f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001158:	f7ff fde8 	bl	8000d2c <HAL_RCC_GetPCLK1Freq>
 800115c:	61f8      	str	r0, [r7, #28]
        break;
 800115e:	e010      	b.n	8001182 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001160:	4b8f      	ldr	r3, [pc, #572]	@ (80013a0 <UART_SetConfig+0x56c>)
 8001162:	61fb      	str	r3, [r7, #28]
        break;
 8001164:	e00d      	b.n	8001182 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001166:	f7ff fd49 	bl	8000bfc <HAL_RCC_GetSysClockFreq>
 800116a:	61f8      	str	r0, [r7, #28]
        break;
 800116c:	e009      	b.n	8001182 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800116e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001172:	61fb      	str	r3, [r7, #28]
        break;
 8001174:	e005      	b.n	8001182 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8001180:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	2b00      	cmp	r3, #0
 8001186:	f000 80fb 	beq.w	8001380 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	4613      	mov	r3, r2
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	4413      	add	r3, r2
 8001194:	69fa      	ldr	r2, [r7, #28]
 8001196:	429a      	cmp	r2, r3
 8001198:	d305      	bcc.n	80011a6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80011a0:	69fa      	ldr	r2, [r7, #28]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d903      	bls.n	80011ae <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80011ac:	e0e8      	b.n	8001380 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	2200      	movs	r2, #0
 80011b2:	461c      	mov	r4, r3
 80011b4:	4615      	mov	r5, r2
 80011b6:	f04f 0200 	mov.w	r2, #0
 80011ba:	f04f 0300 	mov.w	r3, #0
 80011be:	022b      	lsls	r3, r5, #8
 80011c0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80011c4:	0222      	lsls	r2, r4, #8
 80011c6:	68f9      	ldr	r1, [r7, #12]
 80011c8:	6849      	ldr	r1, [r1, #4]
 80011ca:	0849      	lsrs	r1, r1, #1
 80011cc:	2000      	movs	r0, #0
 80011ce:	4688      	mov	r8, r1
 80011d0:	4681      	mov	r9, r0
 80011d2:	eb12 0a08 	adds.w	sl, r2, r8
 80011d6:	eb43 0b09 	adc.w	fp, r3, r9
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	603b      	str	r3, [r7, #0]
 80011e2:	607a      	str	r2, [r7, #4]
 80011e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80011e8:	4650      	mov	r0, sl
 80011ea:	4659      	mov	r1, fp
 80011ec:	f7ff f840 	bl	8000270 <__aeabi_uldivmod>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
 80011f4:	4613      	mov	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80011fe:	d308      	bcc.n	8001212 <UART_SetConfig+0x3de>
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001206:	d204      	bcs.n	8001212 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	60da      	str	r2, [r3, #12]
 8001210:	e0b6      	b.n	8001380 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001218:	e0b2      	b.n	8001380 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001222:	d15e      	bne.n	80012e2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8001224:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001228:	2b08      	cmp	r3, #8
 800122a:	d828      	bhi.n	800127e <UART_SetConfig+0x44a>
 800122c:	a201      	add	r2, pc, #4	@ (adr r2, 8001234 <UART_SetConfig+0x400>)
 800122e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001232:	bf00      	nop
 8001234:	08001259 	.word	0x08001259
 8001238:	08001261 	.word	0x08001261
 800123c:	08001269 	.word	0x08001269
 8001240:	0800127f 	.word	0x0800127f
 8001244:	0800126f 	.word	0x0800126f
 8001248:	0800127f 	.word	0x0800127f
 800124c:	0800127f 	.word	0x0800127f
 8001250:	0800127f 	.word	0x0800127f
 8001254:	08001277 	.word	0x08001277
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001258:	f7ff fd68 	bl	8000d2c <HAL_RCC_GetPCLK1Freq>
 800125c:	61f8      	str	r0, [r7, #28]
        break;
 800125e:	e014      	b.n	800128a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8001260:	f7ff fd7a 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 8001264:	61f8      	str	r0, [r7, #28]
        break;
 8001266:	e010      	b.n	800128a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001268:	4b4d      	ldr	r3, [pc, #308]	@ (80013a0 <UART_SetConfig+0x56c>)
 800126a:	61fb      	str	r3, [r7, #28]
        break;
 800126c:	e00d      	b.n	800128a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800126e:	f7ff fcc5 	bl	8000bfc <HAL_RCC_GetSysClockFreq>
 8001272:	61f8      	str	r0, [r7, #28]
        break;
 8001274:	e009      	b.n	800128a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001276:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800127a:	61fb      	str	r3, [r7, #28]
        break;
 800127c:	e005      	b.n	800128a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800127e:	2300      	movs	r3, #0
 8001280:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8001288:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d077      	beq.n	8001380 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	005a      	lsls	r2, r3, #1
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	085b      	lsrs	r3, r3, #1
 800129a:	441a      	add	r2, r3
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	2b0f      	cmp	r3, #15
 80012aa:	d916      	bls.n	80012da <UART_SetConfig+0x4a6>
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012b2:	d212      	bcs.n	80012da <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	f023 030f 	bic.w	r3, r3, #15
 80012bc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	085b      	lsrs	r3, r3, #1
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	f003 0307 	and.w	r3, r3, #7
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	8afb      	ldrh	r3, [r7, #22]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	8afa      	ldrh	r2, [r7, #22]
 80012d6:	60da      	str	r2, [r3, #12]
 80012d8:	e052      	b.n	8001380 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80012e0:	e04e      	b.n	8001380 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80012e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80012e6:	2b08      	cmp	r3, #8
 80012e8:	d827      	bhi.n	800133a <UART_SetConfig+0x506>
 80012ea:	a201      	add	r2, pc, #4	@ (adr r2, 80012f0 <UART_SetConfig+0x4bc>)
 80012ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f0:	08001315 	.word	0x08001315
 80012f4:	0800131d 	.word	0x0800131d
 80012f8:	08001325 	.word	0x08001325
 80012fc:	0800133b 	.word	0x0800133b
 8001300:	0800132b 	.word	0x0800132b
 8001304:	0800133b 	.word	0x0800133b
 8001308:	0800133b 	.word	0x0800133b
 800130c:	0800133b 	.word	0x0800133b
 8001310:	08001333 	.word	0x08001333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001314:	f7ff fd0a 	bl	8000d2c <HAL_RCC_GetPCLK1Freq>
 8001318:	61f8      	str	r0, [r7, #28]
        break;
 800131a:	e014      	b.n	8001346 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800131c:	f7ff fd1c 	bl	8000d58 <HAL_RCC_GetPCLK2Freq>
 8001320:	61f8      	str	r0, [r7, #28]
        break;
 8001322:	e010      	b.n	8001346 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001324:	4b1e      	ldr	r3, [pc, #120]	@ (80013a0 <UART_SetConfig+0x56c>)
 8001326:	61fb      	str	r3, [r7, #28]
        break;
 8001328:	e00d      	b.n	8001346 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800132a:	f7ff fc67 	bl	8000bfc <HAL_RCC_GetSysClockFreq>
 800132e:	61f8      	str	r0, [r7, #28]
        break;
 8001330:	e009      	b.n	8001346 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001332:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001336:	61fb      	str	r3, [r7, #28]
        break;
 8001338:	e005      	b.n	8001346 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8001344:	bf00      	nop
    }

    if (pclk != 0U)
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d019      	beq.n	8001380 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	085a      	lsrs	r2, r3, #1
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	441a      	add	r2, r3
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	fbb2 f3f3 	udiv	r3, r2, r3
 800135e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	2b0f      	cmp	r3, #15
 8001364:	d909      	bls.n	800137a <UART_SetConfig+0x546>
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800136c:	d205      	bcs.n	800137a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	b29a      	uxth	r2, r3
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	e002      	b.n	8001380 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2200      	movs	r2, #0
 8001384:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2200      	movs	r2, #0
 800138a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800138c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8001390:	4618      	mov	r0, r3
 8001392:	3728      	adds	r7, #40	@ 0x28
 8001394:	46bd      	mov	sp, r7
 8001396:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800139a:	bf00      	nop
 800139c:	40008000 	.word	0x40008000
 80013a0:	00f42400 	.word	0x00f42400

080013a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b0:	f003 0308 	and.w	r3, r3, #8
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d00a      	beq.n	80013ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d00a      	beq.n	80013f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	430a      	orrs	r2, r1
 80013ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d00a      	beq.n	8001412 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	430a      	orrs	r2, r1
 8001410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001416:	f003 0304 	and.w	r3, r3, #4
 800141a:	2b00      	cmp	r3, #0
 800141c:	d00a      	beq.n	8001434 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	430a      	orrs	r2, r1
 8001432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001438:	f003 0310 	and.w	r3, r3, #16
 800143c:	2b00      	cmp	r3, #0
 800143e:	d00a      	beq.n	8001456 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	430a      	orrs	r2, r1
 8001454:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800145a:	f003 0320 	and.w	r3, r3, #32
 800145e:	2b00      	cmp	r3, #0
 8001460:	d00a      	beq.n	8001478 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	430a      	orrs	r2, r1
 8001476:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800147c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001480:	2b00      	cmp	r3, #0
 8001482:	d01a      	beq.n	80014ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	430a      	orrs	r2, r1
 8001498:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80014a2:	d10a      	bne.n	80014ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	430a      	orrs	r2, r1
 80014b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d00a      	beq.n	80014dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	430a      	orrs	r2, r1
 80014da:	605a      	str	r2, [r3, #4]
  }
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b098      	sub	sp, #96	@ 0x60
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80014f8:	f7ff f8c0 	bl	800067c <HAL_GetTick>
 80014fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0308 	and.w	r3, r3, #8
 8001508:	2b08      	cmp	r3, #8
 800150a:	d12e      	bne.n	800156a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800150c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001514:	2200      	movs	r2, #0
 8001516:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f000 f88c 	bl	8001638 <UART_WaitOnFlagUntilTimeout>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d021      	beq.n	800156a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800152c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800152e:	e853 3f00 	ldrex	r3, [r3]
 8001532:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8001534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001536:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800153a:	653b      	str	r3, [r7, #80]	@ 0x50
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001544:	647b      	str	r3, [r7, #68]	@ 0x44
 8001546:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001548:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800154a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800154c:	e841 2300 	strex	r3, r2, [r1]
 8001550:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8001552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e6      	bne.n	8001526 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2220      	movs	r2, #32
 800155c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e062      	b.n	8001630 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0304 	and.w	r3, r3, #4
 8001574:	2b04      	cmp	r3, #4
 8001576:	d149      	bne.n	800160c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001578:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001580:	2200      	movs	r2, #0
 8001582:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f000 f856 	bl	8001638 <UART_WaitOnFlagUntilTimeout>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d03c      	beq.n	800160c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159a:	e853 3f00 	ldrex	r3, [r3]
 800159e:	623b      	str	r3, [r7, #32]
   return(result);
 80015a0:	6a3b      	ldr	r3, [r7, #32]
 80015a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80015a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	461a      	mov	r2, r3
 80015ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80015b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80015b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80015b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80015b8:	e841 2300 	strex	r3, r2, [r1]
 80015bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80015be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d1e6      	bne.n	8001592 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	3308      	adds	r3, #8
 80015ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	e853 3f00 	ldrex	r3, [r3]
 80015d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f023 0301 	bic.w	r3, r3, #1
 80015da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	3308      	adds	r3, #8
 80015e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80015e4:	61fa      	str	r2, [r7, #28]
 80015e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80015e8:	69b9      	ldr	r1, [r7, #24]
 80015ea:	69fa      	ldr	r2, [r7, #28]
 80015ec:	e841 2300 	strex	r3, r2, [r1]
 80015f0:	617b      	str	r3, [r7, #20]
   return(result);
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1e5      	bne.n	80015c4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2220      	movs	r2, #32
 80015fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e011      	b.n	8001630 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2220      	movs	r2, #32
 8001610:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2220      	movs	r2, #32
 8001616:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2200      	movs	r2, #0
 800161e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2200      	movs	r2, #0
 8001624:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2200      	movs	r2, #0
 800162a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	3758      	adds	r7, #88	@ 0x58
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	603b      	str	r3, [r7, #0]
 8001644:	4613      	mov	r3, r2
 8001646:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001648:	e049      	b.n	80016de <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001650:	d045      	beq.n	80016de <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001652:	f7ff f813 	bl	800067c <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	429a      	cmp	r2, r3
 8001660:	d302      	bcc.n	8001668 <UART_WaitOnFlagUntilTimeout+0x30>
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001668:	2303      	movs	r3, #3
 800166a:	e048      	b.n	80016fe <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0304 	and.w	r3, r3, #4
 8001676:	2b00      	cmp	r3, #0
 8001678:	d031      	beq.n	80016de <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	69db      	ldr	r3, [r3, #28]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	2b08      	cmp	r3, #8
 8001686:	d110      	bne.n	80016aa <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2208      	movs	r2, #8
 800168e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	f000 f838 	bl	8001706 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2208      	movs	r2, #8
 800169a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2200      	movs	r2, #0
 80016a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e029      	b.n	80016fe <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016b8:	d111      	bne.n	80016de <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80016c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80016c4:	68f8      	ldr	r0, [r7, #12]
 80016c6:	f000 f81e 	bl	8001706 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2220      	movs	r2, #32
 80016ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2200      	movs	r2, #0
 80016d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e00f      	b.n	80016fe <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	69da      	ldr	r2, [r3, #28]
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	4013      	ands	r3, r2
 80016e8:	68ba      	ldr	r2, [r7, #8]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	bf0c      	ite	eq
 80016ee:	2301      	moveq	r3, #1
 80016f0:	2300      	movne	r3, #0
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	461a      	mov	r2, r3
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d0a6      	beq.n	800164a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001706:	b480      	push	{r7}
 8001708:	b095      	sub	sp, #84	@ 0x54
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001716:	e853 3f00 	ldrex	r3, [r3]
 800171a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800171c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800171e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001722:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800172c:	643b      	str	r3, [r7, #64]	@ 0x40
 800172e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001730:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001732:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001734:	e841 2300 	strex	r3, r2, [r1]
 8001738:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800173a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1e6      	bne.n	800170e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	3308      	adds	r3, #8
 8001746:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001748:	6a3b      	ldr	r3, [r7, #32]
 800174a:	e853 3f00 	ldrex	r3, [r3]
 800174e:	61fb      	str	r3, [r7, #28]
   return(result);
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	f023 0301 	bic.w	r3, r3, #1
 8001756:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	3308      	adds	r3, #8
 800175e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001760:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001764:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001766:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001768:	e841 2300 	strex	r3, r2, [r1]
 800176c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800176e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1e5      	bne.n	8001740 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001778:	2b01      	cmp	r3, #1
 800177a:	d118      	bne.n	80017ae <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	e853 3f00 	ldrex	r3, [r3]
 8001788:	60bb      	str	r3, [r7, #8]
   return(result);
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	f023 0310 	bic.w	r3, r3, #16
 8001790:	647b      	str	r3, [r7, #68]	@ 0x44
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	461a      	mov	r2, r3
 8001798:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800179a:	61bb      	str	r3, [r7, #24]
 800179c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800179e:	6979      	ldr	r1, [r7, #20]
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	e841 2300 	strex	r3, r2, [r1]
 80017a6:	613b      	str	r3, [r7, #16]
   return(result);
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d1e6      	bne.n	800177c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2220      	movs	r2, #32
 80017b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2200      	movs	r2, #0
 80017c0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80017c2:	bf00      	nop
 80017c4:	3754      	adds	r7, #84	@ 0x54
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
	...

080017d0 <main>:
int __io_Putchar(int ch){
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10);
	return ch;
}
int main(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
    HAL_Init();
 80017d4:	f7fe fee2 	bl	800059c <HAL_Init>
    uart_init();
 80017d8:	f000 f810 	bl	80017fc <uart_init>

    while (1)
    {
    	printf("printf is being used \n\r");
 80017dc:	4803      	ldr	r0, [pc, #12]	@ (80017ec <main+0x1c>)
 80017de:	f000 fa25 	bl	8001c2c <iprintf>
        HAL_Delay(200);
 80017e2:	20c8      	movs	r0, #200	@ 0xc8
 80017e4:	f7fe ff56 	bl	8000694 <HAL_Delay>
    	printf("printf is being used \n\r");
 80017e8:	bf00      	nop
 80017ea:	e7f7      	b.n	80017dc <main+0xc>
 80017ec:	0800291c 	.word	0x0800291c

080017f0 <SysTick_Handler>:
    }
}

void SysTick_Handler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
    HAL_IncTick();
 80017f4:	f7fe ff2e 	bl	8000654 <HAL_IncTick>
}
 80017f8:	bf00      	nop
 80017fa:	bd80      	pop	{r7, pc}

080017fc <uart_init>:

void uart_init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b088      	sub	sp, #32
 8001800:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	f107 030c 	add.w	r3, r7, #12
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
 8001810:	611a      	str	r2, [r3, #16]

    // Enable GPIOA clock (for PA2, PA3)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	4b24      	ldr	r3, [pc, #144]	@ (80018a4 <uart_init+0xa8>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001816:	4a23      	ldr	r2, [pc, #140]	@ (80018a4 <uart_init+0xa8>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181e:	4b21      	ldr	r3, [pc, #132]	@ (80018a4 <uart_init+0xa8>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	60bb      	str	r3, [r7, #8]
 8001828:	68bb      	ldr	r3, [r7, #8]

    // Enable USART2 clock
    __HAL_RCC_USART2_CLK_ENABLE();
 800182a:	4b1e      	ldr	r3, [pc, #120]	@ (80018a4 <uart_init+0xa8>)
 800182c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182e:	4a1d      	ldr	r2, [pc, #116]	@ (80018a4 <uart_init+0xa8>)
 8001830:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001834:	6593      	str	r3, [r2, #88]	@ 0x58
 8001836:	4b1b      	ldr	r3, [pc, #108]	@ (80018a4 <uart_init+0xa8>)
 8001838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]

    // Configure PA2 (TX) and PA3 (RX) for USART2
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8001842:	230c      	movs	r3, #12
 8001844:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001846:	2302      	movs	r3, #2
 8001848:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184e:	2303      	movs	r3, #3
 8001850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001852:	2307      	movs	r3, #7
 8001854:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	4619      	mov	r1, r3
 800185c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001860:	f7ff f822 	bl	80008a8 <HAL_GPIO_Init>

    // Configure UART module
    huart2.Instance = USART2;
 8001864:	4b10      	ldr	r3, [pc, #64]	@ (80018a8 <uart_init+0xac>)
 8001866:	4a11      	ldr	r2, [pc, #68]	@ (80018ac <uart_init+0xb0>)
 8001868:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800186a:	4b0f      	ldr	r3, [pc, #60]	@ (80018a8 <uart_init+0xac>)
 800186c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001870:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001872:	4b0d      	ldr	r3, [pc, #52]	@ (80018a8 <uart_init+0xac>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001878:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <uart_init+0xac>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 800187e:	4b0a      	ldr	r3, [pc, #40]	@ (80018a8 <uart_init+0xac>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX; // TX only
 8001884:	4b08      	ldr	r3, [pc, #32]	@ (80018a8 <uart_init+0xac>)
 8001886:	2208      	movs	r2, #8
 8001888:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188a:	4b07      	ldr	r3, [pc, #28]	@ (80018a8 <uart_init+0xac>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001890:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <uart_init+0xac>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]

    HAL_UART_Init(&huart2);
 8001896:	4804      	ldr	r0, [pc, #16]	@ (80018a8 <uart_init+0xac>)
 8001898:	f7ff fa74 	bl	8000d84 <HAL_UART_Init>
}
 800189c:	bf00      	nop
 800189e:	3720      	adds	r7, #32
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40021000 	.word	0x40021000
 80018a8:	20000088 	.word	0x20000088
 80018ac:	40004400 	.word	0x40004400

080018b0 <ITM_SendChar>:

char *__env[1] = { 0 };
char **environ = __env;

void ITM_SendChar(uint8_t ch)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]
    // Enable trace
    DEMCR |= (1 << 24);  // TRCENA in DEMCR
 80018ba:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <ITM_SendChar+0x4c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a0f      	ldr	r2, [pc, #60]	@ (80018fc <ITM_SendChar+0x4c>)
 80018c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018c4:	6013      	str	r3, [r2, #0]

    // Enable ITM and Stimulus Port 0
    ITM_TCR = 0x10009;   // ITM enable, trace bus ID = 1
 80018c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001900 <ITM_SendChar+0x50>)
 80018c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001904 <ITM_SendChar+0x54>)
 80018ca:	601a      	str	r2, [r3, #0]
    ITM_TER |= 1;        // Stimulus port 0 enable
 80018cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <ITM_SendChar+0x58>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001908 <ITM_SendChar+0x58>)
 80018d2:	f043 0301 	orr.w	r3, r3, #1
 80018d6:	6013      	str	r3, [r2, #0]

    // Wait until stimulus port is ready
    while (!(ITM_STIM0 & 1));
 80018d8:	bf00      	nop
 80018da:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f8      	beq.n	80018da <ITM_SendChar+0x2a>
    ITM_STIM0 = ch;
 80018e8:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	6013      	str	r3, [r2, #0]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	e000edfc 	.word	0xe000edfc
 8001900:	e0000e80 	.word	0xe0000e80
 8001904:	00010009 	.word	0x00010009
 8001908:	e0000e00 	.word	0xe0000e00

0800190c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	e00a      	b.n	8001934 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800191e:	f3af 8000 	nop.w
 8001922:	4601      	mov	r1, r0
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	1c5a      	adds	r2, r3, #1
 8001928:	60ba      	str	r2, [r7, #8]
 800192a:	b2ca      	uxtb	r2, r1
 800192c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	3301      	adds	r3, #1
 8001932:	617b      	str	r3, [r7, #20]
 8001934:	697a      	ldr	r2, [r7, #20]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	429a      	cmp	r2, r3
 800193a:	dbf0      	blt.n	800191e <_read+0x12>
  }

  return len;
 800193c:	687b      	ldr	r3, [r7, #4]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <_write>:
  }
  return len;
}
*/
int _write(int file, char *ptr, int len)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b086      	sub	sp, #24
 800194a:	af00      	add	r7, sp, #0
 800194c:	60f8      	str	r0, [r7, #12]
 800194e:	60b9      	str	r1, [r7, #8]
 8001950:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++) {
 8001952:	2300      	movs	r3, #0
 8001954:	617b      	str	r3, [r7, #20]
 8001956:	e009      	b.n	800196c <_write+0x26>
        ITM_SendChar((uint8_t)*ptr++);
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	1c5a      	adds	r2, r3, #1
 800195c:	60ba      	str	r2, [r7, #8]
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ffa5 	bl	80018b0 <ITM_SendChar>
    for (int i = 0; i < len; i++) {
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	3301      	adds	r3, #1
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	429a      	cmp	r2, r3
 8001972:	dbf1      	blt.n	8001958 <_write+0x12>
    }
    return len;
 8001974:	687b      	ldr	r3, [r7, #4]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <_close>:

int _close(int file)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001986:	f04f 33ff 	mov.w	r3, #4294967295
}
 800198a:	4618      	mov	r0, r3
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001996:	b480      	push	{r7}
 8001998:	b083      	sub	sp, #12
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019a6:	605a      	str	r2, [r3, #4]
  return 0;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr

080019b6 <_isatty>:

int _isatty(int file)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b083      	sub	sp, #12
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019be:	2301      	movs	r3, #1
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3714      	adds	r7, #20
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
	...

080019e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019f0:	4a14      	ldr	r2, [pc, #80]	@ (8001a44 <_sbrk+0x5c>)
 80019f2:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <_sbrk+0x60>)
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019fc:	4b13      	ldr	r3, [pc, #76]	@ (8001a4c <_sbrk+0x64>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d102      	bne.n	8001a0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a04:	4b11      	ldr	r3, [pc, #68]	@ (8001a4c <_sbrk+0x64>)
 8001a06:	4a12      	ldr	r2, [pc, #72]	@ (8001a50 <_sbrk+0x68>)
 8001a08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a0a:	4b10      	ldr	r3, [pc, #64]	@ (8001a4c <_sbrk+0x64>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d207      	bcs.n	8001a28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a18:	f000 f9ac 	bl	8001d74 <__errno>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	220c      	movs	r2, #12
 8001a20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a22:	f04f 33ff 	mov.w	r3, #4294967295
 8001a26:	e009      	b.n	8001a3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a28:	4b08      	ldr	r3, [pc, #32]	@ (8001a4c <_sbrk+0x64>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a2e:	4b07      	ldr	r3, [pc, #28]	@ (8001a4c <_sbrk+0x64>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4413      	add	r3, r2
 8001a36:	4a05      	ldr	r2, [pc, #20]	@ (8001a4c <_sbrk+0x64>)
 8001a38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3718      	adds	r7, #24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20018000 	.word	0x20018000
 8001a48:	00000400 	.word	0x00000400
 8001a4c:	20000110 	.word	0x20000110
 8001a50:	20000260 	.word	0x20000260

08001a54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a54:	480d      	ldr	r0, [pc, #52]	@ (8001a8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a56:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a58:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a5c:	480c      	ldr	r0, [pc, #48]	@ (8001a90 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a5e:	490d      	ldr	r1, [pc, #52]	@ (8001a94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a60:	4a0d      	ldr	r2, [pc, #52]	@ (8001a98 <LoopForever+0xe>)
  movs r3, #0
 8001a62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a64:	e002      	b.n	8001a6c <LoopCopyDataInit>

08001a66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a6a:	3304      	adds	r3, #4

08001a6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a70:	d3f9      	bcc.n	8001a66 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a72:	4a0a      	ldr	r2, [pc, #40]	@ (8001a9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a74:	4c0a      	ldr	r4, [pc, #40]	@ (8001aa0 <LoopForever+0x16>)
  movs r3, #0
 8001a76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a78:	e001      	b.n	8001a7e <LoopFillZerobss>

08001a7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a7c:	3204      	adds	r2, #4

08001a7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a80:	d3fb      	bcc.n	8001a7a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001a82:	f000 f97d 	bl	8001d80 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8001a86:	f7ff fea3 	bl	80017d0 <main>

08001a8a <LoopForever>:

LoopForever:
  b LoopForever
 8001a8a:	e7fe      	b.n	8001a8a <LoopForever>
  ldr   r0, =_estack
 8001a8c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a94:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001a98:	080029b0 	.word	0x080029b0
  ldr r2, =_sbss
 8001a9c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001aa0:	20000260 	.word	0x20000260

08001aa4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001aa4:	e7fe      	b.n	8001aa4 <ADC1_2_IRQHandler>
	...

08001aa8 <std>:
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	b510      	push	{r4, lr}
 8001aac:	4604      	mov	r4, r0
 8001aae:	e9c0 3300 	strd	r3, r3, [r0]
 8001ab2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001ab6:	6083      	str	r3, [r0, #8]
 8001ab8:	8181      	strh	r1, [r0, #12]
 8001aba:	6643      	str	r3, [r0, #100]	@ 0x64
 8001abc:	81c2      	strh	r2, [r0, #14]
 8001abe:	6183      	str	r3, [r0, #24]
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	2208      	movs	r2, #8
 8001ac4:	305c      	adds	r0, #92	@ 0x5c
 8001ac6:	f000 f906 	bl	8001cd6 <memset>
 8001aca:	4b0d      	ldr	r3, [pc, #52]	@ (8001b00 <std+0x58>)
 8001acc:	6263      	str	r3, [r4, #36]	@ 0x24
 8001ace:	4b0d      	ldr	r3, [pc, #52]	@ (8001b04 <std+0x5c>)
 8001ad0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b08 <std+0x60>)
 8001ad4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b0c <std+0x64>)
 8001ad8:	6323      	str	r3, [r4, #48]	@ 0x30
 8001ada:	4b0d      	ldr	r3, [pc, #52]	@ (8001b10 <std+0x68>)
 8001adc:	6224      	str	r4, [r4, #32]
 8001ade:	429c      	cmp	r4, r3
 8001ae0:	d006      	beq.n	8001af0 <std+0x48>
 8001ae2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001ae6:	4294      	cmp	r4, r2
 8001ae8:	d002      	beq.n	8001af0 <std+0x48>
 8001aea:	33d0      	adds	r3, #208	@ 0xd0
 8001aec:	429c      	cmp	r4, r3
 8001aee:	d105      	bne.n	8001afc <std+0x54>
 8001af0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001af4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001af8:	f000 b966 	b.w	8001dc8 <__retarget_lock_init_recursive>
 8001afc:	bd10      	pop	{r4, pc}
 8001afe:	bf00      	nop
 8001b00:	08001c51 	.word	0x08001c51
 8001b04:	08001c73 	.word	0x08001c73
 8001b08:	08001cab 	.word	0x08001cab
 8001b0c:	08001ccf 	.word	0x08001ccf
 8001b10:	20000114 	.word	0x20000114

08001b14 <stdio_exit_handler>:
 8001b14:	4a02      	ldr	r2, [pc, #8]	@ (8001b20 <stdio_exit_handler+0xc>)
 8001b16:	4903      	ldr	r1, [pc, #12]	@ (8001b24 <stdio_exit_handler+0x10>)
 8001b18:	4803      	ldr	r0, [pc, #12]	@ (8001b28 <stdio_exit_handler+0x14>)
 8001b1a:	f000 b869 	b.w	8001bf0 <_fwalk_sglue>
 8001b1e:	bf00      	nop
 8001b20:	2000000c 	.word	0x2000000c
 8001b24:	08002665 	.word	0x08002665
 8001b28:	2000001c 	.word	0x2000001c

08001b2c <cleanup_stdio>:
 8001b2c:	6841      	ldr	r1, [r0, #4]
 8001b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <cleanup_stdio+0x34>)
 8001b30:	4299      	cmp	r1, r3
 8001b32:	b510      	push	{r4, lr}
 8001b34:	4604      	mov	r4, r0
 8001b36:	d001      	beq.n	8001b3c <cleanup_stdio+0x10>
 8001b38:	f000 fd94 	bl	8002664 <_fflush_r>
 8001b3c:	68a1      	ldr	r1, [r4, #8]
 8001b3e:	4b09      	ldr	r3, [pc, #36]	@ (8001b64 <cleanup_stdio+0x38>)
 8001b40:	4299      	cmp	r1, r3
 8001b42:	d002      	beq.n	8001b4a <cleanup_stdio+0x1e>
 8001b44:	4620      	mov	r0, r4
 8001b46:	f000 fd8d 	bl	8002664 <_fflush_r>
 8001b4a:	68e1      	ldr	r1, [r4, #12]
 8001b4c:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <cleanup_stdio+0x3c>)
 8001b4e:	4299      	cmp	r1, r3
 8001b50:	d004      	beq.n	8001b5c <cleanup_stdio+0x30>
 8001b52:	4620      	mov	r0, r4
 8001b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b58:	f000 bd84 	b.w	8002664 <_fflush_r>
 8001b5c:	bd10      	pop	{r4, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000114 	.word	0x20000114
 8001b64:	2000017c 	.word	0x2000017c
 8001b68:	200001e4 	.word	0x200001e4

08001b6c <global_stdio_init.part.0>:
 8001b6c:	b510      	push	{r4, lr}
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b9c <global_stdio_init.part.0+0x30>)
 8001b70:	4c0b      	ldr	r4, [pc, #44]	@ (8001ba0 <global_stdio_init.part.0+0x34>)
 8001b72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ba4 <global_stdio_init.part.0+0x38>)
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	4620      	mov	r0, r4
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2104      	movs	r1, #4
 8001b7c:	f7ff ff94 	bl	8001aa8 <std>
 8001b80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001b84:	2201      	movs	r2, #1
 8001b86:	2109      	movs	r1, #9
 8001b88:	f7ff ff8e 	bl	8001aa8 <std>
 8001b8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001b90:	2202      	movs	r2, #2
 8001b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b96:	2112      	movs	r1, #18
 8001b98:	f7ff bf86 	b.w	8001aa8 <std>
 8001b9c:	2000024c 	.word	0x2000024c
 8001ba0:	20000114 	.word	0x20000114
 8001ba4:	08001b15 	.word	0x08001b15

08001ba8 <__sfp_lock_acquire>:
 8001ba8:	4801      	ldr	r0, [pc, #4]	@ (8001bb0 <__sfp_lock_acquire+0x8>)
 8001baa:	f000 b90e 	b.w	8001dca <__retarget_lock_acquire_recursive>
 8001bae:	bf00      	nop
 8001bb0:	20000255 	.word	0x20000255

08001bb4 <__sfp_lock_release>:
 8001bb4:	4801      	ldr	r0, [pc, #4]	@ (8001bbc <__sfp_lock_release+0x8>)
 8001bb6:	f000 b909 	b.w	8001dcc <__retarget_lock_release_recursive>
 8001bba:	bf00      	nop
 8001bbc:	20000255 	.word	0x20000255

08001bc0 <__sinit>:
 8001bc0:	b510      	push	{r4, lr}
 8001bc2:	4604      	mov	r4, r0
 8001bc4:	f7ff fff0 	bl	8001ba8 <__sfp_lock_acquire>
 8001bc8:	6a23      	ldr	r3, [r4, #32]
 8001bca:	b11b      	cbz	r3, 8001bd4 <__sinit+0x14>
 8001bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001bd0:	f7ff bff0 	b.w	8001bb4 <__sfp_lock_release>
 8001bd4:	4b04      	ldr	r3, [pc, #16]	@ (8001be8 <__sinit+0x28>)
 8001bd6:	6223      	str	r3, [r4, #32]
 8001bd8:	4b04      	ldr	r3, [pc, #16]	@ (8001bec <__sinit+0x2c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1f5      	bne.n	8001bcc <__sinit+0xc>
 8001be0:	f7ff ffc4 	bl	8001b6c <global_stdio_init.part.0>
 8001be4:	e7f2      	b.n	8001bcc <__sinit+0xc>
 8001be6:	bf00      	nop
 8001be8:	08001b2d 	.word	0x08001b2d
 8001bec:	2000024c 	.word	0x2000024c

08001bf0 <_fwalk_sglue>:
 8001bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001bf4:	4607      	mov	r7, r0
 8001bf6:	4688      	mov	r8, r1
 8001bf8:	4614      	mov	r4, r2
 8001bfa:	2600      	movs	r6, #0
 8001bfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001c00:	f1b9 0901 	subs.w	r9, r9, #1
 8001c04:	d505      	bpl.n	8001c12 <_fwalk_sglue+0x22>
 8001c06:	6824      	ldr	r4, [r4, #0]
 8001c08:	2c00      	cmp	r4, #0
 8001c0a:	d1f7      	bne.n	8001bfc <_fwalk_sglue+0xc>
 8001c0c:	4630      	mov	r0, r6
 8001c0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c12:	89ab      	ldrh	r3, [r5, #12]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d907      	bls.n	8001c28 <_fwalk_sglue+0x38>
 8001c18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	d003      	beq.n	8001c28 <_fwalk_sglue+0x38>
 8001c20:	4629      	mov	r1, r5
 8001c22:	4638      	mov	r0, r7
 8001c24:	47c0      	blx	r8
 8001c26:	4306      	orrs	r6, r0
 8001c28:	3568      	adds	r5, #104	@ 0x68
 8001c2a:	e7e9      	b.n	8001c00 <_fwalk_sglue+0x10>

08001c2c <iprintf>:
 8001c2c:	b40f      	push	{r0, r1, r2, r3}
 8001c2e:	b507      	push	{r0, r1, r2, lr}
 8001c30:	4906      	ldr	r1, [pc, #24]	@ (8001c4c <iprintf+0x20>)
 8001c32:	ab04      	add	r3, sp, #16
 8001c34:	6808      	ldr	r0, [r1, #0]
 8001c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8001c3a:	6881      	ldr	r1, [r0, #8]
 8001c3c:	9301      	str	r3, [sp, #4]
 8001c3e:	f000 f9e9 	bl	8002014 <_vfiprintf_r>
 8001c42:	b003      	add	sp, #12
 8001c44:	f85d eb04 	ldr.w	lr, [sp], #4
 8001c48:	b004      	add	sp, #16
 8001c4a:	4770      	bx	lr
 8001c4c:	20000018 	.word	0x20000018

08001c50 <__sread>:
 8001c50:	b510      	push	{r4, lr}
 8001c52:	460c      	mov	r4, r1
 8001c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c58:	f000 f868 	bl	8001d2c <_read_r>
 8001c5c:	2800      	cmp	r0, #0
 8001c5e:	bfab      	itete	ge
 8001c60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001c62:	89a3      	ldrhlt	r3, [r4, #12]
 8001c64:	181b      	addge	r3, r3, r0
 8001c66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001c6a:	bfac      	ite	ge
 8001c6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001c6e:	81a3      	strhlt	r3, [r4, #12]
 8001c70:	bd10      	pop	{r4, pc}

08001c72 <__swrite>:
 8001c72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c76:	461f      	mov	r7, r3
 8001c78:	898b      	ldrh	r3, [r1, #12]
 8001c7a:	05db      	lsls	r3, r3, #23
 8001c7c:	4605      	mov	r5, r0
 8001c7e:	460c      	mov	r4, r1
 8001c80:	4616      	mov	r6, r2
 8001c82:	d505      	bpl.n	8001c90 <__swrite+0x1e>
 8001c84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001c88:	2302      	movs	r3, #2
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f000 f83c 	bl	8001d08 <_lseek_r>
 8001c90:	89a3      	ldrh	r3, [r4, #12]
 8001c92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001c96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c9a:	81a3      	strh	r3, [r4, #12]
 8001c9c:	4632      	mov	r2, r6
 8001c9e:	463b      	mov	r3, r7
 8001ca0:	4628      	mov	r0, r5
 8001ca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001ca6:	f000 b853 	b.w	8001d50 <_write_r>

08001caa <__sseek>:
 8001caa:	b510      	push	{r4, lr}
 8001cac:	460c      	mov	r4, r1
 8001cae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001cb2:	f000 f829 	bl	8001d08 <_lseek_r>
 8001cb6:	1c43      	adds	r3, r0, #1
 8001cb8:	89a3      	ldrh	r3, [r4, #12]
 8001cba:	bf15      	itete	ne
 8001cbc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001cbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001cc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001cc6:	81a3      	strheq	r3, [r4, #12]
 8001cc8:	bf18      	it	ne
 8001cca:	81a3      	strhne	r3, [r4, #12]
 8001ccc:	bd10      	pop	{r4, pc}

08001cce <__sclose>:
 8001cce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001cd2:	f000 b809 	b.w	8001ce8 <_close_r>

08001cd6 <memset>:
 8001cd6:	4402      	add	r2, r0
 8001cd8:	4603      	mov	r3, r0
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d100      	bne.n	8001ce0 <memset+0xa>
 8001cde:	4770      	bx	lr
 8001ce0:	f803 1b01 	strb.w	r1, [r3], #1
 8001ce4:	e7f9      	b.n	8001cda <memset+0x4>
	...

08001ce8 <_close_r>:
 8001ce8:	b538      	push	{r3, r4, r5, lr}
 8001cea:	4d06      	ldr	r5, [pc, #24]	@ (8001d04 <_close_r+0x1c>)
 8001cec:	2300      	movs	r3, #0
 8001cee:	4604      	mov	r4, r0
 8001cf0:	4608      	mov	r0, r1
 8001cf2:	602b      	str	r3, [r5, #0]
 8001cf4:	f7ff fe43 	bl	800197e <_close>
 8001cf8:	1c43      	adds	r3, r0, #1
 8001cfa:	d102      	bne.n	8001d02 <_close_r+0x1a>
 8001cfc:	682b      	ldr	r3, [r5, #0]
 8001cfe:	b103      	cbz	r3, 8001d02 <_close_r+0x1a>
 8001d00:	6023      	str	r3, [r4, #0]
 8001d02:	bd38      	pop	{r3, r4, r5, pc}
 8001d04:	20000250 	.word	0x20000250

08001d08 <_lseek_r>:
 8001d08:	b538      	push	{r3, r4, r5, lr}
 8001d0a:	4d07      	ldr	r5, [pc, #28]	@ (8001d28 <_lseek_r+0x20>)
 8001d0c:	4604      	mov	r4, r0
 8001d0e:	4608      	mov	r0, r1
 8001d10:	4611      	mov	r1, r2
 8001d12:	2200      	movs	r2, #0
 8001d14:	602a      	str	r2, [r5, #0]
 8001d16:	461a      	mov	r2, r3
 8001d18:	f7ff fe58 	bl	80019cc <_lseek>
 8001d1c:	1c43      	adds	r3, r0, #1
 8001d1e:	d102      	bne.n	8001d26 <_lseek_r+0x1e>
 8001d20:	682b      	ldr	r3, [r5, #0]
 8001d22:	b103      	cbz	r3, 8001d26 <_lseek_r+0x1e>
 8001d24:	6023      	str	r3, [r4, #0]
 8001d26:	bd38      	pop	{r3, r4, r5, pc}
 8001d28:	20000250 	.word	0x20000250

08001d2c <_read_r>:
 8001d2c:	b538      	push	{r3, r4, r5, lr}
 8001d2e:	4d07      	ldr	r5, [pc, #28]	@ (8001d4c <_read_r+0x20>)
 8001d30:	4604      	mov	r4, r0
 8001d32:	4608      	mov	r0, r1
 8001d34:	4611      	mov	r1, r2
 8001d36:	2200      	movs	r2, #0
 8001d38:	602a      	str	r2, [r5, #0]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	f7ff fde6 	bl	800190c <_read>
 8001d40:	1c43      	adds	r3, r0, #1
 8001d42:	d102      	bne.n	8001d4a <_read_r+0x1e>
 8001d44:	682b      	ldr	r3, [r5, #0]
 8001d46:	b103      	cbz	r3, 8001d4a <_read_r+0x1e>
 8001d48:	6023      	str	r3, [r4, #0]
 8001d4a:	bd38      	pop	{r3, r4, r5, pc}
 8001d4c:	20000250 	.word	0x20000250

08001d50 <_write_r>:
 8001d50:	b538      	push	{r3, r4, r5, lr}
 8001d52:	4d07      	ldr	r5, [pc, #28]	@ (8001d70 <_write_r+0x20>)
 8001d54:	4604      	mov	r4, r0
 8001d56:	4608      	mov	r0, r1
 8001d58:	4611      	mov	r1, r2
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	602a      	str	r2, [r5, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	f7ff fdf1 	bl	8001946 <_write>
 8001d64:	1c43      	adds	r3, r0, #1
 8001d66:	d102      	bne.n	8001d6e <_write_r+0x1e>
 8001d68:	682b      	ldr	r3, [r5, #0]
 8001d6a:	b103      	cbz	r3, 8001d6e <_write_r+0x1e>
 8001d6c:	6023      	str	r3, [r4, #0]
 8001d6e:	bd38      	pop	{r3, r4, r5, pc}
 8001d70:	20000250 	.word	0x20000250

08001d74 <__errno>:
 8001d74:	4b01      	ldr	r3, [pc, #4]	@ (8001d7c <__errno+0x8>)
 8001d76:	6818      	ldr	r0, [r3, #0]
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	20000018 	.word	0x20000018

08001d80 <__libc_init_array>:
 8001d80:	b570      	push	{r4, r5, r6, lr}
 8001d82:	4d0d      	ldr	r5, [pc, #52]	@ (8001db8 <__libc_init_array+0x38>)
 8001d84:	4c0d      	ldr	r4, [pc, #52]	@ (8001dbc <__libc_init_array+0x3c>)
 8001d86:	1b64      	subs	r4, r4, r5
 8001d88:	10a4      	asrs	r4, r4, #2
 8001d8a:	2600      	movs	r6, #0
 8001d8c:	42a6      	cmp	r6, r4
 8001d8e:	d109      	bne.n	8001da4 <__libc_init_array+0x24>
 8001d90:	4d0b      	ldr	r5, [pc, #44]	@ (8001dc0 <__libc_init_array+0x40>)
 8001d92:	4c0c      	ldr	r4, [pc, #48]	@ (8001dc4 <__libc_init_array+0x44>)
 8001d94:	f000 fdb6 	bl	8002904 <_init>
 8001d98:	1b64      	subs	r4, r4, r5
 8001d9a:	10a4      	asrs	r4, r4, #2
 8001d9c:	2600      	movs	r6, #0
 8001d9e:	42a6      	cmp	r6, r4
 8001da0:	d105      	bne.n	8001dae <__libc_init_array+0x2e>
 8001da2:	bd70      	pop	{r4, r5, r6, pc}
 8001da4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001da8:	4798      	blx	r3
 8001daa:	3601      	adds	r6, #1
 8001dac:	e7ee      	b.n	8001d8c <__libc_init_array+0xc>
 8001dae:	f855 3b04 	ldr.w	r3, [r5], #4
 8001db2:	4798      	blx	r3
 8001db4:	3601      	adds	r6, #1
 8001db6:	e7f2      	b.n	8001d9e <__libc_init_array+0x1e>
 8001db8:	080029a8 	.word	0x080029a8
 8001dbc:	080029a8 	.word	0x080029a8
 8001dc0:	080029a8 	.word	0x080029a8
 8001dc4:	080029ac 	.word	0x080029ac

08001dc8 <__retarget_lock_init_recursive>:
 8001dc8:	4770      	bx	lr

08001dca <__retarget_lock_acquire_recursive>:
 8001dca:	4770      	bx	lr

08001dcc <__retarget_lock_release_recursive>:
 8001dcc:	4770      	bx	lr
	...

08001dd0 <_free_r>:
 8001dd0:	b538      	push	{r3, r4, r5, lr}
 8001dd2:	4605      	mov	r5, r0
 8001dd4:	2900      	cmp	r1, #0
 8001dd6:	d041      	beq.n	8001e5c <_free_r+0x8c>
 8001dd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ddc:	1f0c      	subs	r4, r1, #4
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	bfb8      	it	lt
 8001de2:	18e4      	addlt	r4, r4, r3
 8001de4:	f000 f8e0 	bl	8001fa8 <__malloc_lock>
 8001de8:	4a1d      	ldr	r2, [pc, #116]	@ (8001e60 <_free_r+0x90>)
 8001dea:	6813      	ldr	r3, [r2, #0]
 8001dec:	b933      	cbnz	r3, 8001dfc <_free_r+0x2c>
 8001dee:	6063      	str	r3, [r4, #4]
 8001df0:	6014      	str	r4, [r2, #0]
 8001df2:	4628      	mov	r0, r5
 8001df4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001df8:	f000 b8dc 	b.w	8001fb4 <__malloc_unlock>
 8001dfc:	42a3      	cmp	r3, r4
 8001dfe:	d908      	bls.n	8001e12 <_free_r+0x42>
 8001e00:	6820      	ldr	r0, [r4, #0]
 8001e02:	1821      	adds	r1, r4, r0
 8001e04:	428b      	cmp	r3, r1
 8001e06:	bf01      	itttt	eq
 8001e08:	6819      	ldreq	r1, [r3, #0]
 8001e0a:	685b      	ldreq	r3, [r3, #4]
 8001e0c:	1809      	addeq	r1, r1, r0
 8001e0e:	6021      	streq	r1, [r4, #0]
 8001e10:	e7ed      	b.n	8001dee <_free_r+0x1e>
 8001e12:	461a      	mov	r2, r3
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	b10b      	cbz	r3, 8001e1c <_free_r+0x4c>
 8001e18:	42a3      	cmp	r3, r4
 8001e1a:	d9fa      	bls.n	8001e12 <_free_r+0x42>
 8001e1c:	6811      	ldr	r1, [r2, #0]
 8001e1e:	1850      	adds	r0, r2, r1
 8001e20:	42a0      	cmp	r0, r4
 8001e22:	d10b      	bne.n	8001e3c <_free_r+0x6c>
 8001e24:	6820      	ldr	r0, [r4, #0]
 8001e26:	4401      	add	r1, r0
 8001e28:	1850      	adds	r0, r2, r1
 8001e2a:	4283      	cmp	r3, r0
 8001e2c:	6011      	str	r1, [r2, #0]
 8001e2e:	d1e0      	bne.n	8001df2 <_free_r+0x22>
 8001e30:	6818      	ldr	r0, [r3, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	6053      	str	r3, [r2, #4]
 8001e36:	4408      	add	r0, r1
 8001e38:	6010      	str	r0, [r2, #0]
 8001e3a:	e7da      	b.n	8001df2 <_free_r+0x22>
 8001e3c:	d902      	bls.n	8001e44 <_free_r+0x74>
 8001e3e:	230c      	movs	r3, #12
 8001e40:	602b      	str	r3, [r5, #0]
 8001e42:	e7d6      	b.n	8001df2 <_free_r+0x22>
 8001e44:	6820      	ldr	r0, [r4, #0]
 8001e46:	1821      	adds	r1, r4, r0
 8001e48:	428b      	cmp	r3, r1
 8001e4a:	bf04      	itt	eq
 8001e4c:	6819      	ldreq	r1, [r3, #0]
 8001e4e:	685b      	ldreq	r3, [r3, #4]
 8001e50:	6063      	str	r3, [r4, #4]
 8001e52:	bf04      	itt	eq
 8001e54:	1809      	addeq	r1, r1, r0
 8001e56:	6021      	streq	r1, [r4, #0]
 8001e58:	6054      	str	r4, [r2, #4]
 8001e5a:	e7ca      	b.n	8001df2 <_free_r+0x22>
 8001e5c:	bd38      	pop	{r3, r4, r5, pc}
 8001e5e:	bf00      	nop
 8001e60:	2000025c 	.word	0x2000025c

08001e64 <sbrk_aligned>:
 8001e64:	b570      	push	{r4, r5, r6, lr}
 8001e66:	4e0f      	ldr	r6, [pc, #60]	@ (8001ea4 <sbrk_aligned+0x40>)
 8001e68:	460c      	mov	r4, r1
 8001e6a:	6831      	ldr	r1, [r6, #0]
 8001e6c:	4605      	mov	r5, r0
 8001e6e:	b911      	cbnz	r1, 8001e76 <sbrk_aligned+0x12>
 8001e70:	f000 fcb4 	bl	80027dc <_sbrk_r>
 8001e74:	6030      	str	r0, [r6, #0]
 8001e76:	4621      	mov	r1, r4
 8001e78:	4628      	mov	r0, r5
 8001e7a:	f000 fcaf 	bl	80027dc <_sbrk_r>
 8001e7e:	1c43      	adds	r3, r0, #1
 8001e80:	d103      	bne.n	8001e8a <sbrk_aligned+0x26>
 8001e82:	f04f 34ff 	mov.w	r4, #4294967295
 8001e86:	4620      	mov	r0, r4
 8001e88:	bd70      	pop	{r4, r5, r6, pc}
 8001e8a:	1cc4      	adds	r4, r0, #3
 8001e8c:	f024 0403 	bic.w	r4, r4, #3
 8001e90:	42a0      	cmp	r0, r4
 8001e92:	d0f8      	beq.n	8001e86 <sbrk_aligned+0x22>
 8001e94:	1a21      	subs	r1, r4, r0
 8001e96:	4628      	mov	r0, r5
 8001e98:	f000 fca0 	bl	80027dc <_sbrk_r>
 8001e9c:	3001      	adds	r0, #1
 8001e9e:	d1f2      	bne.n	8001e86 <sbrk_aligned+0x22>
 8001ea0:	e7ef      	b.n	8001e82 <sbrk_aligned+0x1e>
 8001ea2:	bf00      	nop
 8001ea4:	20000258 	.word	0x20000258

08001ea8 <_malloc_r>:
 8001ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001eac:	1ccd      	adds	r5, r1, #3
 8001eae:	f025 0503 	bic.w	r5, r5, #3
 8001eb2:	3508      	adds	r5, #8
 8001eb4:	2d0c      	cmp	r5, #12
 8001eb6:	bf38      	it	cc
 8001eb8:	250c      	movcc	r5, #12
 8001eba:	2d00      	cmp	r5, #0
 8001ebc:	4606      	mov	r6, r0
 8001ebe:	db01      	blt.n	8001ec4 <_malloc_r+0x1c>
 8001ec0:	42a9      	cmp	r1, r5
 8001ec2:	d904      	bls.n	8001ece <_malloc_r+0x26>
 8001ec4:	230c      	movs	r3, #12
 8001ec6:	6033      	str	r3, [r6, #0]
 8001ec8:	2000      	movs	r0, #0
 8001eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001ece:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001fa4 <_malloc_r+0xfc>
 8001ed2:	f000 f869 	bl	8001fa8 <__malloc_lock>
 8001ed6:	f8d8 3000 	ldr.w	r3, [r8]
 8001eda:	461c      	mov	r4, r3
 8001edc:	bb44      	cbnz	r4, 8001f30 <_malloc_r+0x88>
 8001ede:	4629      	mov	r1, r5
 8001ee0:	4630      	mov	r0, r6
 8001ee2:	f7ff ffbf 	bl	8001e64 <sbrk_aligned>
 8001ee6:	1c43      	adds	r3, r0, #1
 8001ee8:	4604      	mov	r4, r0
 8001eea:	d158      	bne.n	8001f9e <_malloc_r+0xf6>
 8001eec:	f8d8 4000 	ldr.w	r4, [r8]
 8001ef0:	4627      	mov	r7, r4
 8001ef2:	2f00      	cmp	r7, #0
 8001ef4:	d143      	bne.n	8001f7e <_malloc_r+0xd6>
 8001ef6:	2c00      	cmp	r4, #0
 8001ef8:	d04b      	beq.n	8001f92 <_malloc_r+0xea>
 8001efa:	6823      	ldr	r3, [r4, #0]
 8001efc:	4639      	mov	r1, r7
 8001efe:	4630      	mov	r0, r6
 8001f00:	eb04 0903 	add.w	r9, r4, r3
 8001f04:	f000 fc6a 	bl	80027dc <_sbrk_r>
 8001f08:	4581      	cmp	r9, r0
 8001f0a:	d142      	bne.n	8001f92 <_malloc_r+0xea>
 8001f0c:	6821      	ldr	r1, [r4, #0]
 8001f0e:	1a6d      	subs	r5, r5, r1
 8001f10:	4629      	mov	r1, r5
 8001f12:	4630      	mov	r0, r6
 8001f14:	f7ff ffa6 	bl	8001e64 <sbrk_aligned>
 8001f18:	3001      	adds	r0, #1
 8001f1a:	d03a      	beq.n	8001f92 <_malloc_r+0xea>
 8001f1c:	6823      	ldr	r3, [r4, #0]
 8001f1e:	442b      	add	r3, r5
 8001f20:	6023      	str	r3, [r4, #0]
 8001f22:	f8d8 3000 	ldr.w	r3, [r8]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	bb62      	cbnz	r2, 8001f84 <_malloc_r+0xdc>
 8001f2a:	f8c8 7000 	str.w	r7, [r8]
 8001f2e:	e00f      	b.n	8001f50 <_malloc_r+0xa8>
 8001f30:	6822      	ldr	r2, [r4, #0]
 8001f32:	1b52      	subs	r2, r2, r5
 8001f34:	d420      	bmi.n	8001f78 <_malloc_r+0xd0>
 8001f36:	2a0b      	cmp	r2, #11
 8001f38:	d917      	bls.n	8001f6a <_malloc_r+0xc2>
 8001f3a:	1961      	adds	r1, r4, r5
 8001f3c:	42a3      	cmp	r3, r4
 8001f3e:	6025      	str	r5, [r4, #0]
 8001f40:	bf18      	it	ne
 8001f42:	6059      	strne	r1, [r3, #4]
 8001f44:	6863      	ldr	r3, [r4, #4]
 8001f46:	bf08      	it	eq
 8001f48:	f8c8 1000 	streq.w	r1, [r8]
 8001f4c:	5162      	str	r2, [r4, r5]
 8001f4e:	604b      	str	r3, [r1, #4]
 8001f50:	4630      	mov	r0, r6
 8001f52:	f000 f82f 	bl	8001fb4 <__malloc_unlock>
 8001f56:	f104 000b 	add.w	r0, r4, #11
 8001f5a:	1d23      	adds	r3, r4, #4
 8001f5c:	f020 0007 	bic.w	r0, r0, #7
 8001f60:	1ac2      	subs	r2, r0, r3
 8001f62:	bf1c      	itt	ne
 8001f64:	1a1b      	subne	r3, r3, r0
 8001f66:	50a3      	strne	r3, [r4, r2]
 8001f68:	e7af      	b.n	8001eca <_malloc_r+0x22>
 8001f6a:	6862      	ldr	r2, [r4, #4]
 8001f6c:	42a3      	cmp	r3, r4
 8001f6e:	bf0c      	ite	eq
 8001f70:	f8c8 2000 	streq.w	r2, [r8]
 8001f74:	605a      	strne	r2, [r3, #4]
 8001f76:	e7eb      	b.n	8001f50 <_malloc_r+0xa8>
 8001f78:	4623      	mov	r3, r4
 8001f7a:	6864      	ldr	r4, [r4, #4]
 8001f7c:	e7ae      	b.n	8001edc <_malloc_r+0x34>
 8001f7e:	463c      	mov	r4, r7
 8001f80:	687f      	ldr	r7, [r7, #4]
 8001f82:	e7b6      	b.n	8001ef2 <_malloc_r+0x4a>
 8001f84:	461a      	mov	r2, r3
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	42a3      	cmp	r3, r4
 8001f8a:	d1fb      	bne.n	8001f84 <_malloc_r+0xdc>
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	6053      	str	r3, [r2, #4]
 8001f90:	e7de      	b.n	8001f50 <_malloc_r+0xa8>
 8001f92:	230c      	movs	r3, #12
 8001f94:	6033      	str	r3, [r6, #0]
 8001f96:	4630      	mov	r0, r6
 8001f98:	f000 f80c 	bl	8001fb4 <__malloc_unlock>
 8001f9c:	e794      	b.n	8001ec8 <_malloc_r+0x20>
 8001f9e:	6005      	str	r5, [r0, #0]
 8001fa0:	e7d6      	b.n	8001f50 <_malloc_r+0xa8>
 8001fa2:	bf00      	nop
 8001fa4:	2000025c 	.word	0x2000025c

08001fa8 <__malloc_lock>:
 8001fa8:	4801      	ldr	r0, [pc, #4]	@ (8001fb0 <__malloc_lock+0x8>)
 8001faa:	f7ff bf0e 	b.w	8001dca <__retarget_lock_acquire_recursive>
 8001fae:	bf00      	nop
 8001fb0:	20000254 	.word	0x20000254

08001fb4 <__malloc_unlock>:
 8001fb4:	4801      	ldr	r0, [pc, #4]	@ (8001fbc <__malloc_unlock+0x8>)
 8001fb6:	f7ff bf09 	b.w	8001dcc <__retarget_lock_release_recursive>
 8001fba:	bf00      	nop
 8001fbc:	20000254 	.word	0x20000254

08001fc0 <__sfputc_r>:
 8001fc0:	6893      	ldr	r3, [r2, #8]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	b410      	push	{r4}
 8001fc8:	6093      	str	r3, [r2, #8]
 8001fca:	da08      	bge.n	8001fde <__sfputc_r+0x1e>
 8001fcc:	6994      	ldr	r4, [r2, #24]
 8001fce:	42a3      	cmp	r3, r4
 8001fd0:	db01      	blt.n	8001fd6 <__sfputc_r+0x16>
 8001fd2:	290a      	cmp	r1, #10
 8001fd4:	d103      	bne.n	8001fde <__sfputc_r+0x1e>
 8001fd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fda:	f000 bb6b 	b.w	80026b4 <__swbuf_r>
 8001fde:	6813      	ldr	r3, [r2, #0]
 8001fe0:	1c58      	adds	r0, r3, #1
 8001fe2:	6010      	str	r0, [r2, #0]
 8001fe4:	7019      	strb	r1, [r3, #0]
 8001fe6:	4608      	mov	r0, r1
 8001fe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fec:	4770      	bx	lr

08001fee <__sfputs_r>:
 8001fee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ff0:	4606      	mov	r6, r0
 8001ff2:	460f      	mov	r7, r1
 8001ff4:	4614      	mov	r4, r2
 8001ff6:	18d5      	adds	r5, r2, r3
 8001ff8:	42ac      	cmp	r4, r5
 8001ffa:	d101      	bne.n	8002000 <__sfputs_r+0x12>
 8001ffc:	2000      	movs	r0, #0
 8001ffe:	e007      	b.n	8002010 <__sfputs_r+0x22>
 8002000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002004:	463a      	mov	r2, r7
 8002006:	4630      	mov	r0, r6
 8002008:	f7ff ffda 	bl	8001fc0 <__sfputc_r>
 800200c:	1c43      	adds	r3, r0, #1
 800200e:	d1f3      	bne.n	8001ff8 <__sfputs_r+0xa>
 8002010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002014 <_vfiprintf_r>:
 8002014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002018:	460d      	mov	r5, r1
 800201a:	b09d      	sub	sp, #116	@ 0x74
 800201c:	4614      	mov	r4, r2
 800201e:	4698      	mov	r8, r3
 8002020:	4606      	mov	r6, r0
 8002022:	b118      	cbz	r0, 800202c <_vfiprintf_r+0x18>
 8002024:	6a03      	ldr	r3, [r0, #32]
 8002026:	b90b      	cbnz	r3, 800202c <_vfiprintf_r+0x18>
 8002028:	f7ff fdca 	bl	8001bc0 <__sinit>
 800202c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800202e:	07d9      	lsls	r1, r3, #31
 8002030:	d405      	bmi.n	800203e <_vfiprintf_r+0x2a>
 8002032:	89ab      	ldrh	r3, [r5, #12]
 8002034:	059a      	lsls	r2, r3, #22
 8002036:	d402      	bmi.n	800203e <_vfiprintf_r+0x2a>
 8002038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800203a:	f7ff fec6 	bl	8001dca <__retarget_lock_acquire_recursive>
 800203e:	89ab      	ldrh	r3, [r5, #12]
 8002040:	071b      	lsls	r3, r3, #28
 8002042:	d501      	bpl.n	8002048 <_vfiprintf_r+0x34>
 8002044:	692b      	ldr	r3, [r5, #16]
 8002046:	b99b      	cbnz	r3, 8002070 <_vfiprintf_r+0x5c>
 8002048:	4629      	mov	r1, r5
 800204a:	4630      	mov	r0, r6
 800204c:	f000 fb70 	bl	8002730 <__swsetup_r>
 8002050:	b170      	cbz	r0, 8002070 <_vfiprintf_r+0x5c>
 8002052:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002054:	07dc      	lsls	r4, r3, #31
 8002056:	d504      	bpl.n	8002062 <_vfiprintf_r+0x4e>
 8002058:	f04f 30ff 	mov.w	r0, #4294967295
 800205c:	b01d      	add	sp, #116	@ 0x74
 800205e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002062:	89ab      	ldrh	r3, [r5, #12]
 8002064:	0598      	lsls	r0, r3, #22
 8002066:	d4f7      	bmi.n	8002058 <_vfiprintf_r+0x44>
 8002068:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800206a:	f7ff feaf 	bl	8001dcc <__retarget_lock_release_recursive>
 800206e:	e7f3      	b.n	8002058 <_vfiprintf_r+0x44>
 8002070:	2300      	movs	r3, #0
 8002072:	9309      	str	r3, [sp, #36]	@ 0x24
 8002074:	2320      	movs	r3, #32
 8002076:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800207a:	f8cd 800c 	str.w	r8, [sp, #12]
 800207e:	2330      	movs	r3, #48	@ 0x30
 8002080:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002230 <_vfiprintf_r+0x21c>
 8002084:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002088:	f04f 0901 	mov.w	r9, #1
 800208c:	4623      	mov	r3, r4
 800208e:	469a      	mov	sl, r3
 8002090:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002094:	b10a      	cbz	r2, 800209a <_vfiprintf_r+0x86>
 8002096:	2a25      	cmp	r2, #37	@ 0x25
 8002098:	d1f9      	bne.n	800208e <_vfiprintf_r+0x7a>
 800209a:	ebba 0b04 	subs.w	fp, sl, r4
 800209e:	d00b      	beq.n	80020b8 <_vfiprintf_r+0xa4>
 80020a0:	465b      	mov	r3, fp
 80020a2:	4622      	mov	r2, r4
 80020a4:	4629      	mov	r1, r5
 80020a6:	4630      	mov	r0, r6
 80020a8:	f7ff ffa1 	bl	8001fee <__sfputs_r>
 80020ac:	3001      	adds	r0, #1
 80020ae:	f000 80a7 	beq.w	8002200 <_vfiprintf_r+0x1ec>
 80020b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80020b4:	445a      	add	r2, fp
 80020b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80020b8:	f89a 3000 	ldrb.w	r3, [sl]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 809f 	beq.w	8002200 <_vfiprintf_r+0x1ec>
 80020c2:	2300      	movs	r3, #0
 80020c4:	f04f 32ff 	mov.w	r2, #4294967295
 80020c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80020cc:	f10a 0a01 	add.w	sl, sl, #1
 80020d0:	9304      	str	r3, [sp, #16]
 80020d2:	9307      	str	r3, [sp, #28]
 80020d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80020d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80020da:	4654      	mov	r4, sl
 80020dc:	2205      	movs	r2, #5
 80020de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020e2:	4853      	ldr	r0, [pc, #332]	@ (8002230 <_vfiprintf_r+0x21c>)
 80020e4:	f7fe f874 	bl	80001d0 <memchr>
 80020e8:	9a04      	ldr	r2, [sp, #16]
 80020ea:	b9d8      	cbnz	r0, 8002124 <_vfiprintf_r+0x110>
 80020ec:	06d1      	lsls	r1, r2, #27
 80020ee:	bf44      	itt	mi
 80020f0:	2320      	movmi	r3, #32
 80020f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80020f6:	0713      	lsls	r3, r2, #28
 80020f8:	bf44      	itt	mi
 80020fa:	232b      	movmi	r3, #43	@ 0x2b
 80020fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002100:	f89a 3000 	ldrb.w	r3, [sl]
 8002104:	2b2a      	cmp	r3, #42	@ 0x2a
 8002106:	d015      	beq.n	8002134 <_vfiprintf_r+0x120>
 8002108:	9a07      	ldr	r2, [sp, #28]
 800210a:	4654      	mov	r4, sl
 800210c:	2000      	movs	r0, #0
 800210e:	f04f 0c0a 	mov.w	ip, #10
 8002112:	4621      	mov	r1, r4
 8002114:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002118:	3b30      	subs	r3, #48	@ 0x30
 800211a:	2b09      	cmp	r3, #9
 800211c:	d94b      	bls.n	80021b6 <_vfiprintf_r+0x1a2>
 800211e:	b1b0      	cbz	r0, 800214e <_vfiprintf_r+0x13a>
 8002120:	9207      	str	r2, [sp, #28]
 8002122:	e014      	b.n	800214e <_vfiprintf_r+0x13a>
 8002124:	eba0 0308 	sub.w	r3, r0, r8
 8002128:	fa09 f303 	lsl.w	r3, r9, r3
 800212c:	4313      	orrs	r3, r2
 800212e:	9304      	str	r3, [sp, #16]
 8002130:	46a2      	mov	sl, r4
 8002132:	e7d2      	b.n	80020da <_vfiprintf_r+0xc6>
 8002134:	9b03      	ldr	r3, [sp, #12]
 8002136:	1d19      	adds	r1, r3, #4
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	9103      	str	r1, [sp, #12]
 800213c:	2b00      	cmp	r3, #0
 800213e:	bfbb      	ittet	lt
 8002140:	425b      	neglt	r3, r3
 8002142:	f042 0202 	orrlt.w	r2, r2, #2
 8002146:	9307      	strge	r3, [sp, #28]
 8002148:	9307      	strlt	r3, [sp, #28]
 800214a:	bfb8      	it	lt
 800214c:	9204      	strlt	r2, [sp, #16]
 800214e:	7823      	ldrb	r3, [r4, #0]
 8002150:	2b2e      	cmp	r3, #46	@ 0x2e
 8002152:	d10a      	bne.n	800216a <_vfiprintf_r+0x156>
 8002154:	7863      	ldrb	r3, [r4, #1]
 8002156:	2b2a      	cmp	r3, #42	@ 0x2a
 8002158:	d132      	bne.n	80021c0 <_vfiprintf_r+0x1ac>
 800215a:	9b03      	ldr	r3, [sp, #12]
 800215c:	1d1a      	adds	r2, r3, #4
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	9203      	str	r2, [sp, #12]
 8002162:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002166:	3402      	adds	r4, #2
 8002168:	9305      	str	r3, [sp, #20]
 800216a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002240 <_vfiprintf_r+0x22c>
 800216e:	7821      	ldrb	r1, [r4, #0]
 8002170:	2203      	movs	r2, #3
 8002172:	4650      	mov	r0, sl
 8002174:	f7fe f82c 	bl	80001d0 <memchr>
 8002178:	b138      	cbz	r0, 800218a <_vfiprintf_r+0x176>
 800217a:	9b04      	ldr	r3, [sp, #16]
 800217c:	eba0 000a 	sub.w	r0, r0, sl
 8002180:	2240      	movs	r2, #64	@ 0x40
 8002182:	4082      	lsls	r2, r0
 8002184:	4313      	orrs	r3, r2
 8002186:	3401      	adds	r4, #1
 8002188:	9304      	str	r3, [sp, #16]
 800218a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800218e:	4829      	ldr	r0, [pc, #164]	@ (8002234 <_vfiprintf_r+0x220>)
 8002190:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002194:	2206      	movs	r2, #6
 8002196:	f7fe f81b 	bl	80001d0 <memchr>
 800219a:	2800      	cmp	r0, #0
 800219c:	d03f      	beq.n	800221e <_vfiprintf_r+0x20a>
 800219e:	4b26      	ldr	r3, [pc, #152]	@ (8002238 <_vfiprintf_r+0x224>)
 80021a0:	bb1b      	cbnz	r3, 80021ea <_vfiprintf_r+0x1d6>
 80021a2:	9b03      	ldr	r3, [sp, #12]
 80021a4:	3307      	adds	r3, #7
 80021a6:	f023 0307 	bic.w	r3, r3, #7
 80021aa:	3308      	adds	r3, #8
 80021ac:	9303      	str	r3, [sp, #12]
 80021ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80021b0:	443b      	add	r3, r7
 80021b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80021b4:	e76a      	b.n	800208c <_vfiprintf_r+0x78>
 80021b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80021ba:	460c      	mov	r4, r1
 80021bc:	2001      	movs	r0, #1
 80021be:	e7a8      	b.n	8002112 <_vfiprintf_r+0xfe>
 80021c0:	2300      	movs	r3, #0
 80021c2:	3401      	adds	r4, #1
 80021c4:	9305      	str	r3, [sp, #20]
 80021c6:	4619      	mov	r1, r3
 80021c8:	f04f 0c0a 	mov.w	ip, #10
 80021cc:	4620      	mov	r0, r4
 80021ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80021d2:	3a30      	subs	r2, #48	@ 0x30
 80021d4:	2a09      	cmp	r2, #9
 80021d6:	d903      	bls.n	80021e0 <_vfiprintf_r+0x1cc>
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d0c6      	beq.n	800216a <_vfiprintf_r+0x156>
 80021dc:	9105      	str	r1, [sp, #20]
 80021de:	e7c4      	b.n	800216a <_vfiprintf_r+0x156>
 80021e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80021e4:	4604      	mov	r4, r0
 80021e6:	2301      	movs	r3, #1
 80021e8:	e7f0      	b.n	80021cc <_vfiprintf_r+0x1b8>
 80021ea:	ab03      	add	r3, sp, #12
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	462a      	mov	r2, r5
 80021f0:	4b12      	ldr	r3, [pc, #72]	@ (800223c <_vfiprintf_r+0x228>)
 80021f2:	a904      	add	r1, sp, #16
 80021f4:	4630      	mov	r0, r6
 80021f6:	f3af 8000 	nop.w
 80021fa:	4607      	mov	r7, r0
 80021fc:	1c78      	adds	r0, r7, #1
 80021fe:	d1d6      	bne.n	80021ae <_vfiprintf_r+0x19a>
 8002200:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002202:	07d9      	lsls	r1, r3, #31
 8002204:	d405      	bmi.n	8002212 <_vfiprintf_r+0x1fe>
 8002206:	89ab      	ldrh	r3, [r5, #12]
 8002208:	059a      	lsls	r2, r3, #22
 800220a:	d402      	bmi.n	8002212 <_vfiprintf_r+0x1fe>
 800220c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800220e:	f7ff fddd 	bl	8001dcc <__retarget_lock_release_recursive>
 8002212:	89ab      	ldrh	r3, [r5, #12]
 8002214:	065b      	lsls	r3, r3, #25
 8002216:	f53f af1f 	bmi.w	8002058 <_vfiprintf_r+0x44>
 800221a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800221c:	e71e      	b.n	800205c <_vfiprintf_r+0x48>
 800221e:	ab03      	add	r3, sp, #12
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	462a      	mov	r2, r5
 8002224:	4b05      	ldr	r3, [pc, #20]	@ (800223c <_vfiprintf_r+0x228>)
 8002226:	a904      	add	r1, sp, #16
 8002228:	4630      	mov	r0, r6
 800222a:	f000 f879 	bl	8002320 <_printf_i>
 800222e:	e7e4      	b.n	80021fa <_vfiprintf_r+0x1e6>
 8002230:	0800296c 	.word	0x0800296c
 8002234:	08002976 	.word	0x08002976
 8002238:	00000000 	.word	0x00000000
 800223c:	08001fef 	.word	0x08001fef
 8002240:	08002972 	.word	0x08002972

08002244 <_printf_common>:
 8002244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002248:	4616      	mov	r6, r2
 800224a:	4698      	mov	r8, r3
 800224c:	688a      	ldr	r2, [r1, #8]
 800224e:	690b      	ldr	r3, [r1, #16]
 8002250:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002254:	4293      	cmp	r3, r2
 8002256:	bfb8      	it	lt
 8002258:	4613      	movlt	r3, r2
 800225a:	6033      	str	r3, [r6, #0]
 800225c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002260:	4607      	mov	r7, r0
 8002262:	460c      	mov	r4, r1
 8002264:	b10a      	cbz	r2, 800226a <_printf_common+0x26>
 8002266:	3301      	adds	r3, #1
 8002268:	6033      	str	r3, [r6, #0]
 800226a:	6823      	ldr	r3, [r4, #0]
 800226c:	0699      	lsls	r1, r3, #26
 800226e:	bf42      	ittt	mi
 8002270:	6833      	ldrmi	r3, [r6, #0]
 8002272:	3302      	addmi	r3, #2
 8002274:	6033      	strmi	r3, [r6, #0]
 8002276:	6825      	ldr	r5, [r4, #0]
 8002278:	f015 0506 	ands.w	r5, r5, #6
 800227c:	d106      	bne.n	800228c <_printf_common+0x48>
 800227e:	f104 0a19 	add.w	sl, r4, #25
 8002282:	68e3      	ldr	r3, [r4, #12]
 8002284:	6832      	ldr	r2, [r6, #0]
 8002286:	1a9b      	subs	r3, r3, r2
 8002288:	42ab      	cmp	r3, r5
 800228a:	dc26      	bgt.n	80022da <_printf_common+0x96>
 800228c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002290:	6822      	ldr	r2, [r4, #0]
 8002292:	3b00      	subs	r3, #0
 8002294:	bf18      	it	ne
 8002296:	2301      	movne	r3, #1
 8002298:	0692      	lsls	r2, r2, #26
 800229a:	d42b      	bmi.n	80022f4 <_printf_common+0xb0>
 800229c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80022a0:	4641      	mov	r1, r8
 80022a2:	4638      	mov	r0, r7
 80022a4:	47c8      	blx	r9
 80022a6:	3001      	adds	r0, #1
 80022a8:	d01e      	beq.n	80022e8 <_printf_common+0xa4>
 80022aa:	6823      	ldr	r3, [r4, #0]
 80022ac:	6922      	ldr	r2, [r4, #16]
 80022ae:	f003 0306 	and.w	r3, r3, #6
 80022b2:	2b04      	cmp	r3, #4
 80022b4:	bf02      	ittt	eq
 80022b6:	68e5      	ldreq	r5, [r4, #12]
 80022b8:	6833      	ldreq	r3, [r6, #0]
 80022ba:	1aed      	subeq	r5, r5, r3
 80022bc:	68a3      	ldr	r3, [r4, #8]
 80022be:	bf0c      	ite	eq
 80022c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80022c4:	2500      	movne	r5, #0
 80022c6:	4293      	cmp	r3, r2
 80022c8:	bfc4      	itt	gt
 80022ca:	1a9b      	subgt	r3, r3, r2
 80022cc:	18ed      	addgt	r5, r5, r3
 80022ce:	2600      	movs	r6, #0
 80022d0:	341a      	adds	r4, #26
 80022d2:	42b5      	cmp	r5, r6
 80022d4:	d11a      	bne.n	800230c <_printf_common+0xc8>
 80022d6:	2000      	movs	r0, #0
 80022d8:	e008      	b.n	80022ec <_printf_common+0xa8>
 80022da:	2301      	movs	r3, #1
 80022dc:	4652      	mov	r2, sl
 80022de:	4641      	mov	r1, r8
 80022e0:	4638      	mov	r0, r7
 80022e2:	47c8      	blx	r9
 80022e4:	3001      	adds	r0, #1
 80022e6:	d103      	bne.n	80022f0 <_printf_common+0xac>
 80022e8:	f04f 30ff 	mov.w	r0, #4294967295
 80022ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022f0:	3501      	adds	r5, #1
 80022f2:	e7c6      	b.n	8002282 <_printf_common+0x3e>
 80022f4:	18e1      	adds	r1, r4, r3
 80022f6:	1c5a      	adds	r2, r3, #1
 80022f8:	2030      	movs	r0, #48	@ 0x30
 80022fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80022fe:	4422      	add	r2, r4
 8002300:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002304:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002308:	3302      	adds	r3, #2
 800230a:	e7c7      	b.n	800229c <_printf_common+0x58>
 800230c:	2301      	movs	r3, #1
 800230e:	4622      	mov	r2, r4
 8002310:	4641      	mov	r1, r8
 8002312:	4638      	mov	r0, r7
 8002314:	47c8      	blx	r9
 8002316:	3001      	adds	r0, #1
 8002318:	d0e6      	beq.n	80022e8 <_printf_common+0xa4>
 800231a:	3601      	adds	r6, #1
 800231c:	e7d9      	b.n	80022d2 <_printf_common+0x8e>
	...

08002320 <_printf_i>:
 8002320:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002324:	7e0f      	ldrb	r7, [r1, #24]
 8002326:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002328:	2f78      	cmp	r7, #120	@ 0x78
 800232a:	4691      	mov	r9, r2
 800232c:	4680      	mov	r8, r0
 800232e:	460c      	mov	r4, r1
 8002330:	469a      	mov	sl, r3
 8002332:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002336:	d807      	bhi.n	8002348 <_printf_i+0x28>
 8002338:	2f62      	cmp	r7, #98	@ 0x62
 800233a:	d80a      	bhi.n	8002352 <_printf_i+0x32>
 800233c:	2f00      	cmp	r7, #0
 800233e:	f000 80d1 	beq.w	80024e4 <_printf_i+0x1c4>
 8002342:	2f58      	cmp	r7, #88	@ 0x58
 8002344:	f000 80b8 	beq.w	80024b8 <_printf_i+0x198>
 8002348:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800234c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002350:	e03a      	b.n	80023c8 <_printf_i+0xa8>
 8002352:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002356:	2b15      	cmp	r3, #21
 8002358:	d8f6      	bhi.n	8002348 <_printf_i+0x28>
 800235a:	a101      	add	r1, pc, #4	@ (adr r1, 8002360 <_printf_i+0x40>)
 800235c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002360:	080023b9 	.word	0x080023b9
 8002364:	080023cd 	.word	0x080023cd
 8002368:	08002349 	.word	0x08002349
 800236c:	08002349 	.word	0x08002349
 8002370:	08002349 	.word	0x08002349
 8002374:	08002349 	.word	0x08002349
 8002378:	080023cd 	.word	0x080023cd
 800237c:	08002349 	.word	0x08002349
 8002380:	08002349 	.word	0x08002349
 8002384:	08002349 	.word	0x08002349
 8002388:	08002349 	.word	0x08002349
 800238c:	080024cb 	.word	0x080024cb
 8002390:	080023f7 	.word	0x080023f7
 8002394:	08002485 	.word	0x08002485
 8002398:	08002349 	.word	0x08002349
 800239c:	08002349 	.word	0x08002349
 80023a0:	080024ed 	.word	0x080024ed
 80023a4:	08002349 	.word	0x08002349
 80023a8:	080023f7 	.word	0x080023f7
 80023ac:	08002349 	.word	0x08002349
 80023b0:	08002349 	.word	0x08002349
 80023b4:	0800248d 	.word	0x0800248d
 80023b8:	6833      	ldr	r3, [r6, #0]
 80023ba:	1d1a      	adds	r2, r3, #4
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6032      	str	r2, [r6, #0]
 80023c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80023c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80023c8:	2301      	movs	r3, #1
 80023ca:	e09c      	b.n	8002506 <_printf_i+0x1e6>
 80023cc:	6833      	ldr	r3, [r6, #0]
 80023ce:	6820      	ldr	r0, [r4, #0]
 80023d0:	1d19      	adds	r1, r3, #4
 80023d2:	6031      	str	r1, [r6, #0]
 80023d4:	0606      	lsls	r6, r0, #24
 80023d6:	d501      	bpl.n	80023dc <_printf_i+0xbc>
 80023d8:	681d      	ldr	r5, [r3, #0]
 80023da:	e003      	b.n	80023e4 <_printf_i+0xc4>
 80023dc:	0645      	lsls	r5, r0, #25
 80023de:	d5fb      	bpl.n	80023d8 <_printf_i+0xb8>
 80023e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80023e4:	2d00      	cmp	r5, #0
 80023e6:	da03      	bge.n	80023f0 <_printf_i+0xd0>
 80023e8:	232d      	movs	r3, #45	@ 0x2d
 80023ea:	426d      	negs	r5, r5
 80023ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80023f0:	4858      	ldr	r0, [pc, #352]	@ (8002554 <_printf_i+0x234>)
 80023f2:	230a      	movs	r3, #10
 80023f4:	e011      	b.n	800241a <_printf_i+0xfa>
 80023f6:	6821      	ldr	r1, [r4, #0]
 80023f8:	6833      	ldr	r3, [r6, #0]
 80023fa:	0608      	lsls	r0, r1, #24
 80023fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8002400:	d402      	bmi.n	8002408 <_printf_i+0xe8>
 8002402:	0649      	lsls	r1, r1, #25
 8002404:	bf48      	it	mi
 8002406:	b2ad      	uxthmi	r5, r5
 8002408:	2f6f      	cmp	r7, #111	@ 0x6f
 800240a:	4852      	ldr	r0, [pc, #328]	@ (8002554 <_printf_i+0x234>)
 800240c:	6033      	str	r3, [r6, #0]
 800240e:	bf14      	ite	ne
 8002410:	230a      	movne	r3, #10
 8002412:	2308      	moveq	r3, #8
 8002414:	2100      	movs	r1, #0
 8002416:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800241a:	6866      	ldr	r6, [r4, #4]
 800241c:	60a6      	str	r6, [r4, #8]
 800241e:	2e00      	cmp	r6, #0
 8002420:	db05      	blt.n	800242e <_printf_i+0x10e>
 8002422:	6821      	ldr	r1, [r4, #0]
 8002424:	432e      	orrs	r6, r5
 8002426:	f021 0104 	bic.w	r1, r1, #4
 800242a:	6021      	str	r1, [r4, #0]
 800242c:	d04b      	beq.n	80024c6 <_printf_i+0x1a6>
 800242e:	4616      	mov	r6, r2
 8002430:	fbb5 f1f3 	udiv	r1, r5, r3
 8002434:	fb03 5711 	mls	r7, r3, r1, r5
 8002438:	5dc7      	ldrb	r7, [r0, r7]
 800243a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800243e:	462f      	mov	r7, r5
 8002440:	42bb      	cmp	r3, r7
 8002442:	460d      	mov	r5, r1
 8002444:	d9f4      	bls.n	8002430 <_printf_i+0x110>
 8002446:	2b08      	cmp	r3, #8
 8002448:	d10b      	bne.n	8002462 <_printf_i+0x142>
 800244a:	6823      	ldr	r3, [r4, #0]
 800244c:	07df      	lsls	r7, r3, #31
 800244e:	d508      	bpl.n	8002462 <_printf_i+0x142>
 8002450:	6923      	ldr	r3, [r4, #16]
 8002452:	6861      	ldr	r1, [r4, #4]
 8002454:	4299      	cmp	r1, r3
 8002456:	bfde      	ittt	le
 8002458:	2330      	movle	r3, #48	@ 0x30
 800245a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800245e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002462:	1b92      	subs	r2, r2, r6
 8002464:	6122      	str	r2, [r4, #16]
 8002466:	f8cd a000 	str.w	sl, [sp]
 800246a:	464b      	mov	r3, r9
 800246c:	aa03      	add	r2, sp, #12
 800246e:	4621      	mov	r1, r4
 8002470:	4640      	mov	r0, r8
 8002472:	f7ff fee7 	bl	8002244 <_printf_common>
 8002476:	3001      	adds	r0, #1
 8002478:	d14a      	bne.n	8002510 <_printf_i+0x1f0>
 800247a:	f04f 30ff 	mov.w	r0, #4294967295
 800247e:	b004      	add	sp, #16
 8002480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002484:	6823      	ldr	r3, [r4, #0]
 8002486:	f043 0320 	orr.w	r3, r3, #32
 800248a:	6023      	str	r3, [r4, #0]
 800248c:	4832      	ldr	r0, [pc, #200]	@ (8002558 <_printf_i+0x238>)
 800248e:	2778      	movs	r7, #120	@ 0x78
 8002490:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002494:	6823      	ldr	r3, [r4, #0]
 8002496:	6831      	ldr	r1, [r6, #0]
 8002498:	061f      	lsls	r7, r3, #24
 800249a:	f851 5b04 	ldr.w	r5, [r1], #4
 800249e:	d402      	bmi.n	80024a6 <_printf_i+0x186>
 80024a0:	065f      	lsls	r7, r3, #25
 80024a2:	bf48      	it	mi
 80024a4:	b2ad      	uxthmi	r5, r5
 80024a6:	6031      	str	r1, [r6, #0]
 80024a8:	07d9      	lsls	r1, r3, #31
 80024aa:	bf44      	itt	mi
 80024ac:	f043 0320 	orrmi.w	r3, r3, #32
 80024b0:	6023      	strmi	r3, [r4, #0]
 80024b2:	b11d      	cbz	r5, 80024bc <_printf_i+0x19c>
 80024b4:	2310      	movs	r3, #16
 80024b6:	e7ad      	b.n	8002414 <_printf_i+0xf4>
 80024b8:	4826      	ldr	r0, [pc, #152]	@ (8002554 <_printf_i+0x234>)
 80024ba:	e7e9      	b.n	8002490 <_printf_i+0x170>
 80024bc:	6823      	ldr	r3, [r4, #0]
 80024be:	f023 0320 	bic.w	r3, r3, #32
 80024c2:	6023      	str	r3, [r4, #0]
 80024c4:	e7f6      	b.n	80024b4 <_printf_i+0x194>
 80024c6:	4616      	mov	r6, r2
 80024c8:	e7bd      	b.n	8002446 <_printf_i+0x126>
 80024ca:	6833      	ldr	r3, [r6, #0]
 80024cc:	6825      	ldr	r5, [r4, #0]
 80024ce:	6961      	ldr	r1, [r4, #20]
 80024d0:	1d18      	adds	r0, r3, #4
 80024d2:	6030      	str	r0, [r6, #0]
 80024d4:	062e      	lsls	r6, r5, #24
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	d501      	bpl.n	80024de <_printf_i+0x1be>
 80024da:	6019      	str	r1, [r3, #0]
 80024dc:	e002      	b.n	80024e4 <_printf_i+0x1c4>
 80024de:	0668      	lsls	r0, r5, #25
 80024e0:	d5fb      	bpl.n	80024da <_printf_i+0x1ba>
 80024e2:	8019      	strh	r1, [r3, #0]
 80024e4:	2300      	movs	r3, #0
 80024e6:	6123      	str	r3, [r4, #16]
 80024e8:	4616      	mov	r6, r2
 80024ea:	e7bc      	b.n	8002466 <_printf_i+0x146>
 80024ec:	6833      	ldr	r3, [r6, #0]
 80024ee:	1d1a      	adds	r2, r3, #4
 80024f0:	6032      	str	r2, [r6, #0]
 80024f2:	681e      	ldr	r6, [r3, #0]
 80024f4:	6862      	ldr	r2, [r4, #4]
 80024f6:	2100      	movs	r1, #0
 80024f8:	4630      	mov	r0, r6
 80024fa:	f7fd fe69 	bl	80001d0 <memchr>
 80024fe:	b108      	cbz	r0, 8002504 <_printf_i+0x1e4>
 8002500:	1b80      	subs	r0, r0, r6
 8002502:	6060      	str	r0, [r4, #4]
 8002504:	6863      	ldr	r3, [r4, #4]
 8002506:	6123      	str	r3, [r4, #16]
 8002508:	2300      	movs	r3, #0
 800250a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800250e:	e7aa      	b.n	8002466 <_printf_i+0x146>
 8002510:	6923      	ldr	r3, [r4, #16]
 8002512:	4632      	mov	r2, r6
 8002514:	4649      	mov	r1, r9
 8002516:	4640      	mov	r0, r8
 8002518:	47d0      	blx	sl
 800251a:	3001      	adds	r0, #1
 800251c:	d0ad      	beq.n	800247a <_printf_i+0x15a>
 800251e:	6823      	ldr	r3, [r4, #0]
 8002520:	079b      	lsls	r3, r3, #30
 8002522:	d413      	bmi.n	800254c <_printf_i+0x22c>
 8002524:	68e0      	ldr	r0, [r4, #12]
 8002526:	9b03      	ldr	r3, [sp, #12]
 8002528:	4298      	cmp	r0, r3
 800252a:	bfb8      	it	lt
 800252c:	4618      	movlt	r0, r3
 800252e:	e7a6      	b.n	800247e <_printf_i+0x15e>
 8002530:	2301      	movs	r3, #1
 8002532:	4632      	mov	r2, r6
 8002534:	4649      	mov	r1, r9
 8002536:	4640      	mov	r0, r8
 8002538:	47d0      	blx	sl
 800253a:	3001      	adds	r0, #1
 800253c:	d09d      	beq.n	800247a <_printf_i+0x15a>
 800253e:	3501      	adds	r5, #1
 8002540:	68e3      	ldr	r3, [r4, #12]
 8002542:	9903      	ldr	r1, [sp, #12]
 8002544:	1a5b      	subs	r3, r3, r1
 8002546:	42ab      	cmp	r3, r5
 8002548:	dcf2      	bgt.n	8002530 <_printf_i+0x210>
 800254a:	e7eb      	b.n	8002524 <_printf_i+0x204>
 800254c:	2500      	movs	r5, #0
 800254e:	f104 0619 	add.w	r6, r4, #25
 8002552:	e7f5      	b.n	8002540 <_printf_i+0x220>
 8002554:	0800297d 	.word	0x0800297d
 8002558:	0800298e 	.word	0x0800298e

0800255c <__sflush_r>:
 800255c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002564:	0716      	lsls	r6, r2, #28
 8002566:	4605      	mov	r5, r0
 8002568:	460c      	mov	r4, r1
 800256a:	d454      	bmi.n	8002616 <__sflush_r+0xba>
 800256c:	684b      	ldr	r3, [r1, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	dc02      	bgt.n	8002578 <__sflush_r+0x1c>
 8002572:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002574:	2b00      	cmp	r3, #0
 8002576:	dd48      	ble.n	800260a <__sflush_r+0xae>
 8002578:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800257a:	2e00      	cmp	r6, #0
 800257c:	d045      	beq.n	800260a <__sflush_r+0xae>
 800257e:	2300      	movs	r3, #0
 8002580:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002584:	682f      	ldr	r7, [r5, #0]
 8002586:	6a21      	ldr	r1, [r4, #32]
 8002588:	602b      	str	r3, [r5, #0]
 800258a:	d030      	beq.n	80025ee <__sflush_r+0x92>
 800258c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800258e:	89a3      	ldrh	r3, [r4, #12]
 8002590:	0759      	lsls	r1, r3, #29
 8002592:	d505      	bpl.n	80025a0 <__sflush_r+0x44>
 8002594:	6863      	ldr	r3, [r4, #4]
 8002596:	1ad2      	subs	r2, r2, r3
 8002598:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800259a:	b10b      	cbz	r3, 80025a0 <__sflush_r+0x44>
 800259c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800259e:	1ad2      	subs	r2, r2, r3
 80025a0:	2300      	movs	r3, #0
 80025a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80025a4:	6a21      	ldr	r1, [r4, #32]
 80025a6:	4628      	mov	r0, r5
 80025a8:	47b0      	blx	r6
 80025aa:	1c43      	adds	r3, r0, #1
 80025ac:	89a3      	ldrh	r3, [r4, #12]
 80025ae:	d106      	bne.n	80025be <__sflush_r+0x62>
 80025b0:	6829      	ldr	r1, [r5, #0]
 80025b2:	291d      	cmp	r1, #29
 80025b4:	d82b      	bhi.n	800260e <__sflush_r+0xb2>
 80025b6:	4a2a      	ldr	r2, [pc, #168]	@ (8002660 <__sflush_r+0x104>)
 80025b8:	40ca      	lsrs	r2, r1
 80025ba:	07d6      	lsls	r6, r2, #31
 80025bc:	d527      	bpl.n	800260e <__sflush_r+0xb2>
 80025be:	2200      	movs	r2, #0
 80025c0:	6062      	str	r2, [r4, #4]
 80025c2:	04d9      	lsls	r1, r3, #19
 80025c4:	6922      	ldr	r2, [r4, #16]
 80025c6:	6022      	str	r2, [r4, #0]
 80025c8:	d504      	bpl.n	80025d4 <__sflush_r+0x78>
 80025ca:	1c42      	adds	r2, r0, #1
 80025cc:	d101      	bne.n	80025d2 <__sflush_r+0x76>
 80025ce:	682b      	ldr	r3, [r5, #0]
 80025d0:	b903      	cbnz	r3, 80025d4 <__sflush_r+0x78>
 80025d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80025d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80025d6:	602f      	str	r7, [r5, #0]
 80025d8:	b1b9      	cbz	r1, 800260a <__sflush_r+0xae>
 80025da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80025de:	4299      	cmp	r1, r3
 80025e0:	d002      	beq.n	80025e8 <__sflush_r+0x8c>
 80025e2:	4628      	mov	r0, r5
 80025e4:	f7ff fbf4 	bl	8001dd0 <_free_r>
 80025e8:	2300      	movs	r3, #0
 80025ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80025ec:	e00d      	b.n	800260a <__sflush_r+0xae>
 80025ee:	2301      	movs	r3, #1
 80025f0:	4628      	mov	r0, r5
 80025f2:	47b0      	blx	r6
 80025f4:	4602      	mov	r2, r0
 80025f6:	1c50      	adds	r0, r2, #1
 80025f8:	d1c9      	bne.n	800258e <__sflush_r+0x32>
 80025fa:	682b      	ldr	r3, [r5, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0c6      	beq.n	800258e <__sflush_r+0x32>
 8002600:	2b1d      	cmp	r3, #29
 8002602:	d001      	beq.n	8002608 <__sflush_r+0xac>
 8002604:	2b16      	cmp	r3, #22
 8002606:	d11e      	bne.n	8002646 <__sflush_r+0xea>
 8002608:	602f      	str	r7, [r5, #0]
 800260a:	2000      	movs	r0, #0
 800260c:	e022      	b.n	8002654 <__sflush_r+0xf8>
 800260e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002612:	b21b      	sxth	r3, r3
 8002614:	e01b      	b.n	800264e <__sflush_r+0xf2>
 8002616:	690f      	ldr	r7, [r1, #16]
 8002618:	2f00      	cmp	r7, #0
 800261a:	d0f6      	beq.n	800260a <__sflush_r+0xae>
 800261c:	0793      	lsls	r3, r2, #30
 800261e:	680e      	ldr	r6, [r1, #0]
 8002620:	bf08      	it	eq
 8002622:	694b      	ldreq	r3, [r1, #20]
 8002624:	600f      	str	r7, [r1, #0]
 8002626:	bf18      	it	ne
 8002628:	2300      	movne	r3, #0
 800262a:	eba6 0807 	sub.w	r8, r6, r7
 800262e:	608b      	str	r3, [r1, #8]
 8002630:	f1b8 0f00 	cmp.w	r8, #0
 8002634:	dde9      	ble.n	800260a <__sflush_r+0xae>
 8002636:	6a21      	ldr	r1, [r4, #32]
 8002638:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800263a:	4643      	mov	r3, r8
 800263c:	463a      	mov	r2, r7
 800263e:	4628      	mov	r0, r5
 8002640:	47b0      	blx	r6
 8002642:	2800      	cmp	r0, #0
 8002644:	dc08      	bgt.n	8002658 <__sflush_r+0xfc>
 8002646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800264a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800264e:	81a3      	strh	r3, [r4, #12]
 8002650:	f04f 30ff 	mov.w	r0, #4294967295
 8002654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002658:	4407      	add	r7, r0
 800265a:	eba8 0800 	sub.w	r8, r8, r0
 800265e:	e7e7      	b.n	8002630 <__sflush_r+0xd4>
 8002660:	20400001 	.word	0x20400001

08002664 <_fflush_r>:
 8002664:	b538      	push	{r3, r4, r5, lr}
 8002666:	690b      	ldr	r3, [r1, #16]
 8002668:	4605      	mov	r5, r0
 800266a:	460c      	mov	r4, r1
 800266c:	b913      	cbnz	r3, 8002674 <_fflush_r+0x10>
 800266e:	2500      	movs	r5, #0
 8002670:	4628      	mov	r0, r5
 8002672:	bd38      	pop	{r3, r4, r5, pc}
 8002674:	b118      	cbz	r0, 800267e <_fflush_r+0x1a>
 8002676:	6a03      	ldr	r3, [r0, #32]
 8002678:	b90b      	cbnz	r3, 800267e <_fflush_r+0x1a>
 800267a:	f7ff faa1 	bl	8001bc0 <__sinit>
 800267e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0f3      	beq.n	800266e <_fflush_r+0xa>
 8002686:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002688:	07d0      	lsls	r0, r2, #31
 800268a:	d404      	bmi.n	8002696 <_fflush_r+0x32>
 800268c:	0599      	lsls	r1, r3, #22
 800268e:	d402      	bmi.n	8002696 <_fflush_r+0x32>
 8002690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002692:	f7ff fb9a 	bl	8001dca <__retarget_lock_acquire_recursive>
 8002696:	4628      	mov	r0, r5
 8002698:	4621      	mov	r1, r4
 800269a:	f7ff ff5f 	bl	800255c <__sflush_r>
 800269e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80026a0:	07da      	lsls	r2, r3, #31
 80026a2:	4605      	mov	r5, r0
 80026a4:	d4e4      	bmi.n	8002670 <_fflush_r+0xc>
 80026a6:	89a3      	ldrh	r3, [r4, #12]
 80026a8:	059b      	lsls	r3, r3, #22
 80026aa:	d4e1      	bmi.n	8002670 <_fflush_r+0xc>
 80026ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80026ae:	f7ff fb8d 	bl	8001dcc <__retarget_lock_release_recursive>
 80026b2:	e7dd      	b.n	8002670 <_fflush_r+0xc>

080026b4 <__swbuf_r>:
 80026b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026b6:	460e      	mov	r6, r1
 80026b8:	4614      	mov	r4, r2
 80026ba:	4605      	mov	r5, r0
 80026bc:	b118      	cbz	r0, 80026c6 <__swbuf_r+0x12>
 80026be:	6a03      	ldr	r3, [r0, #32]
 80026c0:	b90b      	cbnz	r3, 80026c6 <__swbuf_r+0x12>
 80026c2:	f7ff fa7d 	bl	8001bc0 <__sinit>
 80026c6:	69a3      	ldr	r3, [r4, #24]
 80026c8:	60a3      	str	r3, [r4, #8]
 80026ca:	89a3      	ldrh	r3, [r4, #12]
 80026cc:	071a      	lsls	r2, r3, #28
 80026ce:	d501      	bpl.n	80026d4 <__swbuf_r+0x20>
 80026d0:	6923      	ldr	r3, [r4, #16]
 80026d2:	b943      	cbnz	r3, 80026e6 <__swbuf_r+0x32>
 80026d4:	4621      	mov	r1, r4
 80026d6:	4628      	mov	r0, r5
 80026d8:	f000 f82a 	bl	8002730 <__swsetup_r>
 80026dc:	b118      	cbz	r0, 80026e6 <__swbuf_r+0x32>
 80026de:	f04f 37ff 	mov.w	r7, #4294967295
 80026e2:	4638      	mov	r0, r7
 80026e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026e6:	6823      	ldr	r3, [r4, #0]
 80026e8:	6922      	ldr	r2, [r4, #16]
 80026ea:	1a98      	subs	r0, r3, r2
 80026ec:	6963      	ldr	r3, [r4, #20]
 80026ee:	b2f6      	uxtb	r6, r6
 80026f0:	4283      	cmp	r3, r0
 80026f2:	4637      	mov	r7, r6
 80026f4:	dc05      	bgt.n	8002702 <__swbuf_r+0x4e>
 80026f6:	4621      	mov	r1, r4
 80026f8:	4628      	mov	r0, r5
 80026fa:	f7ff ffb3 	bl	8002664 <_fflush_r>
 80026fe:	2800      	cmp	r0, #0
 8002700:	d1ed      	bne.n	80026de <__swbuf_r+0x2a>
 8002702:	68a3      	ldr	r3, [r4, #8]
 8002704:	3b01      	subs	r3, #1
 8002706:	60a3      	str	r3, [r4, #8]
 8002708:	6823      	ldr	r3, [r4, #0]
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	6022      	str	r2, [r4, #0]
 800270e:	701e      	strb	r6, [r3, #0]
 8002710:	6962      	ldr	r2, [r4, #20]
 8002712:	1c43      	adds	r3, r0, #1
 8002714:	429a      	cmp	r2, r3
 8002716:	d004      	beq.n	8002722 <__swbuf_r+0x6e>
 8002718:	89a3      	ldrh	r3, [r4, #12]
 800271a:	07db      	lsls	r3, r3, #31
 800271c:	d5e1      	bpl.n	80026e2 <__swbuf_r+0x2e>
 800271e:	2e0a      	cmp	r6, #10
 8002720:	d1df      	bne.n	80026e2 <__swbuf_r+0x2e>
 8002722:	4621      	mov	r1, r4
 8002724:	4628      	mov	r0, r5
 8002726:	f7ff ff9d 	bl	8002664 <_fflush_r>
 800272a:	2800      	cmp	r0, #0
 800272c:	d0d9      	beq.n	80026e2 <__swbuf_r+0x2e>
 800272e:	e7d6      	b.n	80026de <__swbuf_r+0x2a>

08002730 <__swsetup_r>:
 8002730:	b538      	push	{r3, r4, r5, lr}
 8002732:	4b29      	ldr	r3, [pc, #164]	@ (80027d8 <__swsetup_r+0xa8>)
 8002734:	4605      	mov	r5, r0
 8002736:	6818      	ldr	r0, [r3, #0]
 8002738:	460c      	mov	r4, r1
 800273a:	b118      	cbz	r0, 8002744 <__swsetup_r+0x14>
 800273c:	6a03      	ldr	r3, [r0, #32]
 800273e:	b90b      	cbnz	r3, 8002744 <__swsetup_r+0x14>
 8002740:	f7ff fa3e 	bl	8001bc0 <__sinit>
 8002744:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002748:	0719      	lsls	r1, r3, #28
 800274a:	d422      	bmi.n	8002792 <__swsetup_r+0x62>
 800274c:	06da      	lsls	r2, r3, #27
 800274e:	d407      	bmi.n	8002760 <__swsetup_r+0x30>
 8002750:	2209      	movs	r2, #9
 8002752:	602a      	str	r2, [r5, #0]
 8002754:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002758:	81a3      	strh	r3, [r4, #12]
 800275a:	f04f 30ff 	mov.w	r0, #4294967295
 800275e:	e033      	b.n	80027c8 <__swsetup_r+0x98>
 8002760:	0758      	lsls	r0, r3, #29
 8002762:	d512      	bpl.n	800278a <__swsetup_r+0x5a>
 8002764:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002766:	b141      	cbz	r1, 800277a <__swsetup_r+0x4a>
 8002768:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800276c:	4299      	cmp	r1, r3
 800276e:	d002      	beq.n	8002776 <__swsetup_r+0x46>
 8002770:	4628      	mov	r0, r5
 8002772:	f7ff fb2d 	bl	8001dd0 <_free_r>
 8002776:	2300      	movs	r3, #0
 8002778:	6363      	str	r3, [r4, #52]	@ 0x34
 800277a:	89a3      	ldrh	r3, [r4, #12]
 800277c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002780:	81a3      	strh	r3, [r4, #12]
 8002782:	2300      	movs	r3, #0
 8002784:	6063      	str	r3, [r4, #4]
 8002786:	6923      	ldr	r3, [r4, #16]
 8002788:	6023      	str	r3, [r4, #0]
 800278a:	89a3      	ldrh	r3, [r4, #12]
 800278c:	f043 0308 	orr.w	r3, r3, #8
 8002790:	81a3      	strh	r3, [r4, #12]
 8002792:	6923      	ldr	r3, [r4, #16]
 8002794:	b94b      	cbnz	r3, 80027aa <__swsetup_r+0x7a>
 8002796:	89a3      	ldrh	r3, [r4, #12]
 8002798:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800279c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027a0:	d003      	beq.n	80027aa <__swsetup_r+0x7a>
 80027a2:	4621      	mov	r1, r4
 80027a4:	4628      	mov	r0, r5
 80027a6:	f000 f84f 	bl	8002848 <__smakebuf_r>
 80027aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027ae:	f013 0201 	ands.w	r2, r3, #1
 80027b2:	d00a      	beq.n	80027ca <__swsetup_r+0x9a>
 80027b4:	2200      	movs	r2, #0
 80027b6:	60a2      	str	r2, [r4, #8]
 80027b8:	6962      	ldr	r2, [r4, #20]
 80027ba:	4252      	negs	r2, r2
 80027bc:	61a2      	str	r2, [r4, #24]
 80027be:	6922      	ldr	r2, [r4, #16]
 80027c0:	b942      	cbnz	r2, 80027d4 <__swsetup_r+0xa4>
 80027c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80027c6:	d1c5      	bne.n	8002754 <__swsetup_r+0x24>
 80027c8:	bd38      	pop	{r3, r4, r5, pc}
 80027ca:	0799      	lsls	r1, r3, #30
 80027cc:	bf58      	it	pl
 80027ce:	6962      	ldrpl	r2, [r4, #20]
 80027d0:	60a2      	str	r2, [r4, #8]
 80027d2:	e7f4      	b.n	80027be <__swsetup_r+0x8e>
 80027d4:	2000      	movs	r0, #0
 80027d6:	e7f7      	b.n	80027c8 <__swsetup_r+0x98>
 80027d8:	20000018 	.word	0x20000018

080027dc <_sbrk_r>:
 80027dc:	b538      	push	{r3, r4, r5, lr}
 80027de:	4d06      	ldr	r5, [pc, #24]	@ (80027f8 <_sbrk_r+0x1c>)
 80027e0:	2300      	movs	r3, #0
 80027e2:	4604      	mov	r4, r0
 80027e4:	4608      	mov	r0, r1
 80027e6:	602b      	str	r3, [r5, #0]
 80027e8:	f7ff f8fe 	bl	80019e8 <_sbrk>
 80027ec:	1c43      	adds	r3, r0, #1
 80027ee:	d102      	bne.n	80027f6 <_sbrk_r+0x1a>
 80027f0:	682b      	ldr	r3, [r5, #0]
 80027f2:	b103      	cbz	r3, 80027f6 <_sbrk_r+0x1a>
 80027f4:	6023      	str	r3, [r4, #0]
 80027f6:	bd38      	pop	{r3, r4, r5, pc}
 80027f8:	20000250 	.word	0x20000250

080027fc <__swhatbuf_r>:
 80027fc:	b570      	push	{r4, r5, r6, lr}
 80027fe:	460c      	mov	r4, r1
 8002800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002804:	2900      	cmp	r1, #0
 8002806:	b096      	sub	sp, #88	@ 0x58
 8002808:	4615      	mov	r5, r2
 800280a:	461e      	mov	r6, r3
 800280c:	da0d      	bge.n	800282a <__swhatbuf_r+0x2e>
 800280e:	89a3      	ldrh	r3, [r4, #12]
 8002810:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002814:	f04f 0100 	mov.w	r1, #0
 8002818:	bf14      	ite	ne
 800281a:	2340      	movne	r3, #64	@ 0x40
 800281c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002820:	2000      	movs	r0, #0
 8002822:	6031      	str	r1, [r6, #0]
 8002824:	602b      	str	r3, [r5, #0]
 8002826:	b016      	add	sp, #88	@ 0x58
 8002828:	bd70      	pop	{r4, r5, r6, pc}
 800282a:	466a      	mov	r2, sp
 800282c:	f000 f848 	bl	80028c0 <_fstat_r>
 8002830:	2800      	cmp	r0, #0
 8002832:	dbec      	blt.n	800280e <__swhatbuf_r+0x12>
 8002834:	9901      	ldr	r1, [sp, #4]
 8002836:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800283a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800283e:	4259      	negs	r1, r3
 8002840:	4159      	adcs	r1, r3
 8002842:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002846:	e7eb      	b.n	8002820 <__swhatbuf_r+0x24>

08002848 <__smakebuf_r>:
 8002848:	898b      	ldrh	r3, [r1, #12]
 800284a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800284c:	079d      	lsls	r5, r3, #30
 800284e:	4606      	mov	r6, r0
 8002850:	460c      	mov	r4, r1
 8002852:	d507      	bpl.n	8002864 <__smakebuf_r+0x1c>
 8002854:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002858:	6023      	str	r3, [r4, #0]
 800285a:	6123      	str	r3, [r4, #16]
 800285c:	2301      	movs	r3, #1
 800285e:	6163      	str	r3, [r4, #20]
 8002860:	b003      	add	sp, #12
 8002862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002864:	ab01      	add	r3, sp, #4
 8002866:	466a      	mov	r2, sp
 8002868:	f7ff ffc8 	bl	80027fc <__swhatbuf_r>
 800286c:	9f00      	ldr	r7, [sp, #0]
 800286e:	4605      	mov	r5, r0
 8002870:	4639      	mov	r1, r7
 8002872:	4630      	mov	r0, r6
 8002874:	f7ff fb18 	bl	8001ea8 <_malloc_r>
 8002878:	b948      	cbnz	r0, 800288e <__smakebuf_r+0x46>
 800287a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800287e:	059a      	lsls	r2, r3, #22
 8002880:	d4ee      	bmi.n	8002860 <__smakebuf_r+0x18>
 8002882:	f023 0303 	bic.w	r3, r3, #3
 8002886:	f043 0302 	orr.w	r3, r3, #2
 800288a:	81a3      	strh	r3, [r4, #12]
 800288c:	e7e2      	b.n	8002854 <__smakebuf_r+0xc>
 800288e:	89a3      	ldrh	r3, [r4, #12]
 8002890:	6020      	str	r0, [r4, #0]
 8002892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002896:	81a3      	strh	r3, [r4, #12]
 8002898:	9b01      	ldr	r3, [sp, #4]
 800289a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800289e:	b15b      	cbz	r3, 80028b8 <__smakebuf_r+0x70>
 80028a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80028a4:	4630      	mov	r0, r6
 80028a6:	f000 f81d 	bl	80028e4 <_isatty_r>
 80028aa:	b128      	cbz	r0, 80028b8 <__smakebuf_r+0x70>
 80028ac:	89a3      	ldrh	r3, [r4, #12]
 80028ae:	f023 0303 	bic.w	r3, r3, #3
 80028b2:	f043 0301 	orr.w	r3, r3, #1
 80028b6:	81a3      	strh	r3, [r4, #12]
 80028b8:	89a3      	ldrh	r3, [r4, #12]
 80028ba:	431d      	orrs	r5, r3
 80028bc:	81a5      	strh	r5, [r4, #12]
 80028be:	e7cf      	b.n	8002860 <__smakebuf_r+0x18>

080028c0 <_fstat_r>:
 80028c0:	b538      	push	{r3, r4, r5, lr}
 80028c2:	4d07      	ldr	r5, [pc, #28]	@ (80028e0 <_fstat_r+0x20>)
 80028c4:	2300      	movs	r3, #0
 80028c6:	4604      	mov	r4, r0
 80028c8:	4608      	mov	r0, r1
 80028ca:	4611      	mov	r1, r2
 80028cc:	602b      	str	r3, [r5, #0]
 80028ce:	f7ff f862 	bl	8001996 <_fstat>
 80028d2:	1c43      	adds	r3, r0, #1
 80028d4:	d102      	bne.n	80028dc <_fstat_r+0x1c>
 80028d6:	682b      	ldr	r3, [r5, #0]
 80028d8:	b103      	cbz	r3, 80028dc <_fstat_r+0x1c>
 80028da:	6023      	str	r3, [r4, #0]
 80028dc:	bd38      	pop	{r3, r4, r5, pc}
 80028de:	bf00      	nop
 80028e0:	20000250 	.word	0x20000250

080028e4 <_isatty_r>:
 80028e4:	b538      	push	{r3, r4, r5, lr}
 80028e6:	4d06      	ldr	r5, [pc, #24]	@ (8002900 <_isatty_r+0x1c>)
 80028e8:	2300      	movs	r3, #0
 80028ea:	4604      	mov	r4, r0
 80028ec:	4608      	mov	r0, r1
 80028ee:	602b      	str	r3, [r5, #0]
 80028f0:	f7ff f861 	bl	80019b6 <_isatty>
 80028f4:	1c43      	adds	r3, r0, #1
 80028f6:	d102      	bne.n	80028fe <_isatty_r+0x1a>
 80028f8:	682b      	ldr	r3, [r5, #0]
 80028fa:	b103      	cbz	r3, 80028fe <_isatty_r+0x1a>
 80028fc:	6023      	str	r3, [r4, #0]
 80028fe:	bd38      	pop	{r3, r4, r5, pc}
 8002900:	20000250 	.word	0x20000250

08002904 <_init>:
 8002904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002906:	bf00      	nop
 8002908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800290a:	bc08      	pop	{r3}
 800290c:	469e      	mov	lr, r3
 800290e:	4770      	bx	lr

08002910 <_fini>:
 8002910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002912:	bf00      	nop
 8002914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002916:	bc08      	pop	{r3}
 8002918:	469e      	mov	lr, r3
 800291a:	4770      	bx	lr
