/**
 ******************************************************************************
 * @file           : main.c
 * @author         : Auto-generated by STM32CubeIDE
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * Copyright (c) 2024 STMicroelectronics.
 * All rights reserved.
 *
 * This software is licensed under terms that can be found in the LICENSE file
 * in the root directory of this software component.
 * If no LICENSE file comes with this software, it is provided AS-IS.
 *
 ******************************************************************************
 */

#include <stdint.h>

#define RCC_BASE_ADDR 		0x40023800UL

#define RCC_CFGR_REG_OFFSET		0x08

#define RCC_CFGR_REG_ADDR		(RCC_BASE_ADDR + RCC_CFGR_REG_OFFSET)

#define GPIOA_BASE_ADDR			0x40020000UL
int main(void)
{
    /* Loop forever */
	uint32_t *pRCCCFGRreg = (uint32_t *)RCC_CFGR_REG_ADDR;

	// 1. configure the RCC_CFGR MCO1 bit fields to select HSI clock source.
	*pRCCCFGRreg &= ~(0x3<<21);

	// 2. configure FA8 to AF0 mode to behave as MCO1 signal
	uint32_t *pRCCAHB1ENR = (uin32_t *)(RCC_BASE_ADDR + 0x30);
	*pRCCAHB1ENR |= (1<<0); // enable GPIOA peri

	// configure the mode of GPIOA pin 8 as AF function mode
	uint32_ t *pGPIOModereg = (uin32_t *)(GPIOA_BASE_ADDR);
	*pGPIOModereg &= (0x3 << 16);
	*pGPIOModereg |= (0x3 << 16);

	// configure the AF function register to set mode 0 for PA8
	uint32_t *pGPIOAAFreg = (uint32_t *)(GPIOA_BASE_ADDR + 0x24);
	*pGPIOAAFreg &= ~(0xf << 0);

	for(;;);
}
