*debug*/
debug*
bak/
*.bak.*

# Verilog project
f9pcap_*/
