@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\component\polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Optimizing register bit ADC_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":318:1:318:6|Pruning register bits 31 to 16 of ADC_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\CLK_GEN.v":152:1:152:6|Pruning unused register clk2meghz_div[15:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Optimizing register bit DAC_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":104:1:104:6|Pruning register bits 31 to 16 of DAC_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 0 of phase_6[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 3 of phase_6[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 5 of phase_6[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 0 of phase_5[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 2 of phase_5[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 5 of phase_5[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 1 of phase_4[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 2 of phase_4[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Sharing sequential element phase_4 and merging phase_5. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 5 of phase_4[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Sharing sequential element phase_3 and merging phase_4. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 1 of phase_3[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 2 of phase_3[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 4 of phase_3[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Sharing sequential element phase_2 and merging phase_4. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 1 of phase_2[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 3 of phase_2[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 4 of phase_2[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Sharing sequential element phase_2 and merging phase_3. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 0 of phase_1[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Sharing sequential element phase_1 and merging phase_6. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 3 of phase_1[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|All reachable assignments to bit 4 of phase_1[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Sharing sequential element phase_1 and merging phase_3. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG133 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":109:20:109:30|Object sts_counter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":112:20:112:34|Object Led_timer_100ms is declared but not assigned. Either assign a value or remove the declaration.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Optimizing register bit GPIO_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":242:4:242:9|Pruning register bits 31 to 15 of GPIO_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 0 of phase_6[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 3 of phase_6[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 5 of phase_6[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 0 of phase_5[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 2 of phase_5[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 5 of phase_5[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 1 of phase_4[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 2 of phase_4[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Sharing sequential element phase_4 and merging phase_5. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 5 of phase_4[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Sharing sequential element phase_3 and merging phase_4. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 1 of phase_3[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 2 of phase_3[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 4 of phase_3[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Sharing sequential element phase_2 and merging phase_4. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 1 of phase_2[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 3 of phase_2[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 4 of phase_2[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Sharing sequential element phase_2 and merging phase_3. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 0 of phase_1[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Sharing sequential element phase_1 and merging phase_6. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 3 of phase_1[5:0] assign 0, register removed by optimization.
@W: CL208 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|All reachable assignments to bit 4 of phase_1[5:0] assign 0, register removed by optimization.
@W: CL177 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Sharing sequential element phase_1 and merging phase_3. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL271 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":90:1:90:6|Pruning unused bits 31 to 16 of sp[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Optimizing register bit OSC_CT_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":75:1:75:6|Pruning register bits 31 to 16 of OSC_CT_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Pruning unused register opb_do_byte_0[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Pruning unused register opb_addr_byte_0[7:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Optimizing register bit OPB_ADDR[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Optimizing register bit OPB_ADDR[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Optimizing register bit OPB_ADDR[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Optimizing register bit OPB_ADDR[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Optimizing register bit OPB_ADDR[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Optimizing register bit OPB_ADDR[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Optimizing register bit OPB_ADDR[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Optimizing register bit OPB_ADDR[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Optimizing register bit OPB_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":92:4:92:9|Pruning register bits 31 to 24 of OPB_ADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":129:5:129:10|Pruning register bits 31 to 24 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":53:4:53:9|Pruning register bits 31 to 16 of SP_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ScratchPadRegister.v":23:20:23:24|Input port bits 31 to 16 of SP_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\pci_emu_target.v":46:24:46:29|Input port bits 31 to 24 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FREQ_COUNTER.v":26:24:26:32|Input port bits 31 to 16 of OSC_CT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Pruning register bit 5 of phase_3[5:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Pruning register bits 4 to 3 of phase_6[4:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Pruning register bits 4 to 3 of phase_5[4:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Pruning unused register phase_4[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Pruning unused register phase_2[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Pruning unused register phase_5[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Pruning unused register phase_6[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":122:4:122:9|Pruning unused register phase_3[4]. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":36:20:36:30|Input port bits 31 to 5 of LIFT_MOT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\LIFT_MOT.v":37:20:37:28|Input port bits 31 to 3 of LIFT_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GPIO.v":22:20:22:26|Input port bits 31 to 17 of GPIO_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Pruning register bit 5 of phase_3[5:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Pruning register bits 4 to 3 of phase_6[4:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Pruning register bits 4 to 3 of phase_5[4:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Pruning unused register phase_4[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Pruning unused register phase_2[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Pruning unused register phase_5[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Pruning unused register phase_6[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":122:4:122:9|Pruning unused register phase_3[4]. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":36:20:36:30|Input port bits 31 to 5 of GANT_MOT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\GANTRY_MOT.v":37:20:37:28|Input port bits 31 to 3 of GANT_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FPGA_WD.v":31:1:31:6|Optimizing register bit watchdog_time_100us[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\FPGA_WD.v":31:1:31:6|Pruning register bit 4 of watchdog_time_100us[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":35:24:35:29|Input port bits 31 to 16 of DAC_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\DAC_AD8803AR.v":36:24:36:31|Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\CLK_GEN.v":34:17:34:26|Input port bits 31 to 16 of CLK_GEN_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADDR_DECODER.v":56:20:56:27|Input port bits 31 to 20 of DEC_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL249 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":133:4:133:9|Initial value is not supported on state machine status
@W: CL249 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":133:4:133:9|Initial value is not supported on state machine state
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":61:25:61:30|Input port bits 31 to 16 of ADC_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\hdl\ADC_AD7663AS.V":62:25:62:32|Input port bits 31 to 12 of ADC_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.

