Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb  4 11:47:05 2022
| Host         : DEKSTOP-MAX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     54.887        0.000                      0                   71        0.092        0.000                      0                   71        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 30.516}     61.032          16.385          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       54.887        0.000                      0                   71        0.092        0.000                      0                   71       30.016        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       54.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.887ns  (required time - arrival time)
  Source:                 sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            pwm_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 1.885ns (33.648%)  route 3.717ns (66.352%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 59.711 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.775    -0.737    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.145 r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.143     1.288    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[0]
    SLICE_X9Y129         LUT3 (Prop_lut3_I2_O)        0.152     1.440 r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=3, routed)           0.915     2.355    music_data[0]
    SLICE_X9Y129         LUT6 (Prop_lut6_I3_O)        0.326     2.681 r  pwm_i_10/O
                         net (fo=2, routed)           0.730     3.412    pwm_i_10_n_0
    SLICE_X7Y129         LUT5 (Prop_lut5_I0_O)        0.124     3.536 r  pwm_i_6/O
                         net (fo=1, routed)           0.000     3.536    pwm_i_6_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.937 r  pwm_reg_i_1/CO[3]
                         net (fo=1, routed)           0.929     4.865    p_0_in
    SLICE_X4Y133         FDRE                                         r  pwm_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.675    59.711    signal_clock_out
    SLICE_X4Y133         FDRE                                         r  pwm_reg/C
                         clock pessimism              0.571    60.282    
                         clock uncertainty           -0.194    60.088    
    SLICE_X4Y133         FDRE (Setup_fdre_C_R)       -0.335    59.753    pwm_reg
  -------------------------------------------------------------------
                         required time                         59.753    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                 54.887    

Slack (MET) :             57.691ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            music_addres_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.766ns (26.687%)  route 2.104ns (73.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 59.637 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.795    -0.717    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.893     0.695    pwm_counter_reg_n_0_[1]
    SLICE_X6Y129         LUT6 (Prop_lut6_I3_O)        0.124     0.819 f  pwm_counter[7]_i_2/O
                         net (fo=6, routed)           0.331     1.150    pwm_counter[7]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  music_addres[0]_i_1/O
                         net (fo=14, routed)          0.880     2.154    music_addres
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601    59.637    signal_clock_out
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[0]/C
                         clock pessimism              0.571    60.208    
                         clock uncertainty           -0.194    60.014    
    SLICE_X8Y127         FDRE (Setup_fdre_C_CE)      -0.169    59.845    music_addres_reg[0]
  -------------------------------------------------------------------
                         required time                         59.845    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                 57.691    

Slack (MET) :             57.691ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            music_addres_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.766ns (26.687%)  route 2.104ns (73.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 59.637 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.795    -0.717    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.893     0.695    pwm_counter_reg_n_0_[1]
    SLICE_X6Y129         LUT6 (Prop_lut6_I3_O)        0.124     0.819 f  pwm_counter[7]_i_2/O
                         net (fo=6, routed)           0.331     1.150    pwm_counter[7]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  music_addres[0]_i_1/O
                         net (fo=14, routed)          0.880     2.154    music_addres
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601    59.637    signal_clock_out
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[1]/C
                         clock pessimism              0.571    60.208    
                         clock uncertainty           -0.194    60.014    
    SLICE_X8Y127         FDRE (Setup_fdre_C_CE)      -0.169    59.845    music_addres_reg[1]
  -------------------------------------------------------------------
                         required time                         59.845    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                 57.691    

Slack (MET) :             57.691ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            music_addres_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.766ns (26.687%)  route 2.104ns (73.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 59.637 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.795    -0.717    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.893     0.695    pwm_counter_reg_n_0_[1]
    SLICE_X6Y129         LUT6 (Prop_lut6_I3_O)        0.124     0.819 f  pwm_counter[7]_i_2/O
                         net (fo=6, routed)           0.331     1.150    pwm_counter[7]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  music_addres[0]_i_1/O
                         net (fo=14, routed)          0.880     2.154    music_addres
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601    59.637    signal_clock_out
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[2]/C
                         clock pessimism              0.571    60.208    
                         clock uncertainty           -0.194    60.014    
    SLICE_X8Y127         FDRE (Setup_fdre_C_CE)      -0.169    59.845    music_addres_reg[2]
  -------------------------------------------------------------------
                         required time                         59.845    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                 57.691    

Slack (MET) :             57.691ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            music_addres_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.766ns (26.687%)  route 2.104ns (73.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 59.637 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.795    -0.717    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.893     0.695    pwm_counter_reg_n_0_[1]
    SLICE_X6Y129         LUT6 (Prop_lut6_I3_O)        0.124     0.819 f  pwm_counter[7]_i_2/O
                         net (fo=6, routed)           0.331     1.150    pwm_counter[7]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  music_addres[0]_i_1/O
                         net (fo=14, routed)          0.880     2.154    music_addres
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.601    59.637    signal_clock_out
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[3]/C
                         clock pessimism              0.571    60.208    
                         clock uncertainty           -0.194    60.014    
    SLICE_X8Y127         FDRE (Setup_fdre_C_CE)      -0.169    59.845    music_addres_reg[3]
  -------------------------------------------------------------------
                         required time                         59.845    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                 57.691    

Slack (MET) :             57.833ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            music_addres_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.766ns (28.054%)  route 1.964ns (71.946%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 59.639 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.795    -0.717    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.893     0.695    pwm_counter_reg_n_0_[1]
    SLICE_X6Y129         LUT6 (Prop_lut6_I3_O)        0.124     0.819 f  pwm_counter[7]_i_2/O
                         net (fo=6, routed)           0.331     1.150    pwm_counter[7]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  music_addres[0]_i_1/O
                         net (fo=14, routed)          0.740     2.014    music_addres
    SLICE_X8Y128         FDRE                                         r  music_addres_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.603    59.639    signal_clock_out
    SLICE_X8Y128         FDRE                                         r  music_addres_reg[4]/C
                         clock pessimism              0.571    60.210    
                         clock uncertainty           -0.194    60.016    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    59.847    music_addres_reg[4]
  -------------------------------------------------------------------
                         required time                         59.847    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 57.833    

Slack (MET) :             57.833ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            music_addres_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.766ns (28.054%)  route 1.964ns (71.946%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 59.639 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.795    -0.717    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.893     0.695    pwm_counter_reg_n_0_[1]
    SLICE_X6Y129         LUT6 (Prop_lut6_I3_O)        0.124     0.819 f  pwm_counter[7]_i_2/O
                         net (fo=6, routed)           0.331     1.150    pwm_counter[7]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  music_addres[0]_i_1/O
                         net (fo=14, routed)          0.740     2.014    music_addres
    SLICE_X8Y128         FDRE                                         r  music_addres_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.603    59.639    signal_clock_out
    SLICE_X8Y128         FDRE                                         r  music_addres_reg[5]/C
                         clock pessimism              0.571    60.210    
                         clock uncertainty           -0.194    60.016    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    59.847    music_addres_reg[5]
  -------------------------------------------------------------------
                         required time                         59.847    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 57.833    

Slack (MET) :             57.833ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            music_addres_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.766ns (28.054%)  route 1.964ns (71.946%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 59.639 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.795    -0.717    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.893     0.695    pwm_counter_reg_n_0_[1]
    SLICE_X6Y129         LUT6 (Prop_lut6_I3_O)        0.124     0.819 f  pwm_counter[7]_i_2/O
                         net (fo=6, routed)           0.331     1.150    pwm_counter[7]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  music_addres[0]_i_1/O
                         net (fo=14, routed)          0.740     2.014    music_addres
    SLICE_X8Y128         FDRE                                         r  music_addres_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.603    59.639    signal_clock_out
    SLICE_X8Y128         FDRE                                         r  music_addres_reg[6]/C
                         clock pessimism              0.571    60.210    
                         clock uncertainty           -0.194    60.016    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    59.847    music_addres_reg[6]
  -------------------------------------------------------------------
                         required time                         59.847    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 57.833    

Slack (MET) :             57.833ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            music_addres_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.766ns (28.054%)  route 1.964ns (71.946%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 59.639 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.795    -0.717    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.893     0.695    pwm_counter_reg_n_0_[1]
    SLICE_X6Y129         LUT6 (Prop_lut6_I3_O)        0.124     0.819 f  pwm_counter[7]_i_2/O
                         net (fo=6, routed)           0.331     1.150    pwm_counter[7]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  music_addres[0]_i_1/O
                         net (fo=14, routed)          0.740     2.014    music_addres
    SLICE_X8Y128         FDRE                                         r  music_addres_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.603    59.639    signal_clock_out
    SLICE_X8Y128         FDRE                                         r  music_addres_reg[7]/C
                         clock pessimism              0.571    60.210    
                         clock uncertainty           -0.194    60.016    
    SLICE_X8Y128         FDRE (Setup_fdre_C_CE)      -0.169    59.847    music_addres_reg[7]
  -------------------------------------------------------------------
                         required time                         59.847    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 57.833    

Slack (MET) :             57.983ns  (required time - arrival time)
  Source:                 pwm_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            music_addres_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            61.032ns  (clk_out1_clk_wiz_0 rise@61.032ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.766ns (29.682%)  route 1.815ns (70.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 59.640 - 61.032 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.382ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.795    -0.717    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  pwm_counter_reg[1]/Q
                         net (fo=8, routed)           0.893     0.695    pwm_counter_reg_n_0_[1]
    SLICE_X6Y129         LUT6 (Prop_lut6_I3_O)        0.124     0.819 f  pwm_counter[7]_i_2/O
                         net (fo=6, routed)           0.331     1.150    pwm_counter[7]_i_2_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I5_O)        0.124     1.274 r  music_addres[0]_i_1/O
                         net (fo=14, routed)          0.590     1.864    music_addres
    SLICE_X8Y129         FDRE                                         r  music_addres_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     61.032    61.032 r  
    W5                                                0.000    61.032 r  clk (IN)
                         net (fo=0)                   0.000    61.032    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    62.420 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    63.581    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    56.364 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    57.945    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.036 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          1.604    59.640    signal_clock_out
    SLICE_X8Y129         FDRE                                         r  music_addres_reg[10]/C
                         clock pessimism              0.571    60.211    
                         clock uncertainty           -0.194    60.017    
    SLICE_X8Y129         FDRE (Setup_fdre_C_CE)      -0.169    59.848    music_addres_reg[10]
  -------------------------------------------------------------------
                         required time                         59.848    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 57.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 music_addres_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.459%)  route 0.168ns (50.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.636    -0.545    signal_clock_out
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  music_addres_reg[3]/Q
                         net (fo=3, routed)           0.168    -0.213    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.952    -0.738    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.488    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.305    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 music_addres_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.636    -0.545    signal_clock_out
    SLICE_X8Y128         FDRE                                         r  music_addres_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y128         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  music_addres_reg[6]/Q
                         net (fo=3, routed)           0.169    -0.212    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.952    -0.738    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.488    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.305    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 music_addres_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.245%)  route 0.169ns (50.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.636    -0.545    signal_clock_out
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  music_addres_reg[2]/Q
                         net (fo=3, routed)           0.169    -0.212    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.952    -0.738    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.488    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.305    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 music_addres_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.193%)  route 0.225ns (57.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.636    -0.545    signal_clock_out
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  music_addres_reg[0]/Q
                         net (fo=3, routed)           0.225    -0.156    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.952    -0.738    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.488    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.305    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 music_addres_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.757%)  route 0.229ns (58.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.637    -0.544    signal_clock_out
    SLICE_X8Y129         FDRE                                         r  music_addres_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  music_addres_reg[10]/Q
                         net (fo=3, routed)           0.229    -0.151    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y26         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.957    -0.733    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.483    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.300    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 music_addres_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.107%)  route 0.225ns (57.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.636    -0.545    signal_clock_out
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  music_addres_reg[1]/Q
                         net (fo=3, routed)           0.225    -0.155    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.952    -0.738    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.488    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.305    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.665    -0.516    signal_clock_out
    SLICE_X7Y129         FDRE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  pwm_counter_reg[0]/Q
                         net (fo=10, routed)          0.133    -0.242    pwm_counter_reg_n_0_[0]
    SLICE_X6Y129         LUT3 (Prop_lut3_I1_O)        0.048    -0.194 r  pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    pwm_counter[2]
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.937    -0.752    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[2]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X6Y129         FDRE (Hold_fdre_C_D)         0.131    -0.372    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            pwm_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.665    -0.516    signal_clock_out
    SLICE_X7Y129         FDRE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  pwm_counter_reg[0]/Q
                         net (fo=10, routed)          0.133    -0.242    pwm_counter_reg_n_0_[0]
    SLICE_X6Y129         LUT5 (Prop_lut5_I4_O)        0.045    -0.197 r  pwm_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    pwm_counter[1]
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.937    -0.752    signal_clock_out
    SLICE_X6Y129         FDRE                                         r  pwm_counter_reg[1]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X6Y129         FDRE (Hold_fdre_C_D)         0.120    -0.383    pwm_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.638    -0.543    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y130         FDRE                                         r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.271    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X9Y129         FDRE                                         r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.910    -0.779    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y129         FDRE                                         r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.249    -0.530    
    SLICE_X9Y129         FDRE (Hold_fdre_C_D)         0.070    -0.460    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 music_addres_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Destination:            sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@30.516ns period=61.032ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.478%)  route 0.274ns (62.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.636    -0.545    signal_clock_out
    SLICE_X8Y127         FDRE                                         r  music_addres_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  music_addres_reg[3]/Q
                         net (fo=3, routed)           0.274    -0.107    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y26         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sound_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sound_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    sound_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  sound_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    sound_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  sound_clock/inst/clkout1_buf/O
                         net (fo=34, routed)          0.957    -0.733    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.483    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.300    sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 30.516 }
Period(ns):         61.032
Sources:            { sound_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         61.032      58.456     RAMB36_X0Y25     sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         61.032      58.456     RAMB36_X0Y25     sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         61.032      58.456     RAMB36_X0Y26     sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         61.032      58.456     RAMB36_X0Y26     sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         61.032      58.876     BUFGCTRL_X0Y0    sound_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         61.032      59.783     MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X6Y130     clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X6Y130     clk_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X6Y130     clk_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         61.032      60.032     SLICE_X8Y127     music_addres_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       61.032      152.328    MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y127     music_addres_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y130     music_addres_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y127     music_addres_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y127     music_addres_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y127     music_addres_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y128     music_addres_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y128     music_addres_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y128     music_addres_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y128     music_addres_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X9Y130     sound_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X6Y130     clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X6Y130     clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X6Y130     clk_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y127     music_addres_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X8Y130     music_addres_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X6Y129     pwm_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X6Y129     pwm_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X5Y129     pwm_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X5Y129     pwm_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         30.516      30.016     SLICE_X5Y129     pwm_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sound_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    sound_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sound_clock/inst/mmcm_adv_inst/CLKFBOUT



