//
// Copyright (c) 2012 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARVI_H_INC_
#define ___ARVI_H_INC_
#define NV_VI_OUT_1_INCR_SYNCPT_NB_CONDS        5

// Register VI_OUT_1_INCR_SYNCPT_0  
#define VI_OUT_1_INCR_SYNCPT_0                  _MK_ADDR_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_0_SECURE                   0x0
#define VI_OUT_1_INCR_SYNCPT_0_WORD_COUNT                       0x1
#define VI_OUT_1_INCR_SYNCPT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define VI_OUT_1_INCR_SYNCPT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_OUT_1_INCR_SYNCPT_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_FIELD                 _MK_FIELD_CONST(0xff, VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_SHIFT)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_RANGE                 15:8
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_WOFFSET                       0x0
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_IMMEDIATE                     _MK_ENUM_CONST(0)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_OP_DONE                       _MK_ENUM_CONST(1)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_RD_DONE                       _MK_ENUM_CONST(2)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_REG_WR_SAFE                   _MK_ENUM_CONST(3)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_START_WRITE                   _MK_ENUM_CONST(4)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_5                        _MK_ENUM_CONST(5)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_6                        _MK_ENUM_CONST(6)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_7                        _MK_ENUM_CONST(7)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_8                        _MK_ENUM_CONST(8)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_9                        _MK_ENUM_CONST(9)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_10                       _MK_ENUM_CONST(10)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_11                       _MK_ENUM_CONST(11)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_12                       _MK_ENUM_CONST(12)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_13                       _MK_ENUM_CONST(13)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_14                       _MK_ENUM_CONST(14)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_COND_COND_15                       _MK_ENUM_CONST(15)

#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_INDX_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_INDX_FIELD                 _MK_FIELD_CONST(0xff, VI_OUT_1_INCR_SYNCPT_0_OUT_1_INDX_SHIFT)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_INDX_RANGE                 7:0
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_INDX_WOFFSET                       0x0
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_INDX_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_INDX_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_INDX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_0_OUT_1_INDX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_OUT_1_INCR_SYNCPT_CNTRL_0  
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0                    _MK_ADDR_CONST(0x1)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_SECURE                     0x0
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_WORD_COUNT                         0x1
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_RESET_MASK                         _MK_MASK_CONST(0x101)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_READ_MASK                  _MK_MASK_CONST(0x101)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x101)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_NO_STALL_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_NO_STALL_FIELD                   _MK_FIELD_CONST(0x1, VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_NO_STALL_SHIFT)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_NO_STALL_RANGE                   8:8
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_NO_STALL_WOFFSET                 0x0
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_NO_STALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_NO_STALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_SOFT_RESET_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_SOFT_RESET_FIELD                 _MK_FIELD_CONST(0x1, VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_SOFT_RESET_RANGE                 0:0
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_SOFT_RESET_WOFFSET                       0x0
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_SOFT_RESET_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_CNTRL_0_OUT_1_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_OUT_1_INCR_SYNCPT_ERROR_0  
#define VI_OUT_1_INCR_SYNCPT_ERROR_0                    _MK_ADDR_CONST(0x2)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_SECURE                     0x0
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_WORD_COUNT                         0x1
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_OUT_1_COND_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_OUT_1_COND_STATUS_FIELD                    _MK_FIELD_CONST(0xffffffff, VI_OUT_1_INCR_SYNCPT_ERROR_0_OUT_1_COND_STATUS_SHIFT)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_OUT_1_COND_STATUS_RANGE                    31:0
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_OUT_1_COND_STATUS_WOFFSET                  0x0
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_OUT_1_COND_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_OUT_1_COND_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_OUT_1_COND_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_OUT_1_INCR_SYNCPT_ERROR_0_OUT_1_COND_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 3 [0x3] 

// Reserved address 4 [0x4] 

// Reserved address 5 [0x5] 

// Reserved address 6 [0x6] 

// Reserved address 7 [0x7] 
#define NV_VI_OUT_2_INCR_SYNCPT_NB_CONDS        5

// Register VI_OUT_2_INCR_SYNCPT_0  
#define VI_OUT_2_INCR_SYNCPT_0                  _MK_ADDR_CONST(0x8)
#define VI_OUT_2_INCR_SYNCPT_0_SECURE                   0x0
#define VI_OUT_2_INCR_SYNCPT_0_WORD_COUNT                       0x1
#define VI_OUT_2_INCR_SYNCPT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define VI_OUT_2_INCR_SYNCPT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_OUT_2_INCR_SYNCPT_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_FIELD                 _MK_FIELD_CONST(0xff, VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_SHIFT)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_RANGE                 15:8
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_WOFFSET                       0x0
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_IMMEDIATE                     _MK_ENUM_CONST(0)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_OP_DONE                       _MK_ENUM_CONST(1)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_RD_DONE                       _MK_ENUM_CONST(2)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_REG_WR_SAFE                   _MK_ENUM_CONST(3)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_START_WRITE                   _MK_ENUM_CONST(4)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_5                        _MK_ENUM_CONST(5)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_6                        _MK_ENUM_CONST(6)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_7                        _MK_ENUM_CONST(7)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_8                        _MK_ENUM_CONST(8)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_9                        _MK_ENUM_CONST(9)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_10                       _MK_ENUM_CONST(10)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_11                       _MK_ENUM_CONST(11)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_12                       _MK_ENUM_CONST(12)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_13                       _MK_ENUM_CONST(13)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_14                       _MK_ENUM_CONST(14)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_COND_COND_15                       _MK_ENUM_CONST(15)

#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_INDX_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_INDX_FIELD                 _MK_FIELD_CONST(0xff, VI_OUT_2_INCR_SYNCPT_0_OUT_2_INDX_SHIFT)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_INDX_RANGE                 7:0
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_INDX_WOFFSET                       0x0
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_INDX_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_INDX_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_INDX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_0_OUT_2_INDX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_OUT_2_INCR_SYNCPT_CNTRL_0  
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0                    _MK_ADDR_CONST(0x9)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_SECURE                     0x0
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_WORD_COUNT                         0x1
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_RESET_MASK                         _MK_MASK_CONST(0x101)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_READ_MASK                  _MK_MASK_CONST(0x101)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x101)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_NO_STALL_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_NO_STALL_FIELD                   _MK_FIELD_CONST(0x1, VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_NO_STALL_SHIFT)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_NO_STALL_RANGE                   8:8
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_NO_STALL_WOFFSET                 0x0
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_NO_STALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_NO_STALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_SOFT_RESET_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_SOFT_RESET_FIELD                 _MK_FIELD_CONST(0x1, VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_SOFT_RESET_RANGE                 0:0
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_SOFT_RESET_WOFFSET                       0x0
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_SOFT_RESET_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_CNTRL_0_OUT_2_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_OUT_2_INCR_SYNCPT_ERROR_0  
#define VI_OUT_2_INCR_SYNCPT_ERROR_0                    _MK_ADDR_CONST(0xa)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_SECURE                     0x0
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_WORD_COUNT                         0x1
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_OUT_2_COND_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_OUT_2_COND_STATUS_FIELD                    _MK_FIELD_CONST(0xffffffff, VI_OUT_2_INCR_SYNCPT_ERROR_0_OUT_2_COND_STATUS_SHIFT)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_OUT_2_COND_STATUS_RANGE                    31:0
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_OUT_2_COND_STATUS_WOFFSET                  0x0
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_OUT_2_COND_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_OUT_2_COND_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_OUT_2_COND_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_OUT_2_INCR_SYNCPT_ERROR_0_OUT_2_COND_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 11 [0xb] 

// Reserved address 12 [0xc] 

// Reserved address 13 [0xd] 

// Reserved address 14 [0xe] 

// Reserved address 15 [0xf] 
#define NV_VI_MISC_INCR_SYNCPT_NB_CONDS 9

// Register VI_MISC_INCR_SYNCPT_0  
#define VI_MISC_INCR_SYNCPT_0                   _MK_ADDR_CONST(0x10)
#define VI_MISC_INCR_SYNCPT_0_SECURE                    0x0
#define VI_MISC_INCR_SYNCPT_0_WORD_COUNT                        0x1
#define VI_MISC_INCR_SYNCPT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define VI_MISC_INCR_SYNCPT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define VI_MISC_INCR_SYNCPT_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_FIELD                   _MK_FIELD_CONST(0xff, VI_MISC_INCR_SYNCPT_0_MISC_COND_SHIFT)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_RANGE                   15:8
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_WOFFSET                 0x0
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_IMMEDIATE                       _MK_ENUM_CONST(0)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_OP_DONE                 _MK_ENUM_CONST(1)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_RD_DONE                 _MK_ENUM_CONST(2)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_REG_WR_SAFE                     _MK_ENUM_CONST(3)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_MISC_VIP_VSYNC                  _MK_ENUM_CONST(4)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_MISC_CSI_PPA_FRAME_START                        _MK_ENUM_CONST(5)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_MISC_CSI_PPA_FRAME_END                  _MK_ENUM_CONST(6)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_MISC_CSI_PPB_FRAME_START                        _MK_ENUM_CONST(7)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_MISC_CSI_PPB_FRAME_END                  _MK_ENUM_CONST(8)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_COND_9                  _MK_ENUM_CONST(9)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_COND_10                 _MK_ENUM_CONST(10)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_COND_11                 _MK_ENUM_CONST(11)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_COND_12                 _MK_ENUM_CONST(12)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_COND_13                 _MK_ENUM_CONST(13)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_COND_14                 _MK_ENUM_CONST(14)
#define VI_MISC_INCR_SYNCPT_0_MISC_COND_COND_15                 _MK_ENUM_CONST(15)

#define VI_MISC_INCR_SYNCPT_0_MISC_INDX_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_MISC_INCR_SYNCPT_0_MISC_INDX_FIELD                   _MK_FIELD_CONST(0xff, VI_MISC_INCR_SYNCPT_0_MISC_INDX_SHIFT)
#define VI_MISC_INCR_SYNCPT_0_MISC_INDX_RANGE                   7:0
#define VI_MISC_INCR_SYNCPT_0_MISC_INDX_WOFFSET                 0x0
#define VI_MISC_INCR_SYNCPT_0_MISC_INDX_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_0_MISC_INDX_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define VI_MISC_INCR_SYNCPT_0_MISC_INDX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_0_MISC_INDX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_MISC_INCR_SYNCPT_CNTRL_0  
#define VI_MISC_INCR_SYNCPT_CNTRL_0                     _MK_ADDR_CONST(0x11)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_SECURE                      0x0
#define VI_MISC_INCR_SYNCPT_CNTRL_0_WORD_COUNT                  0x1
#define VI_MISC_INCR_SYNCPT_CNTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_RESET_MASK                  _MK_MASK_CONST(0x101)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_READ_MASK                   _MK_MASK_CONST(0x101)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x101)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_NO_STALL_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_NO_STALL_FIELD                     _MK_FIELD_CONST(0x1, VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_NO_STALL_SHIFT)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_NO_STALL_RANGE                     8:8
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_NO_STALL_WOFFSET                   0x0
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_NO_STALL_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_NO_STALL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_SOFT_RESET_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_SOFT_RESET_FIELD                   _MK_FIELD_CONST(0x1, VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_SOFT_RESET_RANGE                   0:0
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_SOFT_RESET_WOFFSET                 0x0
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_SOFT_RESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_CNTRL_0_MISC_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_MISC_INCR_SYNCPT_ERROR_0  
#define VI_MISC_INCR_SYNCPT_ERROR_0                     _MK_ADDR_CONST(0x12)
#define VI_MISC_INCR_SYNCPT_ERROR_0_SECURE                      0x0
#define VI_MISC_INCR_SYNCPT_ERROR_0_WORD_COUNT                  0x1
#define VI_MISC_INCR_SYNCPT_ERROR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_ERROR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_ERROR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define VI_MISC_INCR_SYNCPT_ERROR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_MISC_INCR_SYNCPT_ERROR_0_MISC_COND_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_MISC_INCR_SYNCPT_ERROR_0_MISC_COND_STATUS_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_MISC_INCR_SYNCPT_ERROR_0_MISC_COND_STATUS_SHIFT)
#define VI_MISC_INCR_SYNCPT_ERROR_0_MISC_COND_STATUS_RANGE                      31:0
#define VI_MISC_INCR_SYNCPT_ERROR_0_MISC_COND_STATUS_WOFFSET                    0x0
#define VI_MISC_INCR_SYNCPT_ERROR_0_MISC_COND_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_ERROR_0_MISC_COND_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_ERROR_0_MISC_COND_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MISC_INCR_SYNCPT_ERROR_0_MISC_COND_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 19 [0x13] 

// Reserved address 20 [0x14] 

// Reserved address 21 [0x15] 

// Reserved address 22 [0x16] 

// Reserved address 23 [0x17] 

// Register VI_CONT_SYNCPT_OUT_1_0  
#define VI_CONT_SYNCPT_OUT_1_0                  _MK_ADDR_CONST(0x18)
#define VI_CONT_SYNCPT_OUT_1_0_SECURE                   0x0
#define VI_CONT_SYNCPT_OUT_1_0_WORD_COUNT                       0x1
#define VI_CONT_SYNCPT_OUT_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_1_0_RESET_MASK                       _MK_MASK_CONST(0x100)
#define VI_CONT_SYNCPT_OUT_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_1_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_OUT_1_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_OUT_1_0_INDX_OUT_1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_CONT_SYNCPT_OUT_1_0_INDX_OUT_1_FIELD                 _MK_FIELD_CONST(0xff, VI_CONT_SYNCPT_OUT_1_0_INDX_OUT_1_SHIFT)
#define VI_CONT_SYNCPT_OUT_1_0_INDX_OUT_1_RANGE                 7:0
#define VI_CONT_SYNCPT_OUT_1_0_INDX_OUT_1_WOFFSET                       0x0
#define VI_CONT_SYNCPT_OUT_1_0_INDX_OUT_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_1_0_INDX_OUT_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_1_0_INDX_OUT_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_1_0_INDX_OUT_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_CONT_SYNCPT_OUT_1_0_EN_OUT_1_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_CONT_SYNCPT_OUT_1_0_EN_OUT_1_FIELD                   _MK_FIELD_CONST(0x1, VI_CONT_SYNCPT_OUT_1_0_EN_OUT_1_SHIFT)
#define VI_CONT_SYNCPT_OUT_1_0_EN_OUT_1_RANGE                   8:8
#define VI_CONT_SYNCPT_OUT_1_0_EN_OUT_1_WOFFSET                 0x0
#define VI_CONT_SYNCPT_OUT_1_0_EN_OUT_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_1_0_EN_OUT_1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_CONT_SYNCPT_OUT_1_0_EN_OUT_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_1_0_EN_OUT_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_CONT_SYNCPT_OUT_2_0  
#define VI_CONT_SYNCPT_OUT_2_0                  _MK_ADDR_CONST(0x19)
#define VI_CONT_SYNCPT_OUT_2_0_SECURE                   0x0
#define VI_CONT_SYNCPT_OUT_2_0_WORD_COUNT                       0x1
#define VI_CONT_SYNCPT_OUT_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_2_0_RESET_MASK                       _MK_MASK_CONST(0x100)
#define VI_CONT_SYNCPT_OUT_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_2_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_OUT_2_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_OUT_2_0_INDX_OUT_2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_CONT_SYNCPT_OUT_2_0_INDX_OUT_2_FIELD                 _MK_FIELD_CONST(0xff, VI_CONT_SYNCPT_OUT_2_0_INDX_OUT_2_SHIFT)
#define VI_CONT_SYNCPT_OUT_2_0_INDX_OUT_2_RANGE                 7:0
#define VI_CONT_SYNCPT_OUT_2_0_INDX_OUT_2_WOFFSET                       0x0
#define VI_CONT_SYNCPT_OUT_2_0_INDX_OUT_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_2_0_INDX_OUT_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_2_0_INDX_OUT_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_2_0_INDX_OUT_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_CONT_SYNCPT_OUT_2_0_EN_OUT_2_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_CONT_SYNCPT_OUT_2_0_EN_OUT_2_FIELD                   _MK_FIELD_CONST(0x1, VI_CONT_SYNCPT_OUT_2_0_EN_OUT_2_SHIFT)
#define VI_CONT_SYNCPT_OUT_2_0_EN_OUT_2_RANGE                   8:8
#define VI_CONT_SYNCPT_OUT_2_0_EN_OUT_2_WOFFSET                 0x0
#define VI_CONT_SYNCPT_OUT_2_0_EN_OUT_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_2_0_EN_OUT_2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_CONT_SYNCPT_OUT_2_0_EN_OUT_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_OUT_2_0_EN_OUT_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_CONT_SYNCPT_VIP_VSYNC_0  
#define VI_CONT_SYNCPT_VIP_VSYNC_0                      _MK_ADDR_CONST(0x1a)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_SECURE                       0x0
#define VI_CONT_SYNCPT_VIP_VSYNC_0_WORD_COUNT                   0x1
#define VI_CONT_SYNCPT_VIP_VSYNC_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_RESET_MASK                   _MK_MASK_CONST(0x100)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_INDX_VIP_VSYNC_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_INDX_VIP_VSYNC_FIELD                 _MK_FIELD_CONST(0xff, VI_CONT_SYNCPT_VIP_VSYNC_0_INDX_VIP_VSYNC_SHIFT)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_INDX_VIP_VSYNC_RANGE                 7:0
#define VI_CONT_SYNCPT_VIP_VSYNC_0_INDX_VIP_VSYNC_WOFFSET                       0x0
#define VI_CONT_SYNCPT_VIP_VSYNC_0_INDX_VIP_VSYNC_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_INDX_VIP_VSYNC_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_INDX_VIP_VSYNC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_INDX_VIP_VSYNC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_CONT_SYNCPT_VIP_VSYNC_0_EN_VIP_VSYNC_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_EN_VIP_VSYNC_FIELD                   _MK_FIELD_CONST(0x1, VI_CONT_SYNCPT_VIP_VSYNC_0_EN_VIP_VSYNC_SHIFT)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_EN_VIP_VSYNC_RANGE                   8:8
#define VI_CONT_SYNCPT_VIP_VSYNC_0_EN_VIP_VSYNC_WOFFSET                 0x0
#define VI_CONT_SYNCPT_VIP_VSYNC_0_EN_VIP_VSYNC_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_EN_VIP_VSYNC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_EN_VIP_VSYNC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VIP_VSYNC_0_EN_VIP_VSYNC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_CONT_SYNCPT_VI2EPP_0  
#define VI_CONT_SYNCPT_VI2EPP_0                 _MK_ADDR_CONST(0x1b)
#define VI_CONT_SYNCPT_VI2EPP_0_SECURE                  0x0
#define VI_CONT_SYNCPT_VI2EPP_0_WORD_COUNT                      0x1
#define VI_CONT_SYNCPT_VI2EPP_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VI2EPP_0_RESET_MASK                      _MK_MASK_CONST(0x100)
#define VI_CONT_SYNCPT_VI2EPP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VI2EPP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VI2EPP_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_VI2EPP_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_VI2EPP_0_INDX_VI2EPP_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_CONT_SYNCPT_VI2EPP_0_INDX_VI2EPP_FIELD                       _MK_FIELD_CONST(0xff, VI_CONT_SYNCPT_VI2EPP_0_INDX_VI2EPP_SHIFT)
#define VI_CONT_SYNCPT_VI2EPP_0_INDX_VI2EPP_RANGE                       7:0
#define VI_CONT_SYNCPT_VI2EPP_0_INDX_VI2EPP_WOFFSET                     0x0
#define VI_CONT_SYNCPT_VI2EPP_0_INDX_VI2EPP_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VI2EPP_0_INDX_VI2EPP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VI2EPP_0_INDX_VI2EPP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VI2EPP_0_INDX_VI2EPP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_CONT_SYNCPT_VI2EPP_0_EN_VI2EPP_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_CONT_SYNCPT_VI2EPP_0_EN_VI2EPP_FIELD                 _MK_FIELD_CONST(0x1, VI_CONT_SYNCPT_VI2EPP_0_EN_VI2EPP_SHIFT)
#define VI_CONT_SYNCPT_VI2EPP_0_EN_VI2EPP_RANGE                 8:8
#define VI_CONT_SYNCPT_VI2EPP_0_EN_VI2EPP_WOFFSET                       0x0
#define VI_CONT_SYNCPT_VI2EPP_0_EN_VI2EPP_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VI2EPP_0_EN_VI2EPP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_CONT_SYNCPT_VI2EPP_0_EN_VI2EPP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_VI2EPP_0_EN_VI2EPP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0  
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0                    _MK_ADDR_CONST(0x1c)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_SECURE                     0x0
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_WORD_COUNT                         0x1
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_RESET_MASK                         _MK_MASK_CONST(0x100)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_READ_MASK                  _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_WRITE_MASK                         _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_INDX_CSI_PPA_FRAME_START_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_INDX_CSI_PPA_FRAME_START_FIELD                     _MK_FIELD_CONST(0xff, VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_INDX_CSI_PPA_FRAME_START_SHIFT)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_INDX_CSI_PPA_FRAME_START_RANGE                     7:0
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_INDX_CSI_PPA_FRAME_START_WOFFSET                   0x0
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_INDX_CSI_PPA_FRAME_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_INDX_CSI_PPA_FRAME_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_INDX_CSI_PPA_FRAME_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_INDX_CSI_PPA_FRAME_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_EN_CSI_PPA_FRAME_START_SHIFT                       _MK_SHIFT_CONST(8)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_EN_CSI_PPA_FRAME_START_FIELD                       _MK_FIELD_CONST(0x1, VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_EN_CSI_PPA_FRAME_START_SHIFT)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_EN_CSI_PPA_FRAME_START_RANGE                       8:8
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_EN_CSI_PPA_FRAME_START_WOFFSET                     0x0
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_EN_CSI_PPA_FRAME_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_EN_CSI_PPA_FRAME_START_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_EN_CSI_PPA_FRAME_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0_EN_CSI_PPA_FRAME_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0  
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0                      _MK_ADDR_CONST(0x1d)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_SECURE                       0x0
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_WORD_COUNT                   0x1
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_RESET_MASK                   _MK_MASK_CONST(0x100)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_INDX_CSI_PPA_FRAME_END_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_INDX_CSI_PPA_FRAME_END_FIELD                 _MK_FIELD_CONST(0xff, VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_INDX_CSI_PPA_FRAME_END_SHIFT)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_INDX_CSI_PPA_FRAME_END_RANGE                 7:0
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_INDX_CSI_PPA_FRAME_END_WOFFSET                       0x0
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_INDX_CSI_PPA_FRAME_END_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_INDX_CSI_PPA_FRAME_END_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_INDX_CSI_PPA_FRAME_END_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_INDX_CSI_PPA_FRAME_END_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_EN_CSI_PPA_FRAME_END_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_EN_CSI_PPA_FRAME_END_FIELD                   _MK_FIELD_CONST(0x1, VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_EN_CSI_PPA_FRAME_END_SHIFT)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_EN_CSI_PPA_FRAME_END_RANGE                   8:8
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_EN_CSI_PPA_FRAME_END_WOFFSET                 0x0
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_EN_CSI_PPA_FRAME_END_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_EN_CSI_PPA_FRAME_END_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_EN_CSI_PPA_FRAME_END_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0_EN_CSI_PPA_FRAME_END_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0  
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0                    _MK_ADDR_CONST(0x1e)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_SECURE                     0x0
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_WORD_COUNT                         0x1
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_RESET_MASK                         _MK_MASK_CONST(0x100)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_READ_MASK                  _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_WRITE_MASK                         _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_INDX_CSI_PPB_FRAME_START_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_INDX_CSI_PPB_FRAME_START_FIELD                     _MK_FIELD_CONST(0xff, VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_INDX_CSI_PPB_FRAME_START_SHIFT)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_INDX_CSI_PPB_FRAME_START_RANGE                     7:0
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_INDX_CSI_PPB_FRAME_START_WOFFSET                   0x0
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_INDX_CSI_PPB_FRAME_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_INDX_CSI_PPB_FRAME_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_INDX_CSI_PPB_FRAME_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_INDX_CSI_PPB_FRAME_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_EN_CSI_PPB_FRAME_START_SHIFT                       _MK_SHIFT_CONST(8)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_EN_CSI_PPB_FRAME_START_FIELD                       _MK_FIELD_CONST(0x1, VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_EN_CSI_PPB_FRAME_START_SHIFT)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_EN_CSI_PPB_FRAME_START_RANGE                       8:8
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_EN_CSI_PPB_FRAME_START_WOFFSET                     0x0
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_EN_CSI_PPB_FRAME_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_EN_CSI_PPB_FRAME_START_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_EN_CSI_PPB_FRAME_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0_EN_CSI_PPB_FRAME_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0  
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0                      _MK_ADDR_CONST(0x1f)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_SECURE                       0x0
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_WORD_COUNT                   0x1
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_RESET_MASK                   _MK_MASK_CONST(0x100)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_INDX_CSI_PPB_FRAME_END_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_INDX_CSI_PPB_FRAME_END_FIELD                 _MK_FIELD_CONST(0xff, VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_INDX_CSI_PPB_FRAME_END_SHIFT)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_INDX_CSI_PPB_FRAME_END_RANGE                 7:0
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_INDX_CSI_PPB_FRAME_END_WOFFSET                       0x0
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_INDX_CSI_PPB_FRAME_END_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_INDX_CSI_PPB_FRAME_END_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_INDX_CSI_PPB_FRAME_END_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_INDX_CSI_PPB_FRAME_END_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_EN_CSI_PPB_FRAME_END_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_EN_CSI_PPB_FRAME_END_FIELD                   _MK_FIELD_CONST(0x1, VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_EN_CSI_PPB_FRAME_END_SHIFT)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_EN_CSI_PPB_FRAME_END_RANGE                   8:8
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_EN_CSI_PPB_FRAME_END_WOFFSET                 0x0
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_EN_CSI_PPB_FRAME_END_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_EN_CSI_PPB_FRAME_END_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_EN_CSI_PPB_FRAME_END_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0_EN_CSI_PPB_FRAME_END_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_CTXSW_0  
#define VI_CTXSW_0                      _MK_ADDR_CONST(0x20)
#define VI_CTXSW_0_SECURE                       0x0
#define VI_CTXSW_0_WORD_COUNT                   0x1
#define VI_CTXSW_0_RESET_VAL                    _MK_MASK_CONST(0xf000f800)
#define VI_CTXSW_0_RESET_MASK                   _MK_MASK_CONST(0xf3fffbff)
#define VI_CTXSW_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_READ_MASK                    _MK_MASK_CONST(0xf3fffbff)
#define VI_CTXSW_0_WRITE_MASK                   _MK_MASK_CONST(0xfbff)
#define VI_CTXSW_0_CURR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_CTXSW_0_CURR_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, VI_CTXSW_0_CURR_CLASS_SHIFT)
#define VI_CTXSW_0_CURR_CLASS_RANGE                     9:0
#define VI_CTXSW_0_CURR_CLASS_WOFFSET                   0x0
#define VI_CTXSW_0_CURR_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_CURR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define VI_CTXSW_0_CURR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_CURR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_CTXSW_0_AUTO_ACK_SHIFT                       _MK_SHIFT_CONST(11)
#define VI_CTXSW_0_AUTO_ACK_FIELD                       _MK_FIELD_CONST(0x1, VI_CTXSW_0_AUTO_ACK_SHIFT)
#define VI_CTXSW_0_AUTO_ACK_RANGE                       11:11
#define VI_CTXSW_0_AUTO_ACK_WOFFSET                     0x0
#define VI_CTXSW_0_AUTO_ACK_DEFAULT                     _MK_MASK_CONST(0x1)
#define VI_CTXSW_0_AUTO_ACK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_CTXSW_0_AUTO_ACK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_AUTO_ACK_MANUAL                      _MK_ENUM_CONST(0)
#define VI_CTXSW_0_AUTO_ACK_AUTOACK                     _MK_ENUM_CONST(1)

#define VI_CTXSW_0_CURR_CHANNEL_SHIFT                   _MK_SHIFT_CONST(12)
#define VI_CTXSW_0_CURR_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, VI_CTXSW_0_CURR_CHANNEL_SHIFT)
#define VI_CTXSW_0_CURR_CHANNEL_RANGE                   15:12
#define VI_CTXSW_0_CURR_CHANNEL_WOFFSET                 0x0
#define VI_CTXSW_0_CURR_CHANNEL_DEFAULT                 _MK_MASK_CONST(0xf)
#define VI_CTXSW_0_CURR_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define VI_CTXSW_0_CURR_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_CURR_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_CTXSW_0_NEXT_CLASS_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_CTXSW_0_NEXT_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, VI_CTXSW_0_NEXT_CLASS_SHIFT)
#define VI_CTXSW_0_NEXT_CLASS_RANGE                     25:16
#define VI_CTXSW_0_NEXT_CLASS_WOFFSET                   0x0
#define VI_CTXSW_0_NEXT_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define VI_CTXSW_0_NEXT_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_CTXSW_0_NEXT_CHANNEL_SHIFT                   _MK_SHIFT_CONST(28)
#define VI_CTXSW_0_NEXT_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, VI_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define VI_CTXSW_0_NEXT_CHANNEL_RANGE                   31:28
#define VI_CTXSW_0_NEXT_CHANNEL_WOFFSET                 0x0
#define VI_CTXSW_0_NEXT_CHANNEL_DEFAULT                 _MK_MASK_CONST(0xf)
#define VI_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define VI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_INTSTATUS_0  
#define VI_INTSTATUS_0                  _MK_ADDR_CONST(0x21)
#define VI_INTSTATUS_0_SECURE                   0x0
#define VI_INTSTATUS_0_WORD_COUNT                       0x1
#define VI_INTSTATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define VI_INTSTATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define VI_INTSTATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_CTXSW_INT_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_INTSTATUS_0_CTXSW_INT_FIELD                  _MK_FIELD_CONST(0x1, VI_INTSTATUS_0_CTXSW_INT_SHIFT)
#define VI_INTSTATUS_0_CTXSW_INT_RANGE                  0:0
#define VI_INTSTATUS_0_CTXSW_INT_WOFFSET                        0x0
#define VI_INTSTATUS_0_CTXSW_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_CTXSW_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTSTATUS_0_CTXSW_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_CTXSW_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_VI_INPUT_CONTROL_0  
#define VI_VI_INPUT_CONTROL_0                   _MK_ADDR_CONST(0x22)
#define VI_VI_INPUT_CONTROL_0_SECURE                    0x0
#define VI_VI_INPUT_CONTROL_0_WORD_COUNT                        0x1
#define VI_VI_INPUT_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x7f801fff)
#define VI_VI_INPUT_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x7f801fff)
#define VI_VI_INPUT_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x7f801fff)
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_SHIFT)
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_RANGE                   0:0
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_WOFFSET                 0x0
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_HOST_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(1)
#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_SHIFT)
#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_RANGE                    1:1
#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_WOFFSET                  0x0
#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_VIP_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_SHIFT                   _MK_SHIFT_CONST(2)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_FIELD                   _MK_FIELD_CONST(0xf, VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_SHIFT)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_RANGE                   5:2
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_WOFFSET                 0x0
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_YUV422                  _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_RESERVED_1                      _MK_ENUM_CONST(1)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_BAYER                   _MK_ENUM_CONST(2)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_RESERVED_2                      _MK_ENUM_CONST(3)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_PATTERN_A                       _MK_ENUM_CONST(4)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_RESERVED_3                      _MK_ENUM_CONST(5)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_PATTERN_C                       _MK_ENUM_CONST(6)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_PATTERN_C_RAW                   _MK_ENUM_CONST(7)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_PATTERN_D                       _MK_ENUM_CONST(8)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_YUV420                  _MK_ENUM_CONST(9)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_RGB565                  _MK_ENUM_CONST(10)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_RGB888                  _MK_ENUM_CONST(11)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_RGB444                  _MK_ENUM_CONST(12)
#define VI_VI_INPUT_CONTROL_0_INPUT_PORT_FORMAT_CSI                     _MK_ENUM_CONST(13)

#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_SHIFT                 _MK_SHIFT_CONST(6)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_FIELD                 _MK_FIELD_CONST(0x3, VI_VI_INPUT_CONTROL_0_HOST_FORMAT_SHIFT)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_RANGE                 7:6
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_WOFFSET                       0x0
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_NONPLANAR                     _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_PLANAR                        _MK_ENUM_CONST(1)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_BAYER8                        _MK_ENUM_CONST(2)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_BAYER12                       _MK_ENUM_CONST(3)

#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_FIELD                    _MK_FIELD_CONST(0x3, VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_SHIFT)
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_RANGE                    9:8
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_WOFFSET                  0x0
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_UYVY                     _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_VYUY                     _MK_ENUM_CONST(1)
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_YUYV                     _MK_ENUM_CONST(2)
#define VI_VI_INPUT_CONTROL_0_YUV_INPUT_FORMAT_YVYU                     _MK_ENUM_CONST(3)

#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_SHIFT                     _MK_SHIFT_CONST(10)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_FIELD                     _MK_FIELD_CONST(0x7, VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_SHIFT)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_RANGE                     12:10
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_WOFFSET                   0x0
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_USE_HOST_FORMAT                   _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_BAYER10                   _MK_ENUM_CONST(1)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_BAYER14                   _MK_ENUM_CONST(2)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_RGB565                    _MK_ENUM_CONST(3)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_ARGB8888                  _MK_ENUM_CONST(4)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_ABGR8888                  _MK_ENUM_CONST(5)
#define VI_VI_INPUT_CONTROL_0_HOST_FORMAT_EXT_CSI                       _MK_ENUM_CONST(6)

#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_SHIFT                 _MK_SHIFT_CONST(23)
#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_FIELD                 _MK_FIELD_CONST(0x1, VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_SHIFT)
#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_RANGE                 23:23
#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_WOFFSET                       0x0
#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_RISING                        _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_VHS_IN_EDGE_FALLING                       _MK_ENUM_CONST(1)

#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_SHIFT                 _MK_SHIFT_CONST(24)
#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_FIELD                 _MK_FIELD_CONST(0x1, VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_SHIFT)
#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_RANGE                 24:24
#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_WOFFSET                       0x0
#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_RISING                        _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_VVS_IN_EDGE_FALLING                       _MK_ENUM_CONST(1)

#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_SHIFT                 _MK_SHIFT_CONST(25)
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_FIELD                 _MK_FIELD_CONST(0x3, VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_SHIFT)
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_RANGE                 26:25
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_WOFFSET                       0x0
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_YUV422                        _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_ITU656                        _MK_ENUM_CONST(1)
#define VI_VI_INPUT_CONTROL_0_SYNC_FORMAT_INTHVS                        _MK_ENUM_CONST(2)

#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_SHIFT                        _MK_SHIFT_CONST(27)
#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_FIELD                        _MK_FIELD_CONST(0x1, VI_VI_INPUT_CONTROL_0_FIELD_DETECT_SHIFT)
#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_RANGE                        27:27
#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_WOFFSET                      0x0
#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_DISABLED                     _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_FIELD_DETECT_ENABLED                      _MK_ENUM_CONST(1)

#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_SHIFT                  _MK_SHIFT_CONST(28)
#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_FIELD                  _MK_FIELD_CONST(0x1, VI_VI_INPUT_CONTROL_0_FIELD_TYPE_SHIFT)
#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_RANGE                  28:28
#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_WOFFSET                        0x0
#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_TOPODD                 _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_FIELD_TYPE_TOPEVEN                        _MK_ENUM_CONST(1)

#define VI_VI_INPUT_CONTROL_0_H_COUNTER_SHIFT                   _MK_SHIFT_CONST(29)
#define VI_VI_INPUT_CONTROL_0_H_COUNTER_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_INPUT_CONTROL_0_H_COUNTER_SHIFT)
#define VI_VI_INPUT_CONTROL_0_H_COUNTER_RANGE                   29:29
#define VI_VI_INPUT_CONTROL_0_H_COUNTER_WOFFSET                 0x0
#define VI_VI_INPUT_CONTROL_0_H_COUNTER_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_H_COUNTER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_INPUT_CONTROL_0_H_COUNTER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_H_COUNTER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_H_COUNTER_ENABLED                 _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_H_COUNTER_DISABLED                        _MK_ENUM_CONST(1)

#define VI_VI_INPUT_CONTROL_0_V_COUNTER_SHIFT                   _MK_SHIFT_CONST(30)
#define VI_VI_INPUT_CONTROL_0_V_COUNTER_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_INPUT_CONTROL_0_V_COUNTER_SHIFT)
#define VI_VI_INPUT_CONTROL_0_V_COUNTER_RANGE                   30:30
#define VI_VI_INPUT_CONTROL_0_V_COUNTER_WOFFSET                 0x0
#define VI_VI_INPUT_CONTROL_0_V_COUNTER_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_V_COUNTER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_INPUT_CONTROL_0_V_COUNTER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_V_COUNTER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_INPUT_CONTROL_0_V_COUNTER_ENABLED                 _MK_ENUM_CONST(0)
#define VI_VI_INPUT_CONTROL_0_V_COUNTER_DISABLED                        _MK_ENUM_CONST(1)


// Register VI_VI_CORE_CONTROL_0  
#define VI_VI_CORE_CONTROL_0                    _MK_ADDR_CONST(0x23)
#define VI_VI_CORE_CONTROL_0_SECURE                     0x0
#define VI_VI_CORE_CONTROL_0_WORD_COUNT                         0x1
#define VI_VI_CORE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xffff0f7f)
#define VI_VI_CORE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xffef0f7f)
#define VI_VI_CORE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xffff0f7f)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_FIELD                        _MK_FIELD_CONST(0x3, VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_SHIFT)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_RANGE                        1:0
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_WOFFSET                      0x0
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_DISABLED                     _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_VIP                  _MK_ENUM_CONST(1)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_HOST                 _MK_ENUM_CONST(2)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_STEREO                       _MK_ENUM_CONST(3)

#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_SHIFT                        _MK_SHIFT_CONST(2)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_FIELD                        _MK_FIELD_CONST(0x7, VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_SHIFT)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_RANGE                        4:2
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_WOFFSET                      0x0
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_DISABLED                     _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_YUV444POST                   _MK_ENUM_CONST(1)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_YUV444PRE                    _MK_ENUM_CONST(2)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_YUV444ISP                    _MK_ENUM_CONST(3)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_RGB                  _MK_ENUM_CONST(4)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_HOST_RGB                     _MK_ENUM_CONST(5)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_CSI_PPA                      _MK_ENUM_CONST(6)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_EPP_CSI_PPB                      _MK_ENUM_CONST(7)

#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_SHIFT                       _MK_SHIFT_CONST(5)
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_FIELD                       _MK_FIELD_CONST(0x3, VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_SHIFT)
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_RANGE                       6:5
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_WOFFSET                     0x0
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_COSITED_EVEN                        _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_COSITED_ODD                 _MK_ENUM_CONST(1)
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_NONCOSITED                  _MK_ENUM_CONST(2)
#define VI_VI_CORE_CONTROL_0_ISP_DOWNSAMPLE_AVERAGED                    _MK_ENUM_CONST(3)

#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_SHIFT                        _MK_SHIFT_CONST(8)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_FIELD                        _MK_FIELD_CONST(0x3, VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_SHIFT)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_RANGE                        9:8
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_WOFFSET                      0x0
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_VIP                  _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_HOST                 _MK_ENUM_CONST(1)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_ISP                  _MK_ENUM_CONST(2)

#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_SHIFT                        _MK_SHIFT_CONST(10)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_FIELD                        _MK_FIELD_CONST(0x1, VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_SHIFT)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_RANGE                        10:10
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_WOFFSET                      0x0
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_YUV422POST                   _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_YUV422PRE                    _MK_ENUM_CONST(1)

#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_SHIFT                        _MK_SHIFT_CONST(11)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_FIELD                        _MK_FIELD_CONST(0x1, VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_SHIFT)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_RANGE                        11:11
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_WOFFSET                      0x0
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_YUV422POST                   _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_YUV422PRE                    _MK_ENUM_CONST(1)

#define VI_VI_CORE_CONTROL_0_H_AVERAGING_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_VI_CORE_CONTROL_0_H_AVERAGING_FIELD                  _MK_FIELD_CONST(0x1, VI_VI_CORE_CONTROL_0_H_AVERAGING_SHIFT)
#define VI_VI_CORE_CONTROL_0_H_AVERAGING_RANGE                  16:16
#define VI_VI_CORE_CONTROL_0_H_AVERAGING_WOFFSET                        0x0
#define VI_VI_CORE_CONTROL_0_H_AVERAGING_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_H_AVERAGING_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_VI_CORE_CONTROL_0_H_AVERAGING_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_H_AVERAGING_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_H_AVERAGING_DISABLED                       _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_H_AVERAGING_ENABLED                        _MK_ENUM_CONST(1)

#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_SHIFT                        _MK_SHIFT_CONST(17)
#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_FIELD                        _MK_FIELD_CONST(0x1, VI_VI_CORE_CONTROL_0_H_DOWNSCALING_SHIFT)
#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_RANGE                        17:17
#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_WOFFSET                      0x0
#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_DISABLED                     _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_H_DOWNSCALING_ENABLED                      _MK_ENUM_CONST(1)

#define VI_VI_CORE_CONTROL_0_V_AVERAGING_SHIFT                  _MK_SHIFT_CONST(18)
#define VI_VI_CORE_CONTROL_0_V_AVERAGING_FIELD                  _MK_FIELD_CONST(0x1, VI_VI_CORE_CONTROL_0_V_AVERAGING_SHIFT)
#define VI_VI_CORE_CONTROL_0_V_AVERAGING_RANGE                  18:18
#define VI_VI_CORE_CONTROL_0_V_AVERAGING_WOFFSET                        0x0
#define VI_VI_CORE_CONTROL_0_V_AVERAGING_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_V_AVERAGING_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_VI_CORE_CONTROL_0_V_AVERAGING_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_V_AVERAGING_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_V_AVERAGING_DISABLED                       _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_V_AVERAGING_ENABLED                        _MK_ENUM_CONST(1)

#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_SHIFT                        _MK_SHIFT_CONST(19)
#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_FIELD                        _MK_FIELD_CONST(0x1, VI_VI_CORE_CONTROL_0_V_DOWNSCALING_SHIFT)
#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_RANGE                        19:19
#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_WOFFSET                      0x0
#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_DISABLED                     _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_V_DOWNSCALING_ENABLED                      _MK_ENUM_CONST(1)

#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_SHIFT                   _MK_SHIFT_CONST(20)
#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_SHIFT)
#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_RANGE                   20:20
#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_WOFFSET                 0x0
#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_DISABLED                        _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_ISP_HOST_STALL_OFF_ENABLED                 _MK_ENUM_CONST(1)

#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_SHIFT                    _MK_SHIFT_CONST(21)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_FIELD                    _MK_FIELD_CONST(0x7, VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_SHIFT)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_RANGE                    23:21
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_WOFFSET                  0x0
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_USE_OUTPUT_TO_ISP                        _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_CSI_PPA                  _MK_ENUM_CONST(1)
#define VI_VI_CORE_CONTROL_0_OUTPUT_TO_ISP_EXT_CSI_PPB                  _MK_ENUM_CONST(2)

#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_SHIFT                    _MK_SHIFT_CONST(24)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_FIELD                    _MK_FIELD_CONST(0x7, VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_SHIFT)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_RANGE                    26:24
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_WOFFSET                  0x0
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_USE_INPUT_TO_CORE                        _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_CSI_PPA_YUV444                   _MK_ENUM_CONST(1)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_CSI_PPA_YUV422                   _MK_ENUM_CONST(2)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_CSI_PPB_YUV444                   _MK_ENUM_CONST(3)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_CORE_EXT_CSI_PPB_YUV422                   _MK_ENUM_CONST(4)

#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_SHIFT                     _MK_SHIFT_CONST(27)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_FIELD                     _MK_FIELD_CONST(0x7, VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_SHIFT)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_RANGE                     29:27
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_WOFFSET                   0x0
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_VIP                       _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_HOST                      _MK_ENUM_CONST(1)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_ISP                       _MK_ENUM_CONST(2)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_CSI_PPA_YUV444                    _MK_ENUM_CONST(3)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_CSI_PPA_YUV422                    _MK_ENUM_CONST(4)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_CSI_PPB_YUV444                    _MK_ENUM_CONST(5)
#define VI_VI_CORE_CONTROL_0_INPUT_TO_ALT_MUX_CSI_PPB_YUV422                    _MK_ENUM_CONST(6)

#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_SHIFT                    _MK_SHIFT_CONST(30)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_FIELD                    _MK_FIELD_CONST(0x1, VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_SHIFT)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_RANGE                    30:30
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_WOFFSET                  0x0
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_USE_CSC_INPUT_SEL                        _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_CSC_INPUT_SEL_EXT_YUV422ALT                        _MK_ENUM_CONST(1)

#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_SHIFT                    _MK_SHIFT_CONST(31)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_FIELD                    _MK_FIELD_CONST(0x1, VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_SHIFT)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_RANGE                    31:31
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_WOFFSET                  0x0
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_USE_PLANAR_CONV_INPUT_SEL                        _MK_ENUM_CONST(0)
#define VI_VI_CORE_CONTROL_0_PLANAR_CONV_INPUT_SEL_EXT_YUV422ALT                        _MK_ENUM_CONST(1)


// Register VI_VI_FIRST_OUTPUT_CONTROL_0  
#define VI_VI_FIRST_OUTPUT_CONTROL_0                    _MK_ADDR_CONST(0x24)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_SECURE                     0x0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_WORD_COUNT                         0x1
#define VI_VI_FIRST_OUTPUT_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x7f0107)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x7f0107)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x7f0107)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_FIELD                        _MK_FIELD_CONST(0x7, VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_SHIFT)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_RANGE                        2:0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_WOFFSET                      0x0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_RGB16                        _MK_ENUM_CONST(0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_RGB16D                       _MK_ENUM_CONST(1)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_RGB24                        _MK_ENUM_CONST(2)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_YUV422POST                   _MK_ENUM_CONST(3)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_YUV422PRE                    _MK_ENUM_CONST(4)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_YUV422P                      _MK_ENUM_CONST(5)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_YUV420P                      _MK_ENUM_CONST(6)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_YUV420PA                     _MK_ENUM_CONST(7)

#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_SHIFT                       _MK_SHIFT_CONST(8)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_SHIFT)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_RANGE                       8:8
#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_WOFFSET                     0x0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_DISABLED                    _MK_ENUM_CONST(0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_LAST_PIXEL_DUPLICATION_ENABLED                     _MK_ENUM_CONST(1)

#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_SHIFT)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_RANGE                     16:16
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_WOFFSET                   0x0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_DISABLED                  _MK_ENUM_CONST(0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_BYTE_SWAP_ENABLED                   _MK_ENUM_CONST(1)

#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_SHIFT                    _MK_SHIFT_CONST(17)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_FIELD                    _MK_FIELD_CONST(0x3, VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_SHIFT)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_RANGE                    18:17
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_WOFFSET                  0x0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_UYVY                     _MK_ENUM_CONST(0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_VYUY                     _MK_ENUM_CONST(1)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_YUYV                     _MK_ENUM_CONST(2)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_YUV_OUTPUT_FORMAT_YVYU                     _MK_ENUM_CONST(3)

#define VI_VI_FIRST_OUTPUT_CONTROL_0_H_DIRECTION_SHIFT                  _MK_SHIFT_CONST(19)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_H_DIRECTION_FIELD                  _MK_FIELD_CONST(0x1, VI_VI_FIRST_OUTPUT_CONTROL_0_H_DIRECTION_SHIFT)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_H_DIRECTION_RANGE                  19:19
#define VI_VI_FIRST_OUTPUT_CONTROL_0_H_DIRECTION_WOFFSET                        0x0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_H_DIRECTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_H_DIRECTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_H_DIRECTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_H_DIRECTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_VI_FIRST_OUTPUT_CONTROL_0_V_DIRECTION_SHIFT                  _MK_SHIFT_CONST(20)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_V_DIRECTION_FIELD                  _MK_FIELD_CONST(0x1, VI_VI_FIRST_OUTPUT_CONTROL_0_V_DIRECTION_SHIFT)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_V_DIRECTION_RANGE                  20:20
#define VI_VI_FIRST_OUTPUT_CONTROL_0_V_DIRECTION_WOFFSET                        0x0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_V_DIRECTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_V_DIRECTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_V_DIRECTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_V_DIRECTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_VI_FIRST_OUTPUT_CONTROL_0_XY_SWAP_SHIFT                      _MK_SHIFT_CONST(21)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_XY_SWAP_FIELD                      _MK_FIELD_CONST(0x1, VI_VI_FIRST_OUTPUT_CONTROL_0_XY_SWAP_SHIFT)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_XY_SWAP_RANGE                      21:21
#define VI_VI_FIRST_OUTPUT_CONTROL_0_XY_SWAP_WOFFSET                    0x0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_XY_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_XY_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_XY_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_XY_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_SHIFT                    _MK_SHIFT_CONST(22)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_FIELD                    _MK_FIELD_CONST(0x1, VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_SHIFT)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_RANGE                    22:22
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_WOFFSET                  0x0
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_USE_OUTPUT_FORMAT                        _MK_ENUM_CONST(0)
#define VI_VI_FIRST_OUTPUT_CONTROL_0_OUTPUT_FORMAT_EXT_YUV422ALT                        _MK_ENUM_CONST(1)


// Register VI_VI_SECOND_OUTPUT_CONTROL_0  
#define VI_VI_SECOND_OUTPUT_CONTROL_0                   _MK_ADDR_CONST(0x25)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECURE                    0x0
#define VI_VI_SECOND_OUTPUT_CONTROL_0_WORD_COUNT                        0x1
#define VI_VI_SECOND_OUTPUT_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x3f000f)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x3f000f)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x3f000f)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_FIELD                        _MK_FIELD_CONST(0xf, VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_SHIFT)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_RANGE                        3:0
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_WOFFSET                      0x0
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_RGB16                        _MK_ENUM_CONST(0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_RGB16D                       _MK_ENUM_CONST(1)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_RGB24                        _MK_ENUM_CONST(2)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_YUV422POST                   _MK_ENUM_CONST(3)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_YUV422PRE                    _MK_ENUM_CONST(4)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_JPEG_STREAM                  _MK_ENUM_CONST(5)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_VIP_BAYER                    _MK_ENUM_CONST(6)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_CSI_PPA_BAYER                        _MK_ENUM_CONST(7)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_CSI_PPB_BAYER                        _MK_ENUM_CONST(8)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_VIP_BAYER_DIRECT                     _MK_ENUM_CONST(9)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_FORMAT_YUV422ALT                    _MK_ENUM_CONST(10)

#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_SHIFT)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_RANGE                     16:16
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_WOFFSET                   0x0
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_DISABLED                  _MK_ENUM_CONST(0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_OUTPUT_BYTE_SWAP_ENABLED                   _MK_ENUM_CONST(1)

#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_SHIFT                    _MK_SHIFT_CONST(17)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_FIELD                    _MK_FIELD_CONST(0x3, VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_SHIFT)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_RANGE                    18:17
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_WOFFSET                  0x0
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_UYVY                     _MK_ENUM_CONST(0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_VYUY                     _MK_ENUM_CONST(1)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_YUYV                     _MK_ENUM_CONST(2)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_YUV_SECOND_OUTPUT_FORMAT_YVYU                     _MK_ENUM_CONST(3)

#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_H_DIRECTION_SHIFT                  _MK_SHIFT_CONST(19)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_H_DIRECTION_FIELD                  _MK_FIELD_CONST(0x1, VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_H_DIRECTION_SHIFT)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_H_DIRECTION_RANGE                  19:19
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_H_DIRECTION_WOFFSET                        0x0
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_H_DIRECTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_H_DIRECTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_H_DIRECTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_H_DIRECTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_V_DIRECTION_SHIFT                  _MK_SHIFT_CONST(20)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_V_DIRECTION_FIELD                  _MK_FIELD_CONST(0x1, VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_V_DIRECTION_SHIFT)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_V_DIRECTION_RANGE                  20:20
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_V_DIRECTION_WOFFSET                        0x0
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_V_DIRECTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_V_DIRECTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_V_DIRECTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_V_DIRECTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_XY_SWAP_SHIFT                      _MK_SHIFT_CONST(21)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_XY_SWAP_FIELD                      _MK_FIELD_CONST(0x1, VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_XY_SWAP_SHIFT)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_XY_SWAP_RANGE                      21:21
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_XY_SWAP_WOFFSET                    0x0
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_XY_SWAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_XY_SWAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_XY_SWAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_SECOND_OUTPUT_CONTROL_0_SECOND_XY_SWAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_HOST_INPUT_FRAME_SIZE_0  
#define VI_HOST_INPUT_FRAME_SIZE_0                      _MK_ADDR_CONST(0x26)
#define VI_HOST_INPUT_FRAME_SIZE_0_SECURE                       0x0
#define VI_HOST_INPUT_FRAME_SIZE_0_WORD_COUNT                   0x1
#define VI_HOST_INPUT_FRAME_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define VI_HOST_INPUT_FRAME_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_WIDTH_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_WIDTH_FIELD                      _MK_FIELD_CONST(0x1fff, VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_WIDTH_SHIFT)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_WIDTH_RANGE                      12:0
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_WIDTH_WOFFSET                    0x0
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_HEIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_HEIGHT_FIELD                     _MK_FIELD_CONST(0x1fff, VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_HEIGHT_SHIFT)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_HEIGHT_RANGE                     28:16
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_HEIGHT_WOFFSET                   0x0
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_HOST_INPUT_FRAME_SIZE_0_INPUT_FRAME_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_HOST_H_ACTIVE_0  
#define VI_HOST_H_ACTIVE_0                      _MK_ADDR_CONST(0x27)
#define VI_HOST_H_ACTIVE_0_SECURE                       0x0
#define VI_HOST_H_ACTIVE_0_WORD_COUNT                   0x1
#define VI_HOST_H_ACTIVE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define VI_HOST_H_ACTIVE_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_START_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_START_FIELD                    _MK_FIELD_CONST(0x1fff, VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_START_SHIFT)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_START_RANGE                    12:0
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_START_WOFFSET                  0x0
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_START_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_PERIOD_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_PERIOD_FIELD                   _MK_FIELD_CONST(0x1fff, VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_PERIOD_SHIFT)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_PERIOD_RANGE                   28:16
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_PERIOD_WOFFSET                 0x0
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_PERIOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_PERIOD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_PERIOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_HOST_H_ACTIVE_0_HOST_H_ACTIVE_PERIOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_HOST_V_ACTIVE_0  
#define VI_HOST_V_ACTIVE_0                      _MK_ADDR_CONST(0x28)
#define VI_HOST_V_ACTIVE_0_SECURE                       0x0
#define VI_HOST_V_ACTIVE_0_WORD_COUNT                   0x1
#define VI_HOST_V_ACTIVE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define VI_HOST_V_ACTIVE_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_START_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_START_FIELD                    _MK_FIELD_CONST(0x1fff, VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_START_SHIFT)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_START_RANGE                    12:0
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_START_WOFFSET                  0x0
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_START_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_PERIOD_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_PERIOD_FIELD                   _MK_FIELD_CONST(0x1fff, VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_PERIOD_SHIFT)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_PERIOD_RANGE                   28:16
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_PERIOD_WOFFSET                 0x0
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_PERIOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_PERIOD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_PERIOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_HOST_V_ACTIVE_0_HOST_V_ACTIVE_PERIOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_VIP_H_ACTIVE_0  
#define VI_VIP_H_ACTIVE_0                       _MK_ADDR_CONST(0x29)
#define VI_VIP_H_ACTIVE_0_SECURE                        0x0
#define VI_VIP_H_ACTIVE_0_WORD_COUNT                    0x1
#define VI_VIP_H_ACTIVE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define VI_VIP_H_ACTIVE_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_START_FIELD                      _MK_FIELD_CONST(0x1fff, VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_START_SHIFT)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_START_RANGE                      12:0
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_START_WOFFSET                    0x0
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_PERIOD_SHIFT)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_PERIOD_RANGE                     28:16
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VIP_H_ACTIVE_0_VIP_H_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_VIP_V_ACTIVE_0  
#define VI_VIP_V_ACTIVE_0                       _MK_ADDR_CONST(0x2a)
#define VI_VIP_V_ACTIVE_0_SECURE                        0x0
#define VI_VIP_V_ACTIVE_0_WORD_COUNT                    0x1
#define VI_VIP_V_ACTIVE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define VI_VIP_V_ACTIVE_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_START_FIELD                      _MK_FIELD_CONST(0x1fff, VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_START_SHIFT)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_START_RANGE                      12:0
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_START_WOFFSET                    0x0
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_PERIOD_SHIFT)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_PERIOD_RANGE                     28:16
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VIP_V_ACTIVE_0_VIP_V_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_VI_PEER_CONTROL_0  
#define VI_VI_PEER_CONTROL_0                    _MK_ADDR_CONST(0x2b)
#define VI_VI_PEER_CONTROL_0_SECURE                     0x0
#define VI_VI_PEER_CONTROL_0_WORD_COUNT                         0x1
#define VI_VI_PEER_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define VI_VI_PEER_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define VI_VI_PEER_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_FIELD                      _MK_FIELD_CONST(0x3, VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_SHIFT)
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_RANGE                      1:0
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_WOFFSET                    0x0
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_DISABLED                   _MK_ENUM_CONST(0)
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_FIRST                      _MK_ENUM_CONST(1)
#define VI_VI_PEER_CONTROL_0_DISPLAY_CONTROL_SECOND                     _MK_ENUM_CONST(2)

#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_SHIFT                      _MK_SHIFT_CONST(2)
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_FIELD                      _MK_FIELD_CONST(0x3, VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_SHIFT)
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_RANGE                      3:2
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_WOFFSET                    0x0
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_DISABLED                   _MK_ENUM_CONST(0)
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_FIRST                      _MK_ENUM_CONST(1)
#define VI_VI_PEER_CONTROL_0_ENCODER_CONTROL_SECOND                     _MK_ENUM_CONST(2)

#define VI_VI_PEER_CONTROL_0_SB_CONTROL_SHIFT                   _MK_SHIFT_CONST(4)
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_FIELD                   _MK_FIELD_CONST(0x3, VI_VI_PEER_CONTROL_0_SB_CONTROL_SHIFT)
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_RANGE                   5:4
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_WOFFSET                 0x0
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_DISABLED                        _MK_ENUM_CONST(0)
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_FIRST                   _MK_ENUM_CONST(1)
#define VI_VI_PEER_CONTROL_0_SB_CONTROL_SECOND                  _MK_ENUM_CONST(2)

#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_SHIFT                    _MK_SHIFT_CONST(6)
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_FIELD                    _MK_FIELD_CONST(0x3, VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_SHIFT)
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_RANGE                    7:6
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_WOFFSET                  0x0
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_DISABLED                 _MK_ENUM_CONST(0)
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_FIRST                    _MK_ENUM_CONST(1)
#define VI_VI_PEER_CONTROL_0_DISPLAY_B_CONTROL_SECOND                   _MK_ENUM_CONST(2)


// Register VI_VI_DMA_SELECT_0  
#define VI_VI_DMA_SELECT_0                      _MK_ADDR_CONST(0x2c)
#define VI_VI_DMA_SELECT_0_SECURE                       0x0
#define VI_VI_DMA_SELECT_0_WORD_COUNT                   0x1
#define VI_VI_DMA_SELECT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_DMA_SELECT_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define VI_VI_DMA_SELECT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_VI_DMA_SELECT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_DMA_SELECT_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define VI_VI_DMA_SELECT_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_FIELD                    _MK_FIELD_CONST(0x3, VI_VI_DMA_SELECT_0_DMA_REQUEST_SHIFT)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_RANGE                    1:0
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_WOFFSET                  0x0
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_DISABLED                 _MK_ENUM_CONST(0)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_STREAM                   _MK_ENUM_CONST(1)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_FIRST                    _MK_ENUM_CONST(2)
#define VI_VI_DMA_SELECT_0_DMA_REQUEST_SECOND                   _MK_ENUM_CONST(3)


// Register VI_HOST_DMA_WRITE_BUFFER_0  
#define VI_HOST_DMA_WRITE_BUFFER_0                      _MK_ADDR_CONST(0x2d)
#define VI_HOST_DMA_WRITE_BUFFER_0_SECURE                       0x0
#define VI_HOST_DMA_WRITE_BUFFER_0_WORD_COUNT                   0x1
#define VI_HOST_DMA_WRITE_BUFFER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_RESET_MASK                   _MK_MASK_CONST(0xe000000)
#define VI_HOST_DMA_WRITE_BUFFER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_READ_MASK                    _MK_MASK_CONST(0xfffffff)
#define VI_HOST_DMA_WRITE_BUFFER_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffff)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_SIZE_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_SIZE_FIELD                    _MK_FIELD_CONST(0xffff, VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_SIZE_SHIFT)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_SIZE_RANGE                    15:0
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_SIZE_WOFFSET                  0x0
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_SIZE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_SIZE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_SIZE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_SIZE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_NUMBER_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_NUMBER_FIELD                  _MK_FIELD_CONST(0x1ff, VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_NUMBER_SHIFT)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_NUMBER_RANGE                  24:16
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_NUMBER_WOFFSET                        0x0
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_NUMBER_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_NUMBER_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_NUMBER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_BUFFER_NUMBER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_SHIFT                     _MK_SHIFT_CONST(25)
#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_SHIFT)
#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_RANGE                     25:25
#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_WOFFSET                   0x0
#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_DISABLED                  _MK_ENUM_CONST(0)
#define VI_HOST_DMA_WRITE_BUFFER_0_DMA_ENABLE_ENABLED                   _MK_ENUM_CONST(1)

#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_SHIFT                     _MK_SHIFT_CONST(26)
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_FIELD                     _MK_FIELD_CONST(0x3, VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_SHIFT)
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_RANGE                     27:26
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_WOFFSET                   0x0
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_VIP                       _MK_ENUM_CONST(0)
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_CSI_PPA                   _MK_ENUM_CONST(1)
#define VI_HOST_DMA_WRITE_BUFFER_0_SOURCE_SEL_CSI_PPB                   _MK_ENUM_CONST(2)


// Register VI_HOST_DMA_BASE_ADDRESS_0  
#define VI_HOST_DMA_BASE_ADDRESS_0                      _MK_ADDR_CONST(0x2e)
#define VI_HOST_DMA_BASE_ADDRESS_0_SECURE                       0x0
#define VI_HOST_DMA_BASE_ADDRESS_0_WORD_COUNT                   0x1
#define VI_HOST_DMA_BASE_ADDRESS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_BASE_ADDRESS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_BASE_ADDRESS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_BASE_ADDRESS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_BASE_ADDRESS_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define VI_HOST_DMA_BASE_ADDRESS_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define VI_HOST_DMA_BASE_ADDRESS_0_DMA_BASE_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_HOST_DMA_BASE_ADDRESS_0_DMA_BASE_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, VI_HOST_DMA_BASE_ADDRESS_0_DMA_BASE_ADDR_SHIFT)
#define VI_HOST_DMA_BASE_ADDRESS_0_DMA_BASE_ADDR_RANGE                  31:0
#define VI_HOST_DMA_BASE_ADDRESS_0_DMA_BASE_ADDR_WOFFSET                        0x0
#define VI_HOST_DMA_BASE_ADDRESS_0_DMA_BASE_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_BASE_ADDRESS_0_DMA_BASE_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_BASE_ADDRESS_0_DMA_BASE_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_BASE_ADDRESS_0_DMA_BASE_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_HOST_DMA_WRITE_BUFFER_STATUS_0  
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0                       _MK_ADDR_CONST(0x2f)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_SECURE                        0x0
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WORD_COUNT                    0x1
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x7ffffff)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WB_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WB_STATUS_FIELD                       _MK_FIELD_CONST(0x7ffffff, VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WB_STATUS_SHIFT)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WB_STATUS_RANGE                       26:0
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WB_STATUS_WOFFSET                     0x0
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WB_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WB_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WB_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_BUFFER_STATUS_0_WB_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0  
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0                       _MK_ADDR_CONST(0x30)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_SECURE                        0x0
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_WORD_COUNT                    0x1
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_READ_MASK                     _MK_MASK_CONST(0x1ff)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_PEND_BUFCOUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_PEND_BUFCOUNT_FIELD                   _MK_FIELD_CONST(0x1ff, VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_PEND_BUFCOUNT_SHIFT)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_PEND_BUFCOUNT_RANGE                   8:0
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_PEND_BUFCOUNT_WOFFSET                 0x0
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_PEND_BUFCOUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_PEND_BUFCOUNT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_PEND_BUFCOUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0_PEND_BUFCOUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_VB0_START_ADDRESS_FIRST_0  
#define VI_VB0_START_ADDRESS_FIRST_0                    _MK_ADDR_CONST(0x31)
#define VI_VB0_START_ADDRESS_FIRST_0_SECURE                     0x0
#define VI_VB0_START_ADDRESS_FIRST_0_WORD_COUNT                         0x1
#define VI_VB0_START_ADDRESS_FIRST_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_FIRST_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_FIRST_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_FIRST_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_FIRST_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VB0_START_ADDRESS_FIRST_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_VB0_START_ADDRESS_FIRST_0_VB0_START_ADDRESS_1_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VB0_START_ADDRESS_FIRST_0_VB0_START_ADDRESS_1_FIELD                  _MK_FIELD_CONST(0xffffffff, VI_VB0_START_ADDRESS_FIRST_0_VB0_START_ADDRESS_1_SHIFT)
#define VI_VB0_START_ADDRESS_FIRST_0_VB0_START_ADDRESS_1_RANGE                  31:0
#define VI_VB0_START_ADDRESS_FIRST_0_VB0_START_ADDRESS_1_WOFFSET                        0x0
#define VI_VB0_START_ADDRESS_FIRST_0_VB0_START_ADDRESS_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_FIRST_0_VB0_START_ADDRESS_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_FIRST_0_VB0_START_ADDRESS_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_FIRST_0_VB0_START_ADDRESS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_VB0_BASE_ADDRESS_FIRST_0  
#define VI_VB0_BASE_ADDRESS_FIRST_0                     _MK_ADDR_CONST(0x32)
#define VI_VB0_BASE_ADDRESS_FIRST_0_SECURE                      0x0
#define VI_VB0_BASE_ADDRESS_FIRST_0_WORD_COUNT                  0x1
#define VI_VB0_BASE_ADDRESS_FIRST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_FIRST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_FIRST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_FIRST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_FIRST_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BASE_ADDRESS_FIRST_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BASE_ADDRESS_FIRST_0_VB0_BASE_ADDRESS_1_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_VB0_BASE_ADDRESS_FIRST_0_VB0_BASE_ADDRESS_1_FIELD                    _MK_FIELD_CONST(0xffffffff, VI_VB0_BASE_ADDRESS_FIRST_0_VB0_BASE_ADDRESS_1_SHIFT)
#define VI_VB0_BASE_ADDRESS_FIRST_0_VB0_BASE_ADDRESS_1_RANGE                    31:0
#define VI_VB0_BASE_ADDRESS_FIRST_0_VB0_BASE_ADDRESS_1_WOFFSET                  0x0
#define VI_VB0_BASE_ADDRESS_FIRST_0_VB0_BASE_ADDRESS_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_FIRST_0_VB0_BASE_ADDRESS_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_FIRST_0_VB0_BASE_ADDRESS_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_FIRST_0_VB0_BASE_ADDRESS_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_VB0_START_ADDRESS_U_0  
#define VI_VB0_START_ADDRESS_U_0                        _MK_ADDR_CONST(0x33)
#define VI_VB0_START_ADDRESS_U_0_SECURE                         0x0
#define VI_VB0_START_ADDRESS_U_0_WORD_COUNT                     0x1
#define VI_VB0_START_ADDRESS_U_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_U_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_U_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_U_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_U_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VB0_START_ADDRESS_U_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VB0_START_ADDRESS_U_0_VB0_START_ADDRESS_U_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VB0_START_ADDRESS_U_0_VB0_START_ADDRESS_U_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_VB0_START_ADDRESS_U_0_VB0_START_ADDRESS_U_SHIFT)
#define VI_VB0_START_ADDRESS_U_0_VB0_START_ADDRESS_U_RANGE                      31:0
#define VI_VB0_START_ADDRESS_U_0_VB0_START_ADDRESS_U_WOFFSET                    0x0
#define VI_VB0_START_ADDRESS_U_0_VB0_START_ADDRESS_U_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_U_0_VB0_START_ADDRESS_U_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_U_0_VB0_START_ADDRESS_U_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_U_0_VB0_START_ADDRESS_U_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_VB0_BASE_ADDRESS_U_0  
#define VI_VB0_BASE_ADDRESS_U_0                 _MK_ADDR_CONST(0x34)
#define VI_VB0_BASE_ADDRESS_U_0_SECURE                  0x0
#define VI_VB0_BASE_ADDRESS_U_0_WORD_COUNT                      0x1
#define VI_VB0_BASE_ADDRESS_U_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_U_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_U_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_U_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_U_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BASE_ADDRESS_U_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BASE_ADDRESS_U_0_VB0_BASE_ADDRESS_U_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_VB0_BASE_ADDRESS_U_0_VB0_BASE_ADDRESS_U_FIELD                        _MK_FIELD_CONST(0xffffffff, VI_VB0_BASE_ADDRESS_U_0_VB0_BASE_ADDRESS_U_SHIFT)
#define VI_VB0_BASE_ADDRESS_U_0_VB0_BASE_ADDRESS_U_RANGE                        31:0
#define VI_VB0_BASE_ADDRESS_U_0_VB0_BASE_ADDRESS_U_WOFFSET                      0x0
#define VI_VB0_BASE_ADDRESS_U_0_VB0_BASE_ADDRESS_U_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_U_0_VB0_BASE_ADDRESS_U_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_U_0_VB0_BASE_ADDRESS_U_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_U_0_VB0_BASE_ADDRESS_U_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_VB0_START_ADDRESS_V_0  
#define VI_VB0_START_ADDRESS_V_0                        _MK_ADDR_CONST(0x35)
#define VI_VB0_START_ADDRESS_V_0_SECURE                         0x0
#define VI_VB0_START_ADDRESS_V_0_WORD_COUNT                     0x1
#define VI_VB0_START_ADDRESS_V_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_V_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_V_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_V_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_V_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VB0_START_ADDRESS_V_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VB0_START_ADDRESS_V_0_VB0_START_ADDRESS_V_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VB0_START_ADDRESS_V_0_VB0_START_ADDRESS_V_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_VB0_START_ADDRESS_V_0_VB0_START_ADDRESS_V_SHIFT)
#define VI_VB0_START_ADDRESS_V_0_VB0_START_ADDRESS_V_RANGE                      31:0
#define VI_VB0_START_ADDRESS_V_0_VB0_START_ADDRESS_V_WOFFSET                    0x0
#define VI_VB0_START_ADDRESS_V_0_VB0_START_ADDRESS_V_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_V_0_VB0_START_ADDRESS_V_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_V_0_VB0_START_ADDRESS_V_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_V_0_VB0_START_ADDRESS_V_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_VB0_BASE_ADDRESS_V_0  
#define VI_VB0_BASE_ADDRESS_V_0                 _MK_ADDR_CONST(0x36)
#define VI_VB0_BASE_ADDRESS_V_0_SECURE                  0x0
#define VI_VB0_BASE_ADDRESS_V_0_WORD_COUNT                      0x1
#define VI_VB0_BASE_ADDRESS_V_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_V_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_V_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_V_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_V_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BASE_ADDRESS_V_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BASE_ADDRESS_V_0_VB0_BASE_ADDRESS_V_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_VB0_BASE_ADDRESS_V_0_VB0_BASE_ADDRESS_V_FIELD                        _MK_FIELD_CONST(0xffffffff, VI_VB0_BASE_ADDRESS_V_0_VB0_BASE_ADDRESS_V_SHIFT)
#define VI_VB0_BASE_ADDRESS_V_0_VB0_BASE_ADDRESS_V_RANGE                        31:0
#define VI_VB0_BASE_ADDRESS_V_0_VB0_BASE_ADDRESS_V_WOFFSET                      0x0
#define VI_VB0_BASE_ADDRESS_V_0_VB0_BASE_ADDRESS_V_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_V_0_VB0_BASE_ADDRESS_V_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_V_0_VB0_BASE_ADDRESS_V_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_V_0_VB0_BASE_ADDRESS_V_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_VB0_SCRATCH_ADDRESS_UV_0  
#define VI_VB0_SCRATCH_ADDRESS_UV_0                     _MK_ADDR_CONST(0x37)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_SECURE                      0x0
#define VI_VB0_SCRATCH_ADDRESS_UV_0_WORD_COUNT                  0x1
#define VI_VB0_SCRATCH_ADDRESS_UV_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_VB0_SCRATCH_ADDRESS_UV_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_VB0_SCRATCH_ADDRESS_UV_FIELD                        _MK_FIELD_CONST(0xffffffff, VI_VB0_SCRATCH_ADDRESS_UV_0_VB0_SCRATCH_ADDRESS_UV_SHIFT)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_VB0_SCRATCH_ADDRESS_UV_RANGE                        31:0
#define VI_VB0_SCRATCH_ADDRESS_UV_0_VB0_SCRATCH_ADDRESS_UV_WOFFSET                      0x0
#define VI_VB0_SCRATCH_ADDRESS_UV_0_VB0_SCRATCH_ADDRESS_UV_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_VB0_SCRATCH_ADDRESS_UV_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_VB0_SCRATCH_ADDRESS_UV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VB0_SCRATCH_ADDRESS_UV_0_VB0_SCRATCH_ADDRESS_UV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_FIRST_OUTPUT_FRAME_SIZE_0  
#define VI_FIRST_OUTPUT_FRAME_SIZE_0                    _MK_ADDR_CONST(0x38)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_SECURE                     0x0
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_WORD_COUNT                         0x1
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_READ_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_WIDTH_FIELD                    _MK_FIELD_CONST(0x1fff, VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_WIDTH_SHIFT)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_WIDTH_RANGE                    12:0
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_WIDTH_WOFFSET                  0x0
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_HEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_HEIGHT_FIELD                   _MK_FIELD_CONST(0x1fff, VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_HEIGHT_SHIFT)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_HEIGHT_RANGE                   28:16
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_HEIGHT_WOFFSET                 0x0
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_HEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_HEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_HEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_FIRST_OUTPUT_FRAME_SIZE_0_FIRST_FRAME_HEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_VB0_COUNT_FIRST_0  
#define VI_VB0_COUNT_FIRST_0                    _MK_ADDR_CONST(0x39)
#define VI_VB0_COUNT_FIRST_0_SECURE                     0x0
#define VI_VB0_COUNT_FIRST_0_WORD_COUNT                         0x1
#define VI_VB0_COUNT_FIRST_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_FIRST_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_FIRST_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_FIRST_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_FIRST_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define VI_VB0_COUNT_FIRST_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define VI_VB0_COUNT_FIRST_0_VB0_COUNT_1_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VB0_COUNT_FIRST_0_VB0_COUNT_1_FIELD                  _MK_FIELD_CONST(0xff, VI_VB0_COUNT_FIRST_0_VB0_COUNT_1_SHIFT)
#define VI_VB0_COUNT_FIRST_0_VB0_COUNT_1_RANGE                  7:0
#define VI_VB0_COUNT_FIRST_0_VB0_COUNT_1_WOFFSET                        0x0
#define VI_VB0_COUNT_FIRST_0_VB0_COUNT_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_FIRST_0_VB0_COUNT_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_FIRST_0_VB0_COUNT_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_FIRST_0_VB0_COUNT_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_VB0_SIZE_FIRST_0  
#define VI_VB0_SIZE_FIRST_0                     _MK_ADDR_CONST(0x3a)
#define VI_VB0_SIZE_FIRST_0_SECURE                      0x0
#define VI_VB0_SIZE_FIRST_0_WORD_COUNT                  0x1
#define VI_VB0_SIZE_FIRST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_READ_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define VI_VB0_SIZE_FIRST_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define VI_VB0_SIZE_FIRST_0_VB0_H_SIZE_1_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VB0_SIZE_FIRST_0_VB0_H_SIZE_1_FIELD                  _MK_FIELD_CONST(0x1fff, VI_VB0_SIZE_FIRST_0_VB0_H_SIZE_1_SHIFT)
#define VI_VB0_SIZE_FIRST_0_VB0_H_SIZE_1_RANGE                  12:0
#define VI_VB0_SIZE_FIRST_0_VB0_H_SIZE_1_WOFFSET                        0x0
#define VI_VB0_SIZE_FIRST_0_VB0_H_SIZE_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_VB0_H_SIZE_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_VB0_H_SIZE_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_VB0_H_SIZE_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_VB0_SIZE_FIRST_0_VB0_V_SIZE_1_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_VB0_SIZE_FIRST_0_VB0_V_SIZE_1_FIELD                  _MK_FIELD_CONST(0x1fff, VI_VB0_SIZE_FIRST_0_VB0_V_SIZE_1_SHIFT)
#define VI_VB0_SIZE_FIRST_0_VB0_V_SIZE_1_RANGE                  28:16
#define VI_VB0_SIZE_FIRST_0_VB0_V_SIZE_1_WOFFSET                        0x0
#define VI_VB0_SIZE_FIRST_0_VB0_V_SIZE_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_VB0_V_SIZE_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_VB0_V_SIZE_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_FIRST_0_VB0_V_SIZE_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_VB0_BUFFER_STRIDE_FIRST_0  
#define VI_VB0_BUFFER_STRIDE_FIRST_0                    _MK_ADDR_CONST(0x3b)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_SECURE                     0x0
#define VI_VB0_BUFFER_STRIDE_FIRST_0_WORD_COUNT                         0x1
#define VI_VB0_BUFFER_STRIDE_FIRST_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_L_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_L_FIELD                  _MK_FIELD_CONST(0x3fffffff, VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_L_SHIFT)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_L_RANGE                  29:0
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_L_WOFFSET                        0x0
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_L_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_L_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_L_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_L_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_SHIFT                  _MK_SHIFT_CONST(30)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_FIELD                  _MK_FIELD_CONST(0x3, VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_SHIFT)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_RANGE                  31:30
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_WOFFSET                        0x0
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_CBS1X                  _MK_ENUM_CONST(0)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_CBS2X                  _MK_ENUM_CONST(1)
#define VI_VB0_BUFFER_STRIDE_FIRST_0_VB0_BUFFER_STRIDE_C_CBS4X                  _MK_ENUM_CONST(2)


// Register VI_VB0_START_ADDRESS_SECOND_0  
#define VI_VB0_START_ADDRESS_SECOND_0                   _MK_ADDR_CONST(0x3c)
#define VI_VB0_START_ADDRESS_SECOND_0_SECURE                    0x0
#define VI_VB0_START_ADDRESS_SECOND_0_WORD_COUNT                        0x1
#define VI_VB0_START_ADDRESS_SECOND_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_SECOND_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_SECOND_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_SECOND_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_SECOND_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_VB0_START_ADDRESS_SECOND_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define VI_VB0_START_ADDRESS_SECOND_0_VB0_START_ADDRESS_2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VB0_START_ADDRESS_SECOND_0_VB0_START_ADDRESS_2_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VB0_START_ADDRESS_SECOND_0_VB0_START_ADDRESS_2_SHIFT)
#define VI_VB0_START_ADDRESS_SECOND_0_VB0_START_ADDRESS_2_RANGE                 31:0
#define VI_VB0_START_ADDRESS_SECOND_0_VB0_START_ADDRESS_2_WOFFSET                       0x0
#define VI_VB0_START_ADDRESS_SECOND_0_VB0_START_ADDRESS_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_SECOND_0_VB0_START_ADDRESS_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_SECOND_0_VB0_START_ADDRESS_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VB0_START_ADDRESS_SECOND_0_VB0_START_ADDRESS_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VB0_BASE_ADDRESS_SECOND_0  
#define VI_VB0_BASE_ADDRESS_SECOND_0                    _MK_ADDR_CONST(0x3d)
#define VI_VB0_BASE_ADDRESS_SECOND_0_SECURE                     0x0
#define VI_VB0_BASE_ADDRESS_SECOND_0_WORD_COUNT                         0x1
#define VI_VB0_BASE_ADDRESS_SECOND_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_SECOND_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_SECOND_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_SECOND_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_SECOND_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BASE_ADDRESS_SECOND_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_VB0_BASE_ADDRESS_SECOND_0_VB0_BASE_ADDRESS_2_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_VB0_BASE_ADDRESS_SECOND_0_VB0_BASE_ADDRESS_2_FIELD                   _MK_FIELD_CONST(0xffffffff, VI_VB0_BASE_ADDRESS_SECOND_0_VB0_BASE_ADDRESS_2_SHIFT)
#define VI_VB0_BASE_ADDRESS_SECOND_0_VB0_BASE_ADDRESS_2_RANGE                   31:0
#define VI_VB0_BASE_ADDRESS_SECOND_0_VB0_BASE_ADDRESS_2_WOFFSET                 0x0
#define VI_VB0_BASE_ADDRESS_SECOND_0_VB0_BASE_ADDRESS_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_SECOND_0_VB0_BASE_ADDRESS_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_SECOND_0_VB0_BASE_ADDRESS_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VB0_BASE_ADDRESS_SECOND_0_VB0_BASE_ADDRESS_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_SECOND_OUTPUT_FRAME_SIZE_0  
#define VI_SECOND_OUTPUT_FRAME_SIZE_0                   _MK_ADDR_CONST(0x3e)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECURE                    0x0
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_WORD_COUNT                        0x1
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_WIDTH_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_WIDTH_FIELD                  _MK_FIELD_CONST(0x1fff, VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_WIDTH_SHIFT)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_WIDTH_RANGE                  12:0
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_WIDTH_WOFFSET                        0x0
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_WIDTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_WIDTH_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_WIDTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_WIDTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_HEIGHT_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_HEIGHT_FIELD                 _MK_FIELD_CONST(0x1fff, VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_HEIGHT_SHIFT)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_HEIGHT_RANGE                 28:16
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_HEIGHT_WOFFSET                       0x0
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_HEIGHT_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_HEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_HEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_SECOND_OUTPUT_FRAME_SIZE_0_SECOND_FRAME_HEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VB0_COUNT_SECOND_0  
#define VI_VB0_COUNT_SECOND_0                   _MK_ADDR_CONST(0x3f)
#define VI_VB0_COUNT_SECOND_0_SECURE                    0x0
#define VI_VB0_COUNT_SECOND_0_WORD_COUNT                        0x1
#define VI_VB0_COUNT_SECOND_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_SECOND_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_SECOND_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_SECOND_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_SECOND_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define VI_VB0_COUNT_SECOND_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define VI_VB0_COUNT_SECOND_0_VB0_COUNT_2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VB0_COUNT_SECOND_0_VB0_COUNT_2_FIELD                 _MK_FIELD_CONST(0xff, VI_VB0_COUNT_SECOND_0_VB0_COUNT_2_SHIFT)
#define VI_VB0_COUNT_SECOND_0_VB0_COUNT_2_RANGE                 7:0
#define VI_VB0_COUNT_SECOND_0_VB0_COUNT_2_WOFFSET                       0x0
#define VI_VB0_COUNT_SECOND_0_VB0_COUNT_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_SECOND_0_VB0_COUNT_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_SECOND_0_VB0_COUNT_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VB0_COUNT_SECOND_0_VB0_COUNT_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VB0_SIZE_SECOND_0  
#define VI_VB0_SIZE_SECOND_0                    _MK_ADDR_CONST(0x40)
#define VI_VB0_SIZE_SECOND_0_SECURE                     0x0
#define VI_VB0_SIZE_SECOND_0_WORD_COUNT                         0x1
#define VI_VB0_SIZE_SECOND_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_READ_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define VI_VB0_SIZE_SECOND_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define VI_VB0_SIZE_SECOND_0_VB0_H_SIZE_2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VB0_SIZE_SECOND_0_VB0_H_SIZE_2_FIELD                 _MK_FIELD_CONST(0x1fff, VI_VB0_SIZE_SECOND_0_VB0_H_SIZE_2_SHIFT)
#define VI_VB0_SIZE_SECOND_0_VB0_H_SIZE_2_RANGE                 12:0
#define VI_VB0_SIZE_SECOND_0_VB0_H_SIZE_2_WOFFSET                       0x0
#define VI_VB0_SIZE_SECOND_0_VB0_H_SIZE_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_VB0_H_SIZE_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_VB0_H_SIZE_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_VB0_H_SIZE_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_VB0_SIZE_SECOND_0_VB0_V_SIZE_2_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_VB0_SIZE_SECOND_0_VB0_V_SIZE_2_FIELD                 _MK_FIELD_CONST(0x1fff, VI_VB0_SIZE_SECOND_0_VB0_V_SIZE_2_SHIFT)
#define VI_VB0_SIZE_SECOND_0_VB0_V_SIZE_2_RANGE                 28:16
#define VI_VB0_SIZE_SECOND_0_VB0_V_SIZE_2_WOFFSET                       0x0
#define VI_VB0_SIZE_SECOND_0_VB0_V_SIZE_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_VB0_V_SIZE_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_VB0_V_SIZE_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VB0_SIZE_SECOND_0_VB0_V_SIZE_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VB0_BUFFER_STRIDE_SECOND_0  
#define VI_VB0_BUFFER_STRIDE_SECOND_0                   _MK_ADDR_CONST(0x41)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_SECURE                    0x0
#define VI_VB0_BUFFER_STRIDE_SECOND_0_WORD_COUNT                        0x1
#define VI_VB0_BUFFER_STRIDE_SECOND_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_READ_MASK                         _MK_MASK_CONST(0x3fffffff)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_WRITE_MASK                        _MK_MASK_CONST(0x3fffffff)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_VB0_BUFFER_STRIDE_2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_VB0_BUFFER_STRIDE_2_FIELD                 _MK_FIELD_CONST(0x3fffffff, VI_VB0_BUFFER_STRIDE_SECOND_0_VB0_BUFFER_STRIDE_2_SHIFT)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_VB0_BUFFER_STRIDE_2_RANGE                 29:0
#define VI_VB0_BUFFER_STRIDE_SECOND_0_VB0_BUFFER_STRIDE_2_WOFFSET                       0x0
#define VI_VB0_BUFFER_STRIDE_SECOND_0_VB0_BUFFER_STRIDE_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_VB0_BUFFER_STRIDE_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_VB0_BUFFER_STRIDE_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VB0_BUFFER_STRIDE_SECOND_0_VB0_BUFFER_STRIDE_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_H_LPF_NO_FILTER      576
#define VI_H_LPF_ONE_MINUS_HPF_CUBED_C  3518
#define VI_H_LPF_ONE_MINUS_HPF_CUBED_L  2350
#define VI_H_LPF_ONE_MINUS_HPF_SQUARED_C        438
#define VI_H_LPF_ONE_MINUS_HPF_SQUARED_L        294
#define VI_H_LPF_ONE_MINUS_HPF_SQUARED_PLUS_LPF_C       1463
#define VI_H_LPF_ONE_MINUS_HPF_SQUARED_PLUS_LPF_L       295
#define VI_H_LPF_LPF_C  1608
#define VI_H_LPF_LPF_L  584
#define VI_H_LPF_LPF_PLUS_LPF_SQUARED_C 1169
#define VI_H_LPF_LPF_PLUS_LPF_SQUARED_L 1
#define VI_H_LPF_LPF_SQUARED_C  144
#define VI_H_LPF_LPF_SQUARED_L  0
#define VI_H_LPF_LPF_CUBED_C    1176
#define VI_H_LPF_LPF_CUBED_L    8
#define VI_H_LPF_LPF_SQUARED_SCALED_C   1944
#define VI_H_LPF_LPF_SQUARED_SCALED_L   776
#define VI_H_LPF_LPF_SQUARED_SCALED2_C  2040
#define VI_H_LPF_LPF_SQUARED_SCALED2_L  872

// Register VI_H_LPF_CONTROL_0  
#define VI_H_LPF_CONTROL_0                      _MK_ADDR_CONST(0x42)
#define VI_H_LPF_CONTROL_0_SECURE                       0x0
#define VI_H_LPF_CONTROL_0_WORD_COUNT                   0x1
#define VI_H_LPF_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x2400240)
#define VI_H_LPF_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define VI_H_LPF_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_H_LPF_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_H_LPF_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define VI_H_LPF_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define VI_H_LPF_CONTROL_0_H_LPF_L_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_H_LPF_CONTROL_0_H_LPF_L_FIELD                        _MK_FIELD_CONST(0x1fff, VI_H_LPF_CONTROL_0_H_LPF_L_SHIFT)
#define VI_H_LPF_CONTROL_0_H_LPF_L_RANGE                        12:0
#define VI_H_LPF_CONTROL_0_H_LPF_L_WOFFSET                      0x0
#define VI_H_LPF_CONTROL_0_H_LPF_L_DEFAULT                      _MK_MASK_CONST(0x240)
#define VI_H_LPF_CONTROL_0_H_LPF_L_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define VI_H_LPF_CONTROL_0_H_LPF_L_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_H_LPF_CONTROL_0_H_LPF_L_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_H_LPF_CONTROL_0_H_LPF_C_SHIFT                        _MK_SHIFT_CONST(16)
#define VI_H_LPF_CONTROL_0_H_LPF_C_FIELD                        _MK_FIELD_CONST(0x1fff, VI_H_LPF_CONTROL_0_H_LPF_C_SHIFT)
#define VI_H_LPF_CONTROL_0_H_LPF_C_RANGE                        28:16
#define VI_H_LPF_CONTROL_0_H_LPF_C_WOFFSET                      0x0
#define VI_H_LPF_CONTROL_0_H_LPF_C_DEFAULT                      _MK_MASK_CONST(0x240)
#define VI_H_LPF_CONTROL_0_H_LPF_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define VI_H_LPF_CONTROL_0_H_LPF_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_H_LPF_CONTROL_0_H_LPF_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_H_DOWNSCALE_CONTROL_0  
#define VI_H_DOWNSCALE_CONTROL_0                        _MK_ADDR_CONST(0x43)
#define VI_H_DOWNSCALE_CONTROL_0_SECURE                         0x0
#define VI_H_DOWNSCALE_CONTROL_0_WORD_COUNT                     0x1
#define VI_H_DOWNSCALE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x1fff000c)
#define VI_H_DOWNSCALE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x1fff070f)
#define VI_H_DOWNSCALE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x1fff070f)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_FIELD                 _MK_FIELD_CONST(0x1, VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_SHIFT)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_RANGE                 0:0
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_WOFFSET                       0x0
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_VIP                   _MK_ENUM_CONST(0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_HOST                  _MK_ENUM_CONST(1)

#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_SHIFT                        _MK_SHIFT_CONST(1)
#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_FIELD                        _MK_FIELD_CONST(0x1, VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_SHIFT)
#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_RANGE                        1:1
#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_WOFFSET                      0x0
#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_FIRST                        _MK_ENUM_CONST(0)
#define VI_H_DOWNSCALE_CONTROL_0_OUTPUT_H_SIZE_SEL_SECOND                       _MK_ENUM_CONST(1)

#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_FIELD                     _MK_FIELD_CONST(0x3, VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_SHIFT)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_RANGE                     3:2
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_WOFFSET                   0x0
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_USE_INPUT_H_SIZE_SEL                      _MK_ENUM_CONST(0)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_CSI_PPA                   _MK_ENUM_CONST(1)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_CSI_PPB                   _MK_ENUM_CONST(2)
#define VI_H_DOWNSCALE_CONTROL_0_INPUT_H_SIZE_SEL_EXT_ISP                       _MK_ENUM_CONST(3)

#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_FIELD                    _MK_FIELD_CONST(0x7, VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_SHIFT)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_RANGE                    10:8
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_WOFFSET                  0x0
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_A2D2                     _MK_ENUM_CONST(0)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_A4D3                     _MK_ENUM_CONST(1)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_A4D4                     _MK_ENUM_CONST(2)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_A8D7                     _MK_ENUM_CONST(3)
#define VI_H_DOWNSCALE_CONTROL_0_H_AVG_CONTROL_A8D8                     _MK_ENUM_CONST(4)

#define VI_H_DOWNSCALE_CONTROL_0_H_DEC_INIT_VAL_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_H_DOWNSCALE_CONTROL_0_H_DEC_INIT_VAL_FIELD                   _MK_FIELD_CONST(0x1fff, VI_H_DOWNSCALE_CONTROL_0_H_DEC_INIT_VAL_SHIFT)
#define VI_H_DOWNSCALE_CONTROL_0_H_DEC_INIT_VAL_RANGE                   28:16
#define VI_H_DOWNSCALE_CONTROL_0_H_DEC_INIT_VAL_WOFFSET                 0x0
#define VI_H_DOWNSCALE_CONTROL_0_H_DEC_INIT_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_H_DEC_INIT_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0x1fff)
#define VI_H_DOWNSCALE_CONTROL_0_H_DEC_INIT_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_H_DOWNSCALE_CONTROL_0_H_DEC_INIT_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_V_DOWNSCALE_CONTROL_0  
#define VI_V_DOWNSCALE_CONTROL_0                        _MK_ADDR_CONST(0x44)
#define VI_V_DOWNSCALE_CONTROL_0_SECURE                         0x0
#define VI_V_DOWNSCALE_CONTROL_0_WORD_COUNT                     0x1
#define VI_V_DOWNSCALE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x1fff000c)
#define VI_V_DOWNSCALE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x1fff370f)
#define VI_V_DOWNSCALE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x1fff370f)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_FIELD                 _MK_FIELD_CONST(0x1, VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_SHIFT)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_RANGE                 0:0
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_WOFFSET                       0x0
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_VIP                   _MK_ENUM_CONST(0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_HOST                  _MK_ENUM_CONST(1)

#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_SHIFT                        _MK_SHIFT_CONST(1)
#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_FIELD                        _MK_FIELD_CONST(0x1, VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_SHIFT)
#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_RANGE                        1:1
#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_WOFFSET                      0x0
#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_FIRST                        _MK_ENUM_CONST(0)
#define VI_V_DOWNSCALE_CONTROL_0_OUTPUT_V_SIZE_SEL_SECOND                       _MK_ENUM_CONST(1)

#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_FIELD                     _MK_FIELD_CONST(0x3, VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_SHIFT)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_RANGE                     3:2
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_WOFFSET                   0x0
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_USE_INPUT_V_SIZE_SEL                      _MK_ENUM_CONST(0)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_CSI_PPA                   _MK_ENUM_CONST(1)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_CSI_PPB                   _MK_ENUM_CONST(2)
#define VI_V_DOWNSCALE_CONTROL_0_INPUT_V_SIZE_SEL_EXT_ISP                       _MK_ENUM_CONST(3)

#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_FIELD                    _MK_FIELD_CONST(0x7, VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_SHIFT)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_RANGE                    10:8
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_WOFFSET                  0x0
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_A2D2                     _MK_ENUM_CONST(0)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_A4D3                     _MK_ENUM_CONST(1)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_A4D4                     _MK_ENUM_CONST(2)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_A8D7                     _MK_ENUM_CONST(3)
#define VI_V_DOWNSCALE_CONTROL_0_V_AVG_CONTROL_A8D8                     _MK_ENUM_CONST(4)

#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_SHIFT                  _MK_SHIFT_CONST(12)
#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_FIELD                  _MK_FIELD_CONST(0x1, VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_SHIFT)
#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_RANGE                  12:12
#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_WOFFSET                        0x0
#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_V_DOWNSCALE_CONTROL_0_FLEXIBLE_VSCALE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_SHIFT                   _MK_SHIFT_CONST(13)
#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_FIELD                   _MK_FIELD_CONST(0x1, VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_SHIFT)
#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_RANGE                   13:13
#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_WOFFSET                 0x0
#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_DISABLED                        _MK_ENUM_CONST(0)
#define VI_V_DOWNSCALE_CONTROL_0_MULTI_TAP_V_AVG_FILTER_ENABLED                 _MK_ENUM_CONST(1)

#define VI_V_DOWNSCALE_CONTROL_0_V_DEC_INIT_VAL_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_V_DOWNSCALE_CONTROL_0_V_DEC_INIT_VAL_FIELD                   _MK_FIELD_CONST(0x1fff, VI_V_DOWNSCALE_CONTROL_0_V_DEC_INIT_VAL_SHIFT)
#define VI_V_DOWNSCALE_CONTROL_0_V_DEC_INIT_VAL_RANGE                   28:16
#define VI_V_DOWNSCALE_CONTROL_0_V_DEC_INIT_VAL_WOFFSET                 0x0
#define VI_V_DOWNSCALE_CONTROL_0_V_DEC_INIT_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_V_DEC_INIT_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0x1fff)
#define VI_V_DOWNSCALE_CONTROL_0_V_DEC_INIT_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_V_DEC_INIT_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_SHIFT                     _MK_SHIFT_CONST(28)
#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_FIELD                     _MK_FIELD_CONST(0x1, VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_SHIFT)
#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_RANGE                     28:28
#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_WOFFSET                   0x0
#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_DISABLED                  _MK_ENUM_CONST(0)
#define VI_V_DOWNSCALE_CONTROL_0_IGNORE_FIELD_ENABLED                   _MK_ENUM_CONST(1)


// Register VI_CSC_Y_0  
#define VI_CSC_Y_0                      _MK_ADDR_CONST(0x45)
#define VI_CSC_Y_0_SECURE                       0x0
#define VI_CSC_Y_0_WORD_COUNT                   0x1
#define VI_CSC_Y_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_READ_MASK                    _MK_MASK_CONST(0x3ff00ff)
#define VI_CSC_Y_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff00ff)
#define VI_CSC_Y_0_YOF_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_CSC_Y_0_YOF_FIELD                    _MK_FIELD_CONST(0xff, VI_CSC_Y_0_YOF_SHIFT)
#define VI_CSC_Y_0_YOF_RANGE                    7:0
#define VI_CSC_Y_0_YOF_WOFFSET                  0x0
#define VI_CSC_Y_0_YOF_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_YOF_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_YOF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_YOF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_CSC_Y_0_KYRGB_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_CSC_Y_0_KYRGB_FIELD                  _MK_FIELD_CONST(0x3ff, VI_CSC_Y_0_KYRGB_SHIFT)
#define VI_CSC_Y_0_KYRGB_RANGE                  25:16
#define VI_CSC_Y_0_KYRGB_WOFFSET                        0x0
#define VI_CSC_Y_0_KYRGB_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_KYRGB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_KYRGB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSC_Y_0_KYRGB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_CSC_UV_R_0  
#define VI_CSC_UV_R_0                   _MK_ADDR_CONST(0x46)
#define VI_CSC_UV_R_0_SECURE                    0x0
#define VI_CSC_UV_R_0_WORD_COUNT                        0x1
#define VI_CSC_UV_R_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define VI_CSC_UV_R_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define VI_CSC_UV_R_0_KUR_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_CSC_UV_R_0_KUR_FIELD                 _MK_FIELD_CONST(0x7ff, VI_CSC_UV_R_0_KUR_SHIFT)
#define VI_CSC_UV_R_0_KUR_RANGE                 10:0
#define VI_CSC_UV_R_0_KUR_WOFFSET                       0x0
#define VI_CSC_UV_R_0_KUR_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_KUR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_KUR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_KUR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_CSC_UV_R_0_KVR_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_CSC_UV_R_0_KVR_FIELD                 _MK_FIELD_CONST(0x7ff, VI_CSC_UV_R_0_KVR_SHIFT)
#define VI_CSC_UV_R_0_KVR_RANGE                 26:16
#define VI_CSC_UV_R_0_KVR_WOFFSET                       0x0
#define VI_CSC_UV_R_0_KVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_KVR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_KVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSC_UV_R_0_KVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_CSC_UV_G_0  
#define VI_CSC_UV_G_0                   _MK_ADDR_CONST(0x47)
#define VI_CSC_UV_G_0_SECURE                    0x0
#define VI_CSC_UV_G_0_WORD_COUNT                        0x1
#define VI_CSC_UV_G_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define VI_CSC_UV_G_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define VI_CSC_UV_G_0_KUG_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_CSC_UV_G_0_KUG_FIELD                 _MK_FIELD_CONST(0x3ff, VI_CSC_UV_G_0_KUG_SHIFT)
#define VI_CSC_UV_G_0_KUG_RANGE                 9:0
#define VI_CSC_UV_G_0_KUG_WOFFSET                       0x0
#define VI_CSC_UV_G_0_KUG_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_KUG_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_KUG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_KUG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_CSC_UV_G_0_KVG_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_CSC_UV_G_0_KVG_FIELD                 _MK_FIELD_CONST(0x3ff, VI_CSC_UV_G_0_KVG_SHIFT)
#define VI_CSC_UV_G_0_KVG_RANGE                 25:16
#define VI_CSC_UV_G_0_KVG_WOFFSET                       0x0
#define VI_CSC_UV_G_0_KVG_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_KVG_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_KVG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSC_UV_G_0_KVG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_CSC_UV_B_0  
#define VI_CSC_UV_B_0                   _MK_ADDR_CONST(0x48)
#define VI_CSC_UV_B_0_SECURE                    0x0
#define VI_CSC_UV_B_0_WORD_COUNT                        0x1
#define VI_CSC_UV_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_READ_MASK                         _MK_MASK_CONST(0x7ff07ff)
#define VI_CSC_UV_B_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff07ff)
#define VI_CSC_UV_B_0_KUB_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_CSC_UV_B_0_KUB_FIELD                 _MK_FIELD_CONST(0x7ff, VI_CSC_UV_B_0_KUB_SHIFT)
#define VI_CSC_UV_B_0_KUB_RANGE                 10:0
#define VI_CSC_UV_B_0_KUB_WOFFSET                       0x0
#define VI_CSC_UV_B_0_KUB_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_KUB_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_KUB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_KUB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_CSC_UV_B_0_KVB_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_CSC_UV_B_0_KVB_FIELD                 _MK_FIELD_CONST(0x7ff, VI_CSC_UV_B_0_KVB_SHIFT)
#define VI_CSC_UV_B_0_KVB_RANGE                 26:16
#define VI_CSC_UV_B_0_KVB_WOFFSET                       0x0
#define VI_CSC_UV_B_0_KVB_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_KVB_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_KVB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSC_UV_B_0_KVB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_CSC_ALPHA_0  
#define VI_CSC_ALPHA_0                  _MK_ADDR_CONST(0x49)
#define VI_CSC_ALPHA_0_SECURE                   0x0
#define VI_CSC_ALPHA_0_WORD_COUNT                       0x1
#define VI_CSC_ALPHA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_CSC_ALPHA_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define VI_CSC_ALPHA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_CSC_ALPHA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CSC_ALPHA_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define VI_CSC_ALPHA_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define VI_CSC_ALPHA_0_RGB888_ALPHA_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_CSC_ALPHA_0_RGB888_ALPHA_FIELD                       _MK_FIELD_CONST(0xff, VI_CSC_ALPHA_0_RGB888_ALPHA_SHIFT)
#define VI_CSC_ALPHA_0_RGB888_ALPHA_RANGE                       7:0
#define VI_CSC_ALPHA_0_RGB888_ALPHA_WOFFSET                     0x0
#define VI_CSC_ALPHA_0_RGB888_ALPHA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSC_ALPHA_0_RGB888_ALPHA_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define VI_CSC_ALPHA_0_RGB888_ALPHA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSC_ALPHA_0_RGB888_ALPHA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_HOST_VSYNC_0  
#define VI_HOST_VSYNC_0                 _MK_ADDR_CONST(0x4a)
#define VI_HOST_VSYNC_0_SECURE                  0x0
#define VI_HOST_VSYNC_0_WORD_COUNT                      0x1
#define VI_HOST_VSYNC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_HOST_VSYNC_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_HOST_VSYNC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_HOST_VSYNC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_HOST_VSYNC_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define VI_HOST_VSYNC_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define VI_HOST_VSYNC_0_HOST_VSYNC_TRIGGER_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_HOST_VSYNC_0_HOST_VSYNC_TRIGGER_FIELD                        _MK_FIELD_CONST(0x1, VI_HOST_VSYNC_0_HOST_VSYNC_TRIGGER_SHIFT)
#define VI_HOST_VSYNC_0_HOST_VSYNC_TRIGGER_RANGE                        0:0
#define VI_HOST_VSYNC_0_HOST_VSYNC_TRIGGER_WOFFSET                      0x0
#define VI_HOST_VSYNC_0_HOST_VSYNC_TRIGGER_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_HOST_VSYNC_0_HOST_VSYNC_TRIGGER_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_HOST_VSYNC_0_HOST_VSYNC_TRIGGER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_HOST_VSYNC_0_HOST_VSYNC_TRIGGER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_COMMAND_0  
#define VI_COMMAND_0                    _MK_ADDR_CONST(0x4b)
#define VI_COMMAND_0_SECURE                     0x0
#define VI_COMMAND_0_WORD_COUNT                         0x1
#define VI_COMMAND_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define VI_COMMAND_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_READ_MASK                  _MK_MASK_CONST(0x1fff0f01)
#define VI_COMMAND_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff0f01)
#define VI_COMMAND_0_PROCESS_FIELD_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_COMMAND_0_PROCESS_FIELD_FIELD                        _MK_FIELD_CONST(0x1, VI_COMMAND_0_PROCESS_FIELD_SHIFT)
#define VI_COMMAND_0_PROCESS_FIELD_RANGE                        0:0
#define VI_COMMAND_0_PROCESS_FIELD_WOFFSET                      0x0
#define VI_COMMAND_0_PROCESS_FIELD_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_PROCESS_FIELD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_COMMAND_0_PROCESS_FIELD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_PROCESS_FIELD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_PROCESS_FIELD_ODD                  _MK_ENUM_CONST(0)
#define VI_COMMAND_0_PROCESS_FIELD_EVEN                 _MK_ENUM_CONST(1)

#define VI_COMMAND_0_Y_FIFO_THRESHOLD_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_COMMAND_0_Y_FIFO_THRESHOLD_FIELD                     _MK_FIELD_CONST(0xf, VI_COMMAND_0_Y_FIFO_THRESHOLD_SHIFT)
#define VI_COMMAND_0_Y_FIFO_THRESHOLD_RANGE                     11:8
#define VI_COMMAND_0_Y_FIFO_THRESHOLD_WOFFSET                   0x0
#define VI_COMMAND_0_Y_FIFO_THRESHOLD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_Y_FIFO_THRESHOLD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_Y_FIFO_THRESHOLD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_Y_FIFO_THRESHOLD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_COMMAND_0_V_COUNTER_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_COMMAND_0_V_COUNTER_THRESHOLD_FIELD                  _MK_FIELD_CONST(0x1fff, VI_COMMAND_0_V_COUNTER_THRESHOLD_SHIFT)
#define VI_COMMAND_0_V_COUNTER_THRESHOLD_RANGE                  28:16
#define VI_COMMAND_0_V_COUNTER_THRESHOLD_WOFFSET                        0x0
#define VI_COMMAND_0_V_COUNTER_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_V_COUNTER_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_V_COUNTER_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_COMMAND_0_V_COUNTER_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_HOST_FIFO_STATUS_0  
#define VI_HOST_FIFO_STATUS_0                   _MK_ADDR_CONST(0x4c)
#define VI_HOST_FIFO_STATUS_0_SECURE                    0x0
#define VI_HOST_FIFO_STATUS_0_WORD_COUNT                        0x1
#define VI_HOST_FIFO_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x770f)
#define VI_HOST_FIFO_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_Y_FIFO_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_HOST_FIFO_STATUS_0_Y_FIFO_STATUS_FIELD                       _MK_FIELD_CONST(0xf, VI_HOST_FIFO_STATUS_0_Y_FIFO_STATUS_SHIFT)
#define VI_HOST_FIFO_STATUS_0_Y_FIFO_STATUS_RANGE                       3:0
#define VI_HOST_FIFO_STATUS_0_Y_FIFO_STATUS_WOFFSET                     0x0
#define VI_HOST_FIFO_STATUS_0_Y_FIFO_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_Y_FIFO_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_Y_FIFO_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_Y_FIFO_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_HOST_FIFO_STATUS_0_U_FIFO_STATUS_SHIFT                       _MK_SHIFT_CONST(8)
#define VI_HOST_FIFO_STATUS_0_U_FIFO_STATUS_FIELD                       _MK_FIELD_CONST(0x7, VI_HOST_FIFO_STATUS_0_U_FIFO_STATUS_SHIFT)
#define VI_HOST_FIFO_STATUS_0_U_FIFO_STATUS_RANGE                       10:8
#define VI_HOST_FIFO_STATUS_0_U_FIFO_STATUS_WOFFSET                     0x0
#define VI_HOST_FIFO_STATUS_0_U_FIFO_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_U_FIFO_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_U_FIFO_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_U_FIFO_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_HOST_FIFO_STATUS_0_V_FIFO_STATUS_SHIFT                       _MK_SHIFT_CONST(12)
#define VI_HOST_FIFO_STATUS_0_V_FIFO_STATUS_FIELD                       _MK_FIELD_CONST(0x7, VI_HOST_FIFO_STATUS_0_V_FIFO_STATUS_SHIFT)
#define VI_HOST_FIFO_STATUS_0_V_FIFO_STATUS_RANGE                       14:12
#define VI_HOST_FIFO_STATUS_0_V_FIFO_STATUS_WOFFSET                     0x0
#define VI_HOST_FIFO_STATUS_0_V_FIFO_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_V_FIFO_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_V_FIFO_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_HOST_FIFO_STATUS_0_V_FIFO_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_INTERRUPT_MASK_0  
#define VI_INTERRUPT_MASK_0                     _MK_ADDR_CONST(0x4d)
#define VI_INTERRUPT_MASK_0_SECURE                      0x0
#define VI_INTERRUPT_MASK_0_WORD_COUNT                  0x1
#define VI_INTERRUPT_MASK_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_RESET_MASK                  _MK_MASK_CONST(0x1fefffff)
#define VI_INTERRUPT_MASK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_READ_MASK                   _MK_MASK_CONST(0x1fefffff)
#define VI_INTERRUPT_MASK_0_WRITE_MASK                  _MK_MASK_CONST(0x1fefffff)
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_VD8_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_RANGE                  0:0
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_WOFFSET                        0x0
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_VD8_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_SHIFT                  _MK_SHIFT_CONST(1)
#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_VD9_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_RANGE                  1:1
#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_WOFFSET                        0x0
#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_VD9_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_SHIFT                 _MK_SHIFT_CONST(2)
#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_VD10_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_RANGE                 2:2
#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_WOFFSET                       0x0
#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_VD10_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_SHIFT                 _MK_SHIFT_CONST(3)
#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_VD11_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_RANGE                 3:3
#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_WOFFSET                       0x0
#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_VD11_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_SHIFT                 _MK_SHIFT_CONST(4)
#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_VGP4_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_RANGE                 4:4
#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_WOFFSET                       0x0
#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_VGP4_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_SHIFT                 _MK_SHIFT_CONST(5)
#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_VGP5_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_RANGE                 5:5
#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_WOFFSET                       0x0
#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_VGP5_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_SHIFT                 _MK_SHIFT_CONST(6)
#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_VGP6_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_RANGE                 6:6
#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_WOFFSET                       0x0
#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_VGP6_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_SHIFT                  _MK_SHIFT_CONST(7)
#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_VHS_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_RANGE                  7:7
#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_WOFFSET                        0x0
#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_VHS_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_SHIFT                  _MK_SHIFT_CONST(8)
#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_VVS_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_RANGE                  8:8
#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_WOFFSET                        0x0
#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_VVS_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_SHIFT                    _MK_SHIFT_CONST(9)
#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_RANGE                    9:9
#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_WOFFSET                  0x0
#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_V_COUNTER_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_SHIFT                  _MK_SHIFT_CONST(10)
#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_RANGE                  10:10
#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_WOFFSET                        0x0
#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_Y_THRESHOLD_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_SHIFT                  _MK_SHIFT_CONST(11)
#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_RANGE                  11:11
#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_WOFFSET                        0x0
#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_BUFFER_FIRST_OUTPUT_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_SHIFT                   _MK_SHIFT_CONST(12)
#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_RANGE                   12:12
#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_WOFFSET                 0x0
#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_FRAME_FIRST_OUTPUT_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_SHIFT                 _MK_SHIFT_CONST(13)
#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_RANGE                 13:13
#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_WOFFSET                       0x0
#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_BUFFER_SECOND_OUTPUT_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_SHIFT                  _MK_SHIFT_CONST(14)
#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_RANGE                  14:14
#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_WOFFSET                        0x0
#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_FRAME_SECOND_OUTPUT_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(15)
#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_RANGE                    15:15
#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_WOFFSET                  0x0
#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_EPP_ERROR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_SHIFT                       _MK_SHIFT_CONST(16)
#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_RANGE                       16:16
#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_WOFFSET                     0x0
#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_YUV420PA_ERROR_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_SHIFT                      _MK_SHIFT_CONST(17)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_RANGE                      17:17
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_WOFFSET                    0x0
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_PEER_STALL_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_SHIFT                     _MK_SHIFT_CONST(18)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_RANGE                     18:18
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_WOFFSET                   0x0
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_PEER_STALL_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_SHIFT                    _MK_SHIFT_CONST(19)
#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_RANGE                    19:19
#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_WOFFSET                  0x0
#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_DMA_STALL_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_SHIFT                       _MK_SHIFT_CONST(21)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_RANGE                       21:21
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_WOFFSET                     0x0
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_1_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_SHIFT                       _MK_SHIFT_CONST(22)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_RANGE                       22:22
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_WOFFSET                     0x0
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_RAISE_STREAM_2_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(23)
#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_RANGE                    23:23
#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_WOFFSET                  0x0
#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_TS_UPSTREAM_ERROR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(24)
#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_RANGE                    24:24
#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_WOFFSET                  0x0
#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_TS_UNDERRUN_ERROR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(25)
#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_RANGE                     25:25
#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_WOFFSET                   0x0
#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_TS_OVERRUN_ERROR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_SHIFT                      _MK_SHIFT_CONST(26)
#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_RANGE                      26:26
#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_WOFFSET                    0x0
#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_TS_OTHER_PROTOCOL_ERROR_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_SHIFT                    _MK_SHIFT_CONST(27)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_RANGE                    27:27
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_WOFFSET                  0x0
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_FIRST_OUTPUT_DROP_MC_DATA_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_SHIFT                   _MK_SHIFT_CONST(28)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_SHIFT)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_RANGE                   28:28
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_WOFFSET                 0x0
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define VI_INTERRUPT_MASK_0_SECOND_OUTPUT_DROP_MC_DATA_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)


// Register VI_INTERRUPT_TYPE_SELECT_0  
#define VI_INTERRUPT_TYPE_SELECT_0                      _MK_ADDR_CONST(0x4e)
#define VI_INTERRUPT_TYPE_SELECT_0_SECURE                       0x0
#define VI_INTERRUPT_TYPE_SELECT_0_WORD_COUNT                   0x1
#define VI_INTERRUPT_TYPE_SELECT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_RESET_MASK                   _MK_MASK_CONST(0x1ff)
#define VI_INTERRUPT_TYPE_SELECT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define VI_INTERRUPT_TYPE_SELECT_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_SHIFT)
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_RANGE                   0:0
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_WOFFSET                 0x0
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_EDGE                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD8_INT_TYPE_LEVEL                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_SHIFT                   _MK_SHIFT_CONST(1)
#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_SHIFT)
#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_RANGE                   1:1
#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_WOFFSET                 0x0
#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_EDGE                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD9_INT_TYPE_LEVEL                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_SHIFT                  _MK_SHIFT_CONST(2)
#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_SHIFT)
#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_RANGE                  2:2
#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_WOFFSET                        0x0
#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_EDGE                   _MK_ENUM_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD10_INT_TYPE_LEVEL                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_SHIFT                  _MK_SHIFT_CONST(3)
#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_SHIFT)
#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_RANGE                  3:3
#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_WOFFSET                        0x0
#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_EDGE                   _MK_ENUM_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VD11_INT_TYPE_LEVEL                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_SHIFT                  _MK_SHIFT_CONST(4)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_SHIFT)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_RANGE                  4:4
#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_WOFFSET                        0x0
#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_EDGE                   _MK_ENUM_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP4_INT_TYPE_LEVEL                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_SHIFT                  _MK_SHIFT_CONST(5)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_SHIFT)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_RANGE                  5:5
#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_WOFFSET                        0x0
#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_EDGE                   _MK_ENUM_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP5_INT_TYPE_LEVEL                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_SHIFT                  _MK_SHIFT_CONST(6)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_SHIFT)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_RANGE                  6:6
#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_WOFFSET                        0x0
#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_EDGE                   _MK_ENUM_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VGP6_INT_TYPE_LEVEL                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_SHIFT                   _MK_SHIFT_CONST(7)
#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_SHIFT)
#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_RANGE                   7:7
#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_WOFFSET                 0x0
#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_EDGE                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VHS_INT_TYPE_LEVEL                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_SHIFT)
#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_RANGE                   8:8
#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_WOFFSET                 0x0
#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_EDGE                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_TYPE_SELECT_0_VVS_INT_TYPE_LEVEL                   _MK_ENUM_CONST(1)


// Register VI_INTERRUPT_POLARITY_SELECT_0  
#define VI_INTERRUPT_POLARITY_SELECT_0                  _MK_ADDR_CONST(0x4f)
#define VI_INTERRUPT_POLARITY_SELECT_0_SECURE                   0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_WORD_COUNT                       0x1
#define VI_INTERRUPT_POLARITY_SELECT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_RESET_MASK                       _MK_MASK_CONST(0x1ff)
#define VI_INTERRUPT_POLARITY_SELECT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define VI_INTERRUPT_POLARITY_SELECT_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_SHIFT)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_RANGE                   0:0
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_WOFFSET                 0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_LOW                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD8_INT_POLARITY_HIGH                    _MK_ENUM_CONST(1)

#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_SHIFT                   _MK_SHIFT_CONST(1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_SHIFT)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_RANGE                   1:1
#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_WOFFSET                 0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_LOW                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD9_INT_POLARITY_HIGH                    _MK_ENUM_CONST(1)

#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_SHIFT                  _MK_SHIFT_CONST(2)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_SHIFT)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_RANGE                  2:2
#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_WOFFSET                        0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_LOW                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD10_INT_POLARITY_HIGH                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_SHIFT                  _MK_SHIFT_CONST(3)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_SHIFT)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_RANGE                  3:3
#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_WOFFSET                        0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_LOW                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VD11_INT_POLARITY_HIGH                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_SHIFT                  _MK_SHIFT_CONST(4)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_SHIFT)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_RANGE                  4:4
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_WOFFSET                        0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_LOW                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP4_INT_POLARITY_HIGH                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_SHIFT                  _MK_SHIFT_CONST(5)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_SHIFT)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_RANGE                  5:5
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_WOFFSET                        0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_LOW                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP5_INT_POLARITY_HIGH                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_SHIFT                  _MK_SHIFT_CONST(6)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_SHIFT)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_RANGE                  6:6
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_WOFFSET                        0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_LOW                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VGP6_INT_POLARITY_HIGH                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_SHIFT                   _MK_SHIFT_CONST(7)
#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_SHIFT)
#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_RANGE                   7:7
#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_WOFFSET                 0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_LOW                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VHS_INT_POLARITY_HIGH                    _MK_ENUM_CONST(1)

#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_SHIFT)
#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_RANGE                   8:8
#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_WOFFSET                 0x0
#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_LOW                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_POLARITY_SELECT_0_VVS_INT_POLARITY_HIGH                    _MK_ENUM_CONST(1)


// Register VI_INTERRUPT_STATUS_0  
#define VI_INTERRUPT_STATUS_0                   _MK_ADDR_CONST(0x50)
#define VI_INTERRUPT_STATUS_0_SECURE                    0x0
#define VI_INTERRUPT_STATUS_0_WORD_COUNT                        0x1
#define VI_INTERRUPT_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x1fffffff)
#define VI_INTERRUPT_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_FIELD                      _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_RANGE                      0:0
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_WOFFSET                    0x0
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_NOINTR                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_VD8_INT_STATUS_INTR                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_SHIFT                      _MK_SHIFT_CONST(1)
#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_FIELD                      _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_RANGE                      1:1
#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_WOFFSET                    0x0
#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_NOINTR                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_VD9_INT_STATUS_INTR                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_FIELD                     _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_RANGE                     2:2
#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_WOFFSET                   0x0
#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_NOINTR                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_VD10_INT_STATUS_INTR                      _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_SHIFT                     _MK_SHIFT_CONST(3)
#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_FIELD                     _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_RANGE                     3:3
#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_WOFFSET                   0x0
#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_NOINTR                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_VD11_INT_STATUS_INTR                      _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_FIELD                     _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_RANGE                     4:4
#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_WOFFSET                   0x0
#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_NOINTR                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_VGP4_INT_STATUS_INTR                      _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_SHIFT                     _MK_SHIFT_CONST(5)
#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_FIELD                     _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_RANGE                     5:5
#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_WOFFSET                   0x0
#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_NOINTR                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_VGP5_INT_STATUS_INTR                      _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_SHIFT                     _MK_SHIFT_CONST(6)
#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_FIELD                     _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_RANGE                     6:6
#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_WOFFSET                   0x0
#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_NOINTR                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_VGP6_INT_STATUS_INTR                      _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_SHIFT                      _MK_SHIFT_CONST(7)
#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_FIELD                      _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_RANGE                      7:7
#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_WOFFSET                    0x0
#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_NOINTR                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_VHS_INT_STATUS_INTR                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_SHIFT                      _MK_SHIFT_CONST(8)
#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_FIELD                      _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_RANGE                      8:8
#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_WOFFSET                    0x0
#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_NOINTR                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_VVS_INT_STATUS_INTR                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_SHIFT                        _MK_SHIFT_CONST(9)
#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_FIELD                        _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_RANGE                        9:9
#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_WOFFSET                      0x0
#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_NOINTR                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_V_COUNTER_INT_STATUS_INTR                 _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_SHIFT                      _MK_SHIFT_CONST(10)
#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_FIELD                      _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_RANGE                      10:10
#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_WOFFSET                    0x0
#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_NOINTR                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_Y_THRESHOLD_INT_STATUS_INTR                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_SHIFT                      _MK_SHIFT_CONST(11)
#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_FIELD                      _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_RANGE                      11:11
#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_WOFFSET                    0x0
#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_NOINTR                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_BUFFER_FIRST_OUTPUT_INT_STATUS_INTR                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_SHIFT                       _MK_SHIFT_CONST(12)
#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_FIELD                       _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_RANGE                       12:12
#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_WOFFSET                     0x0
#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_NOINTR                      _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_FRAME_FIRST_OUTPUT_INT_STATUS_INTR                        _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_SHIFT                     _MK_SHIFT_CONST(13)
#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_FIELD                     _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_RANGE                     13:13
#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_WOFFSET                   0x0
#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_NOINTR                    _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_BUFFER_SECOND_OUTPUT_INT_STATUS_INTR                      _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_SHIFT                      _MK_SHIFT_CONST(14)
#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_FIELD                      _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_RANGE                      14:14
#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_WOFFSET                    0x0
#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_NOINTR                     _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_FRAME_SECOND_OUTPUT_INT_STATUS_INTR                       _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_SHIFT                        _MK_SHIFT_CONST(15)
#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_FIELD                        _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_RANGE                        15:15
#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_WOFFSET                      0x0
#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_NOINTR                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_EPP_ERROR_INT_STATUS_INTR                 _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_RANGE                   16:16
#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_WOFFSET                 0x0
#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_NOINTR                  _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_YUV420PA_ERROR_INT_STATUS_INTR                    _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_SHIFT                  _MK_SHIFT_CONST(17)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_RANGE                  17:17
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_WOFFSET                        0x0
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_NOINTR                 _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_PEER_STALL_INT_STATUS_INTR                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_SHIFT                 _MK_SHIFT_CONST(18)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_FIELD                 _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_RANGE                 18:18
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_WOFFSET                       0x0
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_NOINTR                        _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_PEER_STALL_INT_STATUS_INTR                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_SHIFT                        _MK_SHIFT_CONST(19)
#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_FIELD                        _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_RANGE                        19:19
#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_WOFFSET                      0x0
#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_NOINTR                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_DMA_STALL_INT_STATUS_INTR                 _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_SHIFT                        _MK_SHIFT_CONST(20)
#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_FIELD                        _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_FIELD_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_RANGE                        20:20
#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_WOFFSET                      0x0
#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_BOTTOM                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_FIELD_STATUS_TOP                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_SHIFT                   _MK_SHIFT_CONST(21)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_RANGE                   21:21
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_WOFFSET                 0x0
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_NOINTR                  _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_1_INT_STATUS_INTR                    _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_SHIFT                   _MK_SHIFT_CONST(22)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_FIELD                   _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_RANGE                   22:22
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_WOFFSET                 0x0
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_NOINTR                  _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_RAISE_STREAM_2_INT_STATUS_INTR                    _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_SHIFT                        _MK_SHIFT_CONST(23)
#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_FIELD                        _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_RANGE                        23:23
#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_WOFFSET                      0x0
#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_NOINTR                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_TS_UPSTREAM_ERROR_INT_STATUS_INTR                 _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_SHIFT                        _MK_SHIFT_CONST(24)
#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_FIELD                        _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_RANGE                        24:24
#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_WOFFSET                      0x0
#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_NOINTR                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_TS_UNDERRUN_ERROR_INT_STATUS_INTR                 _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_SHIFT                 _MK_SHIFT_CONST(25)
#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_FIELD                 _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_RANGE                 25:25
#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_WOFFSET                       0x0
#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_NOINTR                        _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_TS_OVERRUN_ERROR_INT_STATUS_INTR                  _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_SHIFT                  _MK_SHIFT_CONST(26)
#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_FIELD                  _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_RANGE                  26:26
#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_WOFFSET                        0x0
#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_NOINTR                 _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_TS_OTHER_PROTOCOL_ERROR_INT_STATUS_INTR                   _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_SHIFT                        _MK_SHIFT_CONST(27)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_FIELD                        _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_RANGE                        27:27
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_WOFFSET                      0x0
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_NOINTR                       _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_FIRST_OUTPUT_DROP_MC_DATA_INT_STATUS_INTR                 _MK_ENUM_CONST(1)

#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_SHIFT                       _MK_SHIFT_CONST(28)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_FIELD                       _MK_FIELD_CONST(0x1, VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_SHIFT)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_RANGE                       28:28
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_WOFFSET                     0x0
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_NOINTR                      _MK_ENUM_CONST(0)
#define VI_INTERRUPT_STATUS_0_SECOND_OUTPUT_DROP_MC_DATA_INT_STATUS_INTR                        _MK_ENUM_CONST(1)


// Register VI_VIP_INPUT_STATUS_0  
#define VI_VIP_INPUT_STATUS_0                   _MK_ADDR_CONST(0x51)
#define VI_VIP_INPUT_STATUS_0_SECURE                    0x0
#define VI_VIP_INPUT_STATUS_0_WORD_COUNT                        0x1
#define VI_VIP_INPUT_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_VIP_INPUT_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_LINE_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VIP_INPUT_STATUS_0_LINE_COUNT_FIELD                  _MK_FIELD_CONST(0xffff, VI_VIP_INPUT_STATUS_0_LINE_COUNT_SHIFT)
#define VI_VIP_INPUT_STATUS_0_LINE_COUNT_RANGE                  15:0
#define VI_VIP_INPUT_STATUS_0_LINE_COUNT_WOFFSET                        0x0
#define VI_VIP_INPUT_STATUS_0_LINE_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_LINE_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_LINE_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_LINE_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_VIP_INPUT_STATUS_0_FRAME_COUNT_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_VIP_INPUT_STATUS_0_FRAME_COUNT_FIELD                 _MK_FIELD_CONST(0xffff, VI_VIP_INPUT_STATUS_0_FRAME_COUNT_SHIFT)
#define VI_VIP_INPUT_STATUS_0_FRAME_COUNT_RANGE                 31:16
#define VI_VIP_INPUT_STATUS_0_FRAME_COUNT_WOFFSET                       0x0
#define VI_VIP_INPUT_STATUS_0_FRAME_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_FRAME_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_FRAME_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VIP_INPUT_STATUS_0_FRAME_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VIDEO_BUFFER_STATUS_0  
#define VI_VIDEO_BUFFER_STATUS_0                        _MK_ADDR_CONST(0x52)
#define VI_VIDEO_BUFFER_STATUS_0_SECURE                         0x0
#define VI_VIDEO_BUFFER_STATUS_0_WORD_COUNT                     0x1
#define VI_VIDEO_BUFFER_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_READ_MASK                      _MK_MASK_CONST(0xfffff)
#define VI_VIDEO_BUFFER_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_FIRST_VIDEO_BUFFER_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_VIDEO_BUFFER_STATUS_0_FIRST_VIDEO_BUFFER_STATUS_FIELD                        _MK_FIELD_CONST(0xff, VI_VIDEO_BUFFER_STATUS_0_FIRST_VIDEO_BUFFER_STATUS_SHIFT)
#define VI_VIDEO_BUFFER_STATUS_0_FIRST_VIDEO_BUFFER_STATUS_RANGE                        7:0
#define VI_VIDEO_BUFFER_STATUS_0_FIRST_VIDEO_BUFFER_STATUS_WOFFSET                      0x0
#define VI_VIDEO_BUFFER_STATUS_0_FIRST_VIDEO_BUFFER_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_FIRST_VIDEO_BUFFER_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_FIRST_VIDEO_BUFFER_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_FIRST_VIDEO_BUFFER_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_VIDEO_BUFFER_STATUS_0_SECOND_VIDEO_BUFFER_STATUS_SHIFT                       _MK_SHIFT_CONST(8)
#define VI_VIDEO_BUFFER_STATUS_0_SECOND_VIDEO_BUFFER_STATUS_FIELD                       _MK_FIELD_CONST(0xff, VI_VIDEO_BUFFER_STATUS_0_SECOND_VIDEO_BUFFER_STATUS_SHIFT)
#define VI_VIDEO_BUFFER_STATUS_0_SECOND_VIDEO_BUFFER_STATUS_RANGE                       15:8
#define VI_VIDEO_BUFFER_STATUS_0_SECOND_VIDEO_BUFFER_STATUS_WOFFSET                     0x0
#define VI_VIDEO_BUFFER_STATUS_0_SECOND_VIDEO_BUFFER_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_SECOND_VIDEO_BUFFER_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_SECOND_VIDEO_BUFFER_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_SECOND_VIDEO_BUFFER_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_VIDEO_BUFFER_STATUS_0_RAW_STREAM_WRITE_COUNT_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_VIDEO_BUFFER_STATUS_0_RAW_STREAM_WRITE_COUNT_FIELD                   _MK_FIELD_CONST(0xf, VI_VIDEO_BUFFER_STATUS_0_RAW_STREAM_WRITE_COUNT_SHIFT)
#define VI_VIDEO_BUFFER_STATUS_0_RAW_STREAM_WRITE_COUNT_RANGE                   19:16
#define VI_VIDEO_BUFFER_STATUS_0_RAW_STREAM_WRITE_COUNT_WOFFSET                 0x0
#define VI_VIDEO_BUFFER_STATUS_0_RAW_STREAM_WRITE_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_RAW_STREAM_WRITE_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_RAW_STREAM_WRITE_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VIDEO_BUFFER_STATUS_0_RAW_STREAM_WRITE_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_SYNC_OUTPUT_0  
#define VI_SYNC_OUTPUT_0                        _MK_ADDR_CONST(0x53)
#define VI_SYNC_OUTPUT_0_SECURE                         0x0
#define VI_SYNC_OUTPUT_0_WORD_COUNT                     0x1
#define VI_SYNC_OUTPUT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_SYNC_OUTPUT_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_WIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_WIDTH_FIELD                 _MK_FIELD_CONST(0x7, VI_SYNC_OUTPUT_0_VHS_OUTPUT_WIDTH_SHIFT)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_WIDTH_RANGE                 2:0
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_WIDTH_WOFFSET                       0x0
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_PERIOD_SHIFT                        _MK_SHIFT_CONST(3)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_PERIOD_FIELD                        _MK_FIELD_CONST(0x1fff, VI_SYNC_OUTPUT_0_VHS_OUTPUT_PERIOD_SHIFT)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_PERIOD_RANGE                        15:3
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_PERIOD_WOFFSET                      0x0
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_PERIOD_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_PERIOD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_PERIOD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VHS_OUTPUT_PERIOD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_WIDTH_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_WIDTH_FIELD                 _MK_FIELD_CONST(0x7, VI_SYNC_OUTPUT_0_VVS_OUTPUT_WIDTH_SHIFT)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_WIDTH_RANGE                 18:16
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_WIDTH_WOFFSET                       0x0
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_PERIOD_SHIFT                        _MK_SHIFT_CONST(19)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_PERIOD_FIELD                        _MK_FIELD_CONST(0x1fff, VI_SYNC_OUTPUT_0_VVS_OUTPUT_PERIOD_SHIFT)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_PERIOD_RANGE                        31:19
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_PERIOD_WOFFSET                      0x0
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_PERIOD_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_PERIOD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_PERIOD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_SYNC_OUTPUT_0_VVS_OUTPUT_PERIOD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_VVS_OUTPUT_DELAY_0  
#define VI_VVS_OUTPUT_DELAY_0                   _MK_ADDR_CONST(0x54)
#define VI_VVS_OUTPUT_DELAY_0_SECURE                    0x0
#define VI_VVS_OUTPUT_DELAY_0_WORD_COUNT                        0x1
#define VI_VVS_OUTPUT_DELAY_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VVS_OUTPUT_DELAY_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_VVS_OUTPUT_DELAY_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VVS_OUTPUT_DELAY_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VVS_OUTPUT_DELAY_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define VI_VVS_OUTPUT_DELAY_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define VI_VVS_OUTPUT_DELAY_0_VVS_OUTPUT_DELAY_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_VVS_OUTPUT_DELAY_0_VVS_OUTPUT_DELAY_FIELD                    _MK_FIELD_CONST(0xf, VI_VVS_OUTPUT_DELAY_0_VVS_OUTPUT_DELAY_SHIFT)
#define VI_VVS_OUTPUT_DELAY_0_VVS_OUTPUT_DELAY_RANGE                    3:0
#define VI_VVS_OUTPUT_DELAY_0_VVS_OUTPUT_DELAY_WOFFSET                  0x0
#define VI_VVS_OUTPUT_DELAY_0_VVS_OUTPUT_DELAY_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VVS_OUTPUT_DELAY_0_VVS_OUTPUT_DELAY_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VVS_OUTPUT_DELAY_0_VVS_OUTPUT_DELAY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VVS_OUTPUT_DELAY_0_VVS_OUTPUT_DELAY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_PWM_CONTROL_0  
#define VI_PWM_CONTROL_0                        _MK_ADDR_CONST(0x55)
#define VI_PWM_CONTROL_0_SECURE                         0x0
#define VI_PWM_CONTROL_0_WORD_COUNT                     0x1
#define VI_PWM_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0xff30ff11)
#define VI_PWM_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0xff30ff11)
#define VI_PWM_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0xff30ff11)
#define VI_PWM_CONTROL_0_PWM_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, VI_PWM_CONTROL_0_PWM_ENABLE_SHIFT)
#define VI_PWM_CONTROL_0_PWM_ENABLE_RANGE                       0:0
#define VI_PWM_CONTROL_0_PWM_ENABLE_WOFFSET                     0x0
#define VI_PWM_CONTROL_0_PWM_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_PWM_CONTROL_0_PWM_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define VI_PWM_CONTROL_0_PWM_DIRECTION_SHIFT                    _MK_SHIFT_CONST(4)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_FIELD                    _MK_FIELD_CONST(0x1, VI_PWM_CONTROL_0_PWM_DIRECTION_SHIFT)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_RANGE                    4:4
#define VI_PWM_CONTROL_0_PWM_DIRECTION_WOFFSET                  0x0
#define VI_PWM_CONTROL_0_PWM_DIRECTION_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_INCR                     _MK_ENUM_CONST(0)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_DECR                     _MK_ENUM_CONST(1)

#define VI_PWM_CONTROL_0_PWM_HIGH_PULSE_SHIFT                   _MK_SHIFT_CONST(8)
#define VI_PWM_CONTROL_0_PWM_HIGH_PULSE_FIELD                   _MK_FIELD_CONST(0xf, VI_PWM_CONTROL_0_PWM_HIGH_PULSE_SHIFT)
#define VI_PWM_CONTROL_0_PWM_HIGH_PULSE_RANGE                   11:8
#define VI_PWM_CONTROL_0_PWM_HIGH_PULSE_WOFFSET                 0x0
#define VI_PWM_CONTROL_0_PWM_HIGH_PULSE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_HIGH_PULSE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define VI_PWM_CONTROL_0_PWM_HIGH_PULSE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_HIGH_PULSE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_PWM_CONTROL_0_PWM_LOW_PULSE_SHIFT                    _MK_SHIFT_CONST(12)
#define VI_PWM_CONTROL_0_PWM_LOW_PULSE_FIELD                    _MK_FIELD_CONST(0xf, VI_PWM_CONTROL_0_PWM_LOW_PULSE_SHIFT)
#define VI_PWM_CONTROL_0_PWM_LOW_PULSE_RANGE                    15:12
#define VI_PWM_CONTROL_0_PWM_LOW_PULSE_WOFFSET                  0x0
#define VI_PWM_CONTROL_0_PWM_LOW_PULSE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_LOW_PULSE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define VI_PWM_CONTROL_0_PWM_LOW_PULSE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_LOW_PULSE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_PWM_CONTROL_0_PWM_MODE_SHIFT                 _MK_SHIFT_CONST(20)
#define VI_PWM_CONTROL_0_PWM_MODE_FIELD                 _MK_FIELD_CONST(0x3, VI_PWM_CONTROL_0_PWM_MODE_SHIFT)
#define VI_PWM_CONTROL_0_PWM_MODE_RANGE                 21:20
#define VI_PWM_CONTROL_0_PWM_MODE_WOFFSET                       0x0
#define VI_PWM_CONTROL_0_PWM_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define VI_PWM_CONTROL_0_PWM_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_MODE_CONTINUOUS                    _MK_ENUM_CONST(0)
#define VI_PWM_CONTROL_0_PWM_MODE_SINGLE                        _MK_ENUM_CONST(1)
#define VI_PWM_CONTROL_0_PWM_MODE_COUNTER                       _MK_ENUM_CONST(2)

#define VI_PWM_CONTROL_0_PWM_COUNTER_SHIFT                      _MK_SHIFT_CONST(24)
#define VI_PWM_CONTROL_0_PWM_COUNTER_FIELD                      _MK_FIELD_CONST(0xff, VI_PWM_CONTROL_0_PWM_COUNTER_SHIFT)
#define VI_PWM_CONTROL_0_PWM_COUNTER_RANGE                      31:24
#define VI_PWM_CONTROL_0_PWM_COUNTER_WOFFSET                    0x0
#define VI_PWM_CONTROL_0_PWM_COUNTER_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_COUNTER_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define VI_PWM_CONTROL_0_PWM_COUNTER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_COUNTER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_PWM_SELECT_PULSE_A_0  
#define VI_PWM_SELECT_PULSE_A_0                 _MK_ADDR_CONST(0x56)
#define VI_PWM_SELECT_PULSE_A_0_SECURE                  0x0
#define VI_PWM_SELECT_PULSE_A_0_WORD_COUNT                      0x1
#define VI_PWM_SELECT_PULSE_A_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_A_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_SHIFT)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_RANGE                      31:0
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_WOFFSET                    0x0
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_PWM_SELECT_PULSE_B_0  
#define VI_PWM_SELECT_PULSE_B_0                 _MK_ADDR_CONST(0x57)
#define VI_PWM_SELECT_PULSE_B_0_SECURE                  0x0
#define VI_PWM_SELECT_PULSE_B_0_WORD_COUNT                      0x1
#define VI_PWM_SELECT_PULSE_B_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_B_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_SHIFT)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_RANGE                      31:0
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_WOFFSET                    0x0
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_PWM_SELECT_PULSE_C_0  
#define VI_PWM_SELECT_PULSE_C_0                 _MK_ADDR_CONST(0x58)
#define VI_PWM_SELECT_PULSE_C_0_SECURE                  0x0
#define VI_PWM_SELECT_PULSE_C_0_WORD_COUNT                      0x1
#define VI_PWM_SELECT_PULSE_C_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_C_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_SHIFT)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_RANGE                      31:0
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_WOFFSET                    0x0
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_PWM_SELECT_PULSE_D_0  
#define VI_PWM_SELECT_PULSE_D_0                 _MK_ADDR_CONST(0x59)
#define VI_PWM_SELECT_PULSE_D_0_SECURE                  0x0
#define VI_PWM_SELECT_PULSE_D_0_WORD_COUNT                      0x1
#define VI_PWM_SELECT_PULSE_D_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_D_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_SHIFT)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_RANGE                      31:0
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_WOFFSET                    0x0
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_VI_DATA_INPUT_CONTROL_0  
#define VI_VI_DATA_INPUT_CONTROL_0                      _MK_ADDR_CONST(0x5a)
#define VI_VI_DATA_INPUT_CONTROL_0_SECURE                       0x0
#define VI_VI_DATA_INPUT_CONTROL_0_WORD_COUNT                   0x1
#define VI_VI_DATA_INPUT_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0xfff)
#define VI_VI_DATA_INPUT_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_DATA_INPUT_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_VI_DATA_INPUT_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_DATA_INPUT_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define VI_VI_DATA_INPUT_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_DATA_INPUT_CONTROL_0_VI_DATA_INPUT_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_VI_DATA_INPUT_CONTROL_0_VI_DATA_INPUT_MASK_FIELD                     _MK_FIELD_CONST(0xfff, VI_VI_DATA_INPUT_CONTROL_0_VI_DATA_INPUT_MASK_SHIFT)
#define VI_VI_DATA_INPUT_CONTROL_0_VI_DATA_INPUT_MASK_RANGE                     11:0
#define VI_VI_DATA_INPUT_CONTROL_0_VI_DATA_INPUT_MASK_WOFFSET                   0x0
#define VI_VI_DATA_INPUT_CONTROL_0_VI_DATA_INPUT_MASK_DEFAULT                   _MK_MASK_CONST(0xfff)
#define VI_VI_DATA_INPUT_CONTROL_0_VI_DATA_INPUT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define VI_VI_DATA_INPUT_CONTROL_0_VI_DATA_INPUT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_DATA_INPUT_CONTROL_0_VI_DATA_INPUT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_PIN_INPUT_ENABLE_0  
#define VI_PIN_INPUT_ENABLE_0                   _MK_ADDR_CONST(0x5b)
#define VI_PIN_INPUT_ENABLE_0_SECURE                    0x0
#define VI_PIN_INPUT_ENABLE_0_WORD_COUNT                        0x1
#define VI_PIN_INPUT_ENABLE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_RESET_MASK                        _MK_MASK_CONST(0x3f6fff)
#define VI_PIN_INPUT_ENABLE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_READ_MASK                         _MK_MASK_CONST(0x3f6fff)
#define VI_PIN_INPUT_ENABLE_0_WRITE_MASK                        _MK_MASK_CONST(0x3f6fff)
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_RANGE                    0:0
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD0_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(1)
#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_RANGE                    1:1
#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD1_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_RANGE                    2:2
#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD2_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(3)
#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_RANGE                    3:3
#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD3_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(4)
#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_RANGE                    4:4
#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD4_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(5)
#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_RANGE                    5:5
#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD5_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(6)
#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_RANGE                    6:6
#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD6_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(7)
#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_RANGE                    7:7
#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD7_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_RANGE                    8:8
#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD8_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(9)
#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_RANGE                    9:9
#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD9_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_RANGE                   10:10
#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD10_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(11)
#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_RANGE                   11:11
#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VD11_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(13)
#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_RANGE                    13:13
#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VHS_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_SHIFT                    _MK_SHIFT_CONST(14)
#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_RANGE                    14:14
#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_WOFFSET                  0x0
#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VVS_INPUT_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_RANGE                   16:16
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(17)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_RANGE                   17:17
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(18)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_RANGE                   18:18
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(19)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_RANGE                   19:19
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(20)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_RANGE                   20:20
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(21)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_RANGE                   21:21
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)


// Register VI_PIN_OUTPUT_ENABLE_0  
#define VI_PIN_OUTPUT_ENABLE_0                  _MK_ADDR_CONST(0x5c)
#define VI_PIN_OUTPUT_ENABLE_0_SECURE                   0x0
#define VI_PIN_OUTPUT_ENABLE_0_WORD_COUNT                       0x1
#define VI_PIN_OUTPUT_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x3f7fff)
#define VI_PIN_OUTPUT_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x3f7fff)
#define VI_PIN_OUTPUT_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x3f7fff)
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_RANGE                  0:0
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD0_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_RANGE                  1:1
#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD1_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_RANGE                  2:2
#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD2_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_RANGE                  3:3
#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD3_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_RANGE                  4:4
#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD4_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_RANGE                  5:5
#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD5_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_RANGE                  6:6
#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD6_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_RANGE                  7:7
#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD7_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(8)
#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_RANGE                  8:8
#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD8_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(9)
#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_RANGE                  9:9
#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD9_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(10)
#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_RANGE                 10:10
#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD10_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(11)
#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_RANGE                 11:11
#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VD11_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(12)
#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_RANGE                 12:12
#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VSCK_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(13)
#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_RANGE                  13:13
#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VHS_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(14)
#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_RANGE                  14:14
#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_WOFFSET                        0x0
#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VVS_OUTPUT_ENABLE_ENABLED                        _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_RANGE                 16:16
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(17)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_RANGE                 17:17
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(18)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_RANGE                 18:18
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(19)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_RANGE                 19:19
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(20)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_RANGE                 20:20
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(21)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_RANGE                 21:21
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)


// Register VI_PIN_INVERSION_0  
#define VI_PIN_INVERSION_0                      _MK_ADDR_CONST(0x5d)
#define VI_PIN_INVERSION_0_SECURE                       0x0
#define VI_PIN_INVERSION_0_WORD_COUNT                   0x1
#define VI_PIN_INVERSION_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_RESET_MASK                   _MK_MASK_CONST(0x70006)
#define VI_PIN_INVERSION_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_READ_MASK                    _MK_MASK_CONST(0x70006)
#define VI_PIN_INVERSION_0_WRITE_MASK                   _MK_MASK_CONST(0x70006)
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_SHIFT                       _MK_SHIFT_CONST(1)
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INVERSION_0_VHS_IN_INVERSION_SHIFT)
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_RANGE                       1:1
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_WOFFSET                     0x0
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_DISABLED                    _MK_ENUM_CONST(0)
#define VI_PIN_INVERSION_0_VHS_IN_INVERSION_ENABLED                     _MK_ENUM_CONST(1)

#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_SHIFT                       _MK_SHIFT_CONST(2)
#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INVERSION_0_VVS_IN_INVERSION_SHIFT)
#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_RANGE                       2:2
#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_WOFFSET                     0x0
#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_DISABLED                    _MK_ENUM_CONST(0)
#define VI_PIN_INVERSION_0_VVS_IN_INVERSION_ENABLED                     _MK_ENUM_CONST(1)

#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_SHIFT)
#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_RANGE                     16:16
#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_WOFFSET                   0x0
#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_DISABLED                  _MK_ENUM_CONST(0)
#define VI_PIN_INVERSION_0_VSCK_OUT_INVERSION_ENABLED                   _MK_ENUM_CONST(1)

#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_SHIFT                      _MK_SHIFT_CONST(17)
#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_INVERSION_0_VHS_OUT_INVERSION_SHIFT)
#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_RANGE                      17:17
#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_WOFFSET                    0x0
#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_DISABLED                   _MK_ENUM_CONST(0)
#define VI_PIN_INVERSION_0_VHS_OUT_INVERSION_ENABLED                    _MK_ENUM_CONST(1)

#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_SHIFT                      _MK_SHIFT_CONST(18)
#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_INVERSION_0_VVS_OUT_INVERSION_SHIFT)
#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_RANGE                      18:18
#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_WOFFSET                    0x0
#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_DISABLED                   _MK_ENUM_CONST(0)
#define VI_PIN_INVERSION_0_VVS_OUT_INVERSION_ENABLED                    _MK_ENUM_CONST(1)


// Register VI_PIN_INPUT_DATA_0  
#define VI_PIN_INPUT_DATA_0                     _MK_ADDR_CONST(0x5e)
#define VI_PIN_INPUT_DATA_0_SECURE                      0x0
#define VI_PIN_INPUT_DATA_0_WORD_COUNT                  0x1
#define VI_PIN_INPUT_DATA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_READ_MASK                   _MK_MASK_CONST(0x3f6fff)
#define VI_PIN_INPUT_DATA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD0_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_PIN_INPUT_DATA_0_VD0_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD0_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD0_INPUT_DATA_RANGE                        0:0
#define VI_PIN_INPUT_DATA_0_VD0_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD0_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD0_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD0_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD0_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD1_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(1)
#define VI_PIN_INPUT_DATA_0_VD1_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD1_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD1_INPUT_DATA_RANGE                        1:1
#define VI_PIN_INPUT_DATA_0_VD1_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD1_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD1_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD1_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD1_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD2_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(2)
#define VI_PIN_INPUT_DATA_0_VD2_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD2_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD2_INPUT_DATA_RANGE                        2:2
#define VI_PIN_INPUT_DATA_0_VD2_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD2_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD2_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD2_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD2_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD3_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(3)
#define VI_PIN_INPUT_DATA_0_VD3_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD3_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD3_INPUT_DATA_RANGE                        3:3
#define VI_PIN_INPUT_DATA_0_VD3_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD3_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD3_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD3_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD3_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD4_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(4)
#define VI_PIN_INPUT_DATA_0_VD4_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD4_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD4_INPUT_DATA_RANGE                        4:4
#define VI_PIN_INPUT_DATA_0_VD4_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD4_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD4_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD4_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD4_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD5_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(5)
#define VI_PIN_INPUT_DATA_0_VD5_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD5_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD5_INPUT_DATA_RANGE                        5:5
#define VI_PIN_INPUT_DATA_0_VD5_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD5_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD5_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD5_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD5_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD6_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(6)
#define VI_PIN_INPUT_DATA_0_VD6_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD6_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD6_INPUT_DATA_RANGE                        6:6
#define VI_PIN_INPUT_DATA_0_VD6_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD6_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD6_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD6_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD6_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD7_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(7)
#define VI_PIN_INPUT_DATA_0_VD7_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD7_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD7_INPUT_DATA_RANGE                        7:7
#define VI_PIN_INPUT_DATA_0_VD7_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD7_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD7_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD7_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD7_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD8_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(8)
#define VI_PIN_INPUT_DATA_0_VD8_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD8_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD8_INPUT_DATA_RANGE                        8:8
#define VI_PIN_INPUT_DATA_0_VD8_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD8_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD8_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD8_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD8_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD9_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(9)
#define VI_PIN_INPUT_DATA_0_VD9_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD9_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD9_INPUT_DATA_RANGE                        9:9
#define VI_PIN_INPUT_DATA_0_VD9_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VD9_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD9_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD9_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD9_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD10_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(10)
#define VI_PIN_INPUT_DATA_0_VD10_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD10_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD10_INPUT_DATA_RANGE                       10:10
#define VI_PIN_INPUT_DATA_0_VD10_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VD10_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD10_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD10_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD10_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VD11_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(11)
#define VI_PIN_INPUT_DATA_0_VD11_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VD11_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VD11_INPUT_DATA_RANGE                       11:11
#define VI_PIN_INPUT_DATA_0_VD11_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VD11_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD11_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD11_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VD11_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VHS_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(13)
#define VI_PIN_INPUT_DATA_0_VHS_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VHS_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VHS_INPUT_DATA_RANGE                        13:13
#define VI_PIN_INPUT_DATA_0_VHS_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VHS_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VHS_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VHS_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VHS_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VVS_INPUT_DATA_SHIFT                        _MK_SHIFT_CONST(14)
#define VI_PIN_INPUT_DATA_0_VVS_INPUT_DATA_FIELD                        _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VVS_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VVS_INPUT_DATA_RANGE                        14:14
#define VI_PIN_INPUT_DATA_0_VVS_INPUT_DATA_WOFFSET                      0x0
#define VI_PIN_INPUT_DATA_0_VVS_INPUT_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VVS_INPUT_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VVS_INPUT_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VVS_INPUT_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(16)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_RANGE                       16:16
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(17)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_RANGE                       17:17
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(18)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_RANGE                       18:18
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(19)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_RANGE                       19:19
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(20)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_RANGE                       20:20
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(21)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_RANGE                       21:21
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_PIN_OUTPUT_DATA_0  
#define VI_PIN_OUTPUT_DATA_0                    _MK_ADDR_CONST(0x5f)
#define VI_PIN_OUTPUT_DATA_0_SECURE                     0x0
#define VI_PIN_OUTPUT_DATA_0_WORD_COUNT                         0x1
#define VI_PIN_OUTPUT_DATA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_READ_MASK                  _MK_MASK_CONST(0x3f7fff)
#define VI_PIN_OUTPUT_DATA_0_WRITE_MASK                         _MK_MASK_CONST(0x3f7fff)
#define VI_PIN_OUTPUT_DATA_0_VD0_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PIN_OUTPUT_DATA_0_VD0_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD0_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD0_OUTPUT_DATA_RANGE                      0:0
#define VI_PIN_OUTPUT_DATA_0_VD0_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD0_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD0_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD0_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD0_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD1_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(1)
#define VI_PIN_OUTPUT_DATA_0_VD1_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD1_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD1_OUTPUT_DATA_RANGE                      1:1
#define VI_PIN_OUTPUT_DATA_0_VD1_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD1_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD1_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD1_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD1_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD2_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(2)
#define VI_PIN_OUTPUT_DATA_0_VD2_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD2_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD2_OUTPUT_DATA_RANGE                      2:2
#define VI_PIN_OUTPUT_DATA_0_VD2_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD2_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD2_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD2_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD2_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD3_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(3)
#define VI_PIN_OUTPUT_DATA_0_VD3_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD3_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD3_OUTPUT_DATA_RANGE                      3:3
#define VI_PIN_OUTPUT_DATA_0_VD3_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD3_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD3_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD3_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD3_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD4_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(4)
#define VI_PIN_OUTPUT_DATA_0_VD4_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD4_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD4_OUTPUT_DATA_RANGE                      4:4
#define VI_PIN_OUTPUT_DATA_0_VD4_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD4_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD4_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD4_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD4_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD5_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(5)
#define VI_PIN_OUTPUT_DATA_0_VD5_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD5_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD5_OUTPUT_DATA_RANGE                      5:5
#define VI_PIN_OUTPUT_DATA_0_VD5_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD5_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD5_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD5_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD5_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD6_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(6)
#define VI_PIN_OUTPUT_DATA_0_VD6_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD6_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD6_OUTPUT_DATA_RANGE                      6:6
#define VI_PIN_OUTPUT_DATA_0_VD6_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD6_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD6_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD6_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD6_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD7_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(7)
#define VI_PIN_OUTPUT_DATA_0_VD7_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD7_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD7_OUTPUT_DATA_RANGE                      7:7
#define VI_PIN_OUTPUT_DATA_0_VD7_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD7_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD7_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD7_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD7_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD8_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(8)
#define VI_PIN_OUTPUT_DATA_0_VD8_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD8_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD8_OUTPUT_DATA_RANGE                      8:8
#define VI_PIN_OUTPUT_DATA_0_VD8_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD8_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD8_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD8_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD8_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD9_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(9)
#define VI_PIN_OUTPUT_DATA_0_VD9_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD9_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD9_OUTPUT_DATA_RANGE                      9:9
#define VI_PIN_OUTPUT_DATA_0_VD9_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VD9_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD9_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD9_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD9_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD10_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(10)
#define VI_PIN_OUTPUT_DATA_0_VD10_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD10_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD10_OUTPUT_DATA_RANGE                     10:10
#define VI_PIN_OUTPUT_DATA_0_VD10_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VD10_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD10_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD10_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD10_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VD11_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(11)
#define VI_PIN_OUTPUT_DATA_0_VD11_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VD11_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VD11_OUTPUT_DATA_RANGE                     11:11
#define VI_PIN_OUTPUT_DATA_0_VD11_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VD11_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD11_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD11_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VD11_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VSCK_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_PIN_OUTPUT_DATA_0_VSCK_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VSCK_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VSCK_OUTPUT_DATA_RANGE                     12:12
#define VI_PIN_OUTPUT_DATA_0_VSCK_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VSCK_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VSCK_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VSCK_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VSCK_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VHS_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(13)
#define VI_PIN_OUTPUT_DATA_0_VHS_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VHS_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VHS_OUTPUT_DATA_RANGE                      13:13
#define VI_PIN_OUTPUT_DATA_0_VHS_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VHS_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VHS_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VHS_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VHS_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VVS_OUTPUT_DATA_SHIFT                      _MK_SHIFT_CONST(14)
#define VI_PIN_OUTPUT_DATA_0_VVS_OUTPUT_DATA_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VVS_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VVS_OUTPUT_DATA_RANGE                      14:14
#define VI_PIN_OUTPUT_DATA_0_VVS_OUTPUT_DATA_WOFFSET                    0x0
#define VI_PIN_OUTPUT_DATA_0_VVS_OUTPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VVS_OUTPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VVS_OUTPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VVS_OUTPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_RANGE                     16:16
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(17)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_RANGE                     17:17
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(18)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_RANGE                     18:18
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(19)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_RANGE                     19:19
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(20)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_RANGE                     20:20
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(21)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_RANGE                     21:21
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_PIN_OUTPUT_SELECT_0  
#define VI_PIN_OUTPUT_SELECT_0                  _MK_ADDR_CONST(0x60)
#define VI_PIN_OUTPUT_SELECT_0_SECURE                   0x0
#define VI_PIN_OUTPUT_SELECT_0_WORD_COUNT                       0x1
#define VI_PIN_OUTPUT_SELECT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_RESET_MASK                       _MK_MASK_CONST(0x3f7fff)
#define VI_PIN_OUTPUT_SELECT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_READ_MASK                        _MK_MASK_CONST(0x3f7fff)
#define VI_PIN_OUTPUT_SELECT_0_WRITE_MASK                       _MK_MASK_CONST(0x3f7fff)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd0_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd0_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd0_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd0_RANGE                      0:0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd0_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd0_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd1_SHIFT                      _MK_SHIFT_CONST(1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd1_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd1_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd1_RANGE                      1:1
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd1_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd1_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd2_SHIFT                      _MK_SHIFT_CONST(2)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd2_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd2_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd2_RANGE                      2:2
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd2_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd2_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd3_SHIFT                      _MK_SHIFT_CONST(3)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd3_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd3_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd3_RANGE                      3:3
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd3_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd3_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd4_SHIFT                      _MK_SHIFT_CONST(4)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd4_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd4_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd4_RANGE                      4:4
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd4_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd4_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd5_SHIFT                      _MK_SHIFT_CONST(5)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd5_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd5_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd5_RANGE                      5:5
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd5_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd5_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd6_SHIFT                      _MK_SHIFT_CONST(6)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd6_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd6_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd6_RANGE                      6:6
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd6_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd6_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd7_SHIFT                      _MK_SHIFT_CONST(7)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd7_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd7_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd7_RANGE                      7:7
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd7_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd7_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd8_SHIFT                      _MK_SHIFT_CONST(8)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd8_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd8_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd8_RANGE                      8:8
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd8_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd8_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd9_SHIFT                      _MK_SHIFT_CONST(9)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd9_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd9_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd9_RANGE                      9:9
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd9_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd9_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd10_SHIFT                     _MK_SHIFT_CONST(10)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd10_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd10_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd10_RANGE                     10:10
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd10_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd10_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd11_SHIFT                     _MK_SHIFT_CONST(11)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd11_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd11_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd11_RANGE                     11:11
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd11_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd11_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vd11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vclk_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vclk_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vclk_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vclk_RANGE                     12:12
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vclk_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vclk_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vclk_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vclk_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vclk_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vhs_SHIFT                      _MK_SHIFT_CONST(13)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vhs_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vhs_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vhs_RANGE                      13:13
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vhs_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vhs_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vhs_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vhs_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vhs_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vvs_SHIFT                      _MK_SHIFT_CONST(14)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vvs_FIELD                      _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vvs_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vvs_RANGE                      14:14
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vvs_WOFFSET                    0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vvs_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vvs_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vvs_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vvs_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_RANGE                     16:16
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_SHIFT                     _MK_SHIFT_CONST(17)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_RANGE                     17:17
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_SHIFT                     _MK_SHIFT_CONST(18)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_RANGE                     18:18
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_SHIFT                     _MK_SHIFT_CONST(19)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_RANGE                     19:19
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_SHIFT                     _MK_SHIFT_CONST(20)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_RANGE                     20:20
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_SHIFT                     _MK_SHIFT_CONST(21)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_RANGE                     21:21
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_DATA                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_PWM                       _MK_ENUM_CONST(1)


// Register VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0  
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0                      _MK_ADDR_CONST(0x61)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_SECURE                       0x0
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_WORD_COUNT                   0x1
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_WRITE_MASK                   _MK_MASK_CONST(0xf001f)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_VECTOR_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_VECTOR_FIELD                  _MK_FIELD_CONST(0x1f, VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_VECTOR_SHIFT)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_VECTOR_RANGE                  4:0
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_VECTOR_WOFFSET                        0x0
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_VECTOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_VECTOR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_VECTOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_VECTOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_CHANNEL_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_CHANNEL_FIELD                 _MK_FIELD_CONST(0xf, VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_CHANNEL_SHIFT)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_CHANNEL_RANGE                 19:16
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_CHANNEL_WOFFSET                       0x0
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_CHANNEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0_RAISE_BUFFER_1_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0  
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0                       _MK_ADDR_CONST(0x62)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_SECURE                        0x0
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_WORD_COUNT                    0x1
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_WRITE_MASK                    _MK_MASK_CONST(0xf001f)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_VECTOR_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_VECTOR_FIELD                    _MK_FIELD_CONST(0x1f, VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_VECTOR_SHIFT)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_VECTOR_RANGE                    4:0
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_VECTOR_WOFFSET                  0x0
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_VECTOR_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_VECTOR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_VECTOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_VECTOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_CHANNEL_SHIFT)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_CHANNEL_RANGE                   19:16
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_CHANNEL_WOFFSET                 0x0
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0_RAISE_FRAME_1_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0  
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0                     _MK_ADDR_CONST(0x63)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_SECURE                      0x0
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_WORD_COUNT                  0x1
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_READ_MASK                   _MK_MASK_CONST(0x1f)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_WRITE_MASK                  _MK_MASK_CONST(0xf001f)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_VECTOR_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_VECTOR_FIELD                 _MK_FIELD_CONST(0x1f, VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_VECTOR_SHIFT)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_VECTOR_RANGE                 4:0
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_VECTOR_WOFFSET                       0x0
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_VECTOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_VECTOR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_VECTOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_VECTOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_CHANNEL_SHIFT                        _MK_SHIFT_CONST(16)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_CHANNEL_FIELD                        _MK_FIELD_CONST(0xf, VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_CHANNEL_SHIFT)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_CHANNEL_RANGE                        19:16
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_CHANNEL_WOFFSET                      0x0
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_CHANNEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_CHANNEL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_CHANNEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0_RAISE_BUFFER_2_CHANNEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0  
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0                      _MK_ADDR_CONST(0x64)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_SECURE                       0x0
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_WORD_COUNT                   0x1
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_WRITE_MASK                   _MK_MASK_CONST(0xf001f)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_VECTOR_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_VECTOR_FIELD                   _MK_FIELD_CONST(0x1f, VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_VECTOR_SHIFT)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_VECTOR_RANGE                   4:0
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_VECTOR_WOFFSET                 0x0
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_VECTOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_VECTOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_VECTOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_VECTOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_CHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_CHANNEL_SHIFT)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_CHANNEL_RANGE                  19:16
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_CHANNEL_WOFFSET                        0x0
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_CHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0_RAISE_FRAME_2_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_RAISE_HOST_FIRST_OUTPUT_0  
#define VI_RAISE_HOST_FIRST_OUTPUT_0                    _MK_ADDR_CONST(0x65)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_SECURE                     0x0
#define VI_RAISE_HOST_FIRST_OUTPUT_0_WORD_COUNT                         0x1
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_WRITE_MASK                         _MK_MASK_CONST(0xf001f)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_VECTOR_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_VECTOR_FIELD                  _MK_FIELD_CONST(0x1f, VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_VECTOR_SHIFT)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_VECTOR_RANGE                  4:0
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_VECTOR_WOFFSET                        0x0
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_VECTOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_VECTOR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_VECTOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_VECTOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_CHANNEL_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_CHANNEL_FIELD                 _MK_FIELD_CONST(0xf, VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_CHANNEL_SHIFT)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_CHANNEL_RANGE                 19:16
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_CHANNEL_WOFFSET                       0x0
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_CHANNEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_FIRST_OUTPUT_0_RAISE_HOST_1_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_RAISE_HOST_SECOND_OUTPUT_0  
#define VI_RAISE_HOST_SECOND_OUTPUT_0                   _MK_ADDR_CONST(0x66)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_SECURE                    0x0
#define VI_RAISE_HOST_SECOND_OUTPUT_0_WORD_COUNT                        0x1
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_WRITE_MASK                        _MK_MASK_CONST(0xf001f)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_VECTOR_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_VECTOR_FIELD                 _MK_FIELD_CONST(0x1f, VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_VECTOR_SHIFT)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_VECTOR_RANGE                 4:0
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_VECTOR_WOFFSET                       0x0
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_VECTOR_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_VECTOR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_VECTOR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_VECTOR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_CHANNEL_SHIFT                        _MK_SHIFT_CONST(16)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_CHANNEL_FIELD                        _MK_FIELD_CONST(0xf, VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_CHANNEL_SHIFT)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_CHANNEL_RANGE                        19:16
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_CHANNEL_WOFFSET                      0x0
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_CHANNEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_CHANNEL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_CHANNEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RAISE_HOST_SECOND_OUTPUT_0_RAISE_HOST_2_CHANNEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_RAISE_EPP_0  
#define VI_RAISE_EPP_0                  _MK_ADDR_CONST(0x67)
#define VI_RAISE_EPP_0_SECURE                   0x0
#define VI_RAISE_EPP_0_WORD_COUNT                       0x1
#define VI_RAISE_EPP_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define VI_RAISE_EPP_0_WRITE_MASK                       _MK_MASK_CONST(0xf001f)
#define VI_RAISE_EPP_0_RAISE_EPP_VECTOR_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_RAISE_EPP_0_RAISE_EPP_VECTOR_FIELD                   _MK_FIELD_CONST(0x1f, VI_RAISE_EPP_0_RAISE_EPP_VECTOR_SHIFT)
#define VI_RAISE_EPP_0_RAISE_EPP_VECTOR_RANGE                   4:0
#define VI_RAISE_EPP_0_RAISE_EPP_VECTOR_WOFFSET                 0x0
#define VI_RAISE_EPP_0_RAISE_EPP_VECTOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_RAISE_EPP_VECTOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_RAISE_EPP_VECTOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_RAISE_EPP_VECTOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_RAISE_EPP_0_RAISE_EPP_CHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_RAISE_EPP_0_RAISE_EPP_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, VI_RAISE_EPP_0_RAISE_EPP_CHANNEL_SHIFT)
#define VI_RAISE_EPP_0_RAISE_EPP_CHANNEL_RANGE                  19:16
#define VI_RAISE_EPP_0_RAISE_EPP_CHANNEL_WOFFSET                        0x0
#define VI_RAISE_EPP_0_RAISE_EPP_CHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_RAISE_EPP_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_RAISE_EPP_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_RAISE_EPP_0_RAISE_EPP_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_CAMERA_CONTROL_0  
#define VI_CAMERA_CONTROL_0                     _MK_ADDR_CONST(0x68)
#define VI_CAMERA_CONTROL_0_SECURE                      0x0
#define VI_CAMERA_CONTROL_0_WORD_COUNT                  0x1
#define VI_CAMERA_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x7)
#define VI_CAMERA_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x7)
#define VI_CAMERA_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x6)
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_CAMERA_CONTROL_0_VIP_ENABLE_SHIFT)
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_RANGE                    0:0
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_WOFFSET                  0x0
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_CAMERA_CONTROL_0_VIP_ENABLE_ENABLED                  _MK_ENUM_CONST(1)

#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_SHIFT                      _MK_SHIFT_CONST(1)
#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_SHIFT)
#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_RANGE                      1:1
#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_WOFFSET                    0x0
#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_DISABLED                   _MK_ENUM_CONST(0)
#define VI_CAMERA_CONTROL_0_TEST_MODE_ENABLE_ENABLED                    _MK_ENUM_CONST(1)

#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_SHIFT                  _MK_SHIFT_CONST(2)
#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_FIELD                  _MK_FIELD_CONST(0x1, VI_CAMERA_CONTROL_0_STOP_CAPTURE_SHIFT)
#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_RANGE                  2:2
#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_WOFFSET                        0x0
#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_DISABLED                       _MK_ENUM_CONST(0)
#define VI_CAMERA_CONTROL_0_STOP_CAPTURE_ENABLED                        _MK_ENUM_CONST(1)


// Register VI_VI_ENABLE_0  
#define VI_VI_ENABLE_0                  _MK_ADDR_CONST(0x69)
#define VI_VI_ENABLE_0_SECURE                   0x0
#define VI_VI_ENABLE_0_WORD_COUNT                       0x1
#define VI_VI_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define VI_VI_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define VI_VI_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define VI_VI_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_SHIFT)
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_RANGE                     0:0
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_WOFFSET                   0x0
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_DEFAULT                   _MK_MASK_CONST(0x1)
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_ENABLED                   _MK_ENUM_CONST(0)
#define VI_VI_ENABLE_0_FIRST_OUTPUT_TO_MEMORY_DISABLED                  _MK_ENUM_CONST(1)

#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_SHIFT                       _MK_SHIFT_CONST(1)
#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_SHIFT)
#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_RANGE                       1:1
#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_WOFFSET                     0x0
#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_DISABLE                     _MK_ENUM_CONST(0)
#define VI_VI_ENABLE_0_SW_FLOW_CONTROL_OUT1_ENABLE                      _MK_ENUM_CONST(1)


// Register VI_VI_ENABLE_2_0  
#define VI_VI_ENABLE_2_0                        _MK_ADDR_CONST(0x6a)
#define VI_VI_ENABLE_2_0_SECURE                         0x0
#define VI_VI_ENABLE_2_0_WORD_COUNT                     0x1
#define VI_VI_ENABLE_2_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define VI_VI_ENABLE_2_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define VI_VI_ENABLE_2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_2_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define VI_VI_ENABLE_2_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_FIELD                  _MK_FIELD_CONST(0x1, VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_SHIFT)
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_RANGE                  0:0
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_WOFFSET                        0x0
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_DEFAULT                        _MK_MASK_CONST(0x1)
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_ENABLED                        _MK_ENUM_CONST(0)
#define VI_VI_ENABLE_2_0_SECOND_OUTPUT_TO_MEMORY_DISABLED                       _MK_ENUM_CONST(1)

#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_SHIFT                     _MK_SHIFT_CONST(1)
#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_SHIFT)
#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_RANGE                     1:1
#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_WOFFSET                   0x0
#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_DISABLE                   _MK_ENUM_CONST(0)
#define VI_VI_ENABLE_2_0_SW_FLOW_CONTROL_OUT2_ENABLE                    _MK_ENUM_CONST(1)


// Register VI_VI_RAISE_0  
#define VI_VI_RAISE_0                   _MK_ADDR_CONST(0x6b)
#define VI_VI_RAISE_0_SECURE                    0x0
#define VI_VI_RAISE_0_WORD_COUNT                        0x1
#define VI_VI_RAISE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_RAISE_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_RAISE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_RAISE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_RAISE_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define VI_VI_RAISE_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_RAISE_0_RAISE_ON_EDGE_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_VI_RAISE_0_RAISE_ON_EDGE_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_RAISE_0_RAISE_ON_EDGE_SHIFT)
#define VI_VI_RAISE_0_RAISE_ON_EDGE_RANGE                       0:0
#define VI_VI_RAISE_0_RAISE_ON_EDGE_WOFFSET                     0x0
#define VI_VI_RAISE_0_RAISE_ON_EDGE_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_RAISE_0_RAISE_ON_EDGE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_RAISE_0_RAISE_ON_EDGE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_RAISE_0_RAISE_ON_EDGE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_RAISE_0_RAISE_ON_EDGE_DISABLED                    _MK_ENUM_CONST(0)
#define VI_VI_RAISE_0_RAISE_ON_EDGE_ENABLED                     _MK_ENUM_CONST(1)


// Register VI_Y_FIFO_WRITE_0  
#define VI_Y_FIFO_WRITE_0                       _MK_ADDR_CONST(0x6c)
#define VI_Y_FIFO_WRITE_0_SECURE                        0x0
#define VI_Y_FIFO_WRITE_0_WORD_COUNT                    0x1
#define VI_Y_FIFO_WRITE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_Y_FIFO_WRITE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define VI_Y_FIFO_WRITE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_Y_FIFO_WRITE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_Y_FIFO_WRITE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_Y_FIFO_WRITE_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define VI_Y_FIFO_WRITE_0_Y_FIFO_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_Y_FIFO_WRITE_0_Y_FIFO_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, VI_Y_FIFO_WRITE_0_Y_FIFO_DATA_SHIFT)
#define VI_Y_FIFO_WRITE_0_Y_FIFO_DATA_RANGE                     31:0
#define VI_Y_FIFO_WRITE_0_Y_FIFO_DATA_WOFFSET                   0x0
#define VI_Y_FIFO_WRITE_0_Y_FIFO_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_Y_FIFO_WRITE_0_Y_FIFO_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_Y_FIFO_WRITE_0_Y_FIFO_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_Y_FIFO_WRITE_0_Y_FIFO_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_U_FIFO_WRITE_0  
#define VI_U_FIFO_WRITE_0                       _MK_ADDR_CONST(0x6d)
#define VI_U_FIFO_WRITE_0_SECURE                        0x0
#define VI_U_FIFO_WRITE_0_WORD_COUNT                    0x1
#define VI_U_FIFO_WRITE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_U_FIFO_WRITE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define VI_U_FIFO_WRITE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_U_FIFO_WRITE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_U_FIFO_WRITE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_U_FIFO_WRITE_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define VI_U_FIFO_WRITE_0_U_FIFO_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_U_FIFO_WRITE_0_U_FIFO_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, VI_U_FIFO_WRITE_0_U_FIFO_DATA_SHIFT)
#define VI_U_FIFO_WRITE_0_U_FIFO_DATA_RANGE                     31:0
#define VI_U_FIFO_WRITE_0_U_FIFO_DATA_WOFFSET                   0x0
#define VI_U_FIFO_WRITE_0_U_FIFO_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_U_FIFO_WRITE_0_U_FIFO_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_U_FIFO_WRITE_0_U_FIFO_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_U_FIFO_WRITE_0_U_FIFO_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_V_FIFO_WRITE_0  
#define VI_V_FIFO_WRITE_0                       _MK_ADDR_CONST(0x6e)
#define VI_V_FIFO_WRITE_0_SECURE                        0x0
#define VI_V_FIFO_WRITE_0_WORD_COUNT                    0x1
#define VI_V_FIFO_WRITE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_V_FIFO_WRITE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define VI_V_FIFO_WRITE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_V_FIFO_WRITE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_V_FIFO_WRITE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_V_FIFO_WRITE_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define VI_V_FIFO_WRITE_0_V_FIFO_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_V_FIFO_WRITE_0_V_FIFO_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, VI_V_FIFO_WRITE_0_V_FIFO_DATA_SHIFT)
#define VI_V_FIFO_WRITE_0_V_FIFO_DATA_RANGE                     31:0
#define VI_V_FIFO_WRITE_0_V_FIFO_DATA_WOFFSET                   0x0
#define VI_V_FIFO_WRITE_0_V_FIFO_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_V_FIFO_WRITE_0_V_FIFO_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_V_FIFO_WRITE_0_V_FIFO_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_V_FIFO_WRITE_0_V_FIFO_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_VI_MCCIF_FIFOCTRL_0  
#define VI_VI_MCCIF_FIFOCTRL_0                  _MK_ADDR_CONST(0x6f)
#define VI_VI_MCCIF_FIFOCTRL_0_SECURE                   0x0
#define VI_VI_MCCIF_FIFOCTRL_0_WORD_COUNT                       0x1
#define VI_VI_MCCIF_FIFOCTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_RESET_MASK                       _MK_MASK_CONST(0x3000f)
#define VI_VI_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_READ_MASK                        _MK_MASK_CONST(0x3000f)
#define VI_VI_MCCIF_FIFOCTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x3000f)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_RANGE                       0:0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_WOFFSET                     0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_INIT_ENUM                   DISABLE
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_DISABLE                     _MK_ENUM_CONST(0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_ENABLE                      _MK_ENUM_CONST(1)

#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_SHIFT                       _MK_SHIFT_CONST(1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_RANGE                       1:1
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_WOFFSET                     0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_INIT_ENUM                   DISABLE
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_DISABLE                     _MK_ENUM_CONST(0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_ENABLE                      _MK_ENUM_CONST(1)

#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_SHIFT                       _MK_SHIFT_CONST(2)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_RANGE                       2:2
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_WOFFSET                     0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_INIT_ENUM                   DISABLE
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_DISABLE                     _MK_ENUM_CONST(0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRMC_CLLE2X_ENABLE                      _MK_ENUM_CONST(1)

#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_SHIFT                       _MK_SHIFT_CONST(3)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_RANGE                       3:3
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_WOFFSET                     0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_INIT_ENUM                   DISABLE
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_DISABLE                     _MK_ENUM_CONST(0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDCL_RDFAST_ENABLE                      _MK_ENUM_CONST(1)

#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_RANGE                   16:16
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_WOFFSET                 0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(17)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_RANGE                   17:17
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_WOFFSET                 0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_TIMEOUT_WCOAL_VI_0  
#define VI_TIMEOUT_WCOAL_VI_0                   _MK_ADDR_CONST(0x70)
#define VI_TIMEOUT_WCOAL_VI_0_SECURE                    0x0
#define VI_TIMEOUT_WCOAL_VI_0_WORD_COUNT                        0x1
#define VI_TIMEOUT_WCOAL_VI_0_RESET_VAL                         _MK_MASK_CONST(0x32323232)
#define VI_TIMEOUT_WCOAL_VI_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define VI_TIMEOUT_WCOAL_VI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_TIMEOUT_WCOAL_VI_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWSB_WCOAL_TMVAL_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWSB_WCOAL_TMVAL_FIELD                   _MK_FIELD_CONST(0xff, VI_TIMEOUT_WCOAL_VI_0_VIWSB_WCOAL_TMVAL_SHIFT)
#define VI_TIMEOUT_WCOAL_VI_0_VIWSB_WCOAL_TMVAL_RANGE                   7:0
#define VI_TIMEOUT_WCOAL_VI_0_VIWSB_WCOAL_TMVAL_WOFFSET                 0x0
#define VI_TIMEOUT_WCOAL_VI_0_VIWSB_WCOAL_TMVAL_DEFAULT                 _MK_MASK_CONST(0x32)
#define VI_TIMEOUT_WCOAL_VI_0_VIWSB_WCOAL_TMVAL_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWSB_WCOAL_TMVAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWSB_WCOAL_TMVAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_TIMEOUT_WCOAL_VI_0_VIWU_WCOAL_TMVAL_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_TIMEOUT_WCOAL_VI_0_VIWU_WCOAL_TMVAL_FIELD                    _MK_FIELD_CONST(0xff, VI_TIMEOUT_WCOAL_VI_0_VIWU_WCOAL_TMVAL_SHIFT)
#define VI_TIMEOUT_WCOAL_VI_0_VIWU_WCOAL_TMVAL_RANGE                    15:8
#define VI_TIMEOUT_WCOAL_VI_0_VIWU_WCOAL_TMVAL_WOFFSET                  0x0
#define VI_TIMEOUT_WCOAL_VI_0_VIWU_WCOAL_TMVAL_DEFAULT                  _MK_MASK_CONST(0x32)
#define VI_TIMEOUT_WCOAL_VI_0_VIWU_WCOAL_TMVAL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWU_WCOAL_TMVAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWU_WCOAL_TMVAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_TIMEOUT_WCOAL_VI_0_VIWV_WCOAL_TMVAL_SHIFT                    _MK_SHIFT_CONST(16)
#define VI_TIMEOUT_WCOAL_VI_0_VIWV_WCOAL_TMVAL_FIELD                    _MK_FIELD_CONST(0xff, VI_TIMEOUT_WCOAL_VI_0_VIWV_WCOAL_TMVAL_SHIFT)
#define VI_TIMEOUT_WCOAL_VI_0_VIWV_WCOAL_TMVAL_RANGE                    23:16
#define VI_TIMEOUT_WCOAL_VI_0_VIWV_WCOAL_TMVAL_WOFFSET                  0x0
#define VI_TIMEOUT_WCOAL_VI_0_VIWV_WCOAL_TMVAL_DEFAULT                  _MK_MASK_CONST(0x32)
#define VI_TIMEOUT_WCOAL_VI_0_VIWV_WCOAL_TMVAL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWV_WCOAL_TMVAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWV_WCOAL_TMVAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_TIMEOUT_WCOAL_VI_0_VIWY_WCOAL_TMVAL_SHIFT                    _MK_SHIFT_CONST(24)
#define VI_TIMEOUT_WCOAL_VI_0_VIWY_WCOAL_TMVAL_FIELD                    _MK_FIELD_CONST(0xff, VI_TIMEOUT_WCOAL_VI_0_VIWY_WCOAL_TMVAL_SHIFT)
#define VI_TIMEOUT_WCOAL_VI_0_VIWY_WCOAL_TMVAL_RANGE                    31:24
#define VI_TIMEOUT_WCOAL_VI_0_VIWY_WCOAL_TMVAL_WOFFSET                  0x0
#define VI_TIMEOUT_WCOAL_VI_0_VIWY_WCOAL_TMVAL_DEFAULT                  _MK_MASK_CONST(0x32)
#define VI_TIMEOUT_WCOAL_VI_0_VIWY_WCOAL_TMVAL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWY_WCOAL_TMVAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWY_WCOAL_TMVAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_MCCIF_VIRUV_HP_0  
#define VI_MCCIF_VIRUV_HP_0                     _MK_ADDR_CONST(0x71)
#define VI_MCCIF_VIRUV_HP_0_SECURE                      0x0
#define VI_MCCIF_VIRUV_HP_0_WORD_COUNT                  0x1
#define VI_MCCIF_VIRUV_HP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HP_0_RESET_MASK                  _MK_MASK_CONST(0x3f000f)
#define VI_MCCIF_VIRUV_HP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HP_0_READ_MASK                   _MK_MASK_CONST(0x3f000f)
#define VI_MCCIF_VIRUV_HP_0_WRITE_MASK                  _MK_MASK_CONST(0x3f000f)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTH_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTH_FIELD                     _MK_FIELD_CONST(0xf, VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTH_SHIFT)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTH_RANGE                     3:0
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTH_WOFFSET                   0x0
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTH_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTH_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTM_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTM_FIELD                     _MK_FIELD_CONST(0x3f, VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTM_SHIFT)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTM_RANGE                     21:16
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTM_WOFFSET                   0x0
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTM_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTM_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HP_0_CBR_VIRUV2MC_HPTM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_MCCIF_VIWSB_HP_0  
#define VI_MCCIF_VIWSB_HP_0                     _MK_ADDR_CONST(0x72)
#define VI_MCCIF_VIWSB_HP_0_SECURE                      0x0
#define VI_MCCIF_VIWSB_HP_0_WORD_COUNT                  0x1
#define VI_MCCIF_VIWSB_HP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HP_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWSB_HP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HP_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWSB_HP_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWSB_HP_0_CBW_VIWSB2MC_HPTH_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIWSB_HP_0_CBW_VIWSB2MC_HPTH_FIELD                     _MK_FIELD_CONST(0x7f, VI_MCCIF_VIWSB_HP_0_CBW_VIWSB2MC_HPTH_SHIFT)
#define VI_MCCIF_VIWSB_HP_0_CBW_VIWSB2MC_HPTH_RANGE                     6:0
#define VI_MCCIF_VIWSB_HP_0_CBW_VIWSB2MC_HPTH_WOFFSET                   0x0
#define VI_MCCIF_VIWSB_HP_0_CBW_VIWSB2MC_HPTH_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HP_0_CBW_VIWSB2MC_HPTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWSB_HP_0_CBW_VIWSB2MC_HPTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HP_0_CBW_VIWSB2MC_HPTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_MCCIF_VIWU_HP_0  
#define VI_MCCIF_VIWU_HP_0                      _MK_ADDR_CONST(0x73)
#define VI_MCCIF_VIWU_HP_0_SECURE                       0x0
#define VI_MCCIF_VIWU_HP_0_WORD_COUNT                   0x1
#define VI_MCCIF_VIWU_HP_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HP_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWU_HP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HP_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWU_HP_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWU_HP_0_CBW_VIWU2MC_HPTH_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIWU_HP_0_CBW_VIWU2MC_HPTH_FIELD                       _MK_FIELD_CONST(0x7f, VI_MCCIF_VIWU_HP_0_CBW_VIWU2MC_HPTH_SHIFT)
#define VI_MCCIF_VIWU_HP_0_CBW_VIWU2MC_HPTH_RANGE                       6:0
#define VI_MCCIF_VIWU_HP_0_CBW_VIWU2MC_HPTH_WOFFSET                     0x0
#define VI_MCCIF_VIWU_HP_0_CBW_VIWU2MC_HPTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HP_0_CBW_VIWU2MC_HPTH_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWU_HP_0_CBW_VIWU2MC_HPTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HP_0_CBW_VIWU2MC_HPTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_MCCIF_VIWV_HP_0  
#define VI_MCCIF_VIWV_HP_0                      _MK_ADDR_CONST(0x74)
#define VI_MCCIF_VIWV_HP_0_SECURE                       0x0
#define VI_MCCIF_VIWV_HP_0_WORD_COUNT                   0x1
#define VI_MCCIF_VIWV_HP_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HP_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWV_HP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HP_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWV_HP_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWV_HP_0_CBW_VIWV2MC_HPTH_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIWV_HP_0_CBW_VIWV2MC_HPTH_FIELD                       _MK_FIELD_CONST(0x7f, VI_MCCIF_VIWV_HP_0_CBW_VIWV2MC_HPTH_SHIFT)
#define VI_MCCIF_VIWV_HP_0_CBW_VIWV2MC_HPTH_RANGE                       6:0
#define VI_MCCIF_VIWV_HP_0_CBW_VIWV2MC_HPTH_WOFFSET                     0x0
#define VI_MCCIF_VIWV_HP_0_CBW_VIWV2MC_HPTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HP_0_CBW_VIWV2MC_HPTH_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWV_HP_0_CBW_VIWV2MC_HPTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HP_0_CBW_VIWV2MC_HPTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_MCCIF_VIWY_HP_0  
#define VI_MCCIF_VIWY_HP_0                      _MK_ADDR_CONST(0x75)
#define VI_MCCIF_VIWY_HP_0_SECURE                       0x0
#define VI_MCCIF_VIWY_HP_0_WORD_COUNT                   0x1
#define VI_MCCIF_VIWY_HP_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HP_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWY_HP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HP_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWY_HP_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWY_HP_0_CBW_VIWY2MC_HPTH_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIWY_HP_0_CBW_VIWY2MC_HPTH_FIELD                       _MK_FIELD_CONST(0x7f, VI_MCCIF_VIWY_HP_0_CBW_VIWY2MC_HPTH_SHIFT)
#define VI_MCCIF_VIWY_HP_0_CBW_VIWY2MC_HPTH_RANGE                       6:0
#define VI_MCCIF_VIWY_HP_0_CBW_VIWY2MC_HPTH_WOFFSET                     0x0
#define VI_MCCIF_VIWY_HP_0_CBW_VIWY2MC_HPTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HP_0_CBW_VIWY2MC_HPTH_DEFAULT_MASK                        _MK_MASK_CONST(0x7f)
#define VI_MCCIF_VIWY_HP_0_CBW_VIWY2MC_HPTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HP_0_CBW_VIWY2MC_HPTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_CSI_PPA_RAISE_FRAME_START_0  
#define VI_CSI_PPA_RAISE_FRAME_START_0                  _MK_ADDR_CONST(0x76)
#define VI_CSI_PPA_RAISE_FRAME_START_0_SECURE                   0x0
#define VI_CSI_PPA_RAISE_FRAME_START_0_WORD_COUNT                       0x1
#define VI_CSI_PPA_RAISE_FRAME_START_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_READ_MASK                        _MK_MASK_CONST(0xfff1f)
#define VI_CSI_PPA_RAISE_FRAME_START_0_WRITE_MASK                       _MK_MASK_CONST(0xfff1f)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_VECTOR_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_VECTOR_FIELD                   _MK_FIELD_CONST(0x1f, VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_VECTOR_SHIFT)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_VECTOR_RANGE                   4:0
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_VECTOR_WOFFSET                 0x0
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_VECTOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_VECTOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_VECTOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_VECTOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_COUNT_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_COUNT_FIELD                    _MK_FIELD_CONST(0xff, VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_COUNT_SHIFT)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_COUNT_RANGE                    15:8
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_COUNT_WOFFSET                  0x0
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_CHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_CHANNEL_SHIFT)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_CHANNEL_RANGE                  19:16
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_CHANNEL_WOFFSET                        0x0
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_CHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_START_0_CSI_PPA_RAISE_FRAME_START_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_CSI_PPA_RAISE_FRAME_END_0  
#define VI_CSI_PPA_RAISE_FRAME_END_0                    _MK_ADDR_CONST(0x77)
#define VI_CSI_PPA_RAISE_FRAME_END_0_SECURE                     0x0
#define VI_CSI_PPA_RAISE_FRAME_END_0_WORD_COUNT                         0x1
#define VI_CSI_PPA_RAISE_FRAME_END_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_READ_MASK                  _MK_MASK_CONST(0xfff1f)
#define VI_CSI_PPA_RAISE_FRAME_END_0_WRITE_MASK                         _MK_MASK_CONST(0xfff1f)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_VECTOR_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_VECTOR_FIELD                       _MK_FIELD_CONST(0x1f, VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_VECTOR_SHIFT)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_VECTOR_RANGE                       4:0
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_VECTOR_WOFFSET                     0x0
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_VECTOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_VECTOR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_VECTOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_VECTOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_COUNT_SHIFT                        _MK_SHIFT_CONST(8)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_COUNT_FIELD                        _MK_FIELD_CONST(0xff, VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_COUNT_SHIFT)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_COUNT_RANGE                        15:8
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_COUNT_WOFFSET                      0x0
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_CHANNEL_SHIFT                      _MK_SHIFT_CONST(16)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_CHANNEL_FIELD                      _MK_FIELD_CONST(0xf, VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_CHANNEL_SHIFT)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_CHANNEL_RANGE                      19:16
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_CHANNEL_WOFFSET                    0x0
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_CHANNEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_CHANNEL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_CHANNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_RAISE_FRAME_END_0_CSI_PPA_RAISE_FRAME_END_CHANNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_CSI_PPB_RAISE_FRAME_START_0  
#define VI_CSI_PPB_RAISE_FRAME_START_0                  _MK_ADDR_CONST(0x78)
#define VI_CSI_PPB_RAISE_FRAME_START_0_SECURE                   0x0
#define VI_CSI_PPB_RAISE_FRAME_START_0_WORD_COUNT                       0x1
#define VI_CSI_PPB_RAISE_FRAME_START_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_READ_MASK                        _MK_MASK_CONST(0xfff1f)
#define VI_CSI_PPB_RAISE_FRAME_START_0_WRITE_MASK                       _MK_MASK_CONST(0xfff1f)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_VECTOR_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_VECTOR_FIELD                   _MK_FIELD_CONST(0x1f, VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_VECTOR_SHIFT)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_VECTOR_RANGE                   4:0
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_VECTOR_WOFFSET                 0x0
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_VECTOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_VECTOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_VECTOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_VECTOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_COUNT_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_COUNT_FIELD                    _MK_FIELD_CONST(0xff, VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_COUNT_SHIFT)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_COUNT_RANGE                    15:8
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_COUNT_WOFFSET                  0x0
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_CHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_CHANNEL_SHIFT)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_CHANNEL_RANGE                  19:16
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_CHANNEL_WOFFSET                        0x0
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_CHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_START_0_CSI_PPB_RAISE_FRAME_START_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_CSI_PPB_RAISE_FRAME_END_0  
#define VI_CSI_PPB_RAISE_FRAME_END_0                    _MK_ADDR_CONST(0x79)
#define VI_CSI_PPB_RAISE_FRAME_END_0_SECURE                     0x0
#define VI_CSI_PPB_RAISE_FRAME_END_0_WORD_COUNT                         0x1
#define VI_CSI_PPB_RAISE_FRAME_END_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_READ_MASK                  _MK_MASK_CONST(0xfff1f)
#define VI_CSI_PPB_RAISE_FRAME_END_0_WRITE_MASK                         _MK_MASK_CONST(0xfff1f)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_VECTOR_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_VECTOR_FIELD                       _MK_FIELD_CONST(0x1f, VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_VECTOR_SHIFT)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_VECTOR_RANGE                       4:0
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_VECTOR_WOFFSET                     0x0
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_VECTOR_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_VECTOR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_VECTOR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_VECTOR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_COUNT_SHIFT                        _MK_SHIFT_CONST(8)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_COUNT_FIELD                        _MK_FIELD_CONST(0xff, VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_COUNT_SHIFT)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_COUNT_RANGE                        15:8
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_COUNT_WOFFSET                      0x0
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_CHANNEL_SHIFT                      _MK_SHIFT_CONST(16)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_CHANNEL_FIELD                      _MK_FIELD_CONST(0xf, VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_CHANNEL_SHIFT)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_CHANNEL_RANGE                      19:16
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_CHANNEL_WOFFSET                    0x0
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_CHANNEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_CHANNEL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_CHANNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_RAISE_FRAME_END_0_CSI_PPB_RAISE_FRAME_END_CHANNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_CSI_PPA_H_ACTIVE_0  
#define VI_CSI_PPA_H_ACTIVE_0                   _MK_ADDR_CONST(0x7a)
#define VI_CSI_PPA_H_ACTIVE_0_SECURE                    0x0
#define VI_CSI_PPA_H_ACTIVE_0_WORD_COUNT                        0x1
#define VI_CSI_PPA_H_ACTIVE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define VI_CSI_PPA_H_ACTIVE_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_START_FIELD                      _MK_FIELD_CONST(0x1fff, VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_START_SHIFT)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_START_RANGE                      12:0
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_START_WOFFSET                    0x0
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_PERIOD_SHIFT)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_PERIOD_RANGE                     28:16
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_H_ACTIVE_0_CSI_PPA_H_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_CSI_PPA_V_ACTIVE_0  
#define VI_CSI_PPA_V_ACTIVE_0                   _MK_ADDR_CONST(0x7b)
#define VI_CSI_PPA_V_ACTIVE_0_SECURE                    0x0
#define VI_CSI_PPA_V_ACTIVE_0_WORD_COUNT                        0x1
#define VI_CSI_PPA_V_ACTIVE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define VI_CSI_PPA_V_ACTIVE_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_START_FIELD                      _MK_FIELD_CONST(0x1fff, VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_START_SHIFT)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_START_RANGE                      12:0
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_START_WOFFSET                    0x0
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_PERIOD_SHIFT)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_PERIOD_RANGE                     28:16
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPA_V_ACTIVE_0_CSI_PPA_V_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_CSI_PPB_H_ACTIVE_0  
#define VI_CSI_PPB_H_ACTIVE_0                   _MK_ADDR_CONST(0x7c)
#define VI_CSI_PPB_H_ACTIVE_0_SECURE                    0x0
#define VI_CSI_PPB_H_ACTIVE_0_WORD_COUNT                        0x1
#define VI_CSI_PPB_H_ACTIVE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define VI_CSI_PPB_H_ACTIVE_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_START_FIELD                      _MK_FIELD_CONST(0x1fff, VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_START_SHIFT)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_START_RANGE                      12:0
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_START_WOFFSET                    0x0
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_PERIOD_SHIFT)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_PERIOD_RANGE                     28:16
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_H_ACTIVE_0_CSI_PPB_H_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_CSI_PPB_V_ACTIVE_0  
#define VI_CSI_PPB_V_ACTIVE_0                   _MK_ADDR_CONST(0x7d)
#define VI_CSI_PPB_V_ACTIVE_0_SECURE                    0x0
#define VI_CSI_PPB_V_ACTIVE_0_WORD_COUNT                        0x1
#define VI_CSI_PPB_V_ACTIVE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define VI_CSI_PPB_V_ACTIVE_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_START_FIELD                      _MK_FIELD_CONST(0x1fff, VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_START_SHIFT)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_START_RANGE                      12:0
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_START_WOFFSET                    0x0
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_PERIOD_SHIFT)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_PERIOD_RANGE                     28:16
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_PPB_V_ACTIVE_0_CSI_PPB_V_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_ISP_H_ACTIVE_0  
#define VI_ISP_H_ACTIVE_0                       _MK_ADDR_CONST(0x7e)
#define VI_ISP_H_ACTIVE_0_SECURE                        0x0
#define VI_ISP_H_ACTIVE_0_WORD_COUNT                    0x1
#define VI_ISP_H_ACTIVE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_ISP_H_ACTIVE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_ISP_H_ACTIVE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_ISP_H_ACTIVE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_ISP_H_ACTIVE_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define VI_ISP_H_ACTIVE_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff)
#define VI_ISP_H_ACTIVE_0_ISP_H_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_ISP_H_ACTIVE_0_ISP_H_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_ISP_H_ACTIVE_0_ISP_H_ACTIVE_PERIOD_SHIFT)
#define VI_ISP_H_ACTIVE_0_ISP_H_ACTIVE_PERIOD_RANGE                     12:0
#define VI_ISP_H_ACTIVE_0_ISP_H_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_ISP_H_ACTIVE_0_ISP_H_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_ISP_H_ACTIVE_0_ISP_H_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_ISP_H_ACTIVE_0_ISP_H_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_ISP_H_ACTIVE_0_ISP_H_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_ISP_V_ACTIVE_0  
#define VI_ISP_V_ACTIVE_0                       _MK_ADDR_CONST(0x7f)
#define VI_ISP_V_ACTIVE_0_SECURE                        0x0
#define VI_ISP_V_ACTIVE_0_WORD_COUNT                    0x1
#define VI_ISP_V_ACTIVE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_ISP_V_ACTIVE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_ISP_V_ACTIVE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_ISP_V_ACTIVE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_ISP_V_ACTIVE_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define VI_ISP_V_ACTIVE_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff)
#define VI_ISP_V_ACTIVE_0_ISP_V_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_ISP_V_ACTIVE_0_ISP_V_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_ISP_V_ACTIVE_0_ISP_V_ACTIVE_PERIOD_SHIFT)
#define VI_ISP_V_ACTIVE_0_ISP_V_ACTIVE_PERIOD_RANGE                     12:0
#define VI_ISP_V_ACTIVE_0_ISP_V_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_ISP_V_ACTIVE_0_ISP_V_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_ISP_V_ACTIVE_0_ISP_V_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_ISP_V_ACTIVE_0_ISP_V_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_ISP_V_ACTIVE_0_ISP_V_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_STREAM_1_RESOURCE_DEFINE_0  
#define VI_STREAM_1_RESOURCE_DEFINE_0                   _MK_ADDR_CONST(0x80)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECURE                    0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_WORD_COUNT                        0x1
#define VI_STREAM_1_RESOURCE_DEFINE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define VI_STREAM_1_RESOURCE_DEFINE_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_FIELD                 _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_RANGE                 0:0
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_WOFFSET                       0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_NOT_USED                      _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_VIP_INPUT_1_USED                  _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_SHIFT                        _MK_SHIFT_CONST(1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_FIELD                        _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_RANGE                        1:1
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_WOFFSET                      0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_NOT_USED                     _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_INPUT_1_USED                 _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_FIELD                     _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_RANGE                     2:2
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_WOFFSET                   0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_NOT_USED                  _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_1_USED                      _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_SHIFT                   _MK_SHIFT_CONST(3)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_FIELD                   _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_RANGE                   3:3
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_WOFFSET                 0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_NOT_USED                        _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_1_USED                    _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_FIELD                     _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_RANGE                     4:4
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_WOFFSET                   0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_NOT_USED                  _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_1_USED                      _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_SHIFT                   _MK_SHIFT_CONST(5)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_FIELD                   _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_RANGE                   5:5
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_WOFFSET                 0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_NOT_USED                        _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_1_USED                    _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_SHIFT                 _MK_SHIFT_CONST(6)
#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_FIELD                 _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_RANGE                 6:6
#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_WOFFSET                       0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_NOT_USED                      _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_ISP_INPUT_1_USED                  _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_SHIFT                      _MK_SHIFT_CONST(7)
#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_FIELD                      _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_RANGE                      7:7
#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_WOFFSET                    0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_NOT_USED                   _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_FIRST_OUTPUT_1_USED                       _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_FIELD                     _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_RANGE                     8:8
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_WOFFSET                   0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_NOT_USED                  _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_SECOND_OUTPUT_1_USED                      _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_SHIFT                     _MK_SHIFT_CONST(9)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_FIELD                     _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_RANGE                     9:9
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_WOFFSET                   0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_NOT_USED                  _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_1_USED                      _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_SHIFT                        _MK_SHIFT_CONST(10)
#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_FIELD                        _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_RANGE                        10:10
#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_WOFFSET                      0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_NOT_USED                     _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_EPP_OUTPUT_1_USED                 _MK_ENUM_CONST(1)

#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_SHIFT                    _MK_SHIFT_CONST(11)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_FIELD                    _MK_FIELD_CONST(0x1, VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_SHIFT)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_RANGE                    11:11
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_WOFFSET                  0x0
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_NOT_USED                 _MK_ENUM_CONST(0)
#define VI_STREAM_1_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_1_USED                     _MK_ENUM_CONST(1)


// Register VI_STREAM_2_RESOURCE_DEFINE_0  
#define VI_STREAM_2_RESOURCE_DEFINE_0                   _MK_ADDR_CONST(0x81)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECURE                    0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_WORD_COUNT                        0x1
#define VI_STREAM_2_RESOURCE_DEFINE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define VI_STREAM_2_RESOURCE_DEFINE_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_FIELD                 _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_RANGE                 0:0
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_WOFFSET                       0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_NOT_USED                      _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_VIP_INPUT_2_USED                  _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_SHIFT                        _MK_SHIFT_CONST(1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_FIELD                        _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_RANGE                        1:1
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_WOFFSET                      0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_NOT_USED                     _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_INPUT_2_USED                 _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_FIELD                     _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_RANGE                     2:2
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_WOFFSET                   0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_NOT_USED                  _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_CROPPED_INPUT_2_USED                      _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_SHIFT                   _MK_SHIFT_CONST(3)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_FIELD                   _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_RANGE                   3:3
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_WOFFSET                 0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_NOT_USED                        _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPA_UNCROPPED_INPUT_2_USED                    _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_FIELD                     _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_RANGE                     4:4
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_WOFFSET                   0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_NOT_USED                  _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_CROPPED_INPUT_2_USED                      _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_SHIFT                   _MK_SHIFT_CONST(5)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_FIELD                   _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_RANGE                   5:5
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_WOFFSET                 0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_NOT_USED                        _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_CSI_PPB_UNCROPPED_INPUT_2_USED                    _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_SHIFT                 _MK_SHIFT_CONST(6)
#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_FIELD                 _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_RANGE                 6:6
#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_WOFFSET                       0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_NOT_USED                      _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_ISP_INPUT_2_USED                  _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_SHIFT                      _MK_SHIFT_CONST(7)
#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_FIELD                      _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_RANGE                      7:7
#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_WOFFSET                    0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_NOT_USED                   _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_FIRST_OUTPUT_2_USED                       _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_FIELD                     _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_RANGE                     8:8
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_WOFFSET                   0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_NOT_USED                  _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_SECOND_OUTPUT_2_USED                      _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_SHIFT                     _MK_SHIFT_CONST(9)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_FIELD                     _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_RANGE                     9:9
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_WOFFSET                   0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_NOT_USED                  _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_VSYNC_OUTPUT_2_USED                      _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_SHIFT                        _MK_SHIFT_CONST(10)
#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_FIELD                        _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_RANGE                        10:10
#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_WOFFSET                      0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_NOT_USED                     _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_EPP_OUTPUT_2_USED                 _MK_ENUM_CONST(1)

#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_SHIFT                    _MK_SHIFT_CONST(11)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_FIELD                    _MK_FIELD_CONST(0x1, VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_SHIFT)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_RANGE                    11:11
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_WOFFSET                  0x0
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_NOT_USED                 _MK_ENUM_CONST(0)
#define VI_STREAM_2_RESOURCE_DEFINE_0_HOST_DMA_BUFFER_OUTPUT_2_USED                     _MK_ENUM_CONST(1)


// Register VI_RAISE_STREAM_1_DONE_0  
#define VI_RAISE_STREAM_1_DONE_0                        _MK_ADDR_CONST(0x82)
#define VI_RAISE_STREAM_1_DONE_0_SECURE                         0x0
#define VI_RAISE_STREAM_1_DONE_0_WORD_COUNT                     0x1
#define VI_RAISE_STREAM_1_DONE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define VI_RAISE_STREAM_1_DONE_0_WRITE_MASK                     _MK_MASK_CONST(0xf001f)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_VECTOR_STREAM_1_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_VECTOR_STREAM_1_FIELD                    _MK_FIELD_CONST(0x1f, VI_RAISE_STREAM_1_DONE_0_RAISE_VECTOR_STREAM_1_SHIFT)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_VECTOR_STREAM_1_RANGE                    4:0
#define VI_RAISE_STREAM_1_DONE_0_RAISE_VECTOR_STREAM_1_WOFFSET                  0x0
#define VI_RAISE_STREAM_1_DONE_0_RAISE_VECTOR_STREAM_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_VECTOR_STREAM_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_VECTOR_STREAM_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_VECTOR_STREAM_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_RAISE_STREAM_1_DONE_0_RAISE_CHANNEL_STREAM_1_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_CHANNEL_STREAM_1_FIELD                   _MK_FIELD_CONST(0xf, VI_RAISE_STREAM_1_DONE_0_RAISE_CHANNEL_STREAM_1_SHIFT)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_CHANNEL_STREAM_1_RANGE                   19:16
#define VI_RAISE_STREAM_1_DONE_0_RAISE_CHANNEL_STREAM_1_WOFFSET                 0x0
#define VI_RAISE_STREAM_1_DONE_0_RAISE_CHANNEL_STREAM_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_CHANNEL_STREAM_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_CHANNEL_STREAM_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_1_DONE_0_RAISE_CHANNEL_STREAM_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_RAISE_STREAM_2_DONE_0  
#define VI_RAISE_STREAM_2_DONE_0                        _MK_ADDR_CONST(0x83)
#define VI_RAISE_STREAM_2_DONE_0_SECURE                         0x0
#define VI_RAISE_STREAM_2_DONE_0_WORD_COUNT                     0x1
#define VI_RAISE_STREAM_2_DONE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_READ_MASK                      _MK_MASK_CONST(0x1f)
#define VI_RAISE_STREAM_2_DONE_0_WRITE_MASK                     _MK_MASK_CONST(0xf001f)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_VECTOR_STREAM_2_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_VECTOR_STREAM_2_FIELD                    _MK_FIELD_CONST(0x1f, VI_RAISE_STREAM_2_DONE_0_RAISE_VECTOR_STREAM_2_SHIFT)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_VECTOR_STREAM_2_RANGE                    4:0
#define VI_RAISE_STREAM_2_DONE_0_RAISE_VECTOR_STREAM_2_WOFFSET                  0x0
#define VI_RAISE_STREAM_2_DONE_0_RAISE_VECTOR_STREAM_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_VECTOR_STREAM_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_VECTOR_STREAM_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_VECTOR_STREAM_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_RAISE_STREAM_2_DONE_0_RAISE_CHANNEL_STREAM_2_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_CHANNEL_STREAM_2_FIELD                   _MK_FIELD_CONST(0xf, VI_RAISE_STREAM_2_DONE_0_RAISE_CHANNEL_STREAM_2_SHIFT)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_CHANNEL_STREAM_2_RANGE                   19:16
#define VI_RAISE_STREAM_2_DONE_0_RAISE_CHANNEL_STREAM_2_WOFFSET                 0x0
#define VI_RAISE_STREAM_2_DONE_0_RAISE_CHANNEL_STREAM_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_CHANNEL_STREAM_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_CHANNEL_STREAM_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_RAISE_STREAM_2_DONE_0_RAISE_CHANNEL_STREAM_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_TS_MODE_0  
#define VI_TS_MODE_0                    _MK_ADDR_CONST(0x84)
#define VI_TS_MODE_0_SECURE                     0x0
#define VI_TS_MODE_0_WORD_COUNT                         0x1
#define VI_TS_MODE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define VI_TS_MODE_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define VI_TS_MODE_0_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_TS_MODE_0_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, VI_TS_MODE_0_ENABLE_SHIFT)
#define VI_TS_MODE_0_ENABLE_RANGE                       0:0
#define VI_TS_MODE_0_ENABLE_WOFFSET                     0x0
#define VI_TS_MODE_0_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define VI_TS_MODE_0_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define VI_TS_MODE_0_INPUT_MODE_SHIFT                   _MK_SHIFT_CONST(1)
#define VI_TS_MODE_0_INPUT_MODE_FIELD                   _MK_FIELD_CONST(0x1, VI_TS_MODE_0_INPUT_MODE_SHIFT)
#define VI_TS_MODE_0_INPUT_MODE_RANGE                   1:1
#define VI_TS_MODE_0_INPUT_MODE_WOFFSET                 0x0
#define VI_TS_MODE_0_INPUT_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_INPUT_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_INPUT_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_INPUT_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_INPUT_MODE_PARALLEL                        _MK_ENUM_CONST(0)
#define VI_TS_MODE_0_INPUT_MODE_SERIAL                  _MK_ENUM_CONST(1)

#define VI_TS_MODE_0_PROTOCOL_SELECT_SHIFT                      _MK_SHIFT_CONST(2)
#define VI_TS_MODE_0_PROTOCOL_SELECT_FIELD                      _MK_FIELD_CONST(0x3, VI_TS_MODE_0_PROTOCOL_SELECT_SHIFT)
#define VI_TS_MODE_0_PROTOCOL_SELECT_RANGE                      3:2
#define VI_TS_MODE_0_PROTOCOL_SELECT_WOFFSET                    0x0
#define VI_TS_MODE_0_PROTOCOL_SELECT_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_PROTOCOL_SELECT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_PROTOCOL_SELECT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_PROTOCOL_SELECT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_PROTOCOL_SELECT_NONE                       _MK_ENUM_CONST(0)
#define VI_TS_MODE_0_PROTOCOL_SELECT_TS_ERROR                   _MK_ENUM_CONST(1)
#define VI_TS_MODE_0_PROTOCOL_SELECT_TS_PSYNC                   _MK_ENUM_CONST(2)
#define VI_TS_MODE_0_PROTOCOL_SELECT_RESERVED                   _MK_ENUM_CONST(3)

#define VI_TS_MODE_0_FLOW_CONTROL_MODE_SHIFT                    _MK_SHIFT_CONST(4)
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_FIELD                    _MK_FIELD_CONST(0x3, VI_TS_MODE_0_FLOW_CONTROL_MODE_SHIFT)
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_RANGE                    5:4
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_WOFFSET                  0x0
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_RDMA                     _MK_ENUM_CONST(0)
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_NONE                     _MK_ENUM_CONST(1)
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_CPU                      _MK_ENUM_CONST(2)
#define VI_TS_MODE_0_FLOW_CONTROL_MODE_RESERVED                 _MK_ENUM_CONST(3)


// Register VI_TS_CONTROL_0  
#define VI_TS_CONTROL_0                 _MK_ADDR_CONST(0x85)
#define VI_TS_CONTROL_0_SECURE                  0x0
#define VI_TS_CONTROL_0_WORD_COUNT                      0x1
#define VI_TS_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x8)
#define VI_TS_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x8)
#define VI_TS_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x7fff00ff)
#define VI_TS_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x7fff00ff)
#define VI_TS_CONTROL_0_VALID_POLARITY_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_TS_CONTROL_0_VALID_POLARITY_FIELD                    _MK_FIELD_CONST(0x1, VI_TS_CONTROL_0_VALID_POLARITY_SHIFT)
#define VI_TS_CONTROL_0_VALID_POLARITY_RANGE                    0:0
#define VI_TS_CONTROL_0_VALID_POLARITY_WOFFSET                  0x0
#define VI_TS_CONTROL_0_VALID_POLARITY_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_VALID_POLARITY_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_VALID_POLARITY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_VALID_POLARITY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_VALID_POLARITY_HIGH                     _MK_ENUM_CONST(0)
#define VI_TS_CONTROL_0_VALID_POLARITY_LOW                      _MK_ENUM_CONST(1)

#define VI_TS_CONTROL_0_PSYNC_POLARITY_SHIFT                    _MK_SHIFT_CONST(1)
#define VI_TS_CONTROL_0_PSYNC_POLARITY_FIELD                    _MK_FIELD_CONST(0x1, VI_TS_CONTROL_0_PSYNC_POLARITY_SHIFT)
#define VI_TS_CONTROL_0_PSYNC_POLARITY_RANGE                    1:1
#define VI_TS_CONTROL_0_PSYNC_POLARITY_WOFFSET                  0x0
#define VI_TS_CONTROL_0_PSYNC_POLARITY_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_PSYNC_POLARITY_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_PSYNC_POLARITY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_PSYNC_POLARITY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_PSYNC_POLARITY_HIGH                     _MK_ENUM_CONST(0)
#define VI_TS_CONTROL_0_PSYNC_POLARITY_LOW                      _MK_ENUM_CONST(1)

#define VI_TS_CONTROL_0_ERROR_POLARITY_SHIFT                    _MK_SHIFT_CONST(2)
#define VI_TS_CONTROL_0_ERROR_POLARITY_FIELD                    _MK_FIELD_CONST(0x1, VI_TS_CONTROL_0_ERROR_POLARITY_SHIFT)
#define VI_TS_CONTROL_0_ERROR_POLARITY_RANGE                    2:2
#define VI_TS_CONTROL_0_ERROR_POLARITY_WOFFSET                  0x0
#define VI_TS_CONTROL_0_ERROR_POLARITY_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_ERROR_POLARITY_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_ERROR_POLARITY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_ERROR_POLARITY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_ERROR_POLARITY_HIGH                     _MK_ENUM_CONST(0)
#define VI_TS_CONTROL_0_ERROR_POLARITY_LOW                      _MK_ENUM_CONST(1)

#define VI_TS_CONTROL_0_CLK_POLARITY_SHIFT                      _MK_SHIFT_CONST(3)
#define VI_TS_CONTROL_0_CLK_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, VI_TS_CONTROL_0_CLK_POLARITY_SHIFT)
#define VI_TS_CONTROL_0_CLK_POLARITY_RANGE                      3:3
#define VI_TS_CONTROL_0_CLK_POLARITY_WOFFSET                    0x0
#define VI_TS_CONTROL_0_CLK_POLARITY_DEFAULT                    _MK_MASK_CONST(0x1)
#define VI_TS_CONTROL_0_CLK_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_TS_CONTROL_0_CLK_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_CLK_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_CLK_POLARITY_INIT_ENUM                  LOW
#define VI_TS_CONTROL_0_CLK_POLARITY_HIGH                       _MK_ENUM_CONST(0)
#define VI_TS_CONTROL_0_CLK_POLARITY_LOW                        _MK_ENUM_CONST(1)

#define VI_TS_CONTROL_0_START_SELECT_SHIFT                      _MK_SHIFT_CONST(4)
#define VI_TS_CONTROL_0_START_SELECT_FIELD                      _MK_FIELD_CONST(0x3, VI_TS_CONTROL_0_START_SELECT_SHIFT)
#define VI_TS_CONTROL_0_START_SELECT_RANGE                      5:4
#define VI_TS_CONTROL_0_START_SELECT_WOFFSET                    0x0
#define VI_TS_CONTROL_0_START_SELECT_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_START_SELECT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_START_SELECT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_START_SELECT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_START_SELECT_RESERVED                   _MK_ENUM_CONST(0)
#define VI_TS_CONTROL_0_START_SELECT_PSYNC                      _MK_ENUM_CONST(1)
#define VI_TS_CONTROL_0_START_SELECT_VALID                      _MK_ENUM_CONST(2)
#define VI_TS_CONTROL_0_START_SELECT_BOTH                       _MK_ENUM_CONST(3)

#define VI_TS_CONTROL_0_BODY_VALID_SELECT_SHIFT                 _MK_SHIFT_CONST(6)
#define VI_TS_CONTROL_0_BODY_VALID_SELECT_FIELD                 _MK_FIELD_CONST(0x1, VI_TS_CONTROL_0_BODY_VALID_SELECT_SHIFT)
#define VI_TS_CONTROL_0_BODY_VALID_SELECT_RANGE                 6:6
#define VI_TS_CONTROL_0_BODY_VALID_SELECT_WOFFSET                       0x0
#define VI_TS_CONTROL_0_BODY_VALID_SELECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_BODY_VALID_SELECT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_BODY_VALID_SELECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_BODY_VALID_SELECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_BODY_VALID_SELECT_IGNORE                        _MK_ENUM_CONST(0)
#define VI_TS_CONTROL_0_BODY_VALID_SELECT_GATE                  _MK_ENUM_CONST(1)

#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_SHIFT                 _MK_SHIFT_CONST(7)
#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_FIELD                 _MK_FIELD_CONST(0x1, VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_SHIFT)
#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_RANGE                 7:7
#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_WOFFSET                       0x0
#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_DISCARD                       _MK_ENUM_CONST(0)
#define VI_TS_CONTROL_0_STORE_UPSTREAM_ERROR_PKTS_STORE                 _MK_ENUM_CONST(1)

#define VI_TS_CONTROL_0_BODY_SIZE_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_TS_CONTROL_0_BODY_SIZE_FIELD                 _MK_FIELD_CONST(0xff, VI_TS_CONTROL_0_BODY_SIZE_SHIFT)
#define VI_TS_CONTROL_0_BODY_SIZE_RANGE                 23:16
#define VI_TS_CONTROL_0_BODY_SIZE_WOFFSET                       0x0
#define VI_TS_CONTROL_0_BODY_SIZE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_BODY_SIZE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_BODY_SIZE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_BODY_SIZE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_TS_CONTROL_0_FEC_SIZE_SHIFT                  _MK_SHIFT_CONST(24)
#define VI_TS_CONTROL_0_FEC_SIZE_FIELD                  _MK_FIELD_CONST(0x7f, VI_TS_CONTROL_0_FEC_SIZE_SHIFT)
#define VI_TS_CONTROL_0_FEC_SIZE_RANGE                  30:24
#define VI_TS_CONTROL_0_FEC_SIZE_WOFFSET                        0x0
#define VI_TS_CONTROL_0_FEC_SIZE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_FEC_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_FEC_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_TS_CONTROL_0_FEC_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_TS_PACKET_COUNT_0  
#define VI_TS_PACKET_COUNT_0                    _MK_ADDR_CONST(0x86)
#define VI_TS_PACKET_COUNT_0_SECURE                     0x0
#define VI_TS_PACKET_COUNT_0_WORD_COUNT                         0x1
#define VI_TS_PACKET_COUNT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_READ_MASK                  _MK_MASK_CONST(0x1ffff)
#define VI_TS_PACKET_COUNT_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_FIELD                        _MK_FIELD_CONST(0xffff, VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_SHIFT)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_RANGE                        15:0
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_WOFFSET                      0x0
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_SHIFT                       _MK_SHIFT_CONST(16)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_FIELD                       _MK_FIELD_CONST(0x1, VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_SHIFT)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_RANGE                       16:16
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_WOFFSET                     0x0
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_NONE                        _MK_ENUM_CONST(0)
#define VI_TS_PACKET_COUNT_0_TS_PACKET_COUNT_VALUE_OVERFLOW_OVERFLOW                    _MK_ENUM_CONST(1)


// Register VI_TS_ERROR_COUNT_0  
#define VI_TS_ERROR_COUNT_0                     _MK_ADDR_CONST(0x87)
#define VI_TS_ERROR_COUNT_0_SECURE                      0x0
#define VI_TS_ERROR_COUNT_0_WORD_COUNT                  0x1
#define VI_TS_ERROR_COUNT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_READ_MASK                   _MK_MASK_CONST(0x1ffff)
#define VI_TS_ERROR_COUNT_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_FIELD                  _MK_FIELD_CONST(0xffff, VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_SHIFT)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_RANGE                  15:0
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_WOFFSET                        0x0
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_FIELD                 _MK_FIELD_CONST(0x1, VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_SHIFT)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_RANGE                 16:16
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_WOFFSET                       0x0
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_NONE                  _MK_ENUM_CONST(0)
#define VI_TS_ERROR_COUNT_0_TS_ERROR_COUNT_VALUE_OVERFLOW_OVERFLOW                      _MK_ENUM_CONST(1)


// Register VI_TS_CPU_FLOW_CTL_0  
#define VI_TS_CPU_FLOW_CTL_0                    _MK_ADDR_CONST(0x88)
#define VI_TS_CPU_FLOW_CTL_0_SECURE                     0x0
#define VI_TS_CPU_FLOW_CTL_0_WORD_COUNT                         0x1
#define VI_TS_CPU_FLOW_CTL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_TS_CPU_FLOW_CTL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_TS_CPU_FLOW_CTL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_TS_CPU_FLOW_CTL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_TS_CPU_FLOW_CTL_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define VI_TS_CPU_FLOW_CTL_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define VI_TS_CPU_FLOW_CTL_0_BUFFER_RELEASE_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_TS_CPU_FLOW_CTL_0_BUFFER_RELEASE_FIELD                       _MK_FIELD_CONST(0x1, VI_TS_CPU_FLOW_CTL_0_BUFFER_RELEASE_SHIFT)
#define VI_TS_CPU_FLOW_CTL_0_BUFFER_RELEASE_RANGE                       0:0
#define VI_TS_CPU_FLOW_CTL_0_BUFFER_RELEASE_WOFFSET                     0x0
#define VI_TS_CPU_FLOW_CTL_0_BUFFER_RELEASE_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_TS_CPU_FLOW_CTL_0_BUFFER_RELEASE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_TS_CPU_FLOW_CTL_0_BUFFER_RELEASE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_TS_CPU_FLOW_CTL_0_BUFFER_RELEASE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0  
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0                     _MK_ADDR_CONST(0x89)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_SECURE                      0x0
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_WORD_COUNT                  0x1
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_READ_MASK                   _MK_MASK_CONST(0xbfffffff)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_WRITE_MASK                  _MK_MASK_CONST(0xbfffffff)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_FIELD                      _MK_FIELD_CONST(0x3fffffff, VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SHIFT)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_RANGE                      29:0
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_WOFFSET                    0x0
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_SHIFT                       _MK_SHIFT_CONST(31)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_FIELD                       _MK_FIELD_CONST(0x1, VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_SHIFT)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_RANGE                       31:31
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_WOFFSET                     0x0
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_RATIO                       _MK_ENUM_CONST(0)
#define VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0_VB0_CHROMA_BUFFER_STRIDE_SELECT_VALUE                       _MK_ENUM_CONST(1)


// Register VI_VB0_CHROMA_LINE_STRIDE_FIRST_0  
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0                       _MK_ADDR_CONST(0x8a)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_SECURE                        0x0
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_WORD_COUNT                    0x1
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_RESET_MASK                    _MK_MASK_CONST(0x80000000)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_READ_MASK                     _MK_MASK_CONST(0x80001fff)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_WRITE_MASK                    _MK_MASK_CONST(0x80001fff)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_H_SIZE_1_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_H_SIZE_1_FIELD                     _MK_FIELD_CONST(0x1fff, VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_H_SIZE_1_SHIFT)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_H_SIZE_1_RANGE                     12:0
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_H_SIZE_1_WOFFSET                   0x0
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_H_SIZE_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_H_SIZE_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_H_SIZE_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_H_SIZE_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_SHIFT                   _MK_SHIFT_CONST(31)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_FIELD                   _MK_FIELD_CONST(0x1, VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_SHIFT)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_RANGE                   31:31
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_WOFFSET                 0x0
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_RATIO                   _MK_ENUM_CONST(0)
#define VI_VB0_CHROMA_LINE_STRIDE_FIRST_0_VB0_CHROMA_LINE_STRIDE_SELECT_VALUE                   _MK_ENUM_CONST(1)


// Register VI_EPP_LINES_PER_BUFFER_0  
#define VI_EPP_LINES_PER_BUFFER_0                       _MK_ADDR_CONST(0x8b)
#define VI_EPP_LINES_PER_BUFFER_0_SECURE                        0x0
#define VI_EPP_LINES_PER_BUFFER_0_WORD_COUNT                    0x1
#define VI_EPP_LINES_PER_BUFFER_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_EPP_LINES_PER_BUFFER_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_EPP_LINES_PER_BUFFER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_EPP_LINES_PER_BUFFER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_EPP_LINES_PER_BUFFER_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define VI_EPP_LINES_PER_BUFFER_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff)
#define VI_EPP_LINES_PER_BUFFER_0_LINES_PER_BUFFER_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_EPP_LINES_PER_BUFFER_0_LINES_PER_BUFFER_FIELD                        _MK_FIELD_CONST(0x1fff, VI_EPP_LINES_PER_BUFFER_0_LINES_PER_BUFFER_SHIFT)
#define VI_EPP_LINES_PER_BUFFER_0_LINES_PER_BUFFER_RANGE                        12:0
#define VI_EPP_LINES_PER_BUFFER_0_LINES_PER_BUFFER_WOFFSET                      0x0
#define VI_EPP_LINES_PER_BUFFER_0_LINES_PER_BUFFER_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_EPP_LINES_PER_BUFFER_0_LINES_PER_BUFFER_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_EPP_LINES_PER_BUFFER_0_LINES_PER_BUFFER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_EPP_LINES_PER_BUFFER_0_LINES_PER_BUFFER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_BUFFER_RELEASE_OUTPUT1_0  
#define VI_BUFFER_RELEASE_OUTPUT1_0                     _MK_ADDR_CONST(0x8c)
#define VI_BUFFER_RELEASE_OUTPUT1_0_SECURE                      0x0
#define VI_BUFFER_RELEASE_OUTPUT1_0_WORD_COUNT                  0x1
#define VI_BUFFER_RELEASE_OUTPUT1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT1_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define VI_BUFFER_RELEASE_OUTPUT1_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define VI_BUFFER_RELEASE_OUTPUT1_0_BUFFER_RELEASE_OUTPUT1_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_BUFFER_RELEASE_OUTPUT1_0_BUFFER_RELEASE_OUTPUT1_FIELD                        _MK_FIELD_CONST(0x1, VI_BUFFER_RELEASE_OUTPUT1_0_BUFFER_RELEASE_OUTPUT1_SHIFT)
#define VI_BUFFER_RELEASE_OUTPUT1_0_BUFFER_RELEASE_OUTPUT1_RANGE                        0:0
#define VI_BUFFER_RELEASE_OUTPUT1_0_BUFFER_RELEASE_OUTPUT1_WOFFSET                      0x0
#define VI_BUFFER_RELEASE_OUTPUT1_0_BUFFER_RELEASE_OUTPUT1_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT1_0_BUFFER_RELEASE_OUTPUT1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT1_0_BUFFER_RELEASE_OUTPUT1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT1_0_BUFFER_RELEASE_OUTPUT1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_BUFFER_RELEASE_OUTPUT2_0  
#define VI_BUFFER_RELEASE_OUTPUT2_0                     _MK_ADDR_CONST(0x8d)
#define VI_BUFFER_RELEASE_OUTPUT2_0_SECURE                      0x0
#define VI_BUFFER_RELEASE_OUTPUT2_0_WORD_COUNT                  0x1
#define VI_BUFFER_RELEASE_OUTPUT2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT2_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT2_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define VI_BUFFER_RELEASE_OUTPUT2_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define VI_BUFFER_RELEASE_OUTPUT2_0_BUFFER_RELEASE_OUTPUT2_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_BUFFER_RELEASE_OUTPUT2_0_BUFFER_RELEASE_OUTPUT2_FIELD                        _MK_FIELD_CONST(0x1, VI_BUFFER_RELEASE_OUTPUT2_0_BUFFER_RELEASE_OUTPUT2_SHIFT)
#define VI_BUFFER_RELEASE_OUTPUT2_0_BUFFER_RELEASE_OUTPUT2_RANGE                        0:0
#define VI_BUFFER_RELEASE_OUTPUT2_0_BUFFER_RELEASE_OUTPUT2_WOFFSET                      0x0
#define VI_BUFFER_RELEASE_OUTPUT2_0_BUFFER_RELEASE_OUTPUT2_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT2_0_BUFFER_RELEASE_OUTPUT2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT2_0_BUFFER_RELEASE_OUTPUT2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_BUFFER_RELEASE_OUTPUT2_0_BUFFER_RELEASE_OUTPUT2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0  
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0                 _MK_ADDR_CONST(0x8e)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_SECURE                  0x0
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_WORD_COUNT                      0x1
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_BUFFER_COUNT_OUTPUT1_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_BUFFER_COUNT_OUTPUT1_FIELD                      _MK_FIELD_CONST(0xff, VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_BUFFER_COUNT_OUTPUT1_SHIFT)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_BUFFER_COUNT_OUTPUT1_RANGE                      7:0
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_BUFFER_COUNT_OUTPUT1_WOFFSET                    0x0
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_BUFFER_COUNT_OUTPUT1_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_BUFFER_COUNT_OUTPUT1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_BUFFER_COUNT_OUTPUT1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0_BUFFER_COUNT_OUTPUT1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0  
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0                 _MK_ADDR_CONST(0x8f)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_SECURE                  0x0
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_WORD_COUNT                      0x1
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_BUFFER_COUNT_OUTPUT2_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_BUFFER_COUNT_OUTPUT2_FIELD                      _MK_FIELD_CONST(0xff, VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_BUFFER_COUNT_OUTPUT2_SHIFT)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_BUFFER_COUNT_OUTPUT2_RANGE                      7:0
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_BUFFER_COUNT_OUTPUT2_WOFFSET                    0x0
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_BUFFER_COUNT_OUTPUT2_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_BUFFER_COUNT_OUTPUT2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_BUFFER_COUNT_OUTPUT2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0_BUFFER_COUNT_OUTPUT2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_TERMINATE_BW_FIRST_0  
#define VI_TERMINATE_BW_FIRST_0                 _MK_ADDR_CONST(0x90)
#define VI_TERMINATE_BW_FIRST_0_SECURE                  0x0
#define VI_TERMINATE_BW_FIRST_0_WORD_COUNT                      0x1
#define VI_TERMINATE_BW_FIRST_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_FIRST_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_FIRST_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_FIRST_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_FIRST_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define VI_TERMINATE_BW_FIRST_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define VI_TERMINATE_BW_FIRST_0_TERMINATE_FIRST_BW_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_TERMINATE_BW_FIRST_0_TERMINATE_FIRST_BW_FIELD                        _MK_FIELD_CONST(0x1, VI_TERMINATE_BW_FIRST_0_TERMINATE_FIRST_BW_SHIFT)
#define VI_TERMINATE_BW_FIRST_0_TERMINATE_FIRST_BW_RANGE                        0:0
#define VI_TERMINATE_BW_FIRST_0_TERMINATE_FIRST_BW_WOFFSET                      0x0
#define VI_TERMINATE_BW_FIRST_0_TERMINATE_FIRST_BW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_FIRST_0_TERMINATE_FIRST_BW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_FIRST_0_TERMINATE_FIRST_BW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_FIRST_0_TERMINATE_FIRST_BW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_TERMINATE_BW_SECOND_0  
#define VI_TERMINATE_BW_SECOND_0                        _MK_ADDR_CONST(0x91)
#define VI_TERMINATE_BW_SECOND_0_SECURE                         0x0
#define VI_TERMINATE_BW_SECOND_0_WORD_COUNT                     0x1
#define VI_TERMINATE_BW_SECOND_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_SECOND_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_SECOND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_SECOND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_SECOND_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define VI_TERMINATE_BW_SECOND_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define VI_TERMINATE_BW_SECOND_0_TERMINATE_SECOND_BW_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_TERMINATE_BW_SECOND_0_TERMINATE_SECOND_BW_FIELD                      _MK_FIELD_CONST(0x1, VI_TERMINATE_BW_SECOND_0_TERMINATE_SECOND_BW_SHIFT)
#define VI_TERMINATE_BW_SECOND_0_TERMINATE_SECOND_BW_RANGE                      0:0
#define VI_TERMINATE_BW_SECOND_0_TERMINATE_SECOND_BW_WOFFSET                    0x0
#define VI_TERMINATE_BW_SECOND_0_TERMINATE_SECOND_BW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_SECOND_0_TERMINATE_SECOND_BW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_SECOND_0_TERMINATE_SECOND_BW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_TERMINATE_BW_SECOND_0_TERMINATE_SECOND_BW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_VB0_FIRST_BUFFER_ADDR_MODE_0  
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0                 _MK_ADDR_CONST(0x92)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_SECURE                  0x0
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_WORD_COUNT                      0x1
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_RESET_MASK                      _MK_MASK_CONST(0x101)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_READ_MASK                       _MK_MASK_CONST(0x101)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_WRITE_MASK                      _MK_MASK_CONST(0x101)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_FIELD                      _MK_FIELD_CONST(0x1, VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_SHIFT)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_RANGE                      0:0
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_WOFFSET                    0x0
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_LINEAR                     _MK_ENUM_CONST(0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_Y1_TILE_MODE_TILED                      _MK_ENUM_CONST(1)

#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_FIELD                     _MK_FIELD_CONST(0x1, VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_SHIFT)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_RANGE                     8:8
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_WOFFSET                   0x0
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_LINEAR                    _MK_ENUM_CONST(0)
#define VI_VB0_FIRST_BUFFER_ADDR_MODE_0_UV1_TILE_MODE_TILED                     _MK_ENUM_CONST(1)


// Register VI_VB0_SECOND_BUFFER_ADDR_MODE_0  
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0                        _MK_ADDR_CONST(0x93)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_SECURE                         0x0
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_WORD_COUNT                     0x1
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_FIELD                     _MK_FIELD_CONST(0x1, VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_SHIFT)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_RANGE                     0:0
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_WOFFSET                   0x0
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_LINEAR                    _MK_ENUM_CONST(0)
#define VI_VB0_SECOND_BUFFER_ADDR_MODE_0_Y2_TILE_MODE_TILED                     _MK_ENUM_CONST(1)


// Register VI_RESERVE_0_0  
#define VI_RESERVE_0_0                  _MK_ADDR_CONST(0x94)
#define VI_RESERVE_0_0_SECURE                   0x0
#define VI_RESERVE_0_0_WORD_COUNT                       0x1
#define VI_RESERVE_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_0_0_nc_RESERVE_0_0_SHIFT)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_RANGE                     3:0
#define VI_RESERVE_0_0_nc_RESERVE_0_0_WOFFSET                   0x0
#define VI_RESERVE_0_0_nc_RESERVE_0_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_0_0_nc_RESERVE_0_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_0_0_nc_RESERVE_0_1_SHIFT)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_RANGE                     7:4
#define VI_RESERVE_0_0_nc_RESERVE_0_1_WOFFSET                   0x0
#define VI_RESERVE_0_0_nc_RESERVE_0_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_0_0_nc_RESERVE_0_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_0_0_nc_RESERVE_0_2_SHIFT)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_RANGE                     11:8
#define VI_RESERVE_0_0_nc_RESERVE_0_2_WOFFSET                   0x0
#define VI_RESERVE_0_0_nc_RESERVE_0_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_0_0_nc_RESERVE_0_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_0_0_nc_RESERVE_0_3_SHIFT)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_RANGE                     15:12
#define VI_RESERVE_0_0_nc_RESERVE_0_3_WOFFSET                   0x0
#define VI_RESERVE_0_0_nc_RESERVE_0_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_RESERVE_1_0  
#define VI_RESERVE_1_0                  _MK_ADDR_CONST(0x95)
#define VI_RESERVE_1_0_SECURE                   0x0
#define VI_RESERVE_1_0_WORD_COUNT                       0x1
#define VI_RESERVE_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_1_0_nc_RESERVE_1_0_SHIFT)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_RANGE                     3:0
#define VI_RESERVE_1_0_nc_RESERVE_1_0_WOFFSET                   0x0
#define VI_RESERVE_1_0_nc_RESERVE_1_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_1_0_nc_RESERVE_1_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_1_0_nc_RESERVE_1_1_SHIFT)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_RANGE                     7:4
#define VI_RESERVE_1_0_nc_RESERVE_1_1_WOFFSET                   0x0
#define VI_RESERVE_1_0_nc_RESERVE_1_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_1_0_nc_RESERVE_1_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_1_0_nc_RESERVE_1_2_SHIFT)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_RANGE                     11:8
#define VI_RESERVE_1_0_nc_RESERVE_1_2_WOFFSET                   0x0
#define VI_RESERVE_1_0_nc_RESERVE_1_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_1_0_nc_RESERVE_1_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_1_0_nc_RESERVE_1_3_SHIFT)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_RANGE                     15:12
#define VI_RESERVE_1_0_nc_RESERVE_1_3_WOFFSET                   0x0
#define VI_RESERVE_1_0_nc_RESERVE_1_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_RESERVE_2_0  
#define VI_RESERVE_2_0                  _MK_ADDR_CONST(0x96)
#define VI_RESERVE_2_0_SECURE                   0x0
#define VI_RESERVE_2_0_WORD_COUNT                       0x1
#define VI_RESERVE_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define VI_RESERVE_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_2_0_nc_RESERVE_2_0_SHIFT)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_RANGE                     3:0
#define VI_RESERVE_2_0_nc_RESERVE_2_0_WOFFSET                   0x0
#define VI_RESERVE_2_0_nc_RESERVE_2_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_2_0_nc_RESERVE_2_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_2_0_nc_RESERVE_2_1_SHIFT)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_RANGE                     7:4
#define VI_RESERVE_2_0_nc_RESERVE_2_1_WOFFSET                   0x0
#define VI_RESERVE_2_0_nc_RESERVE_2_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_2_0_nc_RESERVE_2_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_2_0_nc_RESERVE_2_2_SHIFT)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_RANGE                     11:8
#define VI_RESERVE_2_0_nc_RESERVE_2_2_WOFFSET                   0x0
#define VI_RESERVE_2_0_nc_RESERVE_2_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_2_0_nc_RESERVE_2_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_2_0_nc_RESERVE_2_3_SHIFT)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_RANGE                     15:12
#define VI_RESERVE_2_0_nc_RESERVE_2_3_WOFFSET                   0x0
#define VI_RESERVE_2_0_nc_RESERVE_2_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_RESERVE_3_0  
#define VI_RESERVE_3_0                  _MK_ADDR_CONST(0x97)
#define VI_RESERVE_3_0_SECURE                   0x0
#define VI_RESERVE_3_0_WORD_COUNT                       0x1
#define VI_RESERVE_3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_3_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_3_0_nc_RESERVE_3_0_SHIFT)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_RANGE                     3:0
#define VI_RESERVE_3_0_nc_RESERVE_3_0_WOFFSET                   0x0
#define VI_RESERVE_3_0_nc_RESERVE_3_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_3_0_nc_RESERVE_3_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_3_0_nc_RESERVE_3_1_SHIFT)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_RANGE                     7:4
#define VI_RESERVE_3_0_nc_RESERVE_3_1_WOFFSET                   0x0
#define VI_RESERVE_3_0_nc_RESERVE_3_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_3_0_nc_RESERVE_3_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_3_0_nc_RESERVE_3_2_SHIFT)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_RANGE                     11:8
#define VI_RESERVE_3_0_nc_RESERVE_3_2_WOFFSET                   0x0
#define VI_RESERVE_3_0_nc_RESERVE_3_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_3_0_nc_RESERVE_3_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_3_0_nc_RESERVE_3_3_SHIFT)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_RANGE                     15:12
#define VI_RESERVE_3_0_nc_RESERVE_3_3_WOFFSET                   0x0
#define VI_RESERVE_3_0_nc_RESERVE_3_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_RESERVE_4_0  
#define VI_RESERVE_4_0                  _MK_ADDR_CONST(0x98)
#define VI_RESERVE_4_0_SECURE                   0x0
#define VI_RESERVE_4_0_WORD_COUNT                       0x1
#define VI_RESERVE_4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_4_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_4_0_nc_RESERVE_4_0_SHIFT)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_RANGE                     3:0
#define VI_RESERVE_4_0_nc_RESERVE_4_0_WOFFSET                   0x0
#define VI_RESERVE_4_0_nc_RESERVE_4_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_4_0_nc_RESERVE_4_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_4_0_nc_RESERVE_4_1_SHIFT)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_RANGE                     7:4
#define VI_RESERVE_4_0_nc_RESERVE_4_1_WOFFSET                   0x0
#define VI_RESERVE_4_0_nc_RESERVE_4_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_4_0_nc_RESERVE_4_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_4_0_nc_RESERVE_4_2_SHIFT)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_RANGE                     11:8
#define VI_RESERVE_4_0_nc_RESERVE_4_2_WOFFSET                   0x0
#define VI_RESERVE_4_0_nc_RESERVE_4_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_4_0_nc_RESERVE_4_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_4_0_nc_RESERVE_4_3_SHIFT)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_RANGE                     15:12
#define VI_RESERVE_4_0_nc_RESERVE_4_3_WOFFSET                   0x0
#define VI_RESERVE_4_0_nc_RESERVE_4_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_MCCIF_VIRUV_HYST_0  
#define VI_MCCIF_VIRUV_HYST_0                   _MK_ADDR_CONST(0x99)
#define VI_MCCIF_VIRUV_HYST_0_SECURE                    0x0
#define VI_MCCIF_VIRUV_HYST_0_WORD_COUNT                        0x1
#define VI_MCCIF_VIRUV_HYST_0_RESET_VAL                         _MK_MASK_CONST(0xcf04ff06)
#define VI_MCCIF_VIRUV_HYST_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define VI_MCCIF_VIRUV_HYST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HYST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HYST_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_MCCIF_VIRUV_HYST_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TM_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TM_FIELD                    _MK_FIELD_CONST(0xff, VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TM_SHIFT)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TM_RANGE                    7:0
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TM_WOFFSET                  0x0
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TM_DEFAULT                  _MK_MASK_CONST(0x6)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TM_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TM_SHIFT                       _MK_SHIFT_CONST(8)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TM_FIELD                       _MK_FIELD_CONST(0xff, VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TM_SHIFT)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TM_RANGE                       15:8
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TM_WOFFSET                     0x0
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TM_DEFAULT                     _MK_MASK_CONST(0xff)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TM_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TH_SHIFT                       _MK_SHIFT_CONST(16)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TH_FIELD                       _MK_FIELD_CONST(0xff, VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TH_SHIFT)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TH_RANGE                       23:16
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TH_WOFFSET                     0x0
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TH_DEFAULT                     _MK_MASK_CONST(0x4)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TH_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_DHYST_TH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_TM_SHIFT                        _MK_SHIFT_CONST(24)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_TM_FIELD                        _MK_FIELD_CONST(0xf, VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_TM_SHIFT)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_TM_RANGE                        27:24
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_TM_WOFFSET                      0x0
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_TM_DEFAULT                      _MK_MASK_CONST(0xf)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_TM_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_TM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_TM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TH_SHIFT                    _MK_SHIFT_CONST(28)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TH_FIELD                    _MK_FIELD_CONST(0x7, VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TH_SHIFT)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TH_RANGE                    30:28
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TH_WOFFSET                  0x0
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TH_DEFAULT                  _MK_MASK_CONST(0x4)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TH_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_REQ_TH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_FIELD                        _MK_FIELD_CONST(0x1, VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_SHIFT)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_RANGE                        31:31
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_WOFFSET                      0x0
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_INIT_ENUM                    ENABLE
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_ENABLE                       _MK_ENUM_CONST(1)
#define VI_MCCIF_VIRUV_HYST_0_CBR_VIRUV2MC_HYST_EN_DISABLE                      _MK_ENUM_CONST(0)


// Register VI_MCCIF_VIWSB_HYST_0  
#define VI_MCCIF_VIWSB_HYST_0                   _MK_ADDR_CONST(0x9a)
#define VI_MCCIF_VIWSB_HYST_0_SECURE                    0x0
#define VI_MCCIF_VIWSB_HYST_0_WORD_COUNT                        0x1
#define VI_MCCIF_VIWSB_HYST_0_RESET_VAL                         _MK_MASK_CONST(0xc00001ff)
#define VI_MCCIF_VIWSB_HYST_0_RESET_MASK                        _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWSB_HYST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HYST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HYST_0_READ_MASK                         _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWSB_HYST_0_WRITE_MASK                        _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TM_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TM_FIELD                    _MK_FIELD_CONST(0xfff, VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TM_SHIFT)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TM_RANGE                    11:0
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TM_WOFFSET                  0x0
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TM_DEFAULT                  _MK_MASK_CONST(0x1ff)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TM_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TH_SHIFT                    _MK_SHIFT_CONST(28)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TH_FIELD                    _MK_FIELD_CONST(0x7, VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TH_SHIFT)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TH_RANGE                    30:28
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TH_WOFFSET                  0x0
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TH_DEFAULT                  _MK_MASK_CONST(0x4)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TH_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_REQ_TH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_FIELD                        _MK_FIELD_CONST(0x1, VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_SHIFT)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_RANGE                        31:31
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_WOFFSET                      0x0
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_INIT_ENUM                    ENABLE
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_ENABLE                       _MK_ENUM_CONST(1)
#define VI_MCCIF_VIWSB_HYST_0_CBW_VIWSB2MC_HYST_EN_DISABLE                      _MK_ENUM_CONST(0)


// Register VI_MCCIF_VIWU_HYST_0  
#define VI_MCCIF_VIWU_HYST_0                    _MK_ADDR_CONST(0x9b)
#define VI_MCCIF_VIWU_HYST_0_SECURE                     0x0
#define VI_MCCIF_VIWU_HYST_0_WORD_COUNT                         0x1
#define VI_MCCIF_VIWU_HYST_0_RESET_VAL                  _MK_MASK_CONST(0xc00001ff)
#define VI_MCCIF_VIWU_HYST_0_RESET_MASK                         _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWU_HYST_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HYST_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HYST_0_READ_MASK                  _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWU_HYST_0_WRITE_MASK                         _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TM_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TM_FIELD                      _MK_FIELD_CONST(0xfff, VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TM_SHIFT)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TM_RANGE                      11:0
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TM_WOFFSET                    0x0
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TM_DEFAULT                    _MK_MASK_CONST(0x1ff)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TM_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TH_SHIFT                      _MK_SHIFT_CONST(28)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TH_FIELD                      _MK_FIELD_CONST(0x7, VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TH_SHIFT)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TH_RANGE                      30:28
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TH_WOFFSET                    0x0
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TH_DEFAULT                    _MK_MASK_CONST(0x4)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_REQ_TH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_FIELD                  _MK_FIELD_CONST(0x1, VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_SHIFT)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_RANGE                  31:31
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_WOFFSET                        0x0
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_INIT_ENUM                      ENABLE
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_ENABLE                 _MK_ENUM_CONST(1)
#define VI_MCCIF_VIWU_HYST_0_CBW_VIWU2MC_HYST_EN_DISABLE                        _MK_ENUM_CONST(0)


// Register VI_MCCIF_VIWV_HYST_0  
#define VI_MCCIF_VIWV_HYST_0                    _MK_ADDR_CONST(0x9c)
#define VI_MCCIF_VIWV_HYST_0_SECURE                     0x0
#define VI_MCCIF_VIWV_HYST_0_WORD_COUNT                         0x1
#define VI_MCCIF_VIWV_HYST_0_RESET_VAL                  _MK_MASK_CONST(0xc00001ff)
#define VI_MCCIF_VIWV_HYST_0_RESET_MASK                         _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWV_HYST_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HYST_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HYST_0_READ_MASK                  _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWV_HYST_0_WRITE_MASK                         _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TM_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TM_FIELD                      _MK_FIELD_CONST(0xfff, VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TM_SHIFT)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TM_RANGE                      11:0
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TM_WOFFSET                    0x0
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TM_DEFAULT                    _MK_MASK_CONST(0x1ff)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TM_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TH_SHIFT                      _MK_SHIFT_CONST(28)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TH_FIELD                      _MK_FIELD_CONST(0x7, VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TH_SHIFT)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TH_RANGE                      30:28
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TH_WOFFSET                    0x0
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TH_DEFAULT                    _MK_MASK_CONST(0x4)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_REQ_TH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_FIELD                  _MK_FIELD_CONST(0x1, VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_SHIFT)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_RANGE                  31:31
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_WOFFSET                        0x0
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_INIT_ENUM                      ENABLE
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_ENABLE                 _MK_ENUM_CONST(1)
#define VI_MCCIF_VIWV_HYST_0_CBW_VIWV2MC_HYST_EN_DISABLE                        _MK_ENUM_CONST(0)


// Register VI_MCCIF_VIWY_HYST_0  
#define VI_MCCIF_VIWY_HYST_0                    _MK_ADDR_CONST(0x9d)
#define VI_MCCIF_VIWY_HYST_0_SECURE                     0x0
#define VI_MCCIF_VIWY_HYST_0_WORD_COUNT                         0x1
#define VI_MCCIF_VIWY_HYST_0_RESET_VAL                  _MK_MASK_CONST(0xc00001ff)
#define VI_MCCIF_VIWY_HYST_0_RESET_MASK                         _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWY_HYST_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HYST_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HYST_0_READ_MASK                  _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWY_HYST_0_WRITE_MASK                         _MK_MASK_CONST(0xf0000fff)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TM_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TM_FIELD                      _MK_FIELD_CONST(0xfff, VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TM_SHIFT)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TM_RANGE                      11:0
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TM_WOFFSET                    0x0
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TM_DEFAULT                    _MK_MASK_CONST(0x1ff)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TM_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TH_SHIFT                      _MK_SHIFT_CONST(28)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TH_FIELD                      _MK_FIELD_CONST(0x7, VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TH_SHIFT)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TH_RANGE                      30:28
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TH_WOFFSET                    0x0
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TH_DEFAULT                    _MK_MASK_CONST(0x4)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TH_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_REQ_TH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_FIELD                  _MK_FIELD_CONST(0x1, VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_SHIFT)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_RANGE                  31:31
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_WOFFSET                        0x0
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_INIT_ENUM                      ENABLE
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_ENABLE                 _MK_ENUM_CONST(1)
#define VI_MCCIF_VIWY_HYST_0_CBW_VIWY2MC_HYST_EN_DISABLE                        _MK_ENUM_CONST(0)


// Register VI_FIELD_STATUS_SHADOW1_0  
#define VI_FIELD_STATUS_SHADOW1_0                       _MK_ADDR_CONST(0x9e)
#define VI_FIELD_STATUS_SHADOW1_0_SECURE                        0x0
#define VI_FIELD_STATUS_SHADOW1_0_WORD_COUNT                    0x1
#define VI_FIELD_STATUS_SHADOW1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_READ_MASK                     _MK_MASK_CONST(0xffff0001)
#define VI_FIELD_STATUS_SHADOW1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_FIELD_STATUS_SHADOW1_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_FIELD_STATUS_SHADOW1_0_FIELD_STATUS_SHADOW1_FIELD                    _MK_FIELD_CONST(0x1, VI_FIELD_STATUS_SHADOW1_0_FIELD_STATUS_SHADOW1_SHIFT)
#define VI_FIELD_STATUS_SHADOW1_0_FIELD_STATUS_SHADOW1_RANGE                    0:0
#define VI_FIELD_STATUS_SHADOW1_0_FIELD_STATUS_SHADOW1_WOFFSET                  0x0
#define VI_FIELD_STATUS_SHADOW1_0_FIELD_STATUS_SHADOW1_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_FIELD_STATUS_SHADOW1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_FIELD_STATUS_SHADOW1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_FIELD_STATUS_SHADOW1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_FIELD_STATUS_SHADOW1_0_FRAME_COUNT_SHADOW1_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_FIELD_STATUS_SHADOW1_0_FRAME_COUNT_SHADOW1_FIELD                     _MK_FIELD_CONST(0xffff, VI_FIELD_STATUS_SHADOW1_0_FRAME_COUNT_SHADOW1_SHIFT)
#define VI_FIELD_STATUS_SHADOW1_0_FRAME_COUNT_SHADOW1_RANGE                     31:16
#define VI_FIELD_STATUS_SHADOW1_0_FRAME_COUNT_SHADOW1_WOFFSET                   0x0
#define VI_FIELD_STATUS_SHADOW1_0_FRAME_COUNT_SHADOW1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_FRAME_COUNT_SHADOW1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_FRAME_COUNT_SHADOW1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW1_0_FRAME_COUNT_SHADOW1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_FIELD_STATUS_SHADOW2_0  
#define VI_FIELD_STATUS_SHADOW2_0                       _MK_ADDR_CONST(0x9f)
#define VI_FIELD_STATUS_SHADOW2_0_SECURE                        0x0
#define VI_FIELD_STATUS_SHADOW2_0_WORD_COUNT                    0x1
#define VI_FIELD_STATUS_SHADOW2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_READ_MASK                     _MK_MASK_CONST(0xffff0001)
#define VI_FIELD_STATUS_SHADOW2_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_FIELD_STATUS_SHADOW2_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_FIELD_STATUS_SHADOW2_0_FIELD_STATUS_SHADOW2_FIELD                    _MK_FIELD_CONST(0x1, VI_FIELD_STATUS_SHADOW2_0_FIELD_STATUS_SHADOW2_SHIFT)
#define VI_FIELD_STATUS_SHADOW2_0_FIELD_STATUS_SHADOW2_RANGE                    0:0
#define VI_FIELD_STATUS_SHADOW2_0_FIELD_STATUS_SHADOW2_WOFFSET                  0x0
#define VI_FIELD_STATUS_SHADOW2_0_FIELD_STATUS_SHADOW2_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_FIELD_STATUS_SHADOW2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_FIELD_STATUS_SHADOW2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_FIELD_STATUS_SHADOW2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_FIELD_STATUS_SHADOW2_0_FRAME_COUNT_SHADOW2_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_FIELD_STATUS_SHADOW2_0_FRAME_COUNT_SHADOW2_FIELD                     _MK_FIELD_CONST(0xffff, VI_FIELD_STATUS_SHADOW2_0_FRAME_COUNT_SHADOW2_SHIFT)
#define VI_FIELD_STATUS_SHADOW2_0_FRAME_COUNT_SHADOW2_RANGE                     31:16
#define VI_FIELD_STATUS_SHADOW2_0_FRAME_COUNT_SHADOW2_WOFFSET                   0x0
#define VI_FIELD_STATUS_SHADOW2_0_FRAME_COUNT_SHADOW2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_FRAME_COUNT_SHADOW2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_FRAME_COUNT_SHADOW2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_FIELD_STATUS_SHADOW2_0_FRAME_COUNT_SHADOW2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_COREMUX_CROP_H_ACTIVE_0  
#define VI_COREMUX_CROP_H_ACTIVE_0                      _MK_ADDR_CONST(0xa0)
#define VI_COREMUX_CROP_H_ACTIVE_0_SECURE                       0x0
#define VI_COREMUX_CROP_H_ACTIVE_0_WORD_COUNT                   0x1
#define VI_COREMUX_CROP_H_ACTIVE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_RESET_MASK                   _MK_MASK_CONST(0x80000000)
#define VI_COREMUX_CROP_H_ACTIVE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_READ_MASK                    _MK_MASK_CONST(0x9fff1fff)
#define VI_COREMUX_CROP_H_ACTIVE_0_WRITE_MASK                   _MK_MASK_CONST(0x9fff1fff)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_START_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_START_FIELD                    _MK_FIELD_CONST(0x1fff, VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_START_SHIFT)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_START_RANGE                    12:0
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_START_WOFFSET                  0x0
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_START_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_PERIOD_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_PERIOD_FIELD                   _MK_FIELD_CONST(0x1fff, VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_PERIOD_SHIFT)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_PERIOD_RANGE                   28:16
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_PERIOD_WOFFSET                 0x0
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_PERIOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_PERIOD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_PERIOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_H_ACTIVE_PERIOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_SHIFT)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_RANGE                    31:31
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_WOFFSET                  0x0
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_DISABLED                 _MK_ENUM_CONST(0)
#define VI_COREMUX_CROP_H_ACTIVE_0_COREMUX_CROP_ENABLE_ENABLED                  _MK_ENUM_CONST(1)


// Register VI_COREMUX_CROP_V_ACTIVE_0  
#define VI_COREMUX_CROP_V_ACTIVE_0                      _MK_ADDR_CONST(0xa1)
#define VI_COREMUX_CROP_V_ACTIVE_0_SECURE                       0x0
#define VI_COREMUX_CROP_V_ACTIVE_0_WORD_COUNT                   0x1
#define VI_COREMUX_CROP_V_ACTIVE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_READ_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define VI_COREMUX_CROP_V_ACTIVE_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_START_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_START_FIELD                    _MK_FIELD_CONST(0x1fff, VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_START_SHIFT)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_START_RANGE                    12:0
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_START_WOFFSET                  0x0
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_START_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_PERIOD_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_PERIOD_FIELD                   _MK_FIELD_CONST(0x1fff, VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_PERIOD_SHIFT)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_PERIOD_RANGE                   28:16
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_PERIOD_WOFFSET                 0x0
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_PERIOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_PERIOD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_PERIOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_COREMUX_CROP_V_ACTIVE_0_COREMUX_CROP_V_ACTIVE_PERIOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_ALTMUX_CROP_H_ACTIVE_0  
#define VI_ALTMUX_CROP_H_ACTIVE_0                       _MK_ADDR_CONST(0xa2)
#define VI_ALTMUX_CROP_H_ACTIVE_0_SECURE                        0x0
#define VI_ALTMUX_CROP_H_ACTIVE_0_WORD_COUNT                    0x1
#define VI_ALTMUX_CROP_H_ACTIVE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_RESET_MASK                    _MK_MASK_CONST(0x80000000)
#define VI_ALTMUX_CROP_H_ACTIVE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_READ_MASK                     _MK_MASK_CONST(0x9fff1fff)
#define VI_ALTMUX_CROP_H_ACTIVE_0_WRITE_MASK                    _MK_MASK_CONST(0x9fff1fff)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_START_FIELD                      _MK_FIELD_CONST(0x1fff, VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_START_SHIFT)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_START_RANGE                      12:0
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_START_WOFFSET                    0x0
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_PERIOD_SHIFT)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_PERIOD_RANGE                     28:16
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_H_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_SHIFT                      _MK_SHIFT_CONST(31)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_SHIFT)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_RANGE                      31:31
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_WOFFSET                    0x0
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_DISABLED                   _MK_ENUM_CONST(0)
#define VI_ALTMUX_CROP_H_ACTIVE_0_ALTMUX_CROP_ENABLE_ENABLED                    _MK_ENUM_CONST(1)


// Register VI_ALTMUX_CROP_V_ACTIVE_0  
#define VI_ALTMUX_CROP_V_ACTIVE_0                       _MK_ADDR_CONST(0xa3)
#define VI_ALTMUX_CROP_V_ACTIVE_0_SECURE                        0x0
#define VI_ALTMUX_CROP_V_ACTIVE_0_WORD_COUNT                    0x1
#define VI_ALTMUX_CROP_V_ACTIVE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_READ_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define VI_ALTMUX_CROP_V_ACTIVE_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff1fff)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_START_FIELD                      _MK_FIELD_CONST(0x1fff, VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_START_SHIFT)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_START_RANGE                      12:0
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_START_WOFFSET                    0x0
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_PERIOD_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_PERIOD_FIELD                     _MK_FIELD_CONST(0x1fff, VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_PERIOD_SHIFT)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_PERIOD_RANGE                     28:16
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_PERIOD_WOFFSET                   0x0
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_PERIOD_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_ALTMUX_CROP_V_ACTIVE_0_ALTMUX_CROP_V_ACTIVE_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_VI_STEREO_CONTROL_0  
#define VI_VI_STEREO_CONTROL_0                  _MK_ADDR_CONST(0xa4)
#define VI_VI_STEREO_CONTROL_0_SECURE                   0x0
#define VI_VI_STEREO_CONTROL_0_WORD_COUNT                       0x1
#define VI_VI_STEREO_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define VI_VI_STEREO_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0xff3f0111)
#define VI_VI_STEREO_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0xff3f0111)
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_FIELD                      _MK_FIELD_CONST(0x1, VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_SHIFT)
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_RANGE                      0:0
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_WOFFSET                    0x0
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_INIT_ENUM                  DISABLED
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_DISABLED                   _MK_ENUM_CONST(0)
#define VI_VI_STEREO_CONTROL_0_ENABLE_STEREO_ENABLED                    _MK_ENUM_CONST(1)

#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_SHIFT                        _MK_SHIFT_CONST(4)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_FIELD                        _MK_FIELD_CONST(0x1, VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_SHIFT)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_RANGE                        4:4
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_WOFFSET                      0x0
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_CSIA                 _MK_ENUM_CONST(0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_0_SRC_CSIB                 _MK_ENUM_CONST(1)

#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_SHIFT                        _MK_SHIFT_CONST(8)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_FIELD                        _MK_FIELD_CONST(0x1, VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_SHIFT)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_RANGE                        8:8
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_WOFFSET                      0x0
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_CSIA                 _MK_ENUM_CONST(0)
#define VI_VI_STEREO_CONTROL_0_STEREO_BUFFER_1_SRC_CSIB                 _MK_ENUM_CONST(1)

#define VI_VI_STEREO_CONTROL_0_SEAM_WIDTH_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_VI_STEREO_CONTROL_0_SEAM_WIDTH_FIELD                 _MK_FIELD_CONST(0x3f, VI_VI_STEREO_CONTROL_0_SEAM_WIDTH_SHIFT)
#define VI_VI_STEREO_CONTROL_0_SEAM_WIDTH_RANGE                 21:16
#define VI_VI_STEREO_CONTROL_0_SEAM_WIDTH_WOFFSET                       0x0
#define VI_VI_STEREO_CONTROL_0_SEAM_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_SEAM_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_SEAM_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_SEAM_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_VI_STEREO_CONTROL_0_HBLANK_WIDTH_SHIFT                       _MK_SHIFT_CONST(24)
#define VI_VI_STEREO_CONTROL_0_HBLANK_WIDTH_FIELD                       _MK_FIELD_CONST(0xff, VI_VI_STEREO_CONTROL_0_HBLANK_WIDTH_SHIFT)
#define VI_VI_STEREO_CONTROL_0_HBLANK_WIDTH_RANGE                       31:24
#define VI_VI_STEREO_CONTROL_0_HBLANK_WIDTH_WOFFSET                     0x0
#define VI_VI_STEREO_CONTROL_0_HBLANK_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_HBLANK_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_HBLANK_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_STEREO_CONTROL_0_HBLANK_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_VI_CSIA_PATTERN_GEN_SIZE_0  
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0                   _MK_ADDR_CONST(0xa5)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_SECURE                    0x0
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_WORD_COUNT                        0x1
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_READ_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_H_COUNT_MAX_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_H_COUNT_MAX_FIELD                 _MK_FIELD_CONST(0x3fff, VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_H_COUNT_MAX_SHIFT)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_H_COUNT_MAX_RANGE                 13:0
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_H_COUNT_MAX_WOFFSET                       0x0
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_H_COUNT_MAX_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_H_COUNT_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_H_COUNT_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_H_COUNT_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_V_COUNT_MAX_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_V_COUNT_MAX_FIELD                 _MK_FIELD_CONST(0x3fff, VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_V_COUNT_MAX_SHIFT)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_V_COUNT_MAX_RANGE                 29:16
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_V_COUNT_MAX_WOFFSET                       0x0
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_V_COUNT_MAX_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_V_COUNT_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_V_COUNT_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_SIZE_0_CSIA_PG_V_COUNT_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_CSIA_PATTERN_GEN_CONTROL_0  
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0                        _MK_ADDR_CONST(0xa6)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_SECURE                         0x0
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_WORD_COUNT                     0x1
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x2)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x30f)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x30f)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x30f)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_SHIFT)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_RANGE                   0:0
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_WOFFSET                 0x0
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_INIT_ENUM                       DISABLED
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_SHIFT                    _MK_SHIFT_CONST(1)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_FIELD                    _MK_FIELD_CONST(0x1, VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_SHIFT)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_RANGE                    1:1
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_WOFFSET                  0x0
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_INIT_ENUM                        BAYER
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_YUV                      _MK_ENUM_CONST(0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_BAYER_BAYER                    _MK_ENUM_CONST(1)

#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_H_COUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_H_COUNT_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_H_COUNT_SHIFT)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_H_COUNT_RANGE                     2:2
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_H_COUNT_WOFFSET                   0x0
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_H_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_H_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_H_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_H_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_V_COUNT_SHIFT                     _MK_SHIFT_CONST(3)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_V_COUNT_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_V_COUNT_SHIFT)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_V_COUNT_RANGE                     3:3
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_V_COUNT_WOFFSET                   0x0
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_V_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_V_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_V_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_ZERO_V_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_UPDATE_CYCLES_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_UPDATE_CYCLES_FIELD                    _MK_FIELD_CONST(0x3, VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_UPDATE_CYCLES_SHIFT)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_UPDATE_CYCLES_RANGE                    9:8
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_UPDATE_CYCLES_WOFFSET                  0x0
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_UPDATE_CYCLES_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_UPDATE_CYCLES_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_UPDATE_CYCLES_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CSIA_PATTERN_GEN_CONTROL_0_CSIA_PG_UPDATE_CYCLES_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_VI_CSIB_PATTERN_GEN_SIZE_0  
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0                   _MK_ADDR_CONST(0xa7)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_SECURE                    0x0
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_WORD_COUNT                        0x1
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_READ_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_H_COUNT_MAX_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_H_COUNT_MAX_FIELD                 _MK_FIELD_CONST(0x3fff, VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_H_COUNT_MAX_SHIFT)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_H_COUNT_MAX_RANGE                 13:0
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_H_COUNT_MAX_WOFFSET                       0x0
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_H_COUNT_MAX_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_H_COUNT_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_H_COUNT_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_H_COUNT_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_V_COUNT_MAX_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_V_COUNT_MAX_FIELD                 _MK_FIELD_CONST(0x3fff, VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_V_COUNT_MAX_SHIFT)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_V_COUNT_MAX_RANGE                 29:16
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_V_COUNT_MAX_WOFFSET                       0x0
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_V_COUNT_MAX_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_V_COUNT_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_V_COUNT_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_SIZE_0_CSIB_PG_V_COUNT_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_CSIB_PATTERN_GEN_CONTROL_0  
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0                        _MK_ADDR_CONST(0xa8)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_SECURE                         0x0
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_WORD_COUNT                     0x1
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x2)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x30f)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x30f)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x30f)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_SHIFT)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_RANGE                   0:0
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_WOFFSET                 0x0
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_INIT_ENUM                       DISABLED
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_SHIFT                    _MK_SHIFT_CONST(1)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_FIELD                    _MK_FIELD_CONST(0x1, VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_SHIFT)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_RANGE                    1:1
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_WOFFSET                  0x0
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_INIT_ENUM                        BAYER
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_YUV                      _MK_ENUM_CONST(0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_BAYER_BAYER                    _MK_ENUM_CONST(1)

#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_H_COUNT_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_H_COUNT_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_H_COUNT_SHIFT)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_H_COUNT_RANGE                     2:2
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_H_COUNT_WOFFSET                   0x0
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_H_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_H_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_H_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_H_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_V_COUNT_SHIFT                     _MK_SHIFT_CONST(3)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_V_COUNT_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_V_COUNT_SHIFT)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_V_COUNT_RANGE                     3:3
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_V_COUNT_WOFFSET                   0x0
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_V_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_V_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_V_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_ZERO_V_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_UPDATE_CYCLES_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_UPDATE_CYCLES_FIELD                    _MK_FIELD_CONST(0x3, VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_UPDATE_CYCLES_SHIFT)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_UPDATE_CYCLES_RANGE                    9:8
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_UPDATE_CYCLES_WOFFSET                  0x0
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_UPDATE_CYCLES_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_UPDATE_CYCLES_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_UPDATE_CYCLES_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_CSIB_PATTERN_GEN_CONTROL_0_CSIB_PG_UPDATE_CYCLES_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_VI_INPUT_STREAM_CONTROL_0  
#define CSI_VI_INPUT_STREAM_CONTROL_0                   _MK_ADDR_CONST(0x200)
#define CSI_VI_INPUT_STREAM_CONTROL_0_SECURE                    0x0
#define CSI_VI_INPUT_STREAM_CONTROL_0_WORD_COUNT                        0x1
#define CSI_VI_INPUT_STREAM_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x80)
#define CSI_VI_INPUT_STREAM_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x80)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_SHIFT                  _MK_SHIFT_CONST(7)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_FIELD                  _MK_FIELD_CONST(0x1, CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_SHIFT)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_RANGE                  7:7
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_WOFFSET                        0x0
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_VSYNC_SF                       _MK_ENUM_CONST(0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_NO_VSYNC_SF                    _MK_ENUM_CONST(1)


// Reserved address 513 [0x201] 

// Register CSI_HOST_INPUT_STREAM_CONTROL_0  
#define CSI_HOST_INPUT_STREAM_CONTROL_0                 _MK_ADDR_CONST(0x202)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_SECURE                  0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_WORD_COUNT                      0x1
#define CSI_HOST_INPUT_STREAM_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1fff018f)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1fff008f)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_FIELD                  _MK_FIELD_CONST(0xf, CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_SHIFT)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_RANGE                  3:0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_WOFFSET                        0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_PAYLOAD_ONLY                   _MK_ENUM_CONST(0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_PACKETS                        _MK_ENUM_CONST(1)

#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SHIFT                       _MK_SHIFT_CONST(7)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_FIELD                       _MK_FIELD_CONST(0x1, CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SHIFT)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_RANGE                       7:7
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_WOFFSET                     0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_LINE_COUNTER                        _MK_ENUM_CONST(0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SHORT_PACKETS                       _MK_ENUM_CONST(1)

#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_FIELD                        _MK_FIELD_CONST(0x1, CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_SHIFT)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_RANGE                        8:8
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_WOFFSET                      0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_FIELD                 _MK_FIELD_CONST(0x1fff, CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_SHIFT)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_RANGE                 28:16
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_WOFFSET                       0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 515 [0x203] 

// Register CSI_INPUT_STREAM_A_CONTROL_0  
#define CSI_INPUT_STREAM_A_CONTROL_0                    _MK_ADDR_CONST(0x204)
#define CSI_INPUT_STREAM_A_CONTROL_0_SECURE                     0x0
#define CSI_INPUT_STREAM_A_CONTROL_0_WORD_COUNT                         0x1
#define CSI_INPUT_STREAM_A_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0xff0001)
#define CSI_INPUT_STREAM_A_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x1ff0013)
#define CSI_INPUT_STREAM_A_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1ff0013)
#define CSI_INPUT_STREAM_A_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1ff0013)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_FIELD                      _MK_FIELD_CONST(0x3, CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_SHIFT)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_RANGE                      1:0
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_WOFFSET                    0x0
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_DEFAULT                    _MK_MASK_CONST(0x1)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_RANGE                   4:4
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_WOFFSET                 0x0
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_FIELD                  _MK_FIELD_CONST(0x1ff, CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_SHIFT)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_RANGE                  24:16
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_WOFFSET                        0x0
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0xff)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 517 [0x205] 

// Register CSI_PIXEL_STREAM_A_CONTROL0_0  
#define CSI_PIXEL_STREAM_A_CONTROL0_0                   _MK_ADDR_CONST(0x206)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_SECURE                    0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_A_CONTROL0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_READ_MASK                         _MK_MASK_CONST(0x3b3ffff7)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_WRITE_MASK                        _MK_MASK_CONST(0x3b3ffff7)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_FIELD                       _MK_FIELD_CONST(0x7, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_RANGE                       2:0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_CSI_A                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_CSI_B                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_VI_PORT                     _MK_ENUM_CONST(6)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_HOST                        _MK_ENUM_CONST(7)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SHIFT                       _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_RANGE                       4:4
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_NOT_SENT                    _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SENT                        _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_FIELD                     _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_RANGE                     5:5
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_SHIFT                   _MK_SHIFT_CONST(6)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_RANGE                   6:6
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_REGISTER                        _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_HEADER                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_SHIFT                   _MK_SHIFT_CONST(7)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_RANGE                   7:7
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_FIELD                   _MK_FIELD_CONST(0x3f, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RANGE                   13:8
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_YUV420_8                        _MK_ENUM_CONST(24)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_YUV420_10                       _MK_ENUM_CONST(25)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_LEG_YUV420_8                    _MK_ENUM_CONST(26)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_YUV420CSPS_8                    _MK_ENUM_CONST(28)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_YUV420CSPS_10                   _MK_ENUM_CONST(29)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_YUV422_8                        _MK_ENUM_CONST(30)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_YUV422_10                       _MK_ENUM_CONST(31)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RGB444                  _MK_ENUM_CONST(32)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RGB555                  _MK_ENUM_CONST(33)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RGB565                  _MK_ENUM_CONST(34)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RGB666                  _MK_ENUM_CONST(35)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RGB888                  _MK_ENUM_CONST(36)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RAW6                    _MK_ENUM_CONST(40)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RAW7                    _MK_ENUM_CONST(41)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RAW8                    _MK_ENUM_CONST(42)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RAW10                   _MK_ENUM_CONST(43)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RAW12                   _MK_ENUM_CONST(44)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_RAW14                   _MK_ENUM_CONST(45)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_ARB_DT1                 _MK_ENUM_CONST(48)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_ARB_DT2                 _MK_ENUM_CONST(49)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_ARB_DT3                 _MK_ENUM_CONST(50)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_TYPE_ARB_DT4                 _MK_ENUM_CONST(51)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_SHIFT                  _MK_SHIFT_CONST(14)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_FIELD                  _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_RANGE                  15:14
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_WOFFSET                        0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_ONE                    _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_TWO                    _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_THREE                  _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_VIRTUAL_CHANNEL_ID_FOUR                   _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_FIELD                       _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_RANGE                       19:16
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_ARBITRARY                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_PIXEL                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_PIXEL_REP                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_STORE                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_SHIFT                       _MK_SHIFT_CONST(20)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_FIELD                       _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_RANGE                       21:20
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_DISCARD                     _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_EMBEDDED                    _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_SHIFT                      _MK_SHIFT_CONST(24)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_FIELD                      _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_RANGE                      25:24
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_WOFFSET                    0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_PAD0S                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_PAD1S                      _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_NOPAD                      _MK_ENUM_CONST(2)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_RANGE                    27:27
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_SHIFT                   _MK_SHIFT_CONST(28)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_FIELD                   _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_RANGE                   29:28
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_PAD0S                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_PAD1S                   _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_NOPAD                   _MK_ENUM_CONST(2)


// Register CSI_PIXEL_STREAM_A_CONTROL1_0  
#define CSI_PIXEL_STREAM_A_CONTROL1_0                   _MK_ADDR_CONST(0x207)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_SECURE                    0x0
#define CSI_PIXEL_STREAM_A_CONTROL1_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_A_CONTROL1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_RANGE                     3:0
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_FIELD                        _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_RANGE                        7:4
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_A_WORD_COUNT_0  
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0                 _MK_ADDR_CONST(0x208)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_SECURE                  0x0
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_WORD_COUNT                      0x1
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_CSI_PPA_WORD_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_CSI_PPA_WORD_COUNT_FIELD                        _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_A_WORD_COUNT_0_CSI_PPA_WORD_COUNT_SHIFT)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_CSI_PPA_WORD_COUNT_RANGE                        15:0
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_CSI_PPA_WORD_COUNT_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_CSI_PPA_WORD_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_CSI_PPA_WORD_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_CSI_PPA_WORD_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_WORD_COUNT_0_CSI_PPA_WORD_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_A_GAP_0  
#define CSI_PIXEL_STREAM_A_GAP_0                        _MK_ADDR_CONST(0x209)
#define CSI_PIXEL_STREAM_A_GAP_0_SECURE                         0x0
#define CSI_PIXEL_STREAM_A_GAP_0_WORD_COUNT                     0x1
#define CSI_PIXEL_STREAM_A_GAP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_A_GAP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_A_GAP_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_FIELD                 _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_RANGE                 15:0
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_FIELD                        _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_RANGE                        31:16
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_PPA_COMMAND_0  
#define CSI_PIXEL_STREAM_PPA_COMMAND_0                  _MK_ADDR_CONST(0x20a)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_SECURE                   0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_WORD_COUNT                       0x1
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_READ_MASK                        _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_WRITE_MASK                       _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_FIELD                     _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_RANGE                     1:0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_NOP                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_DISABLE                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_RST                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_SHIFT                        _MK_SHIFT_CONST(2)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_FIELD                        _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_RANGE                        2:2
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_DISABLE                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_ENABLE                       _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_SHIFT                 _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_FIELD                 _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_RANGE                 4:4
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_FSPKT                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_VSYNC                 _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_RANGE                     11:8
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_SHIFT                     _MK_SHIFT_CONST(12)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_RANGE                     15:12
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 523 [0x20b] 

// Reserved address 524 [0x20c] 

// Reserved address 525 [0x20d] 

// Reserved address 526 [0x20e] 

// Register CSI_INPUT_STREAM_B_CONTROL_0  
#define CSI_INPUT_STREAM_B_CONTROL_0                    _MK_ADDR_CONST(0x20f)
#define CSI_INPUT_STREAM_B_CONTROL_0_SECURE                     0x0
#define CSI_INPUT_STREAM_B_CONTROL_0_WORD_COUNT                         0x1
#define CSI_INPUT_STREAM_B_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x7f0001)
#define CSI_INPUT_STREAM_B_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xff0013)
#define CSI_INPUT_STREAM_B_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xff0013)
#define CSI_INPUT_STREAM_B_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xff0013)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_FIELD                      _MK_FIELD_CONST(0x3, CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_SHIFT)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_RANGE                      1:0
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_WOFFSET                    0x0
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_DEFAULT                    _MK_MASK_CONST(0x1)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_RANGE                   4:4
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_WOFFSET                 0x0
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_FIELD                  _MK_FIELD_CONST(0xff, CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_SHIFT)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_RANGE                  23:16
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_WOFFSET                        0x0
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0x7f)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 528 [0x210] 

// Register CSI_PIXEL_STREAM_B_CONTROL0_0  
#define CSI_PIXEL_STREAM_B_CONTROL0_0                   _MK_ADDR_CONST(0x211)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_SECURE                    0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_B_CONTROL0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_READ_MASK                         _MK_MASK_CONST(0x3b3ffff7)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_WRITE_MASK                        _MK_MASK_CONST(0x3b3ffff7)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_FIELD                       _MK_FIELD_CONST(0x7, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_RANGE                       2:0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_CSI_A                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_CSI_B                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_VI_PORT                     _MK_ENUM_CONST(6)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_HOST                        _MK_ENUM_CONST(7)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SHIFT                       _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_RANGE                       4:4
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_NOT_SENT                    _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SENT                        _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_FIELD                     _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_RANGE                     5:5
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_SHIFT                   _MK_SHIFT_CONST(6)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_RANGE                   6:6
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_REGISTER                        _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_HEADER                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_SHIFT                   _MK_SHIFT_CONST(7)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_RANGE                   7:7
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_FIELD                   _MK_FIELD_CONST(0x3f, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RANGE                   13:8
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_YUV420_8                        _MK_ENUM_CONST(24)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_YUV420_10                       _MK_ENUM_CONST(25)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_LEG_YUV420_8                    _MK_ENUM_CONST(26)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_YUV420CSPS_8                    _MK_ENUM_CONST(28)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_YUV420CSPS_10                   _MK_ENUM_CONST(29)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_YUV422_8                        _MK_ENUM_CONST(30)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_YUV422_10                       _MK_ENUM_CONST(31)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RGB444                  _MK_ENUM_CONST(32)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RGB555                  _MK_ENUM_CONST(33)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RGB565                  _MK_ENUM_CONST(34)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RGB666                  _MK_ENUM_CONST(35)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RGB888                  _MK_ENUM_CONST(36)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RAW6                    _MK_ENUM_CONST(40)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RAW7                    _MK_ENUM_CONST(41)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RAW8                    _MK_ENUM_CONST(42)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RAW10                   _MK_ENUM_CONST(43)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RAW12                   _MK_ENUM_CONST(44)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_RAW14                   _MK_ENUM_CONST(45)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_ARB_DT1                 _MK_ENUM_CONST(48)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_ARB_DT2                 _MK_ENUM_CONST(49)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_ARB_DT3                 _MK_ENUM_CONST(50)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_TYPE_ARB_DT4                 _MK_ENUM_CONST(51)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_SHIFT                  _MK_SHIFT_CONST(14)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_FIELD                  _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_RANGE                  15:14
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_WOFFSET                        0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_ONE                    _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_TWO                    _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_THREE                  _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_VIRTUAL_CHANNEL_ID_FOUR                   _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_FIELD                       _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_RANGE                       19:16
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_ARBITRARY                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_PIXEL                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_PIXEL_REP                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_STORE                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_SHIFT                       _MK_SHIFT_CONST(20)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_FIELD                       _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_RANGE                       21:20
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_DISCARD                     _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_EMBEDDED                    _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_SHIFT                      _MK_SHIFT_CONST(24)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_FIELD                      _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_RANGE                      25:24
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_WOFFSET                    0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_PAD0S                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_PAD1S                      _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_NOPAD                      _MK_ENUM_CONST(2)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_RANGE                    27:27
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_SHIFT                   _MK_SHIFT_CONST(28)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_FIELD                   _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_RANGE                   29:28
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_PAD0S                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_PAD1S                   _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_NOPAD                   _MK_ENUM_CONST(2)


// Register CSI_PIXEL_STREAM_B_CONTROL1_0  
#define CSI_PIXEL_STREAM_B_CONTROL1_0                   _MK_ADDR_CONST(0x212)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_SECURE                    0x0
#define CSI_PIXEL_STREAM_B_CONTROL1_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_B_CONTROL1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_RANGE                     3:0
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_FIELD                        _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_RANGE                        7:4
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_B_WORD_COUNT_0  
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0                 _MK_ADDR_CONST(0x213)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_SECURE                  0x0
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_WORD_COUNT                      0x1
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_CSI_PPB_WORD_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_CSI_PPB_WORD_COUNT_FIELD                        _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_B_WORD_COUNT_0_CSI_PPB_WORD_COUNT_SHIFT)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_CSI_PPB_WORD_COUNT_RANGE                        15:0
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_CSI_PPB_WORD_COUNT_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_CSI_PPB_WORD_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_CSI_PPB_WORD_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_CSI_PPB_WORD_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_WORD_COUNT_0_CSI_PPB_WORD_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_B_GAP_0  
#define CSI_PIXEL_STREAM_B_GAP_0                        _MK_ADDR_CONST(0x214)
#define CSI_PIXEL_STREAM_B_GAP_0_SECURE                         0x0
#define CSI_PIXEL_STREAM_B_GAP_0_WORD_COUNT                     0x1
#define CSI_PIXEL_STREAM_B_GAP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_B_GAP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_B_GAP_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_FIELD                 _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_RANGE                 15:0
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_FIELD                        _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_RANGE                        31:16
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_PPB_COMMAND_0  
#define CSI_PIXEL_STREAM_PPB_COMMAND_0                  _MK_ADDR_CONST(0x215)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_SECURE                   0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_WORD_COUNT                       0x1
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_READ_MASK                        _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_WRITE_MASK                       _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_FIELD                     _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_RANGE                     1:0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_NOP                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_DISABLE                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_RST                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_SHIFT                        _MK_SHIFT_CONST(2)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_FIELD                        _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_RANGE                        2:2
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_DISABLE                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_ENABLE                       _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_SHIFT                 _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_FIELD                 _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_RANGE                 4:4
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_FSPKT                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_VSYNC                 _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_RANGE                     11:8
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_SHIFT                     _MK_SHIFT_CONST(12)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_RANGE                     15:12
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 534 [0x216] 

// Reserved address 535 [0x217] 

// Reserved address 536 [0x218] 

// Reserved address 537 [0x219] 

// Register CSI_PHY_CIL_COMMAND_0  
#define CSI_PHY_CIL_COMMAND_0                   _MK_ADDR_CONST(0x21a)
#define CSI_PHY_CIL_COMMAND_0_SECURE                    0x0
#define CSI_PHY_CIL_COMMAND_0_WORD_COUNT                        0x1
#define CSI_PHY_CIL_COMMAND_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define CSI_PHY_CIL_COMMAND_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define CSI_PHY_CIL_COMMAND_0_WRITE_MASK                        _MK_MASK_CONST(0x30003)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_FIELD                        _MK_FIELD_CONST(0x3, CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_SHIFT)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_RANGE                        1:0
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_WOFFSET                      0x0
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_NOP                  _MK_ENUM_CONST(0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_DISABLE                      _MK_ENUM_CONST(2)

#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_FIELD                        _MK_FIELD_CONST(0x3, CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_SHIFT)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_RANGE                        17:16
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_WOFFSET                      0x0
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_NOP                  _MK_ENUM_CONST(0)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_DISABLE                      _MK_ENUM_CONST(2)


// Register CSI_PHY_CILA_CONTROL0_0  
#define CSI_PHY_CILA_CONTROL0_0                 _MK_ADDR_CONST(0x21b)
#define CSI_PHY_CILA_CONTROL0_0_SECURE                  0x0
#define CSI_PHY_CILA_CONTROL0_0_WORD_COUNT                      0x1
#define CSI_PHY_CILA_CONTROL0_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define CSI_PHY_CILA_CONTROL0_0_RESET_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILA_CONTROL0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_READ_MASK                       _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILA_CONTROL0_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_SHIFT)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_RANGE                   3:0
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_DEFAULT                 _MK_MASK_CONST(0x2)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_SHIFT                        _MK_SHIFT_CONST(5)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_FIELD                        _MK_FIELD_CONST(0x1, CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_SHIFT)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_RANGE                        5:5
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_WOFFSET                      0x0
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_SHIFT)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_RANGE                   11:8
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_PHY_CILB_CONTROL0_0  
#define CSI_PHY_CILB_CONTROL0_0                 _MK_ADDR_CONST(0x21c)
#define CSI_PHY_CILB_CONTROL0_0_SECURE                  0x0
#define CSI_PHY_CILB_CONTROL0_0_WORD_COUNT                      0x1
#define CSI_PHY_CILB_CONTROL0_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define CSI_PHY_CILB_CONTROL0_0_RESET_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILB_CONTROL0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_READ_MASK                       _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILB_CONTROL0_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_SHIFT)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_RANGE                   3:0
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_DEFAULT                 _MK_MASK_CONST(0x2)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_SHIFT                        _MK_SHIFT_CONST(5)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_FIELD                        _MK_FIELD_CONST(0x1, CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_SHIFT)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_RANGE                        5:5
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_WOFFSET                      0x0
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_SHIFT)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_RANGE                   11:8
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 541 [0x21d] 

// Register CSI_CSI_PIXEL_PARSER_STATUS_0  
#define CSI_CSI_PIXEL_PARSER_STATUS_0                   _MK_ADDR_CONST(0x21e)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_SECURE                    0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_WORD_COUNT                        0x1
#define CSI_CSI_PIXEL_PARSER_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xcfffcfff)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_HDR_ERR_COR_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_HDR_ERR_COR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_HDR_ERR_COR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_HDR_ERR_COR_RANGE                     0:0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_HDR_ERR_COR_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_HDR_ERR_COR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_HDR_ERR_COR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_HDR_ERR_COR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_HDR_ERR_COR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_ILL_WD_CNT_SHIFT                      _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_ILL_WD_CNT_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_ILL_WD_CNT_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_ILL_WD_CNT_RANGE                      1:1
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_ILL_WD_CNT_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_ILL_WD_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_ILL_WD_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_ILL_WD_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_ILL_WD_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PROCESSED_SHIFT                    _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PROCESSED_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PROCESSED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PROCESSED_RANGE                    2:2
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PROCESSED_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PROCESSED_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PROCESSED_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PROCESSED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PROCESSED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PKT_DROPPED_SHIFT                  _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PKT_DROPPED_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PKT_DROPPED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PKT_DROPPED_RANGE                  3:3
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PKT_DROPPED_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PKT_DROPPED_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PKT_DROPPED_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PKT_DROPPED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SL_PKT_DROPPED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_PL_CRC_ERR_SHIFT                      _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_PL_CRC_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_PL_CRC_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_PL_CRC_ERR_RANGE                      4:4
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_PL_CRC_ERR_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_PL_CRC_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_PL_CRC_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_PL_CRC_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_PL_CRC_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_FIFO_OVRF_SHIFT                       _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_FIFO_OVRF_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_FIFO_OVRF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_FIFO_OVRF_RANGE                       5:5
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_FIFO_OVRF_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_FIFO_OVRF_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_FIFO_OVRF_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_FIFO_OVRF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_FIFO_OVRF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_STMERR_SHIFT                  _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_STMERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_STMERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_STMERR_RANGE                  6:6
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_STMERR_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_STMERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_STMERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_STMERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_STMERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SHORT_FRAME_SHIFT                     _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SHORT_FRAME_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SHORT_FRAME_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SHORT_FRAME_RANGE                     7:7
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SHORT_FRAME_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SHORT_FRAME_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SHORT_FRAME_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SHORT_FRAME_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SHORT_FRAME_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_EXTRA_SF_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_EXTRA_SF_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_EXTRA_SF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_EXTRA_SF_RANGE                        8:8
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_EXTRA_SF_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_EXTRA_SF_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_EXTRA_SF_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_EXTRA_SF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_EXTRA_SF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_INTERFRAME_LINE_SHIFT                 _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_INTERFRAME_LINE_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_INTERFRAME_LINE_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_INTERFRAME_LINE_RANGE                 9:9
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_INTERFRAME_LINE_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_INTERFRAME_LINE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_INTERFRAME_LINE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_INTERFRAME_LINE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_INTERFRAME_LINE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_1_SHIFT                  _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_1_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_1_RANGE                  10:10
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_1_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_2_SHIFT                  _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_2_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_2_RANGE                  11:11
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_2_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_2_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPA_SPARE_STATUS_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPA_UNC_HDR_ERR_SHIFT                     _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPA_UNC_HDR_ERR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_HPA_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPA_UNC_HDR_ERR_RANGE                     14:14
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPA_UNC_HDR_ERR_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPA_UNC_HDR_ERR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPA_UNC_HDR_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPA_UNC_HDR_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPA_UNC_HDR_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPB_UNC_HDR_ERR_SHIFT                     _MK_SHIFT_CONST(15)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPB_UNC_HDR_ERR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_HPB_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPB_UNC_HDR_ERR_RANGE                     15:15
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPB_UNC_HDR_ERR_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPB_UNC_HDR_ERR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPB_UNC_HDR_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPB_UNC_HDR_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPB_UNC_HDR_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_HDR_ERR_COR_SHIFT                     _MK_SHIFT_CONST(16)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_HDR_ERR_COR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_HDR_ERR_COR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_HDR_ERR_COR_RANGE                     16:16
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_HDR_ERR_COR_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_HDR_ERR_COR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_HDR_ERR_COR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_HDR_ERR_COR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_HDR_ERR_COR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_ILL_WD_CNT_SHIFT                      _MK_SHIFT_CONST(17)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_ILL_WD_CNT_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_ILL_WD_CNT_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_ILL_WD_CNT_RANGE                      17:17
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_ILL_WD_CNT_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_ILL_WD_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_ILL_WD_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_ILL_WD_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_ILL_WD_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PROCESSED_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PROCESSED_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PROCESSED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PROCESSED_RANGE                    18:18
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PROCESSED_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PROCESSED_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PROCESSED_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PROCESSED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PROCESSED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PKT_DROPPED_SHIFT                  _MK_SHIFT_CONST(19)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PKT_DROPPED_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PKT_DROPPED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PKT_DROPPED_RANGE                  19:19
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PKT_DROPPED_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PKT_DROPPED_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PKT_DROPPED_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PKT_DROPPED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SL_PKT_DROPPED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_PL_CRC_ERR_SHIFT                      _MK_SHIFT_CONST(20)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_PL_CRC_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_PL_CRC_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_PL_CRC_ERR_RANGE                      20:20
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_PL_CRC_ERR_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_PL_CRC_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_PL_CRC_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_PL_CRC_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_PL_CRC_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_FIFO_OVRF_SHIFT                       _MK_SHIFT_CONST(21)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_FIFO_OVRF_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_FIFO_OVRF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_FIFO_OVRF_RANGE                       21:21
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_FIFO_OVRF_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_FIFO_OVRF_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_FIFO_OVRF_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_FIFO_OVRF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_FIFO_OVRF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_STMERR_SHIFT                  _MK_SHIFT_CONST(22)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_STMERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_STMERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_STMERR_RANGE                  22:22
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_STMERR_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_STMERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_STMERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_STMERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_STMERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SHORT_FRAME_SHIFT                     _MK_SHIFT_CONST(23)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SHORT_FRAME_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SHORT_FRAME_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SHORT_FRAME_RANGE                     23:23
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SHORT_FRAME_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SHORT_FRAME_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SHORT_FRAME_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SHORT_FRAME_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SHORT_FRAME_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_EXTRA_SF_SHIFT                        _MK_SHIFT_CONST(24)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_EXTRA_SF_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_EXTRA_SF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_EXTRA_SF_RANGE                        24:24
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_EXTRA_SF_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_EXTRA_SF_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_EXTRA_SF_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_EXTRA_SF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_EXTRA_SF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_INTERFRAME_LINE_SHIFT                 _MK_SHIFT_CONST(25)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_INTERFRAME_LINE_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_INTERFRAME_LINE_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_INTERFRAME_LINE_RANGE                 25:25
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_INTERFRAME_LINE_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_INTERFRAME_LINE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_INTERFRAME_LINE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_INTERFRAME_LINE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_INTERFRAME_LINE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_1_SHIFT                  _MK_SHIFT_CONST(26)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_1_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_1_RANGE                  26:26
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_1_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_2_SHIFT                  _MK_SHIFT_CONST(27)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_2_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_2_RANGE                  27:27
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_2_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_2_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_PPB_SPARE_STATUS_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPV_UNC_HDR_ERR_SHIFT                     _MK_SHIFT_CONST(30)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPV_UNC_HDR_ERR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_HPV_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPV_UNC_HDR_ERR_RANGE                     30:30
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPV_UNC_HDR_ERR_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPV_UNC_HDR_ERR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPV_UNC_HDR_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPV_UNC_HDR_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPV_UNC_HDR_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPH_UNC_HDR_ERR_SHIFT                     _MK_SHIFT_CONST(31)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPH_UNC_HDR_ERR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_STATUS_0_HPH_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPH_UNC_HDR_ERR_RANGE                     31:31
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPH_UNC_HDR_ERR_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPH_UNC_HDR_ERR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPH_UNC_HDR_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPH_UNC_HDR_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_STATUS_0_HPH_UNC_HDR_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register CSI_CSI_CIL_STATUS_0  
#define CSI_CSI_CIL_STATUS_0                    _MK_ADDR_CONST(0x21f)
#define CSI_CSI_CIL_STATUS_0_SECURE                     0x0
#define CSI_CSI_CIL_STATUS_0_WORD_COUNT                         0x1
#define CSI_CSI_CIL_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x1ff81ff)
#define CSI_CSI_CIL_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_SB_ERR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_SB_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILA_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_SB_ERR_RANGE                      0:0
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_SB_ERR_WOFFSET                    0x0
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_SB_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_SB_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_SB_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_SB_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILA_SOT_MB_ERR_SHIFT                      _MK_SHIFT_CONST(1)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_MB_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILA_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_MB_ERR_RANGE                      1:1
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_MB_ERR_WOFFSET                    0x0
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_MB_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_MB_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_MB_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SOT_MB_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILA_SYNC_ESC_ERR_SHIFT                    _MK_SHIFT_CONST(2)
#define CSI_CSI_CIL_STATUS_0_CILA_SYNC_ESC_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILA_SYNC_ESC_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILA_SYNC_ESC_ERR_RANGE                    2:2
#define CSI_CSI_CIL_STATUS_0_CILA_SYNC_ESC_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_STATUS_0_CILA_SYNC_ESC_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SYNC_ESC_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SYNC_ESC_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SYNC_ESC_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILA_ESC_ENTRY_ERR_SHIFT                   _MK_SHIFT_CONST(3)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_ENTRY_ERR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILA_ESC_ENTRY_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_ENTRY_ERR_RANGE                   3:3
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_ENTRY_ERR_WOFFSET                 0x0
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_ENTRY_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_ENTRY_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_ENTRY_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_ENTRY_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILA_CTRL_ERR_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_CSI_CIL_STATUS_0_CILA_CTRL_ERR_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILA_CTRL_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILA_CTRL_ERR_RANGE                        4:4
#define CSI_CSI_CIL_STATUS_0_CILA_CTRL_ERR_WOFFSET                      0x0
#define CSI_CSI_CIL_STATUS_0_CILA_CTRL_ERR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_CTRL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_CTRL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_CTRL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILA_ESC_CMD_REC_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_CMD_REC_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILA_ESC_CMD_REC_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_CMD_REC_RANGE                     5:5
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_CMD_REC_WOFFSET                   0x0
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_CMD_REC_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_CMD_REC_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_CMD_REC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_CMD_REC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILA_ESC_DATA_REC_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_DATA_REC_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILA_ESC_DATA_REC_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_DATA_REC_RANGE                    6:6
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_DATA_REC_WOFFSET                  0x0
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_DATA_REC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_DATA_REC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_DATA_REC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_ESC_DATA_REC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_1_SHIFT                  _MK_SHIFT_CONST(7)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_1_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_1_RANGE                  7:7
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_1_WOFFSET                        0x0
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_2_SHIFT                  _MK_SHIFT_CONST(8)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_2_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_2_RANGE                  8:8
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_2_WOFFSET                        0x0
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_2_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILA_SPARE_STATUS_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_MIPI_AUTO_CAL_DONE_SHIFT                   _MK_SHIFT_CONST(15)
#define CSI_CSI_CIL_STATUS_0_MIPI_AUTO_CAL_DONE_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_MIPI_AUTO_CAL_DONE_SHIFT)
#define CSI_CSI_CIL_STATUS_0_MIPI_AUTO_CAL_DONE_RANGE                   15:15
#define CSI_CSI_CIL_STATUS_0_MIPI_AUTO_CAL_DONE_WOFFSET                 0x0
#define CSI_CSI_CIL_STATUS_0_MIPI_AUTO_CAL_DONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_MIPI_AUTO_CAL_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_MIPI_AUTO_CAL_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_MIPI_AUTO_CAL_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILB_SOT_SB_ERR_SHIFT                      _MK_SHIFT_CONST(16)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_SB_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILB_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_SB_ERR_RANGE                      16:16
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_SB_ERR_WOFFSET                    0x0
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_SB_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_SB_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_SB_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_SB_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILB_SOT_MB_ERR_SHIFT                      _MK_SHIFT_CONST(17)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_MB_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILB_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_MB_ERR_RANGE                      17:17
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_MB_ERR_WOFFSET                    0x0
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_MB_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_MB_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_MB_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SOT_MB_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILB_SYNC_ESC_ERR_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_CSI_CIL_STATUS_0_CILB_SYNC_ESC_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILB_SYNC_ESC_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILB_SYNC_ESC_ERR_RANGE                    18:18
#define CSI_CSI_CIL_STATUS_0_CILB_SYNC_ESC_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_STATUS_0_CILB_SYNC_ESC_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SYNC_ESC_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SYNC_ESC_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SYNC_ESC_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILB_ESC_ENTRY_ERR_SHIFT                   _MK_SHIFT_CONST(19)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_ENTRY_ERR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILB_ESC_ENTRY_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_ENTRY_ERR_RANGE                   19:19
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_ENTRY_ERR_WOFFSET                 0x0
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_ENTRY_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_ENTRY_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_ENTRY_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_ENTRY_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILB_CTRL_ERR_SHIFT                        _MK_SHIFT_CONST(20)
#define CSI_CSI_CIL_STATUS_0_CILB_CTRL_ERR_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILB_CTRL_ERR_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILB_CTRL_ERR_RANGE                        20:20
#define CSI_CSI_CIL_STATUS_0_CILB_CTRL_ERR_WOFFSET                      0x0
#define CSI_CSI_CIL_STATUS_0_CILB_CTRL_ERR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_CTRL_ERR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_CTRL_ERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_CTRL_ERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILB_ESC_CMD_REC_SHIFT                     _MK_SHIFT_CONST(21)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_CMD_REC_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILB_ESC_CMD_REC_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_CMD_REC_RANGE                     21:21
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_CMD_REC_WOFFSET                   0x0
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_CMD_REC_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_CMD_REC_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_CMD_REC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_CMD_REC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILB_ESC_DATA_REC_SHIFT                    _MK_SHIFT_CONST(22)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_DATA_REC_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILB_ESC_DATA_REC_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_DATA_REC_RANGE                    22:22
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_DATA_REC_WOFFSET                  0x0
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_DATA_REC_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_DATA_REC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_DATA_REC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_ESC_DATA_REC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_1_SHIFT                  _MK_SHIFT_CONST(23)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_1_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_1_RANGE                  23:23
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_1_WOFFSET                        0x0
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_1_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_2_SHIFT                  _MK_SHIFT_CONST(24)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_2_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_2_RANGE                  24:24
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_2_WOFFSET                        0x0
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_2_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_2_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_STATUS_0_CILB_SPARE_STATUS_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0  
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0                   _MK_ADDR_CONST(0x220)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_SECURE                    0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_WORD_COUNT                        0x1
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_RESET_MASK                        _MK_MASK_CONST(0xcfffcfff)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_READ_MASK                         _MK_MASK_CONST(0xcfffcfff)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_WRITE_MASK                        _MK_MASK_CONST(0xcfffcfff)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_RANGE                    0:0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_SHIFT                     _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_RANGE                     1:1
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_SHIFT                   _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_RANGE                   2:2
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_RANGE                 3:3
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_RANGE                     4:4
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_SHIFT                      _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_RANGE                      5:5
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_SHIFT                 _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_RANGE                 6:6
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_SHIFT                    _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_RANGE                    7:7
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_SHIFT                       _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_RANGE                       8:8
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_SHIFT                        _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_RANGE                        9:9
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_SHIFT                 _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_RANGE                 10:10
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_SHIFT                 _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_RANGE                 11:11
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_RANGE                    14:14
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(15)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_RANGE                    15:15
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(16)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_RANGE                    16:16
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_SHIFT                     _MK_SHIFT_CONST(17)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_RANGE                     17:17
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_SHIFT                   _MK_SHIFT_CONST(18)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_RANGE                   18:18
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_SHIFT                 _MK_SHIFT_CONST(19)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_RANGE                 19:19
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(20)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_RANGE                     20:20
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_SHIFT                      _MK_SHIFT_CONST(21)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_RANGE                      21:21
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_SHIFT                 _MK_SHIFT_CONST(22)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_RANGE                 22:22
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_SHIFT                    _MK_SHIFT_CONST(23)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_RANGE                    23:23
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_SHIFT                       _MK_SHIFT_CONST(24)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_RANGE                       24:24
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_SHIFT                        _MK_SHIFT_CONST(25)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_RANGE                        25:25
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_SHIFT                 _MK_SHIFT_CONST(26)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_RANGE                 26:26
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_SHIFT                 _MK_SHIFT_CONST(27)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_RANGE                 27:27
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(30)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_RANGE                    30:30
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(31)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_RANGE                    31:31
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)


// Register CSI_CSI_CIL_INTERRUPT_MASK_0  
#define CSI_CSI_CIL_INTERRUPT_MASK_0                    _MK_ADDR_CONST(0x221)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_SECURE                     0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_WORD_COUNT                         0x1
#define CSI_CSI_CIL_INTERRUPT_MASK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_RESET_MASK                         _MK_MASK_CONST(0x3ff83ff)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_READ_MASK                  _MK_MASK_CONST(0x3ff83ff)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff83ff)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_RANGE                     0:0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_RANGE                     1:1
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_SHIFT                   _MK_SHIFT_CONST(2)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_RANGE                   2:2
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(3)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_RANGE                  3:3
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_SHIFT                       _MK_SHIFT_CONST(4)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_RANGE                       4:4
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_RANGE                    5:5
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_SHIFT                   _MK_SHIFT_CONST(6)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_RANGE                   6:6
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_SHIFT                 _MK_SHIFT_CONST(7)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_RANGE                 7:7
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_SHIFT                 _MK_SHIFT_CONST(8)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_RANGE                 8:8
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT                      _MK_SHIFT_CONST(9)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_RANGE                      9:9
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_SHIFT                  _MK_SHIFT_CONST(15)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_RANGE                  15:15
#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_MIPI_AUTO_CAL_DONE_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(16)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_RANGE                     16:16
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(17)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_RANGE                     17:17
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_SHIFT                   _MK_SHIFT_CONST(18)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_RANGE                   18:18
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(19)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_RANGE                  19:19
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_SHIFT                       _MK_SHIFT_CONST(20)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_RANGE                       20:20
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_SHIFT                    _MK_SHIFT_CONST(21)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_RANGE                    21:21
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_SHIFT                   _MK_SHIFT_CONST(22)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_RANGE                   22:22
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_SHIFT                 _MK_SHIFT_CONST(23)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_RANGE                 23:23
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_RANGE                 24:24
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT                      _MK_SHIFT_CONST(25)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_RANGE                      25:25
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_CIL_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)


// Register CSI_CSI_READONLY_STATUS_0  
#define CSI_CSI_READONLY_STATUS_0                       _MK_ADDR_CONST(0x222)
#define CSI_CSI_READONLY_STATUS_0_SECURE                        0x0
#define CSI_CSI_READONLY_STATUS_0_WORD_COUNT                    0x1
#define CSI_CSI_READONLY_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define CSI_CSI_READONLY_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_RANGE                  0:0
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_WOFFSET                        0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_SHIFT                  _MK_SHIFT_CONST(1)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_RANGE                  1:1
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_WOFFSET                        0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_SHIFT                   _MK_SHIFT_CONST(2)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_RANGE                   2:2
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_SHIFT                   _MK_SHIFT_CONST(3)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_RANGE                   3:3
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_RANGE                   4:4
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_RANGE                   5:5
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_SHIFT                   _MK_SHIFT_CONST(6)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_RANGE                   6:6
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_SHIFT                   _MK_SHIFT_CONST(7)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_RANGE                   7:7
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_ESCAPE_MODE_COMMAND_0  
#define CSI_ESCAPE_MODE_COMMAND_0                       _MK_ADDR_CONST(0x223)
#define CSI_ESCAPE_MODE_COMMAND_0_SECURE                        0x0
#define CSI_ESCAPE_MODE_COMMAND_0_WORD_COUNT                    0x1
#define CSI_ESCAPE_MODE_COMMAND_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_READ_MASK                     _MK_MASK_CONST(0xff00ff)
#define CSI_ESCAPE_MODE_COMMAND_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_FIELD                       _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_RANGE                       7:0
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_WOFFSET                     0x0
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_FIELD                       _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_RANGE                       23:16
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_WOFFSET                     0x0
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CSI_ESCAPE_MODE_DATA_0  
#define CSI_ESCAPE_MODE_DATA_0                  _MK_ADDR_CONST(0x224)
#define CSI_ESCAPE_MODE_DATA_0_SECURE                   0x0
#define CSI_ESCAPE_MODE_DATA_0_WORD_COUNT                       0x1
#define CSI_ESCAPE_MODE_DATA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_READ_MASK                        _MK_MASK_CONST(0xff00ff)
#define CSI_ESCAPE_MODE_DATA_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_FIELD                 _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_RANGE                 7:0
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_WOFFSET                       0x0
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_FIELD                 _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_RANGE                 23:16
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_WOFFSET                       0x0
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CSI_CILA_PAD_CONFIG0_0  
#define CSI_CILA_PAD_CONFIG0_0                  _MK_ADDR_CONST(0x225)
#define CSI_CILA_PAD_CONFIG0_0_SECURE                   0x0
#define CSI_CILA_PAD_CONFIG0_0_WORD_COUNT                       0x1
#define CSI_CILA_PAD_CONFIG0_0_RESET_VAL                        _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_RESET_MASK                       _MK_MASK_CONST(0x77f7777f)
#define CSI_CILA_PAD_CONFIG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_READ_MASK                        _MK_MASK_CONST(0x77f7777f)
#define CSI_CILA_PAD_CONFIG0_0_WRITE_MASK                       _MK_MASK_CONST(0x77f7777f)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_FIELD                      _MK_FIELD_CONST(0x3, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_RANGE                      1:0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_WOFFSET                    0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_DEFAULT                    _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_RANGE                  2:2
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_WOFFSET                        0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_DEFAULT                        _MK_MASK_CONST(0x1)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_RANGE                 3:3
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_WOFFSET                       0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_FIELD                  _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_RANGE                  6:4
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_WOFFSET                        0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_RANGE                    10:8
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_WOFFSET                  0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_RANGE                    14:12
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_WOFFSET                  0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_RANGE                 16:16
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_WOFFSET                       0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_SHIFT                     _MK_SHIFT_CONST(17)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_FIELD                     _MK_FIELD_CONST(0x3, CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_RANGE                     18:17
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_WOFFSET                   0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_SHIFT                   _MK_SHIFT_CONST(20)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_RANGE                   21:20
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_WOFFSET                 0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_SHIFT                   _MK_SHIFT_CONST(22)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_RANGE                   23:22
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_WOFFSET                 0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_RANGE                 26:24
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_WOFFSET                       0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_SHIFT                 _MK_SHIFT_CONST(28)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_RANGE                 30:28
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_WOFFSET                       0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CSI_CILA_PAD_CONFIG1_0  
#define CSI_CILA_PAD_CONFIG1_0                  _MK_ADDR_CONST(0x226)
#define CSI_CILA_PAD_CONFIG1_0_SECURE                   0x0
#define CSI_CILA_PAD_CONFIG1_0_WORD_COUNT                       0x1
#define CSI_CILA_PAD_CONFIG1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILA_PAD_CONFIG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define CSI_CILA_PAD_CONFIG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_FIELD                     _MK_FIELD_CONST(0xffff, CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_SHIFT)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RANGE                     15:0
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_WOFFSET                   0x0
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_FIELD                  _MK_FIELD_CONST(0xffff, CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_SHIFT)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_RANGE                  31:16
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_WOFFSET                        0x0
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_CILB_PAD_CONFIG0_0  
#define CSI_CILB_PAD_CONFIG0_0                  _MK_ADDR_CONST(0x227)
#define CSI_CILB_PAD_CONFIG0_0_SECURE                   0x0
#define CSI_CILB_PAD_CONFIG0_0_WORD_COUNT                       0x1
#define CSI_CILB_PAD_CONFIG0_0_RESET_VAL                        _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_RESET_MASK                       _MK_MASK_CONST(0x77f1777f)
#define CSI_CILB_PAD_CONFIG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_READ_MASK                        _MK_MASK_CONST(0x77f1777f)
#define CSI_CILB_PAD_CONFIG0_0_WRITE_MASK                       _MK_MASK_CONST(0x77f1777f)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_FIELD                      _MK_FIELD_CONST(0x3, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_RANGE                      1:0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_WOFFSET                    0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_DEFAULT                    _MK_MASK_CONST(0x3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_RANGE                  2:2
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_WOFFSET                        0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_DEFAULT                        _MK_MASK_CONST(0x1)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_RANGE                 3:3
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_WOFFSET                       0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_FIELD                  _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_RANGE                  6:4
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_WOFFSET                        0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_RANGE                    10:8
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_WOFFSET                  0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_RANGE                    14:12
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_WOFFSET                  0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_RANGE                 16:16
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_WOFFSET                       0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_SHIFT                   _MK_SHIFT_CONST(20)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_RANGE                   21:20
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_WOFFSET                 0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_SHIFT                   _MK_SHIFT_CONST(22)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_RANGE                   23:22
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_WOFFSET                 0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_RANGE                 26:24
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_WOFFSET                       0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_SHIFT                 _MK_SHIFT_CONST(28)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_RANGE                 30:28
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_WOFFSET                       0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CSI_CILB_PAD_CONFIG1_0  
#define CSI_CILB_PAD_CONFIG1_0                  _MK_ADDR_CONST(0x228)
#define CSI_CILB_PAD_CONFIG1_0_SECURE                   0x0
#define CSI_CILB_PAD_CONFIG1_0_WORD_COUNT                       0x1
#define CSI_CILB_PAD_CONFIG1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILB_PAD_CONFIG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define CSI_CILB_PAD_CONFIG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_FIELD                     _MK_FIELD_CONST(0xffff, CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_SHIFT)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RANGE                     15:0
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_WOFFSET                   0x0
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_FIELD                  _MK_FIELD_CONST(0xffff, CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_SHIFT)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_RANGE                  31:16
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_WOFFSET                        0x0
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_CIL_PAD_CONFIG0_0  
#define CSI_CIL_PAD_CONFIG0_0                   _MK_ADDR_CONST(0x229)
#define CSI_CIL_PAD_CONFIG0_0_SECURE                    0x0
#define CSI_CIL_PAD_CONFIG0_0_WORD_COUNT                        0x1
#define CSI_CIL_PAD_CONFIG0_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define CSI_CIL_PAD_CONFIG0_0_RESET_MASK                        _MK_MASK_CONST(0xff73)
#define CSI_CIL_PAD_CONFIG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_READ_MASK                         _MK_MASK_CONST(0xff73)
#define CSI_CIL_PAD_CONFIG0_0_WRITE_MASK                        _MK_MASK_CONST(0xff73)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_FIELD                     _MK_FIELD_CONST(0x1, CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_SHIFT)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_RANGE                     0:0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_WOFFSET                   0x0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_SHIFT                      _MK_SHIFT_CONST(1)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_FIELD                      _MK_FIELD_CONST(0x1, CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_SHIFT)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_RANGE                      1:1
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_WOFFSET                    0x0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_DEFAULT                    _MK_MASK_CONST(0x1)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_FIELD                        _MK_FIELD_CONST(0x7, CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_SHIFT)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_RANGE                        6:4
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_WOFFSET                      0x0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_SHIFT                       _MK_SHIFT_CONST(8)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_FIELD                       _MK_FIELD_CONST(0xff, CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_SHIFT)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_RANGE                       15:8
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_WOFFSET                     0x0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CSI_CILA_MIPI_CAL_CONFIG_0  
#define CSI_CILA_MIPI_CAL_CONFIG_0                      _MK_ADDR_CONST(0x22a)
#define CSI_CILA_MIPI_CAL_CONFIG_0_SECURE                       0x0
#define CSI_CILA_MIPI_CAL_CONFIG_0_WORD_COUNT                   0x1
#define CSI_CILA_MIPI_CAL_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x2a200000)
#define CSI_CILA_MIPI_CAL_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0xff3f1f1f)
#define CSI_CILA_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0xff3f1f1f)
#define CSI_CILA_MIPI_CAL_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0x7f3f1f1f)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_FIELD                       _MK_FIELD_CONST(0x1f, CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_SHIFT)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_RANGE                       4:0
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_WOFFSET                     0x0
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_SHIFT                       _MK_SHIFT_CONST(8)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_FIELD                       _MK_FIELD_CONST(0x1f, CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_SHIFT)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_RANGE                       12:8
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_WOFFSET                     0x0
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_FIELD                       _MK_FIELD_CONST(0x1f, CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_SHIFT)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_RANGE                       20:16
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_WOFFSET                     0x0
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_SHIFT                  _MK_SHIFT_CONST(21)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_FIELD                  _MK_FIELD_CONST(0x1, CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_SHIFT)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_RANGE                  21:21
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_WOFFSET                        0x0
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_DEFAULT                        _MK_MASK_CONST(0x1)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_PRESCALE_SHIFT                      _MK_SHIFT_CONST(24)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_PRESCALE_FIELD                      _MK_FIELD_CONST(0x3, CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_PRESCALE_SHIFT)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_PRESCALE_RANGE                      25:24
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_PRESCALE_WOFFSET                    0x0
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_PRESCALE_DEFAULT                    _MK_MASK_CONST(0x2)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_PRESCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_PRESCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_PRESCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_NOISE_FLT_SHIFT                     _MK_SHIFT_CONST(26)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_NOISE_FLT_FIELD                     _MK_FIELD_CONST(0xf, CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_NOISE_FLT_SHIFT)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_NOISE_FLT_RANGE                     29:26
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_NOISE_FLT_WOFFSET                   0x0
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_NOISE_FLT_DEFAULT                   _MK_MASK_CONST(0xa)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_NOISE_FLT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_NOISE_FLT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_NOISE_FLT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_SHIFT                      _MK_SHIFT_CONST(30)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_FIELD                      _MK_FIELD_CONST(0x1, CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_SHIFT)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_RANGE                      30:30
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_WOFFSET                    0x0
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_STARTCAL_SHIFT                      _MK_SHIFT_CONST(31)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_STARTCAL_FIELD                      _MK_FIELD_CONST(0x1, CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_STARTCAL_SHIFT)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_STARTCAL_RANGE                      31:31
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_STARTCAL_WOFFSET                    0x0
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_STARTCAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_STARTCAL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_STARTCAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_STARTCAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CSI_CILB_MIPI_CAL_CONFIG_0  
#define CSI_CILB_MIPI_CAL_CONFIG_0                      _MK_ADDR_CONST(0x22b)
#define CSI_CILB_MIPI_CAL_CONFIG_0_SECURE                       0x0
#define CSI_CILB_MIPI_CAL_CONFIG_0_WORD_COUNT                   0x1
#define CSI_CILB_MIPI_CAL_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x200000)
#define CSI_CILB_MIPI_CAL_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0x403f1f1f)
#define CSI_CILB_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0x403f1f1f)
#define CSI_CILB_MIPI_CAL_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0x403f1f1f)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_FIELD                       _MK_FIELD_CONST(0x1f, CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_SHIFT)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_RANGE                       4:0
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_WOFFSET                     0x0
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_SHIFT                       _MK_SHIFT_CONST(8)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_FIELD                       _MK_FIELD_CONST(0x1f, CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_SHIFT)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_RANGE                       12:8
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_WOFFSET                     0x0
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_FIELD                       _MK_FIELD_CONST(0x1f, CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_SHIFT)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_RANGE                       20:16
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_WOFFSET                     0x0
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_SHIFT                  _MK_SHIFT_CONST(21)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_FIELD                  _MK_FIELD_CONST(0x1, CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_SHIFT)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_RANGE                  21:21
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_WOFFSET                        0x0
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_DEFAULT                        _MK_MASK_CONST(0x1)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_SHIFT                      _MK_SHIFT_CONST(30)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_FIELD                      _MK_FIELD_CONST(0x1, CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_SHIFT)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_RANGE                      30:30
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_WOFFSET                    0x0
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CSI_CIL_MIPI_CAL_STATUS_0  
#define CSI_CIL_MIPI_CAL_STATUS_0                       _MK_ADDR_CONST(0x22c)
#define CSI_CIL_MIPI_CAL_STATUS_0_SECURE                        0x0
#define CSI_CIL_MIPI_CAL_STATUS_0_WORD_COUNT                    0x1
#define CSI_CIL_MIPI_CAL_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3800fff1)
#define CSI_CIL_MIPI_CAL_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_FIELD                 _MK_FIELD_CONST(0x1, CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_SHIFT)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_RANGE                 0:0
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_WOFFSET                       0x0
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_FIELD                        _MK_FIELD_CONST(0xf, CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_SHIFT)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_RANGE                        7:4
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_WOFFSET                      0x0
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_FIELD                    _MK_FIELD_CONST(0xf, CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_SHIFT)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_RANGE                    11:8
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_WOFFSET                  0x0
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_FIELD                    _MK_FIELD_CONST(0xf, CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_SHIFT)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_RANGE                    15:12
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_WOFFSET                  0x0
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_SHIFT                 _MK_SHIFT_CONST(27)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_FIELD                 _MK_FIELD_CONST(0x1, CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_SHIFT)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_RANGE                 27:27
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_WOFFSET                       0x0
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_SHIFT                 _MK_SHIFT_CONST(28)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_FIELD                 _MK_FIELD_CONST(0x1, CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_SHIFT)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_RANGE                 28:28
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_WOFFSET                       0x0
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSI_SHIFT                  _MK_SHIFT_CONST(29)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSI_FIELD                  _MK_FIELD_CONST(0x1, CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSI_SHIFT)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSI_RANGE                  29:29
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSI_WOFFSET                        0x0
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSI_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSI_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_CLKEN_OVERRIDE_0  
#define CSI_CLKEN_OVERRIDE_0                    _MK_ADDR_CONST(0x22d)
#define CSI_CLKEN_OVERRIDE_0_SECURE                     0x0
#define CSI_CLKEN_OVERRIDE_0_WORD_COUNT                         0x1
#define CSI_CLKEN_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0x3fff)
#define CSI_CLKEN_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0x3fff)
#define CSI_CLKEN_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_RANGE                        0:0
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_WOFFSET                      0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_RANGE                    1:1
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(2)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_RANGE                     2:2
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_WOFFSET                   0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(3)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_RANGE                     3:3
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_WOFFSET                   0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(4)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_RANGE                     4:4
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_WOFFSET                   0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_RANGE                    5:5
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_RANGE                    6:6
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(7)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_RANGE                    7:7
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_RANGE                    8:8
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(9)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_RANGE                    9:9
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(10)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_RANGE                    10:10
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_SHIFT                   _MK_SHIFT_CONST(11)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_RANGE                   11:11
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_WOFFSET                 0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_INIT_ENUM                       CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_CLK_GATED                       _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_CLK_ALWAYS_ON                   _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_SHIFT                   _MK_SHIFT_CONST(12)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_RANGE                   12:12
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_WOFFSET                 0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_INIT_ENUM                       CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_CLK_GATED                       _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_CLK_ALWAYS_ON                   _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(13)
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_RANGE                    13:13
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CIL_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)


// Register CSI_DEBUG_CONTROL_0  
#define CSI_DEBUG_CONTROL_0                     _MK_ADDR_CONST(0x22e)
#define CSI_DEBUG_CONTROL_0_SECURE                      0x0
#define CSI_DEBUG_CONTROL_0_WORD_COUNT                  0x1
#define CSI_DEBUG_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define CSI_DEBUG_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0xffffff7d)
#define CSI_DEBUG_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f01)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_FIELD                      _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_DEBUG_EN_SHIFT)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_RANGE                      0:0
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_WOFFSET                    0x0
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_SHIFT                   _MK_SHIFT_CONST(2)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_FIELD                   _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_SHIFT)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_RANGE                   2:2
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_WOFFSET                 0x0
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_SHIFT                   _MK_SHIFT_CONST(3)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_FIELD                   _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_SHIFT)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_RANGE                   3:3
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_WOFFSET                 0x0
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_SHIFT                 _MK_SHIFT_CONST(4)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_FIELD                 _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_SHIFT)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_RANGE                 4:4
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_SHIFT                 _MK_SHIFT_CONST(5)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_FIELD                 _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_SHIFT)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_RANGE                 5:5
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_SHIFT                 _MK_SHIFT_CONST(6)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_FIELD                 _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_SHIFT)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_RANGE                 6:6
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_SHIFT                 _MK_SHIFT_CONST(8)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_FIELD                 _MK_FIELD_CONST(0x7f, CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_RANGE                 14:8
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_SHIFT                      _MK_SHIFT_CONST(15)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_FIELD                      _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_RANGE                      15:15
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_WOFFSET                    0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_FIELD                 _MK_FIELD_CONST(0x7f, CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_RANGE                 22:16
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_SHIFT                      _MK_SHIFT_CONST(23)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_FIELD                      _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_RANGE                      23:23
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_WOFFSET                    0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_FIELD                 _MK_FIELD_CONST(0x7f, CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_RANGE                 30:24
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_SHIFT                      _MK_SHIFT_CONST(31)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_FIELD                      _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_RANGE                      31:31
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_WOFFSET                    0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CSI_DEBUG_COUNTER_0_0  
#define CSI_DEBUG_COUNTER_0_0                   _MK_ADDR_CONST(0x22f)
#define CSI_DEBUG_COUNTER_0_0_SECURE                    0x0
#define CSI_DEBUG_COUNTER_0_0_WORD_COUNT                        0x1
#define CSI_DEBUG_COUNTER_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define CSI_DEBUG_COUNTER_0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_FIELD                   _MK_FIELD_CONST(0xffffffff, CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_SHIFT)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_RANGE                   31:0
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_WOFFSET                 0x0
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_DEBUG_COUNTER_1_0  
#define CSI_DEBUG_COUNTER_1_0                   _MK_ADDR_CONST(0x230)
#define CSI_DEBUG_COUNTER_1_0_SECURE                    0x0
#define CSI_DEBUG_COUNTER_1_0_WORD_COUNT                        0x1
#define CSI_DEBUG_COUNTER_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define CSI_DEBUG_COUNTER_1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_FIELD                   _MK_FIELD_CONST(0xffffffff, CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_SHIFT)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_RANGE                   31:0
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_WOFFSET                 0x0
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_DEBUG_COUNTER_2_0  
#define CSI_DEBUG_COUNTER_2_0                   _MK_ADDR_CONST(0x231)
#define CSI_DEBUG_COUNTER_2_0_SECURE                    0x0
#define CSI_DEBUG_COUNTER_2_0_WORD_COUNT                        0x1
#define CSI_DEBUG_COUNTER_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define CSI_DEBUG_COUNTER_2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_FIELD                   _MK_FIELD_CONST(0xffffffff, CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_SHIFT)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_RANGE                   31:0
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_WOFFSET                 0x0
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0  
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0                     _MK_ADDR_CONST(0x232)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_SECURE                      0x0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_WORD_COUNT                  0x1
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_READ_MASK                   _MK_MASK_CONST(0x1ffffff1)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_WRITE_MASK                  _MK_MASK_CONST(0x1ffffff1)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_SHIFT)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_RANGE                       0:0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_FIELD                        _MK_FIELD_CONST(0xfff, CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_SHIFT)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_RANGE                        15:4
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_EXP_FRAME_HEIGHT_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_EXP_FRAME_HEIGHT_FIELD                  _MK_FIELD_CONST(0x1fff, CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_EXP_FRAME_HEIGHT_SHIFT)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_EXP_FRAME_HEIGHT_RANGE                  28:16
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_EXP_FRAME_HEIGHT_WOFFSET                        0x0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_EXP_FRAME_HEIGHT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_EXP_FRAME_HEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_EXP_FRAME_HEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_EXP_FRAME_HEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0  
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0                     _MK_ADDR_CONST(0x233)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_SECURE                      0x0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_WORD_COUNT                  0x1
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_READ_MASK                   _MK_MASK_CONST(0x1ffffff1)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_WRITE_MASK                  _MK_MASK_CONST(0x1ffffff1)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_SHIFT)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_RANGE                       0:0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_FIELD                        _MK_FIELD_CONST(0xfff, CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_SHIFT)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_RANGE                        15:4
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_EXP_FRAME_HEIGHT_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_EXP_FRAME_HEIGHT_FIELD                  _MK_FIELD_CONST(0x1fff, CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_EXP_FRAME_HEIGHT_SHIFT)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_EXP_FRAME_HEIGHT_RANGE                  28:16
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_EXP_FRAME_HEIGHT_WOFFSET                        0x0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_EXP_FRAME_HEIGHT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_EXP_FRAME_HEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_EXP_FRAME_HEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_EXP_FRAME_HEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_DSI_MIPI_CAL_CONFIG_0  
#define CSI_DSI_MIPI_CAL_CONFIG_0                       _MK_ADDR_CONST(0x234)
#define CSI_DSI_MIPI_CAL_CONFIG_0_SECURE                        0x0
#define CSI_DSI_MIPI_CAL_CONFIG_0_WORD_COUNT                    0x1
#define CSI_DSI_MIPI_CAL_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x200000)
#define CSI_DSI_MIPI_CAL_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x403f1f1f)
#define CSI_DSI_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x403f1f1f)
#define CSI_DSI_MIPI_CAL_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x403f1f1f)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_SHIFT                        _MK_SHIFT_CONST(0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_FIELD                        _MK_FIELD_CONST(0x1f, CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_SHIFT)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_RANGE                        4:0
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_WOFFSET                      0x0
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_FIELD                        _MK_FIELD_CONST(0x1f, CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_SHIFT)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_RANGE                        12:8
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_WOFFSET                      0x0
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_FIELD                        _MK_FIELD_CONST(0x1f, CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_SHIFT)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_RANGE                        20:16
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_WOFFSET                      0x0
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_SHIFT                   _MK_SHIFT_CONST(21)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_FIELD                   _MK_FIELD_CONST(0x1, CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_SHIFT)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_RANGE                   21:21
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_WOFFSET                 0x0
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_DEFAULT                 _MK_MASK_CONST(0x1)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_SHIFT                       _MK_SHIFT_CONST(30)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_FIELD                       _MK_FIELD_CONST(0x1, CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_SHIFT)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_RANGE                       30:30
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_WOFFSET                     0x0
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_DSI_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CSI_MIPIBIAS_PAD_CONFIG0_0  
#define CSI_MIPIBIAS_PAD_CONFIG0_0                      _MK_ADDR_CONST(0x235)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_SECURE                       0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_WORD_COUNT                   0x1
#define CSI_MIPIBIAS_PAD_CONFIG0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_RESET_MASK                   _MK_MASK_CONST(0x7070707)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_READ_MASK                    _MK_MASK_CONST(0x7070707)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_WRITE_MASK                   _MK_MASK_CONST(0x7070707)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_FIELD                   _MK_FIELD_CONST(0x7, CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_SHIFT)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_RANGE                   2:0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_WOFFSET                 0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_FIELD                        _MK_FIELD_CONST(0x7, CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_SHIFT)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_RANGE                        10:8
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_WOFFSET                      0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_FIELD                        _MK_FIELD_CONST(0x7, CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_SHIFT)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_RANGE                        18:16
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_WOFFSET                      0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_SHIFT                   _MK_SHIFT_CONST(24)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_FIELD                   _MK_FIELD_CONST(0x7, CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_SHIFT)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_RANGE                   26:24
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_WOFFSET                 0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_CSI_CILA_STATUS_0  
#define CSI_CSI_CILA_STATUS_0                   _MK_ADDR_CONST(0x236)
#define CSI_CSI_CILA_STATUS_0_SECURE                    0x0
#define CSI_CSI_CILA_STATUS_0_WORD_COUNT                        0x1
#define CSI_CSI_CILA_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x70071)
#define CSI_CSI_CILA_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_RANGE                      0:0
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_RANGE                  4:4
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(5)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_RANGE                  5:5
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_RANGE                    6:6
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_RANGE                  16:16
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(17)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_RANGE                  17:17
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_RANGE                    18:18
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_CSI_CILB_STATUS_0  
#define CSI_CSI_CILB_STATUS_0                   _MK_ADDR_CONST(0x237)
#define CSI_CSI_CILB_STATUS_0_SECURE                    0x0
#define CSI_CSI_CILB_STATUS_0_WORD_COUNT                        0x1
#define CSI_CSI_CILB_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x70071)
#define CSI_CSI_CILB_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_RANGE                      0:0
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_RANGE                  4:4
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(5)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_RANGE                  5:5
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_RANGE                    6:6
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_RANGE                  16:16
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(17)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_RANGE                  17:17
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_RANGE                    18:18
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Packet SENSOR2CIL_PKT
#define SENSOR2CIL_PKT_SIZE 10

#define SENSOR2CIL_PKT_BYTE_SHIFT                       _MK_SHIFT_CONST(0)
#define SENSOR2CIL_PKT_BYTE_FIELD                       _MK_FIELD_CONST(0xff, SENSOR2CIL_PKT_BYTE_SHIFT)
#define SENSOR2CIL_PKT_BYTE_RANGE                       _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define SENSOR2CIL_PKT_BYTE_ROW                 0

#define SENSOR2CIL_PKT_SOT_SHIFT                        _MK_SHIFT_CONST(8)
#define SENSOR2CIL_PKT_SOT_FIELD                        _MK_FIELD_CONST(0x1, SENSOR2CIL_PKT_SOT_SHIFT)
#define SENSOR2CIL_PKT_SOT_RANGE                        _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define SENSOR2CIL_PKT_SOT_ROW                  0

#define SENSOR2CIL_PKT_EOT_SHIFT                        _MK_SHIFT_CONST(9)
#define SENSOR2CIL_PKT_EOT_FIELD                        _MK_FIELD_CONST(0x1, SENSOR2CIL_PKT_EOT_SHIFT)
#define SENSOR2CIL_PKT_EOT_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define SENSOR2CIL_PKT_EOT_ROW                  0


// Packet CIL2CSI_PKT
#define CIL2CSI_PKT_SIZE 8

#define CIL2CSI_PKT_BYTE_SHIFT                  _MK_SHIFT_CONST(0)
#define CIL2CSI_PKT_BYTE_FIELD                  _MK_FIELD_CONST(0xff, CIL2CSI_PKT_BYTE_SHIFT)
#define CIL2CSI_PKT_BYTE_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CIL2CSI_PKT_BYTE_ROW                    0


// Packet VI2CSI_HOST_PKT
#define VI2CSI_HOST_PKT_SIZE 33

#define VI2CSI_HOST_PKT_HOSTDATA_SHIFT                  _MK_SHIFT_CONST(0)
#define VI2CSI_HOST_PKT_HOSTDATA_FIELD                  _MK_FIELD_CONST(0xffffffff, VI2CSI_HOST_PKT_HOSTDATA_SHIFT)
#define VI2CSI_HOST_PKT_HOSTDATA_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VI2CSI_HOST_PKT_HOSTDATA_ROW                    0

#define VI2CSI_HOST_PKT_TAG_SHIFT                       _MK_SHIFT_CONST(32)
#define VI2CSI_HOST_PKT_TAG_FIELD                       _MK_FIELD_CONST(0x1, VI2CSI_HOST_PKT_TAG_SHIFT)
#define VI2CSI_HOST_PKT_TAG_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define VI2CSI_HOST_PKT_TAG_ROW                 0


// Packet VI2CSI_VIP_PKT
#define VI2CSI_VIP_PKT_SIZE 16

#define VI2CSI_VIP_PKT_VIPDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define VI2CSI_VIP_PKT_VIPDATA_FIELD                    _MK_FIELD_CONST(0xffff, VI2CSI_VIP_PKT_VIPDATA_SHIFT)
#define VI2CSI_VIP_PKT_VIPDATA_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define VI2CSI_VIP_PKT_VIPDATA_ROW                      0


// Packet SENSOR2CIL_TIMING_PKT
#define SENSOR2CIL_TIMING_PKT_SIZE 73

#define SENSOR2CIL_TIMING_PKT_LPX_SHIFT                 _MK_SHIFT_CONST(0)
#define SENSOR2CIL_TIMING_PKT_LPX_FIELD                 _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_LPX_SHIFT)
#define SENSOR2CIL_TIMING_PKT_LPX_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define SENSOR2CIL_TIMING_PKT_LPX_ROW                   0

#define SENSOR2CIL_TIMING_PKT_HS_PREPARE_SHIFT                  _MK_SHIFT_CONST(8)
#define SENSOR2CIL_TIMING_PKT_HS_PREPARE_FIELD                  _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_HS_PREPARE_SHIFT)
#define SENSOR2CIL_TIMING_PKT_HS_PREPARE_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define SENSOR2CIL_TIMING_PKT_HS_PREPARE_ROW                    0

#define SENSOR2CIL_TIMING_PKT_HS_ZERO_SHIFT                     _MK_SHIFT_CONST(16)
#define SENSOR2CIL_TIMING_PKT_HS_ZERO_FIELD                     _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_HS_ZERO_SHIFT)
#define SENSOR2CIL_TIMING_PKT_HS_ZERO_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define SENSOR2CIL_TIMING_PKT_HS_ZERO_ROW                       0

#define SENSOR2CIL_TIMING_PKT_HS_TRAIL_SHIFT                    _MK_SHIFT_CONST(24)
#define SENSOR2CIL_TIMING_PKT_HS_TRAIL_FIELD                    _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_HS_TRAIL_SHIFT)
#define SENSOR2CIL_TIMING_PKT_HS_TRAIL_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define SENSOR2CIL_TIMING_PKT_HS_TRAIL_ROW                      0

#define SENSOR2CIL_TIMING_PKT_CLK_ZERO_SHIFT                    _MK_SHIFT_CONST(32)
#define SENSOR2CIL_TIMING_PKT_CLK_ZERO_FIELD                    _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_CLK_ZERO_SHIFT)
#define SENSOR2CIL_TIMING_PKT_CLK_ZERO_RANGE                    _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(32)
#define SENSOR2CIL_TIMING_PKT_CLK_ZERO_ROW                      0

#define SENSOR2CIL_TIMING_PKT_CLK_PRE_SHIFT                     _MK_SHIFT_CONST(40)
#define SENSOR2CIL_TIMING_PKT_CLK_PRE_FIELD                     _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_CLK_PRE_SHIFT)
#define SENSOR2CIL_TIMING_PKT_CLK_PRE_RANGE                     _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(40)
#define SENSOR2CIL_TIMING_PKT_CLK_PRE_ROW                       0

#define SENSOR2CIL_TIMING_PKT_CLK_POST_SHIFT                    _MK_SHIFT_CONST(48)
#define SENSOR2CIL_TIMING_PKT_CLK_POST_FIELD                    _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_CLK_POST_SHIFT)
#define SENSOR2CIL_TIMING_PKT_CLK_POST_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(48)
#define SENSOR2CIL_TIMING_PKT_CLK_POST_ROW                      0

#define SENSOR2CIL_TIMING_PKT_CLK_TRAIL_SHIFT                   _MK_SHIFT_CONST(56)
#define SENSOR2CIL_TIMING_PKT_CLK_TRAIL_FIELD                   _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_CLK_TRAIL_SHIFT)
#define SENSOR2CIL_TIMING_PKT_CLK_TRAIL_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(56)
#define SENSOR2CIL_TIMING_PKT_CLK_TRAIL_ROW                     0

#define SENSOR2CIL_TIMING_PKT_HS_EXIT_SHIFT                     _MK_SHIFT_CONST(64)
#define SENSOR2CIL_TIMING_PKT_HS_EXIT_FIELD                     _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_HS_EXIT_SHIFT)
#define SENSOR2CIL_TIMING_PKT_HS_EXIT_RANGE                     _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(64)
#define SENSOR2CIL_TIMING_PKT_HS_EXIT_ROW                       0

#define SENSOR2CIL_TIMING_PKT_RANDOM_SHIFT                      _MK_SHIFT_CONST(72)
#define SENSOR2CIL_TIMING_PKT_RANDOM_FIELD                      _MK_FIELD_CONST(0x1, SENSOR2CIL_TIMING_PKT_RANDOM_SHIFT)
#define SENSOR2CIL_TIMING_PKT_RANDOM_RANGE                      _MK_SHIFT_CONST(72):_MK_SHIFT_CONST(72)
#define SENSOR2CIL_TIMING_PKT_RANDOM_ROW                        0


// Packet SENSOR2CIL_COMMAND_PKT
#define SENSOR2CIL_COMMAND_PKT_SIZE 33

#define SENSOR2CIL_COMMAND_PKT_CMD_SHIFT                        _MK_SHIFT_CONST(0)
#define SENSOR2CIL_COMMAND_PKT_CMD_FIELD                        _MK_FIELD_CONST(0x1f, SENSOR2CIL_COMMAND_PKT_CMD_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_CMD_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define SENSOR2CIL_COMMAND_PKT_CMD_ROW                  0

#define SENSOR2CIL_COMMAND_PKT_PARAM_SHIFT                      _MK_SHIFT_CONST(5)
#define SENSOR2CIL_COMMAND_PKT_PARAM_FIELD                      _MK_FIELD_CONST(0xff, SENSOR2CIL_COMMAND_PKT_PARAM_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_PARAM_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(5)
#define SENSOR2CIL_COMMAND_PKT_PARAM_ROW                        0

#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_SHIFT                 _MK_SHIFT_CONST(13)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_FIELD                 _MK_FIELD_CONST(0xff, SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_RANGE                 _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(13)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_ROW                   0

#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_SHIFT                      _MK_SHIFT_CONST(21)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_FIELD                      _MK_FIELD_CONST(0xff, SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_RANGE                      _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(21)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_ROW                        0

#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_SHIFT                     _MK_SHIFT_CONST(29)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_FIELD                     _MK_FIELD_CONST(0xf, SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_RANGE                     _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(29)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_ROW                       0


// Packet CSI_HEADER
#define CSI_HEADER_SIZE 32

#define CSI_HEADER_DATA_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_HEADER_DATA_TYPE_FIELD                      _MK_FIELD_CONST(0x3f, CSI_HEADER_DATA_TYPE_SHIFT)
#define CSI_HEADER_DATA_TYPE_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define CSI_HEADER_DATA_TYPE_ROW                        0

#define CSI_HEADER_VIRTUAL_CHANNEL_SHIFT                        _MK_SHIFT_CONST(6)
#define CSI_HEADER_VIRTUAL_CHANNEL_FIELD                        _MK_FIELD_CONST(0x3, CSI_HEADER_VIRTUAL_CHANNEL_SHIFT)
#define CSI_HEADER_VIRTUAL_CHANNEL_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define CSI_HEADER_VIRTUAL_CHANNEL_ROW                  0

#define CSI_HEADER_WORD_COUNT_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_HEADER_WORD_COUNT_FIELD                     _MK_FIELD_CONST(0xffff, CSI_HEADER_WORD_COUNT_SHIFT)
#define CSI_HEADER_WORD_COUNT_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(8)
#define CSI_HEADER_WORD_COUNT_ROW                       0

#define CSI_HEADER_ECC_SHIFT                    _MK_SHIFT_CONST(24)
#define CSI_HEADER_ECC_FIELD                    _MK_FIELD_CONST(0xff, CSI_HEADER_ECC_SHIFT)
#define CSI_HEADER_ECC_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define CSI_HEADER_ECC_ROW                      0


// Packet CSI_RAISE
#define CSI_RAISE_SIZE 20

#define CSI_RAISE_VECTOR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_RAISE_VECTOR_FIELD                  _MK_FIELD_CONST(0x1f, CSI_RAISE_VECTOR_SHIFT)
#define CSI_RAISE_VECTOR_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define CSI_RAISE_VECTOR_ROW                    0

#define CSI_RAISE_COUNT_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_RAISE_COUNT_FIELD                   _MK_FIELD_CONST(0xff, CSI_RAISE_COUNT_SHIFT)
#define CSI_RAISE_COUNT_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_RAISE_COUNT_ROW                     0

#define CSI_RAISE_CHID_SHIFT                    _MK_SHIFT_CONST(16)
#define CSI_RAISE_CHID_FIELD                    _MK_FIELD_CONST(0xf, CSI_RAISE_CHID_SHIFT)
#define CSI_RAISE_CHID_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define CSI_RAISE_CHID_ROW                      0


// Packet CSI_GENERIC_BYTE
#define CSI_GENERIC_BYTE_SIZE 72

#define CSI_GENERIC_BYTE_BYTE0_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_GENERIC_BYTE_BYTE0_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE0_SHIFT)
#define CSI_GENERIC_BYTE_BYTE0_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSI_GENERIC_BYTE_BYTE0_ROW                      0

#define CSI_GENERIC_BYTE_BYTE1_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_GENERIC_BYTE_BYTE1_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE1_SHIFT)
#define CSI_GENERIC_BYTE_BYTE1_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_GENERIC_BYTE_BYTE1_ROW                      0

#define CSI_GENERIC_BYTE_BYTE2_SHIFT                    _MK_SHIFT_CONST(16)
#define CSI_GENERIC_BYTE_BYTE2_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE2_SHIFT)
#define CSI_GENERIC_BYTE_BYTE2_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSI_GENERIC_BYTE_BYTE2_ROW                      0

#define CSI_GENERIC_BYTE_BYTE3_SHIFT                    _MK_SHIFT_CONST(24)
#define CSI_GENERIC_BYTE_BYTE3_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE3_SHIFT)
#define CSI_GENERIC_BYTE_BYTE3_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define CSI_GENERIC_BYTE_BYTE3_ROW                      0

#define CSI_GENERIC_BYTE_BYTE4_SHIFT                    _MK_SHIFT_CONST(32)
#define CSI_GENERIC_BYTE_BYTE4_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE4_SHIFT)
#define CSI_GENERIC_BYTE_BYTE4_RANGE                    _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(32)
#define CSI_GENERIC_BYTE_BYTE4_ROW                      0

#define CSI_GENERIC_BYTE_BYTE5_SHIFT                    _MK_SHIFT_CONST(40)
#define CSI_GENERIC_BYTE_BYTE5_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE5_SHIFT)
#define CSI_GENERIC_BYTE_BYTE5_RANGE                    _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(40)
#define CSI_GENERIC_BYTE_BYTE5_ROW                      0

#define CSI_GENERIC_BYTE_BYTE6_SHIFT                    _MK_SHIFT_CONST(48)
#define CSI_GENERIC_BYTE_BYTE6_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE6_SHIFT)
#define CSI_GENERIC_BYTE_BYTE6_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(48)
#define CSI_GENERIC_BYTE_BYTE6_ROW                      0

#define CSI_GENERIC_BYTE_BYTE7_SHIFT                    _MK_SHIFT_CONST(56)
#define CSI_GENERIC_BYTE_BYTE7_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE7_SHIFT)
#define CSI_GENERIC_BYTE_BYTE7_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(56)
#define CSI_GENERIC_BYTE_BYTE7_ROW                      0

#define CSI_GENERIC_BYTE_BYTE8_SHIFT                    _MK_SHIFT_CONST(64)
#define CSI_GENERIC_BYTE_BYTE8_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE8_SHIFT)
#define CSI_GENERIC_BYTE_BYTE8_RANGE                    _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(64)
#define CSI_GENERIC_BYTE_BYTE8_ROW                      0


// Packet CSI_RGB_666
#define CSI_RGB_666_SIZE 72

#define CSI_RGB_666_B0_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_RGB_666_B0_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_B0_SHIFT)
#define CSI_RGB_666_B0_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define CSI_RGB_666_B0_ROW                      0

#define CSI_RGB_666_G0_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_RGB_666_G0_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_G0_SHIFT)
#define CSI_RGB_666_G0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define CSI_RGB_666_G0_ROW                      0

#define CSI_RGB_666_R0_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_RGB_666_R0_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_R0_SHIFT)
#define CSI_RGB_666_R0_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define CSI_RGB_666_R0_ROW                      0

#define CSI_RGB_666_B1_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_RGB_666_B1_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_B1_SHIFT)
#define CSI_RGB_666_B1_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define CSI_RGB_666_B1_ROW                      0

#define CSI_RGB_666_G1_SHIFT                    _MK_SHIFT_CONST(24)
#define CSI_RGB_666_G1_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_G1_SHIFT)
#define CSI_RGB_666_G1_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(24)
#define CSI_RGB_666_G1_ROW                      0

#define CSI_RGB_666_R1_SHIFT                    _MK_SHIFT_CONST(30)
#define CSI_RGB_666_R1_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_R1_SHIFT)
#define CSI_RGB_666_R1_RANGE                    _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(30)
#define CSI_RGB_666_R1_ROW                      0

#define CSI_RGB_666_B2_SHIFT                    _MK_SHIFT_CONST(36)
#define CSI_RGB_666_B2_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_B2_SHIFT)
#define CSI_RGB_666_B2_RANGE                    _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(36)
#define CSI_RGB_666_B2_ROW                      0

#define CSI_RGB_666_G2_SHIFT                    _MK_SHIFT_CONST(42)
#define CSI_RGB_666_G2_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_G2_SHIFT)
#define CSI_RGB_666_G2_RANGE                    _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(42)
#define CSI_RGB_666_G2_ROW                      0

#define CSI_RGB_666_R2_SHIFT                    _MK_SHIFT_CONST(48)
#define CSI_RGB_666_R2_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_R2_SHIFT)
#define CSI_RGB_666_R2_RANGE                    _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(48)
#define CSI_RGB_666_R2_ROW                      0

#define CSI_RGB_666_B3_SHIFT                    _MK_SHIFT_CONST(54)
#define CSI_RGB_666_B3_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_B3_SHIFT)
#define CSI_RGB_666_B3_RANGE                    _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(54)
#define CSI_RGB_666_B3_ROW                      0

#define CSI_RGB_666_G3_SHIFT                    _MK_SHIFT_CONST(60)
#define CSI_RGB_666_G3_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_G3_SHIFT)
#define CSI_RGB_666_G3_RANGE                    _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(60)
#define CSI_RGB_666_G3_ROW                      0

#define CSI_RGB_666_R3_SHIFT                    _MK_SHIFT_CONST(66)
#define CSI_RGB_666_R3_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_R3_SHIFT)
#define CSI_RGB_666_R3_RANGE                    _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(66)
#define CSI_RGB_666_R3_ROW                      0


// Packet CSI_RGB_565
#define CSI_RGB_565_SIZE 16

#define CSI_RGB_565_B0_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_RGB_565_B0_FIELD                    _MK_FIELD_CONST(0x1f, CSI_RGB_565_B0_SHIFT)
#define CSI_RGB_565_B0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define CSI_RGB_565_B0_ROW                      0

#define CSI_RGB_565_G0_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_RGB_565_G0_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_565_G0_SHIFT)
#define CSI_RGB_565_G0_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(5)
#define CSI_RGB_565_G0_ROW                      0

#define CSI_RGB_565_R0_SHIFT                    _MK_SHIFT_CONST(11)
#define CSI_RGB_565_R0_FIELD                    _MK_FIELD_CONST(0x1f, CSI_RGB_565_R0_SHIFT)
#define CSI_RGB_565_R0_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define CSI_RGB_565_R0_ROW                      0


// Packet CSI_RAW_6
#define CSI_RAW_6_SIZE 24

#define CSI_RAW_6_S0_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_RAW_6_S0_FIELD                      _MK_FIELD_CONST(0x3f, CSI_RAW_6_S0_SHIFT)
#define CSI_RAW_6_S0_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define CSI_RAW_6_S0_ROW                        0

#define CSI_RAW_6_S1_SHIFT                      _MK_SHIFT_CONST(6)
#define CSI_RAW_6_S1_FIELD                      _MK_FIELD_CONST(0x3f, CSI_RAW_6_S1_SHIFT)
#define CSI_RAW_6_S1_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define CSI_RAW_6_S1_ROW                        0

#define CSI_RAW_6_S2_SHIFT                      _MK_SHIFT_CONST(12)
#define CSI_RAW_6_S2_FIELD                      _MK_FIELD_CONST(0x3f, CSI_RAW_6_S2_SHIFT)
#define CSI_RAW_6_S2_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define CSI_RAW_6_S2_ROW                        0

#define CSI_RAW_6_S3_SHIFT                      _MK_SHIFT_CONST(18)
#define CSI_RAW_6_S3_FIELD                      _MK_FIELD_CONST(0x3f, CSI_RAW_6_S3_SHIFT)
#define CSI_RAW_6_S3_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define CSI_RAW_6_S3_ROW                        0


// Packet CSI_RAW_7
#define CSI_RAW_7_SIZE 56

#define CSI_RAW_7_S0_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_RAW_7_S0_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S0_SHIFT)
#define CSI_RAW_7_S0_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define CSI_RAW_7_S0_ROW                        0

#define CSI_RAW_7_S1_SHIFT                      _MK_SHIFT_CONST(7)
#define CSI_RAW_7_S1_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S1_SHIFT)
#define CSI_RAW_7_S1_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define CSI_RAW_7_S1_ROW                        0

#define CSI_RAW_7_S2_SHIFT                      _MK_SHIFT_CONST(14)
#define CSI_RAW_7_S2_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S2_SHIFT)
#define CSI_RAW_7_S2_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(14)
#define CSI_RAW_7_S2_ROW                        0

#define CSI_RAW_7_S3_SHIFT                      _MK_SHIFT_CONST(21)
#define CSI_RAW_7_S3_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S3_SHIFT)
#define CSI_RAW_7_S3_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(21)
#define CSI_RAW_7_S3_ROW                        0

#define CSI_RAW_7_S4_SHIFT                      _MK_SHIFT_CONST(28)
#define CSI_RAW_7_S4_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S4_SHIFT)
#define CSI_RAW_7_S4_RANGE                      _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(28)
#define CSI_RAW_7_S4_ROW                        0

#define CSI_RAW_7_S5_SHIFT                      _MK_SHIFT_CONST(35)
#define CSI_RAW_7_S5_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S5_SHIFT)
#define CSI_RAW_7_S5_RANGE                      _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(35)
#define CSI_RAW_7_S5_ROW                        0

#define CSI_RAW_7_S6_SHIFT                      _MK_SHIFT_CONST(42)
#define CSI_RAW_7_S6_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S6_SHIFT)
#define CSI_RAW_7_S6_RANGE                      _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(42)
#define CSI_RAW_7_S6_ROW                        0

#define CSI_RAW_7_S7_SHIFT                      _MK_SHIFT_CONST(49)
#define CSI_RAW_7_S7_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S7_SHIFT)
#define CSI_RAW_7_S7_RANGE                      _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(49)
#define CSI_RAW_7_S7_ROW                        0


// Packet CSI_RAW_10
#define CSI_RAW_10_SIZE 40

#define CSI_RAW_10_S0_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_RAW_10_S0_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_10_S0_SHIFT)
#define CSI_RAW_10_S0_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSI_RAW_10_S0_ROW                       0

#define CSI_RAW_10_S1_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_RAW_10_S1_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_10_S1_SHIFT)
#define CSI_RAW_10_S1_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_RAW_10_S1_ROW                       0

#define CSI_RAW_10_S2_SHIFT                     _MK_SHIFT_CONST(16)
#define CSI_RAW_10_S2_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_10_S2_SHIFT)
#define CSI_RAW_10_S2_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSI_RAW_10_S2_ROW                       0

#define CSI_RAW_10_S3_SHIFT                     _MK_SHIFT_CONST(24)
#define CSI_RAW_10_S3_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_10_S3_SHIFT)
#define CSI_RAW_10_S3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define CSI_RAW_10_S3_ROW                       0

#define CSI_RAW_10_L0_SHIFT                     _MK_SHIFT_CONST(32)
#define CSI_RAW_10_L0_FIELD                     _MK_FIELD_CONST(0x3, CSI_RAW_10_L0_SHIFT)
#define CSI_RAW_10_L0_RANGE                     _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(32)
#define CSI_RAW_10_L0_ROW                       0

#define CSI_RAW_10_L1_SHIFT                     _MK_SHIFT_CONST(34)
#define CSI_RAW_10_L1_FIELD                     _MK_FIELD_CONST(0x3, CSI_RAW_10_L1_SHIFT)
#define CSI_RAW_10_L1_RANGE                     _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(34)
#define CSI_RAW_10_L1_ROW                       0

#define CSI_RAW_10_L2_SHIFT                     _MK_SHIFT_CONST(36)
#define CSI_RAW_10_L2_FIELD                     _MK_FIELD_CONST(0x3, CSI_RAW_10_L2_SHIFT)
#define CSI_RAW_10_L2_RANGE                     _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(36)
#define CSI_RAW_10_L2_ROW                       0

#define CSI_RAW_10_L3_SHIFT                     _MK_SHIFT_CONST(38)
#define CSI_RAW_10_L3_FIELD                     _MK_FIELD_CONST(0x3, CSI_RAW_10_L3_SHIFT)
#define CSI_RAW_10_L3_RANGE                     _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(38)
#define CSI_RAW_10_L3_ROW                       0


// Packet CSI_RAW_12
#define CSI_RAW_12_SIZE 24

#define CSI_RAW_12_S0_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_RAW_12_S0_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_12_S0_SHIFT)
#define CSI_RAW_12_S0_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSI_RAW_12_S0_ROW                       0

#define CSI_RAW_12_S1_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_RAW_12_S1_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_12_S1_SHIFT)
#define CSI_RAW_12_S1_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_RAW_12_S1_ROW                       0

#define CSI_RAW_12_L0_SHIFT                     _MK_SHIFT_CONST(16)
#define CSI_RAW_12_L0_FIELD                     _MK_FIELD_CONST(0xf, CSI_RAW_12_L0_SHIFT)
#define CSI_RAW_12_L0_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define CSI_RAW_12_L0_ROW                       0

#define CSI_RAW_12_L1_SHIFT                     _MK_SHIFT_CONST(20)
#define CSI_RAW_12_L1_FIELD                     _MK_FIELD_CONST(0xf, CSI_RAW_12_L1_SHIFT)
#define CSI_RAW_12_L1_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define CSI_RAW_12_L1_ROW                       0


// Packet CSI_RAW_14
#define CSI_RAW_14_SIZE 56

#define CSI_RAW_14_S0_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_RAW_14_S0_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_14_S0_SHIFT)
#define CSI_RAW_14_S0_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSI_RAW_14_S0_ROW                       0

#define CSI_RAW_14_S1_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_RAW_14_S1_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_14_S1_SHIFT)
#define CSI_RAW_14_S1_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_RAW_14_S1_ROW                       0

#define CSI_RAW_14_S2_SHIFT                     _MK_SHIFT_CONST(16)
#define CSI_RAW_14_S2_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_14_S2_SHIFT)
#define CSI_RAW_14_S2_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSI_RAW_14_S2_ROW                       0

#define CSI_RAW_14_S3_SHIFT                     _MK_SHIFT_CONST(24)
#define CSI_RAW_14_S3_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_14_S3_SHIFT)
#define CSI_RAW_14_S3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define CSI_RAW_14_S3_ROW                       0

#define CSI_RAW_14_L0_SHIFT                     _MK_SHIFT_CONST(32)
#define CSI_RAW_14_L0_FIELD                     _MK_FIELD_CONST(0x3f, CSI_RAW_14_L0_SHIFT)
#define CSI_RAW_14_L0_RANGE                     _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CSI_RAW_14_L0_ROW                       0

#define CSI_RAW_14_L1_SHIFT                     _MK_SHIFT_CONST(38)
#define CSI_RAW_14_L1_FIELD                     _MK_FIELD_CONST(0x3f, CSI_RAW_14_L1_SHIFT)
#define CSI_RAW_14_L1_RANGE                     _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(38)
#define CSI_RAW_14_L1_ROW                       0

#define CSI_RAW_14_L2_SHIFT                     _MK_SHIFT_CONST(44)
#define CSI_RAW_14_L2_FIELD                     _MK_FIELD_CONST(0x3f, CSI_RAW_14_L2_SHIFT)
#define CSI_RAW_14_L2_RANGE                     _MK_SHIFT_CONST(49):_MK_SHIFT_CONST(44)
#define CSI_RAW_14_L2_ROW                       0

#define CSI_RAW_14_L3_SHIFT                     _MK_SHIFT_CONST(50)
#define CSI_RAW_14_L3_FIELD                     _MK_FIELD_CONST(0x3f, CSI_RAW_14_L3_SHIFT)
#define CSI_RAW_14_L3_RANGE                     _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(50)
#define CSI_RAW_14_L3_ROW                       0

#define CSI_DT_SSP_FS   0
#define CSI_DT_SSP_FE   1
#define CSI_DT_SSP_LS   2
#define CSI_DT_SSP_LE   3
#define CSI_DT_SSP_R1   4
#define CSI_DT_SSP_R2   5
#define CSI_DT_SSP_R3   6
#define CSI_DT_SSP_R4   7
#define CSI_DT_GSP_G1   8
#define CSI_DT_GSP_G2   9
#define CSI_DT_GSP_G3   10
#define CSI_DT_GSP_G4   11
#define CSI_DT_GSP_G5   12
#define CSI_DT_GSP_G6   13
#define CSI_DT_GSP_G7   14
#define CSI_DT_GSP_G8   15
#define CSI_DT_GED_NULL 16
#define CSI_DT_GED_BLANK        17
#define CSI_DT_GED_ED   18
#define CSI_DT_GED_R1   19
#define CSI_DT_GED_R2   20
#define CSI_DT_GED_R3   21
#define CSI_DT_GED_R4   22
#define CSI_DT_GED_R5   23
#define CSI_DT_YUV_420_8        24
#define CSI_DT_YUV_420_10       25
#define CSI_DT_YUV_420_L_8      26
#define CSI_DT_YUV_R1   27
#define CSI_DT_YUV_420_CSPS_8   28
#define CSI_DT_YUV_420_CSPS_10  29
#define CSI_DT_YUV_422_8        30
#define CSI_DT_YUV_422_10       31
#define CSI_DT_RGB_444  32
#define CSI_DT_RGB_555  33
#define CSI_DT_RGB_565  34
#define CSI_DT_RGB_666  35
#define CSI_DT_RGB_888  36
#define CSI_DT_RGB_R1   37
#define CSI_DT_RGB_R2   38
#define CSI_DT_RGB_R3   39
#define CSI_DT_RAW_6    40
#define CSI_DT_RAW_7    41
#define CSI_DT_RAW_8    42
#define CSI_DT_RAW_10   43
#define CSI_DT_RAW_12   44
#define CSI_DT_RAW_14   45
#define CSI_DT_RAW_R1   46
#define CSI_DT_RAW_R2   47
#define CSI_DT_UED_U1   48
#define CSI_DT_UED_U2   49
#define CSI_DT_UED_U3   50
#define CSI_DT_UED_U4   51
#define CSI_DT_UED_R1   52
#define CSI_DT_UED_R2   53
#define CSI_DT_UED_R3   54
#define CSI_DT_UED_R4   55

// Packet D
#define D_SIZE 6

#define D_T_SHIFT                       _MK_SHIFT_CONST(0)
#define D_T_FIELD                       _MK_FIELD_CONST(0x3f, D_T_SHIFT)
#define D_T_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define D_T_ROW                 0
#define D_T_SSP_FS                      _MK_ENUM_CONST(0)
#define D_T_SSP_FE                      _MK_ENUM_CONST(1)
#define D_T_SSP_LS                      _MK_ENUM_CONST(2)
#define D_T_SSP_LE                      _MK_ENUM_CONST(3)
#define D_T_SSP_R1                      _MK_ENUM_CONST(4)
#define D_T_SSP_R2                      _MK_ENUM_CONST(5)
#define D_T_SSP_R3                      _MK_ENUM_CONST(6)
#define D_T_SSP_R4                      _MK_ENUM_CONST(7)
#define D_T_GSP_G1                      _MK_ENUM_CONST(8)
#define D_T_GSP_G2                      _MK_ENUM_CONST(9)
#define D_T_GSP_G3                      _MK_ENUM_CONST(10)
#define D_T_GSP_G4                      _MK_ENUM_CONST(11)
#define D_T_GSP_G5                      _MK_ENUM_CONST(12)
#define D_T_GSP_G6                      _MK_ENUM_CONST(13)
#define D_T_GSP_G7                      _MK_ENUM_CONST(14)
#define D_T_GSP_G8                      _MK_ENUM_CONST(15)
#define D_T_GED_NULL                    _MK_ENUM_CONST(16)
#define D_T_GED_BLANK                   _MK_ENUM_CONST(17)
#define D_T_GED_ED                      _MK_ENUM_CONST(18)
#define D_T_GED_R1                      _MK_ENUM_CONST(19)
#define D_T_GED_R2                      _MK_ENUM_CONST(20)
#define D_T_GED_R3                      _MK_ENUM_CONST(21)
#define D_T_GED_R4                      _MK_ENUM_CONST(22)
#define D_T_GED_R5                      _MK_ENUM_CONST(23)
#define D_T_YUV_420_8                   _MK_ENUM_CONST(24)
#define D_T_YUV_420_10                  _MK_ENUM_CONST(25)
#define D_T_YUV_420_L_8                 _MK_ENUM_CONST(26)
#define D_T_YUV_R1                      _MK_ENUM_CONST(27)
#define D_T_YUV_420_CSPS_8                      _MK_ENUM_CONST(28)
#define D_T_YUV_420_CSPS_10                     _MK_ENUM_CONST(29)
#define D_T_YUV_422_8                   _MK_ENUM_CONST(30)
#define D_T_YUV_422_10                  _MK_ENUM_CONST(31)
#define D_T_RGB_444                     _MK_ENUM_CONST(32)
#define D_T_RGB_555                     _MK_ENUM_CONST(33)
#define D_T_RGB_565                     _MK_ENUM_CONST(34)
#define D_T_RGB_666                     _MK_ENUM_CONST(35)
#define D_T_RGB_888                     _MK_ENUM_CONST(36)
#define D_T_RGB_R1                      _MK_ENUM_CONST(37)
#define D_T_RGB_R2                      _MK_ENUM_CONST(38)
#define D_T_RGB_R3                      _MK_ENUM_CONST(39)
#define D_T_RAW_6                       _MK_ENUM_CONST(40)
#define D_T_RAW_7                       _MK_ENUM_CONST(41)
#define D_T_RAW_8                       _MK_ENUM_CONST(42)
#define D_T_RAW_10                      _MK_ENUM_CONST(43)
#define D_T_RAW_12                      _MK_ENUM_CONST(44)
#define D_T_RAW_14                      _MK_ENUM_CONST(45)
#define D_T_RAW_R1                      _MK_ENUM_CONST(46)
#define D_T_RAW_R2                      _MK_ENUM_CONST(47)
#define D_T_UED_U1                      _MK_ENUM_CONST(48)
#define D_T_UED_U2                      _MK_ENUM_CONST(49)
#define D_T_UED_U3                      _MK_ENUM_CONST(50)
#define D_T_UED_U4                      _MK_ENUM_CONST(51)
#define D_T_UED_R1                      _MK_ENUM_CONST(52)
#define D_T_UED_R2                      _MK_ENUM_CONST(53)
#define D_T_UED_R3                      _MK_ENUM_CONST(54)
#define D_T_UED_R4                      _MK_ENUM_CONST(55)


//
// REGISTER LIST
//
#define LIST_ARVI_REGS(_op_) \
_op_(VI_OUT_1_INCR_SYNCPT_0) \
_op_(VI_OUT_1_INCR_SYNCPT_CNTRL_0) \
_op_(VI_OUT_1_INCR_SYNCPT_ERROR_0) \
_op_(VI_OUT_2_INCR_SYNCPT_0) \
_op_(VI_OUT_2_INCR_SYNCPT_CNTRL_0) \
_op_(VI_OUT_2_INCR_SYNCPT_ERROR_0) \
_op_(VI_MISC_INCR_SYNCPT_0) \
_op_(VI_MISC_INCR_SYNCPT_CNTRL_0) \
_op_(VI_MISC_INCR_SYNCPT_ERROR_0) \
_op_(VI_CONT_SYNCPT_OUT_1_0) \
_op_(VI_CONT_SYNCPT_OUT_2_0) \
_op_(VI_CONT_SYNCPT_VIP_VSYNC_0) \
_op_(VI_CONT_SYNCPT_VI2EPP_0) \
_op_(VI_CONT_SYNCPT_CSI_PPA_FRAME_START_0) \
_op_(VI_CONT_SYNCPT_CSI_PPA_FRAME_END_0) \
_op_(VI_CONT_SYNCPT_CSI_PPB_FRAME_START_0) \
_op_(VI_CONT_SYNCPT_CSI_PPB_FRAME_END_0) \
_op_(VI_CTXSW_0) \
_op_(VI_INTSTATUS_0) \
_op_(VI_VI_INPUT_CONTROL_0) \
_op_(VI_VI_CORE_CONTROL_0) \
_op_(VI_VI_FIRST_OUTPUT_CONTROL_0) \
_op_(VI_VI_SECOND_OUTPUT_CONTROL_0) \
_op_(VI_HOST_INPUT_FRAME_SIZE_0) \
_op_(VI_HOST_H_ACTIVE_0) \
_op_(VI_HOST_V_ACTIVE_0) \
_op_(VI_VIP_H_ACTIVE_0) \
_op_(VI_VIP_V_ACTIVE_0) \
_op_(VI_VI_PEER_CONTROL_0) \
_op_(VI_VI_DMA_SELECT_0) \
_op_(VI_HOST_DMA_WRITE_BUFFER_0) \
_op_(VI_HOST_DMA_BASE_ADDRESS_0) \
_op_(VI_HOST_DMA_WRITE_BUFFER_STATUS_0) \
_op_(VI_HOST_DMA_WRITE_PEND_BUFCOUNT_0) \
_op_(VI_VB0_START_ADDRESS_FIRST_0) \
_op_(VI_VB0_BASE_ADDRESS_FIRST_0) \
_op_(VI_VB0_START_ADDRESS_U_0) \
_op_(VI_VB0_BASE_ADDRESS_U_0) \
_op_(VI_VB0_START_ADDRESS_V_0) \
_op_(VI_VB0_BASE_ADDRESS_V_0) \
_op_(VI_VB0_SCRATCH_ADDRESS_UV_0) \
_op_(VI_FIRST_OUTPUT_FRAME_SIZE_0) \
_op_(VI_VB0_COUNT_FIRST_0) \
_op_(VI_VB0_SIZE_FIRST_0) \
_op_(VI_VB0_BUFFER_STRIDE_FIRST_0) \
_op_(VI_VB0_START_ADDRESS_SECOND_0) \
_op_(VI_VB0_BASE_ADDRESS_SECOND_0) \
_op_(VI_SECOND_OUTPUT_FRAME_SIZE_0) \
_op_(VI_VB0_COUNT_SECOND_0) \
_op_(VI_VB0_SIZE_SECOND_0) \
_op_(VI_VB0_BUFFER_STRIDE_SECOND_0) \
_op_(VI_H_LPF_CONTROL_0) \
_op_(VI_H_DOWNSCALE_CONTROL_0) \
_op_(VI_V_DOWNSCALE_CONTROL_0) \
_op_(VI_CSC_Y_0) \
_op_(VI_CSC_UV_R_0) \
_op_(VI_CSC_UV_G_0) \
_op_(VI_CSC_UV_B_0) \
_op_(VI_CSC_ALPHA_0) \
_op_(VI_HOST_VSYNC_0) \
_op_(VI_COMMAND_0) \
_op_(VI_HOST_FIFO_STATUS_0) \
_op_(VI_INTERRUPT_MASK_0) \
_op_(VI_INTERRUPT_TYPE_SELECT_0) \
_op_(VI_INTERRUPT_POLARITY_SELECT_0) \
_op_(VI_INTERRUPT_STATUS_0) \
_op_(VI_VIP_INPUT_STATUS_0) \
_op_(VI_VIDEO_BUFFER_STATUS_0) \
_op_(VI_SYNC_OUTPUT_0) \
_op_(VI_VVS_OUTPUT_DELAY_0) \
_op_(VI_PWM_CONTROL_0) \
_op_(VI_PWM_SELECT_PULSE_A_0) \
_op_(VI_PWM_SELECT_PULSE_B_0) \
_op_(VI_PWM_SELECT_PULSE_C_0) \
_op_(VI_PWM_SELECT_PULSE_D_0) \
_op_(VI_VI_DATA_INPUT_CONTROL_0) \
_op_(VI_PIN_INPUT_ENABLE_0) \
_op_(VI_PIN_OUTPUT_ENABLE_0) \
_op_(VI_PIN_INVERSION_0) \
_op_(VI_PIN_INPUT_DATA_0) \
_op_(VI_PIN_OUTPUT_DATA_0) \
_op_(VI_PIN_OUTPUT_SELECT_0) \
_op_(VI_RAISE_VIP_BUFFER_FIRST_OUTPUT_0) \
_op_(VI_RAISE_VIP_FRAME_FIRST_OUTPUT_0) \
_op_(VI_RAISE_VIP_BUFFER_SECOND_OUTPUT_0) \
_op_(VI_RAISE_VIP_FRAME_SECOND_OUTPUT_0) \
_op_(VI_RAISE_HOST_FIRST_OUTPUT_0) \
_op_(VI_RAISE_HOST_SECOND_OUTPUT_0) \
_op_(VI_RAISE_EPP_0) \
_op_(VI_CAMERA_CONTROL_0) \
_op_(VI_VI_ENABLE_0) \
_op_(VI_VI_ENABLE_2_0) \
_op_(VI_VI_RAISE_0) \
_op_(VI_Y_FIFO_WRITE_0) \
_op_(VI_U_FIFO_WRITE_0) \
_op_(VI_V_FIFO_WRITE_0) \
_op_(VI_VI_MCCIF_FIFOCTRL_0) \
_op_(VI_TIMEOUT_WCOAL_VI_0) \
_op_(VI_MCCIF_VIRUV_HP_0) \
_op_(VI_MCCIF_VIWSB_HP_0) \
_op_(VI_MCCIF_VIWU_HP_0) \
_op_(VI_MCCIF_VIWV_HP_0) \
_op_(VI_MCCIF_VIWY_HP_0) \
_op_(VI_CSI_PPA_RAISE_FRAME_START_0) \
_op_(VI_CSI_PPA_RAISE_FRAME_END_0) \
_op_(VI_CSI_PPB_RAISE_FRAME_START_0) \
_op_(VI_CSI_PPB_RAISE_FRAME_END_0) \
_op_(VI_CSI_PPA_H_ACTIVE_0) \
_op_(VI_CSI_PPA_V_ACTIVE_0) \
_op_(VI_CSI_PPB_H_ACTIVE_0) \
_op_(VI_CSI_PPB_V_ACTIVE_0) \
_op_(VI_ISP_H_ACTIVE_0) \
_op_(VI_ISP_V_ACTIVE_0) \
_op_(VI_STREAM_1_RESOURCE_DEFINE_0) \
_op_(VI_STREAM_2_RESOURCE_DEFINE_0) \
_op_(VI_RAISE_STREAM_1_DONE_0) \
_op_(VI_RAISE_STREAM_2_DONE_0) \
_op_(VI_TS_MODE_0) \
_op_(VI_TS_CONTROL_0) \
_op_(VI_TS_PACKET_COUNT_0) \
_op_(VI_TS_ERROR_COUNT_0) \
_op_(VI_TS_CPU_FLOW_CTL_0) \
_op_(VI_VB0_CHROMA_BUFFER_STRIDE_FIRST_0) \
_op_(VI_VB0_CHROMA_LINE_STRIDE_FIRST_0) \
_op_(VI_EPP_LINES_PER_BUFFER_0) \
_op_(VI_BUFFER_RELEASE_OUTPUT1_0) \
_op_(VI_BUFFER_RELEASE_OUTPUT2_0) \
_op_(VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT1_0) \
_op_(VI_DEBUG_FLOW_CONTROL_COUNTER_OUTPUT2_0) \
_op_(VI_TERMINATE_BW_FIRST_0) \
_op_(VI_TERMINATE_BW_SECOND_0) \
_op_(VI_VB0_FIRST_BUFFER_ADDR_MODE_0) \
_op_(VI_VB0_SECOND_BUFFER_ADDR_MODE_0) \
_op_(VI_RESERVE_0_0) \
_op_(VI_RESERVE_1_0) \
_op_(VI_RESERVE_2_0) \
_op_(VI_RESERVE_3_0) \
_op_(VI_RESERVE_4_0) \
_op_(VI_MCCIF_VIRUV_HYST_0) \
_op_(VI_MCCIF_VIWSB_HYST_0) \
_op_(VI_MCCIF_VIWU_HYST_0) \
_op_(VI_MCCIF_VIWV_HYST_0) \
_op_(VI_MCCIF_VIWY_HYST_0) \
_op_(VI_FIELD_STATUS_SHADOW1_0) \
_op_(VI_FIELD_STATUS_SHADOW2_0) \
_op_(VI_COREMUX_CROP_H_ACTIVE_0) \
_op_(VI_COREMUX_CROP_V_ACTIVE_0) \
_op_(VI_ALTMUX_CROP_H_ACTIVE_0) \
_op_(VI_ALTMUX_CROP_V_ACTIVE_0) \
_op_(VI_VI_STEREO_CONTROL_0) \
_op_(VI_VI_CSIA_PATTERN_GEN_SIZE_0) \
_op_(VI_VI_CSIA_PATTERN_GEN_CONTROL_0) \
_op_(VI_VI_CSIB_PATTERN_GEN_SIZE_0) \
_op_(VI_VI_CSIB_PATTERN_GEN_CONTROL_0) \
_op_(CSI_VI_INPUT_STREAM_CONTROL_0) \
_op_(CSI_HOST_INPUT_STREAM_CONTROL_0) \
_op_(CSI_INPUT_STREAM_A_CONTROL_0) \
_op_(CSI_PIXEL_STREAM_A_CONTROL0_0) \
_op_(CSI_PIXEL_STREAM_A_CONTROL1_0) \
_op_(CSI_PIXEL_STREAM_A_WORD_COUNT_0) \
_op_(CSI_PIXEL_STREAM_A_GAP_0) \
_op_(CSI_PIXEL_STREAM_PPA_COMMAND_0) \
_op_(CSI_INPUT_STREAM_B_CONTROL_0) \
_op_(CSI_PIXEL_STREAM_B_CONTROL0_0) \
_op_(CSI_PIXEL_STREAM_B_CONTROL1_0) \
_op_(CSI_PIXEL_STREAM_B_WORD_COUNT_0) \
_op_(CSI_PIXEL_STREAM_B_GAP_0) \
_op_(CSI_PIXEL_STREAM_PPB_COMMAND_0) \
_op_(CSI_PHY_CIL_COMMAND_0) \
_op_(CSI_PHY_CILA_CONTROL0_0) \
_op_(CSI_PHY_CILB_CONTROL0_0) \
_op_(CSI_CSI_PIXEL_PARSER_STATUS_0) \
_op_(CSI_CSI_CIL_STATUS_0) \
_op_(CSI_CSI_PIXEL_PARSER_INTERRUPT_MASK_0) \
_op_(CSI_CSI_CIL_INTERRUPT_MASK_0) \
_op_(CSI_CSI_READONLY_STATUS_0) \
_op_(CSI_ESCAPE_MODE_COMMAND_0) \
_op_(CSI_ESCAPE_MODE_DATA_0) \
_op_(CSI_CILA_PAD_CONFIG0_0) \
_op_(CSI_CILA_PAD_CONFIG1_0) \
_op_(CSI_CILB_PAD_CONFIG0_0) \
_op_(CSI_CILB_PAD_CONFIG1_0) \
_op_(CSI_CIL_PAD_CONFIG0_0) \
_op_(CSI_CILA_MIPI_CAL_CONFIG_0) \
_op_(CSI_CILB_MIPI_CAL_CONFIG_0) \
_op_(CSI_CIL_MIPI_CAL_STATUS_0) \
_op_(CSI_CLKEN_OVERRIDE_0) \
_op_(CSI_DEBUG_CONTROL_0) \
_op_(CSI_DEBUG_COUNTER_0_0) \
_op_(CSI_DEBUG_COUNTER_1_0) \
_op_(CSI_DEBUG_COUNTER_2_0) \
_op_(CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0) \
_op_(CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0) \
_op_(CSI_DSI_MIPI_CAL_CONFIG_0) \
_op_(CSI_MIPIBIAS_PAD_CONFIG0_0) \
_op_(CSI_CSI_CILA_STATUS_0) \
_op_(CSI_CSI_CILB_STATUS_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_VI 0x00000000
#define BASE_ADDRESS_CSI        0x00000200

//
// ARVI REGISTER BANKS
//

#define VI0_FIRST_REG 0x0000 // VI_OUT_1_INCR_SYNCPT_0
#define VI0_LAST_REG 0x0002 // VI_OUT_1_INCR_SYNCPT_ERROR_0
#define VI1_FIRST_REG 0x0008 // VI_OUT_2_INCR_SYNCPT_0
#define VI1_LAST_REG 0x000a // VI_OUT_2_INCR_SYNCPT_ERROR_0
#define VI2_FIRST_REG 0x0010 // VI_MISC_INCR_SYNCPT_0
#define VI2_LAST_REG 0x0012 // VI_MISC_INCR_SYNCPT_ERROR_0
#define VI3_FIRST_REG 0x0018 // VI_CONT_SYNCPT_OUT_1_0
#define VI3_LAST_REG 0x00a8 // VI_VI_CSIB_PATTERN_GEN_CONTROL_0
#define CSI0_FIRST_REG 0x0200 // CSI_VI_INPUT_STREAM_CONTROL_0
#define CSI0_LAST_REG 0x0200 // CSI_VI_INPUT_STREAM_CONTROL_0
#define CSI1_FIRST_REG 0x0202 // CSI_HOST_INPUT_STREAM_CONTROL_0
#define CSI1_LAST_REG 0x0202 // CSI_HOST_INPUT_STREAM_CONTROL_0
#define CSI2_FIRST_REG 0x0204 // CSI_INPUT_STREAM_A_CONTROL_0
#define CSI2_LAST_REG 0x0204 // CSI_INPUT_STREAM_A_CONTROL_0
#define CSI3_FIRST_REG 0x0206 // CSI_PIXEL_STREAM_A_CONTROL0_0
#define CSI3_LAST_REG 0x020a // CSI_PIXEL_STREAM_PPA_COMMAND_0
#define CSI4_FIRST_REG 0x020f // CSI_INPUT_STREAM_B_CONTROL_0
#define CSI4_LAST_REG 0x020f // CSI_INPUT_STREAM_B_CONTROL_0
#define CSI5_FIRST_REG 0x0211 // CSI_PIXEL_STREAM_B_CONTROL0_0
#define CSI5_LAST_REG 0x0215 // CSI_PIXEL_STREAM_PPB_COMMAND_0
#define CSI6_FIRST_REG 0x021a // CSI_PHY_CIL_COMMAND_0
#define CSI6_LAST_REG 0x021c // CSI_PHY_CILB_CONTROL0_0
#define CSI7_FIRST_REG 0x021e // CSI_CSI_PIXEL_PARSER_STATUS_0
#define CSI7_LAST_REG 0x0237 // CSI_CSI_CILB_STATUS_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARVI_H_INC_
