$date
	Sat Sep  2 12:58:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comp_tb $end
$var wire 1 ! l $end
$var wire 1 " g $end
$var wire 1 # eq $end
$var reg 3 $ a [2:0] $end
$var reg 3 % b [2:0] $end
$scope module uut $end
$var wire 3 & a [2:0] $end
$var wire 3 ' b [2:0] $end
$var reg 3 ( an [2:0] $end
$var reg 1 # eq $end
$var reg 1 ) eqa1 $end
$var reg 1 * eqa2 $end
$var reg 1 " g $end
$var reg 1 + ga1 $end
$var reg 1 , ga2 $end
$var reg 1 - gx1 $end
$var reg 1 . gx2 $end
$var reg 1 ! l $end
$var reg 1 / la1 $end
$var reg 1 0 la2 $end
$var reg 1 1 lx1 $end
$var reg 1 2 lx2 $end
$var reg 3 3 xn [2:0] $end
$var integer 32 4 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 4
b111 3
02
11
00
1/
0.
0-
1,
0+
1*
0)
b0 (
b111 '
b111 &
b111 %
b111 $
1#
0"
0!
$end
#20
1"
1.
0,
0#
0*
0/
b1 (
b10 3
b11 4
b11 %
b11 '
b110 $
b110 &
#40
0"
0.
1,
1!
12
10
1/
b110 3
b11 4
b111 %
b111 '
#60
1#
1*
0!
02
00
b0 (
b111 3
b11 4
b101 %
b101 '
b101 $
b101 &
#80
