Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Thu Nov 21 11:30:12 2019
| Host             : megatron running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file AutoCorrelationFunction_v1_0_power_routed.rpt -pb AutoCorrelationFunction_v1_0_power_summary_routed.pb -rpx AutoCorrelationFunction_v1_0_power_routed.rpx
| Design           : AutoCorrelationFunction_v1_0
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 11.659 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 10.911                           |
| Device Static (W)        | 0.747                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     5.122 |     6526 |       --- |             --- |
|   LUT as Logic |     4.461 |     1759 |     17600 |            9.99 |
|   Register     |     0.644 |     3455 |     35200 |            9.82 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   CARRY4       |     0.005 |      189 |      4400 |            4.30 |
|   Others       |     0.000 |      766 |       --- |             --- |
| Signals        |     5.077 |     3929 |       --- |             --- |
| DSPs           |     0.047 |        1 |        80 |            1.25 |
| I/O            |     0.665 |       91 |       100 |           91.00 |
| Static Power   |     0.747 |          |           |                 |
| Total          |    11.659 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    10.555 |      10.426 |      0.129 |
| Vccaux    |       1.800 |     0.080 |       0.040 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.231 |       0.230 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.000 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| AutoCorrelationFunction_v1_0                |    10.911 |
|   AutoCorrelationFunction_v1_0_S00_AXI_inst |     9.920 |
|     acf                                     |     9.889 |
|       edgeDetect                            |     0.032 |
|       genblk1[0].niblock                    |     0.433 |
|       genblk1[10].niblock                   |     0.415 |
|       genblk1[11].niblock                   |     0.414 |
|       genblk1[12].niblock                   |     0.393 |
|       genblk1[13].niblock                   |     0.431 |
|       genblk1[14].niblock                   |     0.399 |
|       genblk1[15].niblock                   |     0.452 |
|       genblk1[16].niblock                   |     0.436 |
|       genblk1[17].niblock                   |     0.432 |
|       genblk1[18].niblock                   |     0.437 |
|       genblk1[19].niblock                   |     0.435 |
|       genblk1[1].niblock                    |     0.424 |
|       genblk1[20].niblock                   |     0.428 |
|       genblk1[21].niblock                   |     0.421 |
|       genblk1[2].niblock                    |     0.434 |
|       genblk1[3].niblock                    |     0.399 |
|       genblk1[4].niblock                    |     0.417 |
|       genblk1[5].niblock                    |     0.420 |
|       genblk1[6].niblock                    |     0.462 |
|       genblk1[7].niblock                    |     0.426 |
|       genblk1[8].niblock                    |     0.421 |
|       genblk1[9].niblock                    |     0.428 |
|       mainTimer                             |     0.063 |
|       photonCounter                         |     0.413 |
+---------------------------------------------+-----------+


