

================================================================
== Vivado HLS Report for 'ALU'
================================================================
* Date:           Tue Mar 19 19:49:25 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ALU
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.802|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1002|  1002|  1002|  1002|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1000|  1000|         2|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   273|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   153|
|Register         |        -|      -|     80|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     80|   426|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     5|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_194_p2            |     +    |      0|  0|  17|          10|           1|
    |result_2_fu_258_p2       |     +    |      0|  0|  39|          32|          32|
    |result_3_fu_251_p2       |     -    |      0|  0|  39|          32|          32|
    |ap_condition_130         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_165         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_255         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_66          |    and   |      0|  0|   8|           1|           1|
    |result_4_fu_244_p2       |    and   |      0|  0|  39|          32|          32|
    |exitcond_fu_188_p2       |   icmp   |      0|  0|  13|          10|           6|
    |result_5_fu_237_p2       |    or    |      0|  0|  39|          32|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   8|           2|           1|
    |result_6_fu_230_p2       |    xor   |      0|  0|  39|          32|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 273|         187|         174|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                |  15|          3|    1|          3|
    |ap_phi_mux_result_1_phi_fu_172_p12     |  33|          6|   32|        192|
    |ap_phi_reg_pp0_iter1_result_1_reg_167  |   9|          2|   32|         64|
    |i_reg_156                              |   9|          2|   10|         20|
    |inA_address0                           |  33|          6|   10|         60|
    |inB_address0                           |  33|          6|   10|         60|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 153|         29|   96|        403|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_result_1_reg_167  |  32|   0|   32|          0|
    |exitcond_reg_269                       |   1|   0|    1|          0|
    |i_reg_156                              |  10|   0|   10|          0|
    |result_reg_144                         |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  80|   0|   80|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      ALU     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      ALU     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      ALU     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      ALU     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      ALU     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      ALU     | return value |
|ap_return     | out |   32| ap_ctrl_hs |      ALU     | return value |
|inA_address0  | out |   10|  ap_memory |      inA     |     array    |
|inA_ce0       | out |    1|  ap_memory |      inA     |     array    |
|inA_q0        |  in |   32|  ap_memory |      inA     |     array    |
|inB_address0  | out |   10|  ap_memory |      inB     |     array    |
|inB_ce0       | out |    1|  ap_memory |      inB     |     array    |
|inB_q0        |  in |   32|  ap_memory |      inB     |     array    |
|op            |  in |   32|   ap_none  |      op      |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

