Analysis & Synthesis report for ProyectoFinal
Fri Dec  6 14:32:32 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec  6 14:32:32 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ProyectoFinal                               ;
; Top-level Entity Name              ; ProyectoFinal                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 897                                         ;
;     Total combinational functions  ; 678                                         ;
;     Dedicated logic registers      ; 383                                         ;
; Total registers                    ; 383                                         ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; ProyectoFinal      ; ProyectoFinal      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; ProyectoFinal.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/ProyectoFinal.bdf                ;         ;
; memoria.vhd                      ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd                      ;         ;
; memoria_datos.vhd                ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria_datos.vhd                ;         ;
; contador_programa.vhd            ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/contador_programa.vhd            ;         ;
; sensa_boton.vhd                  ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/sensa_boton.vhd                  ;         ;
; registro_acoplo_1_fetch.vhd      ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_1_fetch.vhd      ;         ;
; modulo_decodificacion.vhd        ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_decodificacion.vhd        ;         ;
; registro_intermedio_decode.vhd   ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_intermedio_decode.vhd   ;         ;
; selector_operandos.vhd           ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/selector_operandos.vhd           ;         ;
; registro_acoplo_2_decodifica.vhd ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_2_decodifica.vhd ;         ;
; WB_Logic.vhd                     ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/WB_Logic.vhd                     ;         ;
; modulo_exec.vhd                  ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_exec.vhd                  ;         ;
; registro_acoplo_3_exec.vhd       ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_3_exec.vhd       ;         ;
; masterMux.vhd                    ; yes             ; User VHDL File                     ; /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd                    ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 897                    ;
;                                             ;                        ;
; Total combinational functions               ; 678                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 476                    ;
;     -- 3 input functions                    ; 88                     ;
;     -- <=2 input functions                  ; 114                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 649                    ;
;     -- arithmetic mode                      ; 29                     ;
;                                             ;                        ;
; Total registers                             ; 383                    ;
;     -- Dedicated logic registers            ; 383                    ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 29                     ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; sensa_boton:inst|reloj ;
; Maximum fan-out                             ; 381                    ;
; Total fan-out                               ; 3745                   ;
; Average fan-out                             ; 3.35                   ;
+---------------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                   ; Entity Name                  ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+------------------------------+--------------+
; |ProyectoFinal                              ; 678 (1)             ; 383 (0)                   ; 0           ; 0            ; 0       ; 0         ; 29   ; 0            ; |ProyectoFinal                                        ; ProyectoFinal                ; work         ;
;    |WB_Logic:inst7|                         ; 19 (19)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|WB_Logic:inst7                         ; WB_Logic                     ; work         ;
;    |contador_programa:contador_de_programa| ; 16 (16)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|contador_programa:contador_de_programa ; contador_programa            ; work         ;
;    |masterMux:inst11|                       ; 214 (214)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|masterMux:inst11                       ; masterMux                    ; work         ;
;    |memoria:MEMORIA_PROGRAMA|               ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|memoria:MEMORIA_PROGRAMA               ; memoria                      ; work         ;
;    |memoria_datos:inst1|                    ; 89 (89)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|memoria_datos:inst1                    ; memoria_datos                ; work         ;
;    |modulo_decodificacion:inst4|            ; 111 (111)           ; 130 (130)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|modulo_decodificacion:inst4            ; modulo_decodificacion        ; work         ;
;    |modulo_exec:inst8|                      ; 57 (57)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|modulo_exec:inst8                      ; modulo_exec                  ; work         ;
;    |registro_acoplo_1_fetch:inst3|          ; 32 (32)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|registro_acoplo_1_fetch:inst3          ; registro_acoplo_1_fetch      ; work         ;
;    |registro_acoplo_2_decodifica:inst6|     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|registro_acoplo_2_decodifica:inst6     ; registro_acoplo_2_decodifica ; work         ;
;    |registro_acoplo_3_exec:inst9|           ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|registro_acoplo_3_exec:inst9           ; registro_acoplo_3_exec       ; work         ;
;    |registro_intermedio_decode:inst2|       ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|registro_intermedio_decode:inst2       ; registro_intermedio_decode   ; work         ;
;    |selector_operandos:inst5|               ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|selector_operandos:inst5               ; selector_operandos           ; work         ;
;    |sensa_boton:inst|                       ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProyectoFinal|sensa_boton:inst                       ; sensa_boton                  ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+---------------------------------------------------------------------+----------------------------------------+
; Register name                                                       ; Reason for Removal                     ;
+---------------------------------------------------------------------+----------------------------------------+
; registro_acoplo_1_fetch:inst3|Instr_out[3..15,19..31,37..47,52..63] ; Stuck at GND due to stuck port data_in ;
; modulo_decodificacion:inst4|OpCode_out[4..15]                       ; Stuck at GND due to stuck port data_in ;
; modulo_decodificacion:inst4|Dir_Mem_op_1[3..15]                     ; Stuck at GND due to stuck port data_in ;
; modulo_decodificacion:inst4|Dir_Mem_op_2[3..15]                     ; Stuck at GND due to stuck port data_in ;
; modulo_decodificacion:inst4|Op_Sel_out_1[0]                         ; Stuck at GND due to stuck port data_in ;
; modulo_decodificacion:inst4|DirW_out[5..15]                         ; Stuck at GND due to stuck port data_in ;
; modulo_exec:inst8|Resultado[8..15]                                  ; Stuck at GND due to stuck port data_in ;
; modulo_exec:inst8|Flags[2..7]                                       ; Stuck at GND due to stuck port data_in ;
; registro_acoplo_3_exec:inst9|Resultado_out[8..15]                   ; Stuck at GND due to stuck port data_in ;
; registro_acoplo_3_exec:inst9|Flags_out[2..7]                        ; Stuck at GND due to stuck port data_in ;
; registro_intermedio_decode:inst2|OpCode_out[4..15]                  ; Stuck at GND due to stuck port data_in ;
; registro_intermedio_decode:inst2|DirW_out[5..15]                    ; Stuck at GND due to stuck port data_in ;
; registro_intermedio_decode:inst2|Op_sel_1_out[0]                    ; Stuck at GND due to stuck port data_in ;
; registro_acoplo_2_decodifica:inst6|OpCode_out[4..15]                ; Stuck at GND due to stuck port data_in ;
; registro_acoplo_2_decodifica:inst6|DirW_out[5..15]                  ; Stuck at GND due to stuck port data_in ;
; modulo_exec:inst8|OpCode_out[4..15]                                 ; Stuck at GND due to stuck port data_in ;
; modulo_exec:inst8|DirW_out[5..15]                                   ; Stuck at GND due to stuck port data_in ;
; registro_acoplo_3_exec:inst9|OpCode_out[4..15]                      ; Stuck at GND due to stuck port data_in ;
; registro_acoplo_3_exec:inst9|DirW_out[5..15]                        ; Stuck at GND due to stuck port data_in ;
; WB_Logic:inst7|DirW_out[5..15]                                      ; Stuck at GND due to stuck port data_in ;
; memoria_datos:inst1|Dir_0008[0..7]                                  ; Lost fanout                            ;
; WB_Logic:inst7|PC_EnaW                                              ; Merged with WB_Logic:inst7|EnaDeten    ;
; Total Number of Removed Registers = 240                             ;                                        ;
+---------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                    ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; registro_acoplo_1_fetch:inst3|Instr_out[63] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[15],                                          ;
;                                             ; due to stuck port data_in ; modulo_decodificacion:inst4|DirW_out[15], modulo_decodificacion:inst4|DirW_out[14],  ;
;                                             ;                           ; modulo_decodificacion:inst4|DirW_out[13], modulo_decodificacion:inst4|DirW_out[12],  ;
;                                             ;                           ; modulo_decodificacion:inst4|DirW_out[11], modulo_decodificacion:inst4|DirW_out[10],  ;
;                                             ;                           ; modulo_decodificacion:inst4|DirW_out[9], modulo_decodificacion:inst4|DirW_out[8],    ;
;                                             ;                           ; modulo_decodificacion:inst4|DirW_out[7], modulo_decodificacion:inst4|DirW_out[6],    ;
;                                             ;                           ; modulo_decodificacion:inst4|DirW_out[5],                                             ;
;                                             ;                           ; registro_intermedio_decode:inst2|OpCode_out[15],                                     ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[15],                                       ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[14],                                       ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[13],                                       ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[12],                                       ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[11],                                       ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[10],                                       ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[9],                                        ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[8],                                        ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[7],                                        ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[6],                                        ;
;                                             ;                           ; registro_intermedio_decode:inst2|DirW_out[5],                                        ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[15],                                   ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[15],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[14],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[13],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[12],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[11],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[10],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[9],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[8],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[7],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[6],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|DirW_out[5], modulo_exec:inst8|OpCode_out[15],    ;
;                                             ;                           ; modulo_exec:inst8|DirW_out[15], modulo_exec:inst8|DirW_out[14],                      ;
;                                             ;                           ; modulo_exec:inst8|DirW_out[13], modulo_exec:inst8|DirW_out[12],                      ;
;                                             ;                           ; modulo_exec:inst8|DirW_out[11], modulo_exec:inst8|DirW_out[10],                      ;
;                                             ;                           ; modulo_exec:inst8|DirW_out[9], modulo_exec:inst8|DirW_out[8],                        ;
;                                             ;                           ; modulo_exec:inst8|DirW_out[7], modulo_exec:inst8|DirW_out[6],                        ;
;                                             ;                           ; modulo_exec:inst8|DirW_out[5], registro_acoplo_3_exec:inst9|OpCode_out[15],          ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|DirW_out[15],                                           ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|DirW_out[14],                                           ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|DirW_out[13],                                           ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|DirW_out[12],                                           ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|DirW_out[11],                                           ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|DirW_out[10],                                           ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|DirW_out[9], registro_acoplo_3_exec:inst9|DirW_out[8],  ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|DirW_out[7], registro_acoplo_3_exec:inst9|DirW_out[6],  ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|DirW_out[5], WB_Logic:inst7|DirW_out[15],               ;
;                                             ;                           ; WB_Logic:inst7|DirW_out[14], WB_Logic:inst7|DirW_out[13],                            ;
;                                             ;                           ; WB_Logic:inst7|DirW_out[12], WB_Logic:inst7|DirW_out[11],                            ;
;                                             ;                           ; WB_Logic:inst7|DirW_out[10], WB_Logic:inst7|DirW_out[9], WB_Logic:inst7|DirW_out[8], ;
;                                             ;                           ; WB_Logic:inst7|DirW_out[7], WB_Logic:inst7|DirW_out[6], WB_Logic:inst7|DirW_out[5]   ;
; registro_acoplo_1_fetch:inst3|Instr_out[62] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[14],                                          ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[14],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[14],                                   ;
;                                             ;                           ; modulo_exec:inst8|OpCode_out[14], registro_acoplo_3_exec:inst9|OpCode_out[14]        ;
; registro_acoplo_1_fetch:inst3|Instr_out[52] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[4],                                           ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[4],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[4], modulo_exec:inst8|OpCode_out[4],   ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|OpCode_out[4]                                           ;
; registro_acoplo_1_fetch:inst3|Instr_out[53] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[5],                                           ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[5],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[5], modulo_exec:inst8|OpCode_out[5],   ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|OpCode_out[5]                                           ;
; registro_acoplo_1_fetch:inst3|Instr_out[54] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[6],                                           ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[6],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[6], modulo_exec:inst8|OpCode_out[6],   ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|OpCode_out[6]                                           ;
; registro_acoplo_1_fetch:inst3|Instr_out[55] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[7],                                           ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[7],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[7], modulo_exec:inst8|OpCode_out[7],   ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|OpCode_out[7]                                           ;
; registro_acoplo_1_fetch:inst3|Instr_out[56] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[8],                                           ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[8],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[8], modulo_exec:inst8|OpCode_out[8],   ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|OpCode_out[8]                                           ;
; registro_acoplo_1_fetch:inst3|Instr_out[57] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[9],                                           ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[9],                                      ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[9], modulo_exec:inst8|OpCode_out[9],   ;
;                                             ;                           ; registro_acoplo_3_exec:inst9|OpCode_out[9]                                           ;
; registro_acoplo_1_fetch:inst3|Instr_out[58] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[10],                                          ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[10],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[10],                                   ;
;                                             ;                           ; modulo_exec:inst8|OpCode_out[10], registro_acoplo_3_exec:inst9|OpCode_out[10]        ;
; registro_acoplo_1_fetch:inst3|Instr_out[59] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[11],                                          ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[11],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[11],                                   ;
;                                             ;                           ; modulo_exec:inst8|OpCode_out[11], registro_acoplo_3_exec:inst9|OpCode_out[11]        ;
; registro_acoplo_1_fetch:inst3|Instr_out[60] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[12],                                          ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[12],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[12],                                   ;
;                                             ;                           ; modulo_exec:inst8|OpCode_out[12], registro_acoplo_3_exec:inst9|OpCode_out[12]        ;
; registro_acoplo_1_fetch:inst3|Instr_out[61] ; Stuck at GND              ; modulo_decodificacion:inst4|OpCode_out[13],                                          ;
;                                             ; due to stuck port data_in ; registro_intermedio_decode:inst2|OpCode_out[13],                                     ;
;                                             ;                           ; registro_acoplo_2_decodifica:inst6|OpCode_out[13],                                   ;
;                                             ;                           ; modulo_exec:inst8|OpCode_out[13], registro_acoplo_3_exec:inst9|OpCode_out[13]        ;
; registro_acoplo_1_fetch:inst3|Instr_out[7]  ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[7]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[6]  ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[6]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Flags[3]                  ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Flags_out[3]                                            ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[5]  ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[5]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[4]  ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[4]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[3]  ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[3]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_decodificacion:inst4|Op_Sel_out_1[0] ; Stuck at GND              ; registro_intermedio_decode:inst2|Op_sel_1_out[0]                                     ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Resultado[15]             ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Resultado_out[15]                                       ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Resultado[14]             ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Resultado_out[14]                                       ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Resultado[13]             ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Resultado_out[13]                                       ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Resultado[12]             ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Resultado_out[12]                                       ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Resultado[11]             ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Resultado_out[11]                                       ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Resultado[10]             ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Resultado_out[10]                                       ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Resultado[9]              ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Resultado_out[9]                                        ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Resultado[8]              ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Resultado_out[8]                                        ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Flags[7]                  ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Flags_out[7]                                            ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Flags[6]                  ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Flags_out[6]                                            ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Flags[5]                  ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Flags_out[5]                                            ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Flags[4]                  ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Flags_out[4]                                            ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; modulo_exec:inst8|Flags[2]                  ; Stuck at GND              ; registro_acoplo_3_exec:inst9|Flags_out[2]                                            ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[21] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[5]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[31] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[15]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[30] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[14]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[29] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[13]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[28] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[12]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[27] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[11]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[26] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[10]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[25] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[9]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[24] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[8]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[23] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[7]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[22] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[6]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[8]  ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[8]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[20] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[4]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[19] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_1[3]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[15] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[15]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[14] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[14]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[13] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[13]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[12] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[12]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[11] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[11]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[10] ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[10]                                         ;
;                                             ; due to stuck port data_in ;                                                                                      ;
; registro_acoplo_1_fetch:inst3|Instr_out[9]  ; Stuck at GND              ; modulo_decodificacion:inst4|Dir_Mem_op_2[9]                                          ;
;                                             ; due to stuck port data_in ;                                                                                      ;
+---------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 383   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 299   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 210   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ProyectoFinal|memoria_datos:inst1|Data_out_1[6]        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ProyectoFinal|memoria_datos:inst1|Data_out_2[3]        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |ProyectoFinal|modulo_exec:inst8|Flags[1]               ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |ProyectoFinal|modulo_decodificacion:inst4|Dato_op_2[6] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ProyectoFinal|modulo_exec:inst8|Resultado[4]           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ProyectoFinal|selector_operandos:inst5|Mux14           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |ProyectoFinal|modulo_decodificacion:inst4|Selector6    ;
; 18:1               ; 8 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |ProyectoFinal|masterMux:inst11|Mux128                  ;
; 66:1               ; 3 bits    ; 132 LEs       ; 42 LEs               ; 90 LEs                 ; No         ; |ProyectoFinal|masterMux:inst11|Mux136                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 383                         ;
;     CLR               ; 155                         ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 82                          ;
;     ENA CLR           ; 128                         ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 678                         ;
;     arith             ; 29                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 14                          ;
;     normal            ; 649                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 476                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec  6 14:32:19 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ProyectoFinal.bdf
    Info (12023): Found entity 1: ProyectoFinal
Info (12021): Found 2 design units, including 1 entities, in source file memoria.vhd
    Info (12022): Found design unit 1: memoria-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 12
    Info (12023): Found entity 1: memoria File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoria_datos.vhd
    Info (12022): Found design unit 1: memoria_datos-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria_datos.vhd Line: 20
    Info (12023): Found entity 1: memoria_datos File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria_datos.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file contador_programa.vhd
    Info (12022): Found design unit 1: contador_programa-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/contador_programa.vhd Line: 16
    Info (12023): Found entity 1: contador_programa File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/contador_programa.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sensa_boton.vhd
    Info (12022): Found design unit 1: sensa_boton-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/sensa_boton.vhd Line: 14
    Info (12023): Found entity 1: sensa_boton File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/sensa_boton.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file registro_acoplo_1_fetch.vhd
    Info (12022): Found design unit 1: registro_acoplo_1_fetch-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_1_fetch.vhd Line: 20
    Info (12023): Found entity 1: registro_acoplo_1_fetch File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_1_fetch.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file modulo_decodificacion.vhd
    Info (12022): Found design unit 1: modulo_decodificacion-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_decodificacion.vhd Line: 36
    Info (12023): Found entity 1: modulo_decodificacion File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_decodificacion.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registro_intermedio_decode.vhd
    Info (12022): Found design unit 1: registro_intermedio_decode-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_intermedio_decode.vhd Line: 26
    Info (12023): Found entity 1: registro_intermedio_decode File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_intermedio_decode.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file selector_operandos.vhd
    Info (12022): Found design unit 1: selector_operandos-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/selector_operandos.vhd Line: 23
    Info (12023): Found entity 1: selector_operandos File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/selector_operandos.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registro_acoplo_2_decodifica.vhd
    Info (12022): Found design unit 1: registro_acoplo_2_decodifica-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_2_decodifica.vhd Line: 26
    Info (12023): Found entity 1: registro_acoplo_2_decodifica File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_2_decodifica.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file WB_Logic.vhd
    Info (12022): Found design unit 1: WB_Logic-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/WB_Logic.vhd Line: 28
    Info (12023): Found entity 1: WB_Logic File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/WB_Logic.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file modulo_exec.vhd
    Info (12022): Found design unit 1: modulo_exec-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_exec.vhd Line: 25
    Info (12023): Found entity 1: modulo_exec File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_exec.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registro_acoplo_3_exec.vhd
    Info (12022): Found design unit 1: registro_acoplo_3_exec-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_3_exec.vhd Line: 26
    Info (12023): Found entity 1: registro_acoplo_3_exec File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/registro_acoplo_3_exec.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file masterMux.vhd
    Info (12022): Found design unit 1: masterMux-Behavioral File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 63
    Info (12023): Found entity 1: masterMux File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 6
Info (12127): Elaborating entity "ProyectoFinal" for the top level hierarchy
Info (12128): Elaborating entity "masterMux" for hierarchy "masterMux:inst11"
Warning (10492): VHDL Process Statement warning at masterMux.vhd(77): signal "PC_S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 77
Warning (10492): VHDL Process Statement warning at masterMux.vhd(80): signal "Instr_S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 80
Warning (10492): VHDL Process Statement warning at masterMux.vhd(83): signal "Instr_S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 83
Warning (10492): VHDL Process Statement warning at masterMux.vhd(86): signal "Instr_S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 86
Warning (10492): VHDL Process Statement warning at masterMux.vhd(89): signal "Instr_S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 89
Warning (10492): VHDL Process Statement warning at masterMux.vhd(100): signal "PC_S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 100
Warning (10492): VHDL Process Statement warning at masterMux.vhd(103): signal "Instr_S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 103
Warning (10492): VHDL Process Statement warning at masterMux.vhd(106): signal "Instr_S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 106
Warning (10492): VHDL Process Statement warning at masterMux.vhd(109): signal "Instr_S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 109
Warning (10492): VHDL Process Statement warning at masterMux.vhd(112): signal "Instr_S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 112
Warning (10492): VHDL Process Statement warning at masterMux.vhd(123): signal "OpCode_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 123
Warning (10492): VHDL Process Statement warning at masterMux.vhd(126): signal "DirW_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 126
Warning (10492): VHDL Process Statement warning at masterMux.vhd(129): signal "Dato_op_1_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 129
Warning (10492): VHDL Process Statement warning at masterMux.vhd(132): signal "Dato_op_2_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 132
Warning (10492): VHDL Process Statement warning at masterMux.vhd(135): signal "Op_sel_1_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 135
Warning (10492): VHDL Process Statement warning at masterMux.vhd(138): signal "Op_sel_2_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 138
Warning (10492): VHDL Process Statement warning at masterMux.vhd(141): signal "Dir_mem_op_1_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 141
Warning (10492): VHDL Process Statement warning at masterMux.vhd(144): signal "Dir_mem_op_2_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 144
Warning (10492): VHDL Process Statement warning at masterMux.vhd(147): signal "Reg_0004_MinX_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 147
Warning (10492): VHDL Process Statement warning at masterMux.vhd(150): signal "Reg_0005_MinY_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 150
Warning (10492): VHDL Process Statement warning at masterMux.vhd(153): signal "Reg_0006_MaxX_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 153
Warning (10492): VHDL Process Statement warning at masterMux.vhd(156): signal "Reg_0007_MaxY_S2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 156
Warning (10492): VHDL Process Statement warning at masterMux.vhd(167): signal "OpCode_S3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 167
Warning (10492): VHDL Process Statement warning at masterMux.vhd(170): signal "DirW_S3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 170
Warning (10492): VHDL Process Statement warning at masterMux.vhd(173): signal "Dato_op_1_S3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 173
Warning (10492): VHDL Process Statement warning at masterMux.vhd(176): signal "Dato_op_2_S3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 176
Warning (10492): VHDL Process Statement warning at masterMux.vhd(187): signal "OpCode_S4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 187
Warning (10492): VHDL Process Statement warning at masterMux.vhd(190): signal "DirW_S4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 190
Warning (10492): VHDL Process Statement warning at masterMux.vhd(193): signal "Dato_op_1_S4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 193
Warning (10492): VHDL Process Statement warning at masterMux.vhd(196): signal "Dato_op_2_S4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 196
Warning (10492): VHDL Process Statement warning at masterMux.vhd(207): signal "OpCode_S5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 207
Warning (10492): VHDL Process Statement warning at masterMux.vhd(210): signal "DirW_S5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 210
Warning (10492): VHDL Process Statement warning at masterMux.vhd(213): signal "Resultado_S5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 213
Warning (10492): VHDL Process Statement warning at masterMux.vhd(216): signal "Flags_S5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 216
Warning (10492): VHDL Process Statement warning at masterMux.vhd(227): signal "OpCode_S6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 227
Warning (10492): VHDL Process Statement warning at masterMux.vhd(230): signal "DirW_S6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 230
Warning (10492): VHDL Process Statement warning at masterMux.vhd(233): signal "Resultado_S6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 233
Warning (10492): VHDL Process Statement warning at masterMux.vhd(236): signal "Flags_S6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 236
Warning (10492): VHDL Process Statement warning at masterMux.vhd(247): signal "PC_EnaW_S7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 247
Warning (10492): VHDL Process Statement warning at masterMux.vhd(250): signal "Reg_EnaW_S7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 250
Warning (10492): VHDL Process Statement warning at masterMux.vhd(253): signal "Mem_EnaW_S7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 253
Warning (10492): VHDL Process Statement warning at masterMux.vhd(256): signal "DatoW_S7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 256
Warning (10492): VHDL Process Statement warning at masterMux.vhd(259): signal "DirW_S7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 259
Warning (10492): VHDL Process Statement warning at masterMux.vhd(262): signal "EnaDeten_S7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/masterMux.vhd Line: 262
Info (12128): Elaborating entity "WB_Logic" for hierarchy "WB_Logic:inst7"
Info (12128): Elaborating entity "sensa_boton" for hierarchy "sensa_boton:inst"
Info (12128): Elaborating entity "registro_acoplo_3_exec" for hierarchy "registro_acoplo_3_exec:inst9"
Info (12128): Elaborating entity "modulo_exec" for hierarchy "modulo_exec:inst8"
Info (12128): Elaborating entity "registro_acoplo_2_decodifica" for hierarchy "registro_acoplo_2_decodifica:inst6"
Info (12128): Elaborating entity "selector_operandos" for hierarchy "selector_operandos:inst5"
Info (12128): Elaborating entity "memoria_datos" for hierarchy "memoria_datos:inst1"
Info (12128): Elaborating entity "modulo_decodificacion" for hierarchy "modulo_decodificacion:inst4"
Warning (10036): Verilog HDL or VHDL warning at modulo_decodificacion.vhd(58): object "DatoOp2" assigned a value but never read File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/modulo_decodificacion.vhd Line: 58
Info (12128): Elaborating entity "registro_acoplo_1_fetch" for hierarchy "registro_acoplo_1_fetch:inst3"
Info (12128): Elaborating entity "memoria" for hierarchy "memoria:MEMORIA_PROGRAMA"
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(16): used explicit default value for signal "Dir_0000" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(18): used explicit default value for signal "Dir_0001" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(20): used explicit default value for signal "Dir_0002" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(22): used explicit default value for signal "Dir_0003" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(24): used explicit default value for signal "Dir_0004" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(26): used explicit default value for signal "Dir_0005" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(28): used explicit default value for signal "Dir_0006" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 28
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(30): used explicit default value for signal "Dir_0007" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 30
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(32): used explicit default value for signal "Dir_0008" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 32
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(34): used explicit default value for signal "Dir_0009" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(36): used explicit default value for signal "Dir_000A" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(38): used explicit default value for signal "Dir_000B" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(40): used explicit default value for signal "Dir_000C" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(42): used explicit default value for signal "Dir_000D" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 42
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(44): used explicit default value for signal "Dir_000E" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 44
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(46): used explicit default value for signal "Dir_000F" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 46
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(48): used explicit default value for signal "Dir_0010" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(50): used explicit default value for signal "Dir_0011" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 50
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(52): used explicit default value for signal "Dir_0012" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(54): used explicit default value for signal "Dir_0013" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(56): used explicit default value for signal "Dir_0014" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(58): used explicit default value for signal "Dir_0015" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(60): used explicit default value for signal "Dir_0016" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 60
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(62): used explicit default value for signal "Dir_0017" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 62
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(64): used explicit default value for signal "Dir_0018" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(66): used explicit default value for signal "Dir_0019" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at memoria.vhd(68): used explicit default value for signal "Dir_001A" because signal was never assigned a value File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 68
Warning (10492): VHDL Process Statement warning at memoria.vhd(76): signal "Dir_0000" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 76
Warning (10492): VHDL Process Statement warning at memoria.vhd(78): signal "Dir_0001" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 78
Warning (10492): VHDL Process Statement warning at memoria.vhd(80): signal "Dir_0002" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 80
Warning (10492): VHDL Process Statement warning at memoria.vhd(82): signal "Dir_0003" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 82
Warning (10492): VHDL Process Statement warning at memoria.vhd(84): signal "Dir_0004" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 84
Warning (10492): VHDL Process Statement warning at memoria.vhd(86): signal "Dir_0005" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 86
Warning (10492): VHDL Process Statement warning at memoria.vhd(88): signal "Dir_0006" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 88
Warning (10492): VHDL Process Statement warning at memoria.vhd(90): signal "Dir_0007" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 90
Warning (10492): VHDL Process Statement warning at memoria.vhd(92): signal "Dir_0008" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 92
Warning (10492): VHDL Process Statement warning at memoria.vhd(94): signal "Dir_0009" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 94
Warning (10492): VHDL Process Statement warning at memoria.vhd(96): signal "Dir_000A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 96
Warning (10492): VHDL Process Statement warning at memoria.vhd(98): signal "Dir_000B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 98
Warning (10492): VHDL Process Statement warning at memoria.vhd(100): signal "Dir_000C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 100
Warning (10492): VHDL Process Statement warning at memoria.vhd(102): signal "Dir_000D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 102
Warning (10492): VHDL Process Statement warning at memoria.vhd(104): signal "Dir_000E" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 104
Warning (10492): VHDL Process Statement warning at memoria.vhd(106): signal "Dir_000F" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 106
Warning (10492): VHDL Process Statement warning at memoria.vhd(108): signal "Dir_0010" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 108
Warning (10492): VHDL Process Statement warning at memoria.vhd(110): signal "Dir_0011" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 110
Warning (10492): VHDL Process Statement warning at memoria.vhd(112): signal "Dir_0012" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 112
Warning (10492): VHDL Process Statement warning at memoria.vhd(114): signal "Dir_0013" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 114
Warning (10492): VHDL Process Statement warning at memoria.vhd(116): signal "Dir_0014" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 116
Warning (10492): VHDL Process Statement warning at memoria.vhd(118): signal "Dir_0015" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 118
Warning (10492): VHDL Process Statement warning at memoria.vhd(120): signal "Dir_0016" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 120
Warning (10492): VHDL Process Statement warning at memoria.vhd(122): signal "Dir_0017" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 122
Warning (10492): VHDL Process Statement warning at memoria.vhd(124): signal "Dir_0018" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 124
Warning (10492): VHDL Process Statement warning at memoria.vhd(126): signal "Dir_0019" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 126
Warning (10492): VHDL Process Statement warning at memoria.vhd(128): signal "Dir_001A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sirivasv/Documents/MCC/MCC-AC/ProyectoFinal/memoria.vhd Line: 128
Info (12128): Elaborating entity "contador_programa" for hierarchy "contador_programa:contador_de_programa"
Info (12128): Elaborating entity "registro_intermedio_decode" for hierarchy "registro_intermedio_decode:inst2"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SALIDA[17]" is stuck at GND
    Warning (13410): Pin "SALIDA[16]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 928 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 899 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 1012 megabytes
    Info: Processing ended: Fri Dec  6 14:32:32 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:31


