Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\projects\prj_fpga_altera\prj_VE-10CL025\cl025_prj\projects\1gb_nios_ii_tcp\nios_system.qsys --block-symbol-file --output-directory=D:\projects\prj_fpga_altera\prj_VE-10CL025\cl025_prj\projects\1gb_nios_ii_tcp\nios_system --family="Cyclone 10 LP" --part=10CL025YE144I7G
Progress: Loading 1gb_nios_ii_tcp/nios_system.qsys
Progress: Reading input file
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding main_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module main_memory
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding sgdma_rx [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding sys_clk [clock_source 18.1]
Progress: Parameterizing module sys_clk
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding tse [altera_eth_tse 18.1]
Progress: Parameterizing module tse
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.tse.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: nios_system.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\projects\prj_fpga_altera\prj_VE-10CL025\cl025_prj\projects\1gb_nios_ii_tcp\nios_system.qsys --synthesis=VERILOG --output-directory=D:\projects\prj_fpga_altera\prj_VE-10CL025\cl025_prj\projects\1gb_nios_ii_tcp\nios_system\synthesis --family="Cyclone 10 LP" --part=10CL025YE144I7G
Progress: Loading 1gb_nios_ii_tcp/nios_system.qsys
Progress: Reading input file
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 18.1]
Progress: Parameterizing module led
Progress: Adding main_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module main_memory
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding sgdma_rx [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding switch [altera_avalon_pio 18.1]
Progress: Parameterizing module switch
Progress: Adding sys_clk [clock_source 18.1]
Progress: Parameterizing module sys_clk
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding tse [altera_eth_tse 18.1]
Progress: Parameterizing module tse
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sgdma_rx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sgdma_tx: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.tse.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: nios_system.tse: tse.mac_misc_connection must be exported, or connected to a matching conduit.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: descriptor_memory: Starting RTL generation for module 'nios_system_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_descriptor_memory --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0190_descriptor_memory_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0190_descriptor_memory_gen//nios_system_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'nios_system_descriptor_memory'
Info: descriptor_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0191_jtag_uart_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0191_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'nios_system_led'
Info: led:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_led --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0192_led_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0192_led_gen//nios_system_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios_system_led'
Info: led: "nios_system" instantiated altera_avalon_pio "led"
Info: main_memory: Starting RTL generation for module 'nios_system_main_memory'
Info: main_memory:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_main_memory --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0193_main_memory_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0193_main_memory_gen//nios_system_main_memory_component_configuration.pl  --do_build_sim=0  ]
Info: main_memory: Done RTL generation for module 'nios_system_main_memory'
Info: main_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "main_memory"
Info: new_sdram_controller_0: Starting RTL generation for module 'nios_system_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_new_sdram_controller_0 --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0194_new_sdram_controller_0_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0194_new_sdram_controller_0_gen//nios_system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'nios_system_new_sdram_controller_0'
Info: new_sdram_controller_0: "nios_system" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2: "nios_system" instantiated altera_nios2_gen2 "nios2"
Info: sgdma_rx: Starting RTL generation for module 'nios_system_sgdma_rx'
Info: sgdma_rx:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_system_sgdma_rx --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0195_sgdma_rx_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0195_sgdma_rx_gen//nios_system_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_rx: Done RTL generation for module 'nios_system_sgdma_rx'
Info: sgdma_rx: "nios_system" instantiated altera_avalon_sgdma "sgdma_rx"
Info: sgdma_tx: Starting RTL generation for module 'nios_system_sgdma_tx'
Info: sgdma_tx:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_system_sgdma_tx --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0196_sgdma_tx_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0196_sgdma_tx_gen//nios_system_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_tx: Done RTL generation for module 'nios_system_sgdma_tx'
Info: sgdma_tx: "nios_system" instantiated altera_avalon_sgdma "sgdma_tx"
Info: switch: Starting RTL generation for module 'nios_system_switch'
Info: switch:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64/perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64/perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switch --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0197_switch_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0197_switch_gen//nios_system_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios_system_switch'
Info: switch: "nios_system" instantiated altera_avalon_pio "switch"
Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'
Info: timer_0:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64//perl/bin/perl.exe -I D:/dev/intel/18.1/quartus/bin64//perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/dev/intel/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0198_timer_0_gen/ --quartus_dir=D:/dev/intel/18.1/quartus --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0198_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_system_timer_0'
Info: timer_0: "nios_system" instantiated altera_avalon_timer "timer_0"
Info: tse: "nios_system" instantiated altera_eth_tse "tse"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "nios_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_nios2_cpu'
Info: cpu:   Generation command is [exec D:/dev/intel/18.1/quartus/bin64//eperlcmd.exe -I D:/dev/intel/18.1/quartus/bin64//perl/lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin/europa -I D:/dev/intel/18.1/quartus/sopc_builder/bin/perl_lib -I D:/dev/intel/18.1/quartus/sopc_builder/bin -I D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/dev/intel/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_cpu --dir=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0201_cpu_gen/ --quartus_bindir=D:/dev/intel/18.1/quartus/bin64/ --verilog --config=C:/Users/Visuale/AppData/Local/Temp/alt8301_1863712955658530758.dir/0201_cpu_gen//nios_system_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.02.09 12:24:24 (*) Starting Nios II generation
Info: cpu: # 2020.02.09 12:24:24 (*)   Checking for plaintext license.
Info: cpu: # 2020.02.09 12:24:25 (*)   Couldn't query license setup in Quartus directory D:/dev/intel/18.1/quartus/bin64/
Info: cpu: # 2020.02.09 12:24:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.02.09 12:24:25 (*)   Plaintext license not found.
Info: cpu: # 2020.02.09 12:24:25 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.02.09 12:24:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.02.09 12:24:25 (*)   Creating all objects for CPU
Info: cpu: # 2020.02.09 12:24:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.02.09 12:24:27 (*)   Creating plain-text RTL
Info: cpu: # 2020.02.09 12:24:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: i_tse_mac: "tse" instantiated altera_eth_tse_mac "i_tse_mac"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/1gb_nios_ii_tcp/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/1gb_nios_ii_tcp/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/1gb_nios_ii_tcp/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/1gb_nios_ii_tcp/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/1gb_nios_ii_tcp/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/1gb_nios_ii_tcp/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/1gb_nios_ii_tcp/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/projects/prj_fpga_altera/prj_VE-10CL025/cl025_prj/projects/1gb_nios_ii_tcp/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 52 modules, 190 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
