{
    "notes": "# The SM213 CPU Implementation\n\n## Internal State\n- **PC (program counter)**: Address of next instruction to fetch\n- **Instruction**: Value of the current instruction\n  - Structure: `[insOpCode | insOp0 | insOp1 | insOp2 | insOpImm | insOpExt]`\n\n## Cycle Stages\n1. **Fetch**\n   - Read instruction at PC\n   - Determine size\n   - Separate components\n   - Set next sequential PC\n\n2. **Execute**\n   - Read internal state\n   - Perform specified computation (insOpCode)\n   - Update internal state\n   - May read/update memory\n\n3. **Tick clock**\n\n## Register Values (Example)\n| Reg | Value |\n|-----|-------|\n| PC | 0000010e |\n| Instruction | 3001 00000000 |\n| Ins Op Code | 3 |\n| Ins Op 0 | 0 |\n| Ins Op 1 | 0 |\n| Ins Op 2 | 1 |\n| Ins Op Imm | 01 |\n| Ins Op Ext | 00000000 |\n\nNote: This CPU implementation follows a simple fetch-execute-tick cycle, with the instruction broken down into multiple components for processing."
}