/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [8:0] _01_;
  reg [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~in_data[176];
  assign celloutsig_1_1z = ~((in_data[161] | in_data[119]) & in_data[114]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_2z[5]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z[0] | in_data[156]) & (celloutsig_1_3z | celloutsig_1_2z[3]));
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= celloutsig_0_2z[10:3];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= in_data[161:153];
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= { _01_[6:4], celloutsig_1_9z };
  assign celloutsig_0_8z = { celloutsig_0_1z, _00_ } & { _00_[3:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_7z = { _01_[6:3], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[4:0], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_11z[3:2], celloutsig_1_17z } / { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_17z = celloutsig_1_12z == { celloutsig_1_2z[4:2], celloutsig_1_5z };
  assign celloutsig_1_9z = { _01_[5:2], _01_ } >= { in_data[135:124], celloutsig_1_3z };
  assign celloutsig_1_19z = { _02_[3:2], celloutsig_1_14z, celloutsig_1_17z } > { celloutsig_1_2z[3], celloutsig_1_18z };
  assign celloutsig_1_0z = in_data[169] ? in_data[152:147] : in_data[106:101];
  assign celloutsig_0_2z = ~ in_data[54:43];
  assign celloutsig_1_12z = ~ celloutsig_1_7z[3:0];
  assign celloutsig_0_9z = | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, _00_ };
  assign celloutsig_1_14z = celloutsig_1_7z[0] & celloutsig_1_0z[2];
  assign celloutsig_0_0z = ~^ in_data[70:48];
  assign celloutsig_0_1z = ~^ { in_data[61:56], celloutsig_0_0z };
  assign celloutsig_0_10z = ~^ { _00_[5:0], celloutsig_0_9z };
  assign celloutsig_0_4z = { celloutsig_0_2z[1:0], celloutsig_0_3z, celloutsig_0_1z } >> { in_data[16:15], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[4:1], celloutsig_1_1z } >> celloutsig_1_0z[4:0];
  assign celloutsig_1_4z = in_data[185:178] >>> { celloutsig_1_2z[2:1], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_4z[7:5], celloutsig_1_1z } >>> _02_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
