/*
 * Copyright (c) 2016, Applied Micro Circuits Corporation. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * Redistributions of source code must retain the above copyright notice, this
 * list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __SKYLARK_AHBC_CSR_H__
#define __SKYLARK_AHBC_CSR_H__

#define AHBC_SRST				0x00000000
#define AHBC_CLKEN				0x00000004
#define AHBC_CLK_CONFIG				0x00000010
#define BLOCKIDV				0x00000400
#define BLOCKIDCV				0x00000404

#define CFG_I2C5_RST_MASK			0x00001000
#define CFG_SPI1_RST_MASK			0x00000800
#define CFG_UART4_RST_MASK			0x00000400
#define CFG_AHBC_APB_PERI_RST_MASK		0x00000200
#define CFG_I2C2_RST_MASK			0x00000100
#define CFG_I2C3_RST_MASK			0x00000080
#define CFG_I2C4_RST_MASK			0x00000040
#define CFG_SPI0_RST_MASK			0x00000020
#define CFG_UART3_RST_MASK			0x00000010
#define CFG_UART2_RST_MASK			0x00000008
#define CFG_UART1_RST_MASK			0x00000004
#define CFG_UART0_RST_MASK			0x00000002
#define AHBC_CSR_RST_MASK			0x00000001

#define CFG_CLKEN_I2C5_MASK			0x00001000
#define CFG_CLKEN_SPI_1_MASK			0x00000800
#define CFG_CLKEN_UART4_MASK			0x00000400
#define CFG_CLKEN_APB_PERI_MASK			0x00000200
#define CFG_CLKEN_I2C2_MASK			0x00000100
#define CFG_CLKEN_I2C3_MASK			0x00000080
#define CFG_CLKEN_I2C4_MASK			0x00000040
#define CFG_CLKEN_SPI_0_MASK			0x00000020
#define CFG_CLKEN_UART3_MASK			0x00000010
#define CFG_CLKEN_UART2_MASK			0x00000008
#define CFG_CLKEN_UART1_MASK			0x00000004
#define CFG_CLKEN_UART0_MASK			0x00000002
#define CFG_CLKEN_CSR_MASK			0x00000001

#define CFG_AHB_SCLK_RATIO_MASK			0x000000f0
#define CFG_AHB_SCLK_RATIO_RD(src)		((0x000000f0 & (src)) >> 4)
#define CFG_AHB_SCLK_RATIO_SET(dst, src) \
	(((dst) & ~0x000000f0) | (((uint32_t)(src) << 4) & 0x000000f0))
#define CFG_UART_INT_REFCLK_MASK		0x00000008
#define CFG_UART_REFCLK_MASK			0x00000004
#define CFG_AHB_APB_CLK_RATIO_MASK		0x00000003
#define CFG_AHB_APB_CLK_RATIO_RD(src)		((0x00000003 & (src)))
#define CFG_AHB_APB_CLK_RATIO_SET(dst, src) \
	(((dst) & ~0x00000003) | (((uint32_t)(src) << 0) & 0x00000003))

#define GT_CNTCTLBASE_CNTFRQ			0x0

#endif /* __SKYLARK_AHBC_CSR_H__ */
