{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654598315295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654598315305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 22:38:35 2022 " "Processing started: Tue Jun 07 22:38:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654598315305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598315305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off time_critical_system -c time_critical_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off time_critical_system -c time_critical_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598315305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654598316149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654598316150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopregisterfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopregisterfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPRegisterFile-rtl " "Found design unit 1: ReCOPRegisterFile-rtl" {  } { { "rtl/datapath_blocks/ReCOPRegisterFile.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPRegisterFile.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPRegisterFile " "Found entity 1: ReCOPRegisterFile" {  } { { "rtl/datapath_blocks/ReCOPRegisterFile.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPRegisterFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/time_critical_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/time_critical_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 time_critical_system " "Found entity 1: time_critical_system" {  } { { "schematic/time_critical_system.bdf" "" { Schematic "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/schematic/time_critical_system.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lib/recoptypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rtl/lib/recoptypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPTypes " "Found design unit 1: ReCOPTypes" {  } { { "rtl/lib/ReCOPTypes.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/lib/ReCOPTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lib/recopisaconstants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rtl/lib/recopisaconstants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPISAConstants " "Found design unit 1: ReCOPISAConstants" {  } { { "rtl/lib/ReCOPISAConstants.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/lib/ReCOPISAConstants.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lib/recopconstants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rtl/lib/recopconstants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPConstants " "Found design unit 1: ReCOPConstants" {  } { { "rtl/lib/ReCOPConstants.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/lib/ReCOPConstants.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/recopdatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/recopdatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPDataPath-rtl " "Found design unit 1: ReCOPDataPath-rtl" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330935 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPDataPath " "Found entity 1: ReCOPDataPath" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/recopcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/recopcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOP_Control_Unit-control " "Found design unit 1: ReCOP_Control_Unit-control" {  } { { "rtl/ReCOPControlUnit.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPControlUnit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330941 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOP_Control_Unit " "Found entity 1: ReCOP_Control_Unit" {  } { { "rtl/ReCOPControlUnit.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPControlUnit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/built design/single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/built design/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "rtl/Built Design/single_port_ram.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/Built Design/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330946 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "rtl/Built Design/single_port_ram.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/Built Design/single_port_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopstackpointer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopstackpointer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPStackPointer-rtl " "Found design unit 1: ReCOPStackPointer-rtl" {  } { { "rtl/datapath_blocks/ReCOPStackPointer.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPStackPointer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330953 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPStackPointer " "Found entity 1: ReCOPStackPointer" {  } { { "rtl/datapath_blocks/ReCOPStackPointer.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPStackPointer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopprogrammemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopprogrammemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPProgramMemory-rtl " "Found design unit 1: ReCOPProgramMemory-rtl" {  } { { "rtl/datapath_blocks/ReCOPProgramMemory.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramMemory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330958 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPProgramMemory " "Found entity 1: ReCOPProgramMemory" {  } { { "rtl/datapath_blocks/ReCOPProgramMemory.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopprogramcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopprogramcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPProgramCounter-rtl " "Found design unit 1: ReCOPProgramCounter-rtl" {  } { { "rtl/datapath_blocks/ReCOPProgramCounter.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramCounter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330964 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPProgramCounter " "Found entity 1: ReCOPProgramCounter" {  } { { "rtl/datapath_blocks/ReCOPProgramCounter.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPProgramCounter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopinstructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopinstructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPInstructionRegister-rtl " "Found design unit 1: ReCOPInstructionRegister-rtl" {  } { { "rtl/datapath_blocks/ReCOPInstructionRegister.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPInstructionRegister.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330971 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPInstructionRegister " "Found entity 1: ReCOPInstructionRegister" {  } { { "rtl/datapath_blocks/ReCOPInstructionRegister.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPInstructionRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPALU-beh " "Found design unit 1: ReCOPALU-beh" {  } { { "rtl/datapath_blocks/ReCOPALU.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330977 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPALU " "Found entity 1: ReCOPALU" {  } { { "rtl/datapath_blocks/ReCOPALU.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath_blocks/recopaddressregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/datapath_blocks/recopaddressregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReCOPAddressRegister-rtl " "Found design unit 1: ReCOPAddressRegister-rtl" {  } { { "rtl/datapath_blocks/ReCOPAddressRegister.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPAddressRegister.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330983 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOPAddressRegister " "Found entity 1: ReCOPAddressRegister" {  } { { "rtl/datapath_blocks/ReCOPAddressRegister.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/datapath_blocks/ReCOPAddressRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654598330983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598330983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "time_critical_system " "Elaborating entity \"time_critical_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654598331051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReCOPDataPath ReCOPDataPath:inst " "Elaborating entity \"ReCOPDataPath\" for hierarchy \"ReCOPDataPath:inst\"" {  } { { "schematic/time_critical_system.bdf" "inst" { Schematic "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/schematic/time_critical_system.bdf" { { 200 1008 1216 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598331054 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ry ReCOPDataPath.vhd(78) " "VHDL Signal Declaration warning at ReCOPDataPath.vhd(78): used implicit default value for signal \"Ry\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654598331056 "|time_critical_system|ReCOPDataPath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_AM ReCOPDataPath.vhd(117) " "Verilog HDL or VHDL warning at ReCOPDataPath.vhd(117): object \"IR_AM\" assigned a value but never read" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654598331056 "|time_critical_system|ReCOPDataPath:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_Opcode ReCOPDataPath.vhd(118) " "Verilog HDL or VHDL warning at ReCOPDataPath.vhd(118): object \"IR_Opcode\" assigned a value but never read" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654598331056 "|time_critical_system|ReCOPDataPath:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SP ReCOPDataPath.vhd(187) " "VHDL Signal Declaration warning at ReCOPDataPath.vhd(187): used implicit default value for signal \"SP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 187 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654598331057 "|time_critical_system|ReCOPDataPath:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SP_incremented ReCOPDataPath.vhd(188) " "VHDL Signal Declaration warning at ReCOPDataPath.vhd(188): used implicit default value for signal \"SP_incremented\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 188 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654598331057 "|time_critical_system|ReCOPDataPath:inst"}
{ "Error" "EVRFX_VHDL_ERROR_CONDITIONAL_SIGNAL_ASSIGNMENT_NUM_ELEMENTS_MISMATCH" "ReCOPDataPath.vhd(387) " "VHDL Conditional Signal Assignment error at ReCOPDataPath.vhd(387): conditional waveforms must have same number of elements" {  } { { "rtl/ReCOPDataPath.vhd" "" { Text "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/rtl/ReCOPDataPath.vhd" 387 0 0 } }  } 0 10395 "VHDL Conditional Signal Assignment error at %1!s!: conditional waveforms must have same number of elements" 0 0 "Analysis & Synthesis" 0 -1 1654598331062 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ReCOPDataPath:inst " "Can't elaborate user hierarchy \"ReCOPDataPath:inst\"" {  } { { "schematic/time_critical_system.bdf" "inst" { Schematic "D:/Uni/GitHub Repos/COMPSYS701-GRP-Group-11/GRP/critical/quartus/schematic/time_critical_system.bdf" { { 200 1008 1216 504 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654598331064 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654598331210 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 07 22:38:51 2022 " "Processing ended: Tue Jun 07 22:38:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654598331210 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654598331210 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654598331210 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654598331210 ""}
