<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU &amp; Fysh Compiler: test_bench Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RISC-V CPU &amp; Fysh Compiler
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classcontrol__fsm__tb_1_1test__bench.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle">
<div class="title">test_bench Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a38e7c59b16ec2bbcd77262ca914a958f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a38e7c59b16ec2bbcd77262ca914a958f">main</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:a9dc0804233a75a30535c830a1df3b80c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a9dc0804233a75a30535c830a1df3b80c">rep</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classalu__control__tb_1_1test__bench.html#aa839a950bebd1d757db7e8d510dc9a5b">clk</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:abac89ee8f222d9a2adc6b5483eff2c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#abac89ee8f222d9a2adc6b5483eff2c66">clk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abac89ee8f222d9a2adc6b5483eff2c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Signal.  <a href="#abac89ee8f222d9a2adc6b5483eff2c66"></a><br /></td></tr>
<tr class="memitem:abba3564c55c066f1788e44800e764efc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#abba3564c55c066f1788e44800e764efc">eq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abba3564c55c066f1788e44800e764efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Equal flag (A == B).  <a href="#abba3564c55c066f1788e44800e764efc"></a><br /></td></tr>
<tr class="memitem:a89c764992f8212a3e3a38dc1f0e8847b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a89c764992f8212a3e3a38dc1f0e8847b">lt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a89c764992f8212a3e3a38dc1f0e8847b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Less than flag (A &lt; B).  <a href="#a89c764992f8212a3e3a38dc1f0e8847b"></a><br /></td></tr>
<tr class="memitem:a8615d64d78921532109f00f7d21c7ee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a8615d64d78921532109f00f7d21c7ee1">ltu</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8615d64d78921532109f00f7d21c7ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unsigned less than flag (A &lt; B (unsigned)).  <a href="#a8615d64d78921532109f00f7d21c7ee1"></a><br /></td></tr>
<tr class="memitem:a2a989a89feb96f71a128dfca82779302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a2a989a89feb96f71a128dfca82779302">opcode</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6ca83c8b6d2f97de437211cd442faae3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a6ca83c8b6d2f97de437211cd442faae3">op_bits_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a182c1e03bd1877d4db23d96819e2e5d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a182c1e03bd1877d4db23d96819e2e5d0">op_bits_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6249b79749c69d83f3e3d9e97878276a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a6249b79749c69d83f3e3d9e97878276a">sub_sra_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a646a32f782ba51456d6b100e33bea630"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a646a32f782ba51456d6b100e33bea630">sub_sra_o</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9bdf58e0af67f812762e1320c498af2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a9bdf58e0af67f812762e1320c498af2f">rd_sel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab13c7a6a54429bf386d09c2277b8f737"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#ab13c7a6a54429bf386d09c2277b8f737">addr_sel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad4e659196103cc7c0ee5b071900408f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#ad4e659196103cc7c0ee5b071900408f8">alu_a_sel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a88c115c31c47d9f892a03f89c890866d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a88c115c31c47d9f892a03f89c890866d">alu_b_sel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a175589af02af3fb79676353d0ee02721"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a175589af02af3fb79676353d0ee02721">mem_write_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac98156c41583edfc9bd23193e2b77e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#ac98156c41583edfc9bd23193e2b77e27">rd_clk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa0c47738698f59d165e51f8ceb520c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#aa0c47738698f59d165e51f8ceb520c98">pc_clk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac0dd09a0538809c78eeff65c027bfb3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#ac0dd09a0538809c78eeff65c027bfb3e">ir_clk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa75ed53305ff621b4d662440dbadcac2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#aa75ed53305ff621b4d662440dbadcac2">pc_alu_sel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aec1cf8cb5dc0aa342f1c1447a34124f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#aec1cf8cb5dc0aa342f1c1447a34124f3">pc_next_sel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a580682295f0ac5b280ce347b409e5c5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a580682295f0ac5b280ce347b409e5c5a">reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a38e7c59b16ec2bbcd77262ca914a958f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e7c59b16ec2bbcd77262ca914a958f">&#9670;&nbsp;</a></span>main()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">control_fsm_tb.test_bench.main</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dc0804233a75a30535c830a1df3b80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc0804233a75a30535c830a1df3b80c">&#9670;&nbsp;</a></span>rep()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> rep</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classalu__control__tb_1_1test__bench.html#aa839a950bebd1d757db7e8d510dc9a5b">clk</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ab13c7a6a54429bf386d09c2277b8f737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13c7a6a54429bf386d09c2277b8f737">&#9670;&nbsp;</a></span>addr_sel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#ab13c7a6a54429bf386d09c2277b8f737">addr_sel</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4e659196103cc7c0ee5b071900408f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e659196103cc7c0ee5b071900408f8">&#9670;&nbsp;</a></span>alu_a_sel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#ad4e659196103cc7c0ee5b071900408f8">alu_a_sel</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a88c115c31c47d9f892a03f89c890866d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c115c31c47d9f892a03f89c890866d">&#9670;&nbsp;</a></span>alu_b_sel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a88c115c31c47d9f892a03f89c890866d">alu_b_sel</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abac89ee8f222d9a2adc6b5483eff2c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac89ee8f222d9a2adc6b5483eff2c66">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#abac89ee8f222d9a2adc6b5483eff2c66">clk</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock Signal. </p>

</div>
</div>
<a id="abba3564c55c066f1788e44800e764efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba3564c55c066f1788e44800e764efc">&#9670;&nbsp;</a></span>eq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#abba3564c55c066f1788e44800e764efc">eq</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Equal flag (A == B). </p>

</div>
</div>
<a id="ac0dd09a0538809c78eeff65c027bfb3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0dd09a0538809c78eeff65c027bfb3e">&#9670;&nbsp;</a></span>ir_clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#ac0dd09a0538809c78eeff65c027bfb3e">ir_clk</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a89c764992f8212a3e3a38dc1f0e8847b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c764992f8212a3e3a38dc1f0e8847b">&#9670;&nbsp;</a></span>lt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a89c764992f8212a3e3a38dc1f0e8847b">lt</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Less than flag (A &lt; B). </p>

</div>
</div>
<a id="a8615d64d78921532109f00f7d21c7ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8615d64d78921532109f00f7d21c7ee1">&#9670;&nbsp;</a></span>ltu</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a8615d64d78921532109f00f7d21c7ee1">ltu</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Unsigned less than flag (A &lt; B (unsigned)). </p>

</div>
</div>
<a id="a175589af02af3fb79676353d0ee02721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175589af02af3fb79676353d0ee02721">&#9670;&nbsp;</a></span>mem_write_en</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a175589af02af3fb79676353d0ee02721">mem_write_en</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca83c8b6d2f97de437211cd442faae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca83c8b6d2f97de437211cd442faae3">&#9670;&nbsp;</a></span>op_bits_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a6ca83c8b6d2f97de437211cd442faae3">op_bits_i</a> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a182c1e03bd1877d4db23d96819e2e5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a182c1e03bd1877d4db23d96819e2e5d0">&#9670;&nbsp;</a></span>op_bits_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a182c1e03bd1877d4db23d96819e2e5d0">op_bits_o</a> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a989a89feb96f71a128dfca82779302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a989a89feb96f71a128dfca82779302">&#9670;&nbsp;</a></span>opcode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a2a989a89feb96f71a128dfca82779302">opcode</a> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa75ed53305ff621b4d662440dbadcac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75ed53305ff621b4d662440dbadcac2">&#9670;&nbsp;</a></span>pc_alu_sel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#aa75ed53305ff621b4d662440dbadcac2">pc_alu_sel</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0c47738698f59d165e51f8ceb520c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c47738698f59d165e51f8ceb520c98">&#9670;&nbsp;</a></span>pc_clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#aa0c47738698f59d165e51f8ceb520c98">pc_clk</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aec1cf8cb5dc0aa342f1c1447a34124f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1cf8cb5dc0aa342f1c1447a34124f3">&#9670;&nbsp;</a></span>pc_next_sel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#aec1cf8cb5dc0aa342f1c1447a34124f3">pc_next_sel</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac98156c41583edfc9bd23193e2b77e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98156c41583edfc9bd23193e2b77e27">&#9670;&nbsp;</a></span>rd_clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#ac98156c41583edfc9bd23193e2b77e27">rd_clk</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bdf58e0af67f812762e1320c498af2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdf58e0af67f812762e1320c498af2f">&#9670;&nbsp;</a></span>rd_sel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a9bdf58e0af67f812762e1320c498af2f">rd_sel</a> <b><span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a580682295f0ac5b280ce347b409e5c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580682295f0ac5b280ce347b409e5c5a">&#9670;&nbsp;</a></span>reset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a580682295f0ac5b280ce347b409e5c5a">reset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a6249b79749c69d83f3e3d9e97878276a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6249b79749c69d83f3e3d9e97878276a">&#9670;&nbsp;</a></span>sub_sra_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a6249b79749c69d83f3e3d9e97878276a">sub_sra_i</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a646a32f782ba51456d6b100e33bea630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646a32f782ba51456d6b100e33bea630">&#9670;&nbsp;</a></span>sub_sra_o</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html#a646a32f782ba51456d6b100e33bea630">sub_sra_o</a> <b><span class="keywordtype">std_ulogic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>cpu/rtl/test/<a class="el" href="control__fsm__tb_8vhd.html">control_fsm_tb.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classcontrol__fsm__tb.html">control_fsm_tb</a></li><li class="navelem"><a class="el" href="classcontrol__fsm__tb_1_1test__bench.html">test_bench</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
