| Wirelist created using version 5.2.
V 5.2
DESIGN_MAY_CONTAIN_RIPPERS__RECOMPILATION_AND_RELINKING_WITH_RIPPER_VERSION_OF_VIEWBASE_REQUIRED
K 398360777000 trigcon
DW ran21
SA @SHEET=2 
SA @NAME=RAN21 
SA @DATETIME=11-19-2004_14:52 
|Q virtex2p:fdce 1
AS virtex2p:fdce @INIT=0
AS virtex2p:fdce LIBVER=2.0.0
AS virtex2p:fdce LEVEL=XILINX
AS virtex2p:fdce DEVICE=DFF
AS virtex2p:fdce PINORDER=C CE CLR D Q
AP virtex2p:fdce 1 PINTYPE=IN
AP virtex2p:fdce 2 PINTYPE=IN
AP virtex2p:fdce 3 PINTYPE=IN
AP virtex2p:fdce 4 PINTYPE=IN
AP virtex2p:fdce 5 PINTYPE=OUT
|Q virtex2:xnor4 1
AS virtex2:xnor4 DEVICE=XNOR
AS virtex2:xnor4 LEVEL=XILINX
AS virtex2:xnor4 LIBVER=2.0.0
AS virtex2:xnor4 PINORDER=I0 I1 I2 I3 O
AP virtex2:xnor4 1 PINTYPE=IN
AP virtex2:xnor4 2 PINTYPE=IN
AP virtex2:xnor4 3 PINTYPE=IN
AP virtex2:xnor4 4 PINTYPE=IN
AP virtex2:xnor4 5 PARAM=INV
AP virtex2:xnor4 5 PINTYPE=OUT
|Q virtex2:fd 1
AS virtex2:fd @INIT=0
AS virtex2:fd DEVICE=DFF
AS virtex2:fd LIBVER=2.0.0
AS virtex2:fd LEVEL=XILINX
AS virtex2:fd PINORDER=C D Q
AP virtex2:fd 1 PINTYPE=IN
AP virtex2:fd 2 PINTYPE=IN
AP virtex2:fd 3 PINTYPE=OUT
|Q virtex2:srl16 1
AS virtex2:srl16 LEVEL=XILINX
AS virtex2:srl16 LIBVER=2.0.0
AS virtex2:srl16 @INIT="0000"
AS virtex2:srl16 PINORDER=A0 A1 A2 A3 CLK D Q
AP virtex2:srl16 1 PINTYPE=IN
AP virtex2:srl16 2 PINTYPE=IN
AP virtex2:srl16 3 PINTYPE=IN
AP virtex2:srl16 4 PINTYPE=IN
AP virtex2:srl16 5 PINTYPE=IN
AP virtex2:srl16 6 PINTYPE=IN
AP virtex2:srl16 7 PINTYPE=OUT
W virtex2p:fdce $2I1230
I $2I1230 virtex2p:fdce CLK EN RST FBOB62 OUT7 
W virtex2:xnor4 $2I1051
I $2I1051 virtex2:xnor4 FBLB17 FBLB18 FBLB53 FBLB54 FBLB0 
W virtex2:fd $2I923
I $2I923 virtex2:fd CLK FBLB0 FBLB1 
W virtex2:srl16 $2I919
I $2I919 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBLB1 FBLB17 @INIT=0000`INIT=0000`
W virtex2:fd $2I1095
I $2I1095 virtex2:fd CLK FBLB17 FBLB18 
W virtex2:srl16 $2I920
I $2I920 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBLB18 $2N685 INIT=0000`@INIT=0000`
W virtex2:srl16 $2I1061
I $2I1061 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $2N685 $2N930 @INIT=0000`INIT=0000`
W virtex2:srl16 $2I1106
I $2I1106 virtex2:srl16 LOGICL LOGICH LOGICL LOGICL CLK $2N930 FBLB53 INIT=0000`@INIT=0000`
W virtex2:fd $2I1104
I $2I1104 virtex2:fd CLK FBLB53 FBLB54 
W virtex2:xnor4 $2I1068
I $2I1068 virtex2:xnor4 FBMB34 FBMB35 FBMB55 FBMB56 FBMB0 
W virtex2:fd $2I932
I $2I932 virtex2:fd CLK FBMB0 $2N951 
W virtex2:srl16 $2I941
I $2I941 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $2N951 $2N1122 INIT=0000`@INIT=0000`
W virtex2:fd $2I1076
I $2I1076 virtex2:fd CLK $2N1122 $2N1123 
W virtex2:srl16 $2I939
I $2I939 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $2N1123 FBMB34 @INIT=0000`INIT=0000`
W virtex2:fd $2I1124
I $2I1124 virtex2:fd CLK FBMB34 FBMB35 
W virtex2:srl16 $2I953
I $2I953 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBMB35 $2N1136 @INIT=0000`INIT=0000`
W virtex2:srl16 $2I1135
I $2I1135 virtex2:srl16 LOGICH LOGICH LOGICL LOGICL CLK $2N1136 FBMB55 INIT=0000`@INIT=0000`
W virtex2:fd $2I961
I $2I961 virtex2:fd CLK FBMB55 FBMB56 
W virtex2:xnor4 $2I1078
I $2I1078 virtex2:xnor4 FBNB45 FBNB46 FBNB60 FBNB61 FBNB0 
W virtex2:fd $2I970
I $2I970 virtex2:fd CLK FBNB0 $2N971 
W virtex2:srl16 $2I981
I $2I981 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $2N971 $2N1030 @INIT=0000`INIT=0000`
W virtex2:srl16 $2I983
I $2I983 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $2N1030 $2N1031 INIT=0000`@INIT=0000`
W virtex2:srl16 $2I964
I $2I964 virtex2:srl16 LOGICH LOGICH LOGICL LOGICH CLK $2N1031 FBNB45 INIT=0000`@INIT=0000`
W virtex2:fd $2I993
I $2I993 virtex2:fd CLK FBNB45 FBNB46 
W virtex2:srl16 $2I1150
I $2I1150 virtex2:srl16 LOGICH LOGICL LOGICH LOGICH CLK FBNB46 FBNB60 @INIT=0000`INIT=0000`
W virtex2:fd $2I1149
I $2I1149 virtex2:fd CLK FBNB60 FBNB61 
W virtex2:xnor4 $2I1083
I $2I1083 virtex2:xnor4 FBOB5 FBOB6 FBOB61 FBOB62 FBOB0 
W virtex2:srl16 $2I1008
I $2I1008 virtex2:srl16 LOGICL LOGICL LOGICH LOGICL CLK FBOB0 FBOB5 INIT=0000`@INIT=0000`
W virtex2:fd $2I1155
I $2I1155 virtex2:fd CLK FBOB5 FBOB6 
W virtex2:srl16 $2I1006
I $2I1006 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBOB6 $2N1004 @INIT=0000`INIT=0000`
W virtex2:srl16 $2I1025
I $2I1025 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $2N1004 $2N997 @INIT=0000`INIT=0000`
W virtex2:srl16 $2I1162
I $2I1162 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $2N997 $2N1166 INIT=0000`@INIT=0000`
W virtex2:srl16 $2I1163
I $2I1163 virtex2:srl16 LOGICL LOGICH LOGICH LOGICL CLK $2N1166 FBOB61 INIT=0000`@INIT=0000`
W virtex2:fd $2I1087
I $2I1087 virtex2:fd CLK FBOB61 FBOB62 
W virtex2p:fdce $2I1225
I $2I1225 virtex2p:fdce CLK EN RST FBNB61 OUT6 
W virtex2p:fdce $2I1220
I $2I1220 virtex2p:fdce CLK EN RST FBMB56 OUT5 
W virtex2p:fdce $2I1215
I $2I1215 virtex2p:fdce CLK EN RST FBLB54 OUT4 
P ? CLK
I CLK ? CLK
P ? EN
I EN ? EN
P ? RST
I RST ? RST
EW
