# Circuit generated by QLib
# Generated by Amit Saha
# CV PLUS GATE for 4 qudits
.qudit 4

qudit x0 (2)
qudit x1 (3)
qudit x2 (3)
qudit x3 (3)

.begin
CX x2 x0
X 0
CX x0 x3
CX x0 x1
CX x1 x3
CX x0 x1
CX x3 x0
CX x2 x3
CX x3 x1
CX x2 x3
CX x0 x3
CX x3 x2
CX x0 x3
CX x1 x2
CX x2 x0
CX x1 x2
CX x0 x1
CX x1 x3
CX x0 x1
X 0
CX x3 x1
CX x3 x2
.end
