Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jun 28 00:21:21 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1IL  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.360        0.000                      0                  111        0.180        0.000                      0                  111        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               2.360        0.000                      0                  111        0.180        0.000                      0                  111        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/tx_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.614ns  (logic 0.971ns (37.150%)  route 1.643ns (62.850%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/nss_reg/Q
                         net (fo=6, routed)           0.857    11.409    spi_driver_intance/nss
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.157    11.566 r  spi_driver_intance/bit_cnt[2]_i_2/O
                         net (fo=10, routed)          0.786    12.352    spi_driver_intance/bit_cnt[2]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.355    12.707 r  spi_driver_intance/tx_empty_i_1/O
                         net (fo=1, routed)           0.000    12.707    spi_driver_intance/tx_empty_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/tx_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/tx_empty_reg/C
                         clock pessimism              0.277    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.031    15.067    spi_driver_intance/tx_empty_reg
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/data_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.532ns  (logic 0.971ns (38.342%)  route 1.561ns (61.658%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/nss_reg/Q
                         net (fo=6, routed)           0.857    11.409    spi_driver_intance/nss
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.157    11.566 r  spi_driver_intance/bit_cnt[2]_i_2/O
                         net (fo=10, routed)          0.705    12.271    spi_driver_intance/bit_cnt[2]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.355    12.626 r  spi_driver_intance/data_tx[7]_i_2/O
                         net (fo=1, routed)           0.000    12.626    spi_driver_intance/data_tx[7]_i_2_n_0
    SLICE_X3Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[7]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.032    15.065    spi_driver_intance/data_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.529ns  (logic 0.971ns (38.387%)  route 1.558ns (61.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/nss_reg/Q
                         net (fo=6, routed)           0.857    11.409    spi_driver_intance/nss
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.157    11.566 r  spi_driver_intance/bit_cnt[2]_i_2/O
                         net (fo=10, routed)          0.702    12.268    spi_driver_intance/bit_cnt[2]_i_2_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.355    12.623 r  spi_driver_intance/data_tx[6]_i_1/O
                         net (fo=1, routed)           0.000    12.623    spi_driver_intance/data_tx[6]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[6]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.031    15.064    spi_driver_intance/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/miso_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.500ns  (logic 0.971ns (38.839%)  route 1.529ns (61.161%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/nss_reg/Q
                         net (fo=6, routed)           0.857    11.409    spi_driver_intance/nss
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.157    11.566 r  spi_driver_intance/bit_cnt[2]_i_2/O
                         net (fo=10, routed)          0.672    12.238    spi_driver_intance/bit_cnt[2]_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.355    12.593 r  spi_driver_intance/miso_i_1/O
                         net (fo=1, routed)           0.000    12.593    spi_driver_intance/miso_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  spi_driver_intance/miso_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  spi_driver_intance/miso_reg/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.079    15.112    spi_driver_intance/miso_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/data_vld_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.484ns  (logic 0.971ns (39.086%)  route 1.513ns (60.914%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 f  spi_driver_intance/nss_reg/Q
                         net (fo=6, routed)           0.857    11.409    spi_driver_intance/nss
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.157    11.566 f  spi_driver_intance/bit_cnt[2]_i_2/O
                         net (fo=10, routed)          0.657    12.222    spi_driver_intance/bit_cnt[2]_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.355    12.577 r  spi_driver_intance/data_vld_o_i_1/O
                         net (fo=1, routed)           0.000    12.577    spi_driver_intance/data_vld_o_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  spi_driver_intance/data_vld_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  spi_driver_intance/data_vld_o_reg/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.081    15.114    spi_driver_intance/data_vld_o_reg
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.338ns  (logic 0.971ns (41.536%)  route 1.367ns (58.464%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 f  spi_driver_intance/nss_reg/Q
                         net (fo=6, routed)           0.857    11.409    spi_driver_intance/nss
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.157    11.566 f  spi_driver_intance/bit_cnt[2]_i_2/O
                         net (fo=10, routed)          0.510    12.076    spi_driver_intance/bit_cnt[2]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.355    12.431 r  spi_driver_intance/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    12.431    spi_driver_intance/bit_cnt[2]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/bit_cnt_reg[2]/C
                         clock pessimism              0.277    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)        0.029    15.065    spi_driver_intance/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/data_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.328ns  (logic 0.971ns (41.717%)  route 1.357ns (58.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/nss_reg/Q
                         net (fo=6, routed)           0.857    11.409    spi_driver_intance/nss
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.157    11.566 r  spi_driver_intance/bit_cnt[2]_i_2/O
                         net (fo=10, routed)          0.500    12.066    spi_driver_intance/bit_cnt[2]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.355    12.421 r  spi_driver_intance/data_tx[2]_i_1/O
                         net (fo=1, routed)           0.000    12.421    spi_driver_intance/data_tx[2]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[2]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.077    15.110    spi_driver_intance/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 spi_driver_intance/nss_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.325ns  (logic 0.971ns (41.771%)  route 1.354ns (58.229%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/nss_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 r  spi_driver_intance/nss_reg/Q
                         net (fo=6, routed)           0.857    11.409    spi_driver_intance/nss
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.157    11.566 r  spi_driver_intance/bit_cnt[2]_i_2/O
                         net (fo=10, routed)          0.497    12.063    spi_driver_intance/bit_cnt[2]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.355    12.418 r  spi_driver_intance/data_tx[3]_i_1/O
                         net (fo=1, routed)           0.000    12.418    spi_driver_intance/data_tx[3]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[3]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.081    15.114    spi_driver_intance/data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 spi_driver_intance/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/data_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.035ns  (logic 0.583ns (28.655%)  route 1.452ns (71.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 f  spi_driver_intance/sck_reg/Q
                         net (fo=9, routed)           0.924    11.476    spi_driver_intance/sck
    SLICE_X1Y40          LUT4 (Prop_lut4_I3_O)        0.124    11.600 r  spi_driver_intance/data_tx[7]_i_1/O
                         net (fo=7, routed)           0.528    12.128    spi_driver_intance/data_tx0_in[7]
    SLICE_X3Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[4]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X3Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.828    spi_driver_intance/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 spi_driver_intance/sck_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/data_tx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@10.000ns - clk_i fall@5.000ns)
  Data Path Delay:        2.035ns  (logic 0.583ns (28.655%)  route 1.452ns (71.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 10.093 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i fall edge)      5.000     5.000 f  
    G11                                               0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.432     6.432 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.927     8.360    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.456 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.637    10.093    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  spi_driver_intance/sck_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.459    10.552 f  spi_driver_intance/sck_reg/Q
                         net (fo=9, routed)           0.924    11.476    spi_driver_intance/sck
    SLICE_X1Y40          LUT4 (Prop_lut4_I3_O)        0.124    11.600 r  spi_driver_intance/data_tx[7]_i_1/O
                         net (fo=7, routed)           0.528    12.128    spi_driver_intance/data_tx0_in[7]
    SLICE_X3Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    G11                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         1.362    11.362 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.186    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.277 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.517    14.795    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[5]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X3Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.828    spi_driver_intance/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                  2.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 data_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/buffer_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.402    clk_i_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  data_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.566 r  data_tx_reg[7]/Q
                         net (fo=1, routed)           0.110     1.676    spi_driver_intance/buffer_tx_reg[7]_0[7]
    SLICE_X3Y40          FDRE                                         r  spi_driver_intance/buffer_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     1.914    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  spi_driver_intance/buffer_tx_reg[7]/C
                         clock pessimism             -0.496     1.418    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.078     1.496    spi_driver_intance/buffer_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 data_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/buffer_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.402    clk_i_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  data_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.566 r  data_tx_reg[6]/Q
                         net (fo=1, routed)           0.110     1.676    spi_driver_intance/buffer_tx_reg[7]_0[6]
    SLICE_X3Y40          FDRE                                         r  spi_driver_intance/buffer_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     1.914    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  spi_driver_intance/buffer_tx_reg[6]/C
                         clock pessimism             -0.496     1.418    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.076     1.494    spi_driver_intance/buffer_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 data_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/buffer_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.402    clk_i_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  data_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.543 r  data_tx_reg[1]/Q
                         net (fo=1, routed)           0.107     1.650    spi_driver_intance/buffer_tx_reg[7]_0[1]
    SLICE_X3Y40          FDRE                                         r  spi_driver_intance/buffer_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     1.914    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  spi_driver_intance/buffer_tx_reg[1]/C
                         clock pessimism             -0.496     1.418    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.047     1.465    spi_driver_intance/buffer_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 data_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/buffer_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.402    clk_i_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  data_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.566 r  data_tx_reg[5]/Q
                         net (fo=1, routed)           0.110     1.676    spi_driver_intance/buffer_tx_reg[7]_0[5]
    SLICE_X3Y40          FDRE                                         r  spi_driver_intance/buffer_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     1.914    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  spi_driver_intance/buffer_tx_reg[5]/C
                         clock pessimism             -0.496     1.418    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.071     1.489    spi_driver_intance/buffer_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 led_driver_intance/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_driver_intance/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.591     1.424    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  led_driver_intance/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  led_driver_intance/cnt_reg[25]/Q
                         net (fo=2, routed)           0.122     1.710    led_driver_intance/cnt_reg[25]
    SLICE_X39Y37         FDRE                                         r  led_driver_intance/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.860     1.936    led_driver_intance/clk_i_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  led_driver_intance/led_o_reg[3]/C
                         clock pessimism             -0.498     1.438    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.066     1.504    led_driver_intance/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 spi_driver_intance/data_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.402    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  spi_driver_intance/data_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.543 r  spi_driver_intance/data_rx_reg[7]/Q
                         net (fo=1, routed)           0.154     1.697    data_rx[7]
    SLICE_X2Y41          FDRE                                         r  data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     1.914    clk_i_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  data_tx_reg[7]/C
                         clock pessimism             -0.496     1.418    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.063     1.481    data_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 spi_driver_intance/buffer_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/data_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.176%)  route 0.170ns (47.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.402    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  spi_driver_intance/buffer_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.543 r  spi_driver_intance/buffer_tx_reg[1]/Q
                         net (fo=1, routed)           0.170     1.714    spi_driver_intance/buffer_tx_reg_n_0_[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  spi_driver_intance/data_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.759    spi_driver_intance/data_tx[2]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.837     1.913    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[2]/C
                         clock pessimism             -0.496     1.417    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120     1.537    spi_driver_intance/data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 spi_driver_intance/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.832%)  route 0.167ns (54.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.402    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  spi_driver_intance/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.543 r  spi_driver_intance/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.167     1.710    data_rx[0]
    SLICE_X3Y41          FDRE                                         r  data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     1.914    clk_i_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  data_tx_reg[0]/C
                         clock pessimism             -0.496     1.418    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.070     1.488    data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 spi_driver_intance/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.926%)  route 0.166ns (54.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.402    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  spi_driver_intance/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.543 r  spi_driver_intance/data_rx_reg[6]/Q
                         net (fo=2, routed)           0.166     1.709    data_rx[6]
    SLICE_X2Y41          FDRE                                         r  data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     1.914    clk_i_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  data_tx_reg[6]/C
                         clock pessimism             -0.496     1.418    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.063     1.481    data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 spi_driver_intance/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_driver_intance/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.808    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.402    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  spi_driver_intance/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.543 f  spi_driver_intance/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          0.181     1.725    spi_driver_intance/bit_cnt[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  spi_driver_intance/data_tx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    spi_driver_intance/data_tx[1]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    G11                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    G11                  IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.048    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.077 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.837     1.913    spi_driver_intance/clk_i_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  spi_driver_intance/data_tx_reg[1]/C
                         clock pessimism             -0.496     1.417    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121     1.538    spi_driver_intance/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    data_tx_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    data_tx_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    data_tx_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    data_tx_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    data_tx_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    data_tx_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    data_tx_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    data_tx_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    data_tx_valid_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   led_driver_intance/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    spi_driver_intance/mosi_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    spi_driver_intance/mosi_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    data_tx_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    data_tx_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    data_tx_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    data_tx_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    data_tx_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    data_tx_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    data_tx_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    data_tx_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    data_tx_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    data_tx_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    data_tx_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    data_tx_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   led_driver_intance/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   led_driver_intance/cnt_reg[21]/C



