// Generated by CIRCT unknown git version
module FP16AdderExtended(	// file.cleaned.mlir:2:3
  input         clock,	// file.cleaned.mlir:2:35
                reset,	// file.cleaned.mlir:2:51
  input  [15:0] io_a,	// file.cleaned.mlir:2:67
                io_b,	// file.cleaned.mlir:2:83
  output [15:0] io_result	// file.cleaned.mlir:2:100
);

  wire _zeroFlagA_T_1 = io_a[9:0] == 10'h0;	// file.cleaned.mlir:8:15, :11:10, :15:10
  wire zeroFlagA = io_a[14:10] == 5'h0 & _zeroFlagA_T_1;	// file.cleaned.mlir:7:14, :10:10, :15:10, :16:10, :17:10
  wire _zeroFlagB_T_1 = io_b[9:0] == 10'h0;	// file.cleaned.mlir:8:15, :14:10, :18:10
  wire zeroFlagB = io_b[14:10] == 5'h0 & _zeroFlagB_T_1;	// file.cleaned.mlir:7:14, :13:10, :18:10, :19:11, :20:11
  wire infFlagA = (&(io_a[14:10])) & _zeroFlagA_T_1;	// file.cleaned.mlir:10:10, :15:10, :21:11, :22:11
  wire infFlagB = (&(io_b[14:10])) & _zeroFlagB_T_1;	// file.cleaned.mlir:13:10, :18:10, :23:11, :24:11
  assign io_result =
    zeroFlagA & ~zeroFlagB
      ? io_b
      : ~zeroFlagA & zeroFlagB | zeroFlagA & zeroFlagB
          ? io_a
          : infFlagA | infFlagB
              ? (infFlagA & infFlagB & io_a[15] != io_b[15]
                   ? 16'hFFFF
                   : infFlagA ? io_a : io_b)
              : 16'h0;	// file.cleaned.mlir:4:15, :5:16, :9:10, :12:10, :17:10, :20:11, :22:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:5
endmodule

