0.6
2018.3
Dec  6 2018
23:39:36
/home/patrick/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/EqualTo2bitTB.v,1678570449,verilog,,,,EqualTo2bitTB,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/EqualTo6bitTB.v,1678623691,verilog,,,,EqualTo6bitTB,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/GreaterThan2bitTB.v,1678572910,verilog,,,,GreaterOrEqual2bitTB,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/GreaterThan5bitTB.v,1678626092,verilog,,,,GreaterThan5bitTB,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/GreaterThan6bitTB.v,1678627117,verilog,,,,GreaterThan6bitTB,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/LessThan6bitTB.v,1678628952,verilog,,,,LessThan6bitTB,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/EqualTo1bit.v,1678570280,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/EqualTo2bit.v,,EqualTo1bit,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/EqualTo2bit.v,1678570855,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/EqualTo6bit.v,,EqualTo2bit,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/EqualTo6bit.v,1678626223,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterThan1bit.v,,EqualTo6bit,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterThan1bit.v,1678572710,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterThan2bit.v,,GreaterThan1bit,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterThan2bit.v,1678572262,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterThan5bit.v,,GreaterThan2bit,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterThan5bit.v,1678626283,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterThan6bit.v,,GreaterThan5bit,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/GreaterThan6bit.v,1678627701,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/LessThan6bit.v,,GreaterThan6bit,,,,,,,,
/home/patrick/Assignment1/Assignment1.srcs/sources_1/new/LessThan6bit.v,1678628866,verilog,,/home/patrick/Assignment1/Assignment1.srcs/sim_1/new/LessThan6bitTB.v,,LessThan6bit,,,,,,,,
