// Seed: 444741228
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    input tri id_6,
    output tri0 id_7,
    input tri id_8,
    input supply1 id_9
);
endmodule
module module_1 #(
    parameter id_4 = 32'd56,
    parameter id_5 = 32'd11
) (
    output wire void id_0,
    input tri0 id_1,
    input supply1 void id_2,
    output logic id_3[1 : id_5],
    input wire _id_4,
    output supply0 _id_5,
    input wor id_6,
    input wand id_7
);
  wire id_9;
  wire [id_4  /  1 : 1] id_10;
  always id_3 <= -1'd0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6,
      id_1,
      id_0,
      id_0,
      id_6,
      id_0,
      id_2,
      id_2
  );
  logic id_11;
endmodule
