#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec 26 23:59:22 2023
# Process ID: 13968
# Current directory: C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3872 C:\Users\User\Desktop\homework\2\vivado\lab8\1219\lab8\project_1\project_1.xpr
# Log file: C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/vivado.log
# Journal file: C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/user/Desktop/lab8/project_1' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 674.488 ; gain = 86.617
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'Out' [C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/lab8_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 27 00:00:22 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 730.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=zzx, State=xxx
        15In=0, Out=zz0, State=000
        30In=1, Out=zz1, State=000
        45In=1, Out=zz0, State=001
        75In=1, Out=zz1, State=010
       105In=1, Out=zz0, State=011
       120In=0, Out=zz1, State=011
       135In=0, Out=zz0, State=100
$finish called at time : 150 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 751.070 ; gain = 20.918
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Out' is not permitted [C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Dec 27 00:13:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       120In=0, Out=001, State=011
       135In=0, Out=000, State=100
$finish called at time : 150 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 779.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       120In=0, Out=001, State=011
       135In=0, Out=000, State=100
       150In=1, Out=001, State=100
       165In=1, Out=001, State=000
       180In=0, Out=000, State=000
$finish called at time : 210 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 779.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       120In=0, Out=001, State=011
       135In=0, Out=000, State=100
       150In=1, Out=001, State=100
       165In=1, Out=001, State=000
       180In=0, Out=000, State=000
$finish called at time : 510 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 790.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [VRFC 10-2458] undeclared symbol NextState, assumed default net type wire [C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'NextState' [C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       120In=0, Out=001, State=011
       135In=0, Out=000, State=100
       150In=1, Out=001, State=100
       165In=1, Out=001, State=000
       180In=0, Out=000, State=000
$finish called at time : 510 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 790.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       120In=0, Out=001, State=011
       135In=0, Out=000, State=100
       150In=1, Out=001, State=100
       165In=1, Out=001, State=000
       180In=0, Out=000, State=000
$finish called at time : 510 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 790.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       135In=0, Out=000, State=100
       170In=1, Out=001, State=100
       195In=1, Out=001, State=000
       205In=0, Out=000, State=000
$finish called at time : 540 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 790.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       135In=1, Out=000, State=001
       140In=0, Out=001, State=001
       175In=1, Out=000, State=001
       195In=1, Out=001, State=010
       210In=0, Out=000, State=010
       225In=0, Out=000, State=100
$finish called at time : 545 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 790.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       135In=1, Out=000, State=001
       160In=0, Out=001, State=001
       195In=1, Out=001, State=010
       225In=1, Out=000, State=011
       230In=0, Out=001, State=011
       255In=0, Out=000, State=100
$finish called at time : 565 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 790.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       135In=1, Out=000, State=001
       160In=0, Out=001, State=001
       195In=1, Out=001, State=010
       225In=1, Out=000, State=011
       230In=0, Out=001, State=011
       255In=0, Out=000, State=100
$finish called at time : 565 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 790.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sources_1/new/lab8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab8_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 148d1567570241acaa2c251586fe7db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab8_tb_behav xil_defaultlib.lab8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab8
Compiling module xil_defaultlib.lab8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab8_tb_behav -key {Behavioral:sim_1:Functional:lab8_tb} -tclbatch {lab8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         0In=x, Out=xxx, State=xxx
        15In=0, Out=000, State=000
        30In=1, Out=001, State=000
        45In=1, Out=000, State=001
        75In=1, Out=001, State=010
       105In=1, Out=000, State=011
       125In=0, Out=001, State=011
       135In=0, Out=000, State=100
       160In=1, Out=001, State=100
       165In=1, Out=001, State=000
       195In=0, Out=000, State=000
$finish called at time : 530 ns : File "C:/Users/User/Desktop/homework/2/vivado/lab8/1219/lab8/project_1/project_1.srcs/sim_1/new/lab8_tb.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 790.242 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 00:33:18 2023...
