Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 18 22:01:39 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             156 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+---------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+--------------------------+---------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                          |                           |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | sp2/number[9]_i_1_n_0    | sp1/SR[0]                 |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG | sp3/number[9]_i_1__0_n_0 | sp1/SR[0]                 |                5 |             10 |
|  CLK100MHZ_IBUF_BUFG | sp1/number[9]_i_2_n_0    | sp1/SR[0]                 |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG |                          | sp2/counter[0]_i_1__0_n_0 |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG |                          | sp3/counter[0]_i_1__1_n_0 |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG |                          | sp1/counter[0]_i_1_n_0    |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG |                          | sp1/time1[0]_i_1_n_0      |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG |                          | sp2/time1[0]_i_1__0_n_0   |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG |                          | sp3/time1[0]_i_1__1_n_0   |                8 |             32 |
+----------------------+--------------------------+---------------------------+------------------+----------------+


