#! /COEnet/Linux/verilog/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1fceee0 .scope module, "DFlipFlop" "DFlipFlop" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
o0x7f89ac9a3018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1fd0140_0 .net "clear", 0 0, o0x7f89ac9a3018;  0 drivers
o0x7f89ac9a3048 .functor BUFZ 1, C4<z>; HiZ drive
v0x1fe3f40_0 .net "clock", 0 0, o0x7f89ac9a3048;  0 drivers
o0x7f89ac9a3078 .functor BUFZ 1, C4<z>; HiZ drive
v0x1fe4000_0 .net "d", 0 0, o0x7f89ac9a3078;  0 drivers
v0x1fe40d0_0 .var "q", 0 0;
E_0x1fce010/0 .event negedge, v0x1fe3f40_0;
E_0x1fce010/1 .event posedge, v0x1fd0140_0;
E_0x1fce010 .event/or E_0x1fce010/0, E_0x1fce010/1;
S_0x1fcffc0 .scope module, "Register32b_tb" "Register32b_tb" 2 16;
 .timescale 0 0;
v0x1fe4920_0 .var "clear", 0 0;
v0x1fe49e0_0 .var "clock", 0 0;
v0x1fe4ab0_0 .var "inc", 0 0;
v0x1fe4bb0_0 .net "value", 31 0, v0x1fe4790_0;  1 drivers
S_0x1fe4240 .scope module, "r32b" "Register_32b" 2 20, 2 1 0, S_0x1fcffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "inc"
    .port_info 3 /OUTPUT 32 "value"
v0x1fe4520_0 .net "clear", 0 0, v0x1fe4920_0;  1 drivers
v0x1fe4600_0 .net "clock", 0 0, v0x1fe49e0_0;  1 drivers
v0x1fe46c0_0 .net "inc", 0 0, v0x1fe4ab0_0;  1 drivers
v0x1fe4790_0 .var "value", 31 0;
E_0x1fe44a0/0 .event negedge, v0x1fe4600_0;
E_0x1fe44a0/1 .event posedge, v0x1fe4520_0;
E_0x1fe44a0 .event/or E_0x1fe44a0/0, E_0x1fe44a0/1;
    .scope S_0x1fceee0;
T_0 ;
    %wait E_0x1fce010;
    %load/vec4 v0x1fd0140_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x1fe4000_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x1fe40d0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1fe4240;
T_1 ;
    %wait E_0x1fe44a0;
    %load/vec4 v0x1fe46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x1fe4520_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x1fe4790_0;
    %addi 3, 0, 32;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x1fe4790_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1fe4520_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x1fe4790_0;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %store/vec4 v0x1fe4790_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1fcffc0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fe4920_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe4920_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1fcffc0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fe49e0_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fe49e0_0;
    %inv;
    %store/vec4 v0x1fe49e0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x1fcffc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe4ab0_0, 0, 1;
    %vpi_call 2 33 "$monitor", "%d clock:%b clear:%b inc=%b value:%d", $time, v0x1fe49e0_0, v0x1fe4920_0, v0x1fe4ab0_0, v0x1fe4bb0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fe4ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe4ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fe4ab0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe4ab0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Register_32bit.v";
