// Seed: 3204155740
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wire id_5,
    input uwire id_6,
    output uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output uwire id_11
);
  tri0 id_13 = 1;
  wire id_14;
  always @(1 or posedge 1) begin
    id_13 = 1;
  end
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  wand  id_6,
    input  tri1  id_7,
    output tri0  id_8,
    input  tri0  id_9,
    output wor   id_10,
    input  tri   id_11
);
  tri0 id_13;
  assign id_13 = 1;
  wire id_14, id_15, id_16, id_17;
  module_0(
      id_6, id_11, id_3, id_2, id_2, id_5, id_0, id_2, id_1, id_7, id_9, id_2
  );
endmodule
