
---------- Begin Simulation Statistics ----------
final_tick                               108830187000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343728                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707588                       # Number of bytes of host memory used
host_op_rate                                   375142                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   290.93                       # Real time elapsed on the host
host_tick_rate                              374079416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108830                       # Number of seconds simulated
sim_ticks                                108830187000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.961128                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062949                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673463                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88892                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15821682                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263328                       # Number of indirect misses.
system.cpu.branchPred.lookups                19662142                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050608                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          986                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.088302                       # CPI: cycles per instruction
system.cpu.discardedOps                        431095                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49086183                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17528819                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083694                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3239373                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.918863                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        108830187                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       105590814                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47021                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2304                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           40                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        75908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          505                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       152341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            545                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21052                       # Transaction distribution
system.membus.trans_dist::CleanEvict              256                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6737                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5985920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5985920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25713                       # Request fanout histogram
system.membus.respLayer1.occupancy          243413000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           215437000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             45490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          614                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13948                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30946                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30946                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           889                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44601                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       226385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                228777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       192384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17617920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17810304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21802                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2694656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            98238                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.029439                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171426                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  95386     97.10%     97.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2812      2.86%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     40      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              98238                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          403169000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         377737997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4445000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  547                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50173                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50720                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 547                       # number of overall hits
system.l2.overall_hits::.cpu.data               50173                       # number of overall hits
system.l2.overall_hits::total                   50720                       # number of overall hits
system.l2.demand_misses::.cpu.inst                342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              25374                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25716                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               342                       # number of overall misses
system.l2.overall_misses::.cpu.data             25374                       # number of overall misses
system.l2.overall_misses::total                 25716                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34455000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2855691000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2890146000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34455000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2855691000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2890146000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            75547                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                76436                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           75547                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               76436                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.384702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.335870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336438                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.384702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.335870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336438                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100745.614035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112543.982029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112387.074195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100745.614035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112543.982029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112387.074195                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21052                       # number of writebacks
system.l2.writebacks::total                     21052                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         25371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        25371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25713                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27615000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2347995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2375610000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27615000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2347995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2375610000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.384702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.335831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336399                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.384702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.335831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336399                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80745.614035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92546.411257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92389.452806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80745.614035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92546.411257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92389.452806                       # average overall mshr miss latency
system.l2.replacements                          21802                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62093                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62093                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          609                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              609                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          609                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          609                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            51                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             11970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11970                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           18976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2122728000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2122728000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         30946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.613197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.613197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111863.827993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111863.827993                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1743208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1743208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.613197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.613197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91863.827993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91863.827993                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            547                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                547                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34455000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34455000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.384702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.384702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100745.614035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100745.614035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          342                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27615000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27615000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.384702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.384702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80745.614035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80745.614035                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         38203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    732963000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    732963000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.143450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.143450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114561.269147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114561.269147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    604787000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    604787000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.143382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.143382                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94571.853010                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94571.853010                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3988.709369                       # Cycle average of tags in use
system.l2.tags.total_refs                      149983                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25898                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.791297                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.743641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.188079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3949.777650                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973806                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2491                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    325972                       # Number of tag accesses
system.l2.tags.data_accesses                   325972                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3247488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3291264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2694656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2694656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            402241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          29839956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30242197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       402241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           402241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24760189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24760189                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24760189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           402241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         29839956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             55002386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     42104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     50699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002638445500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125695                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39804                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       25713                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21052                       # Number of write requests accepted
system.mem_ctrls.readBursts                     51426                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2668                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1012839250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  256915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1976270500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19711.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38461.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29992                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 51426                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.815302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.359346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   162.614366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          894      2.87%      2.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23160     74.26%     77.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3927     12.59%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1437      4.61%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          463      1.48%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          376      1.21%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          273      0.88%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          288      0.92%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          368      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31186                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.041613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.255243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.450114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2326     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.054483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.041049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.698275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              111      4.76%      4.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.04%      4.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2043     87.64%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.09%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              174      7.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3288512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2693440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3291264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2694656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        30.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108825339000                       # Total gap between requests
system.mem_ctrls.avgGap                    2327068.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3244736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2693440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 402241.337690617074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 29814668.975989174098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24749015.638464353979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        50742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        42104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18418000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1957852500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2454043762000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26926.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38584.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58285287.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            108228120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             57524610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           178178700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          107130060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8590823280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18202532190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26462343840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        53706760800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        493.491395                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  68593591500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3634020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36602575500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            114439920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             60826260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           188695920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          112553640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8590823280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19252752060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25577948160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53898039240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        495.248981                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  66282963750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3634020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38913203250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    108830187000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25655507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25655507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25655507                       # number of overall hits
system.cpu.icache.overall_hits::total        25655507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            889                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::total           889                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50641000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50641000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50641000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50641000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25656396                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25656396                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25656396                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25656396                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56964.004499                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56964.004499                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56964.004499                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56964.004499                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          614                       # number of writebacks
system.cpu.icache.writebacks::total               614                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          889                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          889                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          889                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          889                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48863000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48863000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48863000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48863000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54964.004499                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54964.004499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54964.004499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54964.004499                       # average overall mshr miss latency
system.cpu.icache.replacements                    614                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25655507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25655507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           889                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50641000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50641000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25656396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25656396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56964.004499                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56964.004499                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          889                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          889                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48863000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48863000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54964.004499                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54964.004499                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           274.929152                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25656396                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               889                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          28859.838020                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   274.929152                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.536971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.536971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.537109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25657285                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25657285                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34939372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34939372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34942389                       # number of overall hits
system.cpu.dcache.overall_hits::total        34942389                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       100038                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         100038                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       100150                       # number of overall misses
system.cpu.dcache.overall_misses::total        100150                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5557819000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5557819000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5557819000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5557819000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35039410                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35039410                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35042539                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35042539                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002858                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002858                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55557.078310                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55557.078310                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55494.947579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55494.947579                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        62093                       # number of writebacks
system.cpu.dcache.writebacks::total             62093                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24549                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24549                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        75489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        75489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        75547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        75547                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4268410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4268410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4270548000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4270548000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002154                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002154                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002156                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002156                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56543.469910                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56543.469910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56528.359829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56528.359829                       # average overall mshr miss latency
system.cpu.dcache.replacements                  75291                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20806483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20806483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        51530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         51530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2076888000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2076888000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20858013                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20858013                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40304.444013                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40304.444013                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6987                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6987                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        44543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        44543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1738346000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1738346000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39026.244303                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39026.244303                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14132889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14132889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        48508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        48508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480931000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480931000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71759.936505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71759.936505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        30946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2530064000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2530064000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81757.383830                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81757.383830                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3017                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3017                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          112                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          112                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.035794                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.035794                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           58                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           58                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2138000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2138000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018536                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018536                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 36862.068966                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 36862.068966                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.573428                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35189156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             75547                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            465.791573                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.573428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998334                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998334                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35289306                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35289306                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108830187000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
