{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680057050649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680057050649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 20:30:50 2023 " "Processing started: Tue Mar 28 20:30:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680057050649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057050649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej_min_seg_ds -c ej_min_seg_ds " "Command: quartus_map --read_settings_files=on --write_settings_files=off ej_min_seg_ds -c ej_min_seg_ds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057050649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680057051007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680057051007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ej_min_seg_ds.sv(44) " "Verilog HDL information at ej_min_seg_ds.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680057060016 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ej_min_seg_ds.sv(49) " "Verilog HDL information at ej_min_seg_ds.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680057060016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej_min_seg_ds.sv 1 1 " "Found 1 design units, including 1 entities, in source file ej_min_seg_ds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ej_min_seg_ds " "Found entity 1: ej_min_seg_ds" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680057060029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057060029 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c6 ej_min_seg_ds.sv(110) " "Verilog HDL Implicit Net warning at ej_min_seg_ds.sv(110): created implicit net for \"c6\"" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680057060032 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "stp_r ej_min_seg_ds.sv(6) " "Verilog HDL Module Declaration error at ej_min_seg_ds.sv(6): top module port \"stp_r\" is not found in the port list" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1680057060037 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "f_c ej_min_seg_ds.sv(7) " "Verilog HDL Module Declaration error at ej_min_seg_ds.sv(7): top module port \"f_c\" is not found in the port list" {  } { { "ej_min_seg_ds.sv" "" { Text "C:/juanquart/ejercicio_min_seg_count/ej_min_seg_ds.sv" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1680057060037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/juanquart/ejercicio_min_seg_count/output_files/ej_min_seg_ds.map.smsg " "Generated suppressed messages file C:/juanquart/ejercicio_min_seg_count/output_files/ej_min_seg_ds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057060056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680057060090 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 20:31:00 2023 " "Processing ended: Tue Mar 28 20:31:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680057060090 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680057060090 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680057060090 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680057060090 ""}
