$comment
	File created using the following command:
		vcd file part5.msim.vcd -direction
$end
$date
	Thu Oct 06 15:50:48 2016
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part5_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 LEDR [9] $end
$var wire 1 8 LEDR [8] $end
$var wire 1 9 LEDR [7] $end
$var wire 1 : LEDR [6] $end
$var wire 1 ; LEDR [5] $end
$var wire 1 < LEDR [4] $end
$var wire 1 = LEDR [3] $end
$var wire 1 > LEDR [2] $end
$var wire 1 ? LEDR [1] $end
$var wire 1 @ LEDR [0] $end

$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var tri1 1 D devclrn $end
$var tri1 1 E devpor $end
$var tri1 1 F devoe $end
$var wire 1 G SW[6]~input_o $end
$var wire 1 H SW[7]~input_o $end
$var wire 1 I LEDR[0]~output_o $end
$var wire 1 J LEDR[1]~output_o $end
$var wire 1 K LEDR[2]~output_o $end
$var wire 1 L LEDR[3]~output_o $end
$var wire 1 M LEDR[4]~output_o $end
$var wire 1 N LEDR[5]~output_o $end
$var wire 1 O LEDR[6]~output_o $end
$var wire 1 P LEDR[7]~output_o $end
$var wire 1 Q LEDR[8]~output_o $end
$var wire 1 R LEDR[9]~output_o $end
$var wire 1 S HEX0[0]~output_o $end
$var wire 1 T HEX0[1]~output_o $end
$var wire 1 U HEX0[2]~output_o $end
$var wire 1 V HEX0[3]~output_o $end
$var wire 1 W HEX0[4]~output_o $end
$var wire 1 X HEX0[5]~output_o $end
$var wire 1 Y HEX0[6]~output_o $end
$var wire 1 Z HEX1[0]~output_o $end
$var wire 1 [ HEX1[1]~output_o $end
$var wire 1 \ HEX1[2]~output_o $end
$var wire 1 ] HEX1[3]~output_o $end
$var wire 1 ^ HEX1[4]~output_o $end
$var wire 1 _ HEX1[5]~output_o $end
$var wire 1 ` HEX1[6]~output_o $end
$var wire 1 a HEX2[0]~output_o $end
$var wire 1 b HEX2[1]~output_o $end
$var wire 1 c HEX2[2]~output_o $end
$var wire 1 d HEX2[3]~output_o $end
$var wire 1 e HEX2[4]~output_o $end
$var wire 1 f HEX2[5]~output_o $end
$var wire 1 g HEX2[6]~output_o $end
$var wire 1 h SW[8]~input_o $end
$var wire 1 i SW[9]~input_o $end
$var wire 1 j SW[3]~input_o $end
$var wire 1 k SW[1]~input_o $end
$var wire 1 l SW[5]~input_o $end
$var wire 1 m U2|M[1]~0_combout $end
$var wire 1 n SW[2]~input_o $end
$var wire 1 o SW[0]~input_o $end
$var wire 1 p SW[4]~input_o $end
$var wire 1 q U2|M[0]~1_combout $end
$var wire 1 r U1|M[1]~0_combout $end
$var wire 1 s U1|M[0]~1_combout $end
$var wire 1 t U0|M[1]~0_combout $end
$var wire 1 u U0|M[0]~1_combout $end
$var wire 1 v H2|Display [6] $end
$var wire 1 w H2|Display [5] $end
$var wire 1 x H2|Display [4] $end
$var wire 1 y H2|Display [3] $end
$var wire 1 z H2|Display [2] $end
$var wire 1 { H2|Display [1] $end
$var wire 1 | H2|Display [0] $end
$var wire 1 } H1|Display [6] $end
$var wire 1 ~ H1|Display [5] $end
$var wire 1 !! H1|Display [4] $end
$var wire 1 "! H1|Display [3] $end
$var wire 1 #! H1|Display [2] $end
$var wire 1 $! H1|Display [1] $end
$var wire 1 %! H1|Display [0] $end
$var wire 1 &! H0|Display [6] $end
$var wire 1 '! H0|Display [5] $end
$var wire 1 (! H0|Display [4] $end
$var wire 1 )! H0|Display [3] $end
$var wire 1 *! H0|Display [2] $end
$var wire 1 +! H0|Display [1] $end
$var wire 1 ,! H0|Display [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 !
1(
0'
0&
1%
1$
1#
1"
0/
1.
1-
0,
0+
0*
0)
16
05
04
03
02
11
00
0@
0?
0>
0=
0<
0;
0:
09
08
07
0A
1B
xC
1D
1E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
1V
1W
1X
1Y
0Z
1[
1\
0]
0^
0_
0`
1a
0b
0c
0d
0e
1f
0g
0h
0i
0j
1k
0l
1m
1n
0o
0p
0q
0r
1s
0t
0u
1|
z{
zz
zy
zx
zw
zv
0%!
z$!
z#!
z"!
z!!
z~
z}
1,!
z+!
z*!
z)!
z(!
z'!
z&!
$end
#50000
b100000110 !
1h
1Q
18
1u
0s
1r
0m
0V
0W
0Y
1]
1^
1`
0[
0\
1b
1c
14
15
0-
0.
1)
1+
1,
0"
0$
0%
1%!
0,!
0a
0f
1Z
1_
1*
1/
01
06
#100000
b1100000110 !
b1000000110 !
0h
1i
1R
0Q
08
17
0u
1t
0r
1q
1T
1U
0]
0^
0`
1d
1e
1g
0b
0c
04
05
10
12
13
0)
0+
0,
1&
1'
0|
1,!
1a
1f
0S
0X
0#
0(
11
16
#150000
b1100000110 !
1h
1Q
18
1u
1s
1r
1m
1V
1W
1Y
1]
1^
1`
1[
1\
1b
1c
14
15
1-
1.
1)
1+
1,
1"
1$
1%
1|
1S
1X
1#
1(
#200000
