# Design: Design main already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "fsm"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Architecture "my_arch" of Entity "fsm"
# File: t:/hw4q2/main/src/main2.vhdl
# File: t:/hw4q2/main/src/main.vhdl
# Compile Architecture "my_arch" of Entity "fsm"
# File: t:/hw4q2/main/src/main2.vhdl
# File: t:/hw4q2/main/src/main.vhdl
# Compile Architecture "my_arch" of Entity "fsm"
# File: t:/hw4q2/main/src/main2.vhdl
# Error: COMP96_0056: main.vhdl : (11, 1): Cannot find referenced entity declaration "fsm".
# Error: COMP96_0019: main2.vhdl : (20, 35): Keyword 'end' expected.
# Error: COMP96_0019: main2.vhdl : (21, 5): Keyword 'process' expected.
# Error: COMP96_0015: main2.vhdl : (22, 5): ';' expected.
# Error: COMP96_0016: main2.vhdl : (22, 12): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Error: COMP96_0019: main2.vhdl : (20, 35): Keyword 'end' expected.
# Error: COMP96_0019: main2.vhdl : (21, 5): Keyword 'process' expected.
# Error: COMP96_0015: main2.vhdl : (22, 5): ';' expected.
# Error: COMP96_0016: main2.vhdl : (22, 12): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
open -vhdl {C:\Users\amirhossein\Desktop\New folder\fsmtotal.vhd}
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (14, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (21, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (29, 44): Unknown identifier "sm1_out".
# Error: COMP96_0641: merge.vhdl : (30, 7): Name "machinestate2" does not refer to a component declaration.
# Error: COMP96_0134: merge.vhdl : (30, 7): Cannot find component declaration.
# Error: COMP96_0078: merge.vhdl : (31, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (32, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (31, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (31, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (32, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (32, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (14, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (21, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (29, 44): Unknown identifier "sm1_out".
# Error: COMP96_0641: merge.vhdl : (30, 7): Name "machinestate2" does not refer to a component declaration.
# Error: COMP96_0134: merge.vhdl : (30, 7): Cannot find component declaration.
# Error: COMP96_0078: merge.vhdl : (31, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (32, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (31, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (31, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (32, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (32, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 11 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# Warning: COMP96_0994: merge.vhdl : (11, 1): Multiple architecture "my_arch" of entity "statemachine" found in "t:/hw4q2/main/src/merge.vhdl", "t:/hw4q2/main/src/main.vhdl".
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Warning: COMP96_0994: merge.vhdl : (91, 1): Multiple architecture "my_arch" of entity "statemachin2" found in "t:/hw4q2/main/src/merge.vhdl", "t:/hw4q2/main/src/main2.vhdl".
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (202, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (209, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (217, 44): Unknown identifier "sm1_out".
# Error: COMP96_0641: merge.vhdl : (218, 7): Name "machinestate2" does not refer to a component declaration.
# Error: COMP96_0134: merge.vhdl : (218, 7): Cannot find component declaration.
# Error: COMP96_0078: merge.vhdl : (219, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (220, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (219, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (219, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (220, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (220, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 11 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# Warning: COMP96_0994: merge.vhdl : (11, 1): Multiple architecture "my_arch" of entity "statemachine" found in "t:/hw4q2/main/src/merge.vhdl", "t:/hw4q2/main/src/main.vhdl".
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Warning: COMP96_0994: merge.vhdl : (91, 1): Multiple architecture "my_arch" of entity "statemachin2" found in "t:/hw4q2/main/src/merge.vhdl", "t:/hw4q2/main/src/main2.vhdl".
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (202, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (209, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (217, 44): Unknown identifier "sm1_out".
# Error: COMP96_0641: merge.vhdl : (218, 7): Name "machinestate2" does not refer to a component declaration.
# Error: COMP96_0134: merge.vhdl : (218, 7): Cannot find component declaration.
# Error: COMP96_0078: merge.vhdl : (219, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (220, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (219, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (219, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (220, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (220, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 11 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# Warning: COMP96_0994: merge.vhdl : (11, 1): Multiple architecture "my_arch" of entity "statemachine" found in "t:/hw4q2/main/src/merge.vhdl", "t:/hw4q2/main/src/main.vhdl".
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# Warning: COMP96_0994: merge.vhdl : (91, 1): Multiple architecture "my_arch" of entity "statemachin2" found in "t:/hw4q2/main/src/merge.vhdl", "t:/hw4q2/main/src/main2.vhdl".
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (202, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (209, 1): Symbol "machinestate2" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (217, 44): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (218, 45): Unknown identifier "sm2_out".
# Error: COMP96_0078: merge.vhdl : (219, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (220, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (219, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (219, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (220, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (220, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 10 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => statemachin2
# Entity => main
# Entity => statemachine
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (31, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (38, 1): Symbol "machinestate2" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (46, 44): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (47, 45): Unknown identifier "sm2_out".
# Error: COMP96_0078: merge.vhdl : (48, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (49, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (48, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (48, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (49, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (49, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (31, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (38, 1): Symbol "machinestate2" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (46, 44): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (47, 45): Unknown identifier "sm2_out".
# Error: COMP96_0078: merge.vhdl : (48, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (49, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (48, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (48, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (49, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (49, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (31, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (38, 1): Symbol "machinestate2" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (46, 44): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (47, 45): Unknown identifier "sm2_out".
# Error: COMP96_0078: merge.vhdl : (48, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (49, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (48, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (48, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (49, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (49, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 10 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (31, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (38, 1): Symbol "machinestate2" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (46, 44): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (47, 45): Unknown identifier "sm2_out".
# Error: COMP96_0078: merge.vhdl : (48, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (49, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (48, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (48, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (49, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (49, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 10 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (31, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (38, 1): Symbol "machinestate2" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (46, 44): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (47, 45): Unknown identifier "sm2_out".
# Error: COMP96_0078: merge.vhdl : (48, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (49, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (48, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (48, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (49, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (49, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0122: merge.vhdl : (14, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0122: merge.vhdl : (21, 1): Symbol "machinestate" has already been declared in this scope.
# Error: COMP96_0078: merge.vhdl : (29, 44): Unknown identifier "sm1_out".
# Error: COMP96_0641: merge.vhdl : (30, 7): Name "machinestate2" does not refer to a component declaration.
# Error: COMP96_0134: merge.vhdl : (30, 7): Cannot find component declaration.
# Error: COMP96_0078: merge.vhdl : (31, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (32, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (31, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (31, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (32, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (32, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0641: merge.vhdl : (29, 7): Name "machinestate" does not refer to a component declaration.
# Error: COMP96_0134: merge.vhdl : (29, 7): Cannot find component declaration.
# Error: COMP96_0641: merge.vhdl : (30, 7): Name "machinestate2" does not refer to a component declaration.
# Error: COMP96_0134: merge.vhdl : (30, 7): Cannot find component declaration.
# Error: COMP96_0078: merge.vhdl : (31, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (32, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (31, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (31, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (32, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (32, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0078: merge.vhdl : (29, 44): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (30, 45): Unknown identifier "sm2_out".
# Error: COMP96_0078: merge.vhdl : (31, 30): Unknown identifier "sm1_out".
# Error: COMP96_0078: merge.vhdl : (32, 54): Unknown identifier "sm1_out".
# Error: COMP96_0133: merge.vhdl : (31, 30): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (31, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0133: merge.vhdl : (32, 54): Cannot find object declaration.
# Error: COMP96_0077: merge.vhdl : (32, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 8 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Error: COMP96_0117: merge.vhdl : (27, 18): Array type for "sm1_out" is not constrained.
# Error: COMP96_0117: merge.vhdl : (28, 18): Array type for "sm2_out" is not constrained.
# Error: COMP96_0100: merge.vhdl : (30, 44): Actual parameter type in port map does not match the type of the formal port 'output'.
# Error: COMP96_0100: merge.vhdl : (31, 45): Actual parameter type in port map does not match the type of the formal port 'output'.
# Error: COMP96_0071: merge.vhdl : (32, 39): Operator "=" is not defined for such operands.
# Error: COMP96_0077: merge.vhdl : (32, 29): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: merge.vhdl : (33, 62): Operator "=" is not defined for such operands.
# Error: COMP96_0077: merge.vhdl : (33, 53): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 8 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachin2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Warning: ELAB1_0026: merge.vhdl : (31, 0): There is no default binding for component "statemachine2". (No entity named "statemachine2" was found).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachine2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachine2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 merge.vhdl (31): Design unit statemachine2 instantiated in main.main(my_main) not found in searched libraries: main.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl $dsn/src/TestBench/main_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachine2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# File: t:/hw4q2/main/src/TestBench/main_TB.vhd
# Compile Entity "main_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "main_tb"
# Compile Configuration "TESTBENCH_FOR_main"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 merge.vhdl (31): Design unit statemachine2 instantiated in main.main(my_main) not found in searched libraries: main.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+main_tb main_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 merge.vhdl (31): Design unit statemachine2 instantiated in main.main(my_main) not found in searched libraries: main.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0037 merge.vhdl (31): Component /main_tb/UUT/L2 : statemachine2 not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6595 kB (elbread=427 elab2=6029 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location t:\hw4q2\main\src\wave.asdb
#  7:14 AM, Sunday, July 2, 2023
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 merge.vhdl (31): Design unit statemachine2 instantiated in main.main(my_main) not found in searched libraries: main.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0037 merge.vhdl (31): Component /main_tb/UUT/L2 : statemachine2 not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6595 kB (elbread=427 elab2=6029 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location t:\hw4q2\main\src\wave.asdb
#  7:14 AM, Sunday, July 2, 2023
#  Simulation has been initialized
run 100 ns
# KERNEL: stopped at time: 100 ns
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 't:/hw4q2/main/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 200 ns
run
# RUNTIME: Fatal Error: RUNTIME_0047 merge.vhdl (39): Index 32 out of range (31 downto 0).
# KERNEL: Time: 6900 ns,  Iteration: 1,  Instance: /main_tb/UUT,  Process: line__35.
# KERNEL: Stopped at time 6900 ns + 1.
# VSIM: Error: Fatal error occurred during simulation.
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl $dsn/src/TestBench/main_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachine2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# File: t:/hw4q2/main/src/TestBench/main_TB.vhd
# Compile Entity "main_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "main_tb"
# Compile Configuration "TESTBENCH_FOR_main"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work main -2002  $dsn/src/main.vhdl $dsn/src/main2.vhdl $dsn/src/merge.vhdl $dsn/src/TestBench/main_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: t:/hw4q2/main/src/main.vhdl
# Compile Entity "statemachine"
# Compile Architecture "my_arch" of Entity "statemachine"
# File: t:/hw4q2/main/src/main2.vhdl
# Compile Entity "statemachine2"
# Compile Architecture "my_arch" of Entity "statemachin2"
# File: t:/hw4q2/main/src/merge.vhdl
# Compile Entity "main"
# Compile Architecture "my_main" of Entity "main"
# File: t:/hw4q2/main/src/TestBench/main_TB.vhd
# Compile Entity "main_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "main_tb"
# Compile Configuration "TESTBENCH_FOR_main"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
run 100 ns
run
run
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+main_tb main_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 merge.vhdl (31): Design unit statemachine2 instantiated in main.main(my_main) not found in searched libraries: main.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0037 merge.vhdl (31): Component /main_tb/UUT/L2 : statemachine2 not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6595 kB (elbread=427 elab2=6029 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location t:\hw4q2\main\src\wave.asdb
#  7:18 AM, Sunday, July 2, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 't:/hw4q2/main/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
endsim
# VSIM: Simulation has finished.
# Warning: WAVEFORM: Object matching /main_tb/reset not found in t:/hw4q2/main/src/wave.asdb.
asim -O5 +access +r +m+main_tb main_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 merge.vhdl (31): Design unit statemachine2 instantiated in main.main(my_main) not found in searched libraries: main.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0037 merge.vhdl (31): Component /main_tb/UUT/L2 : statemachine2 not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6595 kB (elbread=427 elab2=6029 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location t:\hw4q2\main\src\wave.asdb
#  7:19 AM, Sunday, July 2, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 't:/hw4q2/main/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
run 100 ns
# KERNEL: stopped at time: 3600 ns
run 100 ns
# KERNEL: stopped at time: 3700 ns
run 100 ns
# KERNEL: stopped at time: 3800 ns
run 100 ns
# KERNEL: stopped at time: 3900 ns
run 100 ns
# KERNEL: stopped at time: 4 us
run 100 ns
# KERNEL: stopped at time: 4100 ns
run 100 ns
# KERNEL: stopped at time: 4200 ns
run 100 ns
# KERNEL: stopped at time: 4300 ns
run 100 ns
# KERNEL: stopped at time: 4400 ns
run 100 ns
# KERNEL: stopped at time: 4500 ns
run 100 ns
# KERNEL: stopped at time: 4600 ns
run 100 ns
# KERNEL: stopped at time: 4700 ns
run 100 ns
# KERNEL: stopped at time: 4800 ns
run 100 ns
# KERNEL: stopped at time: 4900 ns
run 100 ns
# KERNEL: stopped at time: 5 us
run 100 ns
# KERNEL: stopped at time: 5100 ns
run 100 ns
# KERNEL: stopped at time: 5200 ns
run 100 ns
# KERNEL: stopped at time: 5300 ns
run 100 ns
# KERNEL: stopped at time: 5400 ns
run 100 ns
# KERNEL: stopped at time: 5500 ns
run 100 ns
# KERNEL: stopped at time: 5600 ns
run 100 ns
# KERNEL: stopped at time: 5700 ns
run 100 ns
# KERNEL: stopped at time: 5800 ns
run 100 ns
# KERNEL: stopped at time: 5900