// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "09/03/2024 18:42:01"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ns/ 1 ps

module top (
	clk,
	rst_n,
	PROGREM_WD,
	PROGREM_SRAM_out_CS_D,
	PROGREM_RAM_OUT_ADDR,
	PROGREM_DIN,
	DATA_RAM_out_WD,
	DATA_RAM_SRAM_out_CS_D,
	DATA_RAM_OUT_DIN,
	DATA_RAM_OUT_ADDR,
	out_to_wave);
input 	clk;
input 	rst_n;
input 	PROGREM_WD;
input 	PROGREM_SRAM_out_CS_D;
input 	[7:0] PROGREM_RAM_OUT_ADDR;
input 	[15:0] PROGREM_DIN;
input 	DATA_RAM_out_WD;
input 	DATA_RAM_SRAM_out_CS_D;
input 	[7:0] DATA_RAM_OUT_DIN;
input 	[7:0] DATA_RAM_OUT_ADDR;
output 	[7:0] out_to_wave;

// Design Ports Information
// PROGREM_SRAM_out_CS_D	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_SRAM_out_CS_D	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_to_wave[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_to_wave[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_to_wave[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_to_wave[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_to_wave[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_to_wave[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_to_wave[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_to_wave[7]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_DIN[0]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_DIN[1]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_DIN[2]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_DIN[3]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_DIN[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_DIN[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_DIN[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_DIN[7]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_out_WD	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_ADDR[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_ADDR[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_ADDR[2]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_ADDR[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_ADDR[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_ADDR[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_ADDR[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_RAM_OUT_ADDR[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_WD	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[10]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_RAM_OUT_ADDR[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_RAM_OUT_ADDR[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_RAM_OUT_ADDR[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_RAM_OUT_ADDR[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_RAM_OUT_ADDR[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_RAM_OUT_ADDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_RAM_OUT_ADDR[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_RAM_OUT_ADDR[7]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[11]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[14]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[15]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[12]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[13]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[1]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[2]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[6]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[7]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[9]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PROGREM_DIN[8]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \u_ALU|Add1~0_combout ;
wire \u_ALU|Add4~4_combout ;
wire \u_ALU|Add4~10_combout ;
wire \u_ALU|Add3~10_combout ;
wire \u_ALU|Add1~12_combout ;
wire \u_ADDR_tristimulus_8|out[2]~32_combout ;
wire \u_ADDR_tristimulus_8|out[3]~35_combout ;
wire \DATA_RAM_IN_WD~q ;
wire \DATA_WD~0_combout ;
wire \dec~q ;
wire \u_ALU|alu_b[4]~0_combout ;
wire \u_the_mux_switch_2|Mux7~0_combout ;
wire \u_the_mux_switch_2|Mux7~1_combout ;
wire \u_ALU|alu_b~3_combout ;
wire \u_ALU|alu_b~4_combout ;
wire \u_ALU|alu_b~5_combout ;
wire \u_the_mux_switch_2|Mux5~0_combout ;
wire \u_the_mux_switch_2|Mux5~1_combout ;
wire \u_ALU|alu_b~6_combout ;
wire \u_ALU|alu_b~7_combout ;
wire \u_ALU|alu_b~8_combout ;
wire \u_ALU|alu_b~9_combout ;
wire \u_the_mux_switch_2|Mux3~0_combout ;
wire \u_the_mux_switch_2|Mux3~1_combout ;
wire \u_ALU|alu_b~10_combout ;
wire \u_ALU|alu_b~11_combout ;
wire \u_the_mux_switch_2|Mux2~0_combout ;
wire \u_the_mux_switch_2|Mux2~1_combout ;
wire \u_ALU|alu_b~12_combout ;
wire \u_the_mux_switch_2|Mux1~0_combout ;
wire \u_the_mux_switch_2|Mux1~1_combout ;
wire \DATA_RAM_IN_WD~0_combout ;
wire \dec~0_combout ;
wire \u_micro|micro_op[12]~6_combout ;
wire \u_PC_counter|count~q ;
wire \u_micro|micro_op[9]~8_combout ;
wire \u_micro|micro_op~13_combout ;
wire \u_micro|micro_op[25]~15_combout ;
wire \u_micro|micro_op[25]~16_combout ;
wire \u_PC_counter|count~0_combout ;
wire \u_micro|micro_op[18]~22_combout ;
wire \u_p_test|Mux1~0_combout ;
wire \u_p_test|Mux0~0_combout ;
wire \u_p_test|Mux6~0_combout ;
wire \u_ALU|ZF~3_combout ;
wire \u_micro|micro_op[13]~25_combout ;
wire \u_ALU|ZF~13_combout ;
wire \u_micro|Equal1~1_combout ;
wire \PROGREM_SRAM_out_CS_D~input_o ;
wire \DATA_RAM_SRAM_out_CS_D~input_o ;
wire \DATA_RAM_OUT_DIN[0]~input_o ;
wire \DATA_RAM_OUT_DIN[1]~input_o ;
wire \DATA_RAM_OUT_DIN[3]~input_o ;
wire \DATA_RAM_OUT_DIN[6]~input_o ;
wire \DATA_RAM_out_WD~input_o ;
wire \DATA_RAM_OUT_ADDR[3]~input_o ;
wire \PROGREM_WD~input_o ;
wire \u_register_stack|out_R3[0]~feeder_combout ;
wire \u_register_stack|out_R3[7]~feeder_combout ;
wire \out_to_wave[0]~output_o ;
wire \out_to_wave[1]~output_o ;
wire \out_to_wave[2]~output_o ;
wire \out_to_wave[3]~output_o ;
wire \out_to_wave[4]~output_o ;
wire \out_to_wave[5]~output_o ;
wire \out_to_wave[6]~output_o ;
wire \out_to_wave[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \PROGREM_DIN[0]~input_o ;
wire \PROGREM_RAM_OUT_ADDR[0]~input_o ;
wire \ABUSI[0]~0_combout ;
wire \PROGREM_RAM_OUT_ADDR[1]~input_o ;
wire \u_PC_counter|ABUSI[0]~8_combout ;
wire \u_micro|Equal1~0_combout ;
wire \u_micro|micro_op[20]~12_combout ;
wire \u_p_test|Mux10~0_combout ;
wire \u_micro|micro_op[15]~9_combout ;
wire \u_micro|micro_op[9]~10_combout ;
wire \u_micro|micro_op[9]~11_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \RG_B~0_combout ;
wire \RG_B~q ;
wire \DATA_RAM_OUT_DIN[7]~input_o ;
wire \u_PC_counter|ABUSI[1]~12 ;
wire \u_PC_counter|ABUSI[2]~13_combout ;
wire \u_PC_counter|ABUSI[2]~14 ;
wire \u_PC_counter|ABUSI[3]~15_combout ;
wire \PROGREM_RAM_OUT_ADDR[4]~input_o ;
wire \ABUSI[4]~4_combout ;
wire \PROGREM_RAM_OUT_ADDR[5]~input_o ;
wire \u_PC_counter|ABUSI[3]~16 ;
wire \u_PC_counter|ABUSI[4]~17_combout ;
wire \u_PC_counter|ABUSI[5]~20 ;
wire \u_PC_counter|ABUSI[6]~21_combout ;
wire \u_PC_counter|ABUSI[6]~22 ;
wire \u_PC_counter|ABUSI[7]~23_combout ;
wire \u_micro|Equal2~0_combout ;
wire \u_micro|Equal2~1_combout ;
wire \LDPC~0_combout ;
wire \LDPC~q ;
wire \u_p_test|output_micro_op[22]~feeder_combout ;
wire \LOAD~0_combout ;
wire \LOAD~q ;
wire \u_PC_counter|always0~0_combout ;
wire \u_PC_counter|ABUSI~10_combout ;
wire \PROGREM_RAM_OUT_ADDR[7]~input_o ;
wire \ABUSI[7]~7_combout ;
wire \PROGREM_DIN[1]~input_o ;
wire \PROGREM_DIN[2]~input_o ;
wire \PROGREM_DIN[3]~input_o ;
wire \PROGREM_DIN[4]~input_o ;
wire \PROGREM_DIN[5]~input_o ;
wire \PROGREM_DIN[6]~input_o ;
wire \PROGREM_DIN[7]~input_o ;
wire \PROGREM_DIN[8]~input_o ;
wire \PROGREM_DIN[9]~input_o ;
wire \PROGREM_DIN[10]~input_o ;
wire \PROGREM_DIN[11]~input_o ;
wire \PROGREM_DIN[12]~input_o ;
wire \PROGREM_DIN[13]~input_o ;
wire \PROGREM_DIN[14]~input_o ;
wire \PROGREM_DIN[15]~input_o ;
wire \u_p_test|output_micro_op[24]~feeder_combout ;
wire \DATA_RD~0_combout ;
wire \DATA_RD~q ;
wire \LDAR~0_combout ;
wire \LDAR~q ;
wire \DATA_RAM_OUT_ADDR[0]~input_o ;
wire \ABUSD[0]~0_combout ;
wire \ALU_B~0_combout ;
wire \ALU_B~q ;
wire \u_micro|micro_op[10]~7_combout ;
wire \DATA_RAM_B~0_combout ;
wire \DATA_RAM_B~q ;
wire \DATA_RAM_OUT_ADDR[2]~input_o ;
wire \ABUSD[2]~2_combout ;
wire \ABUSD[3]~3_combout ;
wire \DATA_RAM_OUT_ADDR[4]~input_o ;
wire \ABUSD[4]~4_combout ;
wire \DATA_RAM_OUT_DIN[5]~input_o ;
wire \u_micro|micro_op[17]~19_combout ;
wire \u_micro|micro_op[17]~20_combout ;
wire \LDPI~0_combout ;
wire \LDPI~q ;
wire \u_register_stack|Decoder0~1_combout ;
wire \u_register_stack|Decoder0~3_combout ;
wire \u_the_mux_switch_1|Mux2~0_combout ;
wire \u_the_mux_switch_1|Mux2~1_combout ;
wire \u_ADDR_tristimulus_8|out[5]~42_combout ;
wire \DATA_RAM_OUT_ADDR[6]~input_o ;
wire \ABUSD[6]~6_combout ;
wire \DATA_RAM_OUT_ADDR[7]~input_o ;
wire \ABUSD[7]~7_combout ;
wire \u_ADDR_tristimulus_8|out[5]~41_combout ;
wire \u_ADDR_tristimulus_8|out[5]~43_combout ;
wire \u_ADDR_tristimulus_8|out[5]~55_combout ;
wire \DATA_RAM_OUT_ADDR[5]~input_o ;
wire \ABUSD[5]~5_combout ;
wire \u_ADDR_tristimulus_8|out[1]~29_combout ;
wire \u_the_mux_switch_1|Mux6~0_combout ;
wire \u_the_mux_switch_1|Mux6~1_combout ;
wire \u_ADDR_tristimulus_8|out[1]~30_combout ;
wire \u_ADDR_tristimulus_8|out[1]~31_combout ;
wire \u_ADDR_tristimulus_8|out[1]~51_combout ;
wire \DATA_RAM_OUT_ADDR[1]~input_o ;
wire \ABUSD[1]~1_combout ;
wire \u_micro|micro_op[14]~18_combout ;
wire \inc~0_combout ;
wire \inc~q ;
wire \u_micro|micro_op[15]~17_combout ;
wire \sub~0_combout ;
wire \sub~q ;
wire \u_ALU|ZF~2_combout ;
wire \u_register_stack|Decoder0~0_combout ;
wire \u_register_stack|Decoder0~2_combout ;
wire \u_the_mux_switch_1|Mux1~0_combout ;
wire \u_the_mux_switch_1|Mux1~1_combout ;
wire \u_the_mux_switch_1|Mux4~0_combout ;
wire \u_the_mux_switch_1|Mux4~1_combout ;
wire \u_the_mux_switch_1|Mux7~0_combout ;
wire \u_the_mux_switch_1|Mux7~1_combout ;
wire \u_ALU|Add3~1 ;
wire \u_ALU|Add3~3 ;
wire \u_ALU|Add3~5 ;
wire \u_ALU|Add3~7 ;
wire \u_ALU|Add3~9 ;
wire \u_ALU|Add3~11 ;
wire \u_ALU|Add3~12_combout ;
wire \u_the_mux_switch_1|Mux3~0_combout ;
wire \u_the_mux_switch_1|Mux3~1_combout ;
wire \u_ALU|Add4~1 ;
wire \u_ALU|Add4~3 ;
wire \u_ALU|Add4~5 ;
wire \u_ALU|Add4~7 ;
wire \u_ALU|Add4~9 ;
wire \u_ALU|Add4~11 ;
wire \u_ALU|Add4~12_combout ;
wire \u_ALU|alu_b~13_combout ;
wire \u_ALU|alu_b~14_combout ;
wire \u_ADDR_tristimulus_8|out[6]~44_combout ;
wire \u_ADDR_tristimulus_8|out[6]~45_combout ;
wire \u_ADDR_tristimulus_8|out[6]~46_combout ;
wire \u_ADDR_tristimulus_8|out[6]~56_combout ;
wire \PROGREM_RAM_OUT_ADDR[6]~input_o ;
wire \ABUSI[6]~6_combout ;
wire \DATA_RAM_OUT_DIN[4]~input_o ;
wire \u_ADDR_tristimulus_8|out[4]~39_combout ;
wire \u_ADDR_tristimulus_8|out[4]~38_combout ;
wire \u_ADDR_tristimulus_8|out[4]~40_combout ;
wire \u_ADDR_tristimulus_8|out[4]~54_combout ;
wire \u_PC_counter|ABUSI[4]~18 ;
wire \u_PC_counter|ABUSI[5]~19_combout ;
wire \ABUSI[5]~5_combout ;
wire \u_ADDR_tristimulus_8|out[3]~36_combout ;
wire \u_ADDR_tristimulus_8|out[3]~37_combout ;
wire \u_ADDR_tristimulus_8|out[3]~53_combout ;
wire \PROGREM_RAM_OUT_ADDR[3]~input_o ;
wire \ABUSI[3]~3_combout ;
wire \DATA_RAM_OUT_DIN[2]~input_o ;
wire \u_the_mux_switch_1|Mux5~0_combout ;
wire \u_the_mux_switch_1|Mux5~1_combout ;
wire \u_ADDR_tristimulus_8|out[2]~33_combout ;
wire \u_ADDR_tristimulus_8|out[2]~34_combout ;
wire \u_ADDR_tristimulus_8|out[2]~52_combout ;
wire \PROGREM_RAM_OUT_ADDR[2]~input_o ;
wire \ABUSI[2]~2_combout ;
wire \u_the_mux_switch_1|Mux0~0_combout ;
wire \u_the_mux_switch_1|Mux0~1_combout ;
wire \u_ADDR_tristimulus_8|out[7]~48_combout ;
wire \u_ADDR_tristimulus_8|out[7]~47_combout ;
wire \u_ADDR_tristimulus_8|out[7]~49_combout ;
wire \u_ADDR_tristimulus_8|out[7]~57_combout ;
wire \u_register_stack|out_R2[7]~feeder_combout ;
wire \u_the_mux_switch_2|Mux0~0_combout ;
wire \u_the_mux_switch_2|Mux0~1_combout ;
wire \u_register_stack|out_R3[3]~feeder_combout ;
wire \u_register_stack|out_R2[3]~feeder_combout ;
wire \u_the_mux_switch_2|Mux4~0_combout ;
wire \u_the_mux_switch_2|Mux4~1_combout ;
wire \u_register_stack|out_R2[1]~feeder_combout ;
wire \u_the_mux_switch_2|Mux6~0_combout ;
wire \u_the_mux_switch_2|Mux6~1_combout ;
wire \u_ALU|Add1~1 ;
wire \u_ALU|Add1~3 ;
wire \u_ALU|Add1~5 ;
wire \u_ALU|Add1~7 ;
wire \u_ALU|Add1~9 ;
wire \u_ALU|Add1~11 ;
wire \u_ALU|Add1~13 ;
wire \u_ALU|Add1~14_combout ;
wire \u_ALU|Add4~13 ;
wire \u_ALU|Add4~14_combout ;
wire \u_ALU|Add3~13 ;
wire \u_ALU|Add3~14_combout ;
wire \u_ALU|SF~0_combout ;
wire \u_ALU|SF~1_combout ;
wire \u_p_test|Mux10~1_combout ;
wire \u_p_test|Mux4~0_combout ;
wire \u_p_test|Mux10~2_combout ;
wire \u_p_test|Mux10~3_combout ;
wire \u_p_test|Mux10~4_combout ;
wire \micro_addr~2_combout ;
wire \u_p_test|Mux9~3_combout ;
wire \u_p_test|Mux9~9_combout ;
wire \u_p_test|Mux7~2_combout ;
wire \u_ALU|Add4~2_combout ;
wire \u_ALU|Add4~6_combout ;
wire \u_ALU|Add4~8_combout ;
wire \u_ALU|ZF~10_combout ;
wire \u_ALU|ZF~11_combout ;
wire \u_ALU|Add1~4_combout ;
wire \u_ALU|Add1~2_combout ;
wire \u_ALU|ZF~4_combout ;
wire \u_ALU|Add1~6_combout ;
wire \u_ALU|Add1~8_combout ;
wire \u_ALU|Add1~10_combout ;
wire \u_ALU|ZF~5_combout ;
wire \u_ALU|ZF~6_combout ;
wire \u_ALU|Add3~2_combout ;
wire \u_ALU|Add3~0_combout ;
wire \u_ALU|ZF~7_combout ;
wire \u_ALU|Add3~4_combout ;
wire \u_ALU|Add3~6_combout ;
wire \u_ALU|Add3~8_combout ;
wire \u_ALU|ZF~8_combout ;
wire \u_ALU|ZF~9_combout ;
wire \u_ALU|ZF~12_combout ;
wire \u_ALU|ZF~q ;
wire \u_p_test|output_micro_op[2]~0_combout ;
wire \u_p_test|output_micro_op[2]~3_combout ;
wire \u_p_test|output_micro_op[2]~4_combout ;
wire \u_p_test|Mux9~6_combout ;
wire \u_p_test|Mux9~7_combout ;
wire \u_p_test|Mux9~8_combout ;
wire \micro_addr~4_combout ;
wire \u_micro|Equal5~0_combout ;
wire \u_micro|micro_op~26_combout ;
wire \u_p_test|output_micro_op[2]~1_combout ;
wire \u_p_test|output_micro_op[2]~5_combout ;
wire \u_p_test|output_micro_op[2]~2_combout ;
wire \u_p_test|Mux8~0_combout ;
wire \u_p_test|Mux8~1_combout ;
wire \u_p_test|Mux8~2_combout ;
wire \u_p_test|Mux8~3_combout ;
wire \micro_addr~3_combout ;
wire \u_micro|micro_op[6]~23_combout ;
wire \u_p_test|Mux7~0_combout ;
wire \u_p_test|Mux7~1_combout ;
wire \micro_addr~0_combout ;
wire \u_micro|micro_op[11]~24_combout ;
wire \u_micro|micro_op[11]~14_combout ;
wire \ADDR_B~0_combout ;
wire \ADDR_B~q ;
wire \u_ADDR_tristimulus_8|out[0]~27_combout ;
wire \u_ADDR_tristimulus_8|out[0]~50_combout ;
wire \u_PC_counter|ABUSI[0]~9 ;
wire \u_PC_counter|ABUSI[1]~11_combout ;
wire \ABUSI[1]~1_combout ;
wire \state_big~7_combout ;
wire \always0~2_combout ;
wire \state_big~8_combout ;
wire \state_big.START~q ;
wire \micro_addr~1_combout ;
wire \u_micro|Equal0~0_combout ;
wire \u_micro|Equal0~1_combout ;
wire \u_micro|micro_op[20]~21_combout ;
wire \PROGREM_RD~0_combout ;
wire \PROGREM_RD~q ;
wire \u_ADDR_tristimulus_8|out[0]~25_combout ;
wire \u_ALU|Add4~0_combout ;
wire \u_ALU|alu_b~1_combout ;
wire \u_ALU|alu_b~2_combout ;
wire \u_ADDR_tristimulus_8|out[0]~24_combout ;
wire \u_ADDR_tristimulus_8|out[0]~26_combout ;
wire \u_ADDR_tristimulus_8|out[0]~28_combout ;
wire [7:0] \u_PC_counter|ABUSI ;
wire [15:0] \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a ;
wire [7:0] \u_addr_reg|ABUSD ;
wire [7:0] \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a ;
wire [5:0] micro_addr;
wire [25:0] \u_p_test|output_micro_op ;
wire [7:0] \u_ALU|alu_b ;
wire [7:0] \u_register_stack|out_R3 ;
wire [7:0] \u_register_stack|out_R2 ;
wire [7:0] \u_register_stack|out_R1 ;
wire [7:0] \u_register_stack|out_R0 ;

wire [17:0] \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [0] = \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [1] = \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [2] = \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [3] = \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [4] = \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [5] = \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [6] = \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [7] = \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [0] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [1] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [2] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [3] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [4] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [5] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [6] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [7] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15] = \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: M9K_X40_Y32_N0
cycloneiv_ram_block \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\DATA_WD~0_combout ),
	.portare(\DATA_RD~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_ADDR_tristimulus_8|out[7]~57_combout ,\u_ADDR_tristimulus_8|out[6]~56_combout ,\u_ADDR_tristimulus_8|out[5]~55_combout ,\u_ADDR_tristimulus_8|out[4]~54_combout ,\u_ADDR_tristimulus_8|out[3]~53_combout ,
\u_ADDR_tristimulus_8|out[2]~52_combout ,\u_ADDR_tristimulus_8|out[1]~51_combout ,\u_ADDR_tristimulus_8|out[0]~50_combout }),
	.portaaddr({\ABUSD[7]~7_combout ,\ABUSD[6]~6_combout ,\ABUSD[5]~5_combout ,\ABUSD[4]~4_combout ,\ABUSD[3]~3_combout ,\ABUSD[2]~2_combout ,\ABUSD[1]~1_combout ,\ABUSD[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DATARAM_RAM_8_256:u_DATARAM_RAM_8_256|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated|ALTSYNCRAM";
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X40_Y31_N0
cycloneiv_ram_block \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\PROGREM_WD~input_o ),
	.portare(\PROGREM_RD~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\PROGREM_DIN[15]~input_o ,\PROGREM_DIN[14]~input_o ,\PROGREM_DIN[13]~input_o ,\PROGREM_DIN[12]~input_o ,\PROGREM_DIN[11]~input_o ,\PROGREM_DIN[10]~input_o ,\PROGREM_DIN[9]~input_o ,\PROGREM_DIN[8]~input_o ,\PROGREM_DIN[7]~input_o ,\PROGREM_DIN[6]~input_o ,
\PROGREM_DIN[5]~input_o ,\PROGREM_DIN[4]~input_o ,\PROGREM_DIN[3]~input_o ,\PROGREM_DIN[2]~input_o ,\PROGREM_DIN[1]~input_o ,\PROGREM_DIN[0]~input_o }),
	.portaaddr({\ABUSI[7]~7_combout ,\ABUSI[6]~6_combout ,\ABUSI[5]~5_combout ,\ABUSI[4]~4_combout ,\ABUSI[3]~3_combout ,\ABUSI[2]~2_combout ,\ABUSI[1]~1_combout ,\ABUSI[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "PROGRAM_RAM:u_PROGRAM_RAM|altsyncram:altsyncram_component|altsyncram_7lf1:auto_generated|ALTSYNCRAM";
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneiv_lcell_comb \u_ALU|Add1~0 (
// Equation(s):
// \u_ALU|Add1~0_combout  = (\u_the_mux_switch_2|Mux7~1_combout  & (\u_the_mux_switch_1|Mux7~1_combout  $ (VCC))) # (!\u_the_mux_switch_2|Mux7~1_combout  & ((\u_the_mux_switch_1|Mux7~1_combout ) # (GND)))
// \u_ALU|Add1~1  = CARRY((\u_the_mux_switch_1|Mux7~1_combout ) # (!\u_the_mux_switch_2|Mux7~1_combout ))

	.dataa(\u_the_mux_switch_2|Mux7~1_combout ),
	.datab(\u_the_mux_switch_1|Mux7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_ALU|Add1~0_combout ),
	.cout(\u_ALU|Add1~1 ));
// synopsys translate_off
defparam \u_ALU|Add1~0 .lut_mask = 16'h66DD;
defparam \u_ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cycloneiv_lcell_comb \u_ALU|Add4~4 (
// Equation(s):
// \u_ALU|Add4~4_combout  = (\u_the_mux_switch_1|Mux5~1_combout  & ((GND) # (!\u_ALU|Add4~3 ))) # (!\u_the_mux_switch_1|Mux5~1_combout  & (\u_ALU|Add4~3  $ (GND)))
// \u_ALU|Add4~5  = CARRY((\u_the_mux_switch_1|Mux5~1_combout ) # (!\u_ALU|Add4~3 ))

	.dataa(\u_the_mux_switch_1|Mux5~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add4~3 ),
	.combout(\u_ALU|Add4~4_combout ),
	.cout(\u_ALU|Add4~5 ));
// synopsys translate_off
defparam \u_ALU|Add4~4 .lut_mask = 16'h5AAF;
defparam \u_ALU|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cycloneiv_lcell_comb \u_ALU|Add4~10 (
// Equation(s):
// \u_ALU|Add4~10_combout  = (\u_the_mux_switch_1|Mux2~1_combout  & (\u_ALU|Add4~9  & VCC)) # (!\u_the_mux_switch_1|Mux2~1_combout  & (!\u_ALU|Add4~9 ))
// \u_ALU|Add4~11  = CARRY((!\u_the_mux_switch_1|Mux2~1_combout  & !\u_ALU|Add4~9 ))

	.dataa(gnd),
	.datab(\u_the_mux_switch_1|Mux2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add4~9 ),
	.combout(\u_ALU|Add4~10_combout ),
	.cout(\u_ALU|Add4~11 ));
// synopsys translate_off
defparam \u_ALU|Add4~10 .lut_mask = 16'hC303;
defparam \u_ALU|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
cycloneiv_lcell_comb \u_ALU|Add3~10 (
// Equation(s):
// \u_ALU|Add3~10_combout  = (\u_the_mux_switch_1|Mux2~1_combout  & (!\u_ALU|Add3~9 )) # (!\u_the_mux_switch_1|Mux2~1_combout  & ((\u_ALU|Add3~9 ) # (GND)))
// \u_ALU|Add3~11  = CARRY((!\u_ALU|Add3~9 ) # (!\u_the_mux_switch_1|Mux2~1_combout ))

	.dataa(gnd),
	.datab(\u_the_mux_switch_1|Mux2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add3~9 ),
	.combout(\u_ALU|Add3~10_combout ),
	.cout(\u_ALU|Add3~11 ));
// synopsys translate_off
defparam \u_ALU|Add3~10 .lut_mask = 16'h3C3F;
defparam \u_ALU|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneiv_lcell_comb \u_ALU|Add1~12 (
// Equation(s):
// \u_ALU|Add1~12_combout  = ((\u_the_mux_switch_2|Mux1~1_combout  $ (\u_the_mux_switch_1|Mux1~1_combout  $ (\u_ALU|Add1~11 )))) # (GND)
// \u_ALU|Add1~13  = CARRY((\u_the_mux_switch_2|Mux1~1_combout  & (\u_the_mux_switch_1|Mux1~1_combout  & !\u_ALU|Add1~11 )) # (!\u_the_mux_switch_2|Mux1~1_combout  & ((\u_the_mux_switch_1|Mux1~1_combout ) # (!\u_ALU|Add1~11 ))))

	.dataa(\u_the_mux_switch_2|Mux1~1_combout ),
	.datab(\u_the_mux_switch_1|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add1~11 ),
	.combout(\u_ALU|Add1~12_combout ),
	.cout(\u_ALU|Add1~13 ));
// synopsys translate_off
defparam \u_ALU|Add1~12 .lut_mask = 16'h964D;
defparam \u_ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y31_N13
dffeas \u_p_test|output_micro_op[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[18]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(micro_addr[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[18] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N3
dffeas \u_register_stack|out_R3[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_register_stack|out_R3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_register_stack|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R3[0] .is_wysiwyg = "true";
defparam \u_register_stack|out_R3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N31
dffeas \u_ALU|alu_b[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ALU|alu_b~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_ALU|alu_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_ALU|alu_b[1] .is_wysiwyg = "true";
defparam \u_ALU|alu_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \u_register_stack|out_R3[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[1]~51_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R3[1] .is_wysiwyg = "true";
defparam \u_register_stack|out_R3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N21
dffeas \u_ALU|alu_b[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ALU|alu_b~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_ALU|alu_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_ALU|alu_b[2] .is_wysiwyg = "true";
defparam \u_ALU|alu_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[2]~32 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[2]~32_combout  = (\DATA_RAM_B~q  & (\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [2] & ((\u_ALU|alu_b [2]) # (!\ALU_B~q )))) # (!\DATA_RAM_B~q  & (((\u_ALU|alu_b [2])) # (!\ALU_B~q )))

	.dataa(\DATA_RAM_B~q ),
	.datab(\ALU_B~q ),
	.datac(\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [2]),
	.datad(\u_ALU|alu_b [2]),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[2]~32 .lut_mask = 16'hF531;
defparam \u_ADDR_tristimulus_8|out[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N11
dffeas \u_register_stack|out_R2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[2]~52_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R2[2] .is_wysiwyg = "true";
defparam \u_register_stack|out_R2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N25
dffeas \u_register_stack|out_R1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[2]~52_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R1[2] .is_wysiwyg = "true";
defparam \u_register_stack|out_R1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \u_ALU|alu_b[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ALU|alu_b~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_ALU|alu_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_ALU|alu_b[3] .is_wysiwyg = "true";
defparam \u_ALU|alu_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N22
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[3]~35 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[3]~35_combout  = (\u_ALU|alu_b [3] & (((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [3])) # (!\DATA_RAM_B~q ))) # (!\u_ALU|alu_b [3] & (!\ALU_B~q  & ((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a 
// [3]) # (!\DATA_RAM_B~q ))))

	.dataa(\u_ALU|alu_b [3]),
	.datab(\DATA_RAM_B~q ),
	.datac(\ALU_B~q ),
	.datad(\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[3]~35 .lut_mask = 16'hAF23;
defparam \u_ADDR_tristimulus_8|out[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N15
dffeas \u_ALU|alu_b[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ALU|alu_b~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_ALU|alu_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_ALU|alu_b[4] .is_wysiwyg = "true";
defparam \u_ALU|alu_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N13
dffeas \u_register_stack|out_R2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[4]~54_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R2[4] .is_wysiwyg = "true";
defparam \u_register_stack|out_R2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N13
dffeas \u_register_stack|out_R1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[4]~54_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R1[4] .is_wysiwyg = "true";
defparam \u_register_stack|out_R1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N31
dffeas \u_ALU|alu_b[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ALU|alu_b~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_ALU|alu_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_ALU|alu_b[5] .is_wysiwyg = "true";
defparam \u_ALU|alu_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N5
dffeas \u_register_stack|out_R2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[5]~55_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R2[5] .is_wysiwyg = "true";
defparam \u_register_stack|out_R2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \u_register_stack|out_R3[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[5]~55_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R3[5] .is_wysiwyg = "true";
defparam \u_register_stack|out_R3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N23
dffeas \u_register_stack|out_R1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[6]~56_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R1[6] .is_wysiwyg = "true";
defparam \u_register_stack|out_R1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N31
dffeas \u_register_stack|out_R3[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_register_stack|out_R3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_register_stack|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R3[7] .is_wysiwyg = "true";
defparam \u_register_stack|out_R3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y31_N1
dffeas DATA_RAM_IN_WD(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DATA_RAM_IN_WD~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_RAM_IN_WD~q ),
	.prn(vcc));
// synopsys translate_off
defparam DATA_RAM_IN_WD.is_wysiwyg = "true";
defparam DATA_RAM_IN_WD.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N14
cycloneiv_lcell_comb \DATA_WD~0 (
// Equation(s):
// \DATA_WD~0_combout  = (\state_big.START~q  & (\DATA_RAM_IN_WD~q )) # (!\state_big.START~q  & ((\DATA_RAM_out_WD~input_o )))

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\DATA_RAM_IN_WD~q ),
	.datad(\DATA_RAM_out_WD~input_o ),
	.cin(gnd),
	.combout(\DATA_WD~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_WD~0 .lut_mask = 16'hF3C0;
defparam \DATA_WD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N3
dffeas dec(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dec~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dec~q ),
	.prn(vcc));
// synopsys translate_off
defparam dec.is_wysiwyg = "true";
defparam dec.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N6
cycloneiv_lcell_comb \u_ALU|alu_b[4]~0 (
// Equation(s):
// \u_ALU|alu_b[4]~0_combout  = (\sub~q ) # ((!\inc~q  & \dec~q ))

	.dataa(gnd),
	.datab(\inc~q ),
	.datac(\dec~q ),
	.datad(\sub~q ),
	.cin(gnd),
	.combout(\u_ALU|alu_b[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b[4]~0 .lut_mask = 16'hFF30;
defparam \u_ALU|alu_b[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux7~0 (
// Equation(s):
// \u_the_mux_switch_2|Mux7~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8])))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & 
// ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & ((\u_register_stack|out_R1 [0]))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (\u_register_stack|out_R0 [0]))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_register_stack|out_R0 [0]),
	.datac(\u_register_stack|out_R1 [0]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux7~0 .lut_mask = 16'hFA44;
defparam \u_the_mux_switch_2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux7~1 (
// Equation(s):
// \u_the_mux_switch_2|Mux7~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & ((\u_the_mux_switch_2|Mux7~0_combout  & (\u_register_stack|out_R3 [0])) # (!\u_the_mux_switch_2|Mux7~0_combout  & ((\u_register_stack|out_R2 [0]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (((\u_the_mux_switch_2|Mux7~0_combout ))))

	.dataa(\u_register_stack|out_R3 [0]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datac(\u_the_mux_switch_2|Mux7~0_combout ),
	.datad(\u_register_stack|out_R2 [0]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux7~1 .lut_mask = 16'hBCB0;
defparam \u_the_mux_switch_2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N17
dffeas \u_p_test|output_micro_op[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[12]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[12] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cycloneiv_lcell_comb \u_ALU|alu_b~3 (
// Equation(s):
// \u_ALU|alu_b~3_combout  = (\u_ALU|ZF~2_combout  & (\u_ALU|alu_b [1] & (!\u_ALU|alu_b[4]~0_combout ))) # (!\u_ALU|ZF~2_combout  & (((\u_ALU|alu_b[4]~0_combout ) # (\u_ALU|Add3~2_combout ))))

	.dataa(\u_ALU|alu_b [1]),
	.datab(\u_ALU|ZF~2_combout ),
	.datac(\u_ALU|alu_b[4]~0_combout ),
	.datad(\u_ALU|Add3~2_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~3 .lut_mask = 16'h3B38;
defparam \u_ALU|alu_b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
cycloneiv_lcell_comb \u_ALU|alu_b~4 (
// Equation(s):
// \u_ALU|alu_b~4_combout  = (\u_ALU|alu_b[4]~0_combout  & ((\u_ALU|alu_b~3_combout  & ((\u_ALU|Add1~2_combout ))) # (!\u_ALU|alu_b~3_combout  & (\u_ALU|Add4~2_combout )))) # (!\u_ALU|alu_b[4]~0_combout  & (((\u_ALU|alu_b~3_combout ))))

	.dataa(\u_ALU|Add4~2_combout ),
	.datab(\u_ALU|alu_b[4]~0_combout ),
	.datac(\u_ALU|Add1~2_combout ),
	.datad(\u_ALU|alu_b~3_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~4 .lut_mask = 16'hF388;
defparam \u_ALU|alu_b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
cycloneiv_lcell_comb \u_ALU|alu_b~5 (
// Equation(s):
// \u_ALU|alu_b~5_combout  = (\u_ALU|alu_b[4]~0_combout  & (((\u_ALU|Add4~4_combout )) # (!\u_ALU|ZF~2_combout ))) # (!\u_ALU|alu_b[4]~0_combout  & (\u_ALU|ZF~2_combout  & ((\u_ALU|alu_b [2]))))

	.dataa(\u_ALU|alu_b[4]~0_combout ),
	.datab(\u_ALU|ZF~2_combout ),
	.datac(\u_ALU|Add4~4_combout ),
	.datad(\u_ALU|alu_b [2]),
	.cin(gnd),
	.combout(\u_ALU|alu_b~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~5 .lut_mask = 16'hE6A2;
defparam \u_ALU|alu_b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux5~0 (
// Equation(s):
// \u_the_mux_switch_2|Mux5~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (((\u_register_stack|out_R1 [2]) # (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (\u_register_stack|out_R0 [2] & ((!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datab(\u_register_stack|out_R0 [2]),
	.datac(\u_register_stack|out_R1 [2]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux5~0 .lut_mask = 16'hAAE4;
defparam \u_the_mux_switch_2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux5~1 (
// Equation(s):
// \u_the_mux_switch_2|Mux5~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & ((\u_the_mux_switch_2|Mux5~0_combout  & (\u_register_stack|out_R3 [2])) # (!\u_the_mux_switch_2|Mux5~0_combout  & ((\u_register_stack|out_R2 [2]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (((\u_the_mux_switch_2|Mux5~0_combout ))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_register_stack|out_R3 [2]),
	.datac(\u_register_stack|out_R2 [2]),
	.datad(\u_the_mux_switch_2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux5~1 .lut_mask = 16'hDDA0;
defparam \u_the_mux_switch_2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneiv_lcell_comb \u_ALU|alu_b~6 (
// Equation(s):
// \u_ALU|alu_b~6_combout  = (\u_ALU|ZF~2_combout  & (((\u_ALU|alu_b~5_combout )))) # (!\u_ALU|ZF~2_combout  & ((\u_ALU|alu_b~5_combout  & ((\u_ALU|Add1~4_combout ))) # (!\u_ALU|alu_b~5_combout  & (\u_ALU|Add3~4_combout ))))

	.dataa(\u_ALU|Add3~4_combout ),
	.datab(\u_ALU|ZF~2_combout ),
	.datac(\u_ALU|Add1~4_combout ),
	.datad(\u_ALU|alu_b~5_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~6 .lut_mask = 16'hFC22;
defparam \u_ALU|alu_b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneiv_lcell_comb \u_ALU|alu_b~7 (
// Equation(s):
// \u_ALU|alu_b~7_combout  = (\u_ALU|ZF~2_combout  & (\u_ALU|alu_b [3] & (!\u_ALU|alu_b[4]~0_combout ))) # (!\u_ALU|ZF~2_combout  & (((\u_ALU|alu_b[4]~0_combout ) # (\u_ALU|Add3~6_combout ))))

	.dataa(\u_ALU|alu_b [3]),
	.datab(\u_ALU|ZF~2_combout ),
	.datac(\u_ALU|alu_b[4]~0_combout ),
	.datad(\u_ALU|Add3~6_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~7 .lut_mask = 16'h3B38;
defparam \u_ALU|alu_b~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneiv_lcell_comb \u_ALU|alu_b~8 (
// Equation(s):
// \u_ALU|alu_b~8_combout  = (\u_ALU|alu_b[4]~0_combout  & ((\u_ALU|alu_b~7_combout  & ((\u_ALU|Add1~6_combout ))) # (!\u_ALU|alu_b~7_combout  & (\u_ALU|Add4~6_combout )))) # (!\u_ALU|alu_b[4]~0_combout  & (((\u_ALU|alu_b~7_combout ))))

	.dataa(\u_ALU|alu_b[4]~0_combout ),
	.datab(\u_ALU|Add4~6_combout ),
	.datac(\u_ALU|alu_b~7_combout ),
	.datad(\u_ALU|Add1~6_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~8 .lut_mask = 16'hF858;
defparam \u_ALU|alu_b~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N26
cycloneiv_lcell_comb \u_ALU|alu_b~9 (
// Equation(s):
// \u_ALU|alu_b~9_combout  = (\u_ALU|alu_b[4]~0_combout  & (((\u_ALU|Add4~8_combout )) # (!\u_ALU|ZF~2_combout ))) # (!\u_ALU|alu_b[4]~0_combout  & (\u_ALU|ZF~2_combout  & (\u_ALU|alu_b [4])))

	.dataa(\u_ALU|alu_b[4]~0_combout ),
	.datab(\u_ALU|ZF~2_combout ),
	.datac(\u_ALU|alu_b [4]),
	.datad(\u_ALU|Add4~8_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~9 .lut_mask = 16'hEA62;
defparam \u_ALU|alu_b~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux3~0 (
// Equation(s):
// \u_the_mux_switch_2|Mux3~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (((\u_register_stack|out_R1 [4]) # (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (\u_register_stack|out_R0 [4] & ((!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datab(\u_register_stack|out_R0 [4]),
	.datac(\u_register_stack|out_R1 [4]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux3~0 .lut_mask = 16'hAAE4;
defparam \u_the_mux_switch_2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux3~1 (
// Equation(s):
// \u_the_mux_switch_2|Mux3~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & ((\u_the_mux_switch_2|Mux3~0_combout  & ((\u_register_stack|out_R3 [4]))) # (!\u_the_mux_switch_2|Mux3~0_combout  & (\u_register_stack|out_R2 [4])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (\u_the_mux_switch_2|Mux3~0_combout ))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_the_mux_switch_2|Mux3~0_combout ),
	.datac(\u_register_stack|out_R2 [4]),
	.datad(\u_register_stack|out_R3 [4]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux3~1 .lut_mask = 16'hEC64;
defparam \u_the_mux_switch_2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N14
cycloneiv_lcell_comb \u_ALU|alu_b~10 (
// Equation(s):
// \u_ALU|alu_b~10_combout  = (\u_ALU|alu_b~9_combout  & (((\u_ALU|Add1~8_combout ) # (\u_ALU|ZF~2_combout )))) # (!\u_ALU|alu_b~9_combout  & (\u_ALU|Add3~8_combout  & ((!\u_ALU|ZF~2_combout ))))

	.dataa(\u_ALU|Add3~8_combout ),
	.datab(\u_ALU|Add1~8_combout ),
	.datac(\u_ALU|alu_b~9_combout ),
	.datad(\u_ALU|ZF~2_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~10 .lut_mask = 16'hF0CA;
defparam \u_ALU|alu_b~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneiv_lcell_comb \u_ALU|alu_b~11 (
// Equation(s):
// \u_ALU|alu_b~11_combout  = (\u_ALU|alu_b[4]~0_combout  & (((!\u_ALU|ZF~2_combout )))) # (!\u_ALU|alu_b[4]~0_combout  & ((\u_ALU|ZF~2_combout  & (\u_ALU|alu_b [5])) # (!\u_ALU|ZF~2_combout  & ((\u_ALU|Add3~10_combout )))))

	.dataa(\u_ALU|alu_b [5]),
	.datab(\u_ALU|alu_b[4]~0_combout ),
	.datac(\u_ALU|Add3~10_combout ),
	.datad(\u_ALU|ZF~2_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~11 .lut_mask = 16'h22FC;
defparam \u_ALU|alu_b~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux2~0 (
// Equation(s):
// \u_the_mux_switch_2|Mux2~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & ((\u_register_stack|out_R2 [5]) # ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (((!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & \u_register_stack|out_R0 [5]))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_register_stack|out_R2 [5]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datad(\u_register_stack|out_R0 [5]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux2~0 .lut_mask = 16'hADA8;
defparam \u_the_mux_switch_2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux2~1 (
// Equation(s):
// \u_the_mux_switch_2|Mux2~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & ((\u_the_mux_switch_2|Mux2~0_combout  & (\u_register_stack|out_R3 [5])) # (!\u_the_mux_switch_2|Mux2~0_combout  & ((\u_register_stack|out_R1 [5]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (((\u_the_mux_switch_2|Mux2~0_combout ))))

	.dataa(\u_register_stack|out_R3 [5]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(\u_register_stack|out_R1 [5]),
	.datad(\u_the_mux_switch_2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux2~1 .lut_mask = 16'hBBC0;
defparam \u_the_mux_switch_2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneiv_lcell_comb \u_ALU|alu_b~12 (
// Equation(s):
// \u_ALU|alu_b~12_combout  = (\u_ALU|alu_b[4]~0_combout  & ((\u_ALU|alu_b~11_combout  & (\u_ALU|Add1~10_combout )) # (!\u_ALU|alu_b~11_combout  & ((\u_ALU|Add4~10_combout ))))) # (!\u_ALU|alu_b[4]~0_combout  & (((\u_ALU|alu_b~11_combout ))))

	.dataa(\u_ALU|alu_b[4]~0_combout ),
	.datab(\u_ALU|Add1~10_combout ),
	.datac(\u_ALU|Add4~10_combout ),
	.datad(\u_ALU|alu_b~11_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~12 .lut_mask = 16'hDDA0;
defparam \u_ALU|alu_b~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux1~0 (
// Equation(s):
// \u_the_mux_switch_2|Mux1~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (((\u_register_stack|out_R1 [6]) # (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (\u_register_stack|out_R0 [6] & ((!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datab(\u_register_stack|out_R0 [6]),
	.datac(\u_register_stack|out_R1 [6]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux1~0 .lut_mask = 16'hAAE4;
defparam \u_the_mux_switch_2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux1~1 (
// Equation(s):
// \u_the_mux_switch_2|Mux1~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & ((\u_the_mux_switch_2|Mux1~0_combout  & ((\u_register_stack|out_R3 [6]))) # (!\u_the_mux_switch_2|Mux1~0_combout  & (\u_register_stack|out_R2 [6])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (((\u_the_mux_switch_2|Mux1~0_combout ))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_register_stack|out_R2 [6]),
	.datac(\u_register_stack|out_R3 [6]),
	.datad(\u_the_mux_switch_2|Mux1~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux1~1 .lut_mask = 16'hF588;
defparam \u_the_mux_switch_2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \u_p_test|output_micro_op[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[25]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[25] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneiv_lcell_comb \DATA_RAM_IN_WD~0 (
// Equation(s):
// \DATA_RAM_IN_WD~0_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_big.START~q ),
	.datad(\u_p_test|output_micro_op [25]),
	.cin(gnd),
	.combout(\DATA_RAM_IN_WD~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_RAM_IN_WD~0 .lut_mask = 16'hF000;
defparam \DATA_RAM_IN_WD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N5
dffeas \u_p_test|output_micro_op[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[13]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[13] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
cycloneiv_lcell_comb \dec~0 (
// Equation(s):
// \dec~0_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [13])

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\u_p_test|output_micro_op [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dec~0_combout ),
	.cout());
// synopsys translate_off
defparam \dec~0 .lut_mask = 16'hC0C0;
defparam \dec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneiv_lcell_comb \u_micro|micro_op[12]~6 (
// Equation(s):
// \u_micro|micro_op[12]~6_combout  = (micro_addr[3] & (\u_micro|Equal0~0_combout  & (micro_addr[2] $ (!micro_addr[1]))))

	.dataa(micro_addr[2]),
	.datab(micro_addr[3]),
	.datac(micro_addr[1]),
	.datad(\u_micro|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_micro|micro_op[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[12]~6 .lut_mask = 16'h8400;
defparam \u_micro|micro_op[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N11
dffeas \u_PC_counter|count (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_PC_counter|count~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_PC_counter|count~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_PC_counter|count .is_wysiwyg = "true";
defparam \u_PC_counter|count .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneiv_lcell_comb \u_micro|micro_op[9]~8 (
// Equation(s):
// \u_micro|micro_op[9]~8_combout  = (micro_addr[2] & micro_addr[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(micro_addr[2]),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_micro|micro_op[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[9]~8 .lut_mask = 16'hF000;
defparam \u_micro|micro_op[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cycloneiv_lcell_comb \u_micro|micro_op~13 (
// Equation(s):
// \u_micro|micro_op~13_combout  = (micro_addr[3] & (micro_addr[0] & (micro_addr[1] $ (micro_addr[2]))))

	.dataa(micro_addr[3]),
	.datab(micro_addr[0]),
	.datac(micro_addr[1]),
	.datad(micro_addr[2]),
	.cin(gnd),
	.combout(\u_micro|micro_op~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op~13 .lut_mask = 16'h0880;
defparam \u_micro|micro_op~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneiv_lcell_comb \u_micro|micro_op[25]~15 (
// Equation(s):
// \u_micro|micro_op[25]~15_combout  = (!micro_addr[0] & (!micro_addr[3] & !micro_addr[2]))

	.dataa(micro_addr[0]),
	.datab(micro_addr[3]),
	.datac(gnd),
	.datad(micro_addr[2]),
	.cin(gnd),
	.combout(\u_micro|micro_op[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[25]~15 .lut_mask = 16'h0011;
defparam \u_micro|micro_op[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneiv_lcell_comb \u_micro|micro_op[25]~16 (
// Equation(s):
// \u_micro|micro_op[25]~16_combout  = (\u_micro|micro_op[25]~15_combout  & (micro_addr[4] & !micro_addr[1]))

	.dataa(\u_micro|micro_op[25]~15_combout ),
	.datab(gnd),
	.datac(micro_addr[4]),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_micro|micro_op[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[25]~16 .lut_mask = 16'h00A0;
defparam \u_micro|micro_op[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N7
dffeas \u_p_test|output_micro_op[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_p_test|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[4] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
cycloneiv_lcell_comb \u_PC_counter|count~0 (
// Equation(s):
// \u_PC_counter|count~0_combout  = \u_PC_counter|count~q  $ (((!\LOAD~q  & \LDPC~q )))

	.dataa(\LOAD~q ),
	.datab(\LDPC~q ),
	.datac(\u_PC_counter|count~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_PC_counter|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_PC_counter|count~0 .lut_mask = 16'hB4B4;
defparam \u_PC_counter|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
cycloneiv_lcell_comb \u_micro|micro_op[18]~22 (
// Equation(s):
// \u_micro|micro_op[18]~22_combout  = (micro_addr[2] & ((micro_addr[1] & (micro_addr[3] & micro_addr[0])) # (!micro_addr[1] & (!micro_addr[3] & !micro_addr[0]))))

	.dataa(micro_addr[1]),
	.datab(micro_addr[3]),
	.datac(micro_addr[0]),
	.datad(micro_addr[2]),
	.cin(gnd),
	.combout(\u_micro|micro_op[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[18]~22 .lut_mask = 16'h8100;
defparam \u_micro|micro_op[18]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneiv_lcell_comb \u_p_test|Mux1~0 (
// Equation(s):
// \u_p_test|Mux1~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15] & (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13] $ 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14])))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15] & (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u_p_test|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux1~0 .lut_mask = 16'h30B4;
defparam \u_p_test|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneiv_lcell_comb \u_p_test|Mux0~0 (
// Equation(s):
// \u_p_test|Mux0~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13] $ 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u_p_test|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux0~0 .lut_mask = 16'h8400;
defparam \u_p_test|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneiv_lcell_comb \u_p_test|Mux6~0 (
// Equation(s):
// \u_p_test|Mux6~0_combout  = (\u_micro|micro_op[25]~15_combout  & ((micro_addr[4] & ((!micro_addr[1]))) # (!micro_addr[4] & (\u_p_test|Mux0~0_combout  & micro_addr[1]))))

	.dataa(\u_micro|micro_op[25]~15_combout ),
	.datab(\u_p_test|Mux0~0_combout ),
	.datac(micro_addr[4]),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_p_test|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux6~0 .lut_mask = 16'h08A0;
defparam \u_p_test|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
cycloneiv_lcell_comb \u_ALU|ZF~3 (
// Equation(s):
// \u_ALU|ZF~3_combout  = (!\dec~q  & (!\inc~q  & (\u_ALU|ZF~q  & !\sub~q )))

	.dataa(\dec~q ),
	.datab(\inc~q ),
	.datac(\u_ALU|ZF~q ),
	.datad(\sub~q ),
	.cin(gnd),
	.combout(\u_ALU|ZF~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~3 .lut_mask = 16'h0010;
defparam \u_ALU|ZF~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
cycloneiv_lcell_comb \u_micro|micro_op[13]~25 (
// Equation(s):
// \u_micro|micro_op[13]~25_combout  = (!micro_addr[4] & (micro_addr[3] & (!micro_addr[0] & \u_micro|micro_op[9]~8_combout )))

	.dataa(micro_addr[4]),
	.datab(micro_addr[3]),
	.datac(micro_addr[0]),
	.datad(\u_micro|micro_op[9]~8_combout ),
	.cin(gnd),
	.combout(\u_micro|micro_op[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[13]~25 .lut_mask = 16'h0400;
defparam \u_micro|micro_op[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
cycloneiv_lcell_comb \u_ALU|ZF~13 (
// Equation(s):
// \u_ALU|ZF~13_combout  = (!\sub~q  & (!\inc~q  & (\dec~q  & !\u_ALU|Add4~0_combout )))

	.dataa(\sub~q ),
	.datab(\inc~q ),
	.datac(\dec~q ),
	.datad(\u_ALU|Add4~0_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~13 .lut_mask = 16'h0010;
defparam \u_ALU|ZF~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneiv_lcell_comb \u_micro|Equal1~1 (
// Equation(s):
// \u_micro|Equal1~1_combout  = (!micro_addr[2] & (\u_micro|Equal1~0_combout  & !micro_addr[1]))

	.dataa(gnd),
	.datab(micro_addr[2]),
	.datac(\u_micro|Equal1~0_combout ),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_micro|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|Equal1~1 .lut_mask = 16'h0030;
defparam \u_micro|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N8
cycloneiv_io_ibuf \DATA_RAM_OUT_DIN[0]~input (
	.i(DATA_RAM_OUT_DIN[0]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_DIN[0]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_DIN[0]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y41_N8
cycloneiv_io_ibuf \DATA_RAM_OUT_DIN[1]~input (
	.i(DATA_RAM_OUT_DIN[1]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_DIN[1]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_DIN[1]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y41_N1
cycloneiv_io_ibuf \DATA_RAM_OUT_DIN[3]~input (
	.i(DATA_RAM_OUT_DIN[3]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_DIN[3]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_DIN[3]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N1
cycloneiv_io_ibuf \DATA_RAM_OUT_DIN[6]~input (
	.i(DATA_RAM_OUT_DIN[6]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_DIN[6]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_DIN[6]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N15
cycloneiv_io_ibuf \DATA_RAM_out_WD~input (
	.i(DATA_RAM_out_WD),
	.ibar(gnd),
	.o(\DATA_RAM_out_WD~input_o ));
// synopsys translate_off
defparam \DATA_RAM_out_WD~input .bus_hold = "false";
defparam \DATA_RAM_out_WD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N15
cycloneiv_io_ibuf \DATA_RAM_OUT_ADDR[3]~input (
	.i(DATA_RAM_OUT_ADDR[3]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_ADDR[3]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_ADDR[3]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_ADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N1
cycloneiv_io_ibuf \PROGREM_WD~input (
	.i(PROGREM_WD),
	.ibar(gnd),
	.o(\PROGREM_WD~input_o ));
// synopsys translate_off
defparam \PROGREM_WD~input .bus_hold = "false";
defparam \PROGREM_WD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
cycloneiv_lcell_comb \u_register_stack|out_R3[0]~feeder (
// Equation(s):
// \u_register_stack|out_R3[0]~feeder_combout  = \u_ADDR_tristimulus_8|out[0]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_ADDR_tristimulus_8|out[0]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_register_stack|out_R3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|out_R3[0]~feeder .lut_mask = 16'hF0F0;
defparam \u_register_stack|out_R3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
cycloneiv_lcell_comb \u_register_stack|out_R3[7]~feeder (
// Equation(s):
// \u_register_stack|out_R3[7]~feeder_combout  = \u_ADDR_tristimulus_8|out[7]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_ADDR_tristimulus_8|out[7]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_register_stack|out_R3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|out_R3[7]~feeder .lut_mask = 16'hF0F0;
defparam \u_register_stack|out_R3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N9
cycloneiv_io_obuf \out_to_wave[0]~output (
	.i(\u_ADDR_tristimulus_8|out[0]~26_combout ),
	.oe(\u_ADDR_tristimulus_8|out[0]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_to_wave[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_to_wave[0]~output .bus_hold = "false";
defparam \out_to_wave[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \out_to_wave[1]~output (
	.i(\u_ADDR_tristimulus_8|out[1]~31_combout ),
	.oe(\u_ADDR_tristimulus_8|out[0]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_to_wave[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_to_wave[1]~output .bus_hold = "false";
defparam \out_to_wave[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N16
cycloneiv_io_obuf \out_to_wave[2]~output (
	.i(\u_ADDR_tristimulus_8|out[2]~34_combout ),
	.oe(\u_ADDR_tristimulus_8|out[0]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_to_wave[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_to_wave[2]~output .bus_hold = "false";
defparam \out_to_wave[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \out_to_wave[3]~output (
	.i(\u_ADDR_tristimulus_8|out[3]~37_combout ),
	.oe(\u_ADDR_tristimulus_8|out[0]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_to_wave[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_to_wave[3]~output .bus_hold = "false";
defparam \out_to_wave[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \out_to_wave[4]~output (
	.i(\u_ADDR_tristimulus_8|out[4]~40_combout ),
	.oe(\u_ADDR_tristimulus_8|out[0]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_to_wave[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_to_wave[4]~output .bus_hold = "false";
defparam \out_to_wave[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \out_to_wave[5]~output (
	.i(\u_ADDR_tristimulus_8|out[5]~43_combout ),
	.oe(\u_ADDR_tristimulus_8|out[0]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_to_wave[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_to_wave[5]~output .bus_hold = "false";
defparam \out_to_wave[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \out_to_wave[6]~output (
	.i(\u_ADDR_tristimulus_8|out[6]~46_combout ),
	.oe(\u_ADDR_tristimulus_8|out[0]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_to_wave[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_to_wave[6]~output .bus_hold = "false";
defparam \out_to_wave[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \out_to_wave[7]~output (
	.i(\u_ADDR_tristimulus_8|out[7]~49_combout ),
	.oe(\u_ADDR_tristimulus_8|out[0]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_to_wave[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_to_wave[7]~output .bus_hold = "false";
defparam \out_to_wave[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N1
cycloneiv_io_ibuf \PROGREM_DIN[0]~input (
	.i(PROGREM_DIN[0]),
	.ibar(gnd),
	.o(\PROGREM_DIN[0]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[0]~input .bus_hold = "false";
defparam \PROGREM_DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N1
cycloneiv_io_ibuf \PROGREM_RAM_OUT_ADDR[0]~input (
	.i(PROGREM_RAM_OUT_ADDR[0]),
	.ibar(gnd),
	.o(\PROGREM_RAM_OUT_ADDR[0]~input_o ));
// synopsys translate_off
defparam \PROGREM_RAM_OUT_ADDR[0]~input .bus_hold = "false";
defparam \PROGREM_RAM_OUT_ADDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N16
cycloneiv_lcell_comb \ABUSI[0]~0 (
// Equation(s):
// \ABUSI[0]~0_combout  = (\state_big.START~q  & (\u_PC_counter|ABUSI [0])) # (!\state_big.START~q  & ((\PROGREM_RAM_OUT_ADDR[0]~input_o )))

	.dataa(\u_PC_counter|ABUSI [0]),
	.datab(\state_big.START~q ),
	.datac(gnd),
	.datad(\PROGREM_RAM_OUT_ADDR[0]~input_o ),
	.cin(gnd),
	.combout(\ABUSI[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSI[0]~0 .lut_mask = 16'hBB88;
defparam \ABUSI[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y41_N1
cycloneiv_io_ibuf \PROGREM_RAM_OUT_ADDR[1]~input (
	.i(PROGREM_RAM_OUT_ADDR[1]),
	.ibar(gnd),
	.o(\PROGREM_RAM_OUT_ADDR[1]~input_o ));
// synopsys translate_off
defparam \PROGREM_RAM_OUT_ADDR[1]~input .bus_hold = "false";
defparam \PROGREM_RAM_OUT_ADDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneiv_lcell_comb \u_PC_counter|ABUSI[0]~8 (
// Equation(s):
// \u_PC_counter|ABUSI[0]~8_combout  = (\u_PC_counter|count~q  & (\u_PC_counter|ABUSI [0] $ (VCC))) # (!\u_PC_counter|count~q  & (\u_PC_counter|ABUSI [0] & VCC))
// \u_PC_counter|ABUSI[0]~9  = CARRY((\u_PC_counter|count~q  & \u_PC_counter|ABUSI [0]))

	.dataa(\u_PC_counter|count~q ),
	.datab(\u_PC_counter|ABUSI [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_PC_counter|ABUSI[0]~8_combout ),
	.cout(\u_PC_counter|ABUSI[0]~9 ));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[0]~8 .lut_mask = 16'h6688;
defparam \u_PC_counter|ABUSI[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneiv_lcell_comb \u_micro|Equal1~0 (
// Equation(s):
// \u_micro|Equal1~0_combout  = (micro_addr[0] & (!micro_addr[4] & !micro_addr[3]))

	.dataa(micro_addr[0]),
	.datab(gnd),
	.datac(micro_addr[4]),
	.datad(micro_addr[3]),
	.cin(gnd),
	.combout(\u_micro|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|Equal1~0 .lut_mask = 16'h000A;
defparam \u_micro|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneiv_lcell_comb \u_micro|micro_op[20]~12 (
// Equation(s):
// \u_micro|micro_op[20]~12_combout  = (!micro_addr[3] & !micro_addr[2])

	.dataa(gnd),
	.datab(micro_addr[3]),
	.datac(gnd),
	.datad(micro_addr[2]),
	.cin(gnd),
	.combout(\u_micro|micro_op[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[20]~12 .lut_mask = 16'h0033;
defparam \u_micro|micro_op[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneiv_lcell_comb \u_p_test|Mux10~0 (
// Equation(s):
// \u_p_test|Mux10~0_combout  = (micro_addr[4] & (((micro_addr[0] & micro_addr[1])) # (!\u_micro|micro_op[20]~12_combout )))

	.dataa(micro_addr[0]),
	.datab(\u_micro|micro_op[20]~12_combout ),
	.datac(micro_addr[4]),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_p_test|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux10~0 .lut_mask = 16'hB030;
defparam \u_p_test|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
cycloneiv_lcell_comb \u_micro|micro_op[15]~9 (
// Equation(s):
// \u_micro|micro_op[15]~9_combout  = (micro_addr[0] & (!micro_addr[4] & micro_addr[3]))

	.dataa(micro_addr[0]),
	.datab(gnd),
	.datac(micro_addr[4]),
	.datad(micro_addr[3]),
	.cin(gnd),
	.combout(\u_micro|micro_op[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[15]~9 .lut_mask = 16'h0A00;
defparam \u_micro|micro_op[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
cycloneiv_lcell_comb \u_micro|micro_op[9]~10 (
// Equation(s):
// \u_micro|micro_op[9]~10_combout  = (micro_addr[4] & (!micro_addr[2] & ((!micro_addr[1]) # (!micro_addr[0])))) # (!micro_addr[4] & (micro_addr[2] & (!micro_addr[0] & !micro_addr[1])))

	.dataa(micro_addr[4]),
	.datab(micro_addr[2]),
	.datac(micro_addr[0]),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_micro|micro_op[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[9]~10 .lut_mask = 16'h0226;
defparam \u_micro|micro_op[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cycloneiv_lcell_comb \u_micro|micro_op[9]~11 (
// Equation(s):
// \u_micro|micro_op[9]~11_combout  = (\u_micro|micro_op[9]~8_combout  & ((\u_micro|micro_op[15]~9_combout ) # ((\u_micro|micro_op[9]~10_combout  & !micro_addr[3])))) # (!\u_micro|micro_op[9]~8_combout  & (((\u_micro|micro_op[9]~10_combout  & 
// !micro_addr[3]))))

	.dataa(\u_micro|micro_op[9]~8_combout ),
	.datab(\u_micro|micro_op[15]~9_combout ),
	.datac(\u_micro|micro_op[9]~10_combout ),
	.datad(micro_addr[3]),
	.cin(gnd),
	.combout(\u_micro|micro_op[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[9]~11 .lut_mask = 16'h88F8;
defparam \u_micro|micro_op[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneiv_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X37_Y31_N29
dffeas \u_p_test|output_micro_op[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[9]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[9] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
cycloneiv_lcell_comb \RG_B~0 (
// Equation(s):
// \RG_B~0_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [9])

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(\u_p_test|output_micro_op [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RG_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG_B~0 .lut_mask = 16'hA0A0;
defparam \RG_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N5
dffeas RG_B(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RG_B~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RG_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam RG_B.is_wysiwyg = "true";
defparam RG_B.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N1
cycloneiv_io_ibuf \DATA_RAM_OUT_DIN[7]~input (
	.i(DATA_RAM_OUT_DIN[7]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_DIN[7]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_DIN[7]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneiv_lcell_comb \u_PC_counter|ABUSI[1]~11 (
// Equation(s):
// \u_PC_counter|ABUSI[1]~11_combout  = (\u_PC_counter|ABUSI [1] & (!\u_PC_counter|ABUSI[0]~9 )) # (!\u_PC_counter|ABUSI [1] & ((\u_PC_counter|ABUSI[0]~9 ) # (GND)))
// \u_PC_counter|ABUSI[1]~12  = CARRY((!\u_PC_counter|ABUSI[0]~9 ) # (!\u_PC_counter|ABUSI [1]))

	.dataa(gnd),
	.datab(\u_PC_counter|ABUSI [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_PC_counter|ABUSI[0]~9 ),
	.combout(\u_PC_counter|ABUSI[1]~11_combout ),
	.cout(\u_PC_counter|ABUSI[1]~12 ));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[1]~11 .lut_mask = 16'h3C3F;
defparam \u_PC_counter|ABUSI[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneiv_lcell_comb \u_PC_counter|ABUSI[2]~13 (
// Equation(s):
// \u_PC_counter|ABUSI[2]~13_combout  = (\u_PC_counter|ABUSI [2] & (\u_PC_counter|ABUSI[1]~12  $ (GND))) # (!\u_PC_counter|ABUSI [2] & (!\u_PC_counter|ABUSI[1]~12  & VCC))
// \u_PC_counter|ABUSI[2]~14  = CARRY((\u_PC_counter|ABUSI [2] & !\u_PC_counter|ABUSI[1]~12 ))

	.dataa(gnd),
	.datab(\u_PC_counter|ABUSI [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_PC_counter|ABUSI[1]~12 ),
	.combout(\u_PC_counter|ABUSI[2]~13_combout ),
	.cout(\u_PC_counter|ABUSI[2]~14 ));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[2]~13 .lut_mask = 16'hC30C;
defparam \u_PC_counter|ABUSI[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneiv_lcell_comb \u_PC_counter|ABUSI[3]~15 (
// Equation(s):
// \u_PC_counter|ABUSI[3]~15_combout  = (\u_PC_counter|ABUSI [3] & (!\u_PC_counter|ABUSI[2]~14 )) # (!\u_PC_counter|ABUSI [3] & ((\u_PC_counter|ABUSI[2]~14 ) # (GND)))
// \u_PC_counter|ABUSI[3]~16  = CARRY((!\u_PC_counter|ABUSI[2]~14 ) # (!\u_PC_counter|ABUSI [3]))

	.dataa(\u_PC_counter|ABUSI [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_PC_counter|ABUSI[2]~14 ),
	.combout(\u_PC_counter|ABUSI[3]~15_combout ),
	.cout(\u_PC_counter|ABUSI[3]~16 ));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[3]~15 .lut_mask = 16'h5A5F;
defparam \u_PC_counter|ABUSI[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N8
cycloneiv_io_ibuf \PROGREM_RAM_OUT_ADDR[4]~input (
	.i(PROGREM_RAM_OUT_ADDR[4]),
	.ibar(gnd),
	.o(\PROGREM_RAM_OUT_ADDR[4]~input_o ));
// synopsys translate_off
defparam \PROGREM_RAM_OUT_ADDR[4]~input .bus_hold = "false";
defparam \PROGREM_RAM_OUT_ADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N28
cycloneiv_lcell_comb \ABUSI[4]~4 (
// Equation(s):
// \ABUSI[4]~4_combout  = (\state_big.START~q  & (\u_PC_counter|ABUSI [4])) # (!\state_big.START~q  & ((\PROGREM_RAM_OUT_ADDR[4]~input_o )))

	.dataa(\u_PC_counter|ABUSI [4]),
	.datab(gnd),
	.datac(\PROGREM_RAM_OUT_ADDR[4]~input_o ),
	.datad(\state_big.START~q ),
	.cin(gnd),
	.combout(\ABUSI[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSI[4]~4 .lut_mask = 16'hAAF0;
defparam \ABUSI[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N8
cycloneiv_io_ibuf \PROGREM_RAM_OUT_ADDR[5]~input (
	.i(PROGREM_RAM_OUT_ADDR[5]),
	.ibar(gnd),
	.o(\PROGREM_RAM_OUT_ADDR[5]~input_o ));
// synopsys translate_off
defparam \PROGREM_RAM_OUT_ADDR[5]~input .bus_hold = "false";
defparam \PROGREM_RAM_OUT_ADDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneiv_lcell_comb \u_PC_counter|ABUSI[4]~17 (
// Equation(s):
// \u_PC_counter|ABUSI[4]~17_combout  = (\u_PC_counter|ABUSI [4] & (\u_PC_counter|ABUSI[3]~16  $ (GND))) # (!\u_PC_counter|ABUSI [4] & (!\u_PC_counter|ABUSI[3]~16  & VCC))
// \u_PC_counter|ABUSI[4]~18  = CARRY((\u_PC_counter|ABUSI [4] & !\u_PC_counter|ABUSI[3]~16 ))

	.dataa(gnd),
	.datab(\u_PC_counter|ABUSI [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_PC_counter|ABUSI[3]~16 ),
	.combout(\u_PC_counter|ABUSI[4]~17_combout ),
	.cout(\u_PC_counter|ABUSI[4]~18 ));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[4]~17 .lut_mask = 16'hC30C;
defparam \u_PC_counter|ABUSI[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneiv_lcell_comb \u_PC_counter|ABUSI[5]~19 (
// Equation(s):
// \u_PC_counter|ABUSI[5]~19_combout  = (\u_PC_counter|ABUSI [5] & (!\u_PC_counter|ABUSI[4]~18 )) # (!\u_PC_counter|ABUSI [5] & ((\u_PC_counter|ABUSI[4]~18 ) # (GND)))
// \u_PC_counter|ABUSI[5]~20  = CARRY((!\u_PC_counter|ABUSI[4]~18 ) # (!\u_PC_counter|ABUSI [5]))

	.dataa(\u_PC_counter|ABUSI [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_PC_counter|ABUSI[4]~18 ),
	.combout(\u_PC_counter|ABUSI[5]~19_combout ),
	.cout(\u_PC_counter|ABUSI[5]~20 ));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[5]~19 .lut_mask = 16'h5A5F;
defparam \u_PC_counter|ABUSI[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneiv_lcell_comb \u_PC_counter|ABUSI[6]~21 (
// Equation(s):
// \u_PC_counter|ABUSI[6]~21_combout  = (\u_PC_counter|ABUSI [6] & (\u_PC_counter|ABUSI[5]~20  $ (GND))) # (!\u_PC_counter|ABUSI [6] & (!\u_PC_counter|ABUSI[5]~20  & VCC))
// \u_PC_counter|ABUSI[6]~22  = CARRY((\u_PC_counter|ABUSI [6] & !\u_PC_counter|ABUSI[5]~20 ))

	.dataa(gnd),
	.datab(\u_PC_counter|ABUSI [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_PC_counter|ABUSI[5]~20 ),
	.combout(\u_PC_counter|ABUSI[6]~21_combout ),
	.cout(\u_PC_counter|ABUSI[6]~22 ));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[6]~21 .lut_mask = 16'hC30C;
defparam \u_PC_counter|ABUSI[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneiv_lcell_comb \u_PC_counter|ABUSI[7]~23 (
// Equation(s):
// \u_PC_counter|ABUSI[7]~23_combout  = \u_PC_counter|ABUSI [7] $ (\u_PC_counter|ABUSI[6]~22 )

	.dataa(\u_PC_counter|ABUSI [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_PC_counter|ABUSI[6]~22 ),
	.combout(\u_PC_counter|ABUSI[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_PC_counter|ABUSI[7]~23 .lut_mask = 16'h5A5A;
defparam \u_PC_counter|ABUSI[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneiv_lcell_comb \u_micro|Equal2~0 (
// Equation(s):
// \u_micro|Equal2~0_combout  = (micro_addr[1] & (!micro_addr[2] & (!micro_addr[4] & !micro_addr[0])))

	.dataa(micro_addr[1]),
	.datab(micro_addr[2]),
	.datac(micro_addr[4]),
	.datad(micro_addr[0]),
	.cin(gnd),
	.combout(\u_micro|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|Equal2~0 .lut_mask = 16'h0002;
defparam \u_micro|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneiv_lcell_comb \u_micro|Equal2~1 (
// Equation(s):
// \u_micro|Equal2~1_combout  = (\u_micro|Equal2~0_combout  & !micro_addr[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_micro|Equal2~0_combout ),
	.datad(micro_addr[3]),
	.cin(gnd),
	.combout(\u_micro|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|Equal2~1 .lut_mask = 16'h00F0;
defparam \u_micro|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \u_p_test|output_micro_op[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[21] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneiv_lcell_comb \LDPC~0 (
// Equation(s):
// \LDPC~0_combout  = (\u_p_test|output_micro_op [21] & \state_big.START~q )

	.dataa(gnd),
	.datab(\u_p_test|output_micro_op [21]),
	.datac(gnd),
	.datad(\state_big.START~q ),
	.cin(gnd),
	.combout(\LDPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \LDPC~0 .lut_mask = 16'hCC00;
defparam \LDPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas LDPC(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LDPC~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LDPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam LDPC.is_wysiwyg = "true";
defparam LDPC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
cycloneiv_lcell_comb \u_p_test|output_micro_op[22]~feeder (
// Equation(s):
// \u_p_test|output_micro_op[22]~feeder_combout  = \u_micro|micro_op[11]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_micro|micro_op[11]~24_combout ),
	.cin(gnd),
	.combout(\u_p_test|output_micro_op[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|output_micro_op[22]~feeder .lut_mask = 16'hFF00;
defparam \u_p_test|output_micro_op[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N31
dffeas \u_p_test|output_micro_op[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_p_test|output_micro_op[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[22] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cycloneiv_lcell_comb \LOAD~0 (
// Equation(s):
// \LOAD~0_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [22])

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(\u_p_test|output_micro_op [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\LOAD~0_combout ),
	.cout());
// synopsys translate_off
defparam \LOAD~0 .lut_mask = 16'hA0A0;
defparam \LOAD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N25
dffeas LOAD(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LOAD~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam LOAD.is_wysiwyg = "true";
defparam LOAD.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneiv_lcell_comb \u_PC_counter|always0~0 (
// Equation(s):
// \u_PC_counter|always0~0_combout  = (!\LDPC~q  & \LOAD~q )

	.dataa(gnd),
	.datab(\LDPC~q ),
	.datac(\LOAD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_PC_counter|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_PC_counter|always0~0 .lut_mask = 16'h3030;
defparam \u_PC_counter|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
cycloneiv_lcell_comb \u_PC_counter|ABUSI~10 (
// Equation(s):
// \u_PC_counter|ABUSI~10_combout  = \LDPC~q  $ (\LOAD~q )

	.dataa(gnd),
	.datab(\LDPC~q ),
	.datac(\LOAD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_PC_counter|ABUSI~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_PC_counter|ABUSI~10 .lut_mask = 16'h3C3C;
defparam \u_PC_counter|ABUSI~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N31
dffeas \u_PC_counter|ABUSI[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_PC_counter|ABUSI[7]~23_combout ),
	.asdata(\u_ADDR_tristimulus_8|out[7]~57_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_PC_counter|always0~0_combout ),
	.ena(\u_PC_counter|ABUSI~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_PC_counter|ABUSI [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[7] .is_wysiwyg = "true";
defparam \u_PC_counter|ABUSI[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N1
cycloneiv_io_ibuf \PROGREM_RAM_OUT_ADDR[7]~input (
	.i(PROGREM_RAM_OUT_ADDR[7]),
	.ibar(gnd),
	.o(\PROGREM_RAM_OUT_ADDR[7]~input_o ));
// synopsys translate_off
defparam \PROGREM_RAM_OUT_ADDR[7]~input .bus_hold = "false";
defparam \PROGREM_RAM_OUT_ADDR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
cycloneiv_lcell_comb \ABUSI[7]~7 (
// Equation(s):
// \ABUSI[7]~7_combout  = (\state_big.START~q  & (\u_PC_counter|ABUSI [7])) # (!\state_big.START~q  & ((\PROGREM_RAM_OUT_ADDR[7]~input_o )))

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(\u_PC_counter|ABUSI [7]),
	.datad(\PROGREM_RAM_OUT_ADDR[7]~input_o ),
	.cin(gnd),
	.combout(\ABUSI[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSI[7]~7 .lut_mask = 16'hF5A0;
defparam \ABUSI[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N1
cycloneiv_io_ibuf \PROGREM_DIN[1]~input (
	.i(PROGREM_DIN[1]),
	.ibar(gnd),
	.o(\PROGREM_DIN[1]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[1]~input .bus_hold = "false";
defparam \PROGREM_DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N8
cycloneiv_io_ibuf \PROGREM_DIN[2]~input (
	.i(PROGREM_DIN[2]),
	.ibar(gnd),
	.o(\PROGREM_DIN[2]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[2]~input .bus_hold = "false";
defparam \PROGREM_DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N1
cycloneiv_io_ibuf \PROGREM_DIN[3]~input (
	.i(PROGREM_DIN[3]),
	.ibar(gnd),
	.o(\PROGREM_DIN[3]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[3]~input .bus_hold = "false";
defparam \PROGREM_DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N8
cycloneiv_io_ibuf \PROGREM_DIN[4]~input (
	.i(PROGREM_DIN[4]),
	.ibar(gnd),
	.o(\PROGREM_DIN[4]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[4]~input .bus_hold = "false";
defparam \PROGREM_DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N8
cycloneiv_io_ibuf \PROGREM_DIN[5]~input (
	.i(PROGREM_DIN[5]),
	.ibar(gnd),
	.o(\PROGREM_DIN[5]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[5]~input .bus_hold = "false";
defparam \PROGREM_DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N8
cycloneiv_io_ibuf \PROGREM_DIN[6]~input (
	.i(PROGREM_DIN[6]),
	.ibar(gnd),
	.o(\PROGREM_DIN[6]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[6]~input .bus_hold = "false";
defparam \PROGREM_DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N8
cycloneiv_io_ibuf \PROGREM_DIN[7]~input (
	.i(PROGREM_DIN[7]),
	.ibar(gnd),
	.o(\PROGREM_DIN[7]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[7]~input .bus_hold = "false";
defparam \PROGREM_DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N1
cycloneiv_io_ibuf \PROGREM_DIN[8]~input (
	.i(PROGREM_DIN[8]),
	.ibar(gnd),
	.o(\PROGREM_DIN[8]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[8]~input .bus_hold = "false";
defparam \PROGREM_DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N8
cycloneiv_io_ibuf \PROGREM_DIN[9]~input (
	.i(PROGREM_DIN[9]),
	.ibar(gnd),
	.o(\PROGREM_DIN[9]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[9]~input .bus_hold = "false";
defparam \PROGREM_DIN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N8
cycloneiv_io_ibuf \PROGREM_DIN[10]~input (
	.i(PROGREM_DIN[10]),
	.ibar(gnd),
	.o(\PROGREM_DIN[10]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[10]~input .bus_hold = "false";
defparam \PROGREM_DIN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y18_N8
cycloneiv_io_ibuf \PROGREM_DIN[11]~input (
	.i(PROGREM_DIN[11]),
	.ibar(gnd),
	.o(\PROGREM_DIN[11]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[11]~input .bus_hold = "false";
defparam \PROGREM_DIN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N8
cycloneiv_io_ibuf \PROGREM_DIN[12]~input (
	.i(PROGREM_DIN[12]),
	.ibar(gnd),
	.o(\PROGREM_DIN[12]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[12]~input .bus_hold = "false";
defparam \PROGREM_DIN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y31_N1
cycloneiv_io_ibuf \PROGREM_DIN[13]~input (
	.i(PROGREM_DIN[13]),
	.ibar(gnd),
	.o(\PROGREM_DIN[13]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[13]~input .bus_hold = "false";
defparam \PROGREM_DIN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y31_N8
cycloneiv_io_ibuf \PROGREM_DIN[14]~input (
	.i(PROGREM_DIN[14]),
	.ibar(gnd),
	.o(\PROGREM_DIN[14]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[14]~input .bus_hold = "false";
defparam \PROGREM_DIN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N1
cycloneiv_io_ibuf \PROGREM_DIN[15]~input (
	.i(PROGREM_DIN[15]),
	.ibar(gnd),
	.o(\PROGREM_DIN[15]~input_o ));
// synopsys translate_off
defparam \PROGREM_DIN[15]~input .bus_hold = "false";
defparam \PROGREM_DIN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cycloneiv_lcell_comb \u_p_test|output_micro_op[24]~feeder (
// Equation(s):
// \u_p_test|output_micro_op[24]~feeder_combout  = \u_micro|Equal5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_micro|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u_p_test|output_micro_op[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|output_micro_op[24]~feeder .lut_mask = 16'hFF00;
defparam \u_p_test|output_micro_op[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N21
dffeas \u_p_test|output_micro_op[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_p_test|output_micro_op[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[24] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cycloneiv_lcell_comb \DATA_RD~0 (
// Equation(s):
// \DATA_RD~0_combout  = (\u_p_test|output_micro_op [24] & \state_big.START~q )

	.dataa(gnd),
	.datab(\u_p_test|output_micro_op [24]),
	.datac(\state_big.START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DATA_RD~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_RD~0 .lut_mask = 16'hC0C0;
defparam \DATA_RD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N13
dffeas DATA_RD(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DATA_RD~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_RD~q ),
	.prn(vcc));
// synopsys translate_off
defparam DATA_RD.is_wysiwyg = "true";
defparam DATA_RD.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
cycloneiv_lcell_comb \LDAR~0 (
// Equation(s):
// \LDAR~0_combout  = (\u_p_test|output_micro_op [18] & \state_big.START~q )

	.dataa(\u_p_test|output_micro_op [18]),
	.datab(gnd),
	.datac(\state_big.START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\LDAR~0_combout ),
	.cout());
// synopsys translate_off
defparam \LDAR~0 .lut_mask = 16'hA0A0;
defparam \LDAR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N11
dffeas LDAR(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\LDAR~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LDAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam LDAR.is_wysiwyg = "true";
defparam LDAR.power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N21
dffeas \u_addr_reg|ABUSD[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[0]~50_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LDAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_addr_reg|ABUSD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_addr_reg|ABUSD[0] .is_wysiwyg = "true";
defparam \u_addr_reg|ABUSD[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N1
cycloneiv_io_ibuf \DATA_RAM_OUT_ADDR[0]~input (
	.i(DATA_RAM_OUT_ADDR[0]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_ADDR[0]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_ADDR[0]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_ADDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N18
cycloneiv_lcell_comb \ABUSD[0]~0 (
// Equation(s):
// \ABUSD[0]~0_combout  = (\state_big.START~q  & (\u_addr_reg|ABUSD [0])) # (!\state_big.START~q  & ((\DATA_RAM_OUT_ADDR[0]~input_o )))

	.dataa(gnd),
	.datab(\u_addr_reg|ABUSD [0]),
	.datac(\DATA_RAM_OUT_ADDR[0]~input_o ),
	.datad(\state_big.START~q ),
	.cin(gnd),
	.combout(\ABUSD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSD[0]~0 .lut_mask = 16'hCCF0;
defparam \ABUSD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
cycloneiv_lcell_comb \ALU_B~0 (
// Equation(s):
// \ALU_B~0_combout  = (\u_p_test|output_micro_op [12] & \state_big.START~q )

	.dataa(\u_p_test|output_micro_op [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_big.START~q ),
	.cin(gnd),
	.combout(\ALU_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_B~0 .lut_mask = 16'hAA00;
defparam \ALU_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas ALU_B(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU_B~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam ALU_B.is_wysiwyg = "true";
defparam ALU_B.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
cycloneiv_lcell_comb \u_micro|micro_op[10]~7 (
// Equation(s):
// \u_micro|micro_op[10]~7_combout  = (!micro_addr[3] & (!micro_addr[4] & ((micro_addr[1]) # (micro_addr[0]))))

	.dataa(micro_addr[1]),
	.datab(micro_addr[3]),
	.datac(micro_addr[0]),
	.datad(micro_addr[4]),
	.cin(gnd),
	.combout(\u_micro|micro_op[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[10]~7 .lut_mask = 16'h0032;
defparam \u_micro|micro_op[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N13
dffeas \u_p_test|output_micro_op[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[10]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!micro_addr[2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[10] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
cycloneiv_lcell_comb \DATA_RAM_B~0 (
// Equation(s):
// \DATA_RAM_B~0_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [10])

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(gnd),
	.datad(\u_p_test|output_micro_op [10]),
	.cin(gnd),
	.combout(\DATA_RAM_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_RAM_B~0 .lut_mask = 16'hCC00;
defparam \DATA_RAM_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N25
dffeas DATA_RAM_B(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_RAM_B~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DATA_RAM_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam DATA_RAM_B.is_wysiwyg = "true";
defparam DATA_RAM_B.power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N15
dffeas \u_addr_reg|ABUSD[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ADDR_tristimulus_8|out[2]~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LDAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_addr_reg|ABUSD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_addr_reg|ABUSD[2] .is_wysiwyg = "true";
defparam \u_addr_reg|ABUSD[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N8
cycloneiv_io_ibuf \DATA_RAM_OUT_ADDR[2]~input (
	.i(DATA_RAM_OUT_ADDR[2]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_ADDR[2]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_ADDR[2]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_ADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N2
cycloneiv_lcell_comb \ABUSD[2]~2 (
// Equation(s):
// \ABUSD[2]~2_combout  = (\state_big.START~q  & (\u_addr_reg|ABUSD [2])) # (!\state_big.START~q  & ((\DATA_RAM_OUT_ADDR[2]~input_o )))

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\u_addr_reg|ABUSD [2]),
	.datad(\DATA_RAM_OUT_ADDR[2]~input_o ),
	.cin(gnd),
	.combout(\ABUSD[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSD[2]~2 .lut_mask = 16'hF3C0;
defparam \ABUSD[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N3
dffeas \u_addr_reg|ABUSD[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[3]~53_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LDAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_addr_reg|ABUSD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_addr_reg|ABUSD[3] .is_wysiwyg = "true";
defparam \u_addr_reg|ABUSD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneiv_lcell_comb \ABUSD[3]~3 (
// Equation(s):
// \ABUSD[3]~3_combout  = (\state_big.START~q  & ((\u_addr_reg|ABUSD [3]))) # (!\state_big.START~q  & (\DATA_RAM_OUT_ADDR[3]~input_o ))

	.dataa(\DATA_RAM_OUT_ADDR[3]~input_o ),
	.datab(gnd),
	.datac(\u_addr_reg|ABUSD [3]),
	.datad(\state_big.START~q ),
	.cin(gnd),
	.combout(\ABUSD[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSD[3]~3 .lut_mask = 16'hF0AA;
defparam \ABUSD[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N22
cycloneiv_io_ibuf \DATA_RAM_OUT_ADDR[4]~input (
	.i(DATA_RAM_OUT_ADDR[4]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_ADDR[4]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_ADDR[4]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_ADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y32_N13
dffeas \u_addr_reg|ABUSD[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ADDR_tristimulus_8|out[4]~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LDAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_addr_reg|ABUSD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_addr_reg|ABUSD[4] .is_wysiwyg = "true";
defparam \u_addr_reg|ABUSD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N0
cycloneiv_lcell_comb \ABUSD[4]~4 (
// Equation(s):
// \ABUSD[4]~4_combout  = (\state_big.START~q  & ((\u_addr_reg|ABUSD [4]))) # (!\state_big.START~q  & (\DATA_RAM_OUT_ADDR[4]~input_o ))

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\DATA_RAM_OUT_ADDR[4]~input_o ),
	.datad(\u_addr_reg|ABUSD [4]),
	.cin(gnd),
	.combout(\ABUSD[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSD[4]~4 .lut_mask = 16'hFC30;
defparam \ABUSD[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y18_N1
cycloneiv_io_ibuf \DATA_RAM_OUT_DIN[5]~input (
	.i(DATA_RAM_OUT_DIN[5]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_DIN[5]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_DIN[5]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cycloneiv_lcell_comb \u_micro|micro_op[17]~19 (
// Equation(s):
// \u_micro|micro_op[17]~19_combout  = (micro_addr[3] & ((micro_addr[0]) # (micro_addr[1] $ (micro_addr[2])))) # (!micro_addr[3] & (((!micro_addr[0])) # (!micro_addr[1])))

	.dataa(micro_addr[1]),
	.datab(micro_addr[3]),
	.datac(micro_addr[0]),
	.datad(micro_addr[2]),
	.cin(gnd),
	.combout(\u_micro|micro_op[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[17]~19 .lut_mask = 16'hD7DB;
defparam \u_micro|micro_op[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
cycloneiv_lcell_comb \u_micro|micro_op[17]~20 (
// Equation(s):
// \u_micro|micro_op[17]~20_combout  = (!\u_micro|micro_op[17]~19_combout  & !micro_addr[4])

	.dataa(gnd),
	.datab(\u_micro|micro_op[17]~19_combout ),
	.datac(micro_addr[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_micro|micro_op[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[17]~20 .lut_mask = 16'h0303;
defparam \u_micro|micro_op[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N17
dffeas \u_p_test|output_micro_op[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[17]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[17] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
cycloneiv_lcell_comb \LDPI~0 (
// Equation(s):
// \LDPI~0_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_big.START~q ),
	.datad(\u_p_test|output_micro_op [17]),
	.cin(gnd),
	.combout(\LDPI~0_combout ),
	.cout());
// synopsys translate_off
defparam \LDPI~0 .lut_mask = 16'hF000;
defparam \LDPI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas LDPI(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LDPI~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LDPI~q ),
	.prn(vcc));
// synopsys translate_off
defparam LDPI.is_wysiwyg = "true";
defparam LDPI.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
cycloneiv_lcell_comb \u_register_stack|Decoder0~1 (
// Equation(s):
// \u_register_stack|Decoder0~1_combout  = (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & \LDPI~q ))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\LDPI~q ),
	.cin(gnd),
	.combout(\u_register_stack|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|Decoder0~1 .lut_mask = 16'h4400;
defparam \u_register_stack|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N27
dffeas \u_register_stack|out_R1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[5]~55_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R1[5] .is_wysiwyg = "true";
defparam \u_register_stack|out_R1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
cycloneiv_lcell_comb \u_register_stack|Decoder0~3 (
// Equation(s):
// \u_register_stack|Decoder0~3_combout  = (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & \LDPI~q ))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\LDPI~q ),
	.cin(gnd),
	.combout(\u_register_stack|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|Decoder0~3 .lut_mask = 16'h1100;
defparam \u_register_stack|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N29
dffeas \u_register_stack|out_R0[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[5]~55_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R0[5] .is_wysiwyg = "true";
defparam \u_register_stack|out_R0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux2~0 (
// Equation(s):
// \u_the_mux_switch_1|Mux2~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11])))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & 
// ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & (\u_register_stack|out_R2 [5])) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & ((\u_register_stack|out_R0 [5])))))

	.dataa(\u_register_stack|out_R2 [5]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R0 [5]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux2~0 .lut_mask = 16'hEE30;
defparam \u_the_mux_switch_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux2~1 (
// Equation(s):
// \u_the_mux_switch_1|Mux2~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & ((\u_the_mux_switch_1|Mux2~0_combout  & (\u_register_stack|out_R3 [5])) # (!\u_the_mux_switch_1|Mux2~0_combout  & ((\u_register_stack|out_R1 [5]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_the_mux_switch_1|Mux2~0_combout ))))

	.dataa(\u_register_stack|out_R3 [5]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R1 [5]),
	.datad(\u_the_mux_switch_1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux2~1 .lut_mask = 16'hBBC0;
defparam \u_the_mux_switch_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[5]~42 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[5]~42_combout  = (\state_big.START~q  & (((\u_the_mux_switch_1|Mux2~1_combout ) # (!\RG_B~q )))) # (!\state_big.START~q  & (\DATA_RAM_OUT_DIN[5]~input_o  & ((\u_the_mux_switch_1|Mux2~1_combout ) # (!\RG_B~q ))))

	.dataa(\state_big.START~q ),
	.datab(\DATA_RAM_OUT_DIN[5]~input_o ),
	.datac(\u_the_mux_switch_1|Mux2~1_combout ),
	.datad(\RG_B~q ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[5]~42 .lut_mask = 16'hE0EE;
defparam \u_ADDR_tristimulus_8|out[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y41_N8
cycloneiv_io_ibuf \DATA_RAM_OUT_ADDR[6]~input (
	.i(DATA_RAM_OUT_ADDR[6]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_ADDR[6]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_ADDR[6]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_ADDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y32_N23
dffeas \u_addr_reg|ABUSD[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ADDR_tristimulus_8|out[6]~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LDAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_addr_reg|ABUSD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_addr_reg|ABUSD[6] .is_wysiwyg = "true";
defparam \u_addr_reg|ABUSD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
cycloneiv_lcell_comb \ABUSD[6]~6 (
// Equation(s):
// \ABUSD[6]~6_combout  = (\state_big.START~q  & ((\u_addr_reg|ABUSD [6]))) # (!\state_big.START~q  & (\DATA_RAM_OUT_ADDR[6]~input_o ))

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\DATA_RAM_OUT_ADDR[6]~input_o ),
	.datad(\u_addr_reg|ABUSD [6]),
	.cin(gnd),
	.combout(\ABUSD[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSD[6]~6 .lut_mask = 16'hFC30;
defparam \ABUSD[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N8
cycloneiv_io_ibuf \DATA_RAM_OUT_ADDR[7]~input (
	.i(DATA_RAM_OUT_ADDR[7]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_ADDR[7]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_ADDR[7]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_ADDR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \u_addr_reg|ABUSD[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ADDR_tristimulus_8|out[7]~57_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LDAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_addr_reg|ABUSD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_addr_reg|ABUSD[7] .is_wysiwyg = "true";
defparam \u_addr_reg|ABUSD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
cycloneiv_lcell_comb \ABUSD[7]~7 (
// Equation(s):
// \ABUSD[7]~7_combout  = (\state_big.START~q  & ((\u_addr_reg|ABUSD [7]))) # (!\state_big.START~q  & (\DATA_RAM_OUT_ADDR[7]~input_o ))

	.dataa(\state_big.START~q ),
	.datab(\DATA_RAM_OUT_ADDR[7]~input_o ),
	.datac(gnd),
	.datad(\u_addr_reg|ABUSD [7]),
	.cin(gnd),
	.combout(\ABUSD[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSD[7]~7 .lut_mask = 16'hEE44;
defparam \ABUSD[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[5]~41 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[5]~41_combout  = (\u_ALU|alu_b [5] & (((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [5]) # (!\DATA_RAM_B~q )))) # (!\u_ALU|alu_b [5] & (!\ALU_B~q  & ((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a 
// [5]) # (!\DATA_RAM_B~q ))))

	.dataa(\u_ALU|alu_b [5]),
	.datab(\ALU_B~q ),
	.datac(\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [5]),
	.datad(\DATA_RAM_B~q ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[5]~41 .lut_mask = 16'hB0BB;
defparam \u_ADDR_tristimulus_8|out[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[5]~43 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[5]~43_combout  = (\u_ADDR_tristimulus_8|out[5]~42_combout  & (\u_ADDR_tristimulus_8|out[5]~41_combout  & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [5]) # (!\ADDR_B~q ))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ADDR_B~q ),
	.datac(\u_ADDR_tristimulus_8|out[5]~42_combout ),
	.datad(\u_ADDR_tristimulus_8|out[5]~41_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[5]~43 .lut_mask = 16'hB000;
defparam \u_ADDR_tristimulus_8|out[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[5]~55 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[5]~55_combout  = (\u_ADDR_tristimulus_8|out[5]~43_combout ) # ((!\u_ADDR_tristimulus_8|out[0]~27_combout  & \state_big.START~q ))

	.dataa(gnd),
	.datab(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.datac(\state_big.START~q ),
	.datad(\u_ADDR_tristimulus_8|out[5]~43_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[5]~55 .lut_mask = 16'hFF30;
defparam \u_ADDR_tristimulus_8|out[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N15
dffeas \u_addr_reg|ABUSD[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ADDR_tristimulus_8|out[5]~55_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LDAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_addr_reg|ABUSD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_addr_reg|ABUSD[5] .is_wysiwyg = "true";
defparam \u_addr_reg|ABUSD[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y41_N1
cycloneiv_io_ibuf \DATA_RAM_OUT_ADDR[5]~input (
	.i(DATA_RAM_OUT_ADDR[5]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_ADDR[5]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_ADDR[5]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_ADDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneiv_lcell_comb \ABUSD[5]~5 (
// Equation(s):
// \ABUSD[5]~5_combout  = (\state_big.START~q  & (\u_addr_reg|ABUSD [5])) # (!\state_big.START~q  & ((\DATA_RAM_OUT_ADDR[5]~input_o )))

	.dataa(\state_big.START~q ),
	.datab(\u_addr_reg|ABUSD [5]),
	.datac(\DATA_RAM_OUT_ADDR[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ABUSD[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSD[5]~5 .lut_mask = 16'hD8D8;
defparam \ABUSD[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[1]~29 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[1]~29_combout  = (\u_ALU|alu_b [1] & (((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [1]) # (!\DATA_RAM_B~q )))) # (!\u_ALU|alu_b [1] & (!\ALU_B~q  & ((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a 
// [1]) # (!\DATA_RAM_B~q ))))

	.dataa(\u_ALU|alu_b [1]),
	.datab(\ALU_B~q ),
	.datac(\DATA_RAM_B~q ),
	.datad(\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[1]~29 .lut_mask = 16'hBB0B;
defparam \u_ADDR_tristimulus_8|out[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N3
dffeas \u_register_stack|out_R1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[1]~51_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R1[1] .is_wysiwyg = "true";
defparam \u_register_stack|out_R1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N13
dffeas \u_register_stack|out_R0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[1]~51_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R0[1] .is_wysiwyg = "true";
defparam \u_register_stack|out_R0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux6~0 (
// Equation(s):
// \u_the_mux_switch_1|Mux6~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11])))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & 
// ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & (\u_register_stack|out_R2 [1])) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & ((\u_register_stack|out_R0 [1])))))

	.dataa(\u_register_stack|out_R2 [1]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R0 [1]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux6~0 .lut_mask = 16'hEE30;
defparam \u_the_mux_switch_1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N2
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux6~1 (
// Equation(s):
// \u_the_mux_switch_1|Mux6~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & ((\u_the_mux_switch_1|Mux6~0_combout  & (\u_register_stack|out_R3 [1])) # (!\u_the_mux_switch_1|Mux6~0_combout  & ((\u_register_stack|out_R1 [1]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_the_mux_switch_1|Mux6~0_combout ))))

	.dataa(\u_register_stack|out_R3 [1]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R1 [1]),
	.datad(\u_the_mux_switch_1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux6~1 .lut_mask = 16'hBBC0;
defparam \u_the_mux_switch_1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[1]~30 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[1]~30_combout  = (\DATA_RAM_OUT_DIN[1]~input_o  & (((\u_the_mux_switch_1|Mux6~1_combout )) # (!\RG_B~q ))) # (!\DATA_RAM_OUT_DIN[1]~input_o  & (\state_big.START~q  & ((\u_the_mux_switch_1|Mux6~1_combout ) # (!\RG_B~q ))))

	.dataa(\DATA_RAM_OUT_DIN[1]~input_o ),
	.datab(\RG_B~q ),
	.datac(\state_big.START~q ),
	.datad(\u_the_mux_switch_1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[1]~30 .lut_mask = 16'hFA32;
defparam \u_ADDR_tristimulus_8|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[1]~31 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[1]~31_combout  = (\u_ADDR_tristimulus_8|out[1]~29_combout  & (\u_ADDR_tristimulus_8|out[1]~30_combout  & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [1]) # (!\ADDR_B~q ))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\u_ADDR_tristimulus_8|out[1]~29_combout ),
	.datac(\ADDR_B~q ),
	.datad(\u_ADDR_tristimulus_8|out[1]~30_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[1]~31 .lut_mask = 16'h8C00;
defparam \u_ADDR_tristimulus_8|out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[1]~51 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[1]~51_combout  = (\u_ADDR_tristimulus_8|out[1]~31_combout ) # ((\state_big.START~q  & !\u_ADDR_tristimulus_8|out[0]~27_combout ))

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.datad(\u_ADDR_tristimulus_8|out[1]~31_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[1]~51 .lut_mask = 16'hFF0C;
defparam \u_ADDR_tristimulus_8|out[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N5
dffeas \u_addr_reg|ABUSD[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ADDR_tristimulus_8|out[1]~51_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LDAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_addr_reg|ABUSD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_addr_reg|ABUSD[1] .is_wysiwyg = "true";
defparam \u_addr_reg|ABUSD[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N1
cycloneiv_io_ibuf \DATA_RAM_OUT_ADDR[1]~input (
	.i(DATA_RAM_OUT_ADDR[1]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_ADDR[1]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_ADDR[1]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_ADDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N4
cycloneiv_lcell_comb \ABUSD[1]~1 (
// Equation(s):
// \ABUSD[1]~1_combout  = (\state_big.START~q  & (\u_addr_reg|ABUSD [1])) # (!\state_big.START~q  & ((\DATA_RAM_OUT_ADDR[1]~input_o )))

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\u_addr_reg|ABUSD [1]),
	.datad(\DATA_RAM_OUT_ADDR[1]~input_o ),
	.cin(gnd),
	.combout(\ABUSD[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSD[1]~1 .lut_mask = 16'hF3C0;
defparam \ABUSD[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cycloneiv_lcell_comb \u_micro|micro_op[14]~18 (
// Equation(s):
// \u_micro|micro_op[14]~18_combout  = (!micro_addr[2] & (micro_addr[3] & (!micro_addr[1] & \u_micro|Equal0~0_combout )))

	.dataa(micro_addr[2]),
	.datab(micro_addr[3]),
	.datac(micro_addr[1]),
	.datad(\u_micro|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_micro|micro_op[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[14]~18 .lut_mask = 16'h0400;
defparam \u_micro|micro_op[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N23
dffeas \u_p_test|output_micro_op[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[14]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[14] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cycloneiv_lcell_comb \inc~0 (
// Equation(s):
// \inc~0_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [14])

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(\u_p_test|output_micro_op [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inc~0_combout ),
	.cout());
// synopsys translate_off
defparam \inc~0 .lut_mask = 16'hA0A0;
defparam \inc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N19
dffeas inc(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inc~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inc~q ),
	.prn(vcc));
// synopsys translate_off
defparam inc.is_wysiwyg = "true";
defparam inc.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneiv_lcell_comb \u_micro|micro_op[15]~17 (
// Equation(s):
// \u_micro|micro_op[15]~17_combout  = (!micro_addr[1] & (\u_micro|micro_op[15]~9_combout  & !micro_addr[2]))

	.dataa(micro_addr[1]),
	.datab(\u_micro|micro_op[15]~9_combout ),
	.datac(gnd),
	.datad(micro_addr[2]),
	.cin(gnd),
	.combout(\u_micro|micro_op[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[15]~17 .lut_mask = 16'h0044;
defparam \u_micro|micro_op[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \u_p_test|output_micro_op[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[15]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[15] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneiv_lcell_comb \sub~0 (
// Equation(s):
// \sub~0_combout  = (\u_p_test|output_micro_op [15] & \state_big.START~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_p_test|output_micro_op [15]),
	.datad(\state_big.START~q ),
	.cin(gnd),
	.combout(\sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \sub~0 .lut_mask = 16'hF000;
defparam \sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas sub(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sub~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam sub.is_wysiwyg = "true";
defparam sub.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N24
cycloneiv_lcell_comb \u_ALU|ZF~2 (
// Equation(s):
// \u_ALU|ZF~2_combout  = (!\inc~q  & !\sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inc~q ),
	.datad(\sub~q ),
	.cin(gnd),
	.combout(\u_ALU|ZF~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~2 .lut_mask = 16'h000F;
defparam \u_ALU|ZF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cycloneiv_lcell_comb \u_register_stack|Decoder0~0 (
// Equation(s):
// \u_register_stack|Decoder0~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & \LDPI~q ))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\LDPI~q ),
	.cin(gnd),
	.combout(\u_register_stack|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|Decoder0~0 .lut_mask = 16'h8800;
defparam \u_register_stack|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N15
dffeas \u_register_stack|out_R3[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[6]~56_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R3[6] .is_wysiwyg = "true";
defparam \u_register_stack|out_R3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
cycloneiv_lcell_comb \u_register_stack|Decoder0~2 (
// Equation(s):
// \u_register_stack|Decoder0~2_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & \LDPI~q ))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\LDPI~q ),
	.cin(gnd),
	.combout(\u_register_stack|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|Decoder0~2 .lut_mask = 16'h2200;
defparam \u_register_stack|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N21
dffeas \u_register_stack|out_R2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[6]~56_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R2[6] .is_wysiwyg = "true";
defparam \u_register_stack|out_R2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \u_register_stack|out_R0[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[6]~56_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R0[6] .is_wysiwyg = "true";
defparam \u_register_stack|out_R0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux1~0 (
// Equation(s):
// \u_the_mux_switch_1|Mux1~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & ((\u_register_stack|out_R1 [6]) # ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_register_stack|out_R0 [6] & !\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\u_register_stack|out_R1 [6]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R0 [6]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux1~0 .lut_mask = 16'hCCB8;
defparam \u_the_mux_switch_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux1~1 (
// Equation(s):
// \u_the_mux_switch_1|Mux1~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & ((\u_the_mux_switch_1|Mux1~0_combout  & (\u_register_stack|out_R3 [6])) # (!\u_the_mux_switch_1|Mux1~0_combout  & ((\u_register_stack|out_R2 [6]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & (((\u_the_mux_switch_1|Mux1~0_combout ))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.datab(\u_register_stack|out_R3 [6]),
	.datac(\u_register_stack|out_R2 [6]),
	.datad(\u_the_mux_switch_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux1~1 .lut_mask = 16'hDDA0;
defparam \u_the_mux_switch_1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N15
dffeas \u_register_stack|out_R1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[3]~53_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R1[3] .is_wysiwyg = "true";
defparam \u_register_stack|out_R1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N1
dffeas \u_register_stack|out_R0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[3]~53_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R0[3] .is_wysiwyg = "true";
defparam \u_register_stack|out_R0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N0
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux4~0 (
// Equation(s):
// \u_the_mux_switch_1|Mux4~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11])))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & 
// ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & (\u_register_stack|out_R2 [3])) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & ((\u_register_stack|out_R0 [3])))))

	.dataa(\u_register_stack|out_R2 [3]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R0 [3]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux4~0 .lut_mask = 16'hEE30;
defparam \u_the_mux_switch_1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux4~1 (
// Equation(s):
// \u_the_mux_switch_1|Mux4~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & ((\u_the_mux_switch_1|Mux4~0_combout  & (\u_register_stack|out_R3 [3])) # (!\u_the_mux_switch_1|Mux4~0_combout  & ((\u_register_stack|out_R1 [3]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_the_mux_switch_1|Mux4~0_combout ))))

	.dataa(\u_register_stack|out_R3 [3]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R1 [3]),
	.datad(\u_the_mux_switch_1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux4~1 .lut_mask = 16'hBBC0;
defparam \u_the_mux_switch_1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N5
dffeas \u_register_stack|out_R1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[0]~50_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R1[0] .is_wysiwyg = "true";
defparam \u_register_stack|out_R1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N11
dffeas \u_register_stack|out_R0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[0]~50_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R0[0] .is_wysiwyg = "true";
defparam \u_register_stack|out_R0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y31_N17
dffeas \u_register_stack|out_R2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[0]~50_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R2[0] .is_wysiwyg = "true";
defparam \u_register_stack|out_R2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux7~0 (
// Equation(s):
// \u_the_mux_switch_1|Mux7~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]) # ((\u_register_stack|out_R2 [0])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (\u_register_stack|out_R0 [0])))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R0 [0]),
	.datad(\u_register_stack|out_R2 [0]),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux7~0 .lut_mask = 16'hBA98;
defparam \u_the_mux_switch_1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux7~1 (
// Equation(s):
// \u_the_mux_switch_1|Mux7~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & ((\u_the_mux_switch_1|Mux7~0_combout  & (\u_register_stack|out_R3 [0])) # (!\u_the_mux_switch_1|Mux7~0_combout  & ((\u_register_stack|out_R1 [0]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_the_mux_switch_1|Mux7~0_combout ))))

	.dataa(\u_register_stack|out_R3 [0]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R1 [0]),
	.datad(\u_the_mux_switch_1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux7~1 .lut_mask = 16'hBBC0;
defparam \u_the_mux_switch_1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
cycloneiv_lcell_comb \u_ALU|Add3~0 (
// Equation(s):
// \u_ALU|Add3~0_combout  = \u_the_mux_switch_1|Mux7~1_combout  $ (VCC)
// \u_ALU|Add3~1  = CARRY(\u_the_mux_switch_1|Mux7~1_combout )

	.dataa(gnd),
	.datab(\u_the_mux_switch_1|Mux7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_ALU|Add3~0_combout ),
	.cout(\u_ALU|Add3~1 ));
// synopsys translate_off
defparam \u_ALU|Add3~0 .lut_mask = 16'h33CC;
defparam \u_ALU|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
cycloneiv_lcell_comb \u_ALU|Add3~2 (
// Equation(s):
// \u_ALU|Add3~2_combout  = (\u_the_mux_switch_1|Mux6~1_combout  & (!\u_ALU|Add3~1 )) # (!\u_the_mux_switch_1|Mux6~1_combout  & ((\u_ALU|Add3~1 ) # (GND)))
// \u_ALU|Add3~3  = CARRY((!\u_ALU|Add3~1 ) # (!\u_the_mux_switch_1|Mux6~1_combout ))

	.dataa(gnd),
	.datab(\u_the_mux_switch_1|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add3~1 ),
	.combout(\u_ALU|Add3~2_combout ),
	.cout(\u_ALU|Add3~3 ));
// synopsys translate_off
defparam \u_ALU|Add3~2 .lut_mask = 16'h3C3F;
defparam \u_ALU|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
cycloneiv_lcell_comb \u_ALU|Add3~4 (
// Equation(s):
// \u_ALU|Add3~4_combout  = (\u_the_mux_switch_1|Mux5~1_combout  & (\u_ALU|Add3~3  $ (GND))) # (!\u_the_mux_switch_1|Mux5~1_combout  & (!\u_ALU|Add3~3  & VCC))
// \u_ALU|Add3~5  = CARRY((\u_the_mux_switch_1|Mux5~1_combout  & !\u_ALU|Add3~3 ))

	.dataa(\u_the_mux_switch_1|Mux5~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add3~3 ),
	.combout(\u_ALU|Add3~4_combout ),
	.cout(\u_ALU|Add3~5 ));
// synopsys translate_off
defparam \u_ALU|Add3~4 .lut_mask = 16'hA50A;
defparam \u_ALU|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
cycloneiv_lcell_comb \u_ALU|Add3~6 (
// Equation(s):
// \u_ALU|Add3~6_combout  = (\u_the_mux_switch_1|Mux4~1_combout  & (!\u_ALU|Add3~5 )) # (!\u_the_mux_switch_1|Mux4~1_combout  & ((\u_ALU|Add3~5 ) # (GND)))
// \u_ALU|Add3~7  = CARRY((!\u_ALU|Add3~5 ) # (!\u_the_mux_switch_1|Mux4~1_combout ))

	.dataa(gnd),
	.datab(\u_the_mux_switch_1|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add3~5 ),
	.combout(\u_ALU|Add3~6_combout ),
	.cout(\u_ALU|Add3~7 ));
// synopsys translate_off
defparam \u_ALU|Add3~6 .lut_mask = 16'h3C3F;
defparam \u_ALU|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
cycloneiv_lcell_comb \u_ALU|Add3~8 (
// Equation(s):
// \u_ALU|Add3~8_combout  = (\u_the_mux_switch_1|Mux3~1_combout  & (\u_ALU|Add3~7  $ (GND))) # (!\u_the_mux_switch_1|Mux3~1_combout  & (!\u_ALU|Add3~7  & VCC))
// \u_ALU|Add3~9  = CARRY((\u_the_mux_switch_1|Mux3~1_combout  & !\u_ALU|Add3~7 ))

	.dataa(\u_the_mux_switch_1|Mux3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add3~7 ),
	.combout(\u_ALU|Add3~8_combout ),
	.cout(\u_ALU|Add3~9 ));
// synopsys translate_off
defparam \u_ALU|Add3~8 .lut_mask = 16'hA50A;
defparam \u_ALU|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N28
cycloneiv_lcell_comb \u_ALU|Add3~12 (
// Equation(s):
// \u_ALU|Add3~12_combout  = (\u_the_mux_switch_1|Mux1~1_combout  & (\u_ALU|Add3~11  $ (GND))) # (!\u_the_mux_switch_1|Mux1~1_combout  & (!\u_ALU|Add3~11  & VCC))
// \u_ALU|Add3~13  = CARRY((\u_the_mux_switch_1|Mux1~1_combout  & !\u_ALU|Add3~11 ))

	.dataa(gnd),
	.datab(\u_the_mux_switch_1|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add3~11 ),
	.combout(\u_ALU|Add3~12_combout ),
	.cout(\u_ALU|Add3~13 ));
// synopsys translate_off
defparam \u_ALU|Add3~12 .lut_mask = 16'hC30C;
defparam \u_ALU|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y32_N15
dffeas \u_register_stack|out_R3[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[4]~54_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R3[4] .is_wysiwyg = "true";
defparam \u_register_stack|out_R3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N19
dffeas \u_register_stack|out_R0[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[4]~54_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R0[4] .is_wysiwyg = "true";
defparam \u_register_stack|out_R0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux3~0 (
// Equation(s):
// \u_the_mux_switch_1|Mux3~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & ((\u_register_stack|out_R1 [4]) # ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_register_stack|out_R0 [4] & !\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\u_register_stack|out_R1 [4]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R0 [4]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux3~0 .lut_mask = 16'hCCB8;
defparam \u_the_mux_switch_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux3~1 (
// Equation(s):
// \u_the_mux_switch_1|Mux3~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & ((\u_the_mux_switch_1|Mux3~0_combout  & ((\u_register_stack|out_R3 [4]))) # (!\u_the_mux_switch_1|Mux3~0_combout  & (\u_register_stack|out_R2 [4])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & (((\u_the_mux_switch_1|Mux3~0_combout ))))

	.dataa(\u_register_stack|out_R2 [4]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\u_register_stack|out_R3 [4]),
	.datad(\u_the_mux_switch_1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux3~1 .lut_mask = 16'hF388;
defparam \u_the_mux_switch_1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cycloneiv_lcell_comb \u_ALU|Add4~0 (
// Equation(s):
// \u_ALU|Add4~0_combout  = \u_the_mux_switch_1|Mux7~1_combout  $ (VCC)
// \u_ALU|Add4~1  = CARRY(\u_the_mux_switch_1|Mux7~1_combout )

	.dataa(gnd),
	.datab(\u_the_mux_switch_1|Mux7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_ALU|Add4~0_combout ),
	.cout(\u_ALU|Add4~1 ));
// synopsys translate_off
defparam \u_ALU|Add4~0 .lut_mask = 16'h33CC;
defparam \u_ALU|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneiv_lcell_comb \u_ALU|Add4~2 (
// Equation(s):
// \u_ALU|Add4~2_combout  = (\u_the_mux_switch_1|Mux6~1_combout  & (\u_ALU|Add4~1  & VCC)) # (!\u_the_mux_switch_1|Mux6~1_combout  & (!\u_ALU|Add4~1 ))
// \u_ALU|Add4~3  = CARRY((!\u_the_mux_switch_1|Mux6~1_combout  & !\u_ALU|Add4~1 ))

	.dataa(\u_the_mux_switch_1|Mux6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add4~1 ),
	.combout(\u_ALU|Add4~2_combout ),
	.cout(\u_ALU|Add4~3 ));
// synopsys translate_off
defparam \u_ALU|Add4~2 .lut_mask = 16'hA505;
defparam \u_ALU|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
cycloneiv_lcell_comb \u_ALU|Add4~6 (
// Equation(s):
// \u_ALU|Add4~6_combout  = (\u_the_mux_switch_1|Mux4~1_combout  & (\u_ALU|Add4~5  & VCC)) # (!\u_the_mux_switch_1|Mux4~1_combout  & (!\u_ALU|Add4~5 ))
// \u_ALU|Add4~7  = CARRY((!\u_the_mux_switch_1|Mux4~1_combout  & !\u_ALU|Add4~5 ))

	.dataa(\u_the_mux_switch_1|Mux4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add4~5 ),
	.combout(\u_ALU|Add4~6_combout ),
	.cout(\u_ALU|Add4~7 ));
// synopsys translate_off
defparam \u_ALU|Add4~6 .lut_mask = 16'hA505;
defparam \u_ALU|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
cycloneiv_lcell_comb \u_ALU|Add4~8 (
// Equation(s):
// \u_ALU|Add4~8_combout  = (\u_the_mux_switch_1|Mux3~1_combout  & ((GND) # (!\u_ALU|Add4~7 ))) # (!\u_the_mux_switch_1|Mux3~1_combout  & (\u_ALU|Add4~7  $ (GND)))
// \u_ALU|Add4~9  = CARRY((\u_the_mux_switch_1|Mux3~1_combout ) # (!\u_ALU|Add4~7 ))

	.dataa(gnd),
	.datab(\u_the_mux_switch_1|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add4~7 ),
	.combout(\u_ALU|Add4~8_combout ),
	.cout(\u_ALU|Add4~9 ));
// synopsys translate_off
defparam \u_ALU|Add4~8 .lut_mask = 16'h3CCF;
defparam \u_ALU|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
cycloneiv_lcell_comb \u_ALU|Add4~12 (
// Equation(s):
// \u_ALU|Add4~12_combout  = (\u_the_mux_switch_1|Mux1~1_combout  & ((GND) # (!\u_ALU|Add4~11 ))) # (!\u_the_mux_switch_1|Mux1~1_combout  & (\u_ALU|Add4~11  $ (GND)))
// \u_ALU|Add4~13  = CARRY((\u_the_mux_switch_1|Mux1~1_combout ) # (!\u_ALU|Add4~11 ))

	.dataa(gnd),
	.datab(\u_the_mux_switch_1|Mux1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add4~11 ),
	.combout(\u_ALU|Add4~12_combout ),
	.cout(\u_ALU|Add4~13 ));
// synopsys translate_off
defparam \u_ALU|Add4~12 .lut_mask = 16'h3CCF;
defparam \u_ALU|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneiv_lcell_comb \u_ALU|alu_b~13 (
// Equation(s):
// \u_ALU|alu_b~13_combout  = (\u_ALU|alu_b[4]~0_combout  & (((\u_ALU|Add4~12_combout )) # (!\u_ALU|ZF~2_combout ))) # (!\u_ALU|alu_b[4]~0_combout  & (\u_ALU|ZF~2_combout  & (\u_ALU|alu_b [6])))

	.dataa(\u_ALU|alu_b[4]~0_combout ),
	.datab(\u_ALU|ZF~2_combout ),
	.datac(\u_ALU|alu_b [6]),
	.datad(\u_ALU|Add4~12_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~13 .lut_mask = 16'hEA62;
defparam \u_ALU|alu_b~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneiv_lcell_comb \u_ALU|alu_b~14 (
// Equation(s):
// \u_ALU|alu_b~14_combout  = (\u_ALU|ZF~2_combout  & (((\u_ALU|alu_b~13_combout )))) # (!\u_ALU|ZF~2_combout  & ((\u_ALU|alu_b~13_combout  & (\u_ALU|Add1~12_combout )) # (!\u_ALU|alu_b~13_combout  & ((\u_ALU|Add3~12_combout )))))

	.dataa(\u_ALU|Add1~12_combout ),
	.datab(\u_ALU|ZF~2_combout ),
	.datac(\u_ALU|Add3~12_combout ),
	.datad(\u_ALU|alu_b~13_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~14 .lut_mask = 16'hEE30;
defparam \u_ALU|alu_b~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N9
dffeas \u_ALU|alu_b[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ALU|alu_b~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_ALU|alu_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_ALU|alu_b[6] .is_wysiwyg = "true";
defparam \u_ALU|alu_b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[6]~44 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[6]~44_combout  = (\ALU_B~q  & (\u_ALU|alu_b [6] & ((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [6]) # (!\DATA_RAM_B~q )))) # (!\ALU_B~q  & ((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [6]) # 
// ((!\DATA_RAM_B~q ))))

	.dataa(\ALU_B~q ),
	.datab(\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [6]),
	.datac(\DATA_RAM_B~q ),
	.datad(\u_ALU|alu_b [6]),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[6]~44 .lut_mask = 16'hCF45;
defparam \u_ADDR_tristimulus_8|out[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[6]~45 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[6]~45_combout  = (\DATA_RAM_OUT_DIN[6]~input_o  & (((\u_the_mux_switch_1|Mux1~1_combout ) # (!\RG_B~q )))) # (!\DATA_RAM_OUT_DIN[6]~input_o  & (\state_big.START~q  & ((\u_the_mux_switch_1|Mux1~1_combout ) # (!\RG_B~q ))))

	.dataa(\DATA_RAM_OUT_DIN[6]~input_o ),
	.datab(\state_big.START~q ),
	.datac(\RG_B~q ),
	.datad(\u_the_mux_switch_1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[6]~45 .lut_mask = 16'hEE0E;
defparam \u_ADDR_tristimulus_8|out[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[6]~46 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[6]~46_combout  = (\u_ADDR_tristimulus_8|out[6]~44_combout  & (\u_ADDR_tristimulus_8|out[6]~45_combout  & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [6]) # (!\ADDR_B~q ))))

	.dataa(\ADDR_B~q ),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [6]),
	.datac(\u_ADDR_tristimulus_8|out[6]~44_combout ),
	.datad(\u_ADDR_tristimulus_8|out[6]~45_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[6]~46 .lut_mask = 16'hD000;
defparam \u_ADDR_tristimulus_8|out[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[6]~56 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[6]~56_combout  = (\u_ADDR_tristimulus_8|out[6]~46_combout ) # ((\state_big.START~q  & !\u_ADDR_tristimulus_8|out[0]~27_combout ))

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.datad(\u_ADDR_tristimulus_8|out[6]~46_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[6]~56 .lut_mask = 16'hFF0C;
defparam \u_ADDR_tristimulus_8|out[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N29
dffeas \u_PC_counter|ABUSI[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_PC_counter|ABUSI[6]~21_combout ),
	.asdata(\u_ADDR_tristimulus_8|out[6]~56_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_PC_counter|always0~0_combout ),
	.ena(\u_PC_counter|ABUSI~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_PC_counter|ABUSI [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[6] .is_wysiwyg = "true";
defparam \u_PC_counter|ABUSI[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y41_N1
cycloneiv_io_ibuf \PROGREM_RAM_OUT_ADDR[6]~input (
	.i(PROGREM_RAM_OUT_ADDR[6]),
	.ibar(gnd),
	.o(\PROGREM_RAM_OUT_ADDR[6]~input_o ));
// synopsys translate_off
defparam \PROGREM_RAM_OUT_ADDR[6]~input .bus_hold = "false";
defparam \PROGREM_RAM_OUT_ADDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
cycloneiv_lcell_comb \ABUSI[6]~6 (
// Equation(s):
// \ABUSI[6]~6_combout  = (\state_big.START~q  & (\u_PC_counter|ABUSI [6])) # (!\state_big.START~q  & ((\PROGREM_RAM_OUT_ADDR[6]~input_o )))

	.dataa(gnd),
	.datab(\u_PC_counter|ABUSI [6]),
	.datac(\state_big.START~q ),
	.datad(\PROGREM_RAM_OUT_ADDR[6]~input_o ),
	.cin(gnd),
	.combout(\ABUSI[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSI[6]~6 .lut_mask = 16'hCFC0;
defparam \ABUSI[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y41_N1
cycloneiv_io_ibuf \DATA_RAM_OUT_DIN[4]~input (
	.i(DATA_RAM_OUT_DIN[4]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_DIN[4]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_DIN[4]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[4]~39 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[4]~39_combout  = (\state_big.START~q  & (((\u_the_mux_switch_1|Mux3~1_combout )) # (!\RG_B~q ))) # (!\state_big.START~q  & (\DATA_RAM_OUT_DIN[4]~input_o  & ((\u_the_mux_switch_1|Mux3~1_combout ) # (!\RG_B~q ))))

	.dataa(\state_big.START~q ),
	.datab(\RG_B~q ),
	.datac(\u_the_mux_switch_1|Mux3~1_combout ),
	.datad(\DATA_RAM_OUT_DIN[4]~input_o ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[4]~39 .lut_mask = 16'hF3A2;
defparam \u_ADDR_tristimulus_8|out[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[4]~38 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[4]~38_combout  = (\u_ALU|alu_b [4] & (((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [4]) # (!\DATA_RAM_B~q )))) # (!\u_ALU|alu_b [4] & (!\ALU_B~q  & ((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a 
// [4]) # (!\DATA_RAM_B~q ))))

	.dataa(\u_ALU|alu_b [4]),
	.datab(\ALU_B~q ),
	.datac(\DATA_RAM_B~q ),
	.datad(\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[4]~38 .lut_mask = 16'hBB0B;
defparam \u_ADDR_tristimulus_8|out[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[4]~40 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[4]~40_combout  = (\u_ADDR_tristimulus_8|out[4]~39_combout  & (\u_ADDR_tristimulus_8|out[4]~38_combout  & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [4]) # (!\ADDR_B~q ))))

	.dataa(\ADDR_B~q ),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(\u_ADDR_tristimulus_8|out[4]~39_combout ),
	.datad(\u_ADDR_tristimulus_8|out[4]~38_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[4]~40 .lut_mask = 16'hD000;
defparam \u_ADDR_tristimulus_8|out[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[4]~54 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[4]~54_combout  = (\u_ADDR_tristimulus_8|out[4]~40_combout ) # ((\state_big.START~q  & !\u_ADDR_tristimulus_8|out[0]~27_combout ))

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.datad(\u_ADDR_tristimulus_8|out[4]~40_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[4]~54 .lut_mask = 16'hFF0C;
defparam \u_ADDR_tristimulus_8|out[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N25
dffeas \u_PC_counter|ABUSI[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_PC_counter|ABUSI[4]~17_combout ),
	.asdata(\u_ADDR_tristimulus_8|out[4]~54_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_PC_counter|always0~0_combout ),
	.ena(\u_PC_counter|ABUSI~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_PC_counter|ABUSI [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[4] .is_wysiwyg = "true";
defparam \u_PC_counter|ABUSI[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N27
dffeas \u_PC_counter|ABUSI[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_PC_counter|ABUSI[5]~19_combout ),
	.asdata(\u_ADDR_tristimulus_8|out[5]~55_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_PC_counter|always0~0_combout ),
	.ena(\u_PC_counter|ABUSI~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_PC_counter|ABUSI [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[5] .is_wysiwyg = "true";
defparam \u_PC_counter|ABUSI[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneiv_lcell_comb \ABUSI[5]~5 (
// Equation(s):
// \ABUSI[5]~5_combout  = (\state_big.START~q  & ((\u_PC_counter|ABUSI [5]))) # (!\state_big.START~q  & (\PROGREM_RAM_OUT_ADDR[5]~input_o ))

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(\PROGREM_RAM_OUT_ADDR[5]~input_o ),
	.datad(\u_PC_counter|ABUSI [5]),
	.cin(gnd),
	.combout(\ABUSI[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSI[5]~5 .lut_mask = 16'hFA50;
defparam \ABUSI[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N12
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[3]~36 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[3]~36_combout  = (\DATA_RAM_OUT_DIN[3]~input_o  & (((\u_the_mux_switch_1|Mux4~1_combout )) # (!\RG_B~q ))) # (!\DATA_RAM_OUT_DIN[3]~input_o  & (\state_big.START~q  & ((\u_the_mux_switch_1|Mux4~1_combout ) # (!\RG_B~q ))))

	.dataa(\DATA_RAM_OUT_DIN[3]~input_o ),
	.datab(\RG_B~q ),
	.datac(\state_big.START~q ),
	.datad(\u_the_mux_switch_1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[3]~36 .lut_mask = 16'hFA32;
defparam \u_ADDR_tristimulus_8|out[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N18
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[3]~37 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[3]~37_combout  = (\u_ADDR_tristimulus_8|out[3]~35_combout  & (\u_ADDR_tristimulus_8|out[3]~36_combout  & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [3]) # (!\ADDR_B~q ))))

	.dataa(\u_ADDR_tristimulus_8|out[3]~35_combout ),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ADDR_B~q ),
	.datad(\u_ADDR_tristimulus_8|out[3]~36_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[3]~37 .lut_mask = 16'h8A00;
defparam \u_ADDR_tristimulus_8|out[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N8
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[3]~53 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[3]~53_combout  = (\u_ADDR_tristimulus_8|out[3]~37_combout ) # ((!\u_ADDR_tristimulus_8|out[0]~27_combout  & \state_big.START~q ))

	.dataa(gnd),
	.datab(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.datac(\state_big.START~q ),
	.datad(\u_ADDR_tristimulus_8|out[3]~37_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[3]~53 .lut_mask = 16'hFF30;
defparam \u_ADDR_tristimulus_8|out[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N23
dffeas \u_PC_counter|ABUSI[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_PC_counter|ABUSI[3]~15_combout ),
	.asdata(\u_ADDR_tristimulus_8|out[3]~53_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_PC_counter|always0~0_combout ),
	.ena(\u_PC_counter|ABUSI~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_PC_counter|ABUSI [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[3] .is_wysiwyg = "true";
defparam \u_PC_counter|ABUSI[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N8
cycloneiv_io_ibuf \PROGREM_RAM_OUT_ADDR[3]~input (
	.i(PROGREM_RAM_OUT_ADDR[3]),
	.ibar(gnd),
	.o(\PROGREM_RAM_OUT_ADDR[3]~input_o ));
// synopsys translate_off
defparam \PROGREM_RAM_OUT_ADDR[3]~input .bus_hold = "false";
defparam \PROGREM_RAM_OUT_ADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
cycloneiv_lcell_comb \ABUSI[3]~3 (
// Equation(s):
// \ABUSI[3]~3_combout  = (\state_big.START~q  & (\u_PC_counter|ABUSI [3])) # (!\state_big.START~q  & ((\PROGREM_RAM_OUT_ADDR[3]~input_o )))

	.dataa(gnd),
	.datab(\u_PC_counter|ABUSI [3]),
	.datac(\state_big.START~q ),
	.datad(\PROGREM_RAM_OUT_ADDR[3]~input_o ),
	.cin(gnd),
	.combout(\ABUSI[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSI[3]~3 .lut_mask = 16'hCFC0;
defparam \ABUSI[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y32_N22
cycloneiv_io_ibuf \DATA_RAM_OUT_DIN[2]~input (
	.i(DATA_RAM_OUT_DIN[2]),
	.ibar(gnd),
	.o(\DATA_RAM_OUT_DIN[2]~input_o ));
// synopsys translate_off
defparam \DATA_RAM_OUT_DIN[2]~input .bus_hold = "false";
defparam \DATA_RAM_OUT_DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y32_N9
dffeas \u_register_stack|out_R3[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[2]~52_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R3[2] .is_wysiwyg = "true";
defparam \u_register_stack|out_R3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N3
dffeas \u_register_stack|out_R0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[2]~52_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R0[2] .is_wysiwyg = "true";
defparam \u_register_stack|out_R0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux5~0 (
// Equation(s):
// \u_the_mux_switch_1|Mux5~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & ((\u_register_stack|out_R1 [2]) # ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_register_stack|out_R0 [2] & !\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\u_register_stack|out_R1 [2]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R0 [2]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux5~0 .lut_mask = 16'hCCB8;
defparam \u_the_mux_switch_1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux5~1 (
// Equation(s):
// \u_the_mux_switch_1|Mux5~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & ((\u_the_mux_switch_1|Mux5~0_combout  & ((\u_register_stack|out_R3 [2]))) # (!\u_the_mux_switch_1|Mux5~0_combout  & (\u_register_stack|out_R2 [2])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & (((\u_the_mux_switch_1|Mux5~0_combout ))))

	.dataa(\u_register_stack|out_R2 [2]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\u_register_stack|out_R3 [2]),
	.datad(\u_the_mux_switch_1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux5~1 .lut_mask = 16'hF388;
defparam \u_the_mux_switch_1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[2]~33 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[2]~33_combout  = (\state_big.START~q  & (((\u_the_mux_switch_1|Mux5~1_combout )) # (!\RG_B~q ))) # (!\state_big.START~q  & (\DATA_RAM_OUT_DIN[2]~input_o  & ((\u_the_mux_switch_1|Mux5~1_combout ) # (!\RG_B~q ))))

	.dataa(\state_big.START~q ),
	.datab(\RG_B~q ),
	.datac(\DATA_RAM_OUT_DIN[2]~input_o ),
	.datad(\u_the_mux_switch_1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[2]~33 .lut_mask = 16'hFA32;
defparam \u_ADDR_tristimulus_8|out[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[2]~34 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[2]~34_combout  = (\u_ADDR_tristimulus_8|out[2]~32_combout  & (\u_ADDR_tristimulus_8|out[2]~33_combout  & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [2]) # (!\ADDR_B~q ))))

	.dataa(\u_ADDR_tristimulus_8|out[2]~32_combout ),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [2]),
	.datac(\ADDR_B~q ),
	.datad(\u_ADDR_tristimulus_8|out[2]~33_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[2]~34 .lut_mask = 16'h8A00;
defparam \u_ADDR_tristimulus_8|out[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[2]~52 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[2]~52_combout  = (\u_ADDR_tristimulus_8|out[2]~34_combout ) # ((\state_big.START~q  & !\u_ADDR_tristimulus_8|out[0]~27_combout ))

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.datad(\u_ADDR_tristimulus_8|out[2]~34_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[2]~52 .lut_mask = 16'hFF0C;
defparam \u_ADDR_tristimulus_8|out[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N21
dffeas \u_PC_counter|ABUSI[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_PC_counter|ABUSI[2]~13_combout ),
	.asdata(\u_ADDR_tristimulus_8|out[2]~52_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_PC_counter|always0~0_combout ),
	.ena(\u_PC_counter|ABUSI~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_PC_counter|ABUSI [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[2] .is_wysiwyg = "true";
defparam \u_PC_counter|ABUSI[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y41_N8
cycloneiv_io_ibuf \PROGREM_RAM_OUT_ADDR[2]~input (
	.i(PROGREM_RAM_OUT_ADDR[2]),
	.ibar(gnd),
	.o(\PROGREM_RAM_OUT_ADDR[2]~input_o ));
// synopsys translate_off
defparam \PROGREM_RAM_OUT_ADDR[2]~input .bus_hold = "false";
defparam \PROGREM_RAM_OUT_ADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cycloneiv_lcell_comb \ABUSI[2]~2 (
// Equation(s):
// \ABUSI[2]~2_combout  = (\state_big.START~q  & (\u_PC_counter|ABUSI [2])) # (!\state_big.START~q  & ((\PROGREM_RAM_OUT_ADDR[2]~input_o )))

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(\u_PC_counter|ABUSI [2]),
	.datad(\PROGREM_RAM_OUT_ADDR[2]~input_o ),
	.cin(gnd),
	.combout(\ABUSI[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSI[2]~2 .lut_mask = 16'hF5A0;
defparam \ABUSI[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N11
dffeas \u_register_stack|out_R0[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[7]~57_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R0[7] .is_wysiwyg = "true";
defparam \u_register_stack|out_R0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux0~0 (
// Equation(s):
// \u_the_mux_switch_1|Mux0~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11])))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & 
// ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & (\u_register_stack|out_R2 [7])) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11] & ((\u_register_stack|out_R0 [7])))))

	.dataa(\u_register_stack|out_R2 [7]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R0 [7]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux0~0 .lut_mask = 16'hEE30;
defparam \u_the_mux_switch_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cycloneiv_lcell_comb \u_the_mux_switch_1|Mux0~1 (
// Equation(s):
// \u_the_mux_switch_1|Mux0~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & ((\u_the_mux_switch_1|Mux0~0_combout  & (\u_register_stack|out_R3 [7])) # (!\u_the_mux_switch_1|Mux0~0_combout  & ((\u_register_stack|out_R1 [7]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10] & (((\u_the_mux_switch_1|Mux0~0_combout ))))

	.dataa(\u_register_stack|out_R3 [7]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(\u_register_stack|out_R1 [7]),
	.datad(\u_the_mux_switch_1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_1|Mux0~1 .lut_mask = 16'hBBC0;
defparam \u_the_mux_switch_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[7]~48 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[7]~48_combout  = (\state_big.START~q  & (((\u_the_mux_switch_1|Mux0~1_combout )) # (!\RG_B~q ))) # (!\state_big.START~q  & (\DATA_RAM_OUT_DIN[7]~input_o  & ((\u_the_mux_switch_1|Mux0~1_combout ) # (!\RG_B~q ))))

	.dataa(\state_big.START~q ),
	.datab(\RG_B~q ),
	.datac(\DATA_RAM_OUT_DIN[7]~input_o ),
	.datad(\u_the_mux_switch_1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[7]~48 .lut_mask = 16'hFA32;
defparam \u_ADDR_tristimulus_8|out[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[7]~47 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[7]~47_combout  = (\ALU_B~q  & (\u_ALU|alu_b [7] & ((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [7]) # (!\DATA_RAM_B~q )))) # (!\ALU_B~q  & (((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [7])) # 
// (!\DATA_RAM_B~q )))

	.dataa(\ALU_B~q ),
	.datab(\DATA_RAM_B~q ),
	.datac(\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [7]),
	.datad(\u_ALU|alu_b [7]),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[7]~47 .lut_mask = 16'hF351;
defparam \u_ADDR_tristimulus_8|out[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[7]~49 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[7]~49_combout  = (\u_ADDR_tristimulus_8|out[7]~48_combout  & (\u_ADDR_tristimulus_8|out[7]~47_combout  & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [7]) # (!\ADDR_B~q ))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [7]),
	.datab(\ADDR_B~q ),
	.datac(\u_ADDR_tristimulus_8|out[7]~48_combout ),
	.datad(\u_ADDR_tristimulus_8|out[7]~47_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[7]~49 .lut_mask = 16'hB000;
defparam \u_ADDR_tristimulus_8|out[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[7]~57 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[7]~57_combout  = (\u_ADDR_tristimulus_8|out[7]~49_combout ) # ((!\u_ADDR_tristimulus_8|out[0]~27_combout  & \state_big.START~q ))

	.dataa(gnd),
	.datab(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.datac(\state_big.START~q ),
	.datad(\u_ADDR_tristimulus_8|out[7]~49_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[7]~57 .lut_mask = 16'hFF30;
defparam \u_ADDR_tristimulus_8|out[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N21
dffeas \u_register_stack|out_R1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_ADDR_tristimulus_8|out[7]~57_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_register_stack|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R1[7] .is_wysiwyg = "true";
defparam \u_register_stack|out_R1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
cycloneiv_lcell_comb \u_register_stack|out_R2[7]~feeder (
// Equation(s):
// \u_register_stack|out_R2[7]~feeder_combout  = \u_ADDR_tristimulus_8|out[7]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_ADDR_tristimulus_8|out[7]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_register_stack|out_R2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|out_R2[7]~feeder .lut_mask = 16'hF0F0;
defparam \u_register_stack|out_R2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N13
dffeas \u_register_stack|out_R2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_register_stack|out_R2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_register_stack|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R2[7] .is_wysiwyg = "true";
defparam \u_register_stack|out_R2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux0~0 (
// Equation(s):
// \u_the_mux_switch_2|Mux0~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9])))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & 
// ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & ((\u_register_stack|out_R2 [7]))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (\u_register_stack|out_R0 [7]))))

	.dataa(\u_register_stack|out_R0 [7]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datad(\u_register_stack|out_R2 [7]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux0~0 .lut_mask = 16'hF2C2;
defparam \u_the_mux_switch_2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux0~1 (
// Equation(s):
// \u_the_mux_switch_2|Mux0~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & ((\u_the_mux_switch_2|Mux0~0_combout  & (\u_register_stack|out_R3 [7])) # (!\u_the_mux_switch_2|Mux0~0_combout  & ((\u_register_stack|out_R1 [7]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (((\u_the_mux_switch_2|Mux0~0_combout ))))

	.dataa(\u_register_stack|out_R3 [7]),
	.datab(\u_register_stack|out_R1 [7]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datad(\u_the_mux_switch_2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux0~1 .lut_mask = 16'hAFC0;
defparam \u_the_mux_switch_2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N6
cycloneiv_lcell_comb \u_register_stack|out_R3[3]~feeder (
// Equation(s):
// \u_register_stack|out_R3[3]~feeder_combout  = \u_ADDR_tristimulus_8|out[3]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_ADDR_tristimulus_8|out[3]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_register_stack|out_R3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|out_R3[3]~feeder .lut_mask = 16'hF0F0;
defparam \u_register_stack|out_R3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N7
dffeas \u_register_stack|out_R3[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_register_stack|out_R3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_register_stack|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R3[3] .is_wysiwyg = "true";
defparam \u_register_stack|out_R3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N20
cycloneiv_lcell_comb \u_register_stack|out_R2[3]~feeder (
// Equation(s):
// \u_register_stack|out_R2[3]~feeder_combout  = \u_ADDR_tristimulus_8|out[3]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_ADDR_tristimulus_8|out[3]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_register_stack|out_R2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|out_R2[3]~feeder .lut_mask = 16'hF0F0;
defparam \u_register_stack|out_R2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N21
dffeas \u_register_stack|out_R2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_register_stack|out_R2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_register_stack|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R2[3] .is_wysiwyg = "true";
defparam \u_register_stack|out_R2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N14
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux4~0 (
// Equation(s):
// \u_the_mux_switch_2|Mux4~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9])))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & 
// ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (\u_register_stack|out_R2 [3])) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & ((\u_register_stack|out_R0 [3])))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datab(\u_register_stack|out_R2 [3]),
	.datac(\u_register_stack|out_R0 [3]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux4~0 .lut_mask = 16'hEE50;
defparam \u_the_mux_switch_2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N4
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux4~1 (
// Equation(s):
// \u_the_mux_switch_2|Mux4~1_combout  = (\u_the_mux_switch_2|Mux4~0_combout  & (((\u_register_stack|out_R3 [3]) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8])))) # (!\u_the_mux_switch_2|Mux4~0_combout  & (\u_register_stack|out_R1 [3] & 
// ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\u_register_stack|out_R1 [3]),
	.datab(\u_register_stack|out_R3 [3]),
	.datac(\u_the_mux_switch_2|Mux4~0_combout ),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux4~1 .lut_mask = 16'hCAF0;
defparam \u_the_mux_switch_2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
cycloneiv_lcell_comb \u_register_stack|out_R2[1]~feeder (
// Equation(s):
// \u_register_stack|out_R2[1]~feeder_combout  = \u_ADDR_tristimulus_8|out[1]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_ADDR_tristimulus_8|out[1]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_register_stack|out_R2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_register_stack|out_R2[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_register_stack|out_R2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N9
dffeas \u_register_stack|out_R2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_register_stack|out_R2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_register_stack|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_register_stack|out_R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_register_stack|out_R2[1] .is_wysiwyg = "true";
defparam \u_register_stack|out_R2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux6~0 (
// Equation(s):
// \u_the_mux_switch_2|Mux6~0_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]) # (\u_register_stack|out_R2 [1])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9] & (\u_register_stack|out_R0 [1] & (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [9]),
	.datab(\u_register_stack|out_R0 [1]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datad(\u_register_stack|out_R2 [1]),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux6~0 .lut_mask = 16'hAEA4;
defparam \u_the_mux_switch_2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cycloneiv_lcell_comb \u_the_mux_switch_2|Mux6~1 (
// Equation(s):
// \u_the_mux_switch_2|Mux6~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & ((\u_the_mux_switch_2|Mux6~0_combout  & (\u_register_stack|out_R3 [1])) # (!\u_the_mux_switch_2|Mux6~0_combout  & ((\u_register_stack|out_R1 [1]))))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8] & (((\u_the_mux_switch_2|Mux6~0_combout ))))

	.dataa(\u_register_stack|out_R3 [1]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(\u_register_stack|out_R1 [1]),
	.datad(\u_the_mux_switch_2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\u_the_mux_switch_2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_the_mux_switch_2|Mux6~1 .lut_mask = 16'hBBC0;
defparam \u_the_mux_switch_2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneiv_lcell_comb \u_ALU|Add1~2 (
// Equation(s):
// \u_ALU|Add1~2_combout  = (\u_the_mux_switch_1|Mux6~1_combout  & ((\u_the_mux_switch_2|Mux6~1_combout  & (!\u_ALU|Add1~1 )) # (!\u_the_mux_switch_2|Mux6~1_combout  & (\u_ALU|Add1~1  & VCC)))) # (!\u_the_mux_switch_1|Mux6~1_combout  & 
// ((\u_the_mux_switch_2|Mux6~1_combout  & ((\u_ALU|Add1~1 ) # (GND))) # (!\u_the_mux_switch_2|Mux6~1_combout  & (!\u_ALU|Add1~1 ))))
// \u_ALU|Add1~3  = CARRY((\u_the_mux_switch_1|Mux6~1_combout  & (\u_the_mux_switch_2|Mux6~1_combout  & !\u_ALU|Add1~1 )) # (!\u_the_mux_switch_1|Mux6~1_combout  & ((\u_the_mux_switch_2|Mux6~1_combout ) # (!\u_ALU|Add1~1 ))))

	.dataa(\u_the_mux_switch_1|Mux6~1_combout ),
	.datab(\u_the_mux_switch_2|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add1~1 ),
	.combout(\u_ALU|Add1~2_combout ),
	.cout(\u_ALU|Add1~3 ));
// synopsys translate_off
defparam \u_ALU|Add1~2 .lut_mask = 16'h694D;
defparam \u_ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
cycloneiv_lcell_comb \u_ALU|Add1~4 (
// Equation(s):
// \u_ALU|Add1~4_combout  = ((\u_the_mux_switch_2|Mux5~1_combout  $ (\u_the_mux_switch_1|Mux5~1_combout  $ (\u_ALU|Add1~3 )))) # (GND)
// \u_ALU|Add1~5  = CARRY((\u_the_mux_switch_2|Mux5~1_combout  & (\u_the_mux_switch_1|Mux5~1_combout  & !\u_ALU|Add1~3 )) # (!\u_the_mux_switch_2|Mux5~1_combout  & ((\u_the_mux_switch_1|Mux5~1_combout ) # (!\u_ALU|Add1~3 ))))

	.dataa(\u_the_mux_switch_2|Mux5~1_combout ),
	.datab(\u_the_mux_switch_1|Mux5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add1~3 ),
	.combout(\u_ALU|Add1~4_combout ),
	.cout(\u_ALU|Add1~5 ));
// synopsys translate_off
defparam \u_ALU|Add1~4 .lut_mask = 16'h964D;
defparam \u_ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneiv_lcell_comb \u_ALU|Add1~6 (
// Equation(s):
// \u_ALU|Add1~6_combout  = (\u_the_mux_switch_1|Mux4~1_combout  & ((\u_the_mux_switch_2|Mux4~1_combout  & (!\u_ALU|Add1~5 )) # (!\u_the_mux_switch_2|Mux4~1_combout  & (\u_ALU|Add1~5  & VCC)))) # (!\u_the_mux_switch_1|Mux4~1_combout  & 
// ((\u_the_mux_switch_2|Mux4~1_combout  & ((\u_ALU|Add1~5 ) # (GND))) # (!\u_the_mux_switch_2|Mux4~1_combout  & (!\u_ALU|Add1~5 ))))
// \u_ALU|Add1~7  = CARRY((\u_the_mux_switch_1|Mux4~1_combout  & (\u_the_mux_switch_2|Mux4~1_combout  & !\u_ALU|Add1~5 )) # (!\u_the_mux_switch_1|Mux4~1_combout  & ((\u_the_mux_switch_2|Mux4~1_combout ) # (!\u_ALU|Add1~5 ))))

	.dataa(\u_the_mux_switch_1|Mux4~1_combout ),
	.datab(\u_the_mux_switch_2|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add1~5 ),
	.combout(\u_ALU|Add1~6_combout ),
	.cout(\u_ALU|Add1~7 ));
// synopsys translate_off
defparam \u_ALU|Add1~6 .lut_mask = 16'h694D;
defparam \u_ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneiv_lcell_comb \u_ALU|Add1~8 (
// Equation(s):
// \u_ALU|Add1~8_combout  = ((\u_the_mux_switch_2|Mux3~1_combout  $ (\u_the_mux_switch_1|Mux3~1_combout  $ (\u_ALU|Add1~7 )))) # (GND)
// \u_ALU|Add1~9  = CARRY((\u_the_mux_switch_2|Mux3~1_combout  & (\u_the_mux_switch_1|Mux3~1_combout  & !\u_ALU|Add1~7 )) # (!\u_the_mux_switch_2|Mux3~1_combout  & ((\u_the_mux_switch_1|Mux3~1_combout ) # (!\u_ALU|Add1~7 ))))

	.dataa(\u_the_mux_switch_2|Mux3~1_combout ),
	.datab(\u_the_mux_switch_1|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add1~7 ),
	.combout(\u_ALU|Add1~8_combout ),
	.cout(\u_ALU|Add1~9 ));
// synopsys translate_off
defparam \u_ALU|Add1~8 .lut_mask = 16'h964D;
defparam \u_ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneiv_lcell_comb \u_ALU|Add1~10 (
// Equation(s):
// \u_ALU|Add1~10_combout  = (\u_the_mux_switch_2|Mux2~1_combout  & ((\u_the_mux_switch_1|Mux2~1_combout  & (!\u_ALU|Add1~9 )) # (!\u_the_mux_switch_1|Mux2~1_combout  & ((\u_ALU|Add1~9 ) # (GND))))) # (!\u_the_mux_switch_2|Mux2~1_combout  & 
// ((\u_the_mux_switch_1|Mux2~1_combout  & (\u_ALU|Add1~9  & VCC)) # (!\u_the_mux_switch_1|Mux2~1_combout  & (!\u_ALU|Add1~9 ))))
// \u_ALU|Add1~11  = CARRY((\u_the_mux_switch_2|Mux2~1_combout  & ((!\u_ALU|Add1~9 ) # (!\u_the_mux_switch_1|Mux2~1_combout ))) # (!\u_the_mux_switch_2|Mux2~1_combout  & (!\u_the_mux_switch_1|Mux2~1_combout  & !\u_ALU|Add1~9 )))

	.dataa(\u_the_mux_switch_2|Mux2~1_combout ),
	.datab(\u_the_mux_switch_1|Mux2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_ALU|Add1~9 ),
	.combout(\u_ALU|Add1~10_combout ),
	.cout(\u_ALU|Add1~11 ));
// synopsys translate_off
defparam \u_ALU|Add1~10 .lut_mask = 16'h692B;
defparam \u_ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneiv_lcell_comb \u_ALU|Add1~14 (
// Equation(s):
// \u_ALU|Add1~14_combout  = \u_the_mux_switch_1|Mux0~1_combout  $ (\u_ALU|Add1~13  $ (!\u_the_mux_switch_2|Mux0~1_combout ))

	.dataa(\u_the_mux_switch_1|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_the_mux_switch_2|Mux0~1_combout ),
	.cin(\u_ALU|Add1~13 ),
	.combout(\u_ALU|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|Add1~14 .lut_mask = 16'h5AA5;
defparam \u_ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
cycloneiv_lcell_comb \u_ALU|Add4~14 (
// Equation(s):
// \u_ALU|Add4~14_combout  = \u_ALU|Add4~13  $ (!\u_the_mux_switch_1|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_the_mux_switch_1|Mux0~1_combout ),
	.cin(\u_ALU|Add4~13 ),
	.combout(\u_ALU|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|Add4~14 .lut_mask = 16'hF00F;
defparam \u_ALU|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N30
cycloneiv_lcell_comb \u_ALU|Add3~14 (
// Equation(s):
// \u_ALU|Add3~14_combout  = \u_ALU|Add3~13  $ (\u_the_mux_switch_1|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_the_mux_switch_1|Mux0~1_combout ),
	.cin(\u_ALU|Add3~13 ),
	.combout(\u_ALU|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|Add3~14 .lut_mask = 16'h0FF0;
defparam \u_ALU|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N20
cycloneiv_lcell_comb \u_ALU|SF~0 (
// Equation(s):
// \u_ALU|SF~0_combout  = (\u_ALU|alu_b[4]~0_combout  & (((!\u_ALU|ZF~2_combout )))) # (!\u_ALU|alu_b[4]~0_combout  & ((\u_ALU|ZF~2_combout  & (\u_ALU|alu_b [7])) # (!\u_ALU|ZF~2_combout  & ((\u_ALU|Add3~14_combout )))))

	.dataa(\u_ALU|alu_b[4]~0_combout ),
	.datab(\u_ALU|alu_b [7]),
	.datac(\u_ALU|Add3~14_combout ),
	.datad(\u_ALU|ZF~2_combout ),
	.cin(gnd),
	.combout(\u_ALU|SF~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|SF~0 .lut_mask = 16'h44FA;
defparam \u_ALU|SF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N16
cycloneiv_lcell_comb \u_ALU|SF~1 (
// Equation(s):
// \u_ALU|SF~1_combout  = (\u_ALU|alu_b[4]~0_combout  & ((\u_ALU|SF~0_combout  & (\u_ALU|Add1~14_combout )) # (!\u_ALU|SF~0_combout  & ((\u_ALU|Add4~14_combout ))))) # (!\u_ALU|alu_b[4]~0_combout  & (((\u_ALU|SF~0_combout ))))

	.dataa(\u_ALU|alu_b[4]~0_combout ),
	.datab(\u_ALU|Add1~14_combout ),
	.datac(\u_ALU|Add4~14_combout ),
	.datad(\u_ALU|SF~0_combout ),
	.cin(gnd),
	.combout(\u_ALU|SF~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|SF~1 .lut_mask = 16'hDDA0;
defparam \u_ALU|SF~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N17
dffeas \u_ALU|alu_b[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ALU|SF~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_ALU|alu_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_ALU|alu_b[7] .is_wysiwyg = "true";
defparam \u_ALU|alu_b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneiv_lcell_comb \u_p_test|Mux10~1 (
// Equation(s):
// \u_p_test|Mux10~1_combout  = (micro_addr[1] & (!micro_addr[2] & (\u_ALU|alu_b [7] & micro_addr[3])))

	.dataa(micro_addr[1]),
	.datab(micro_addr[2]),
	.datac(\u_ALU|alu_b [7]),
	.datad(micro_addr[3]),
	.cin(gnd),
	.combout(\u_p_test|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux10~1 .lut_mask = 16'h2000;
defparam \u_p_test|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneiv_lcell_comb \u_p_test|Mux4~0 (
// Equation(s):
// \u_p_test|Mux4~0_combout  = (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12] & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15] $ 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13] & (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15] & \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a 
// [14]))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u_p_test|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux4~0 .lut_mask = 16'h0092;
defparam \u_p_test|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneiv_lcell_comb \u_p_test|Mux10~2 (
// Equation(s):
// \u_p_test|Mux10~2_combout  = ((micro_addr[2]) # ((!micro_addr[4] & \u_p_test|Mux4~0_combout ))) # (!micro_addr[1])

	.dataa(micro_addr[1]),
	.datab(micro_addr[2]),
	.datac(micro_addr[4]),
	.datad(\u_p_test|Mux4~0_combout ),
	.cin(gnd),
	.combout(\u_p_test|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux10~2 .lut_mask = 16'hDFDD;
defparam \u_p_test|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneiv_lcell_comb \u_p_test|Mux10~3 (
// Equation(s):
// \u_p_test|Mux10~3_combout  = (!micro_addr[0] & ((\u_p_test|Mux10~1_combout ) # ((\u_p_test|Mux10~2_combout  & !micro_addr[3]))))

	.dataa(micro_addr[0]),
	.datab(\u_p_test|Mux10~1_combout ),
	.datac(\u_p_test|Mux10~2_combout ),
	.datad(micro_addr[3]),
	.cin(gnd),
	.combout(\u_p_test|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux10~3 .lut_mask = 16'h4454;
defparam \u_p_test|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneiv_lcell_comb \u_p_test|Mux10~4 (
// Equation(s):
// \u_p_test|Mux10~4_combout  = (!\u_p_test|Mux10~0_combout  & (!\u_p_test|Mux10~3_combout  & ((\u_ALU|ZF~q ) # (!\u_micro|micro_op[6]~23_combout ))))

	.dataa(\u_ALU|ZF~q ),
	.datab(\u_p_test|Mux10~0_combout ),
	.datac(\u_micro|micro_op[6]~23_combout ),
	.datad(\u_p_test|Mux10~3_combout ),
	.cin(gnd),
	.combout(\u_p_test|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux10~4 .lut_mask = 16'h0023;
defparam \u_p_test|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N5
dffeas \u_p_test|output_micro_op[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_p_test|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[0] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneiv_lcell_comb \micro_addr~2 (
// Equation(s):
// \micro_addr~2_combout  = (\state_big.START~q  & !\u_p_test|output_micro_op [0])

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\u_p_test|output_micro_op [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro_addr~2 .lut_mask = 16'h0C0C;
defparam \micro_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N23
dffeas \micro_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro_addr~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(micro_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_addr[0] .is_wysiwyg = "true";
defparam \micro_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cycloneiv_lcell_comb \u_p_test|Mux9~3 (
// Equation(s):
// \u_p_test|Mux9~3_combout  = (micro_addr[0] & (!micro_addr[1])) # (!micro_addr[0] & (micro_addr[1] & micro_addr[2]))

	.dataa(gnd),
	.datab(micro_addr[0]),
	.datac(micro_addr[1]),
	.datad(micro_addr[2]),
	.cin(gnd),
	.combout(\u_p_test|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux9~3 .lut_mask = 16'h3C0C;
defparam \u_p_test|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cycloneiv_lcell_comb \u_p_test|Mux9~9 (
// Equation(s):
// \u_p_test|Mux9~9_combout  = (!micro_addr[3] & (!micro_addr[4] & \u_p_test|Mux9~3_combout ))

	.dataa(gnd),
	.datab(micro_addr[3]),
	.datac(micro_addr[4]),
	.datad(\u_p_test|Mux9~3_combout ),
	.cin(gnd),
	.combout(\u_p_test|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux9~9 .lut_mask = 16'h0300;
defparam \u_p_test|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneiv_lcell_comb \u_p_test|Mux7~2 (
// Equation(s):
// \u_p_test|Mux7~2_combout  = (\u_micro|Equal2~0_combout  & (\u_ALU|alu_b [7] & micro_addr[3]))

	.dataa(\u_micro|Equal2~0_combout ),
	.datab(gnd),
	.datac(\u_ALU|alu_b [7]),
	.datad(micro_addr[3]),
	.cin(gnd),
	.combout(\u_p_test|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux7~2 .lut_mask = 16'hA000;
defparam \u_p_test|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cycloneiv_lcell_comb \u_ALU|ZF~10 (
// Equation(s):
// \u_ALU|ZF~10_combout  = (!\u_ALU|Add4~4_combout  & (!\u_ALU|Add4~2_combout  & (!\u_ALU|Add4~6_combout  & !\u_ALU|Add4~8_combout )))

	.dataa(\u_ALU|Add4~4_combout ),
	.datab(\u_ALU|Add4~2_combout ),
	.datac(\u_ALU|Add4~6_combout ),
	.datad(\u_ALU|Add4~8_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~10 .lut_mask = 16'h0001;
defparam \u_ALU|ZF~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N4
cycloneiv_lcell_comb \u_ALU|ZF~11 (
// Equation(s):
// \u_ALU|ZF~11_combout  = (!\u_ALU|Add4~10_combout  & (!\u_ALU|Add4~14_combout  & (!\u_ALU|Add4~12_combout  & \u_ALU|ZF~10_combout )))

	.dataa(\u_ALU|Add4~10_combout ),
	.datab(\u_ALU|Add4~14_combout ),
	.datac(\u_ALU|Add4~12_combout ),
	.datad(\u_ALU|ZF~10_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~11 .lut_mask = 16'h0100;
defparam \u_ALU|ZF~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneiv_lcell_comb \u_ALU|ZF~4 (
// Equation(s):
// \u_ALU|ZF~4_combout  = (!\u_ALU|Add1~0_combout  & (\sub~q  & (!\u_ALU|Add1~4_combout  & !\u_ALU|Add1~2_combout )))

	.dataa(\u_ALU|Add1~0_combout ),
	.datab(\sub~q ),
	.datac(\u_ALU|Add1~4_combout ),
	.datad(\u_ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~4 .lut_mask = 16'h0004;
defparam \u_ALU|ZF~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneiv_lcell_comb \u_ALU|ZF~5 (
// Equation(s):
// \u_ALU|ZF~5_combout  = (!\u_ALU|Add1~12_combout  & (!\u_ALU|Add1~6_combout  & (!\u_ALU|Add1~8_combout  & !\u_ALU|Add1~10_combout )))

	.dataa(\u_ALU|Add1~12_combout ),
	.datab(\u_ALU|Add1~6_combout ),
	.datac(\u_ALU|Add1~8_combout ),
	.datad(\u_ALU|Add1~10_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~5 .lut_mask = 16'h0001;
defparam \u_ALU|ZF~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N22
cycloneiv_lcell_comb \u_ALU|ZF~6 (
// Equation(s):
// \u_ALU|ZF~6_combout  = (\u_ALU|ZF~3_combout ) # ((\u_ALU|ZF~4_combout  & (\u_ALU|ZF~5_combout  & !\u_ALU|Add1~14_combout )))

	.dataa(\u_ALU|ZF~3_combout ),
	.datab(\u_ALU|ZF~4_combout ),
	.datac(\u_ALU|ZF~5_combout ),
	.datad(\u_ALU|Add1~14_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~6 .lut_mask = 16'hAAEA;
defparam \u_ALU|ZF~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
cycloneiv_lcell_comb \u_ALU|ZF~7 (
// Equation(s):
// \u_ALU|ZF~7_combout  = (!\sub~q  & (\inc~q  & (!\u_ALU|Add3~2_combout  & !\u_ALU|Add3~0_combout )))

	.dataa(\sub~q ),
	.datab(\inc~q ),
	.datac(\u_ALU|Add3~2_combout ),
	.datad(\u_ALU|Add3~0_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~7 .lut_mask = 16'h0004;
defparam \u_ALU|ZF~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
cycloneiv_lcell_comb \u_ALU|ZF~8 (
// Equation(s):
// \u_ALU|ZF~8_combout  = (!\u_ALU|Add3~10_combout  & (!\u_ALU|Add3~4_combout  & (!\u_ALU|Add3~6_combout  & !\u_ALU|Add3~8_combout )))

	.dataa(\u_ALU|Add3~10_combout ),
	.datab(\u_ALU|Add3~4_combout ),
	.datac(\u_ALU|Add3~6_combout ),
	.datad(\u_ALU|Add3~8_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~8 .lut_mask = 16'h0001;
defparam \u_ALU|ZF~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
cycloneiv_lcell_comb \u_ALU|ZF~9 (
// Equation(s):
// \u_ALU|ZF~9_combout  = (!\u_ALU|Add3~14_combout  & (\u_ALU|ZF~7_combout  & (!\u_ALU|Add3~12_combout  & \u_ALU|ZF~8_combout )))

	.dataa(\u_ALU|Add3~14_combout ),
	.datab(\u_ALU|ZF~7_combout ),
	.datac(\u_ALU|Add3~12_combout ),
	.datad(\u_ALU|ZF~8_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~9 .lut_mask = 16'h0400;
defparam \u_ALU|ZF~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
cycloneiv_lcell_comb \u_ALU|ZF~12 (
// Equation(s):
// \u_ALU|ZF~12_combout  = (\u_ALU|ZF~6_combout ) # ((\u_ALU|ZF~9_combout ) # ((\u_ALU|ZF~13_combout  & \u_ALU|ZF~11_combout )))

	.dataa(\u_ALU|ZF~13_combout ),
	.datab(\u_ALU|ZF~11_combout ),
	.datac(\u_ALU|ZF~6_combout ),
	.datad(\u_ALU|ZF~9_combout ),
	.cin(gnd),
	.combout(\u_ALU|ZF~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|ZF~12 .lut_mask = 16'hFFF8;
defparam \u_ALU|ZF~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N31
dffeas \u_ALU|ZF (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ALU|ZF~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_ALU|ZF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_ALU|ZF .is_wysiwyg = "true";
defparam \u_ALU|ZF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneiv_lcell_comb \u_p_test|output_micro_op[2]~0 (
// Equation(s):
// \u_p_test|output_micro_op[2]~0_combout  = (\u_micro|micro_op[6]~23_combout  & ((\u_ALU|ZF~q ))) # (!\u_micro|micro_op[6]~23_combout  & (!\u_p_test|Mux7~2_combout ))

	.dataa(gnd),
	.datab(\u_micro|micro_op[6]~23_combout ),
	.datac(\u_p_test|Mux7~2_combout ),
	.datad(\u_ALU|ZF~q ),
	.cin(gnd),
	.combout(\u_p_test|output_micro_op[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|output_micro_op[2]~0 .lut_mask = 16'hCF03;
defparam \u_p_test|output_micro_op[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cycloneiv_lcell_comb \u_p_test|output_micro_op[2]~3 (
// Equation(s):
// \u_p_test|output_micro_op[2]~3_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14] & (((!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13] & \u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15] $ (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12]) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a 
// [13])))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\u_p_test|output_micro_op[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|output_micro_op[2]~3 .lut_mask = 16'h1C23;
defparam \u_p_test|output_micro_op[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneiv_lcell_comb \u_p_test|output_micro_op[2]~4 (
// Equation(s):
// \u_p_test|output_micro_op[2]~4_combout  = (micro_addr[3] & (\u_p_test|output_micro_op[2]~0_combout )) # (!micro_addr[3] & ((\u_micro|Equal2~0_combout  & ((\u_p_test|output_micro_op[2]~3_combout ))) # (!\u_micro|Equal2~0_combout  & 
// (\u_p_test|output_micro_op[2]~0_combout ))))

	.dataa(micro_addr[3]),
	.datab(\u_p_test|output_micro_op[2]~0_combout ),
	.datac(\u_micro|Equal2~0_combout ),
	.datad(\u_p_test|output_micro_op[2]~3_combout ),
	.cin(gnd),
	.combout(\u_p_test|output_micro_op[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|output_micro_op[2]~4 .lut_mask = 16'hDC8C;
defparam \u_p_test|output_micro_op[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneiv_lcell_comb \u_p_test|Mux9~6 (
// Equation(s):
// \u_p_test|Mux9~6_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12] & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13] & ((!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13] & (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14])))) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12] & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a 
// [14] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13])) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14] & ((!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\u_p_test|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux9~6 .lut_mask = 16'h42F3;
defparam \u_p_test|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneiv_lcell_comb \u_p_test|Mux9~7 (
// Equation(s):
// \u_p_test|Mux9~7_combout  = (\u_micro|Equal2~0_combout  & ((micro_addr[3]) # (\u_p_test|Mux9~6_combout )))

	.dataa(gnd),
	.datab(micro_addr[3]),
	.datac(\u_micro|Equal2~0_combout ),
	.datad(\u_p_test|Mux9~6_combout ),
	.cin(gnd),
	.combout(\u_p_test|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux9~7 .lut_mask = 16'hF0C0;
defparam \u_p_test|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cycloneiv_lcell_comb \u_p_test|Mux9~8 (
// Equation(s):
// \u_p_test|Mux9~8_combout  = (\u_p_test|output_micro_op[2]~4_combout  & (\u_p_test|Mux9~9_combout )) # (!\u_p_test|output_micro_op[2]~4_combout  & ((\u_p_test|Mux9~7_combout )))

	.dataa(gnd),
	.datab(\u_p_test|Mux9~9_combout ),
	.datac(\u_p_test|output_micro_op[2]~4_combout ),
	.datad(\u_p_test|Mux9~7_combout ),
	.cin(gnd),
	.combout(\u_p_test|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux9~8 .lut_mask = 16'hCFC0;
defparam \u_p_test|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N9
dffeas \u_p_test|output_micro_op[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_p_test|Mux9~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[1] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N14
cycloneiv_lcell_comb \micro_addr~4 (
// Equation(s):
// \micro_addr~4_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [1])

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(\u_p_test|output_micro_op [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \micro_addr~4 .lut_mask = 16'hA0A0;
defparam \micro_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N15
dffeas \micro_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro_addr~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(micro_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_addr[1] .is_wysiwyg = "true";
defparam \micro_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneiv_lcell_comb \u_micro|Equal5~0 (
// Equation(s):
// \u_micro|Equal5~0_combout  = (micro_addr[2] & (\u_micro|Equal1~0_combout  & !micro_addr[1]))

	.dataa(gnd),
	.datab(micro_addr[2]),
	.datac(\u_micro|Equal1~0_combout ),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_micro|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|Equal5~0 .lut_mask = 16'h00C0;
defparam \u_micro|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneiv_lcell_comb \u_micro|micro_op~26 (
// Equation(s):
// \u_micro|micro_op~26_combout  = (\u_micro|Equal5~0_combout ) # ((\u_micro|micro_op[9]~8_combout  & (\u_micro|Equal0~0_combout  & !micro_addr[3])))

	.dataa(\u_micro|micro_op[9]~8_combout ),
	.datab(\u_micro|Equal0~0_combout ),
	.datac(\u_micro|Equal5~0_combout ),
	.datad(micro_addr[3]),
	.cin(gnd),
	.combout(\u_micro|micro_op~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op~26 .lut_mask = 16'hF0F8;
defparam \u_micro|micro_op~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
cycloneiv_lcell_comb \u_p_test|output_micro_op[2]~1 (
// Equation(s):
// \u_p_test|output_micro_op[2]~1_combout  = (micro_addr[2] & (!micro_addr[0] & !micro_addr[1])) # (!micro_addr[2] & ((micro_addr[1])))

	.dataa(gnd),
	.datab(micro_addr[2]),
	.datac(micro_addr[0]),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_p_test|output_micro_op[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|output_micro_op[2]~1 .lut_mask = 16'h330C;
defparam \u_p_test|output_micro_op[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
cycloneiv_lcell_comb \u_p_test|output_micro_op[2]~5 (
// Equation(s):
// \u_p_test|output_micro_op[2]~5_combout  = (!micro_addr[4] & (\u_p_test|output_micro_op[2]~1_combout  & !micro_addr[3]))

	.dataa(micro_addr[4]),
	.datab(gnd),
	.datac(\u_p_test|output_micro_op[2]~1_combout ),
	.datad(micro_addr[3]),
	.cin(gnd),
	.combout(\u_p_test|output_micro_op[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|output_micro_op[2]~5 .lut_mask = 16'h0050;
defparam \u_p_test|output_micro_op[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneiv_lcell_comb \u_p_test|output_micro_op[2]~2 (
// Equation(s):
// \u_p_test|output_micro_op[2]~2_combout  = (!\u_micro|Equal1~1_combout  & (\u_p_test|output_micro_op[2]~0_combout  & (!\u_p_test|output_micro_op[2]~5_combout  & !\u_micro|Equal0~1_combout )))

	.dataa(\u_micro|Equal1~1_combout ),
	.datab(\u_p_test|output_micro_op[2]~0_combout ),
	.datac(\u_p_test|output_micro_op[2]~5_combout ),
	.datad(\u_micro|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_p_test|output_micro_op[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|output_micro_op[2]~2 .lut_mask = 16'h0004;
defparam \u_p_test|output_micro_op[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneiv_lcell_comb \u_p_test|Mux8~0 (
// Equation(s):
// \u_p_test|Mux8~0_combout  = (\u_p_test|output_micro_op[2]~2_combout  & ((\u_micro|micro_op~26_combout ))) # (!\u_p_test|output_micro_op[2]~2_combout  & (micro_addr[2]))

	.dataa(gnd),
	.datab(micro_addr[2]),
	.datac(\u_micro|micro_op~26_combout ),
	.datad(\u_p_test|output_micro_op[2]~2_combout ),
	.cin(gnd),
	.combout(\u_p_test|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux8~0 .lut_mask = 16'hF0CC;
defparam \u_p_test|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneiv_lcell_comb \u_p_test|Mux8~1 (
// Equation(s):
// \u_p_test|Mux8~1_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13] & ((!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12])))) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14] & (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15] & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13]) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a 
// [12]))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u_p_test|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux8~1 .lut_mask = 16'h08AC;
defparam \u_p_test|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneiv_lcell_comb \u_p_test|Mux8~2 (
// Equation(s):
// \u_p_test|Mux8~2_combout  = ((micro_addr[0]) # ((!micro_addr[3] & \u_p_test|Mux8~1_combout ))) # (!micro_addr[1])

	.dataa(micro_addr[1]),
	.datab(micro_addr[3]),
	.datac(micro_addr[0]),
	.datad(\u_p_test|Mux8~1_combout ),
	.cin(gnd),
	.combout(\u_p_test|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux8~2 .lut_mask = 16'hF7F5;
defparam \u_p_test|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneiv_lcell_comb \u_p_test|Mux8~3 (
// Equation(s):
// \u_p_test|Mux8~3_combout  = (\u_p_test|Mux8~0_combout ) # ((!\u_p_test|output_micro_op[2]~4_combout  & (\u_p_test|Mux8~2_combout  & !\u_p_test|output_micro_op[2]~2_combout )))

	.dataa(\u_p_test|output_micro_op[2]~4_combout ),
	.datab(\u_p_test|Mux8~0_combout ),
	.datac(\u_p_test|Mux8~2_combout ),
	.datad(\u_p_test|output_micro_op[2]~2_combout ),
	.cin(gnd),
	.combout(\u_p_test|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux8~3 .lut_mask = 16'hCCDC;
defparam \u_p_test|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N21
dffeas \u_p_test|output_micro_op[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_p_test|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[2] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cycloneiv_lcell_comb \micro_addr~3 (
// Equation(s):
// \micro_addr~3_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [2])

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_p_test|output_micro_op [2]),
	.cin(gnd),
	.combout(\micro_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \micro_addr~3 .lut_mask = 16'hAA00;
defparam \micro_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N1
dffeas \micro_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro_addr~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(micro_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_addr[2] .is_wysiwyg = "true";
defparam \micro_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneiv_lcell_comb \u_micro|micro_op[6]~23 (
// Equation(s):
// \u_micro|micro_op[6]~23_combout  = (micro_addr[3] & (\u_micro|Equal0~0_combout  & (micro_addr[2] & !micro_addr[1])))

	.dataa(micro_addr[3]),
	.datab(\u_micro|Equal0~0_combout ),
	.datac(micro_addr[2]),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_micro|micro_op[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[6]~23 .lut_mask = 16'h0080;
defparam \u_micro|micro_op[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cycloneiv_lcell_comb \u_p_test|Mux7~0 (
// Equation(s):
// \u_p_test|Mux7~0_combout  = (\u_micro|Equal2~0_combout  & ((micro_addr[3] & ((\u_ALU|alu_b [7]))) # (!micro_addr[3] & (\u_p_test|Mux1~0_combout ))))

	.dataa(\u_p_test|Mux1~0_combout ),
	.datab(micro_addr[3]),
	.datac(\u_micro|Equal2~0_combout ),
	.datad(\u_ALU|alu_b [7]),
	.cin(gnd),
	.combout(\u_p_test|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux7~0 .lut_mask = 16'hE020;
defparam \u_p_test|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneiv_lcell_comb \u_p_test|Mux7~1 (
// Equation(s):
// \u_p_test|Mux7~1_combout  = (\u_micro|micro_op[6]~23_combout  & (!\u_ALU|ZF~q )) # (!\u_micro|micro_op[6]~23_combout  & ((\u_p_test|Mux7~0_combout )))

	.dataa(\u_ALU|ZF~q ),
	.datab(gnd),
	.datac(\u_micro|micro_op[6]~23_combout ),
	.datad(\u_p_test|Mux7~0_combout ),
	.cin(gnd),
	.combout(\u_p_test|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_p_test|Mux7~1 .lut_mask = 16'h5F50;
defparam \u_p_test|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \u_p_test|output_micro_op[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_p_test|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[3] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneiv_lcell_comb \micro_addr~0 (
// Equation(s):
// \micro_addr~0_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [3])

	.dataa(gnd),
	.datab(\state_big.START~q ),
	.datac(\u_p_test|output_micro_op [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro_addr~0 .lut_mask = 16'hC0C0;
defparam \micro_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N29
dffeas \micro_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro_addr~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(micro_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_addr[3] .is_wysiwyg = "true";
defparam \micro_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cycloneiv_lcell_comb \u_micro|micro_op[11]~24 (
// Equation(s):
// \u_micro|micro_op[11]~24_combout  = (\u_micro|micro_op~13_combout  & (!micro_addr[4] & ((micro_addr[3]) # (micro_addr[2]))))

	.dataa(\u_micro|micro_op~13_combout ),
	.datab(micro_addr[3]),
	.datac(micro_addr[4]),
	.datad(micro_addr[2]),
	.cin(gnd),
	.combout(\u_micro|micro_op[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[11]~24 .lut_mask = 16'h0A08;
defparam \u_micro|micro_op[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cycloneiv_lcell_comb \u_micro|micro_op[11]~14 (
// Equation(s):
// \u_micro|micro_op[11]~14_combout  = (\u_micro|micro_op[11]~24_combout ) # ((\u_micro|Equal1~0_combout  & (micro_addr[1] & !micro_addr[2])))

	.dataa(\u_micro|Equal1~0_combout ),
	.datab(\u_micro|micro_op[11]~24_combout ),
	.datac(micro_addr[1]),
	.datad(micro_addr[2]),
	.cin(gnd),
	.combout(\u_micro|micro_op[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[11]~14 .lut_mask = 16'hCCEC;
defparam \u_micro|micro_op[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N27
dffeas \u_p_test|output_micro_op[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[11]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[11] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneiv_lcell_comb \ADDR_B~0 (
// Equation(s):
// \ADDR_B~0_combout  = (\state_big.START~q  & \u_p_test|output_micro_op [11])

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(\u_p_test|output_micro_op [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADDR_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR_B~0 .lut_mask = 16'hA0A0;
defparam \ADDR_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N19
dffeas ADDR_B(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ADDR_B~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ADDR_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam ADDR_B.is_wysiwyg = "true";
defparam ADDR_B.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[0]~27 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[0]~27_combout  = (\DATA_RAM_B~q ) # ((\ADDR_B~q ) # ((\RG_B~q ) # (\ALU_B~q )))

	.dataa(\DATA_RAM_B~q ),
	.datab(\ADDR_B~q ),
	.datac(\RG_B~q ),
	.datad(\ALU_B~q ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[0]~27 .lut_mask = 16'hFFFE;
defparam \u_ADDR_tristimulus_8|out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N26
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[0]~50 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[0]~50_combout  = (\u_ADDR_tristimulus_8|out[0]~26_combout ) # ((!\u_ADDR_tristimulus_8|out[0]~27_combout  & \state_big.START~q ))

	.dataa(gnd),
	.datab(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.datac(\state_big.START~q ),
	.datad(\u_ADDR_tristimulus_8|out[0]~26_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[0]~50 .lut_mask = 16'hFF30;
defparam \u_ADDR_tristimulus_8|out[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N17
dffeas \u_PC_counter|ABUSI[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_PC_counter|ABUSI[0]~8_combout ),
	.asdata(\u_ADDR_tristimulus_8|out[0]~50_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_PC_counter|always0~0_combout ),
	.ena(\u_PC_counter|ABUSI~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_PC_counter|ABUSI [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[0] .is_wysiwyg = "true";
defparam \u_PC_counter|ABUSI[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N19
dffeas \u_PC_counter|ABUSI[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_PC_counter|ABUSI[1]~11_combout ),
	.asdata(\u_ADDR_tristimulus_8|out[1]~51_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_PC_counter|always0~0_combout ),
	.ena(\u_PC_counter|ABUSI~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_PC_counter|ABUSI [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_PC_counter|ABUSI[1] .is_wysiwyg = "true";
defparam \u_PC_counter|ABUSI[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
cycloneiv_lcell_comb \ABUSI[1]~1 (
// Equation(s):
// \ABUSI[1]~1_combout  = (\state_big.START~q  & ((\u_PC_counter|ABUSI [1]))) # (!\state_big.START~q  & (\PROGREM_RAM_OUT_ADDR[1]~input_o ))

	.dataa(\state_big.START~q ),
	.datab(gnd),
	.datac(\PROGREM_RAM_OUT_ADDR[1]~input_o ),
	.datad(\u_PC_counter|ABUSI [1]),
	.cin(gnd),
	.combout(\ABUSI[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ABUSI[1]~1 .lut_mask = 16'hFA50;
defparam \ABUSI[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneiv_lcell_comb \state_big~7 (
// Equation(s):
// \state_big~7_combout  = (\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13]) # (((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12]) # (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14])) # 
// (!\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [13]),
	.datab(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [15]),
	.datac(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\state_big~7_combout ),
	.cout());
// synopsys translate_off
defparam \state_big~7 .lut_mask = 16'hFFBF;
defparam \state_big~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
cycloneiv_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (!\PROGREM_DIN[12]~input_o  & (\PROGREM_DIN[15]~input_o  & (\PROGREM_DIN[14]~input_o  & !\PROGREM_DIN[13]~input_o )))

	.dataa(\PROGREM_DIN[12]~input_o ),
	.datab(\PROGREM_DIN[15]~input_o ),
	.datac(\PROGREM_DIN[14]~input_o ),
	.datad(\PROGREM_DIN[13]~input_o ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h0040;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneiv_lcell_comb \state_big~8 (
// Equation(s):
// \state_big~8_combout  = (\state_big.START~q  & (\state_big~7_combout )) # (!\state_big.START~q  & ((\always0~2_combout )))

	.dataa(gnd),
	.datab(\state_big~7_combout ),
	.datac(\state_big.START~q ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\state_big~8_combout ),
	.cout());
// synopsys translate_off
defparam \state_big~8 .lut_mask = 16'hCFC0;
defparam \state_big~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \state_big.START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_big~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_big.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_big.START .is_wysiwyg = "true";
defparam \state_big.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cycloneiv_lcell_comb \micro_addr~1 (
// Equation(s):
// \micro_addr~1_combout  = (\u_p_test|output_micro_op [4] & \state_big.START~q )

	.dataa(\u_p_test|output_micro_op [4]),
	.datab(gnd),
	.datac(\state_big.START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\micro_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro_addr~1 .lut_mask = 16'hA0A0;
defparam \micro_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N31
dffeas \micro_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\micro_addr~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(micro_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_addr[4] .is_wysiwyg = "true";
defparam \micro_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneiv_lcell_comb \u_micro|Equal0~0 (
// Equation(s):
// \u_micro|Equal0~0_combout  = (!micro_addr[4] & !micro_addr[0])

	.dataa(gnd),
	.datab(micro_addr[4]),
	.datac(gnd),
	.datad(micro_addr[0]),
	.cin(gnd),
	.combout(\u_micro|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|Equal0~0 .lut_mask = 16'h0033;
defparam \u_micro|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneiv_lcell_comb \u_micro|Equal0~1 (
// Equation(s):
// \u_micro|Equal0~1_combout  = (!micro_addr[3] & (\u_micro|Equal0~0_combout  & (!micro_addr[2] & !micro_addr[1])))

	.dataa(micro_addr[3]),
	.datab(\u_micro|Equal0~0_combout ),
	.datac(micro_addr[2]),
	.datad(micro_addr[1]),
	.cin(gnd),
	.combout(\u_micro|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|Equal0~1 .lut_mask = 16'h0004;
defparam \u_micro|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneiv_lcell_comb \u_micro|micro_op[20]~21 (
// Equation(s):
// \u_micro|micro_op[20]~21_combout  = (!\u_micro|Equal0~1_combout  & !\u_p_test|Mux10~0_combout )

	.dataa(gnd),
	.datab(\u_micro|Equal0~1_combout ),
	.datac(gnd),
	.datad(\u_p_test|Mux10~0_combout ),
	.cin(gnd),
	.combout(\u_micro|micro_op[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_micro|micro_op[20]~21 .lut_mask = 16'h0033;
defparam \u_micro|micro_op[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N17
dffeas \u_p_test|output_micro_op[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_micro|micro_op[20]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_p_test|output_micro_op [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_p_test|output_micro_op[20] .is_wysiwyg = "true";
defparam \u_p_test|output_micro_op[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cycloneiv_lcell_comb \PROGREM_RD~0 (
// Equation(s):
// \PROGREM_RD~0_combout  = (!\u_p_test|output_micro_op [20] & \state_big.START~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_p_test|output_micro_op [20]),
	.datad(\state_big.START~q ),
	.cin(gnd),
	.combout(\PROGREM_RD~0_combout ),
	.cout());
// synopsys translate_off
defparam \PROGREM_RD~0 .lut_mask = 16'h0F00;
defparam \PROGREM_RD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N15
dffeas PROGREM_RD(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PROGREM_RD~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PROGREM_RD~q ),
	.prn(vcc));
// synopsys translate_off
defparam PROGREM_RD.is_wysiwyg = "true";
defparam PROGREM_RD.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N30
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[0]~25 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[0]~25_combout  = (\DATA_RAM_OUT_DIN[0]~input_o  & (((\u_the_mux_switch_1|Mux7~1_combout )) # (!\RG_B~q ))) # (!\DATA_RAM_OUT_DIN[0]~input_o  & (\state_big.START~q  & ((\u_the_mux_switch_1|Mux7~1_combout ) # (!\RG_B~q ))))

	.dataa(\DATA_RAM_OUT_DIN[0]~input_o ),
	.datab(\RG_B~q ),
	.datac(\state_big.START~q ),
	.datad(\u_the_mux_switch_1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[0]~25 .lut_mask = 16'hFA32;
defparam \u_ADDR_tristimulus_8|out[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
cycloneiv_lcell_comb \u_ALU|alu_b~1 (
// Equation(s):
// \u_ALU|alu_b~1_combout  = (\u_ALU|alu_b[4]~0_combout  & (((\u_ALU|Add4~0_combout )) # (!\u_ALU|ZF~2_combout ))) # (!\u_ALU|alu_b[4]~0_combout  & (\u_ALU|ZF~2_combout  & (\u_ALU|alu_b [0])))

	.dataa(\u_ALU|alu_b[4]~0_combout ),
	.datab(\u_ALU|ZF~2_combout ),
	.datac(\u_ALU|alu_b [0]),
	.datad(\u_ALU|Add4~0_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~1 .lut_mask = 16'hEA62;
defparam \u_ALU|alu_b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
cycloneiv_lcell_comb \u_ALU|alu_b~2 (
// Equation(s):
// \u_ALU|alu_b~2_combout  = (\u_ALU|ZF~2_combout  & (((\u_ALU|alu_b~1_combout )))) # (!\u_ALU|ZF~2_combout  & ((\u_ALU|alu_b~1_combout  & (\u_ALU|Add1~0_combout )) # (!\u_ALU|alu_b~1_combout  & ((\u_ALU|Add3~0_combout )))))

	.dataa(\u_ALU|Add1~0_combout ),
	.datab(\u_ALU|ZF~2_combout ),
	.datac(\u_ALU|alu_b~1_combout ),
	.datad(\u_ALU|Add3~0_combout ),
	.cin(gnd),
	.combout(\u_ALU|alu_b~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_ALU|alu_b~2 .lut_mask = 16'hE3E0;
defparam \u_ALU|alu_b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N9
dffeas \u_ALU|alu_b[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_ALU|alu_b~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_ALU|alu_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_ALU|alu_b[0] .is_wysiwyg = "true";
defparam \u_ALU|alu_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N24
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[0]~24 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[0]~24_combout  = (\ALU_B~q  & (\u_ALU|alu_b [0] & ((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [0]) # (!\DATA_RAM_B~q )))) # (!\ALU_B~q  & (((\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [0])) # 
// (!\DATA_RAM_B~q )))

	.dataa(\ALU_B~q ),
	.datab(\DATA_RAM_B~q ),
	.datac(\u_ALU|alu_b [0]),
	.datad(\u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[0]~24 .lut_mask = 16'hF531;
defparam \u_ADDR_tristimulus_8|out[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N28
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[0]~26 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[0]~26_combout  = (\u_ADDR_tristimulus_8|out[0]~25_combout  & (\u_ADDR_tristimulus_8|out[0]~24_combout  & ((\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [0]) # (!\ADDR_B~q ))))

	.dataa(\u_PROGRAM_RAM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ADDR_B~q ),
	.datac(\u_ADDR_tristimulus_8|out[0]~25_combout ),
	.datad(\u_ADDR_tristimulus_8|out[0]~24_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[0]~26 .lut_mask = 16'hB000;
defparam \u_ADDR_tristimulus_8|out[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneiv_lcell_comb \u_ADDR_tristimulus_8|out[0]~28 (
// Equation(s):
// \u_ADDR_tristimulus_8|out[0]~28_combout  = (\u_ADDR_tristimulus_8|out[0]~27_combout ) # (!\state_big.START~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_big.START~q ),
	.datad(\u_ADDR_tristimulus_8|out[0]~27_combout ),
	.cin(gnd),
	.combout(\u_ADDR_tristimulus_8|out[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_ADDR_tristimulus_8|out[0]~28 .lut_mask = 16'hFF0F;
defparam \u_ADDR_tristimulus_8|out[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneiv_io_ibuf \PROGREM_SRAM_out_CS_D~input (
	.i(PROGREM_SRAM_out_CS_D),
	.ibar(gnd),
	.o(\PROGREM_SRAM_out_CS_D~input_o ));
// synopsys translate_off
defparam \PROGREM_SRAM_out_CS_D~input .bus_hold = "false";
defparam \PROGREM_SRAM_out_CS_D~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneiv_io_ibuf \DATA_RAM_SRAM_out_CS_D~input (
	.i(DATA_RAM_SRAM_out_CS_D),
	.ibar(gnd),
	.o(\DATA_RAM_SRAM_out_CS_D~input_o ));
// synopsys translate_off
defparam \DATA_RAM_SRAM_out_CS_D~input .bus_hold = "false";
defparam \DATA_RAM_SRAM_out_CS_D~input .simulate_z_as = "z";
// synopsys translate_on

assign out_to_wave[0] = \out_to_wave[0]~output_o ;

assign out_to_wave[1] = \out_to_wave[1]~output_o ;

assign out_to_wave[2] = \out_to_wave[2]~output_o ;

assign out_to_wave[3] = \out_to_wave[3]~output_o ;

assign out_to_wave[4] = \out_to_wave[4]~output_o ;

assign out_to_wave[5] = \out_to_wave[5]~output_o ;

assign out_to_wave[6] = \out_to_wave[6]~output_o ;

assign out_to_wave[7] = \out_to_wave[7]~output_o ;

endmodule
