# Cyclic-redundancy-Checker
This is the Verilog implementation of a cyclic redundancy checker (CRC), using FPGA technology on the Basys 3 Artix-7 FPGA board. A 16-bit CRC-CCITT parallel implementation is used here, which is essential for error-free transmission of data.
