// Seed: 895259316
module module_0 #(
    parameter id_4 = 32'd91,
    parameter id_6 = 32'd10
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  wire _id_4;
  logic id_5, _id_6;
  parameter id_7 = 1 ** -1 - 1;
  logic [id_4 : id_6] id_8, id_9 = -1;
  wire  id_10;
  logic id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd29
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  wire [id_1 : id_1  >  1] id_4;
  wire id_5, id_6;
endmodule
