// Seed: 4020350207
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3, id_4, id_5;
endmodule
module module_1;
  logic [7:0] id_1 = id_1;
  wire id_3;
  module_0 modCall_1 (id_3);
  id_4(
      .id_0(id_3)
  ); id_5(
      .id_0(id_4),
      .id_1(id_3),
      .id_2(-1),
      .id_3(1),
      .id_4(id_3),
      .id_5(1),
      .id_6(-1),
      .id_7(-1'b0),
      .id_8(""),
      .id_9(id_1[1]),
      .id_10(id_4),
      .id_11(id_1)
  );
  wire id_6;
  tri0 id_7;
  wire id_8, id_9;
  assign id_7 = 1;
  wire id_10;
  always @*
  `define pp_11 0
endmodule
