{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_rst_n_out",
					"strict" : false
				},
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_led[0]",
					"strict" : false
				},
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_led[1]",
					"strict" : false
				},
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_led[2]",
					"strict" : false
				},
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_led[3]",
					"strict" : false
				},
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_led[4]",
					"strict" : false
				},
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1",
					"strict" : false
				},
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[0]",
					"strict" : false
				},
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1[1]",
					"strict" : false
				},
				{
					"name" : "clk_clk",
					"strict" : false
				},
				{
					"name" : "lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1",
					"strict" : false
				},
				{
					"name" : "reset_reset_n",
					"strict" : false
				},
				{
					"name" : "altera_reserved_tms",
					"strict" : false
				},
				{
					"name" : "altera_reserved_tck",
					"strict" : false
				},
				{
					"name" : "altera_reserved_tdi",
					"strict" : false
				},
				{
					"name" : "altera_reserved_tdo",
					"strict" : false
				}
			]
		}
	]
}