ble_pack PCH_PWRGD.count_RNIGIDI3_0_0_LC_1_1_0 { PCH_PWRGD.count_RNIGIDI3_0[0] }
ble_pack PCH_PWRGD.count_RNI2FVK5_15_LC_1_1_1 { PCH_PWRGD.count_RNI2FVK5[15] }
ble_pack PCH_PWRGD.count_15_LC_1_1_2 { PCH_PWRGD.count_15_THRU_LUT4_0, PCH_PWRGD.count[15] }
ble_pack PCH_PWRGD.count_RNIU8TK5_13_LC_1_1_3 { PCH_PWRGD.count_RNIU8TK5[13] }
ble_pack PCH_PWRGD.count_13_LC_1_1_4 { PCH_PWRGD.count_13_THRU_LUT4_0, PCH_PWRGD.count[13] }
ble_pack PCH_PWRGD.count_RNI0CUK5_14_LC_1_1_5 { PCH_PWRGD.count_RNI0CUK5[14] }
ble_pack PCH_PWRGD.count_14_LC_1_1_6 { PCH_PWRGD.count_14_THRU_LUT4_0, PCH_PWRGD.count[14] }
ble_pack PCH_PWRGD.count_RNIGIDI3_0_LC_1_1_7 { PCH_PWRGD.count_RNIGIDI3[0] }
clb_pack LT_1_1 { PCH_PWRGD.count_RNIGIDI3_0_0_LC_1_1_0, PCH_PWRGD.count_RNI2FVK5_15_LC_1_1_1, PCH_PWRGD.count_15_LC_1_1_2, PCH_PWRGD.count_RNIU8TK5_13_LC_1_1_3, PCH_PWRGD.count_13_LC_1_1_4, PCH_PWRGD.count_RNI0CUK5_14_LC_1_1_5, PCH_PWRGD.count_14_LC_1_1_6, PCH_PWRGD.count_RNIGIDI3_0_LC_1_1_7 }
set_location LT_1_1 1 1
ble_pack PCH_PWRGD.un2_count_1_cry_10_c_RNIORTP1_LC_1_2_0 { PCH_PWRGD.un2_count_1_cry_10_c_RNIORTP1 }
ble_pack PCH_PWRGD.count_RNIQ2RK5_11_LC_1_2_1 { PCH_PWRGD.count_RNIQ2RK5[11] }
ble_pack PCH_PWRGD.count_RNIUUIH5_4_LC_1_2_2 { PCH_PWRGD.count_RNIUUIH5[4] }
ble_pack PCH_PWRGD.count_4_LC_1_2_3 { PCH_PWRGD.un2_count_1_cry_3_c_RNIA85V1_PCH_PWRGD.count_4_REP_LUT4_0, PCH_PWRGD.count[4] }
ble_pack PCH_PWRGD.count_RNIQ2RK5_0_11_LC_1_2_4 { PCH_PWRGD.count_RNIQ2RK5_0[11] }
ble_pack PCH_PWRGD.un2_count_1_cry_3_c_RNIA85V1_LC_1_2_5 { PCH_PWRGD.un2_count_1_cry_3_c_RNIA85V1 }
ble_pack PCH_PWRGD.count_11_LC_1_2_6 { PCH_PWRGD.un2_count_1_cry_10_c_RNIORTP1_PCH_PWRGD.count_11_REP_LUT4_0, PCH_PWRGD.count[11] }
ble_pack PCH_PWRGD.count_RNISRHH5_0_3_LC_1_2_7 { PCH_PWRGD.count_RNISRHH5_0[3] }
clb_pack LT_1_2 { PCH_PWRGD.un2_count_1_cry_10_c_RNIORTP1_LC_1_2_0, PCH_PWRGD.count_RNIQ2RK5_11_LC_1_2_1, PCH_PWRGD.count_RNIUUIH5_4_LC_1_2_2, PCH_PWRGD.count_4_LC_1_2_3, PCH_PWRGD.count_RNIQ2RK5_0_11_LC_1_2_4, PCH_PWRGD.un2_count_1_cry_3_c_RNIA85V1_LC_1_2_5, PCH_PWRGD.count_11_LC_1_2_6, PCH_PWRGD.count_RNISRHH5_0_3_LC_1_2_7 }
set_location LT_1_2 1 2
ble_pack PCH_PWRGD.un2_count_1_cry_0_c_LC_1_3_0 { PCH_PWRGD.un2_count_1_cry_0_c }
ble_pack PCH_PWRGD.un2_count_1_cry_0_c_RNI722V1_LC_1_3_1 { PCH_PWRGD.un2_count_1_cry_0_c_RNI722V1, PCH_PWRGD.un2_count_1_cry_1_c }
ble_pack PCH_PWRGD.un2_count_1_cry_1_c_RNI843V1_LC_1_3_2 { PCH_PWRGD.un2_count_1_cry_1_c_RNI843V1, PCH_PWRGD.un2_count_1_cry_2_c }
ble_pack PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1_3_3 { PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_3_c }
ble_pack PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1_3_4 { PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_4_c }
ble_pack PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1_3_5 { PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_5_c }
ble_pack PCH_PWRGD.un2_count_1_cry_5_c_RNICC7V1_LC_1_3_6 { PCH_PWRGD.un2_count_1_cry_5_c_RNICC7V1, PCH_PWRGD.un2_count_1_cry_6_c }
ble_pack PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1_3_7 { PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_7_c }
clb_pack LT_1_3 { PCH_PWRGD.un2_count_1_cry_0_c_LC_1_3_0, PCH_PWRGD.un2_count_1_cry_0_c_RNI722V1_LC_1_3_1, PCH_PWRGD.un2_count_1_cry_1_c_RNI843V1_LC_1_3_2, PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1_3_3, PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1_3_4, PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1_3_5, PCH_PWRGD.un2_count_1_cry_5_c_RNICC7V1_LC_1_3_6, PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1_3_7 }
set_location LT_1_3 1 3
ble_pack PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1_4_0 { PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_8_c }
ble_pack PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1_4_1 { PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_9_c }
ble_pack PCH_PWRGD.un2_count_1_cry_9_c_RNIGKBV1_LC_1_4_2 { PCH_PWRGD.un2_count_1_cry_9_c_RNIGKBV1, PCH_PWRGD.un2_count_1_cry_10_c }
ble_pack PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1_4_3 { PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0, PCH_PWRGD.un2_count_1_cry_11_c }
ble_pack PCH_PWRGD.un2_count_1_cry_11_c_RNIPTUP1_LC_1_4_4 { PCH_PWRGD.un2_count_1_cry_11_c_RNIPTUP1, PCH_PWRGD.un2_count_1_cry_12_c }
ble_pack PCH_PWRGD.un2_count_1_cry_12_c_RNIQVVP1_LC_1_4_5 { PCH_PWRGD.un2_count_1_cry_12_c_RNIQVVP1, PCH_PWRGD.un2_count_1_cry_13_c }
ble_pack PCH_PWRGD.un2_count_1_cry_13_c_RNIR11Q1_LC_1_4_6 { PCH_PWRGD.un2_count_1_cry_13_c_RNIR11Q1, PCH_PWRGD.un2_count_1_cry_14_c }
ble_pack PCH_PWRGD.un2_count_1_cry_14_c_RNIS32Q1_LC_1_4_7 { PCH_PWRGD.un2_count_1_cry_14_c_RNIS32Q1 }
clb_pack LT_1_4 { PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1_4_0, PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1_4_1, PCH_PWRGD.un2_count_1_cry_9_c_RNIGKBV1_LC_1_4_2, PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1_4_3, PCH_PWRGD.un2_count_1_cry_11_c_RNIPTUP1_LC_1_4_4, PCH_PWRGD.un2_count_1_cry_12_c_RNIQVVP1_LC_1_4_5, PCH_PWRGD.un2_count_1_cry_13_c_RNIR11Q1_LC_1_4_6, PCH_PWRGD.un2_count_1_cry_14_c_RNIS32Q1_LC_1_4_7 }
set_location LT_1_4 1 4
ble_pack RSMRST_PWRGD.count_RNI8NK06_0_2_LC_1_5_0 { RSMRST_PWRGD.count_RNI8NK06_0[2] }
ble_pack RSMRST_PWRGD.count_RNI8NK06_2_LC_1_5_1 { RSMRST_PWRGD.count_RNI8NK06[2] }
ble_pack RSMRST_PWRGD.count_RNICTM06_4_LC_1_5_2 { RSMRST_PWRGD.count_RNICTM06[4] }
ble_pack RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12_LC_1_5_3 { RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12 }
ble_pack RSMRST_PWRGD.count_RNICTM06_0_4_LC_1_5_4 { RSMRST_PWRGD.count_RNICTM06_0[4] }
ble_pack RSMRST_PWRGD.count_RNI91BKN_1_LC_1_5_5 { RSMRST_PWRGD.count_RNI91BKN[1] }
ble_pack RSMRST_PWRGD.count_4_LC_1_5_6 { RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12_RSMRST_PWRGD.count_4_REP_LUT4_0, RSMRST_PWRGD.count[4] }
ble_pack RSMRST_PWRGD.count_2_LC_1_5_7 { RSMRST_PWRGD.count_2_THRU_LUT4_0, RSMRST_PWRGD.count[2] }
clb_pack LT_1_5 { RSMRST_PWRGD.count_RNI8NK06_0_2_LC_1_5_0, RSMRST_PWRGD.count_RNI8NK06_2_LC_1_5_1, RSMRST_PWRGD.count_RNICTM06_4_LC_1_5_2, RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12_LC_1_5_3, RSMRST_PWRGD.count_RNICTM06_0_4_LC_1_5_4, RSMRST_PWRGD.count_RNI91BKN_1_LC_1_5_5, RSMRST_PWRGD.count_4_LC_1_5_6, RSMRST_PWRGD.count_2_LC_1_5_7 }
set_location LT_1_5 1 5
ble_pack RSMRST_PWRGD.count_RNIK9R06_8_LC_1_6_0 { RSMRST_PWRGD.count_RNIK9R06[8] }
ble_pack RSMRST_PWRGD.count_8_LC_1_6_1 { RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12_RSMRST_PWRGD.count_8_REP_LUT4_0, RSMRST_PWRGD.count[8] }
ble_pack RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12_LC_1_6_2 { RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12 }
ble_pack RSMRST_PWRGD.count_RNIC74M5_13_LC_1_6_3 { RSMRST_PWRGD.count_RNIC74M5[13] }
ble_pack RSMRST_PWRGD.count_RNIVV2I5_0_1_LC_1_6_4 { RSMRST_PWRGD.count_RNIVV2I5_0[1] }
ble_pack RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12_LC_1_6_5 { RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12 }
ble_pack RSMRST_PWRGD.count_RNIG3P06_6_LC_1_6_6 { RSMRST_PWRGD.count_RNIG3P06[6] }
ble_pack RSMRST_PWRGD.count_6_LC_1_6_7 { RSMRST_PWRGD.count_6_THRU_LUT4_0, RSMRST_PWRGD.count[6] }
clb_pack LT_1_6 { RSMRST_PWRGD.count_RNIK9R06_8_LC_1_6_0, RSMRST_PWRGD.count_8_LC_1_6_1, RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12_LC_1_6_2, RSMRST_PWRGD.count_RNIC74M5_13_LC_1_6_3, RSMRST_PWRGD.count_RNIVV2I5_0_1_LC_1_6_4, RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12_LC_1_6_5, RSMRST_PWRGD.count_RNIG3P06_6_LC_1_6_6, RSMRST_PWRGD.count_6_LC_1_6_7 }
set_location LT_1_6 1 6
ble_pack RSMRST_PWRGD.count_RNIAB7J1_1_LC_1_7_0 { RSMRST_PWRGD.count_RNIAB7J1[1] }
ble_pack RSMRST_PWRGD.count_RNIVV2I5_1_LC_1_7_1 { RSMRST_PWRGD.count_RNIVV2I5[1] }
ble_pack RSMRST_PWRGD.count_RNIAB7J1_0_LC_1_7_2 { RSMRST_PWRGD.count_RNIAB7J1[0] }
ble_pack RSMRST_PWRGD.count_RNIUU2I5_0_LC_1_7_3 { RSMRST_PWRGD.count_RNIUU2I5[0] }
ble_pack RSMRST_PWRGD.count_1_LC_1_7_4 { RSMRST_PWRGD.count_RNIAB7J1_1_RSMRST_PWRGD.count_1_REP_LUT4_0, RSMRST_PWRGD.count[1] }
ble_pack RSMRST_PWRGD.count_RNI_11_LC_1_7_5 { RSMRST_PWRGD.count_RNI[11] }
ble_pack RSMRST_PWRGD.count_RNI166B31_12_LC_1_7_6 { RSMRST_PWRGD.count_RNI166B31[12] }
ble_pack RSMRST_PWRGD.count_0_LC_1_7_7 { RSMRST_PWRGD.count_RNIAB7J1_0_RSMRST_PWRGD.count_0_REP_LUT4_0, RSMRST_PWRGD.count[0] }
clb_pack LT_1_7 { RSMRST_PWRGD.count_RNIAB7J1_1_LC_1_7_0, RSMRST_PWRGD.count_RNIVV2I5_1_LC_1_7_1, RSMRST_PWRGD.count_RNIAB7J1_0_LC_1_7_2, RSMRST_PWRGD.count_RNIUU2I5_0_LC_1_7_3, RSMRST_PWRGD.count_1_LC_1_7_4, RSMRST_PWRGD.count_RNI_11_LC_1_7_5, RSMRST_PWRGD.count_RNI166B31_12_LC_1_7_6, RSMRST_PWRGD.count_0_LC_1_7_7 }
set_location LT_1_7 1 7
ble_pack RSMRST_PWRGD.count_14_LC_1_8_0 { RSMRST_PWRGD.count_14_THRU_LUT4_0, RSMRST_PWRGD.count[14] }
ble_pack RSMRST_PWRGD.count_RNIE0O06_5_LC_1_8_1 { RSMRST_PWRGD.count_RNIE0O06[5] }
ble_pack RSMRST_PWRGD.count_5_LC_1_8_2 { RSMRST_PWRGD.count_5_THRU_LUT4_0, RSMRST_PWRGD.count[5] }
ble_pack RSMRST_PWRGD.count_RNIEA5M5_14_LC_1_8_3 { RSMRST_PWRGD.count_RNIEA5M5[14] }
ble_pack RSMRST_PWRGD.count_RNIE0O06_0_5_LC_1_8_4 { RSMRST_PWRGD.count_RNIE0O06_0[5] }
ble_pack RSMRST_PWRGD.count_RNI812M5_11_LC_1_8_5 { RSMRST_PWRGD.count_RNI812M5[11] }
ble_pack RSMRST_PWRGD.count_11_LC_1_8_6 { RSMRST_PWRGD.count_11_THRU_LUT4_0, RSMRST_PWRGD.count[11] }
ble_pack RSMRST_PWRGD.count_RNIAQL06_3_LC_1_8_7 { RSMRST_PWRGD.count_RNIAQL06[3] }
clb_pack LT_1_8 { RSMRST_PWRGD.count_14_LC_1_8_0, RSMRST_PWRGD.count_RNIE0O06_5_LC_1_8_1, RSMRST_PWRGD.count_5_LC_1_8_2, RSMRST_PWRGD.count_RNIEA5M5_14_LC_1_8_3, RSMRST_PWRGD.count_RNIE0O06_0_5_LC_1_8_4, RSMRST_PWRGD.count_RNI812M5_11_LC_1_8_5, RSMRST_PWRGD.count_11_LC_1_8_6, RSMRST_PWRGD.count_RNIAQL06_3_LC_1_8_7 }
set_location LT_1_8 1 8
ble_pack POWERLED.un1_count_clk_2_cry_1_c_LC_1_9_0 { POWERLED.un1_count_clk_2_cry_1_c }
ble_pack POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_1_9_1 { POWERLED.un1_count_clk_2_cry_1_c_RNILBH2, POWERLED.un1_count_clk_2_cry_2_c }
ble_pack POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_1_9_2 { POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2, POWERLED.un1_count_clk_2_cry_3_c }
ble_pack POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_1_9_3 { POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2, POWERLED.un1_count_clk_2_cry_4_c }
ble_pack POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_1_9_4 { POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2, POWERLED.un1_count_clk_2_cry_5_c }
ble_pack POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_1_9_5 { POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2, POWERLED.un1_count_clk_2_cry_6_c }
ble_pack POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_1_9_6 { POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2, POWERLED.un1_count_clk_2_cry_7_c }
ble_pack POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_1_9_7 { POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2, POWERLED.un1_count_clk_2_cry_8_c }
clb_pack LT_1_9 { POWERLED.un1_count_clk_2_cry_1_c_LC_1_9_0, POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_1_9_1, POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_1_9_2, POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_1_9_3, POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_1_9_4, POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_1_9_5, POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_1_9_6, POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_1_9_7 }
set_location LT_1_9 1 9
ble_pack POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_1_10_0 { POWERLED.un1_count_clk_2_cry_8_c_RNISPO2, POWERLED.un1_count_clk_2_cry_9_c }
ble_pack POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_1_10_1 { POWERLED.un1_count_clk_2_cry_9_c_RNITRP2, POWERLED.un1_count_clk_2_cry_10_c }
ble_pack POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_1_10_2 { POWERLED.un1_count_clk_2_cry_10_c_RNI50B2, POWERLED.un1_count_clk_2_cry_11_c }
ble_pack POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_1_10_3 { POWERLED.un1_count_clk_2_cry_11_c_RNI62C2, POWERLED.un1_count_clk_2_cry_12_c }
ble_pack POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_1_10_4 { POWERLED.un1_count_clk_2_cry_12_c_RNI74D2, POWERLED.un1_count_clk_2_cry_13_c }
ble_pack POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_1_10_5 { POWERLED.un1_count_clk_2_cry_13_c_RNI86E2, POWERLED.un1_count_clk_2_cry_14_c }
ble_pack POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_1_10_6 { POWERLED.un1_count_clk_2_cry_14_c_RNI98F2 }
ble_pack POWERLED.count_clk_RNIN1VB_10_LC_1_10_7 { POWERLED.count_clk_RNIN1VB[10] }
clb_pack LT_1_10 { POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_1_10_0, POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_1_10_1, POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_1_10_2, POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_1_10_3, POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_1_10_4, POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_1_10_5, POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_1_10_6, POWERLED.count_clk_RNIN1VB_10_LC_1_10_7 }
set_location LT_1_10 1 10
ble_pack POWERLED.count_clk_RNI499J_4_LC_1_11_0 { POWERLED.count_clk_RNI499J[4] }
ble_pack POWERLED.count_clk_RNI6CAJ_5_LC_1_11_1 { POWERLED.count_clk_RNI6CAJ[5] }
ble_pack POWERLED.count_clk_RNI_5_LC_1_11_2 { POWERLED.count_clk_RNI[5] }
ble_pack POWERLED.count_clk_5_LC_1_11_3 { POWERLED.count_clk_5_THRU_LUT4_0, POWERLED.count_clk[5] }
ble_pack POWERLED.count_clk_RNIEOEJ_9_LC_1_11_4 { POWERLED.count_clk_RNIEOEJ[9] }
ble_pack POWERLED.count_clk_RNI_1_LC_1_11_5 { POWERLED.count_clk_RNI[1] }
ble_pack POWERLED.count_clk_4_LC_1_11_6 { POWERLED.count_clk_4_THRU_LUT4_0, POWERLED.count_clk[4] }
ble_pack POWERLED.count_clk_9_LC_1_11_7 { POWERLED.count_clk_9_THRU_LUT4_0, POWERLED.count_clk[9] }
clb_pack LT_1_11 { POWERLED.count_clk_RNI499J_4_LC_1_11_0, POWERLED.count_clk_RNI6CAJ_5_LC_1_11_1, POWERLED.count_clk_RNI_5_LC_1_11_2, POWERLED.count_clk_5_LC_1_11_3, POWERLED.count_clk_RNIEOEJ_9_LC_1_11_4, POWERLED.count_clk_RNI_1_LC_1_11_5, POWERLED.count_clk_4_LC_1_11_6, POWERLED.count_clk_9_LC_1_11_7 }
set_location LT_1_11 1 11
ble_pack POWERLED.count_clk_11_LC_1_12_0 { POWERLED.count_clk_11_THRU_LUT4_0, POWERLED.count_clk[11] }
ble_pack POWERLED.count_clk_RNI4DIB_13_LC_1_12_1 { POWERLED.count_clk_RNI4DIB[13] }
ble_pack POWERLED.count_clk_RNI_10_LC_1_12_2 { POWERLED.count_clk_RNI[10] }
ble_pack POWERLED.count_clk_RNI2AHB_12_LC_1_12_3 { POWERLED.count_clk_RNI2AHB[12] }
ble_pack POWERLED.count_clk_13_LC_1_12_4 { POWERLED.count_clk_13_THRU_LUT4_0, POWERLED.count_clk[13] }
ble_pack POWERLED.count_clk_RNI07GB_11_LC_1_12_5 { POWERLED.count_clk_RNI07GB[11] }
ble_pack POWERLED.count_clk_12_LC_1_12_6 { POWERLED.count_clk_12_THRU_LUT4_0, POWERLED.count_clk[12] }
clb_pack LT_1_12 { POWERLED.count_clk_11_LC_1_12_0, POWERLED.count_clk_RNI4DIB_13_LC_1_12_1, POWERLED.count_clk_RNI_10_LC_1_12_2, POWERLED.count_clk_RNI2AHB_12_LC_1_12_3, POWERLED.count_clk_13_LC_1_12_4, POWERLED.count_clk_RNI07GB_11_LC_1_12_5, POWERLED.count_clk_12_LC_1_12_6 }
set_location LT_1_12 1 12
ble_pack POWERLED.count_off_2_LC_1_13_0 { POWERLED.count_off_2_THRU_LUT4_0, POWERLED.count_off[2] }
ble_pack POWERLED.count_off_3_LC_1_13_1 { POWERLED.count_off_3_THRU_LUT4_0, POWERLED.count_off[3] }
ble_pack POWERLED.count_off_4_LC_1_13_2 { POWERLED.count_off_4_THRU_LUT4_0, POWERLED.count_off[4] }
clb_pack LT_1_13 { POWERLED.count_off_2_LC_1_13_0, POWERLED.count_off_3_LC_1_13_1, POWERLED.count_off_4_LC_1_13_2 }
set_location LT_1_13 1 13
ble_pack POWERLED.un3_count_off_1_cry_1_c_LC_1_14_0 { POWERLED.un3_count_off_1_cry_1_c }
ble_pack POWERLED.un3_count_off_1_cry_1_c_RNI36763_LC_1_14_1 { POWERLED.un3_count_off_1_cry_1_c_RNI36763, POWERLED.un3_count_off_1_cry_2_c }
ble_pack POWERLED.un3_count_off_1_cry_2_c_RNI48863_LC_1_14_2 { POWERLED.un3_count_off_1_cry_2_c_RNI48863, POWERLED.un3_count_off_1_cry_3_c }
ble_pack POWERLED.un3_count_off_1_cry_3_c_RNI5A963_LC_1_14_3 { POWERLED.un3_count_off_1_cry_3_c_RNI5A963, POWERLED.un3_count_off_1_cry_4_c }
ble_pack POWERLED.un3_count_off_1_cry_4_c_RNI6CA63_LC_1_14_4 { POWERLED.un3_count_off_1_cry_4_c_RNI6CA63, POWERLED.un3_count_off_1_cry_5_c }
ble_pack POWERLED.un3_count_off_1_cry_5_c_RNI7EB63_LC_1_14_5 { POWERLED.un3_count_off_1_cry_5_c_RNI7EB63, POWERLED.un3_count_off_1_cry_6_c }
ble_pack POWERLED.un3_count_off_1_cry_6_c_RNI8GC63_LC_1_14_6 { POWERLED.un3_count_off_1_cry_6_c_RNI8GC63, POWERLED.un3_count_off_1_cry_7_c }
ble_pack POWERLED.un3_count_off_1_cry_7_c_RNI9ID63_LC_1_14_7 { POWERLED.un3_count_off_1_cry_7_c_RNI9ID63, POWERLED.un3_count_off_1_cry_8_c }
clb_pack LT_1_14 { POWERLED.un3_count_off_1_cry_1_c_LC_1_14_0, POWERLED.un3_count_off_1_cry_1_c_RNI36763_LC_1_14_1, POWERLED.un3_count_off_1_cry_2_c_RNI48863_LC_1_14_2, POWERLED.un3_count_off_1_cry_3_c_RNI5A963_LC_1_14_3, POWERLED.un3_count_off_1_cry_4_c_RNI6CA63_LC_1_14_4, POWERLED.un3_count_off_1_cry_5_c_RNI7EB63_LC_1_14_5, POWERLED.un3_count_off_1_cry_6_c_RNI8GC63_LC_1_14_6, POWERLED.un3_count_off_1_cry_7_c_RNI9ID63_LC_1_14_7 }
set_location LT_1_14 1 14
ble_pack POWERLED.un3_count_off_1_cry_8_c_RNIAKE63_LC_1_15_0 { POWERLED.un3_count_off_1_cry_8_c_RNIAKE63, POWERLED.un3_count_off_1_cry_9_c }
ble_pack POWERLED.un3_count_off_1_cry_9_c_RNIBMF63_LC_1_15_1 { POWERLED.un3_count_off_1_cry_9_c_RNIBMF63, POWERLED.un3_count_off_1_cry_10_c }
ble_pack POWERLED.un3_count_off_1_cry_10_c_RNIJSS43_LC_1_15_2 { POWERLED.un3_count_off_1_cry_10_c_RNIJSS43, POWERLED.un3_count_off_1_cry_11_c }
ble_pack POWERLED.un3_count_off_1_cry_11_c_RNIKUT43_LC_1_15_3 { POWERLED.un3_count_off_1_cry_11_c_RNIKUT43, POWERLED.un3_count_off_1_cry_12_c }
ble_pack POWERLED.un3_count_off_1_cry_12_c_RNIL0V43_LC_1_15_4 { POWERLED.un3_count_off_1_cry_12_c_RNIL0V43, POWERLED.un3_count_off_1_cry_13_c }
ble_pack POWERLED.un3_count_off_1_cry_13_c_RNIM2053_LC_1_15_5 { POWERLED.un3_count_off_1_cry_13_c_RNIM2053, POWERLED.un3_count_off_1_cry_14_c }
ble_pack POWERLED.un3_count_off_1_cry_14_c_RNIN4153_LC_1_15_6 { POWERLED.un3_count_off_1_cry_14_c_RNIN4153 }
ble_pack POWERLED.count_off_12_LC_1_15_7 { POWERLED.count_off_12_THRU_LUT4_0, POWERLED.count_off[12] }
clb_pack LT_1_15 { POWERLED.un3_count_off_1_cry_8_c_RNIAKE63_LC_1_15_0, POWERLED.un3_count_off_1_cry_9_c_RNIBMF63_LC_1_15_1, POWERLED.un3_count_off_1_cry_10_c_RNIJSS43_LC_1_15_2, POWERLED.un3_count_off_1_cry_11_c_RNIKUT43_LC_1_15_3, POWERLED.un3_count_off_1_cry_12_c_RNIL0V43_LC_1_15_4, POWERLED.un3_count_off_1_cry_13_c_RNIM2053_LC_1_15_5, POWERLED.un3_count_off_1_cry_14_c_RNIN4153_LC_1_15_6, POWERLED.count_off_12_LC_1_15_7 }
set_location LT_1_15 1 15
ble_pack POWERLED.count_off_RNILQ6NA_13_LC_1_16_0 { POWERLED.count_off_RNILQ6NA[13] }
ble_pack POWERLED.count_off_13_LC_1_16_1 { POWERLED.count_off_13_THRU_LUT4_0, POWERLED.count_off[13] }
ble_pack POWERLED.count_off_RNINMDQA_5_LC_1_16_2 { POWERLED.count_off_RNINMDQA[5] }
ble_pack POWERLED.count_off_5_LC_1_16_3 { POWERLED.count_off_5_THRU_LUT4_0, POWERLED.count_off[5] }
ble_pack POWERLED.count_off_RNINT7NA_14_LC_1_16_4 { POWERLED.count_off_RNINT7NA[14] }
ble_pack POWERLED.count_off_14_LC_1_16_5 { POWERLED.count_off_14_THRU_LUT4_0, POWERLED.count_off[14] }
ble_pack POWERLED.count_off_RNIP09NA_15_LC_1_16_6 { POWERLED.count_off_RNIP09NA[15] }
ble_pack POWERLED.count_off_15_LC_1_16_7 { POWERLED.count_off_15_THRU_LUT4_0, POWERLED.count_off[15] }
clb_pack LT_1_16 { POWERLED.count_off_RNILQ6NA_13_LC_1_16_0, POWERLED.count_off_13_LC_1_16_1, POWERLED.count_off_RNINMDQA_5_LC_1_16_2, POWERLED.count_off_5_LC_1_16_3, POWERLED.count_off_RNINT7NA_14_LC_1_16_4, POWERLED.count_off_14_LC_1_16_5, POWERLED.count_off_RNIP09NA_15_LC_1_16_6, POWERLED.count_off_15_LC_1_16_7 }
set_location LT_1_16 1 16
ble_pack PCH_PWRGD.count_RNIQOGH5_0_2_LC_2_1_0 { PCH_PWRGD.count_RNIQOGH5_0[2] }
ble_pack PCH_PWRGD.count_RNIQOGH5_2_LC_2_1_1 { PCH_PWRGD.count_RNIQOGH5[2] }
ble_pack PCH_PWRGD.count_2_LC_2_1_2 { PCH_PWRGD.count_2_THRU_LUT4_0, PCH_PWRGD.count[2] }
ble_pack PCH_PWRGD.count_RNI25LH5_6_LC_2_1_3 { PCH_PWRGD.count_RNI25LH5[6] }
ble_pack PCH_PWRGD.count_RNI0AK45_0_LC_2_1_4 { PCH_PWRGD.count_RNI0AK45[0] }
ble_pack PCH_PWRGD.un2_count_1_cry_0_c_RNO_LC_2_1_5 { PCH_PWRGD.un2_count_1_cry_0_c_RNO }
ble_pack PCH_PWRGD.count_6_LC_2_1_6 { PCH_PWRGD.count_6_THRU_LUT4_0, PCH_PWRGD.count[6] }
ble_pack PCH_PWRGD.count_3_LC_2_1_7 { PCH_PWRGD.un2_count_1_cry_2_c_RNI964V1_PCH_PWRGD.count_3_REP_LUT4_0, PCH_PWRGD.count[3] }
clb_pack LT_2_1 { PCH_PWRGD.count_RNIQOGH5_0_2_LC_2_1_0, PCH_PWRGD.count_RNIQOGH5_2_LC_2_1_1, PCH_PWRGD.count_2_LC_2_1_2, PCH_PWRGD.count_RNI25LH5_6_LC_2_1_3, PCH_PWRGD.count_RNI0AK45_0_LC_2_1_4, PCH_PWRGD.un2_count_1_cry_0_c_RNO_LC_2_1_5, PCH_PWRGD.count_6_LC_2_1_6, PCH_PWRGD.count_3_LC_2_1_7 }
set_location LT_2_1 2 1
ble_pack PCH_PWRGD.count_7_LC_2_2_0 { PCH_PWRGD.un2_count_1_cry_6_c_RNIDE8V1_PCH_PWRGD.count_7_REP_LUT4_0, PCH_PWRGD.count[7] }
ble_pack PCH_PWRGD.un2_count_1_cry_4_c_RNIBA6V1_LC_2_2_1 { PCH_PWRGD.un2_count_1_cry_4_c_RNIBA6V1 }
ble_pack PCH_PWRGD.count_RNI02KH5_0_5_LC_2_2_2 { PCH_PWRGD.count_RNI02KH5_0[5] }
ble_pack PCH_PWRGD.count_RNISBO9M_3_LC_2_2_3 { PCH_PWRGD.count_RNISBO9M[3] }
ble_pack PCH_PWRGD.count_RNINHV751_2_LC_2_2_4 { PCH_PWRGD.count_RNINHV751[2] }
ble_pack PCH_PWRGD.count_RNI48MH5_7_LC_2_2_5 { PCH_PWRGD.count_RNI48MH5[7] }
ble_pack PCH_PWRGD.count_RNI02KH5_5_LC_2_2_6 { PCH_PWRGD.count_RNI02KH5[5] }
ble_pack PCH_PWRGD.count_5_LC_2_2_7 { PCH_PWRGD.un2_count_1_cry_4_c_RNIBA6V1_PCH_PWRGD.count_5_REP_LUT4_0, PCH_PWRGD.count[5] }
clb_pack LT_2_2 { PCH_PWRGD.count_7_LC_2_2_0, PCH_PWRGD.un2_count_1_cry_4_c_RNIBA6V1_LC_2_2_1, PCH_PWRGD.count_RNI02KH5_0_5_LC_2_2_2, PCH_PWRGD.count_RNISBO9M_3_LC_2_2_3, PCH_PWRGD.count_RNINHV751_2_LC_2_2_4, PCH_PWRGD.count_RNI48MH5_7_LC_2_2_5, PCH_PWRGD.count_RNI02KH5_5_LC_2_2_6, PCH_PWRGD.count_5_LC_2_2_7 }
set_location LT_2_2 2 2
ble_pack PCH_PWRGD.count_RNIHQ8Q5_0_10_LC_2_3_0 { PCH_PWRGD.count_RNIHQ8Q5_0[10] }
ble_pack PCH_PWRGD.count_RNIHQ8Q5_10_LC_2_3_1 { PCH_PWRGD.count_RNIHQ8Q5[10] }
ble_pack PCH_PWRGD.count_10_LC_2_3_2 { PCH_PWRGD.count_10_THRU_LUT4_0, PCH_PWRGD.count[10] }
ble_pack PCH_PWRGD.count_1_LC_2_3_3 { PCH_PWRGD.count_1_THRU_LUT4_0, PCH_PWRGD.count[1] }
ble_pack PCH_PWRGD.count_12_LC_2_3_4 { PCH_PWRGD.count_12_THRU_LUT4_0, PCH_PWRGD.count[12] }
ble_pack PCH_PWRGD.count_RNIS5SK5_12_LC_2_3_5 { PCH_PWRGD.count_RNIS5SK5[12] }
ble_pack PCH_PWRGD.curr_state_RNIJ2LF3_0_LC_2_3_6 { PCH_PWRGD.curr_state_RNIJ2LF3[0] }
ble_pack PCH_PWRGD.count_RNIOLFH5_1_LC_2_3_7 { PCH_PWRGD.count_RNIOLFH5[1] }
clb_pack LT_2_3 { PCH_PWRGD.count_RNIHQ8Q5_0_10_LC_2_3_0, PCH_PWRGD.count_RNIHQ8Q5_10_LC_2_3_1, PCH_PWRGD.count_10_LC_2_3_2, PCH_PWRGD.count_1_LC_2_3_3, PCH_PWRGD.count_12_LC_2_3_4, PCH_PWRGD.count_RNIS5SK5_12_LC_2_3_5, PCH_PWRGD.curr_state_RNIJ2LF3_0_LC_2_3_6, PCH_PWRGD.count_RNIOLFH5_1_LC_2_3_7 }
set_location LT_2_3 2 3
ble_pack PCH_PWRGD.count_RNI6BNH5_8_LC_2_4_0 { PCH_PWRGD.count_RNI6BNH5[8] }
ble_pack PCH_PWRGD.un2_count_1_cry_7_c_RNIEG9V1_LC_2_4_1 { PCH_PWRGD.un2_count_1_cry_7_c_RNIEG9V1 }
ble_pack PCH_PWRGD.count_RNI6BNH5_0_8_LC_2_4_2 { PCH_PWRGD.count_RNI6BNH5_0[8] }
ble_pack PCH_PWRGD.count_8_LC_2_4_3 { PCH_PWRGD.un2_count_1_cry_7_c_RNIEG9V1_PCH_PWRGD.count_8_REP_LUT4_0, PCH_PWRGD.count[8] }
ble_pack PCH_PWRGD.un2_count_1_cry_8_c_RNIFIAV1_LC_2_4_4 { PCH_PWRGD.un2_count_1_cry_8_c_RNIFIAV1 }
ble_pack PCH_PWRGD.count_RNI8EOH5_9_LC_2_4_5 { PCH_PWRGD.count_RNI8EOH5[9] }
ble_pack PCH_PWRGD.count_9_LC_2_4_6 { PCH_PWRGD.un2_count_1_cry_8_c_RNIFIAV1_PCH_PWRGD.count_9_REP_LUT4_0, PCH_PWRGD.count[9] }
ble_pack PCH_PWRGD.count_0_LC_2_4_7 { PCH_PWRGD.count_RNI0AK45_0_PCH_PWRGD.count_0_REP_LUT4_0, PCH_PWRGD.count[0] }
clb_pack LT_2_4 { PCH_PWRGD.count_RNI6BNH5_8_LC_2_4_0, PCH_PWRGD.un2_count_1_cry_7_c_RNIEG9V1_LC_2_4_1, PCH_PWRGD.count_RNI6BNH5_0_8_LC_2_4_2, PCH_PWRGD.count_8_LC_2_4_3, PCH_PWRGD.un2_count_1_cry_8_c_RNIFIAV1_LC_2_4_4, PCH_PWRGD.count_RNI8EOH5_9_LC_2_4_5, PCH_PWRGD.count_9_LC_2_4_6, PCH_PWRGD.count_0_LC_2_4_7 }
set_location LT_2_4 2 4
ble_pack RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022_LC_2_5_0 { RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022 }
ble_pack RSMRST_PWRGD.count_RNIMCS06_9_LC_2_5_1 { RSMRST_PWRGD.count_RNIMCS06[9] }
ble_pack RSMRST_PWRGD.count_9_LC_2_5_2 { RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022_RSMRST_PWRGD.count_9_REP_LUT4_0, RSMRST_PWRGD.count[9] }
ble_pack RSMRST_PWRGD.count_RNIMCS06_0_9_LC_2_5_3 { RSMRST_PWRGD.count_RNIMCS06_0[9] }
ble_pack RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122_LC_2_5_4 { RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122 }
ble_pack RSMRST_PWRGD.count_RNIV86M5_10_LC_2_5_5 { RSMRST_PWRGD.count_RNIV86M5[10] }
ble_pack RSMRST_PWRGD.count_10_LC_2_5_6 { RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122_RSMRST_PWRGD.count_10_REP_LUT4_0, RSMRST_PWRGD.count[10] }
ble_pack RSMRST_PWRGD.count_13_LC_2_5_7 { RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12_RSMRST_PWRGD.count_13_REP_LUT4_0, RSMRST_PWRGD.count[13] }
clb_pack LT_2_5 { RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022_LC_2_5_0, RSMRST_PWRGD.count_RNIMCS06_9_LC_2_5_1, RSMRST_PWRGD.count_9_LC_2_5_2, RSMRST_PWRGD.count_RNIMCS06_0_9_LC_2_5_3, RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122_LC_2_5_4, RSMRST_PWRGD.count_RNIV86M5_10_LC_2_5_5, RSMRST_PWRGD.count_10_LC_2_5_6, RSMRST_PWRGD.count_13_LC_2_5_7 }
set_location LT_2_5 2 5
ble_pack RSMRST_PWRGD.un2_count_1_cry_1_c_LC_2_6_0 { RSMRST_PWRGD.un2_count_1_cry_1_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12_LC_2_6_1 { RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12, RSMRST_PWRGD.un2_count_1_cry_2_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12_LC_2_6_2 { RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12, RSMRST_PWRGD.un2_count_1_cry_3_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_2_6_3 { RSMRST_PWRGD.un2_count_1_cry_3_THRU_LUT4_0, RSMRST_PWRGD.un2_count_1_cry_4_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12_LC_2_6_4 { RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12, RSMRST_PWRGD.un2_count_1_cry_5_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12_LC_2_6_5 { RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12, RSMRST_PWRGD.un2_count_1_cry_6_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12_LC_2_6_6 { RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12, RSMRST_PWRGD.un2_count_1_cry_7_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_2_6_7 { RSMRST_PWRGD.un2_count_1_cry_7_THRU_LUT4_0, RSMRST_PWRGD.un2_count_1_cry_8_c }
clb_pack LT_2_6 { RSMRST_PWRGD.un2_count_1_cry_1_c_LC_2_6_0, RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12_LC_2_6_1, RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12_LC_2_6_2, RSMRST_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_2_6_3, RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12_LC_2_6_4, RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12_LC_2_6_5, RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12_LC_2_6_6, RSMRST_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_2_6_7 }
set_location LT_2_6 2 6
ble_pack RSMRST_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_2_7_0 { RSMRST_PWRGD.un2_count_1_cry_8_THRU_LUT4_0, RSMRST_PWRGD.un2_count_1_cry_9_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_9_THRU_LUT4_0_LC_2_7_1 { RSMRST_PWRGD.un2_count_1_cry_9_THRU_LUT4_0, RSMRST_PWRGD.un2_count_1_cry_10_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12_LC_2_7_2 { RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12, RSMRST_PWRGD.un2_count_1_cry_11_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12_LC_2_7_3 { RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12, RSMRST_PWRGD.un2_count_1_cry_12_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_12_THRU_LUT4_0_LC_2_7_4 { RSMRST_PWRGD.un2_count_1_cry_12_THRU_LUT4_0, RSMRST_PWRGD.un2_count_1_cry_13_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022_LC_2_7_5 { RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022, RSMRST_PWRGD.un2_count_1_cry_14_c }
ble_pack RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122_LC_2_7_6 { RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122 }
ble_pack RSMRST_PWRGD.count_RNIA43M5_12_LC_2_7_7 { RSMRST_PWRGD.count_RNIA43M5[12] }
clb_pack LT_2_7 { RSMRST_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_2_7_0, RSMRST_PWRGD.un2_count_1_cry_9_THRU_LUT4_0_LC_2_7_1, RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12_LC_2_7_2, RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12_LC_2_7_3, RSMRST_PWRGD.un2_count_1_cry_12_THRU_LUT4_0_LC_2_7_4, RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022_LC_2_7_5, RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122_LC_2_7_6, RSMRST_PWRGD.count_RNIA43M5_12_LC_2_7_7 }
set_location LT_2_7 2 7
ble_pack RSMRST_PWRGD.count_15_LC_2_8_0 { RSMRST_PWRGD.count_15_THRU_LUT4_0, RSMRST_PWRGD.count[15] }
ble_pack RSMRST_PWRGD.count_12_LC_2_8_2 { RSMRST_PWRGD.count_12_THRU_LUT4_0, RSMRST_PWRGD.count[12] }
ble_pack RSMRST_PWRGD.count_RNIGD6M5_15_LC_2_8_3 { RSMRST_PWRGD.count_RNIGD6M5[15] }
ble_pack RSMRST_PWRGD.curr_state_RNIR5QD1_1_LC_2_8_4 { RSMRST_PWRGD.curr_state_RNIR5QD1[1] }
ble_pack RSMRST_PWRGD.curr_state_RNI7AMH3_0_LC_2_8_5 { RSMRST_PWRGD.curr_state_RNI7AMH3[0] }
ble_pack RSMRST_PWRGD.count_RNIA43M5_0_12_LC_2_8_6 { RSMRST_PWRGD.count_RNIA43M5_0[12] }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m6_0_a2_LC_2_8_7 { RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 }
clb_pack LT_2_8 { RSMRST_PWRGD.count_15_LC_2_8_0, RSMRST_PWRGD.count_12_LC_2_8_2, RSMRST_PWRGD.count_RNIGD6M5_15_LC_2_8_3, RSMRST_PWRGD.curr_state_RNIR5QD1_1_LC_2_8_4, RSMRST_PWRGD.curr_state_RNI7AMH3_0_LC_2_8_5, RSMRST_PWRGD.count_RNIA43M5_0_12_LC_2_8_6, RSMRST_PWRGD.curr_state_7_1_0__m6_0_a2_LC_2_8_7 }
set_location LT_2_8 2 8
ble_pack POWERLED.count_clk_RNI268J_3_LC_2_9_0 { POWERLED.count_clk_RNI268J[3] }
ble_pack POWERLED.count_clk_3_LC_2_9_1 { POWERLED.count_clk_3_THRU_LUT4_0, POWERLED.count_clk[3] }
ble_pack POWERLED.count_clk_RNI6GJB_14_LC_2_9_2 { POWERLED.count_clk_RNI6GJB[14] }
ble_pack POWERLED.count_clk_RNI8JKB_15_LC_2_9_3 { POWERLED.count_clk_RNI8JKB[15] }
ble_pack POWERLED.count_clk_RNI_15_LC_2_9_4 { POWERLED.count_clk_RNI[15] }
ble_pack POWERLED.count_clk_RNI9LLG_0_LC_2_9_5 { POWERLED.count_clk_RNI9LLG[0] }
ble_pack POWERLED.count_clk_15_LC_2_9_6 { POWERLED.count_clk_15_THRU_LUT4_0, POWERLED.count_clk[15] }
ble_pack POWERLED.count_clk_14_LC_2_9_7 { POWERLED.count_clk_14_THRU_LUT4_0, POWERLED.count_clk[14] }
clb_pack LT_2_9 { POWERLED.count_clk_RNI268J_3_LC_2_9_0, POWERLED.count_clk_3_LC_2_9_1, POWERLED.count_clk_RNI6GJB_14_LC_2_9_2, POWERLED.count_clk_RNI8JKB_15_LC_2_9_3, POWERLED.count_clk_RNI_15_LC_2_9_4, POWERLED.count_clk_RNI9LLG_0_LC_2_9_5, POWERLED.count_clk_15_LC_2_9_6, POWERLED.count_clk_14_LC_2_9_7 }
set_location LT_2_9 2 9
ble_pack POWERLED.func_state_RNI5UUJ4_0_LC_2_10_0 { POWERLED.func_state_RNI5UUJ4[0] }
ble_pack POWERLED.func_state_RNI5DLR_0_LC_2_10_1 { POWERLED.func_state_RNI5DLR[0] }
ble_pack POWERLED.func_state_RNI_1_1_LC_2_10_2 { POWERLED.func_state_RNI_1[1] }
ble_pack POWERLED.func_state_RNIPS253_0_LC_2_10_3 { POWERLED.func_state_RNIPS253[0] }
ble_pack POWERLED.func_state_RNI34G9_1_LC_2_10_4 { POWERLED.func_state_RNI34G9[1] }
ble_pack POWERLED.func_state_RNI8H551_0_1_LC_2_10_5 { POWERLED.func_state_RNI8H551_0[1] }
ble_pack POWERLED.func_state_RNI1E8A4_0_LC_2_10_6 { POWERLED.func_state_RNI1E8A4[0] }
ble_pack POWERLED.func_state_RNI_2_0_LC_2_10_7 { POWERLED.func_state_RNI_2[0] }
clb_pack LT_2_10 { POWERLED.func_state_RNI5UUJ4_0_LC_2_10_0, POWERLED.func_state_RNI5DLR_0_LC_2_10_1, POWERLED.func_state_RNI_1_1_LC_2_10_2, POWERLED.func_state_RNIPS253_0_LC_2_10_3, POWERLED.func_state_RNI34G9_1_LC_2_10_4, POWERLED.func_state_RNI8H551_0_1_LC_2_10_5, POWERLED.func_state_RNI1E8A4_0_LC_2_10_6, POWERLED.func_state_RNI_2_0_LC_2_10_7 }
set_location LT_2_10 2 10
ble_pack POWERLED.count_clk_RNI8FBJ_6_LC_2_11_0 { POWERLED.count_clk_RNI8FBJ[6] }
ble_pack POWERLED.count_clk_6_LC_2_11_1 { POWERLED.count_clk_6_THRU_LUT4_0, POWERLED.count_clk[6] }
ble_pack POWERLED.count_clk_RNICLDJ_8_LC_2_11_2 { POWERLED.count_clk_RNICLDJ[8] }
ble_pack POWERLED.count_clk_8_LC_2_11_3 { POWERLED.count_clk_8_THRU_LUT4_0, POWERLED.count_clk[8] }
ble_pack POWERLED.count_clk_RNIAICJ_7_LC_2_11_4 { POWERLED.count_clk_RNIAICJ[7] }
ble_pack POWERLED.count_clk_7_LC_2_11_5 { POWERLED.count_clk_7_THRU_LUT4_0, POWERLED.count_clk[7] }
ble_pack POWERLED.count_clk_RNIAMLG_1_LC_2_11_6 { POWERLED.count_clk_RNIAMLG[1] }
ble_pack POWERLED.count_clk_1_LC_2_11_7 { POWERLED.count_clk_RNI_0_POWERLED.count_clk_1_REP_LUT4_0, POWERLED.count_clk[1] }
clb_pack LT_2_11 { POWERLED.count_clk_RNI8FBJ_6_LC_2_11_0, POWERLED.count_clk_6_LC_2_11_1, POWERLED.count_clk_RNICLDJ_8_LC_2_11_2, POWERLED.count_clk_8_LC_2_11_3, POWERLED.count_clk_RNIAICJ_7_LC_2_11_4, POWERLED.count_clk_7_LC_2_11_5, POWERLED.count_clk_RNIAMLG_1_LC_2_11_6, POWERLED.count_clk_1_LC_2_11_7 }
set_location LT_2_11 2 11
ble_pack POWERLED.count_clk_2_LC_2_12_0 { POWERLED.count_clk_2_THRU_LUT4_0, POWERLED.count_clk[2] }
ble_pack POWERLED.count_clk_RNI_4_LC_2_12_1 { POWERLED.count_clk_RNI[4] }
ble_pack POWERLED.count_clk_RNI_2_LC_2_12_2 { POWERLED.count_clk_RNI[2] }
ble_pack POWERLED.count_clk_RNI_6_LC_2_12_3 { POWERLED.count_clk_RNI[6] }
ble_pack POWERLED.count_clk_RNI_7_LC_2_12_4 { POWERLED.count_clk_RNI[7] }
ble_pack POWERLED.count_clk_RNI037J_2_LC_2_12_5 { POWERLED.count_clk_RNI037J[2] }
ble_pack POWERLED.count_clk_RNI_0_2_LC_2_12_6 { POWERLED.count_clk_RNI_0[2] }
ble_pack POWERLED.count_clk_RNI_0_1_LC_2_12_7 { POWERLED.count_clk_RNI_0[1] }
clb_pack LT_2_12 { POWERLED.count_clk_2_LC_2_12_0, POWERLED.count_clk_RNI_4_LC_2_12_1, POWERLED.count_clk_RNI_2_LC_2_12_2, POWERLED.count_clk_RNI_6_LC_2_12_3, POWERLED.count_clk_RNI_7_LC_2_12_4, POWERLED.count_clk_RNI037J_2_LC_2_12_5, POWERLED.count_clk_RNI_0_2_LC_2_12_6, POWERLED.count_clk_RNI_0_1_LC_2_12_7 }
set_location LT_2_12 2 12
ble_pack POWERLED.func_state_RNIP7PD2_0_LC_2_13_0 { POWERLED.func_state_RNIP7PD2[0] }
ble_pack POWERLED.func_state_RNIFAGK3_0_LC_2_13_1 { POWERLED.func_state_RNIFAGK3[0] }
ble_pack POWERLED.func_state_RNIH0GD5_1_LC_2_13_2 { POWERLED.func_state_RNIH0GD5[1] }
ble_pack POWERLED.func_state_en_LC_2_13_3 { POWERLED.func_state_en }
ble_pack POWERLED.count_clk_10_LC_2_13_4 { POWERLED.count_clk_10_THRU_LUT4_0, POWERLED.count_clk[10] }
ble_pack POWERLED.pwm_out_RNIEHDM1_LC_2_13_6 { POWERLED.pwm_out_RNIEHDM1 }
clb_pack LT_2_13 { POWERLED.func_state_RNIP7PD2_0_LC_2_13_0, POWERLED.func_state_RNIFAGK3_0_LC_2_13_1, POWERLED.func_state_RNIH0GD5_1_LC_2_13_2, POWERLED.func_state_en_LC_2_13_3, POWERLED.count_clk_10_LC_2_13_4, POWERLED.pwm_out_RNIEHDM1_LC_2_13_6 }
set_location LT_2_13 2 13
ble_pack POWERLED.count_off_RNICU6N2_0_LC_2_14_0 { POWERLED.count_off_RNICU6N2[0] }
ble_pack POWERLED.count_off_RNIO3ABA_0_LC_2_14_1 { POWERLED.count_off_RNIO3ABA[0] }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a2_0_LC_2_14_2 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 }
ble_pack POWERLED.func_state_RNI_3_0_LC_2_14_3 { POWERLED.func_state_RNI_3[0] }
ble_pack POWERLED.func_state_RNIC1SE1_0_LC_2_14_4 { POWERLED.func_state_RNIC1SE1[0] }
ble_pack POWERLED.func_state_RNICU6N2_1_LC_2_14_5 { POWERLED.func_state_RNICU6N2[1] }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_LC_2_14_6 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_2_LC_2_14_7 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_2 }
clb_pack LT_2_14 { POWERLED.count_off_RNICU6N2_0_LC_2_14_0, POWERLED.count_off_RNIO3ABA_0_LC_2_14_1, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a2_0_LC_2_14_2, POWERLED.func_state_RNI_3_0_LC_2_14_3, POWERLED.func_state_RNIC1SE1_0_LC_2_14_4, POWERLED.func_state_RNICU6N2_1_LC_2_14_5, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_0_LC_2_14_6, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_2_LC_2_14_7 }
set_location LT_2_14 2 14
ble_pack POWERLED.count_off_RNI_3_LC_2_15_0 { POWERLED.count_off_RNI[3] }
ble_pack POWERLED.count_off_RNI_15_LC_2_15_1 { POWERLED.count_off_RNI[15] }
ble_pack POWERLED.count_off_RNICU6N2_1_LC_2_15_2 { POWERLED.count_off_RNICU6N2[1] }
ble_pack POWERLED.count_off_RNIP4ABA_1_LC_2_15_3 { POWERLED.count_off_RNIP4ABA[1] }
ble_pack POWERLED.count_off_RNI_1_LC_2_15_4 { POWERLED.count_off_RNI[1] }
ble_pack POWERLED.count_off_RNI_0_10_LC_2_15_5 { POWERLED.count_off_RNI_0[10] }
ble_pack POWERLED.count_off_1_LC_2_15_6 { POWERLED.count_off_RNICU6N2_1_POWERLED.count_off_1_REP_LUT4_0, POWERLED.count_off[1] }
ble_pack POWERLED.count_off_0_LC_2_15_7 { POWERLED.count_off_RNICU6N2_0_POWERLED.count_off_0_REP_LUT4_0, POWERLED.count_off[0] }
clb_pack LT_2_15 { POWERLED.count_off_RNI_3_LC_2_15_0, POWERLED.count_off_RNI_15_LC_2_15_1, POWERLED.count_off_RNICU6N2_1_LC_2_15_2, POWERLED.count_off_RNIP4ABA_1_LC_2_15_3, POWERLED.count_off_RNI_1_LC_2_15_4, POWERLED.count_off_RNI_0_10_LC_2_15_5, POWERLED.count_off_1_LC_2_15_6, POWERLED.count_off_0_LC_2_15_7 }
set_location LT_2_15 2 15
ble_pack POWERLED.count_off_9_LC_2_16_0 { POWERLED.count_off_9_THRU_LUT4_0, POWERLED.count_off[9] }
ble_pack POWERLED.count_off_RNIV2IQA_9_LC_2_16_1 { POWERLED.count_off_RNIV2IQA[9] }
ble_pack POWERLED.count_off_RNI_10_LC_2_16_2 { POWERLED.count_off_RNI[10] }
ble_pack POWERLED.count_off_RNI8DNOA_10_LC_2_16_3 { POWERLED.count_off_RNI8DNOA[10] }
ble_pack POWERLED.count_off_10_LC_2_16_4 { POWERLED.count_off_10_THRU_LUT4_0, POWERLED.count_off[10] }
ble_pack POWERLED.count_off_RNIHK4NA_11_LC_2_16_5 { POWERLED.count_off_RNIHK4NA[11] }
ble_pack POWERLED.count_off_11_LC_2_16_6 { POWERLED.count_off_11_THRU_LUT4_0, POWERLED.count_off[11] }
ble_pack POWERLED.count_off_RNIJN5NA_12_LC_2_16_7 { POWERLED.count_off_RNIJN5NA[12] }
clb_pack LT_2_16 { POWERLED.count_off_9_LC_2_16_0, POWERLED.count_off_RNIV2IQA_9_LC_2_16_1, POWERLED.count_off_RNI_10_LC_2_16_2, POWERLED.count_off_RNI8DNOA_10_LC_2_16_3, POWERLED.count_off_10_LC_2_16_4, POWERLED.count_off_RNIHK4NA_11_LC_2_16_5, POWERLED.count_off_11_LC_2_16_6, POWERLED.count_off_RNIJN5NA_12_LC_2_16_7 }
set_location LT_2_16 2 16
ble_pack PCH_PWRGD.curr_state_0_LC_4_1_0 { PCH_PWRGD.curr_state_7_1_0__m4_0_PCH_PWRGD.curr_state_0_REP_LUT4_0, PCH_PWRGD.curr_state[0] }
ble_pack PCH_PWRGD.curr_state_1_LC_4_1_1 { PCH_PWRGD.curr_state_7_1_0__m6_0_PCH_PWRGD.curr_state_1_REP_LUT4_0, PCH_PWRGD.curr_state[1] }
ble_pack PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2 { PCH_PWRGD.curr_state_7_1_0_.m4_0 }
ble_pack PCH_PWRGD.curr_state_RNI02502_0_LC_4_1_3 { PCH_PWRGD.curr_state_RNI02502[0] }
ble_pack PCH_PWRGD.curr_state_RNI_0_LC_4_1_4 { PCH_PWRGD.curr_state_RNI[0] }
ble_pack PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5 { PCH_PWRGD.curr_state_7_1_0_.m6_0 }
ble_pack PCH_PWRGD.curr_state_RNI13502_1_LC_4_1_6 { PCH_PWRGD.curr_state_RNI13502[1] }
ble_pack PCH_PWRGD.curr_state_RNI_1_LC_4_1_7 { PCH_PWRGD.curr_state_RNI[1] }
clb_pack LT_4_1 { PCH_PWRGD.curr_state_0_LC_4_1_0, PCH_PWRGD.curr_state_1_LC_4_1_1, PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2, PCH_PWRGD.curr_state_RNI02502_0_LC_4_1_3, PCH_PWRGD.curr_state_RNI_0_LC_4_1_4, PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5, PCH_PWRGD.curr_state_RNI13502_1_LC_4_1_6, PCH_PWRGD.curr_state_RNI_1_LC_4_1_7 }
set_location LT_4_1 4 1
ble_pack PCH_PWRGD.un2_count_1_cry_2_c_RNI964V1_LC_4_2_0 { PCH_PWRGD.un2_count_1_cry_2_c_RNI964V1 }
ble_pack PCH_PWRGD.count_0_sqmuxa_0_a3_LC_4_2_1 { PCH_PWRGD.count_0_sqmuxa_0_a3 }
ble_pack PCH_PWRGD.un2_count_1_cry_6_c_RNIDE8V1_LC_4_2_2 { PCH_PWRGD.un2_count_1_cry_6_c_RNIDE8V1 }
ble_pack PCH_PWRGD.count_RNISRHH5_3_LC_4_2_3 { PCH_PWRGD.count_RNISRHH5[3] }
ble_pack VPP_VDDQ.curr_state_RNO_0_1_LC_4_2_4 { VPP_VDDQ.curr_state_RNO_0[1] }
ble_pack VPP_VDDQ.curr_state_1_LC_4_2_5 { VPP_VDDQ.curr_state_RNO[1], VPP_VDDQ.curr_state[1] }
ble_pack VPP_VDDQ.curr_state_RNI67MK_1_LC_4_2_6 { VPP_VDDQ.curr_state_RNI67MK[1] }
ble_pack VPP_VDDQ.curr_state_0_LC_4_2_7 { VPP_VDDQ.curr_state_RNO[0], VPP_VDDQ.curr_state[0] }
clb_pack LT_4_2 { PCH_PWRGD.un2_count_1_cry_2_c_RNI964V1_LC_4_2_0, PCH_PWRGD.count_0_sqmuxa_0_a3_LC_4_2_1, PCH_PWRGD.un2_count_1_cry_6_c_RNIDE8V1_LC_4_2_2, PCH_PWRGD.count_RNISRHH5_3_LC_4_2_3, VPP_VDDQ.curr_state_RNO_0_1_LC_4_2_4, VPP_VDDQ.curr_state_1_LC_4_2_5, VPP_VDDQ.curr_state_RNI67MK_1_LC_4_2_6, VPP_VDDQ.curr_state_0_LC_4_2_7 }
set_location LT_4_2 4 2
ble_pack PCH_PWRGD.delayed_vccin_ok_RNIJN8A3_LC_4_3_0 { PCH_PWRGD.delayed_vccin_ok_RNIJN8A3 }
ble_pack PCH_PWRGD.curr_state_RNI1IPC1_0_LC_4_3_1 { PCH_PWRGD.curr_state_RNI1IPC1[0] }
ble_pack VPP_VDDQ.count_1_sqmuxa_i_0_o2_0_LC_4_3_2 { VPP_VDDQ.count_1_sqmuxa_i_0_o2_0 }
ble_pack PCH_PWRGD.curr_state_RNI1IPC1_0_0_LC_4_3_3 { PCH_PWRGD.curr_state_RNI1IPC1_0[0] }
ble_pack PCH_PWRGD.delayed_vccin_ok_LC_4_3_4 { PCH_PWRGD.delayed_vccin_ok_RNIJN8A3_PCH_PWRGD.delayed_vccin_ok_REP_LUT4_0, PCH_PWRGD.delayed_vccin_ok }
ble_pack PCH_PWRGD.curr_state_RNI_1_0_LC_4_3_5 { PCH_PWRGD.curr_state_RNI_1[0] }
ble_pack PCH_PWRGD.curr_state_7_1_0__m6_0_a2_LC_4_3_6 { PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 }
ble_pack PCH_PWRGD.curr_state_RNI1IPC1_1_LC_4_3_7 { PCH_PWRGD.curr_state_RNI1IPC1[1] }
clb_pack LT_4_3 { PCH_PWRGD.delayed_vccin_ok_RNIJN8A3_LC_4_3_0, PCH_PWRGD.curr_state_RNI1IPC1_0_LC_4_3_1, VPP_VDDQ.count_1_sqmuxa_i_0_o2_0_LC_4_3_2, PCH_PWRGD.curr_state_RNI1IPC1_0_0_LC_4_3_3, PCH_PWRGD.delayed_vccin_ok_LC_4_3_4, PCH_PWRGD.curr_state_RNI_1_0_LC_4_3_5, PCH_PWRGD.curr_state_7_1_0__m6_0_a2_LC_4_3_6, PCH_PWRGD.curr_state_RNI1IPC1_1_LC_4_3_7 }
set_location LT_4_3 4 3
ble_pack RSMRST_PWRGD.count_3_LC_4_4_0 { RSMRST_PWRGD.count_3_THRU_LUT4_0, RSMRST_PWRGD.count[3] }
ble_pack RSMRST_PWRGD.count_7_LC_4_4_1 { RSMRST_PWRGD.count_7_THRU_LUT4_0, RSMRST_PWRGD.count[7] }
clb_pack LT_4_4 { RSMRST_PWRGD.count_3_LC_4_4_0, RSMRST_PWRGD.count_7_LC_4_4_1 }
set_location LT_4_4 4 4
ble_pack POWERLED.count_13_LC_4_5_0 { POWERLED.count_13_THRU_LUT4_0, POWERLED.count[13] }
ble_pack POWERLED.count_4_LC_4_5_1 { POWERLED.count_4_THRU_LUT4_0, POWERLED.count[4] }
ble_pack POWERLED.count_5_LC_4_5_2 { POWERLED.count_5_THRU_LUT4_0, POWERLED.count[5] }
ble_pack POWERLED.count_6_LC_4_5_3 { POWERLED.count_6_THRU_LUT4_0, POWERLED.count[6] }
clb_pack LT_4_5 { POWERLED.count_13_LC_4_5_0, POWERLED.count_4_LC_4_5_1, POWERLED.count_5_LC_4_5_2, POWERLED.count_6_LC_4_5_3 }
set_location LT_4_5 4 5
ble_pack POWERLED.count_0_LC_4_6_0 { POWERLED.count_RNI_0_POWERLED.count_0_REP_LUT4_0, POWERLED.count[0] }
ble_pack POWERLED.curr_state_0_LC_4_6_1 { POWERLED.curr_state_RNO[0], POWERLED.curr_state[0] }
ble_pack POWERLED.curr_state_RNIF5D5_0_LC_4_6_2 { POWERLED.curr_state_RNIF5D5[0] }
ble_pack POWERLED.count_RNI_0_LC_4_6_3 { POWERLED.count_RNI[0] }
ble_pack POWERLED.count_RNIGAFE_0_LC_4_6_4 { POWERLED.count_RNIGAFE[0] }
ble_pack POWERLED.count_RNI_1_LC_4_6_5 { POWERLED.count_RNI[1] }
ble_pack POWERLED.count_RNIHBFE_1_LC_4_6_6 { POWERLED.count_RNIHBFE[1] }
ble_pack POWERLED.count_1_LC_4_6_7 { POWERLED.count_RNI_1_POWERLED.count_1_REP_LUT4_0, POWERLED.count[1] }
clb_pack LT_4_6 { POWERLED.count_0_LC_4_6_0, POWERLED.curr_state_0_LC_4_6_1, POWERLED.curr_state_RNIF5D5_0_LC_4_6_2, POWERLED.count_RNI_0_LC_4_6_3, POWERLED.count_RNIGAFE_0_LC_4_6_4, POWERLED.count_RNI_1_LC_4_6_5, POWERLED.count_RNIHBFE_1_LC_4_6_6, POWERLED.count_1_LC_4_6_7 }
set_location LT_4_6 4 6
ble_pack RSMRST_PWRGD.curr_state_RNIB0IQ1_1_LC_4_7_0 { RSMRST_PWRGD.curr_state_RNIB0IQ1[1] }
ble_pack RSMRST_PWRGD.curr_state_RNIR5QD1_0_LC_4_7_1 { RSMRST_PWRGD.curr_state_RNIR5QD1[0] }
ble_pack RSMRST_PWRGD.curr_state_0_LC_4_7_2 { RSMRST_PWRGD.curr_state_7_1_0__m4_0_RSMRST_PWRGD.curr_state_0_REP_LUT4_0, RSMRST_PWRGD.curr_state[0] }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_7_3 { RSMRST_PWRGD.curr_state_7_1_0_.m4_0 }
ble_pack RSMRST_PWRGD.curr_state_RNIFPNC_0_LC_4_7_4 { RSMRST_PWRGD.curr_state_RNIFPNC[0] }
ble_pack RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_7_5 { RSMRST_PWRGD.curr_state_7_1_0_.m6_0 }
ble_pack RSMRST_PWRGD.curr_state_1_LC_4_7_6 { RSMRST_PWRGD.curr_state_7_1_0__m6_0_RSMRST_PWRGD.curr_state_1_REP_LUT4_0, RSMRST_PWRGD.curr_state[1] }
ble_pack RSMRST_PWRGD.RSMRSTn_fast_LC_4_7_7 { RSMRST_PWRGD.curr_state_RNIR5QD1_0_RSMRST_PWRGD.RSMRSTn_fast_REP_LUT4_0, RSMRST_PWRGD.RSMRSTn_fast }
clb_pack LT_4_7 { RSMRST_PWRGD.curr_state_RNIB0IQ1_1_LC_4_7_0, RSMRST_PWRGD.curr_state_RNIR5QD1_0_LC_4_7_1, RSMRST_PWRGD.curr_state_0_LC_4_7_2, RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_7_3, RSMRST_PWRGD.curr_state_RNIFPNC_0_LC_4_7_4, RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_7_5, RSMRST_PWRGD.curr_state_1_LC_4_7_6, RSMRST_PWRGD.RSMRSTn_fast_LC_4_7_7 }
set_location LT_4_7 4 7
ble_pack POWERLED.count_RNIKKSP_10_LC_4_8_0 { POWERLED.count_RNIKKSP[10] }
ble_pack POWERLED.count_10_LC_4_8_1 { POWERLED.count_10_THRU_LUT4_0, POWERLED.count[10] }
ble_pack POWERLED.count_RNITEFN_2_LC_4_8_2 { POWERLED.count_RNITEFN[2] }
ble_pack POWERLED.count_2_LC_4_8_3 { POWERLED.count_2_THRU_LUT4_0, POWERLED.count[2] }
ble_pack POWERLED.count_RNITF4O_11_LC_4_8_4 { POWERLED.count_RNITF4O[11] }
ble_pack POWERLED.count_11_LC_4_8_5 { POWERLED.count_11_THRU_LUT4_0, POWERLED.count[11] }
ble_pack POWERLED.count_RNIVHGN_3_LC_4_8_6 { POWERLED.count_RNIVHGN[3] }
ble_pack POWERLED.count_3_LC_4_8_7 { POWERLED.count_3_THRU_LUT4_0, POWERLED.count[3] }
clb_pack LT_4_8 { POWERLED.count_RNIKKSP_10_LC_4_8_0, POWERLED.count_10_LC_4_8_1, POWERLED.count_RNITEFN_2_LC_4_8_2, POWERLED.count_2_LC_4_8_3, POWERLED.count_RNITF4O_11_LC_4_8_4, POWERLED.count_11_LC_4_8_5, POWERLED.count_RNIVHGN_3_LC_4_8_6, POWERLED.count_3_LC_4_8_7 }
set_location LT_4_8 4 8
ble_pack POWERLED.count_RNIVI5O_12_LC_4_9_0 { POWERLED.count_RNIVI5O[12] }
ble_pack POWERLED.count_12_LC_4_9_1 { POWERLED.count_12_THRU_LUT4_0, POWERLED.count[12] }
ble_pack POWERLED.curr_state_RNI3P6L_0_LC_4_9_2 { POWERLED.curr_state_RNI3P6L[0] }
ble_pack POWERLED.count_clk_RNI_0_LC_4_9_3 { POWERLED.count_clk_RNI[0] }
ble_pack POWERLED.count_clk_RNI_0_0_LC_4_9_4 { POWERLED.count_clk_RNI_0[0] }
ble_pack POWERLED.count_off_RNIHDAQA_2_LC_4_9_5 { POWERLED.count_off_RNIHDAQA[2] }
ble_pack POWERLED.count_off_RNIJGBQA_3_LC_4_9_6 { POWERLED.count_off_RNIJGBQA[3] }
ble_pack POWERLED.count_off_RNILJCQA_4_LC_4_9_7 { POWERLED.count_off_RNILJCQA[4] }
clb_pack LT_4_9 { POWERLED.count_RNIVI5O_12_LC_4_9_0, POWERLED.count_12_LC_4_9_1, POWERLED.curr_state_RNI3P6L_0_LC_4_9_2, POWERLED.count_clk_RNI_0_LC_4_9_3, POWERLED.count_clk_RNI_0_0_LC_4_9_4, POWERLED.count_off_RNIHDAQA_2_LC_4_9_5, POWERLED.count_off_RNIJGBQA_3_LC_4_9_6, POWERLED.count_off_RNILJCQA_4_LC_4_9_7 }
set_location LT_4_9 4 9
ble_pack POWERLED.VCCST_EN_i_0_i_LC_4_10_0 { POWERLED.VCCST_EN_i_0_i }
ble_pack POWERLED.func_state_RNIPPHK1_1_LC_4_10_1 { POWERLED.func_state_RNIPPHK1[1] }
ble_pack POWERLED.dutycycle_1_0_iv_i_a2_2_LC_4_10_2 { POWERLED.dutycycle_1_0_iv_i_a2[2] }
ble_pack POWERLED.dutycycle_1_0_iv_i_o3_2_LC_4_10_3 { POWERLED.dutycycle_1_0_iv_i_o3[2] }
ble_pack POWERLED.un1_count_clk_1_sqmuxa_0_o3_LC_4_10_4 { POWERLED.un1_count_clk_1_sqmuxa_0_o3 }
ble_pack POWERLED.slp_s3n_signal_i_0_o3_2_LC_4_10_5 { POWERLED.slp_s3n_signal_i_0_o3_2 }
ble_pack POWERLED.dutycycle_1_0_iv_0_o3_s_1_LC_4_10_6 { POWERLED.dutycycle_1_0_iv_0_o3_s[1] }
ble_pack POWERLED.dutycycle_1_0_iv_0_o3_1_LC_4_10_7 { POWERLED.dutycycle_1_0_iv_0_o3[1] }
clb_pack LT_4_10 { POWERLED.VCCST_EN_i_0_i_LC_4_10_0, POWERLED.func_state_RNIPPHK1_1_LC_4_10_1, POWERLED.dutycycle_1_0_iv_i_a2_2_LC_4_10_2, POWERLED.dutycycle_1_0_iv_i_o3_2_LC_4_10_3, POWERLED.un1_count_clk_1_sqmuxa_0_o3_LC_4_10_4, POWERLED.slp_s3n_signal_i_0_o3_2_LC_4_10_5, POWERLED.dutycycle_1_0_iv_0_o3_s_1_LC_4_10_6, POWERLED.dutycycle_1_0_iv_0_o3_1_LC_4_10_7 }
set_location LT_4_10 4 10
ble_pack POWERLED.func_state_RNI3IN21_0_LC_4_11_0 { POWERLED.func_state_RNI3IN21[0] }
ble_pack POWERLED.func_state_RNIC1SE1_0_0_LC_4_11_1 { POWERLED.func_state_RNIC1SE1_0[0] }
ble_pack POWERLED.func_state_RNIGMCP2_1_LC_4_11_2 { POWERLED.func_state_RNIGMCP2[1] }
ble_pack POWERLED.func_state_RNI_4_0_LC_4_11_3 { POWERLED.func_state_RNI_4[0] }
ble_pack POWERLED.func_state_RNI_1_LC_4_11_4 { POWERLED.func_state_RNI[1] }
ble_pack POWERLED.func_state_RNI3IN21_1_1_LC_4_11_5 { POWERLED.func_state_RNI3IN21_1[1] }
ble_pack POWERLED.func_state_RNI3IN21_1_LC_4_11_6 { POWERLED.func_state_RNI3IN21[1] }
ble_pack POWERLED.func_state_1_ss0_i_0_a2_3_LC_4_11_7 { POWERLED.func_state_1_ss0_i_0_a2_3 }
clb_pack LT_4_11 { POWERLED.func_state_RNI3IN21_0_LC_4_11_0, POWERLED.func_state_RNIC1SE1_0_0_LC_4_11_1, POWERLED.func_state_RNIGMCP2_1_LC_4_11_2, POWERLED.func_state_RNI_4_0_LC_4_11_3, POWERLED.func_state_RNI_1_LC_4_11_4, POWERLED.func_state_RNI3IN21_1_1_LC_4_11_5, POWERLED.func_state_RNI3IN21_1_LC_4_11_6, POWERLED.func_state_1_ss0_i_0_a2_3_LC_4_11_7 }
set_location LT_4_11 4 11
ble_pack POWERLED.func_state_RNITIO1D_1_LC_4_12_0 { POWERLED.func_state_RNITIO1D[1] }
ble_pack POWERLED.func_state_RNI_4_1_LC_4_12_1 { POWERLED.func_state_RNI_4[1] }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a2_1_1_LC_4_12_2 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1_1 }
ble_pack POWERLED.func_state_RNI34G9_0_LC_4_12_3 { POWERLED.func_state_RNI34G9[0] }
ble_pack POWERLED.func_state_RNIESP71_1_LC_4_12_4 { POWERLED.func_state_RNIESP71[1] }
ble_pack VPP_VDDQ.un1_vddq_en_LC_4_12_5 { VPP_VDDQ.un1_vddq_en }
ble_pack POWERLED.un1_count_clk_1_sqmuxa_0_o2_LC_4_12_6 { POWERLED.un1_count_clk_1_sqmuxa_0_o2 }
ble_pack POWERLED.func_state_1_LC_4_12_7 { POWERLED.func_state_RNITIO1D_1_POWERLED.func_state_1_REP_LUT4_0, POWERLED.func_state[1] }
clb_pack LT_4_12 { POWERLED.func_state_RNITIO1D_1_LC_4_12_0, POWERLED.func_state_RNI_4_1_LC_4_12_1, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a2_1_1_LC_4_12_2, POWERLED.func_state_RNI34G9_0_LC_4_12_3, POWERLED.func_state_RNIESP71_1_LC_4_12_4, VPP_VDDQ.un1_vddq_en_LC_4_12_5, POWERLED.un1_count_clk_1_sqmuxa_0_o2_LC_4_12_6, POWERLED.func_state_1_LC_4_12_7 }
set_location LT_4_12 4 12
ble_pack POWERLED.un1_dutycycle_94_cry_1_c_RNIKUJM1_LC_4_13_0 { POWERLED.un1_dutycycle_94_cry_1_c_RNIKUJM1 }
ble_pack POWERLED.dutycycle_2_LC_4_13_1 { POWERLED.dutycycle_RNI0RNB6_2_POWERLED.dutycycle_2_REP_LUT4_0, POWERLED.dutycycle[2] }
ble_pack POWERLED.dutycycle_RNI_1_2_LC_4_13_2 { POWERLED.dutycycle_RNI_1[2] }
ble_pack POWERLED.dutycycle_RNIML1B1_2_LC_4_13_3 { POWERLED.dutycycle_RNIML1B1[2] }
ble_pack POWERLED.dutycycle_RNIS3763_2_LC_4_13_4 { POWERLED.dutycycle_RNIS3763[2] }
ble_pack POWERLED.dutycycle_RNI0RNB6_2_LC_4_13_5 { POWERLED.dutycycle_RNI0RNB6[2] }
ble_pack POWERLED.dutycycle_RNI5DLR_2_LC_4_13_6 { POWERLED.dutycycle_RNI5DLR[2] }
ble_pack POWERLED.func_state_RNI5DLR_0_1_LC_4_13_7 { POWERLED.func_state_RNI5DLR_0[1] }
clb_pack LT_4_13 { POWERLED.un1_dutycycle_94_cry_1_c_RNIKUJM1_LC_4_13_0, POWERLED.dutycycle_2_LC_4_13_1, POWERLED.dutycycle_RNI_1_2_LC_4_13_2, POWERLED.dutycycle_RNIML1B1_2_LC_4_13_3, POWERLED.dutycycle_RNIS3763_2_LC_4_13_4, POWERLED.dutycycle_RNI0RNB6_2_LC_4_13_5, POWERLED.dutycycle_RNI5DLR_2_LC_4_13_6, POWERLED.func_state_RNI5DLR_0_1_LC_4_13_7 }
set_location LT_4_13 4 13
ble_pack POWERLED.func_state_RNIAQAN1_0_LC_4_14_0 { POWERLED.func_state_RNIAQAN1[0] }
ble_pack POWERLED.func_state_RNIGGI33_0_LC_4_14_1 { POWERLED.func_state_RNIGGI33[0] }
ble_pack POWERLED.dutycycle_RNI9EN09_7_LC_4_14_2 { POWERLED.dutycycle_RNI9EN09[7] }
ble_pack POWERLED.dutycycle_RNIAN5BA_7_LC_4_14_3 { POWERLED.dutycycle_RNIAN5BA[7] }
ble_pack POWERLED.dutycycle_RNIJFV14_7_LC_4_14_4 { POWERLED.dutycycle_RNIJFV14[7] }
ble_pack POWERLED.dutycycle_RNI_6_7_LC_4_14_5 { POWERLED.dutycycle_RNI_6[7] }
ble_pack POWERLED.dutycycle_RNI_7_0_LC_4_14_6 { POWERLED.dutycycle_RNI_7[0] }
ble_pack POWERLED.dutycycle_7_LC_4_14_7 { POWERLED.dutycycle_RNIAN5BA_7_POWERLED.dutycycle_7_REP_LUT4_0, POWERLED.dutycycle[7] }
clb_pack LT_4_14 { POWERLED.func_state_RNIAQAN1_0_LC_4_14_0, POWERLED.func_state_RNIGGI33_0_LC_4_14_1, POWERLED.dutycycle_RNI9EN09_7_LC_4_14_2, POWERLED.dutycycle_RNIAN5BA_7_LC_4_14_3, POWERLED.dutycycle_RNIJFV14_7_LC_4_14_4, POWERLED.dutycycle_RNI_6_7_LC_4_14_5, POWERLED.dutycycle_RNI_7_0_LC_4_14_6, POWERLED.dutycycle_7_LC_4_14_7 }
set_location LT_4_14 4 14
ble_pack POWERLED.count_off_RNIPPEQA_6_LC_4_15_0 { POWERLED.count_off_RNIPPEQA[6] }
ble_pack POWERLED.count_off_6_LC_4_15_1 { POWERLED.count_off_6_THRU_LUT4_0, POWERLED.count_off[6] }
ble_pack POWERLED.count_off_RNIRSFQA_7_LC_4_15_2 { POWERLED.count_off_RNIRSFQA[7] }
ble_pack POWERLED.count_off_7_LC_4_15_3 { POWERLED.count_off_7_THRU_LUT4_0, POWERLED.count_off[7] }
ble_pack POWERLED.count_off_RNITVGQA_8_LC_4_15_4 { POWERLED.count_off_RNITVGQA[8] }
ble_pack POWERLED.count_off_8_LC_4_15_5 { POWERLED.count_off_8_THRU_LUT4_0, POWERLED.count_off[8] }
ble_pack POWERLED.func_state_RNI_2_1_LC_4_15_6 { POWERLED.func_state_RNI_2[1] }
ble_pack POWERLED.func_state_RNI_6_1_LC_4_15_7 { POWERLED.func_state_RNI_6[1] }
clb_pack LT_4_15 { POWERLED.count_off_RNIPPEQA_6_LC_4_15_0, POWERLED.count_off_6_LC_4_15_1, POWERLED.count_off_RNIRSFQA_7_LC_4_15_2, POWERLED.count_off_7_LC_4_15_3, POWERLED.count_off_RNITVGQA_8_LC_4_15_4, POWERLED.count_off_8_LC_4_15_5, POWERLED.func_state_RNI_2_1_LC_4_15_6, POWERLED.func_state_RNI_6_1_LC_4_15_7 }
set_location LT_4_15 4 15
ble_pack HDA_STRAP.curr_state_RNIUGTH4_1_LC_5_1_0 { HDA_STRAP.curr_state_RNIUGTH4[1] }
ble_pack HDA_STRAP.curr_state_1_LC_5_1_1 { HDA_STRAP.curr_state_13_2_0__m8_i_HDA_STRAP.curr_state_1_REP_LUT4_0, HDA_STRAP.curr_state[1] }
ble_pack HDA_STRAP.HDA_SDO_ATP_RNI9DLJ_LC_5_1_2 { HDA_STRAP.HDA_SDO_ATP_RNI9DLJ }
ble_pack HDA_STRAP.curr_state_2_LC_5_1_3 { HDA_STRAP.curr_state_13_2_0_.i4_mux_i, HDA_STRAP.curr_state[2] }
ble_pack HDA_STRAP.curr_state_RNIVHTH4_2_LC_5_1_4 { HDA_STRAP.curr_state_RNIVHTH4[2] }
ble_pack HDA_STRAP.curr_state_13_2_0__m11_0_LC_5_1_5 { HDA_STRAP.curr_state_13_2_0_.m11_0 }
ble_pack HDA_STRAP.curr_state_RNI_0_LC_5_1_6 { HDA_STRAP.curr_state_RNI[0] }
ble_pack HDA_STRAP.HDA_SDO_ATP_LC_5_1_7 { HDA_STRAP.HDA_SDO_ATP_RNO, HDA_STRAP.HDA_SDO_ATP }
clb_pack LT_5_1 { HDA_STRAP.curr_state_RNIUGTH4_1_LC_5_1_0, HDA_STRAP.curr_state_1_LC_5_1_1, HDA_STRAP.HDA_SDO_ATP_RNI9DLJ_LC_5_1_2, HDA_STRAP.curr_state_2_LC_5_1_3, HDA_STRAP.curr_state_RNIVHTH4_2_LC_5_1_4, HDA_STRAP.curr_state_13_2_0__m11_0_LC_5_1_5, HDA_STRAP.curr_state_RNI_0_LC_5_1_6, HDA_STRAP.HDA_SDO_ATP_LC_5_1_7 }
set_location LT_5_1 5 1
ble_pack COUNTER.counter_1_cry_1_c_LC_5_2_0 { COUNTER.counter_1_cry_1_c }
ble_pack COUNTER.counter_1_cry_1_THRU_LUT4_0_LC_5_2_1 { COUNTER.counter_1_cry_1_THRU_LUT4_0, COUNTER.counter_1_cry_2_c }
ble_pack COUNTER.counter_1_cry_2_THRU_LUT4_0_LC_5_2_2 { COUNTER.counter_1_cry_2_THRU_LUT4_0, COUNTER.counter_1_cry_3_c }
ble_pack COUNTER.counter_1_cry_3_THRU_LUT4_0_LC_5_2_3 { COUNTER.counter_1_cry_3_THRU_LUT4_0, COUNTER.counter_1_cry_4_c }
ble_pack COUNTER.counter_1_cry_4_THRU_LUT4_0_LC_5_2_4 { COUNTER.counter_1_cry_4_THRU_LUT4_0, COUNTER.counter_1_cry_5_c }
ble_pack COUNTER.counter_1_cry_5_THRU_LUT4_0_LC_5_2_5 { COUNTER.counter_1_cry_5_THRU_LUT4_0, COUNTER.counter_1_cry_6_c }
ble_pack COUNTER.counter_7_LC_5_2_6 { COUNTER.counter_RNO[7], COUNTER.counter[7], COUNTER.counter_1_cry_7_c }
ble_pack COUNTER.counter_8_LC_5_2_7 { COUNTER.counter_RNO[8], COUNTER.counter[8], COUNTER.counter_1_cry_8_c }
clb_pack LT_5_2 { COUNTER.counter_1_cry_1_c_LC_5_2_0, COUNTER.counter_1_cry_1_THRU_LUT4_0_LC_5_2_1, COUNTER.counter_1_cry_2_THRU_LUT4_0_LC_5_2_2, COUNTER.counter_1_cry_3_THRU_LUT4_0_LC_5_2_3, COUNTER.counter_1_cry_4_THRU_LUT4_0_LC_5_2_4, COUNTER.counter_1_cry_5_THRU_LUT4_0_LC_5_2_5, COUNTER.counter_7_LC_5_2_6, COUNTER.counter_8_LC_5_2_7 }
set_location LT_5_2 5 2
ble_pack COUNTER.counter_9_LC_5_3_0 { COUNTER.counter_RNO[9], COUNTER.counter[9], COUNTER.counter_1_cry_9_c }
ble_pack COUNTER.counter_10_LC_5_3_1 { COUNTER.counter_RNO[10], COUNTER.counter[10], COUNTER.counter_1_cry_10_c }
ble_pack COUNTER.counter_11_LC_5_3_2 { COUNTER.counter_RNO[11], COUNTER.counter[11], COUNTER.counter_1_cry_11_c }
ble_pack COUNTER.counter_12_LC_5_3_3 { COUNTER.counter_RNO[12], COUNTER.counter[12], COUNTER.counter_1_cry_12_c }
ble_pack COUNTER.counter_13_LC_5_3_4 { COUNTER.counter_RNO[13], COUNTER.counter[13], COUNTER.counter_1_cry_13_c }
ble_pack COUNTER.counter_14_LC_5_3_5 { COUNTER.counter_RNO[14], COUNTER.counter[14], COUNTER.counter_1_cry_14_c }
ble_pack COUNTER.counter_15_LC_5_3_6 { COUNTER.counter_RNO[15], COUNTER.counter[15], COUNTER.counter_1_cry_15_c }
ble_pack COUNTER.counter_16_LC_5_3_7 { COUNTER.counter_RNO[16], COUNTER.counter[16], COUNTER.counter_1_cry_16_c }
clb_pack LT_5_3 { COUNTER.counter_9_LC_5_3_0, COUNTER.counter_10_LC_5_3_1, COUNTER.counter_11_LC_5_3_2, COUNTER.counter_12_LC_5_3_3, COUNTER.counter_13_LC_5_3_4, COUNTER.counter_14_LC_5_3_5, COUNTER.counter_15_LC_5_3_6, COUNTER.counter_16_LC_5_3_7 }
set_location LT_5_3 5 3
ble_pack COUNTER.counter_17_LC_5_4_0 { COUNTER.counter_RNO[17], COUNTER.counter[17], COUNTER.counter_1_cry_17_c }
ble_pack COUNTER.counter_18_LC_5_4_1 { COUNTER.counter_RNO[18], COUNTER.counter[18], COUNTER.counter_1_cry_18_c }
ble_pack COUNTER.counter_19_LC_5_4_2 { COUNTER.counter_RNO[19], COUNTER.counter[19], COUNTER.counter_1_cry_19_c }
ble_pack COUNTER.counter_20_LC_5_4_3 { COUNTER.counter_RNO[20], COUNTER.counter[20], COUNTER.counter_1_cry_20_c }
ble_pack COUNTER.counter_21_LC_5_4_4 { COUNTER.counter_RNO[21], COUNTER.counter[21], COUNTER.counter_1_cry_21_c }
ble_pack COUNTER.counter_22_LC_5_4_5 { COUNTER.counter_RNO[22], COUNTER.counter[22], COUNTER.counter_1_cry_22_c }
ble_pack COUNTER.counter_23_LC_5_4_6 { COUNTER.counter_RNO[23], COUNTER.counter[23], COUNTER.counter_1_cry_23_c }
ble_pack COUNTER.counter_24_LC_5_4_7 { COUNTER.counter_RNO[24], COUNTER.counter[24], COUNTER.counter_1_cry_24_c }
clb_pack LT_5_4 { COUNTER.counter_17_LC_5_4_0, COUNTER.counter_18_LC_5_4_1, COUNTER.counter_19_LC_5_4_2, COUNTER.counter_20_LC_5_4_3, COUNTER.counter_21_LC_5_4_4, COUNTER.counter_22_LC_5_4_5, COUNTER.counter_23_LC_5_4_6, COUNTER.counter_24_LC_5_4_7 }
set_location LT_5_4 5 4
ble_pack COUNTER.counter_25_LC_5_5_0 { COUNTER.counter_RNO[25], COUNTER.counter[25], COUNTER.counter_1_cry_25_c }
ble_pack COUNTER.counter_26_LC_5_5_1 { COUNTER.counter_RNO[26], COUNTER.counter[26], COUNTER.counter_1_cry_26_c }
ble_pack COUNTER.counter_27_LC_5_5_2 { COUNTER.counter_RNO[27], COUNTER.counter[27], COUNTER.counter_1_cry_27_c }
ble_pack COUNTER.counter_28_LC_5_5_3 { COUNTER.counter_RNO[28], COUNTER.counter[28], COUNTER.counter_1_cry_28_c }
ble_pack COUNTER.counter_29_LC_5_5_4 { COUNTER.counter_RNO[29], COUNTER.counter[29], COUNTER.counter_1_cry_29_c }
ble_pack COUNTER.counter_30_LC_5_5_5 { COUNTER.counter_RNO[30], COUNTER.counter[30], COUNTER.counter_1_cry_30_c }
ble_pack COUNTER.counter_31_LC_5_5_6 { COUNTER.counter_RNO[31], COUNTER.counter[31] }
ble_pack COUNTER.un4_counter_6_c_RNO_LC_5_5_7 { COUNTER.un4_counter_6_c_RNO }
clb_pack LT_5_5 { COUNTER.counter_25_LC_5_5_0, COUNTER.counter_26_LC_5_5_1, COUNTER.counter_27_LC_5_5_2, COUNTER.counter_28_LC_5_5_3, COUNTER.counter_29_LC_5_5_4, COUNTER.counter_30_LC_5_5_5, COUNTER.counter_31_LC_5_5_6, COUNTER.un4_counter_6_c_RNO_LC_5_5_7 }
set_location LT_5_5 5 5
ble_pack POWERLED.func_state_RNIHPASE_0_LC_5_6_0 { POWERLED.func_state_RNIHPASE[0] }
ble_pack POWERLED.func_state_0_LC_5_6_1 { POWERLED.func_state_RNIHPASE_0_POWERLED.func_state_0_REP_LUT4_0, POWERLED.func_state[0] }
ble_pack COUNTER.un4_counter_7_c_RNO_LC_5_6_2 { COUNTER.un4_counter_7_c_RNO }
ble_pack VPP_VDDQ.curr_state_2_RNI_1_LC_5_6_4 { VPP_VDDQ.curr_state_2_RNI[1] }
ble_pack VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_5_6_5 { VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 }
ble_pack COUNTER.tmp_1_LC_5_6_7 { COUNTER.tmp_1_RNO, COUNTER.tmp_1 }
clb_pack LT_5_6 { POWERLED.func_state_RNIHPASE_0_LC_5_6_0, POWERLED.func_state_0_LC_5_6_1, COUNTER.un4_counter_7_c_RNO_LC_5_6_2, VPP_VDDQ.curr_state_2_RNI_1_LC_5_6_4, VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_5_6_5, COUNTER.tmp_1_LC_5_6_7 }
set_location LT_5_6 5 6
ble_pack HDA_STRAP.count_17_LC_5_7_1 { HDA_STRAP.count_17_THRU_LUT4_0, HDA_STRAP.count[17] }
ble_pack POWERLED.count_RNI1LHN_4_LC_5_7_2 { POWERLED.count_RNI1LHN[4] }
ble_pack RSMRST_PWRGD.count_0_sqmuxa_0_a3_LC_5_7_3 { RSMRST_PWRGD.count_0_sqmuxa_0_a3 }
ble_pack POWERLED.count_RNI1M6O_13_LC_5_7_4 { POWERLED.count_RNI1M6O[13] }
ble_pack POWERLED.count_RNI3OIN_5_LC_5_7_5 { POWERLED.count_RNI3OIN[5] }
ble_pack POWERLED.count_RNI3P7O_14_LC_5_7_6 { POWERLED.count_RNI3P7O[14] }
ble_pack POWERLED.count_RNI5RJN_6_LC_5_7_7 { POWERLED.count_RNI5RJN[6] }
clb_pack LT_5_7 { HDA_STRAP.count_17_LC_5_7_1, POWERLED.count_RNI1LHN_4_LC_5_7_2, RSMRST_PWRGD.count_0_sqmuxa_0_a3_LC_5_7_3, POWERLED.count_RNI1M6O_13_LC_5_7_4, POWERLED.count_RNI3OIN_5_LC_5_7_5, POWERLED.count_RNI3P7O_14_LC_5_7_6, POWERLED.count_RNI5RJN_6_LC_5_7_7 }
set_location LT_5_7 5 7
ble_pack POWERLED.un1_count_cry_1_c_LC_5_8_0 { POWERLED.un1_count_cry_1_c }
ble_pack POWERLED.un1_count_cry_1_c_RNIB209_LC_5_8_1 { POWERLED.un1_count_cry_1_c_RNIB209, POWERLED.un1_count_cry_2_c }
ble_pack POWERLED.un1_count_cry_2_c_RNIC419_LC_5_8_2 { POWERLED.un1_count_cry_2_c_RNIC419, POWERLED.un1_count_cry_3_c }
ble_pack POWERLED.un1_count_cry_3_c_RNID629_LC_5_8_3 { POWERLED.un1_count_cry_3_c_RNID629, POWERLED.un1_count_cry_4_c }
ble_pack POWERLED.un1_count_cry_4_c_RNIE839_LC_5_8_4 { POWERLED.un1_count_cry_4_c_RNIE839, POWERLED.un1_count_cry_5_c }
ble_pack POWERLED.un1_count_cry_5_c_RNIFA49_LC_5_8_5 { POWERLED.un1_count_cry_5_c_RNIFA49, POWERLED.un1_count_cry_6_c }
ble_pack POWERLED.un1_count_cry_6_c_RNIGC59_LC_5_8_6 { POWERLED.un1_count_cry_6_c_RNIGC59, POWERLED.un1_count_cry_7_c }
ble_pack POWERLED.un1_count_cry_7_c_RNIHE69_LC_5_8_7 { POWERLED.un1_count_cry_7_c_RNIHE69, POWERLED.un1_count_cry_8_c }
clb_pack LT_5_8 { POWERLED.un1_count_cry_1_c_LC_5_8_0, POWERLED.un1_count_cry_1_c_RNIB209_LC_5_8_1, POWERLED.un1_count_cry_2_c_RNIC419_LC_5_8_2, POWERLED.un1_count_cry_3_c_RNID629_LC_5_8_3, POWERLED.un1_count_cry_4_c_RNIE839_LC_5_8_4, POWERLED.un1_count_cry_5_c_RNIFA49_LC_5_8_5, POWERLED.un1_count_cry_6_c_RNIGC59_LC_5_8_6, POWERLED.un1_count_cry_7_c_RNIHE69_LC_5_8_7 }
set_location LT_5_8 5 8
ble_pack POWERLED.un1_count_cry_8_c_RNIIG79_LC_5_9_0 { POWERLED.un1_count_cry_8_c_RNIIG79, POWERLED.un1_count_cry_9_c }
ble_pack POWERLED.un1_count_cry_9_c_RNIJI89_LC_5_9_1 { POWERLED.un1_count_cry_9_c_RNIJI89, POWERLED.un1_count_cry_10_c }
ble_pack POWERLED.un1_count_cry_10_c_RNIRCG7_LC_5_9_2 { POWERLED.un1_count_cry_10_c_RNIRCG7, POWERLED.un1_count_cry_11_c }
ble_pack POWERLED.un1_count_cry_11_c_RNISEH7_LC_5_9_3 { POWERLED.un1_count_cry_11_c_RNISEH7, POWERLED.un1_count_cry_12_c }
ble_pack POWERLED.un1_count_cry_12_c_RNITGI7_LC_5_9_4 { POWERLED.un1_count_cry_12_c_RNITGI7, POWERLED.un1_count_cry_13_c }
ble_pack POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_5_9_5 { POWERLED.un1_count_cry_13_c_RNIUIJ7, POWERLED.un1_count_cry_14_c }
ble_pack POWERLED.un1_count_cry_14_c_RNIVKK7_LC_5_9_6 { POWERLED.un1_count_cry_14_c_RNIVKK7 }
ble_pack POWERLED.count_14_LC_5_9_7 { POWERLED.count_14_THRU_LUT4_0, POWERLED.count[14] }
clb_pack LT_5_9 { POWERLED.un1_count_cry_8_c_RNIIG79_LC_5_9_0, POWERLED.un1_count_cry_9_c_RNIJI89_LC_5_9_1, POWERLED.un1_count_cry_10_c_RNIRCG7_LC_5_9_2, POWERLED.un1_count_cry_11_c_RNISEH7_LC_5_9_3, POWERLED.un1_count_cry_12_c_RNITGI7_LC_5_9_4, POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_5_9_5, POWERLED.un1_count_cry_14_c_RNIVKK7_LC_5_9_6, POWERLED.count_14_LC_5_9_7 }
set_location LT_5_9 5 9
ble_pack POWERLED.func_state_RNI5QAN_1_LC_5_10_0 { POWERLED.func_state_RNI5QAN[1] }
ble_pack POWERLED.func_state_RNI6RAN_1_LC_5_10_1 { POWERLED.func_state_RNI6RAN[1] }
ble_pack POWERLED.func_state_RNIECGS1_0_LC_5_10_2 { POWERLED.func_state_RNIECGS1[0] }
ble_pack POWERLED.func_state_RNI3NQD_1_LC_5_10_3 { POWERLED.func_state_RNI3NQD[1] }
ble_pack POWERLED.func_state_RNIJP5O2_0_LC_5_10_4 { POWERLED.func_state_RNIJP5O2[0] }
ble_pack POWERLED.func_state_RNI8H551_0_LC_5_10_5 { POWERLED.func_state_RNI8H551[0] }
ble_pack POWERLED.func_state_RNIIO5O2_0_LC_5_10_6 { POWERLED.func_state_RNIIO5O2[0] }
ble_pack POWERLED.dutycycle_1_0_iv_i_a2_6_LC_5_10_7 { POWERLED.dutycycle_1_0_iv_i_a2[6] }
clb_pack LT_5_10 { POWERLED.func_state_RNI5QAN_1_LC_5_10_0, POWERLED.func_state_RNI6RAN_1_LC_5_10_1, POWERLED.func_state_RNIECGS1_0_LC_5_10_2, POWERLED.func_state_RNI3NQD_1_LC_5_10_3, POWERLED.func_state_RNIJP5O2_0_LC_5_10_4, POWERLED.func_state_RNI8H551_0_LC_5_10_5, POWERLED.func_state_RNIIO5O2_0_LC_5_10_6, POWERLED.dutycycle_1_0_iv_i_a2_6_LC_5_10_7 }
set_location LT_5_10 5 10
ble_pack POWERLED.func_m1_0_a2_0_LC_5_11_0 { POWERLED.func_m1_0_a2_0 }
ble_pack POWERLED.func_state_RNIPUCL3_0_1_LC_5_11_1 { POWERLED.func_state_RNIPUCL3_0[1] }
ble_pack POWERLED.func_state_RNI2K64A_1_LC_5_11_2 { POWERLED.func_state_RNI2K64A[1] }
ble_pack POWERLED.func_state_RNIIN481_1_LC_5_11_3 { POWERLED.func_state_RNIIN481[1] }
ble_pack POWERLED.func_m1_0_a2_0_iso_LC_5_11_4 { POWERLED.func_m1_0_a2_0_iso }
ble_pack POWERLED.func_state_RNIIN481_0_1_LC_5_11_5 { POWERLED.func_state_RNIIN481_0[1] }
ble_pack POWERLED.func_state_RNIPUCL3_1_LC_5_11_6 { POWERLED.func_state_RNIPUCL3[1] }
ble_pack POWERLED.func_state_RNINROUB_0_LC_5_11_7 { POWERLED.func_state_RNINROUB[0] }
clb_pack LT_5_11 { POWERLED.func_m1_0_a2_0_LC_5_11_0, POWERLED.func_state_RNIPUCL3_0_1_LC_5_11_1, POWERLED.func_state_RNI2K64A_1_LC_5_11_2, POWERLED.func_state_RNIIN481_1_LC_5_11_3, POWERLED.func_m1_0_a2_0_iso_LC_5_11_4, POWERLED.func_state_RNIIN481_0_1_LC_5_11_5, POWERLED.func_state_RNIPUCL3_1_LC_5_11_6, POWERLED.func_state_RNINROUB_0_LC_5_11_7 }
set_location LT_5_11 5 11
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a3_1_LC_5_12_0 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1 }
ble_pack POWERLED.dutycycle_RNIH0LB7_0_LC_5_12_1 { POWERLED.dutycycle_RNIH0LB7[0] }
ble_pack POWERLED.dutycycle_RNI0TA81_0_LC_5_12_2 { POWERLED.dutycycle_RNI0TA81[0] }
ble_pack POWERLED.func_state_RNI3F2B2_1_LC_5_12_3 { POWERLED.func_state_RNI3F2B2[1] }
ble_pack POWERLED.func_state_RNIPHPH3_1_LC_5_12_4 { POWERLED.func_state_RNIPHPH3[1] }
ble_pack POWERLED.func_state_RNIML1B1_1_LC_5_12_5 { POWERLED.func_state_RNIML1B1[1] }
ble_pack POWERLED.dutycycle_RNID9PI3_0_LC_5_12_6 { POWERLED.dutycycle_RNID9PI3[0] }
ble_pack POWERLED.dutycycle_RNID9PI3_1_LC_5_12_7 { POWERLED.dutycycle_RNID9PI3[1] }
clb_pack LT_5_12 { POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a3_1_LC_5_12_0, POWERLED.dutycycle_RNIH0LB7_0_LC_5_12_1, POWERLED.dutycycle_RNI0TA81_0_LC_5_12_2, POWERLED.func_state_RNI3F2B2_1_LC_5_12_3, POWERLED.func_state_RNIPHPH3_1_LC_5_12_4, POWERLED.func_state_RNIML1B1_1_LC_5_12_5, POWERLED.dutycycle_RNID9PI3_0_LC_5_12_6, POWERLED.dutycycle_RNID9PI3_1_LC_5_12_7 }
set_location LT_5_12 5 12
ble_pack POWERLED.dutycycle_RNI_3_1_LC_5_13_0 { POWERLED.dutycycle_RNI_3[1] }
ble_pack POWERLED.dutycycle_RNI_6_0_LC_5_13_1 { POWERLED.dutycycle_RNI_6[0] }
ble_pack POWERLED.dutycycle_RNI_2_LC_5_13_2 { POWERLED.dutycycle_RNI[2] }
ble_pack COUNTER.tmp_1_rep1_RNI_LC_5_13_3 { COUNTER.tmp_1_rep1_RNI }
ble_pack POWERLED.dutycycle_RNI_2_0_LC_5_13_4 { POWERLED.dutycycle_RNI_2[0] }
ble_pack POWERLED.dutycycle_RNI_3_6_LC_5_13_5 { POWERLED.dutycycle_RNI_3[6] }
ble_pack POWERLED.func_state_RNI_0_LC_5_13_6 { POWERLED.func_state_RNI[0] }
ble_pack POWERLED.func_state_RNI_0_1_LC_5_13_7 { POWERLED.func_state_RNI_0[1] }
clb_pack LT_5_13 { POWERLED.dutycycle_RNI_3_1_LC_5_13_0, POWERLED.dutycycle_RNI_6_0_LC_5_13_1, POWERLED.dutycycle_RNI_2_LC_5_13_2, COUNTER.tmp_1_rep1_RNI_LC_5_13_3, POWERLED.dutycycle_RNI_2_0_LC_5_13_4, POWERLED.dutycycle_RNI_3_6_LC_5_13_5, POWERLED.func_state_RNI_0_LC_5_13_6, POWERLED.func_state_RNI_0_1_LC_5_13_7 }
set_location LT_5_13 5 13
ble_pack POWERLED.func_state_RNI_1_0_LC_5_14_0 { POWERLED.func_state_RNI_1[0] }
ble_pack POWERLED.func_state_RNI8H551_1_LC_5_14_1 { POWERLED.func_state_RNI8H551[1] }
ble_pack POWERLED.dutycycle_RNI_4_12_LC_5_14_2 { POWERLED.dutycycle_RNI_4[12] }
ble_pack POWERLED.func_state_RNI_0_0_LC_5_14_3 { POWERLED.func_state_RNI_0[0] }
ble_pack POWERLED.dutycycle_RNI3IN21_2_LC_5_14_4 { POWERLED.dutycycle_RNI3IN21[2] }
ble_pack POWERLED.dutycycle_RNIKGV14_12_LC_5_14_5 { POWERLED.dutycycle_RNIKGV14[12] }
ble_pack POWERLED.dutycycle_RNI_2_2_LC_5_14_6 { POWERLED.dutycycle_RNI_2[2] }
ble_pack POWERLED.func_state_RNI2MQD_0_LC_5_14_7 { POWERLED.func_state_RNI2MQD[0] }
clb_pack LT_5_14 { POWERLED.func_state_RNI_1_0_LC_5_14_0, POWERLED.func_state_RNI8H551_1_LC_5_14_1, POWERLED.dutycycle_RNI_4_12_LC_5_14_2, POWERLED.func_state_RNI_0_0_LC_5_14_3, POWERLED.dutycycle_RNI3IN21_2_LC_5_14_4, POWERLED.dutycycle_RNIKGV14_12_LC_5_14_5, POWERLED.dutycycle_RNI_2_2_LC_5_14_6, POWERLED.func_state_RNI2MQD_0_LC_5_14_7 }
set_location LT_5_14 5 14
ble_pack POWERLED.func_state_RNI0TA81_0_LC_5_15_1 { POWERLED.func_state_RNI0TA81[0] }
ble_pack POWERLED.dutycycle_RNITOAI5_0_LC_5_15_2 { POWERLED.dutycycle_RNITOAI5[0] }
ble_pack POWERLED.dutycycle_0_LC_5_15_3 { POWERLED.dutycycle_RNITOAI5_0_POWERLED.dutycycle_0_REP_LUT4_0, POWERLED.dutycycle[0] }
ble_pack POWERLED.dutycycle_1_LC_5_15_4 { POWERLED.dutycycle_RNI149J5_1_POWERLED.dutycycle_1_REP_LUT4_0, POWERLED.dutycycle[1] }
ble_pack POWERLED.un1_dutycycle_94_cry_0_c_RNI37991_LC_5_15_5 { POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 }
ble_pack POWERLED.dutycycle_RNI149J5_1_LC_5_15_6 { POWERLED.dutycycle_RNI149J5[1] }
clb_pack LT_5_15 { POWERLED.func_state_RNI0TA81_0_LC_5_15_1, POWERLED.dutycycle_RNITOAI5_0_LC_5_15_2, POWERLED.dutycycle_0_LC_5_15_3, POWERLED.dutycycle_1_LC_5_15_4, POWERLED.un1_dutycycle_94_cry_0_c_RNI37991_LC_5_15_5, POWERLED.dutycycle_RNI149J5_1_LC_5_15_6 }
set_location LT_5_15 5 15
ble_pack POWERLED.dutycycle_11_LC_5_16_0 { POWERLED.dutycycle_RNI01PN4_11_POWERLED.dutycycle_11_REP_LUT4_0, POWERLED.dutycycle[11] }
ble_pack POWERLED.dutycycle_RNI778D2_11_LC_5_16_1 { POWERLED.dutycycle_RNI778D2[11] }
ble_pack POWERLED.dutycycle_RNI01PN4_11_LC_5_16_2 { POWERLED.dutycycle_RNI01PN4[11] }
ble_pack POWERLED.dutycycle_RNI_2_11_LC_5_16_3 { POWERLED.dutycycle_RNI_2[11] }
ble_pack POWERLED.dutycycle_RNI_3_11_LC_5_16_4 { POWERLED.dutycycle_RNI_3[11] }
ble_pack POWERLED.dutycycle_RNI_1_12_LC_5_16_5 { POWERLED.dutycycle_RNI_1[12] }
ble_pack POWERLED.dutycycle_RNI_7_12_LC_5_16_6 { POWERLED.dutycycle_RNI_7[12] }
ble_pack POWERLED.dutycycle_RNI_2_12_LC_5_16_7 { POWERLED.dutycycle_RNI_2[12] }
clb_pack LT_5_16 { POWERLED.dutycycle_11_LC_5_16_0, POWERLED.dutycycle_RNI778D2_11_LC_5_16_1, POWERLED.dutycycle_RNI01PN4_11_LC_5_16_2, POWERLED.dutycycle_RNI_2_11_LC_5_16_3, POWERLED.dutycycle_RNI_3_11_LC_5_16_4, POWERLED.dutycycle_RNI_1_12_LC_5_16_5, POWERLED.dutycycle_RNI_7_12_LC_5_16_6, POWERLED.dutycycle_RNI_2_12_LC_5_16_7 }
set_location LT_5_16 5 16
ble_pack HDA_STRAP.curr_state_13_2_0__m11_0_a2_0_LC_6_1_1 { HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 }
ble_pack HDA_STRAP.curr_state_0_LC_6_1_2 { HDA_STRAP.curr_state_13_2_0__m6_i_HDA_STRAP.curr_state_0_REP_LUT4_0, HDA_STRAP.curr_state[0] }
ble_pack HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_6_1_3 { HDA_STRAP.curr_state_13_2_0_.m6_i_0 }
ble_pack HDA_STRAP.curr_state_13_2_0__m6_i_LC_6_1_4 { HDA_STRAP.curr_state_13_2_0_.m6_i }
ble_pack HDA_STRAP.curr_state_RNITJDR4_0_LC_6_1_5 { HDA_STRAP.curr_state_RNITJDR4[0] }
ble_pack HDA_STRAP.curr_state_13_2_0__m11_0_a3_0_LC_6_1_6 { HDA_STRAP.curr_state_13_2_0_.m11_0_a3_0 }
ble_pack HDA_STRAP.curr_state_13_2_0__m8_i_LC_6_1_7 { HDA_STRAP.curr_state_13_2_0_.m8_i }
clb_pack LT_6_1 { HDA_STRAP.curr_state_13_2_0__m11_0_a2_0_LC_6_1_1, HDA_STRAP.curr_state_0_LC_6_1_2, HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_6_1_3, HDA_STRAP.curr_state_13_2_0__m6_i_LC_6_1_4, HDA_STRAP.curr_state_RNITJDR4_0_LC_6_1_5, HDA_STRAP.curr_state_13_2_0__m11_0_a3_0_LC_6_1_6, HDA_STRAP.curr_state_13_2_0__m8_i_LC_6_1_7 }
set_location LT_6_1 6 1
ble_pack VPP_VDDQ.delayed_vddq_ok_RNI9A8D5_LC_6_2_4 { VPP_VDDQ.delayed_vddq_ok_RNI9A8D5 }
ble_pack PCH_PWRGD.delayed_vccin_ok_RNI6MF74_LC_6_2_6 { PCH_PWRGD.delayed_vccin_ok_RNI6MF74 }
ble_pack PCH_PWRGD.delayed_vccin_ok_RNI6MF74_0_LC_6_2_7 { PCH_PWRGD.delayed_vccin_ok_RNI6MF74_0 }
clb_pack LT_6_2 { VPP_VDDQ.delayed_vddq_ok_RNI9A8D5_LC_6_2_4, PCH_PWRGD.delayed_vccin_ok_RNI6MF74_LC_6_2_6, PCH_PWRGD.delayed_vccin_ok_RNI6MF74_0_LC_6_2_7 }
set_location LT_6_2 6 2
ble_pack COUNTER.un4_counter_3_c_RNO_LC_6_3_0 { COUNTER.un4_counter_3_c_RNO }
ble_pack COUNTER.counter_6_LC_6_3_1 { COUNTER.counter_RNO[6], COUNTER.counter[6] }
ble_pack COUNTER.counter_1_LC_6_3_2 { COUNTER.counter_RNO[1], COUNTER.counter[1] }
ble_pack COUNTER.counter_2_LC_6_3_3 { COUNTER.counter_RNO[2], COUNTER.counter[2] }
ble_pack COUNTER.un4_counter_2_c_RNO_LC_6_3_5 { COUNTER.un4_counter_2_c_RNO }
ble_pack COUNTER.un4_counter_1_c_RNO_LC_6_3_6 { COUNTER.un4_counter_1_c_RNO }
ble_pack COUNTER.counter_5_LC_6_3_7 { COUNTER.counter_RNO[5], COUNTER.counter[5] }
clb_pack LT_6_3 { COUNTER.un4_counter_3_c_RNO_LC_6_3_0, COUNTER.counter_6_LC_6_3_1, COUNTER.counter_1_LC_6_3_2, COUNTER.counter_2_LC_6_3_3, COUNTER.un4_counter_2_c_RNO_LC_6_3_5, COUNTER.un4_counter_1_c_RNO_LC_6_3_6, COUNTER.counter_5_LC_6_3_7 }
set_location LT_6_3 6 3
ble_pack COUNTER.counter_4_LC_6_4_0 { COUNTER.counter_RNO[4], COUNTER.counter[4] }
ble_pack COUNTER.un4_counter_0_c_RNO_LC_6_4_1 { COUNTER.un4_counter_0_c_RNO }
ble_pack COUNTER.un4_counter_4_c_RNO_LC_6_4_2 { COUNTER.un4_counter_4_c_RNO }
ble_pack COUNTER.un4_counter_5_c_RNO_LC_6_4_3 { COUNTER.un4_counter_5_c_RNO }
ble_pack COUNTER.counter_3_LC_6_4_5 { COUNTER.counter_RNO[3], COUNTER.counter[3] }
ble_pack COUNTER.counter_0_LC_6_4_6 { COUNTER.counter_RNO[0], COUNTER.counter[0] }
clb_pack LT_6_4 { COUNTER.counter_4_LC_6_4_0, COUNTER.un4_counter_0_c_RNO_LC_6_4_1, COUNTER.un4_counter_4_c_RNO_LC_6_4_2, COUNTER.un4_counter_5_c_RNO_LC_6_4_3, COUNTER.counter_3_LC_6_4_5, COUNTER.counter_0_LC_6_4_6 }
set_location LT_6_4 6 4
ble_pack DSW_PWRGD.count_RNIBCB91_0_LC_6_5_0 { DSW_PWRGD.count_RNIBCB91[0] }
ble_pack DSW_PWRGD.count_RNIB8TE4_0_LC_6_5_1 { DSW_PWRGD.count_RNIB8TE4[0] }
ble_pack DSW_PWRGD.count_RNIH71P_2_LC_6_5_2 { DSW_PWRGD.count_RNIH71P[2] }
ble_pack DSW_PWRGD.count_RNIKA1P_1_LC_6_5_3 { DSW_PWRGD.count_RNIKA1P[1] }
clb_pack LT_6_5 { DSW_PWRGD.count_RNIBCB91_0_LC_6_5_0, DSW_PWRGD.count_RNIB8TE4_0_LC_6_5_1, DSW_PWRGD.count_RNIH71P_2_LC_6_5_2, DSW_PWRGD.count_RNIKA1P_1_LC_6_5_3 }
set_location LT_6_5 6 5
ble_pack COUNTER.un4_counter_0_c_LC_6_6_0 { COUNTER.un4_counter_0_c }
ble_pack COUNTER.un4_counter_1_c_LC_6_6_1 { COUNTER.un4_counter_1_c }
ble_pack COUNTER.un4_counter_2_c_LC_6_6_2 { COUNTER.un4_counter_2_c }
ble_pack COUNTER.un4_counter_3_c_LC_6_6_3 { COUNTER.un4_counter_3_c }
ble_pack COUNTER.un4_counter_4_c_LC_6_6_4 { COUNTER.un4_counter_4_c }
ble_pack COUNTER.un4_counter_5_c_LC_6_6_5 { COUNTER.un4_counter_5_c }
ble_pack COUNTER.un4_counter_6_c_LC_6_6_6 { COUNTER.un4_counter_6_c }
ble_pack COUNTER.un4_counter_7_c_LC_6_6_7 { COUNTER.un4_counter_7_c }
clb_pack LT_6_6 { COUNTER.un4_counter_0_c_LC_6_6_0, COUNTER.un4_counter_1_c_LC_6_6_1, COUNTER.un4_counter_2_c_LC_6_6_2, COUNTER.un4_counter_3_c_LC_6_6_3, COUNTER.un4_counter_4_c_LC_6_6_4, COUNTER.un4_counter_5_c_LC_6_6_5, COUNTER.un4_counter_6_c_LC_6_6_6, COUNTER.un4_counter_7_c_LC_6_6_7 }
set_location LT_6_6 6 6
ble_pack COUNTER.un4_counter_7_THRU_LUT4_0_LC_6_7_0 { COUNTER.un4_counter_7_THRU_LUT4_0 }
ble_pack VPP_VDDQ.delayed_vddq_ok_RNI3KO51_LC_6_7_1 { VPP_VDDQ.delayed_vddq_ok_RNI3KO51 }
ble_pack POWERLED.pwm_out_RNO_0_LC_6_7_2 { POWERLED.pwm_out_RNO_0 }
ble_pack VPP_VDDQ.curr_state_2_RNINUSC_0_LC_6_7_3 { VPP_VDDQ.curr_state_2_RNINUSC[0] }
ble_pack VPP_VDDQ.curr_state_2_RNI8PF7_0_LC_6_7_4 { VPP_VDDQ.curr_state_2_RNI8PF7[0] }
ble_pack VPP_VDDQ.delayed_vddq_ok_LC_6_7_5 { VPP_VDDQ.delayed_vddq_ok_RNI3KO51_VPP_VDDQ.delayed_vddq_ok_REP_LUT4_0, VPP_VDDQ.delayed_vddq_ok }
ble_pack VPP_VDDQ.curr_state_2_RNI8PF7_0_0_LC_6_7_6 { VPP_VDDQ.curr_state_2_RNI8PF7_0[0] }
ble_pack POWERLED.curr_state_RNIHU1M_0_LC_6_7_7 { POWERLED.curr_state_RNIHU1M[0] }
clb_pack LT_6_7 { COUNTER.un4_counter_7_THRU_LUT4_0_LC_6_7_0, VPP_VDDQ.delayed_vddq_ok_RNI3KO51_LC_6_7_1, POWERLED.pwm_out_RNO_0_LC_6_7_2, VPP_VDDQ.curr_state_2_RNINUSC_0_LC_6_7_3, VPP_VDDQ.curr_state_2_RNI8PF7_0_LC_6_7_4, VPP_VDDQ.delayed_vddq_ok_LC_6_7_5, VPP_VDDQ.curr_state_2_RNI8PF7_0_0_LC_6_7_6, POWERLED.curr_state_RNIHU1M_0_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack POWERLED.count_RNI_10_LC_6_8_0 { POWERLED.count_RNI[10] }
ble_pack POWERLED.count_RNI_15_LC_6_8_1 { POWERLED.count_RNI[15] }
ble_pack POWERLED.count_RNI_8_LC_6_8_2 { POWERLED.count_RNI[8] }
ble_pack POWERLED.count_RNI_2_LC_6_8_4 { POWERLED.count_RNI[2] }
ble_pack POWERLED.count_RNI_5_LC_6_8_5 { POWERLED.count_RNI[5] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_LC_6_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_i }
clb_pack LT_6_8 { POWERLED.count_RNI_10_LC_6_8_0, POWERLED.count_RNI_15_LC_6_8_1, POWERLED.count_RNI_8_LC_6_8_2, POWERLED.count_RNI_2_LC_6_8_4, POWERLED.count_RNI_5_LC_6_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_LC_6_8_7 }
set_location LT_6_8 6 8
ble_pack POWERLED.count_RNI5S8O_15_LC_6_9_0 { POWERLED.count_RNI5S8O[15] }
ble_pack POWERLED.count_15_LC_6_9_1 { POWERLED.count_15_THRU_LUT4_0, POWERLED.count[15] }
ble_pack POWERLED.count_RNI7UKN_7_LC_6_9_2 { POWERLED.count_RNI7UKN[7] }
ble_pack POWERLED.count_7_LC_6_9_3 { POWERLED.count_7_THRU_LUT4_0, POWERLED.count[7] }
ble_pack POWERLED.count_RNI91MN_8_LC_6_9_4 { POWERLED.count_RNI91MN[8] }
ble_pack POWERLED.count_8_LC_6_9_5 { POWERLED.count_8_THRU_LUT4_0, POWERLED.count[8] }
ble_pack POWERLED.count_RNIB4NN_9_LC_6_9_6 { POWERLED.count_RNIB4NN[9] }
ble_pack POWERLED.count_9_LC_6_9_7 { POWERLED.count_9_THRU_LUT4_0, POWERLED.count[9] }
clb_pack LT_6_9 { POWERLED.count_RNI5S8O_15_LC_6_9_0, POWERLED.count_15_LC_6_9_1, POWERLED.count_RNI7UKN_7_LC_6_9_2, POWERLED.count_7_LC_6_9_3, POWERLED.count_RNI91MN_8_LC_6_9_4, POWERLED.count_8_LC_6_9_5, POWERLED.count_RNIB4NN_9_LC_6_9_6, POWERLED.count_9_LC_6_9_7 }
set_location LT_6_9 6 9
ble_pack POWERLED.func_state_RNIHU7V2_0_LC_6_10_0 { POWERLED.func_state_RNIHU7V2[0] }
ble_pack POWERLED.VCCST_EN_i_0_o3_0_LC_6_10_1 { POWERLED.VCCST_EN_i_0_o3_0 }
ble_pack COUNTER.tmp_1_fast_LC_6_10_2 { COUNTER.tmp_1_fast_RNO, COUNTER.tmp_1_fast }
ble_pack COUNTER.tmp_1_rep1_LC_6_10_3 { COUNTER.tmp_1_rep1_RNO, COUNTER.tmp_1_rep1 }
ble_pack COUNTER.tmp_1_rep1_RNI2PKG_LC_6_10_4 { COUNTER.tmp_1_rep1_RNI2PKG }
ble_pack HDA_STRAP.count_en_LC_6_10_5 { HDA_STRAP.count_en }
ble_pack COUNTER.un4_counter_7_c_RNIBJDJ_LC_6_10_6 { COUNTER.un4_counter_7_c_RNIBJDJ }
ble_pack PRIMARY_VOLTAGES_EN.N_214_0_i_LC_6_10_7 { PRIMARY_VOLTAGES_EN.N_214_0_i }
clb_pack LT_6_10 { POWERLED.func_state_RNIHU7V2_0_LC_6_10_0, POWERLED.VCCST_EN_i_0_o3_0_LC_6_10_1, COUNTER.tmp_1_fast_LC_6_10_2, COUNTER.tmp_1_rep1_LC_6_10_3, COUNTER.tmp_1_rep1_RNI2PKG_LC_6_10_4, HDA_STRAP.count_en_LC_6_10_5, COUNTER.un4_counter_7_c_RNIBJDJ_LC_6_10_6, PRIMARY_VOLTAGES_EN.N_214_0_i_LC_6_10_7 }
set_location LT_6_10 6 10
ble_pack RSMRST_PWRGD.RSMRSTn_LC_6_11_0 { RSMRST_PWRGD.curr_state_RNIR5QD1_0_RSMRST_PWRGD.RSMRSTn_REP_LUT4_0, RSMRST_PWRGD.RSMRSTn }
ble_pack HDA_STRAP.curr_state_RNI_1_LC_6_11_2 { HDA_STRAP.curr_state_RNI[1] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_8_LC_6_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_sbtinv_8_LC_6_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_sbtinv[8] }
clb_pack LT_6_11 { RSMRST_PWRGD.RSMRSTn_LC_6_11_0, HDA_STRAP.curr_state_RNI_1_LC_6_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_8_LC_6_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_sbtinv_8_LC_6_11_5 }
set_location LT_6_11 6 11
ble_pack POWERLED.dutycycle_RNII69M3_5_LC_6_12_0 { POWERLED.dutycycle_RNII69M3[5] }
ble_pack COUNTER.tmp_1_rep1_RNILDD26_LC_6_12_1 { COUNTER.tmp_1_rep1_RNILDD26 }
ble_pack COUNTER.tmp_1_rep1_RNIC08FV_LC_6_12_2 { COUNTER.tmp_1_rep1_RNIC08FV }
ble_pack POWERLED.dutycycle_RNI_6_6_LC_6_12_3 { POWERLED.dutycycle_RNI_6[6] }
ble_pack POWERLED.dutycycle_RNI2T1A8_5_LC_6_12_4 { POWERLED.dutycycle_RNI2T1A8[5] }
ble_pack POWERLED.dutycycle_5_LC_6_12_5 { COUNTER.tmp_1_rep1_RNIC08FV_POWERLED.dutycycle_5_REP_LUT4_0, POWERLED.dutycycle[5] }
ble_pack POWERLED.dutycycle_RNIAI9E2_5_LC_6_12_6 { POWERLED.dutycycle_RNIAI9E2[5] }
ble_pack POWERLED.dutycycle_RNIAI9E2_0_5_LC_6_12_7 { POWERLED.dutycycle_RNIAI9E2_0[5] }
clb_pack LT_6_12 { POWERLED.dutycycle_RNII69M3_5_LC_6_12_0, COUNTER.tmp_1_rep1_RNILDD26_LC_6_12_1, COUNTER.tmp_1_rep1_RNIC08FV_LC_6_12_2, POWERLED.dutycycle_RNI_6_6_LC_6_12_3, POWERLED.dutycycle_RNI2T1A8_5_LC_6_12_4, POWERLED.dutycycle_5_LC_6_12_5, POWERLED.dutycycle_RNIAI9E2_5_LC_6_12_6, POWERLED.dutycycle_RNIAI9E2_0_5_LC_6_12_7 }
set_location LT_6_12 6 12
ble_pack POWERLED.dutycycle_RNI_11_0_LC_6_13_0 { POWERLED.dutycycle_RNI_11[0] }
ble_pack POWERLED.count_clk_RNI34G9_6_LC_6_13_1 { POWERLED.count_clk_RNI34G9[6] }
ble_pack POWERLED.func_state_RNI8H551_2_1_LC_6_13_2 { POWERLED.func_state_RNI8H551_2[1] }
ble_pack POWERLED.func_state_RNI8H551_1_1_LC_6_13_3 { POWERLED.func_state_RNI8H551_1[1] }
ble_pack POWERLED.func_state_RNIDUQ02_1_LC_6_13_4 { POWERLED.func_state_RNIDUQ02[1] }
ble_pack POWERLED.func_state_RNI5DLR_1_LC_6_13_5 { POWERLED.func_state_RNI5DLR[1] }
ble_pack POWERLED.dutycycle_1_0_iv_i_a2_0_0_6_LC_6_13_6 { POWERLED.dutycycle_1_0_iv_i_a2_0_0[6] }
ble_pack POWERLED.dutycycle_RNI_2_6_LC_6_13_7 { POWERLED.dutycycle_RNI_2[6] }
clb_pack LT_6_13 { POWERLED.dutycycle_RNI_11_0_LC_6_13_0, POWERLED.count_clk_RNI34G9_6_LC_6_13_1, POWERLED.func_state_RNI8H551_2_1_LC_6_13_2, POWERLED.func_state_RNI8H551_1_1_LC_6_13_3, POWERLED.func_state_RNIDUQ02_1_LC_6_13_4, POWERLED.func_state_RNI5DLR_1_LC_6_13_5, POWERLED.dutycycle_1_0_iv_i_a2_0_0_6_LC_6_13_6, POWERLED.dutycycle_RNI_2_6_LC_6_13_7 }
set_location LT_6_13 6 13
ble_pack POWERLED.un1_dutycycle_94_cry_5_c_RNIRS7T3_LC_6_14_0 { POWERLED.un1_dutycycle_94_cry_5_c_RNIRS7T3 }
ble_pack POWERLED.dutycycle_RNILF063_6_LC_6_14_1 { POWERLED.dutycycle_RNILF063[6] }
ble_pack POWERLED.dutycycle_RNIM6QF4_6_LC_6_14_2 { POWERLED.dutycycle_RNIM6QF4[6] }
ble_pack POWERLED.dutycycle_RNIQOL27_6_LC_6_14_3 { POWERLED.dutycycle_RNIQOL27[6] }
ble_pack POWERLED.dutycycle_RNIBE4NB_6_LC_6_14_4 { POWERLED.dutycycle_RNIBE4NB[6] }
ble_pack POWERLED.dutycycle_6_LC_6_14_5 { POWERLED.dutycycle_RNIBE4NB_6_POWERLED.dutycycle_6_REP_LUT4_0, POWERLED.dutycycle[6] }
ble_pack POWERLED.un1_dutycycle_94_cry_4_c_RNIQQ6T3_LC_6_14_6 { POWERLED.un1_dutycycle_94_cry_4_c_RNIQQ6T3 }
ble_pack POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a2_1_LC_6_14_7 { POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1 }
clb_pack LT_6_14 { POWERLED.un1_dutycycle_94_cry_5_c_RNIRS7T3_LC_6_14_0, POWERLED.dutycycle_RNILF063_6_LC_6_14_1, POWERLED.dutycycle_RNIM6QF4_6_LC_6_14_2, POWERLED.dutycycle_RNIQOL27_6_LC_6_14_3, POWERLED.dutycycle_RNIBE4NB_6_LC_6_14_4, POWERLED.dutycycle_6_LC_6_14_5, POWERLED.un1_dutycycle_94_cry_4_c_RNIQQ6T3_LC_6_14_6, POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a2_1_LC_6_14_7 }
set_location LT_6_14 6 14
ble_pack POWERLED.dutycycle_RNI_4_0_LC_6_15_0 { POWERLED.dutycycle_RNI_4[0], POWERLED.un1_dutycycle_94_cry_0_c }
ble_pack POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_6_15_1 { POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU, POWERLED.un1_dutycycle_94_cry_1_c }
ble_pack POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_6_15_2 { POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV, POWERLED.un1_dutycycle_94_cry_2_c }
ble_pack POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_6_15_3 { POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01, POWERLED.un1_dutycycle_94_cry_3_c }
ble_pack POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_6_15_4 { POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11, POWERLED.un1_dutycycle_94_cry_4_c }
ble_pack POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_6_15_5 { POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31, POWERLED.un1_dutycycle_94_cry_5_c }
ble_pack POWERLED.un1_dutycycle_94_cry_5_c_RNIB6R31_LC_6_15_6 { POWERLED.un1_dutycycle_94_cry_5_c_RNIB6R31, POWERLED.un1_dutycycle_94_cry_6_c }
ble_pack POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_6_15_7 { POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41, POWERLED.un1_dutycycle_94_cry_7_c }
clb_pack LT_6_15 { POWERLED.dutycycle_RNI_4_0_LC_6_15_0, POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_6_15_1, POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_6_15_2, POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_6_15_3, POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_6_15_4, POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_6_15_5, POWERLED.un1_dutycycle_94_cry_5_c_RNIB6R31_LC_6_15_6, POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_6_15_7 }
set_location LT_6_15 6 15
ble_pack POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_6_16_0 { POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51, POWERLED.un1_dutycycle_94_cry_8_c }
ble_pack POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_6_16_1 { POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61, POWERLED.un1_dutycycle_94_cry_9_c }
ble_pack POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_6_16_2 { POWERLED.un1_dutycycle_94_cry_9_c_RNICS71, POWERLED.un1_dutycycle_94_cry_10_c }
ble_pack POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_6_16_3 { POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1, POWERLED.un1_dutycycle_94_cry_11_c }
ble_pack POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_6_16_4 { POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1, POWERLED.un1_dutycycle_94_cry_12_c }
ble_pack POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_6_16_5 { POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE, POWERLED.un1_dutycycle_94_cry_13_c }
ble_pack POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_6_16_6 { POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE, POWERLED.un1_dutycycle_94_cry_14_c }
ble_pack POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_6_16_7 { POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE }
clb_pack LT_6_16 { POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_6_16_0, POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_6_16_1, POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_6_16_2, POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_6_16_3, POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_6_16_4, POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_6_16_5, POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_6_16_6, POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_6_16_7 }
set_location LT_6_16 6 16
ble_pack VPP_VDDQ.count_6_LC_7_1_0 { VPP_VDDQ.count_6_THRU_LUT4_0, VPP_VDDQ.count[6] }
ble_pack VPP_VDDQ.count_RNI7AQ41_2_LC_7_1_1 { VPP_VDDQ.count_RNI7AQ41[2] }
ble_pack VPP_VDDQ.count_2_LC_7_1_2 { VPP_VDDQ.count_2_THRU_LUT4_0, VPP_VDDQ.count[2] }
ble_pack VPP_VDDQ.count_RNIFMU41_6_LC_7_1_3 { VPP_VDDQ.count_RNIFMU41[6] }
ble_pack VPP_VDDQ.count_RNI_10_LC_7_1_4 { VPP_VDDQ.count_RNI[10] }
ble_pack VPP_VDDQ.count_RNIUHA31_10_LC_7_1_5 { VPP_VDDQ.count_RNIUHA31[10] }
ble_pack VPP_VDDQ.count_10_LC_7_1_6 { VPP_VDDQ.count_10_THRU_LUT4_0, VPP_VDDQ.count[10] }
ble_pack VPP_VDDQ.count_RNI95OO_12_LC_7_1_7 { VPP_VDDQ.count_RNI95OO[12] }
clb_pack LT_7_1 { VPP_VDDQ.count_6_LC_7_1_0, VPP_VDDQ.count_RNI7AQ41_2_LC_7_1_1, VPP_VDDQ.count_2_LC_7_1_2, VPP_VDDQ.count_RNIFMU41_6_LC_7_1_3, VPP_VDDQ.count_RNI_10_LC_7_1_4, VPP_VDDQ.count_RNIUHA31_10_LC_7_1_5, VPP_VDDQ.count_10_LC_7_1_6, VPP_VDDQ.count_RNI95OO_12_LC_7_1_7 }
set_location LT_7_1 7 1
ble_pack VPP_VDDQ.un4_count_1_cry_0_c_RNO_LC_7_2_0 { VPP_VDDQ.un4_count_1_cry_0_c_RNO }
ble_pack VPP_VDDQ.count_RNI_0_LC_7_2_1 { VPP_VDDQ.count_RNI[0] }
ble_pack VPP_VDDQ.count_RNI513Q_0_LC_7_2_2 { VPP_VDDQ.count_RNI513Q[0] }
ble_pack VPP_VDDQ.count_RNI_15_LC_7_2_3 { VPP_VDDQ.count_RNI[15] }
ble_pack VPP_VDDQ.count_RNI_0_10_LC_7_2_4 { VPP_VDDQ.count_RNI_0[10] }
ble_pack VPP_VDDQ.count_RNI72NO_11_LC_7_2_5 { VPP_VDDQ.count_RNI72NO[11] }
ble_pack VPP_VDDQ.count_11_LC_7_2_6 { VPP_VDDQ.count_RNO[11], VPP_VDDQ.count[11] }
ble_pack VPP_VDDQ.count_0_LC_7_2_7 { VPP_VDDQ.count_RNI_0_VPP_VDDQ.count_0_REP_LUT4_0, VPP_VDDQ.count[0] }
clb_pack LT_7_2 { VPP_VDDQ.un4_count_1_cry_0_c_RNO_LC_7_2_0, VPP_VDDQ.count_RNI_0_LC_7_2_1, VPP_VDDQ.count_RNI513Q_0_LC_7_2_2, VPP_VDDQ.count_RNI_15_LC_7_2_3, VPP_VDDQ.count_RNI_0_10_LC_7_2_4, VPP_VDDQ.count_RNI72NO_11_LC_7_2_5, VPP_VDDQ.count_11_LC_7_2_6, VPP_VDDQ.count_0_LC_7_2_7 }
set_location LT_7_2 7 2
ble_pack VPP_VDDQ.count_8_LC_7_3_0 { VPP_VDDQ.count_8_THRU_LUT4_0, VPP_VDDQ.count[8] }
ble_pack VPP_VDDQ.count_RNILV151_9_LC_7_3_1 { VPP_VDDQ.count_RNILV151[9] }
ble_pack VPP_VDDQ.count_1_LC_7_3_2 { VPP_VDDQ.count_1_THRU_LUT4_0, VPP_VDDQ.count[1] }
ble_pack VPP_VDDQ.curr_state_RNI2PKG_1_LC_7_3_3 { VPP_VDDQ.curr_state_RNI2PKG[1] }
ble_pack VPP_VDDQ.count_RNI57P41_1_LC_7_3_4 { VPP_VDDQ.count_RNI57P41[1] }
ble_pack VPP_VDDQ.count_9_LC_7_3_5 { VPP_VDDQ.count_9_THRU_LUT4_0, VPP_VDDQ.count[9] }
ble_pack VPP_VDDQ.count_RNIJS051_8_LC_7_3_6 { VPP_VDDQ.count_RNIJS051[8] }
ble_pack VPP_VDDQ.count_RNI_11_LC_7_3_7 { VPP_VDDQ.count_RNI[11] }
clb_pack LT_7_3 { VPP_VDDQ.count_8_LC_7_3_0, VPP_VDDQ.count_RNILV151_9_LC_7_3_1, VPP_VDDQ.count_1_LC_7_3_2, VPP_VDDQ.curr_state_RNI2PKG_1_LC_7_3_3, VPP_VDDQ.count_RNI57P41_1_LC_7_3_4, VPP_VDDQ.count_9_LC_7_3_5, VPP_VDDQ.count_RNIJS051_8_LC_7_3_6, VPP_VDDQ.count_RNI_11_LC_7_3_7 }
set_location LT_7_3 7 3
ble_pack DSW_PWRGD.count_0_LC_7_4_0 { DSW_PWRGD.count_RNO[0], DSW_PWRGD.count[0], DSW_PWRGD.un1_count_1_cry_0_c }
ble_pack DSW_PWRGD.count_1_LC_7_4_1 { DSW_PWRGD.count_RNO[1], DSW_PWRGD.count[1], DSW_PWRGD.un1_count_1_cry_1_c }
ble_pack DSW_PWRGD.count_2_LC_7_4_2 { DSW_PWRGD.count_RNO[2], DSW_PWRGD.count[2], DSW_PWRGD.un1_count_1_cry_2_c }
ble_pack DSW_PWRGD.count_3_LC_7_4_3 { DSW_PWRGD.count_RNO[3], DSW_PWRGD.count[3], DSW_PWRGD.un1_count_1_cry_3_c }
ble_pack DSW_PWRGD.count_4_LC_7_4_4 { DSW_PWRGD.count_RNO[4], DSW_PWRGD.count[4], DSW_PWRGD.un1_count_1_cry_4_c }
ble_pack DSW_PWRGD.count_5_LC_7_4_5 { DSW_PWRGD.count_RNO[5], DSW_PWRGD.count[5], DSW_PWRGD.un1_count_1_cry_5_c }
ble_pack DSW_PWRGD.count_6_LC_7_4_6 { DSW_PWRGD.count_RNO[6], DSW_PWRGD.count[6], DSW_PWRGD.un1_count_1_cry_6_c }
ble_pack DSW_PWRGD.count_7_LC_7_4_7 { DSW_PWRGD.count_RNO[7], DSW_PWRGD.count[7], DSW_PWRGD.un1_count_1_cry_7_c }
clb_pack LT_7_4 { DSW_PWRGD.count_0_LC_7_4_0, DSW_PWRGD.count_1_LC_7_4_1, DSW_PWRGD.count_2_LC_7_4_2, DSW_PWRGD.count_3_LC_7_4_3, DSW_PWRGD.count_4_LC_7_4_4, DSW_PWRGD.count_5_LC_7_4_5, DSW_PWRGD.count_6_LC_7_4_6, DSW_PWRGD.count_7_LC_7_4_7 }
set_location LT_7_4 7 4
ble_pack DSW_PWRGD.count_8_LC_7_5_0 { DSW_PWRGD.count_RNO[8], DSW_PWRGD.count[8], DSW_PWRGD.un1_count_1_cry_8_c }
ble_pack DSW_PWRGD.count_9_LC_7_5_1 { DSW_PWRGD.count_RNO[9], DSW_PWRGD.count[9], DSW_PWRGD.un1_count_1_cry_9_c }
ble_pack DSW_PWRGD.count_10_LC_7_5_2 { DSW_PWRGD.count_RNO[10], DSW_PWRGD.count[10], DSW_PWRGD.un1_count_1_cry_10_c }
ble_pack DSW_PWRGD.count_11_LC_7_5_3 { DSW_PWRGD.count_RNO[11], DSW_PWRGD.count[11], DSW_PWRGD.un1_count_1_cry_11_c }
ble_pack DSW_PWRGD.count_12_LC_7_5_4 { DSW_PWRGD.count_RNO[12], DSW_PWRGD.count[12], DSW_PWRGD.un1_count_1_cry_12_c }
ble_pack DSW_PWRGD.count_13_LC_7_5_5 { DSW_PWRGD.count_RNO[13], DSW_PWRGD.count[13], DSW_PWRGD.un1_count_1_cry_13_c }
ble_pack DSW_PWRGD.count_14_LC_7_5_6 { DSW_PWRGD.count_RNO[14], DSW_PWRGD.count[14], DSW_PWRGD.un1_count_1_cry_14_c }
ble_pack DSW_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_7_5_7 { DSW_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0 }
clb_pack LT_7_5 { DSW_PWRGD.count_8_LC_7_5_0, DSW_PWRGD.count_9_LC_7_5_1, DSW_PWRGD.count_10_LC_7_5_2, DSW_PWRGD.count_11_LC_7_5_3, DSW_PWRGD.count_12_LC_7_5_4, DSW_PWRGD.count_13_LC_7_5_5, DSW_PWRGD.count_14_LC_7_5_6, DSW_PWRGD.un1_count_1_cry_14_c_THRU_CRY_0_LC_7_5_7 }
set_location LT_7_5 7 5
ble_pack DSW_PWRGD.count_esr_15_LC_7_6_0 { DSW_PWRGD.count_esr_RNO[15], DSW_PWRGD.count_esr[15] }
clb_pack LT_7_6 { DSW_PWRGD.count_esr_15_LC_7_6_0 }
set_location LT_7_6 7 6
ble_pack VPP_VDDQ.curr_state_2_1_LC_7_7_1 { VPP_VDDQ.curr_state_2_4_1_0_.N_66_i, VPP_VDDQ.curr_state_2[1] }
ble_pack VPP_VDDQ.curr_state_2_RNIVIRH_1_LC_7_7_2 { VPP_VDDQ.curr_state_2_RNIVIRH[1] }
ble_pack VPP_VDDQ.curr_state_2_4_1_0__m4_0_a2_LC_7_7_3 { VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 }
ble_pack VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_7_7_4 { VPP_VDDQ.curr_state_2_4_1_0_.m4_0 }
ble_pack VPP_VDDQ.curr_state_2_RNIUHRH_0_LC_7_7_5 { VPP_VDDQ.curr_state_2_RNIUHRH[0] }
ble_pack VPP_VDDQ.curr_state_2_RNI_0_LC_7_7_6 { VPP_VDDQ.curr_state_2_RNI[0] }
ble_pack VPP_VDDQ.curr_state_2_0_LC_7_7_7 { VPP_VDDQ.curr_state_2_4_1_0__m4_0_VPP_VDDQ.curr_state_2_0_REP_LUT4_0, VPP_VDDQ.curr_state_2[0] }
clb_pack LT_7_7 { VPP_VDDQ.curr_state_2_1_LC_7_7_1, VPP_VDDQ.curr_state_2_RNIVIRH_1_LC_7_7_2, VPP_VDDQ.curr_state_2_4_1_0__m4_0_a2_LC_7_7_3, VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_7_7_4, VPP_VDDQ.curr_state_2_RNIUHRH_0_LC_7_7_5, VPP_VDDQ.curr_state_2_RNI_0_LC_7_7_6, VPP_VDDQ.curr_state_2_0_LC_7_7_7 }
set_location LT_7_7 7 7
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_2_c_LC_7_8_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_3_s_LC_7_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_4_s_LC_7_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_5_s_LC_7_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_6_s_LC_7_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_axb_8_LC_7_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_s_8_LC_7_8_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_7_l_fx_LC_7_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_axb_7_l_fx }
clb_pack LT_7_8 { POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_2_c_LC_7_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_3_s_LC_7_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_4_s_LC_7_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_5_s_LC_7_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_cry_6_s_LC_7_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_axb_8_LC_7_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_s_8_LC_7_8_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_7_l_fx_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_2_c_LC_7_9_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_3_s_LC_7_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_4_s_LC_7_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_5_s_LC_7_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_6_s_LC_7_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_8_LC_7_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_s_8_LC_7_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_sbtinv_8_LC_7_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_sbtinv[8] }
clb_pack LT_7_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_2_c_LC_7_9_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_3_s_LC_7_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_4_s_LC_7_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_5_s_LC_7_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_cry_6_s_LC_7_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_8_LC_7_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_s_8_LC_7_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_sbtinv_8_LC_7_9_7 }
set_location LT_7_9 7 9
ble_pack VPP_VDDQ.count_RNIFERO_15_LC_7_10_0 { VPP_VDDQ.count_RNIFERO[15] }
ble_pack VPP_VDDQ.count_15_LC_7_10_1 { VPP_VDDQ.count_15_THRU_LUT4_0, VPP_VDDQ.count[15] }
ble_pack POWERLED.count_clk_RNI_1_6_LC_7_10_2 { POWERLED.count_clk_RNI_1[6] }
ble_pack POWERLED.func_state_RNI_5_1_LC_7_10_3 { POWERLED.func_state_RNI_5[1] }
ble_pack POWERLED.func_state_RNI0TA81_0_0_LC_7_10_4 { POWERLED.func_state_RNI0TA81_0[0] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_4_l_fx_LC_7_10_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_axb_4_l_fx }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_8_LC_7_10_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_i[8] }
clb_pack LT_7_10 { VPP_VDDQ.count_RNIFERO_15_LC_7_10_0, VPP_VDDQ.count_15_LC_7_10_1, POWERLED.count_clk_RNI_1_6_LC_7_10_2, POWERLED.func_state_RNI_5_1_LC_7_10_3, POWERLED.func_state_RNI0TA81_0_0_LC_7_10_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_axb_4_l_fx_LC_7_10_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_8_LC_7_10_6 }
set_location LT_7_10 7 10
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_2_c_LC_7_11_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_3_s_LC_7_11_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_4_s_LC_7_11_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_5_s_LC_7_11_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_6_s_LC_7_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_8_LC_7_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_s_8_LC_7_11_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_sbtinv_8_LC_7_11_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_sbtinv[8] }
clb_pack LT_7_11 { POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_2_c_LC_7_11_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_3_s_LC_7_11_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_4_s_LC_7_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_5_s_LC_7_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_cry_6_s_LC_7_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_axb_8_LC_7_11_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_s_8_LC_7_11_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_sbtinv_8_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_2_c_LC_7_12_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_3_s_LC_7_12_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_4_s_LC_7_12_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_5_s_LC_7_12_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_6_s_LC_7_12_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_axb_8_LC_7_12_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_s_8_LC_7_12_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_LC_7_12_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_i }
clb_pack LT_7_12 { POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_2_c_LC_7_12_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_3_s_LC_7_12_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_4_s_LC_7_12_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_5_s_LC_7_12_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_cry_6_s_LC_7_12_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_axb_8_LC_7_12_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_s_8_LC_7_12_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack POWERLED.dutycycle_RNI3IN21_0_2_LC_7_13_0 { POWERLED.dutycycle_RNI3IN21_0[2] }
ble_pack POWERLED.func_state_RNI5DLR_1_1_LC_7_13_1 { POWERLED.func_state_RNI5DLR_1[1] }
ble_pack POWERLED.func_state_RNI3IN21_2_1_LC_7_13_2 { POWERLED.func_state_RNI3IN21_2[1] }
ble_pack RSMRST_PWRGD.RSMRSTn_fast_RNIU427_LC_7_13_3 { RSMRST_PWRGD.RSMRSTn_fast_RNIU427 }
ble_pack POWERLED.func_state_RNI3IN21_0_1_LC_7_13_4 { POWERLED.func_state_RNI3IN21_0[1] }
ble_pack POWERLED.func_state_RNI64F52_0_LC_7_13_5 { POWERLED.func_state_RNI64F52[0] }
ble_pack POWERLED.dutycycle_RNI_0_1_LC_7_13_6 { POWERLED.dutycycle_RNI_0[1] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_8_LC_7_13_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_i[8] }
clb_pack LT_7_13 { POWERLED.dutycycle_RNI3IN21_0_2_LC_7_13_0, POWERLED.func_state_RNI5DLR_1_1_LC_7_13_1, POWERLED.func_state_RNI3IN21_2_1_LC_7_13_2, RSMRST_PWRGD.RSMRSTn_fast_RNIU427_LC_7_13_3, POWERLED.func_state_RNI3IN21_0_1_LC_7_13_4, POWERLED.func_state_RNI64F52_0_LC_7_13_5, POWERLED.dutycycle_RNI_0_1_LC_7_13_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_8_LC_7_13_7 }
set_location LT_7_13 7 13
ble_pack POWERLED.dutycycle_14_LC_7_14_1 { POWERLED.dutycycle_RNIN84N7_14_POWERLED.dutycycle_14_REP_LUT4_0, POWERLED.dutycycle[14] }
ble_pack POWERLED.dutycycle_RNIN84N7_14_LC_7_14_2 { POWERLED.dutycycle_RNIN84N7[14] }
ble_pack POWERLED.dutycycle_RNI_1_15_LC_7_14_3 { POWERLED.dutycycle_RNI_1[15] }
ble_pack POWERLED.dutycycle_RNI3IN21_6_LC_7_14_5 { POWERLED.dutycycle_RNI3IN21[6] }
ble_pack POWERLED.func_state_RNIU6GQ_1_LC_7_14_6 { POWERLED.func_state_RNIU6GQ[1] }
ble_pack POWERLED.func_state_RNI_3_1_LC_7_14_7 { POWERLED.func_state_RNI_3[1] }
clb_pack LT_7_14 { POWERLED.dutycycle_14_LC_7_14_1, POWERLED.dutycycle_RNIN84N7_14_LC_7_14_2, POWERLED.dutycycle_RNI_1_15_LC_7_14_3, POWERLED.dutycycle_RNI3IN21_6_LC_7_14_5, POWERLED.func_state_RNIU6GQ_1_LC_7_14_6, POWERLED.func_state_RNI_3_1_LC_7_14_7 }
set_location LT_7_14 7 14
ble_pack POWERLED.dutycycle_RNIQU4T5_4_LC_7_15_0 { POWERLED.dutycycle_RNIQU4T5[4] }
ble_pack POWERLED.dutycycle_RNI554R1_8_LC_7_15_1 { POWERLED.dutycycle_RNI554R1[8] }
ble_pack POWERLED.dutycycle_RNIJC6E7_8_LC_7_15_2 { POWERLED.dutycycle_RNIJC6E7[8] }
ble_pack POWERLED.func_state_RNI778D2_1_LC_7_15_3 { POWERLED.func_state_RNI778D2[1] }
ble_pack POWERLED.dutycycle_RNIQU4T5_3_LC_7_15_4 { POWERLED.dutycycle_RNIQU4T5[3] }
ble_pack POWERLED.dutycycle_RNIKGV14_8_LC_7_15_5 { POWERLED.dutycycle_RNIKGV14[8] }
ble_pack POWERLED.dutycycle_8_LC_7_15_6 { POWERLED.dutycycle_RNIJC6E7_8_POWERLED.dutycycle_8_REP_LUT4_0, POWERLED.dutycycle[8] }
ble_pack POWERLED.dutycycle_4_LC_7_15_7 { POWERLED.dutycycle_RNILUF77_4_POWERLED.dutycycle_4_REP_LUT4_0, POWERLED.dutycycle[4] }
clb_pack LT_7_15 { POWERLED.dutycycle_RNIQU4T5_4_LC_7_15_0, POWERLED.dutycycle_RNI554R1_8_LC_7_15_1, POWERLED.dutycycle_RNIJC6E7_8_LC_7_15_2, POWERLED.func_state_RNI778D2_1_LC_7_15_3, POWERLED.dutycycle_RNIQU4T5_3_LC_7_15_4, POWERLED.dutycycle_RNIKGV14_8_LC_7_15_5, POWERLED.dutycycle_8_LC_7_15_6, POWERLED.dutycycle_4_LC_7_15_7 }
set_location LT_7_15 7 15
ble_pack POWERLED.dutycycle_9_LC_7_16_0 { POWERLED.dutycycle_RNIMG7E7_9_POWERLED.dutycycle_9_REP_LUT4_0, POWERLED.dutycycle[9] }
ble_pack POWERLED.dutycycle_RNIKGV14_9_LC_7_16_1 { POWERLED.dutycycle_RNIKGV14[9] }
ble_pack POWERLED.dutycycle_RNIMG7E7_9_LC_7_16_2 { POWERLED.dutycycle_RNIMG7E7[9] }
ble_pack POWERLED.dutycycle_RNI785R1_9_LC_7_16_3 { POWERLED.dutycycle_RNI785R1[9] }
ble_pack POWERLED.dutycycle_RNI8BF97_10_LC_7_16_4 { POWERLED.dutycycle_RNI8BF97[10] }
ble_pack POWERLED.dutycycle_RNIKGV14_10_LC_7_16_5 { POWERLED.dutycycle_RNIKGV14[10] }
ble_pack POWERLED.dutycycle_RNIQU4T5_10_LC_7_16_6 { POWERLED.dutycycle_RNIQU4T5[10] }
ble_pack POWERLED.dutycycle_10_LC_7_16_7 { POWERLED.dutycycle_RNI8BF97_10_POWERLED.dutycycle_10_REP_LUT4_0, POWERLED.dutycycle[10] }
clb_pack LT_7_16 { POWERLED.dutycycle_9_LC_7_16_0, POWERLED.dutycycle_RNIKGV14_9_LC_7_16_1, POWERLED.dutycycle_RNIMG7E7_9_LC_7_16_2, POWERLED.dutycycle_RNI785R1_9_LC_7_16_3, POWERLED.dutycycle_RNI8BF97_10_LC_7_16_4, POWERLED.dutycycle_RNIKGV14_10_LC_7_16_5, POWERLED.dutycycle_RNIQU4T5_10_LC_7_16_6, POWERLED.dutycycle_10_LC_7_16_7 }
set_location LT_7_16 7 16
ble_pack VPP_VDDQ.count_RNI_3_LC_8_1_0 { VPP_VDDQ.count_RNI[3] }
ble_pack VPP_VDDQ.count_RNI9DR41_3_LC_8_1_1 { VPP_VDDQ.count_RNI9DR41[3] }
ble_pack VPP_VDDQ.count_3_LC_8_1_2 { VPP_VDDQ.count_3_THRU_LUT4_0, VPP_VDDQ.count[3] }
ble_pack VPP_VDDQ.count_RNIBGS41_4_LC_8_1_3 { VPP_VDDQ.count_RNIBGS41[4] }
ble_pack VPP_VDDQ.count_4_LC_8_1_4 { VPP_VDDQ.count_4_THRU_LUT4_0, VPP_VDDQ.count[4] }
ble_pack VPP_VDDQ.count_RNIDJT41_5_LC_8_1_5 { VPP_VDDQ.count_RNIDJT41[5] }
ble_pack VPP_VDDQ.count_5_LC_8_1_6 { VPP_VDDQ.count_5_THRU_LUT4_0, VPP_VDDQ.count[5] }
ble_pack VPP_VDDQ.count_RNIHPV41_7_LC_8_1_7 { VPP_VDDQ.count_RNIHPV41[7] }
clb_pack LT_8_1 { VPP_VDDQ.count_RNI_3_LC_8_1_0, VPP_VDDQ.count_RNI9DR41_3_LC_8_1_1, VPP_VDDQ.count_3_LC_8_1_2, VPP_VDDQ.count_RNIBGS41_4_LC_8_1_3, VPP_VDDQ.count_4_LC_8_1_4, VPP_VDDQ.count_RNIDJT41_5_LC_8_1_5, VPP_VDDQ.count_5_LC_8_1_6, VPP_VDDQ.count_RNIHPV41_7_LC_8_1_7 }
set_location LT_8_1 8 1
ble_pack VPP_VDDQ.un4_count_1_cry_0_c_LC_8_2_0 { VPP_VDDQ.un4_count_1_cry_0_c }
ble_pack VPP_VDDQ.un4_count_1_cry_0_c_RNIV4MA_LC_8_2_1 { VPP_VDDQ.un4_count_1_cry_0_c_RNIV4MA, VPP_VDDQ.un4_count_1_cry_1_c }
ble_pack VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA_LC_8_2_2 { VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA, VPP_VDDQ.un4_count_1_cry_2_c }
ble_pack VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA_LC_8_2_3 { VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA, VPP_VDDQ.un4_count_1_cry_3_c }
ble_pack VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA_LC_8_2_4 { VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA, VPP_VDDQ.un4_count_1_cry_4_c }
ble_pack VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_8_2_5 { VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA, VPP_VDDQ.un4_count_1_cry_5_c }
ble_pack VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA_LC_8_2_6 { VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA, VPP_VDDQ.un4_count_1_cry_6_c }
ble_pack VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_8_2_7 { VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA, VPP_VDDQ.un4_count_1_cry_7_c }
clb_pack LT_8_2 { VPP_VDDQ.un4_count_1_cry_0_c_LC_8_2_0, VPP_VDDQ.un4_count_1_cry_0_c_RNIV4MA_LC_8_2_1, VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA_LC_8_2_2, VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA_LC_8_2_3, VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA_LC_8_2_4, VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_8_2_5, VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA_LC_8_2_6, VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_8_2_7 }
set_location LT_8_2 8 2
ble_pack VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_8_3_0 { VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA, VPP_VDDQ.un4_count_1_cry_8_c }
ble_pack VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_8_3_1 { VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA, VPP_VDDQ.un4_count_1_cry_9_c }
ble_pack VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA_LC_8_3_2 { VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA, VPP_VDDQ.un4_count_1_cry_10_c }
ble_pack VPP_VDDQ.un4_count_1_cry_10_c_RNIG6C_LC_8_3_3 { VPP_VDDQ.un4_count_1_cry_10_c_RNIG6C, VPP_VDDQ.un4_count_1_cry_11_c }
ble_pack VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D_LC_8_3_4 { VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D, VPP_VDDQ.un4_count_1_cry_12_c }
ble_pack VPP_VDDQ.un4_count_1_cry_12_c_RNIIAE_LC_8_3_5 { VPP_VDDQ.un4_count_1_cry_12_c_RNIIAE, VPP_VDDQ.un4_count_1_cry_13_c }
ble_pack VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF_LC_8_3_6 { VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF, VPP_VDDQ.un4_count_1_cry_14_c }
ble_pack VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG_LC_8_3_7 { VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG }
clb_pack LT_8_3 { VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_8_3_0, VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_8_3_1, VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA_LC_8_3_2, VPP_VDDQ.un4_count_1_cry_10_c_RNIG6C_LC_8_3_3, VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D_LC_8_3_4, VPP_VDDQ.un4_count_1_cry_12_c_RNIIAE_LC_8_3_5, VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF_LC_8_3_6, VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG_LC_8_3_7 }
set_location LT_8_3 8 3
ble_pack DSW_PWRGD.count_esr_RNIR9FJ1_15_LC_8_5_0 { DSW_PWRGD.count_esr_RNIR9FJ1[15] }
ble_pack DSW_PWRGD.curr_state_RNILLF15_0_LC_8_5_1 { DSW_PWRGD.curr_state_RNILLF15[0] }
ble_pack VCCIN_PWRGD.un10_output_3_0_a2_2_LC_8_5_2 { VCCIN_PWRGD.un10_output_3_0_a2_2 }
ble_pack DSW_PWRGD.curr_state_7_1_0__m3_LC_8_5_3 { DSW_PWRGD.curr_state_7_1_0_.m3 }
ble_pack DSW_PWRGD.curr_state_0_LC_8_5_4 { DSW_PWRGD.curr_state_RNO[0], DSW_PWRGD.curr_state[0] }
ble_pack DSW_PWRGD.curr_state_7_1_0__m5_LC_8_5_5 { DSW_PWRGD.curr_state_7_1_0_.m5 }
ble_pack DSW_PWRGD.curr_state_1_LC_8_5_6 { DSW_PWRGD.curr_state_RNO[1], DSW_PWRGD.curr_state[1] }
ble_pack DSW_PWRGD.curr_state_RNIADII_0_LC_8_5_7 { DSW_PWRGD.curr_state_RNIADII[0] }
clb_pack LT_8_5 { DSW_PWRGD.count_esr_RNIR9FJ1_15_LC_8_5_0, DSW_PWRGD.curr_state_RNILLF15_0_LC_8_5_1, VCCIN_PWRGD.un10_output_3_0_a2_2_LC_8_5_2, DSW_PWRGD.curr_state_7_1_0__m3_LC_8_5_3, DSW_PWRGD.curr_state_0_LC_8_5_4, DSW_PWRGD.curr_state_7_1_0__m5_LC_8_5_5, DSW_PWRGD.curr_state_1_LC_8_5_6, DSW_PWRGD.curr_state_RNIADII_0_LC_8_5_7 }
set_location LT_8_5 8 5
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_2_c_LC_8_6_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_3_s_LC_8_6_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_4_s_LC_8_6_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_5_s_LC_8_6_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_6_s_LC_8_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_8_LC_8_6_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_s_8_LC_8_6_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_s_8 }
ble_pack DSW_PWRGD.count_esr_RNO_0_15_LC_8_6_7 { DSW_PWRGD.count_esr_RNO_0[15] }
clb_pack LT_8_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_2_c_LC_8_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_3_s_LC_8_6_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_4_s_LC_8_6_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_5_s_LC_8_6_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_cry_6_s_LC_8_6_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_axb_8_LC_8_6_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_s_8_LC_8_6_6, DSW_PWRGD.count_esr_RNO_0_15_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack POWERLED.count_clk_0_LC_8_7_0 { POWERLED.count_clk_RNI_0_0_POWERLED.count_clk_0_REP_LUT4_0, POWERLED.count_clk[0] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_sbtinv_8_LC_8_7_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_sbtinv[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_LC_8_7_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_LC_8_7_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_sbtinv_8_LC_8_7_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_sbtinv[8] }
clb_pack LT_8_7 { POWERLED.count_clk_0_LC_8_7_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_sbtinv_8_LC_8_7_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_LC_8_7_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_LC_8_7_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_sbtinv_8_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_0_c_LC_8_8_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_0_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_1_c_inv_LC_8_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_1_c_inv, POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_1_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_2_c_LC_8_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_3_c_LC_8_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_4_c_LC_8_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_5_c_LC_8_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_i_8_LC_8_8_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_i[8] }
clb_pack LT_8_8 { POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_0_c_LC_8_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_1_c_inv_LC_8_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_2_c_LC_8_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_3_c_LC_8_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_4_c_LC_8_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_cry_5_c_LC_8_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_i_8_LC_8_8_6 }
set_location LT_8_8 8 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_8_LC_8_9_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_i[8] }
ble_pack POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_8_9_1 { POWERLED.un85_clk_100khz_cry_15_c_RNI }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_8_LC_8_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_8_LC_8_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_sbtinv_8_LC_8_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_sbtinv[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_LC_8_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un124_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_8_LC_8_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_8_LC_8_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_i[8] }
clb_pack LT_8_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_i_8_LC_8_9_0, POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_8_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_i_8_LC_8_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_8_LC_8_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_sbtinv_8_LC_8_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un124_sum_i_LC_8_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_i_8_LC_8_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_8_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack POWERLED.un85_clk_100khz_cry_0_c_inv_LC_8_10_0 { POWERLED.un85_clk_100khz_cry_0_c_inv, POWERLED.un85_clk_100khz_cry_0_c }
ble_pack POWERLED.un85_clk_100khz_cry_1_c_inv_LC_8_10_1 { POWERLED.un85_clk_100khz_cry_1_c_inv, POWERLED.un85_clk_100khz_cry_1_c }
ble_pack POWERLED.un85_clk_100khz_cry_2_c_inv_LC_8_10_2 { POWERLED.un85_clk_100khz_cry_2_c_inv, POWERLED.un85_clk_100khz_cry_2_c }
ble_pack POWERLED.un85_clk_100khz_cry_3_c_inv_LC_8_10_3 { POWERLED.un85_clk_100khz_cry_3_c_inv, POWERLED.un85_clk_100khz_cry_3_c }
ble_pack POWERLED.un85_clk_100khz_cry_4_c_inv_LC_8_10_4 { POWERLED.un85_clk_100khz_cry_4_c_inv, POWERLED.un85_clk_100khz_cry_4_c }
ble_pack POWERLED.un85_clk_100khz_cry_5_c_inv_LC_8_10_5 { POWERLED.un85_clk_100khz_cry_5_c_inv, POWERLED.un85_clk_100khz_cry_5_c }
ble_pack POWERLED.un85_clk_100khz_cry_6_c_inv_LC_8_10_6 { POWERLED.un85_clk_100khz_cry_6_c_inv, POWERLED.un85_clk_100khz_cry_6_c }
ble_pack POWERLED.un85_clk_100khz_cry_7_c_inv_LC_8_10_7 { POWERLED.un85_clk_100khz_cry_7_c_inv, POWERLED.un85_clk_100khz_cry_7_c }
clb_pack LT_8_10 { POWERLED.un85_clk_100khz_cry_0_c_inv_LC_8_10_0, POWERLED.un85_clk_100khz_cry_1_c_inv_LC_8_10_1, POWERLED.un85_clk_100khz_cry_2_c_inv_LC_8_10_2, POWERLED.un85_clk_100khz_cry_3_c_inv_LC_8_10_3, POWERLED.un85_clk_100khz_cry_4_c_inv_LC_8_10_4, POWERLED.un85_clk_100khz_cry_5_c_inv_LC_8_10_5, POWERLED.un85_clk_100khz_cry_6_c_inv_LC_8_10_6, POWERLED.un85_clk_100khz_cry_7_c_inv_LC_8_10_7 }
set_location LT_8_10 8 10
ble_pack POWERLED.un85_clk_100khz_cry_8_c_inv_LC_8_11_0 { POWERLED.un85_clk_100khz_cry_8_c_inv, POWERLED.un85_clk_100khz_cry_8_c }
ble_pack POWERLED.un85_clk_100khz_cry_9_c_inv_LC_8_11_1 { POWERLED.un85_clk_100khz_cry_9_c_inv, POWERLED.un85_clk_100khz_cry_9_c }
ble_pack POWERLED.un85_clk_100khz_cry_10_c_inv_LC_8_11_2 { POWERLED.un85_clk_100khz_cry_10_c_inv, POWERLED.un85_clk_100khz_cry_10_c }
ble_pack POWERLED.un85_clk_100khz_cry_11_c_inv_LC_8_11_3 { POWERLED.un85_clk_100khz_cry_11_c_inv, POWERLED.un85_clk_100khz_cry_11_c }
ble_pack POWERLED.un85_clk_100khz_cry_12_c_inv_LC_8_11_4 { POWERLED.un85_clk_100khz_cry_12_c_inv, POWERLED.un85_clk_100khz_cry_12_c }
ble_pack POWERLED.un85_clk_100khz_cry_13_c_inv_LC_8_11_5 { POWERLED.un85_clk_100khz_cry_13_c_inv, POWERLED.un85_clk_100khz_cry_13_c }
ble_pack POWERLED.un85_clk_100khz_cry_14_c_inv_LC_8_11_6 { POWERLED.un85_clk_100khz_cry_14_c_inv, POWERLED.un85_clk_100khz_cry_14_c }
ble_pack POWERLED.un85_clk_100khz_cry_15_c_inv_LC_8_11_7 { POWERLED.un85_clk_100khz_cry_15_c_inv, POWERLED.un85_clk_100khz_cry_15_c }
clb_pack LT_8_11 { POWERLED.un85_clk_100khz_cry_8_c_inv_LC_8_11_0, POWERLED.un85_clk_100khz_cry_9_c_inv_LC_8_11_1, POWERLED.un85_clk_100khz_cry_10_c_inv_LC_8_11_2, POWERLED.un85_clk_100khz_cry_11_c_inv_LC_8_11_3, POWERLED.un85_clk_100khz_cry_12_c_inv_LC_8_11_4, POWERLED.un85_clk_100khz_cry_13_c_inv_LC_8_11_5, POWERLED.un85_clk_100khz_cry_14_c_inv_LC_8_11_6, POWERLED.un85_clk_100khz_cry_15_c_inv_LC_8_11_7 }
set_location LT_8_11 8 11
ble_pack POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_LUT4_0_LC_8_12_0 { POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_LUT4_0 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_LC_8_12_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un117_sum_i }
ble_pack POWERLED.curr_state_RNI2PKG_0_LC_8_12_2 { POWERLED.curr_state_RNI2PKG[0] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_8_LC_8_12_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_i[8] }
ble_pack POWERLED.dutycycle_RNIJ2678_5_LC_8_12_4 { POWERLED.dutycycle_RNIJ2678[5] }
ble_pack POWERLED.dutycycle_RNI2JIR8_6_LC_8_12_5 { POWERLED.dutycycle_RNI2JIR8[6] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_LC_8_12_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_8_LC_8_12_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_i[8] }
clb_pack LT_8_12 { POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_LUT4_0_LC_8_12_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un117_sum_i_LC_8_12_1, POWERLED.curr_state_RNI2PKG_0_LC_8_12_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_8_LC_8_12_3, POWERLED.dutycycle_RNIJ2678_5_LC_8_12_4, POWERLED.dutycycle_RNI2JIR8_6_LC_8_12_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_i_LC_8_12_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_i_8_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack POWERLED.func_state_RNI3IN21_2_0_LC_8_13_0 { POWERLED.func_state_RNI3IN21_2[0] }
ble_pack POWERLED.dutycycle_RNI61QD3_2_LC_8_13_2 { POWERLED.dutycycle_RNI61QD3[2] }
ble_pack POWERLED.dutycycle_RNI_3_2_LC_8_13_3 { POWERLED.dutycycle_RNI_3[2] }
ble_pack POWERLED.dutycycle_RNI3F2B2_2_LC_8_13_4 { POWERLED.dutycycle_RNI3F2B2[2] }
ble_pack POWERLED.func_state_RNI3IN21_1_0_LC_8_13_5 { POWERLED.func_state_RNI3IN21_1[0] }
ble_pack POWERLED.func_state_RNI3F2B2_0_LC_8_13_6 { POWERLED.func_state_RNI3F2B2[0] }
ble_pack POWERLED.func_state_RNI9JHG4_0_LC_8_13_7 { POWERLED.func_state_RNI9JHG4[0] }
clb_pack LT_8_13 { POWERLED.func_state_RNI3IN21_2_0_LC_8_13_0, POWERLED.dutycycle_RNI61QD3_2_LC_8_13_2, POWERLED.dutycycle_RNI_3_2_LC_8_13_3, POWERLED.dutycycle_RNI3F2B2_2_LC_8_13_4, POWERLED.func_state_RNI3IN21_1_0_LC_8_13_5, POWERLED.func_state_RNI3F2B2_0_LC_8_13_6, POWERLED.func_state_RNI9JHG4_0_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_LC_8_14_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_i }
ble_pack POWERLED.dutycycle_RNI_1_6_LC_8_14_1 { POWERLED.dutycycle_RNI_1[6] }
ble_pack POWERLED.dutycycle_RNI_5_6_LC_8_14_2 { POWERLED.dutycycle_RNI_5[6] }
ble_pack POWERLED.dutycycle_RNI_1_LC_8_14_3 { POWERLED.dutycycle_RNI[1] }
ble_pack POWERLED.dutycycle_RNI_0_2_LC_8_14_4 { POWERLED.dutycycle_RNI_0[2] }
ble_pack POWERLED.dutycycle_RNI_4_3_LC_8_14_5 { POWERLED.dutycycle_RNI_4[3] }
ble_pack POWERLED.dutycycle_RNI_9_3_LC_8_14_6 { POWERLED.dutycycle_RNI_9[3] }
ble_pack POWERLED.dutycycle_RNI_2_15_LC_8_14_7 { POWERLED.dutycycle_RNI_2[15] }
clb_pack LT_8_14 { POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_LC_8_14_0, POWERLED.dutycycle_RNI_1_6_LC_8_14_1, POWERLED.dutycycle_RNI_5_6_LC_8_14_2, POWERLED.dutycycle_RNI_1_LC_8_14_3, POWERLED.dutycycle_RNI_0_2_LC_8_14_4, POWERLED.dutycycle_RNI_4_3_LC_8_14_5, POWERLED.dutycycle_RNI_9_3_LC_8_14_6, POWERLED.dutycycle_RNI_2_15_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack POWERLED.dutycycle_3_LC_8_15_0 { POWERLED.dutycycle_RNIJRE77_3_POWERLED.dutycycle_3_REP_LUT4_0, POWERLED.dutycycle[3] }
ble_pack POWERLED.dutycycle_RNI_4_7_LC_8_15_1 { POWERLED.dutycycle_RNI_4[7] }
ble_pack POWERLED.dutycycle_RNI_3_3_LC_8_15_2 { POWERLED.dutycycle_RNI_3[3] }
ble_pack POWERLED.dutycycle_RNI_5_3_LC_8_15_3 { POWERLED.dutycycle_RNI_5[3] }
ble_pack POWERLED.dutycycle_RNI_7_3_LC_8_15_4 { POWERLED.dutycycle_RNI_7[3] }
ble_pack POWERLED.dutycycle_RNIJRE77_3_LC_8_15_5 { POWERLED.dutycycle_RNIJRE77[3] }
ble_pack POWERLED.dutycycle_RNI_1_7_LC_8_15_6 { POWERLED.dutycycle_RNI_1[7] }
ble_pack POWERLED.dutycycle_RNI_0_8_LC_8_15_7 { POWERLED.dutycycle_RNI_0[8] }
clb_pack LT_8_15 { POWERLED.dutycycle_3_LC_8_15_0, POWERLED.dutycycle_RNI_4_7_LC_8_15_1, POWERLED.dutycycle_RNI_3_3_LC_8_15_2, POWERLED.dutycycle_RNI_5_3_LC_8_15_3, POWERLED.dutycycle_RNI_7_3_LC_8_15_4, POWERLED.dutycycle_RNIJRE77_3_LC_8_15_5, POWERLED.dutycycle_RNI_1_7_LC_8_15_6, POWERLED.dutycycle_RNI_0_8_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack POWERLED.dutycycle_RNIQU4T5_14_LC_8_16_0 { POWERLED.dutycycle_RNIQU4T5[14] }
ble_pack POWERLED.dutycycle_RNIKGV14_13_LC_8_16_1 { POWERLED.dutycycle_RNIKGV14[13] }
ble_pack POWERLED.dutycycle_RNIQU4T5_13_LC_8_16_2 { POWERLED.dutycycle_RNIQU4T5[13] }
ble_pack POWERLED.dutycycle_RNIKGV14_14_LC_8_16_3 { POWERLED.dutycycle_RNIKGV14[14] }
ble_pack POWERLED.dutycycle_RNIPB5N7_15_LC_8_16_4 { POWERLED.dutycycle_RNIPB5N7[15] }
ble_pack POWERLED.dutycycle_RNIKGV14_15_LC_8_16_5 { POWERLED.dutycycle_RNIKGV14[15] }
ble_pack POWERLED.dutycycle_RNIQU4T5_15_LC_8_16_6 { POWERLED.dutycycle_RNIQU4T5[15] }
ble_pack POWERLED.dutycycle_15_LC_8_16_7 { POWERLED.dutycycle_RNIPB5N7_15_POWERLED.dutycycle_15_REP_LUT4_0, POWERLED.dutycycle[15] }
clb_pack LT_8_16 { POWERLED.dutycycle_RNIQU4T5_14_LC_8_16_0, POWERLED.dutycycle_RNIKGV14_13_LC_8_16_1, POWERLED.dutycycle_RNIQU4T5_13_LC_8_16_2, POWERLED.dutycycle_RNIKGV14_14_LC_8_16_3, POWERLED.dutycycle_RNIPB5N7_15_LC_8_16_4, POWERLED.dutycycle_RNIKGV14_15_LC_8_16_5, POWERLED.dutycycle_RNIQU4T5_15_LC_8_16_6, POWERLED.dutycycle_15_LC_8_16_7 }
set_location LT_8_16 8 16
ble_pack VPP_VDDQ.count_12_LC_9_1_0 { VPP_VDDQ.count_12_THRU_LUT4_0, VPP_VDDQ.count[12] }
ble_pack VPP_VDDQ.count_13_LC_9_1_1 { VPP_VDDQ.count_13_THRU_LUT4_0, VPP_VDDQ.count[13] }
ble_pack VPP_VDDQ.count_14_LC_9_1_2 { VPP_VDDQ.count_14_THRU_LUT4_0, VPP_VDDQ.count[14] }
ble_pack VPP_VDDQ.count_7_LC_9_1_3 { VPP_VDDQ.count_7_THRU_LUT4_0, VPP_VDDQ.count[7] }
clb_pack LT_9_1 { VPP_VDDQ.count_12_LC_9_1_0, VPP_VDDQ.count_13_LC_9_1_1, VPP_VDDQ.count_14_LC_9_1_2, VPP_VDDQ.count_7_LC_9_1_3 }
set_location LT_9_1 9 1
ble_pack VPP_VDDQ.count_2_RNI4AD02_15_LC_9_2_0 { VPP_VDDQ.count_2_RNI4AD02[15] }
ble_pack VPP_VDDQ.count_2_15_LC_9_2_1 { VPP_VDDQ.count_2_15_THRU_LUT4_0, VPP_VDDQ.count_2[15] }
ble_pack VPP_VDDQ.count_2_RNI6MBQ1_7_LC_9_2_2 { VPP_VDDQ.count_2_RNI6MBQ1[7] }
ble_pack VPP_VDDQ.count_2_7_LC_9_2_3 { VPP_VDDQ.count_2_7_THRU_LUT4_0, VPP_VDDQ.count_2[7] }
ble_pack VPP_VDDQ.count_2_RNI4JAQ1_6_LC_9_2_4 { VPP_VDDQ.count_2_RNI4JAQ1[6] }
ble_pack VPP_VDDQ.count_2_6_LC_9_2_5 { VPP_VDDQ.count_2_6_THRU_LUT4_0, VPP_VDDQ.count_2[6] }
ble_pack VPP_VDDQ.count_RNIB8PO_13_LC_9_2_6 { VPP_VDDQ.count_RNIB8PO[13] }
ble_pack VPP_VDDQ.count_RNIDBQO_14_LC_9_2_7 { VPP_VDDQ.count_RNIDBQO[14] }
clb_pack LT_9_2 { VPP_VDDQ.count_2_RNI4AD02_15_LC_9_2_0, VPP_VDDQ.count_2_15_LC_9_2_1, VPP_VDDQ.count_2_RNI6MBQ1_7_LC_9_2_2, VPP_VDDQ.count_2_7_LC_9_2_3, VPP_VDDQ.count_2_RNI4JAQ1_6_LC_9_2_4, VPP_VDDQ.count_2_6_LC_9_2_5, VPP_VDDQ.count_RNIB8PO_13_LC_9_2_6, VPP_VDDQ.count_RNIDBQO_14_LC_9_2_7 }
set_location LT_9_2 9 2
ble_pack VPP_VDDQ.count_2_RNIU0A02_0_12_LC_9_3_0 { VPP_VDDQ.count_2_RNIU0A02_0[12] }
ble_pack VPP_VDDQ.count_2_RNI27C02_14_LC_9_3_1 { VPP_VDDQ.count_2_RNI27C02[14] }
ble_pack VPP_VDDQ.count_2_RNI6MBQ1_0_7_LC_9_3_2 { VPP_VDDQ.count_2_RNI6MBQ1_0[7] }
ble_pack VPP_VDDQ.count_2_RNIPT4L7_10_LC_9_3_3 { VPP_VDDQ.count_2_RNIPT4L7[10] }
ble_pack VPP_VDDQ.count_2_14_LC_9_3_4 { VPP_VDDQ.count_2_14_THRU_LUT4_0, VPP_VDDQ.count_2[14] }
ble_pack VPP_VDDQ.count_2_12_LC_9_3_5 { VPP_VDDQ.count_2_12_THRU_LUT4_0, VPP_VDDQ.count_2[12] }
ble_pack VPP_VDDQ.count_2_RNIU0A02_12_LC_9_3_6 { VPP_VDDQ.count_2_RNIU0A02[12] }
ble_pack VPP_VDDQ.count_2_RNI27C02_0_14_LC_9_3_7 { VPP_VDDQ.count_2_RNI27C02_0[14] }
clb_pack LT_9_3 { VPP_VDDQ.count_2_RNIU0A02_0_12_LC_9_3_0, VPP_VDDQ.count_2_RNI27C02_14_LC_9_3_1, VPP_VDDQ.count_2_RNI6MBQ1_0_7_LC_9_3_2, VPP_VDDQ.count_2_RNIPT4L7_10_LC_9_3_3, VPP_VDDQ.count_2_14_LC_9_3_4, VPP_VDDQ.count_2_12_LC_9_3_5, VPP_VDDQ.count_2_RNIU0A02_12_LC_9_3_6, VPP_VDDQ.count_2_RNI27C02_0_14_LC_9_3_7 }
set_location LT_9_3 9 3
ble_pack VPP_VDDQ.count_2_RNIASDQ1_9_LC_9_4_0 { VPP_VDDQ.count_2_RNIASDQ1[9] }
ble_pack VPP_VDDQ.count_2_9_LC_9_4_1 { VPP_VDDQ.count_2_RNO[9], VPP_VDDQ.count_2[9] }
ble_pack VPP_VDDQ.count_2_11_LC_9_4_2 { VPP_VDDQ.count_2_RNO[11], VPP_VDDQ.count_2[11] }
ble_pack VPP_VDDQ.count_2_RNIJV2Q1_0_10_LC_9_4_4 { VPP_VDDQ.count_2_RNIJV2Q1_0[10] }
ble_pack VPP_VDDQ.curr_state_2_RNI1H151_0_LC_9_4_5 { VPP_VDDQ.curr_state_2_RNI1H151[0] }
ble_pack VPP_VDDQ.count_2_RNIJV2Q1_10_LC_9_4_6 { VPP_VDDQ.count_2_RNIJV2Q1[10] }
ble_pack VPP_VDDQ.count_2_10_LC_9_4_7 { VPP_VDDQ.count_2_10_THRU_LUT4_0, VPP_VDDQ.count_2[10] }
clb_pack LT_9_4 { VPP_VDDQ.count_2_RNIASDQ1_9_LC_9_4_0, VPP_VDDQ.count_2_9_LC_9_4_1, VPP_VDDQ.count_2_11_LC_9_4_2, VPP_VDDQ.count_2_RNIJV2Q1_0_10_LC_9_4_4, VPP_VDDQ.curr_state_2_RNI1H151_0_LC_9_4_5, VPP_VDDQ.count_2_RNIJV2Q1_10_LC_9_4_6, VPP_VDDQ.count_2_10_LC_9_4_7 }
set_location LT_9_4 9 4
ble_pack DSW_PWRGD.DSW_PWROK_LC_9_5_0 { DSW_PWRGD.DSW_PWROK_RNO, DSW_PWRGD.DSW_PWROK }
ble_pack DSW_PWRGD.DSW_PWROK_RNO_0_LC_9_5_1 { DSW_PWRGD.DSW_PWROK_RNO_0 }
ble_pack VCCIN_PWRGD.un10_output_3_LC_9_5_2 { VCCIN_PWRGD.un10_output_3 }
ble_pack VCCIN_PWRGD.un10_output_LC_9_5_3 { VCCIN_PWRGD.un10_output }
ble_pack COUNTER.un4_counter_7_c_RNI09TK5_LC_9_5_4 { COUNTER.un4_counter_7_c_RNI09TK5 }
ble_pack VPP_VDDQ.count_2_RNIST802_11_LC_9_5_6 { VPP_VDDQ.count_2_RNIST802[11] }
clb_pack LT_9_5 { DSW_PWRGD.DSW_PWROK_LC_9_5_0, DSW_PWRGD.DSW_PWROK_RNO_0_LC_9_5_1, VCCIN_PWRGD.un10_output_3_LC_9_5_2, VCCIN_PWRGD.un10_output_LC_9_5_3, COUNTER.un4_counter_7_c_RNI09TK5_LC_9_5_4, VPP_VDDQ.count_2_RNIST802_11_LC_9_5_6 }
set_location LT_9_5 9 5
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_2_c_LC_9_6_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_3_s_LC_9_6_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_4_s_LC_9_6_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_5_s_LC_9_6_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_6_s_LC_9_6_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_axb_8_LC_9_6_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_s_8_LC_9_6_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un145_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_sbtinv_8_LC_9_6_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un138_sum_sbtinv[8] }
clb_pack LT_9_6 { POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_2_c_LC_9_6_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_3_s_LC_9_6_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_4_s_LC_9_6_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_5_s_LC_9_6_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_cry_6_s_LC_9_6_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_axb_8_LC_9_6_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un145_sum_s_8_LC_9_6_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un138_sum_sbtinv_8_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_2_c_LC_9_7_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_3_s_LC_9_7_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_4_s_LC_9_7_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_5_s_LC_9_7_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_6_s_LC_9_7_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_axb_7_LC_9_7_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_axb_7, POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_s_8_LC_9_7_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_sbtinv_8_LC_9_7_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_sbtinv[8] }
clb_pack LT_9_7 { POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_2_c_LC_9_7_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_3_s_LC_9_7_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_4_s_LC_9_7_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_5_s_LC_9_7_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_cry_6_s_LC_9_7_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_axb_7_LC_9_7_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_s_8_LC_9_7_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_sbtinv_8_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack POWERLED.dutycycle_RNI_2_1_LC_9_8_0 { POWERLED.dutycycle_RNI_2[1], POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_1_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_2_s_LC_9_8_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_2_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_3_s_LC_9_8_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_4_s_LC_9_8_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_5_s_LC_9_8_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_axb_6_LC_9_8_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un166_sum_axb_6, POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_s_7_LC_9_8_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un159_sum_s_7 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_LC_9_8_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un131_sum_i }
clb_pack LT_9_8 { POWERLED.dutycycle_RNI_2_1_LC_9_8_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_2_s_LC_9_8_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_3_s_LC_9_8_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_4_s_LC_9_8_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_cry_5_s_LC_9_8_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un166_sum_axb_6_LC_9_8_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un159_sum_s_7_LC_9_8_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un131_sum_i_LC_9_8_7 }
set_location LT_9_8 9 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_LC_9_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_8_LC_9_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_LC_9_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_8_LC_9_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_i[8] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_LC_9_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_8_LC_9_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un152_sum_i[8] }
clb_pack LT_9_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_LC_9_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_i_8_LC_9_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_LC_9_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_i_8_LC_9_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_i_LC_9_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un152_sum_i_8_LC_9_9_6 }
set_location LT_9_9 9 9
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_2_c_LC_9_10_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_3_s_LC_9_10_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_4_s_LC_9_10_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_5_s_LC_9_10_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_6_s_LC_9_10_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_axb_8_LC_9_10_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un110_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_s_8_LC_9_10_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_sbtinv_8_LC_9_10_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_sbtinv[8] }
clb_pack LT_9_10 { POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_2_c_LC_9_10_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_3_s_LC_9_10_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_4_s_LC_9_10_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_5_s_LC_9_10_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_cry_6_s_LC_9_10_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un110_sum_axb_8_LC_9_10_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_s_8_LC_9_10_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_sbtinv_8_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack POWERLED.pwm_out_LC_9_11_0 { POWERLED.pwm_out_RNO, POWERLED.pwm_out }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_4_LC_9_11_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_i_l_ofx[4] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_5_LC_9_11_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_i[5] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_s_6_LC_9_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_s_6 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_6_LC_9_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_l_fx[6] }
ble_pack POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0_LC_9_11_6 { POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0 }
ble_pack RSMRST_PWRGD.count_RNII6Q06_7_LC_9_11_7 { RSMRST_PWRGD.count_RNII6Q06[7] }
clb_pack LT_9_11 { POWERLED.pwm_out_LC_9_11_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_l_ofx_4_LC_9_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_i_5_LC_9_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_s_6_LC_9_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_6_LC_9_11_5, POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0_LC_9_11_6, RSMRST_PWRGD.count_RNII6Q06_7_LC_9_11_7 }
set_location LT_9_11 9 11
ble_pack POWERLED.dutycycle_RNI_0_3_LC_9_12_0 { POWERLED.dutycycle_RNI_0[3], POWERLED.un1_dutycycle_53_cry_0_c }
ble_pack POWERLED.un1_dutycycle_53_cry_0_c_RNIUTG3_LC_9_12_1 { POWERLED.un1_dutycycle_53_cry_0_c_RNIUTG3, POWERLED.un1_dutycycle_53_cry_1_c }
ble_pack POWERLED.un1_dutycycle_53_cry_1_c_RNIVVH3_LC_9_12_2 { POWERLED.un1_dutycycle_53_cry_1_c_RNIVVH3, POWERLED.un1_dutycycle_53_cry_2_c }
ble_pack POWERLED.un1_dutycycle_53_cry_2_c_RNI02J3_LC_9_12_3 { POWERLED.un1_dutycycle_53_cry_2_c_RNI02J3, POWERLED.un1_dutycycle_53_cry_3_c }
ble_pack POWERLED.un1_dutycycle_53_cry_3_c_RNI14K3_LC_9_12_4 { POWERLED.un1_dutycycle_53_cry_3_c_RNI14K3, POWERLED.un1_dutycycle_53_cry_4_c }
ble_pack POWERLED.un1_dutycycle_53_cry_4_c_RNI26L3_LC_9_12_5 { POWERLED.un1_dutycycle_53_cry_4_c_RNI26L3, POWERLED.un1_dutycycle_53_cry_5_c }
ble_pack POWERLED.un1_dutycycle_53_cry_5_c_RNI38M3_LC_9_12_6 { POWERLED.un1_dutycycle_53_cry_5_c_RNI38M3, POWERLED.un1_dutycycle_53_cry_6_c }
ble_pack POWERLED.un1_dutycycle_53_cry_6_c_RNI4AN3_LC_9_12_7 { POWERLED.un1_dutycycle_53_cry_6_c_RNI4AN3, POWERLED.un1_dutycycle_53_cry_7_c }
clb_pack LT_9_12 { POWERLED.dutycycle_RNI_0_3_LC_9_12_0, POWERLED.un1_dutycycle_53_cry_0_c_RNIUTG3_LC_9_12_1, POWERLED.un1_dutycycle_53_cry_1_c_RNIVVH3_LC_9_12_2, POWERLED.un1_dutycycle_53_cry_2_c_RNI02J3_LC_9_12_3, POWERLED.un1_dutycycle_53_cry_3_c_RNI14K3_LC_9_12_4, POWERLED.un1_dutycycle_53_cry_4_c_RNI26L3_LC_9_12_5, POWERLED.un1_dutycycle_53_cry_5_c_RNI38M3_LC_9_12_6, POWERLED.un1_dutycycle_53_cry_6_c_RNI4AN3_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack POWERLED.un1_dutycycle_53_cry_7_c_RNI5CO3_LC_9_13_0 { POWERLED.un1_dutycycle_53_cry_7_c_RNI5CO3, POWERLED.un1_dutycycle_53_cry_8_c }
ble_pack POWERLED.un1_dutycycle_53_cry_8_c_RNI6EP3_LC_9_13_1 { POWERLED.un1_dutycycle_53_cry_8_c_RNI6EP3, POWERLED.un1_dutycycle_53_cry_9_c }
ble_pack POWERLED.un1_dutycycle_53_cry_9_c_RNI7GQ3_LC_9_13_2 { POWERLED.un1_dutycycle_53_cry_9_c_RNI7GQ3, POWERLED.un1_dutycycle_53_cry_10_c }
ble_pack POWERLED.un1_dutycycle_53_cry_10_c_RNIFUV3_LC_9_13_3 { POWERLED.un1_dutycycle_53_cry_10_c_RNIFUV3, POWERLED.un1_dutycycle_53_cry_11_c }
ble_pack POWERLED.un1_dutycycle_53_cry_11_c_RNIG014_LC_9_13_4 { POWERLED.un1_dutycycle_53_cry_11_c_RNIG014, POWERLED.un1_dutycycle_53_cry_12_c }
ble_pack POWERLED.un1_dutycycle_53_cry_12_c_RNIH224_LC_9_13_5 { POWERLED.un1_dutycycle_53_cry_12_c_RNIH224, POWERLED.un1_dutycycle_53_cry_13_c }
ble_pack POWERLED.un1_dutycycle_53_cry_13_c_RNII434_LC_9_13_6 { POWERLED.un1_dutycycle_53_cry_13_c_RNII434, POWERLED.un1_dutycycle_53_cry_14_c }
ble_pack POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_LC_9_13_7 { POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644, POWERLED.un1_dutycycle_53_cry_15_c }
clb_pack LT_9_13 { POWERLED.un1_dutycycle_53_cry_7_c_RNI5CO3_LC_9_13_0, POWERLED.un1_dutycycle_53_cry_8_c_RNI6EP3_LC_9_13_1, POWERLED.un1_dutycycle_53_cry_9_c_RNI7GQ3_LC_9_13_2, POWERLED.un1_dutycycle_53_cry_10_c_RNIFUV3_LC_9_13_3, POWERLED.un1_dutycycle_53_cry_11_c_RNIG014_LC_9_13_4, POWERLED.un1_dutycycle_53_cry_12_c_RNIH224_LC_9_13_5, POWERLED.un1_dutycycle_53_cry_13_c_RNII434_LC_9_13_6, POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack POWERLED.un1_dutycycle_53_cry_15_c_RNIK854_LC_9_14_0 { POWERLED.un1_dutycycle_53_cry_15_c_RNIK854, POWERLED.un1_dutycycle_53_cry_16_0_c }
ble_pack POWERLED.CO2_THRU_LUT4_0_LC_9_14_1 { POWERLED.CO2_THRU_LUT4_0 }
ble_pack POWERLED.dutycycle_RNI_14_LC_9_14_2 { POWERLED.dutycycle_RNI[14] }
ble_pack POWERLED.func_state_RNI_6_0_LC_9_14_3 { POWERLED.func_state_RNI_6[0] }
ble_pack POWERLED.dutycycle_RNI_2_13_LC_9_14_4 { POWERLED.dutycycle_RNI_2[13] }
ble_pack POWERLED.dutycycle_RNI_3_0_LC_9_14_5 { POWERLED.dutycycle_RNI_3[0] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_axbxc3_LC_9_14_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un40_sum_axbxc3 }
clb_pack LT_9_14 { POWERLED.un1_dutycycle_53_cry_15_c_RNIK854_LC_9_14_0, POWERLED.CO2_THRU_LUT4_0_LC_9_14_1, POWERLED.dutycycle_RNI_14_LC_9_14_2, POWERLED.func_state_RNI_6_0_LC_9_14_3, POWERLED.dutycycle_RNI_2_13_LC_9_14_4, POWERLED.dutycycle_RNI_3_0_LC_9_14_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un40_sum_axbxc3_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack POWERLED.dutycycle_RNI_1_9_LC_9_15_0 { POWERLED.dutycycle_RNI_1[9] }
ble_pack POWERLED.dutycycle_RNI_2_7_LC_9_15_1 { POWERLED.dutycycle_RNI_2[7] }
ble_pack POWERLED.dutycycle_RNILUF77_4_LC_9_15_2 { POWERLED.dutycycle_RNILUF77[4] }
ble_pack POWERLED.dutycycle_RNI_4_9_LC_9_15_3 { POWERLED.dutycycle_RNI_4[9] }
ble_pack POWERLED.dutycycle_RNI_10_LC_9_15_4 { POWERLED.dutycycle_RNI[10] }
ble_pack POWERLED.dutycycle_RNI_7_7_LC_9_15_5 { POWERLED.dutycycle_RNI_7[7] }
ble_pack POWERLED.dutycycle_RNI_0_7_LC_9_15_6 { POWERLED.dutycycle_RNI_0[7] }
ble_pack POWERLED.dutycycle_RNI_0_9_LC_9_15_7 { POWERLED.dutycycle_RNI_0[9] }
clb_pack LT_9_15 { POWERLED.dutycycle_RNI_1_9_LC_9_15_0, POWERLED.dutycycle_RNI_2_7_LC_9_15_1, POWERLED.dutycycle_RNILUF77_4_LC_9_15_2, POWERLED.dutycycle_RNI_4_9_LC_9_15_3, POWERLED.dutycycle_RNI_10_LC_9_15_4, POWERLED.dutycycle_RNI_7_7_LC_9_15_5, POWERLED.dutycycle_RNI_0_7_LC_9_15_6, POWERLED.dutycycle_RNI_0_9_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack POWERLED.dutycycle_12_LC_9_16_0 { POWERLED.dutycycle_RNI24QN4_12_POWERLED.dutycycle_12_REP_LUT4_0, POWERLED.dutycycle[12] }
ble_pack POWERLED.dutycycle_RNI778D2_12_LC_9_16_1 { POWERLED.dutycycle_RNI778D2[12] }
ble_pack POWERLED.dutycycle_RNI24QN4_12_LC_9_16_2 { POWERLED.dutycycle_RNI24QN4[12] }
ble_pack POWERLED.dutycycle_RNI_0_15_LC_9_16_3 { POWERLED.dutycycle_RNI_0[15] }
ble_pack POWERLED.dutycycle_RNI_1_11_LC_9_16_4 { POWERLED.dutycycle_RNI_1[11] }
ble_pack POWERLED.dutycycle_RNI_15_LC_9_16_5 { POWERLED.dutycycle_RNI[15] }
ble_pack POWERLED.dutycycle_RNI_3_12_LC_9_16_6 { POWERLED.dutycycle_RNI_3[12] }
ble_pack POWERLED.dutycycle_RNI_0_14_LC_9_16_7 { POWERLED.dutycycle_RNI_0[14] }
clb_pack LT_9_16 { POWERLED.dutycycle_12_LC_9_16_0, POWERLED.dutycycle_RNI778D2_12_LC_9_16_1, POWERLED.dutycycle_RNI24QN4_12_LC_9_16_2, POWERLED.dutycycle_RNI_0_15_LC_9_16_3, POWERLED.dutycycle_RNI_1_11_LC_9_16_4, POWERLED.dutycycle_RNI_15_LC_9_16_5, POWERLED.dutycycle_RNI_3_12_LC_9_16_6, POWERLED.dutycycle_RNI_0_14_LC_9_16_7 }
set_location LT_9_16 9 16
ble_pack VPP_VDDQ.count_2_RNIS66Q1_0_2_LC_11_1_0 { VPP_VDDQ.count_2_RNIS66Q1_0[2] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K_LC_11_1_1 { VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K }
ble_pack VPP_VDDQ.count_2_RNIS66Q1_2_LC_11_1_2 { VPP_VDDQ.count_2_RNIS66Q1[2] }
ble_pack VPP_VDDQ.count_2_2_LC_11_1_3 { VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K_VPP_VDDQ.count_2_2_REP_LUT4_0, VPP_VDDQ.count_2[2] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K_LC_11_1_4 { VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K }
ble_pack VPP_VDDQ.count_2_RNIU97Q1_3_LC_11_1_5 { VPP_VDDQ.count_2_RNIU97Q1[3] }
ble_pack VPP_VDDQ.count_2_3_LC_11_1_6 { VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K_VPP_VDDQ.count_2_3_REP_LUT4_0, VPP_VDDQ.count_2[3] }
ble_pack VPP_VDDQ.count_2_0_LC_11_1_7 { VPP_VDDQ.count_2_RNINUSC_0_VPP_VDDQ.count_2_0_REP_LUT4_0, VPP_VDDQ.count_2[0] }
clb_pack LT_11_1 { VPP_VDDQ.count_2_RNIS66Q1_0_2_LC_11_1_0, VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K_LC_11_1_1, VPP_VDDQ.count_2_RNIS66Q1_2_LC_11_1_2, VPP_VDDQ.count_2_2_LC_11_1_3, VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K_LC_11_1_4, VPP_VDDQ.count_2_RNIU97Q1_3_LC_11_1_5, VPP_VDDQ.count_2_3_LC_11_1_6, VPP_VDDQ.count_2_0_LC_11_1_7 }
set_location LT_11_1 11 1
ble_pack VPP_VDDQ.un1_count_2_1_cry_1_c_LC_11_2_0 { VPP_VDDQ.un1_count_2_1_cry_1_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_1_THRU_LUT4_0_LC_11_2_1 { VPP_VDDQ.un1_count_2_1_cry_1_THRU_LUT4_0, VPP_VDDQ.un1_count_2_1_cry_2_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_2_THRU_LUT4_0_LC_11_2_2 { VPP_VDDQ.un1_count_2_1_cry_2_THRU_LUT4_0, VPP_VDDQ.un1_count_2_1_cry_3_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_3_c_RNI737K_LC_11_2_3 { VPP_VDDQ.un1_count_2_1_cry_3_c_RNI737K, VPP_VDDQ.un1_count_2_1_cry_4_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_4_THRU_LUT4_0_LC_11_2_4 { VPP_VDDQ.un1_count_2_1_cry_4_THRU_LUT4_0, VPP_VDDQ.un1_count_2_1_cry_5_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_5_c_RNI979K_LC_11_2_5 { VPP_VDDQ.un1_count_2_1_cry_5_c_RNI979K, VPP_VDDQ.un1_count_2_1_cry_6_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_6_c_RNIA9AK_LC_11_2_6 { VPP_VDDQ.un1_count_2_1_cry_6_c_RNIA9AK, VPP_VDDQ.un1_count_2_1_cry_7_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_7_THRU_LUT4_0_LC_11_2_7 { VPP_VDDQ.un1_count_2_1_cry_7_THRU_LUT4_0, VPP_VDDQ.un1_count_2_1_cry_8_c }
clb_pack LT_11_2 { VPP_VDDQ.un1_count_2_1_cry_1_c_LC_11_2_0, VPP_VDDQ.un1_count_2_1_cry_1_THRU_LUT4_0_LC_11_2_1, VPP_VDDQ.un1_count_2_1_cry_2_THRU_LUT4_0_LC_11_2_2, VPP_VDDQ.un1_count_2_1_cry_3_c_RNI737K_LC_11_2_3, VPP_VDDQ.un1_count_2_1_cry_4_THRU_LUT4_0_LC_11_2_4, VPP_VDDQ.un1_count_2_1_cry_5_c_RNI979K_LC_11_2_5, VPP_VDDQ.un1_count_2_1_cry_6_c_RNIA9AK_LC_11_2_6, VPP_VDDQ.un1_count_2_1_cry_7_THRU_LUT4_0_LC_11_2_7 }
set_location LT_11_2 11 2
ble_pack VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_11_3_0 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7, VPP_VDDQ.un1_count_2_1_cry_9_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_9_c_RNIDFDK_LC_11_3_1 { VPP_VDDQ.un1_count_2_1_cry_9_c_RNIDFDK, VPP_VDDQ.un1_count_2_1_cry_10_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_11_3_2 { VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD, VPP_VDDQ.un1_count_2_1_cry_11_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_11_c_RNIMEKQ_LC_11_3_3 { VPP_VDDQ.un1_count_2_1_cry_11_c_RNIMEKQ, VPP_VDDQ.un1_count_2_1_cry_12_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_11_3_4 { VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD, VPP_VDDQ.un1_count_2_1_cry_13_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_13_c_RNIOIMQ_LC_11_3_5 { VPP_VDDQ.un1_count_2_1_cry_13_c_RNIOIMQ, VPP_VDDQ.un1_count_2_1_cry_14_c }
ble_pack VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_11_3_6 { VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ }
ble_pack VPP_VDDQ.count_2_RNI04B02_13_LC_11_3_7 { VPP_VDDQ.count_2_RNI04B02[13] }
clb_pack LT_11_3 { VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_11_3_0, VPP_VDDQ.un1_count_2_1_cry_9_c_RNIDFDK_LC_11_3_1, VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_11_3_2, VPP_VDDQ.un1_count_2_1_cry_11_c_RNIMEKQ_LC_11_3_3, VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_11_3_4, VPP_VDDQ.un1_count_2_1_cry_13_c_RNIOIMQ_LC_11_3_5, VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_11_3_6, VPP_VDDQ.count_2_RNI04B02_13_LC_11_3_7 }
set_location LT_11_3 11 3
ble_pack HDA_STRAP.count_RNI_0_LC_11_4_0 { HDA_STRAP.count_RNI[0] }
ble_pack HDA_STRAP.count_RNINQ6P_0_LC_11_4_1 { HDA_STRAP.count_RNINQ6P[0] }
ble_pack HDA_STRAP.count_RNI68FK1_1_LC_11_4_2 { HDA_STRAP.count_RNI68FK1[1] }
ble_pack HDA_STRAP.count_RNI6OA47_8_LC_11_4_3 { HDA_STRAP.count_RNI6OA47[8] }
ble_pack HDA_STRAP.count_0_LC_11_4_4 { HDA_STRAP.count_RNI_0_HDA_STRAP.count_0_REP_LUT4_0, HDA_STRAP.count[0] }
ble_pack HDA_STRAP.count_RNILLET_0_8_LC_11_4_5 { HDA_STRAP.count_RNILLET_0[8] }
ble_pack HDA_STRAP.count_8_LC_11_4_6 { HDA_STRAP.count_8_THRU_LUT4_0, HDA_STRAP.count[8] }
ble_pack HDA_STRAP.count_RNILLET_8_LC_11_4_7 { HDA_STRAP.count_RNILLET[8] }
clb_pack LT_11_4 { HDA_STRAP.count_RNI_0_LC_11_4_0, HDA_STRAP.count_RNINQ6P_0_LC_11_4_1, HDA_STRAP.count_RNI68FK1_1_LC_11_4_2, HDA_STRAP.count_RNI6OA47_8_LC_11_4_3, HDA_STRAP.count_0_LC_11_4_4, HDA_STRAP.count_RNILLET_0_8_LC_11_4_5, HDA_STRAP.count_8_LC_11_4_6, HDA_STRAP.count_RNILLET_8_LC_11_4_7 }
set_location LT_11_4 11 4
ble_pack HDA_STRAP.count_6_LC_11_5_0 { HDA_STRAP.count_6_THRU_LUT4_0, HDA_STRAP.count[6] }
ble_pack HDA_STRAP.count_15_LC_11_5_1 { HDA_STRAP.count_15_THRU_LUT4_0, HDA_STRAP.count[15] }
ble_pack HDA_STRAP.count_RNIDB8R_15_LC_11_5_2 { HDA_STRAP.count_RNIDB8R[15] }
ble_pack HDA_STRAP.count_RNIHFCT_6_LC_11_5_3 { HDA_STRAP.count_RNIHFCT[6] }
ble_pack HDA_STRAP.count_RNIDB8R_0_15_LC_11_5_4 { HDA_STRAP.count_RNIDB8R_0[15] }
ble_pack HDA_STRAP.count_RNIEC8R_16_LC_11_5_5 { HDA_STRAP.count_RNIEC8R[16] }
ble_pack HDA_STRAP.count_16_LC_11_5_6 { HDA_STRAP.count_16_THRU_LUT4_0, HDA_STRAP.count[16] }
ble_pack HDA_STRAP.count_RNIEC8R_0_16_LC_11_5_7 { HDA_STRAP.count_RNIEC8R_0[16] }
clb_pack LT_11_5 { HDA_STRAP.count_6_LC_11_5_0, HDA_STRAP.count_15_LC_11_5_1, HDA_STRAP.count_RNIDB8R_15_LC_11_5_2, HDA_STRAP.count_RNIHFCT_6_LC_11_5_3, HDA_STRAP.count_RNIDB8R_0_15_LC_11_5_4, HDA_STRAP.count_RNIEC8R_16_LC_11_5_5, HDA_STRAP.count_16_LC_11_5_6, HDA_STRAP.count_RNIEC8R_0_16_LC_11_5_7 }
set_location LT_11_5 11 5
ble_pack HDA_STRAP.count_12_LC_11_6_0 { HDA_STRAP.count_12_THRU_LUT4_0, HDA_STRAP.count[12] }
ble_pack HDA_STRAP.count_9_LC_11_6_1 { HDA_STRAP.count_9_THRU_LUT4_0, HDA_STRAP.count[9] }
ble_pack HDA_STRAP.count_RNINOFT_9_LC_11_6_2 { HDA_STRAP.count_RNINOFT[9] }
ble_pack HDA_STRAP.count_RNIB0VU_12_LC_11_6_3 { HDA_STRAP.count_RNIB0VU[12] }
ble_pack HDA_STRAP.count_RNINOFT_0_9_LC_11_6_4 { HDA_STRAP.count_RNINOFT_0[9] }
ble_pack HDA_STRAP.count_RNIFCBT_5_LC_11_6_5 { HDA_STRAP.count_RNIFCBT[5] }
ble_pack HDA_STRAP.count_5_LC_11_6_6 { HDA_STRAP.count_5_THRU_LUT4_0, HDA_STRAP.count[5] }
ble_pack HDA_STRAP.count_RNI0THV_10_LC_11_6_7 { HDA_STRAP.count_RNI0THV[10] }
clb_pack LT_11_6 { HDA_STRAP.count_12_LC_11_6_0, HDA_STRAP.count_9_LC_11_6_1, HDA_STRAP.count_RNINOFT_9_LC_11_6_2, HDA_STRAP.count_RNIB0VU_12_LC_11_6_3, HDA_STRAP.count_RNINOFT_0_9_LC_11_6_4, HDA_STRAP.count_RNIFCBT_5_LC_11_6_5, HDA_STRAP.count_5_LC_11_6_6, HDA_STRAP.count_RNI0THV_10_LC_11_6_7 }
set_location LT_11_6 11 6
ble_pack HDA_STRAP.count_RNIB69T_0_3_LC_11_7_0 { HDA_STRAP.count_RNIB69T_0[3] }
ble_pack HDA_STRAP.count_3_LC_11_7_1 { HDA_STRAP.count_3_THRU_LUT4_0, HDA_STRAP.count[3] }
ble_pack HDA_STRAP.count_RNIFCBT_0_5_LC_11_7_2 { HDA_STRAP.count_RNIFCBT_0[5] }
ble_pack HDA_STRAP.count_RNIUE4N3_3_LC_11_7_3 { HDA_STRAP.count_RNIUE4N3[3] }
ble_pack HDA_STRAP.count_RNID30V_0_13_LC_11_7_4 { HDA_STRAP.count_RNID30V_0[13] }
ble_pack HDA_STRAP.count_13_LC_11_7_5 { HDA_STRAP.count_13_THRU_LUT4_0, HDA_STRAP.count[13] }
ble_pack HDA_STRAP.count_RNID30V_13_LC_11_7_6 { HDA_STRAP.count_RNID30V[13] }
ble_pack HDA_STRAP.count_RNIB69T_3_LC_11_7_7 { HDA_STRAP.count_RNIB69T[3] }
clb_pack LT_11_7 { HDA_STRAP.count_RNIB69T_0_3_LC_11_7_0, HDA_STRAP.count_3_LC_11_7_1, HDA_STRAP.count_RNIFCBT_0_5_LC_11_7_2, HDA_STRAP.count_RNIUE4N3_3_LC_11_7_3, HDA_STRAP.count_RNID30V_0_13_LC_11_7_4, HDA_STRAP.count_13_LC_11_7_5, HDA_STRAP.count_RNID30V_13_LC_11_7_6, HDA_STRAP.count_RNIB69T_3_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_RNIROTD1_LC_11_8_3 { VPP_VDDQ.delayed_vddq_pwrgd_RNIROTD1 }
ble_pack VPP_VDDQ.delayed_vddq_pwrgd_LC_11_8_4 { VPP_VDDQ.delayed_vddq_pwrgd_RNO, VPP_VDDQ.delayed_vddq_pwrgd }
ble_pack HDA_STRAP.count_RNID9AT_4_LC_11_8_5 { HDA_STRAP.count_RNID9AT[4] }
ble_pack HDA_STRAP.count_RNIF61V_14_LC_11_8_6 { HDA_STRAP.count_RNIF61V[14] }
ble_pack HDA_STRAP.count_RNIJIDT_7_LC_11_8_7 { HDA_STRAP.count_RNIJIDT[7] }
clb_pack LT_11_8 { VPP_VDDQ.delayed_vddq_pwrgd_RNIROTD1_LC_11_8_3, VPP_VDDQ.delayed_vddq_pwrgd_LC_11_8_4, HDA_STRAP.count_RNID9AT_4_LC_11_8_5, HDA_STRAP.count_RNIF61V_14_LC_11_8_6, HDA_STRAP.count_RNIJIDT_7_LC_11_8_7 }
set_location LT_11_8 11 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_2_c_LC_11_9_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_3_s_LC_11_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_4_s_LC_11_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_5_s_LC_11_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_6_s_LC_11_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_axb_8_LC_11_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_s_8_LC_11_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_sbtinv_8_LC_11_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_sbtinv[8] }
clb_pack LT_11_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_2_c_LC_11_9_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_3_s_LC_11_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_4_s_LC_11_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_5_s_LC_11_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_cry_6_s_LC_11_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_axb_8_LC_11_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_s_8_LC_11_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_sbtinv_8_LC_11_9_7 }
set_location LT_11_9 11 9
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_2_c_LC_11_10_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_3_s_LC_11_10_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_4_s_LC_11_10_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_5_s_LC_11_10_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_6_s_LC_11_10_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_axb_8_LC_11_10_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un103_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_s_8_LC_11_10_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un96_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_sbtinv_8_LC_11_10_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_sbtinv[8] }
clb_pack LT_11_10 { POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_2_c_LC_11_10_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_3_s_LC_11_10_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_4_s_LC_11_10_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_5_s_LC_11_10_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_cry_6_s_LC_11_10_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un103_sum_axb_8_LC_11_10_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un96_sum_s_8_LC_11_10_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_sbtinv_8_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_2_c_LC_11_11_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_3_s_LC_11_11_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_4_s_LC_11_11_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_5_s_LC_11_11_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_6_s_LC_11_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_axb_8_LC_11_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_s_8_LC_11_11_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_sbtinv_8_LC_11_11_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_sbtinv[8] }
clb_pack LT_11_11 { POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_2_c_LC_11_11_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_3_s_LC_11_11_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_4_s_LC_11_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_5_s_LC_11_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_cry_6_s_LC_11_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_axb_8_LC_11_11_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_s_8_LC_11_11_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_sbtinv_8_LC_11_11_7 }
set_location LT_11_11 11 11
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_2_c_LC_11_12_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_3_s_LC_11_12_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_4_s_LC_11_12_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_5_s_LC_11_12_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_cry_5_c }
ble_pack POWERLED.mult1_un47_sum_cry_5_THRU_LUT4_0_LC_11_12_4 { POWERLED.mult1_un47_sum_cry_5_THRU_LUT4_0 }
ble_pack CONSTANT_ONE_LUT4_LC_11_12_5 { CONSTANT_ONE_LUT4 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_3_LC_11_12_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_l_fx[3] }
clb_pack LT_11_12 { POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_2_c_LC_11_12_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_3_s_LC_11_12_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_4_s_LC_11_12_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_cry_5_s_LC_11_12_3, POWERLED.mult1_un47_sum_cry_5_THRU_LUT4_0_LC_11_12_4, CONSTANT_ONE_LUT4_LC_11_12_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_l_fx_3_LC_11_12_7 }
set_location LT_11_12 11 12
ble_pack POWERLED.dutycycle_RNI_3_LC_11_13_0 { POWERLED.dutycycle_RNI[3] }
ble_pack POWERLED.dutycycle_RNI_5_0_LC_11_13_1 { POWERLED.dutycycle_RNI_5[0] }
ble_pack POWERLED.dutycycle_RNI_0_6_LC_11_13_2 { POWERLED.dutycycle_RNI_0[6] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_i_LC_11_13_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un47_sum_i }
ble_pack POWERLED.dutycycle_RNI_1_0_LC_11_13_4 { POWERLED.dutycycle_RNI_1[0] }
ble_pack POWERLED.dutycycle_RNI_0_0_LC_11_13_5 { POWERLED.dutycycle_RNI_0[0] }
ble_pack POWERLED.dutycycle_RNI_1_1_LC_11_13_6 { POWERLED.dutycycle_RNI_1[1] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_sbtinv_8_LC_11_13_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_sbtinv[8] }
clb_pack LT_11_13 { POWERLED.dutycycle_RNI_3_LC_11_13_0, POWERLED.dutycycle_RNI_5_0_LC_11_13_1, POWERLED.dutycycle_RNI_0_6_LC_11_13_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un47_sum_i_LC_11_13_3, POWERLED.dutycycle_RNI_1_0_LC_11_13_4, POWERLED.dutycycle_RNI_0_0_LC_11_13_5, POWERLED.dutycycle_RNI_1_1_LC_11_13_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_sbtinv_8_LC_11_13_7 }
set_location LT_11_13 11 13
ble_pack POWERLED.dutycycle_RNI_8_8_LC_11_14_0 { POWERLED.dutycycle_RNI_8[8] }
ble_pack POWERLED.dutycycle_RNI_0_12_LC_11_14_1 { POWERLED.dutycycle_RNI_0[12] }
ble_pack POWERLED.dutycycle_RNI_2_8_LC_11_14_2 { POWERLED.dutycycle_RNI_2[8] }
ble_pack POWERLED.dutycycle_RNI_3_7_LC_11_14_3 { POWERLED.dutycycle_RNI_3[7] }
ble_pack POWERLED.dutycycle_RNI_0_11_LC_11_14_4 { POWERLED.dutycycle_RNI_0[11] }
ble_pack POWERLED.dutycycle_RNI_2_3_LC_11_14_5 { POWERLED.dutycycle_RNI_2[3] }
ble_pack POWERLED.dutycycle_RNI_5_7_LC_11_14_6 { POWERLED.dutycycle_RNI_5[7] }
ble_pack POWERLED.dutycycle_RNI_0_LC_11_14_7 { POWERLED.dutycycle_RNI[0] }
clb_pack LT_11_14 { POWERLED.dutycycle_RNI_8_8_LC_11_14_0, POWERLED.dutycycle_RNI_0_12_LC_11_14_1, POWERLED.dutycycle_RNI_2_8_LC_11_14_2, POWERLED.dutycycle_RNI_3_7_LC_11_14_3, POWERLED.dutycycle_RNI_0_11_LC_11_14_4, POWERLED.dutycycle_RNI_2_3_LC_11_14_5, POWERLED.dutycycle_RNI_5_7_LC_11_14_6, POWERLED.dutycycle_RNI_0_LC_11_14_7 }
set_location LT_11_14 11 14
ble_pack POWERLED.dutycycle_RNI_0_10_LC_11_15_0 { POWERLED.dutycycle_RNI_0[10] }
ble_pack POWERLED.dutycycle_RNI_11_LC_11_15_1 { POWERLED.dutycycle_RNI[11] }
ble_pack POWERLED.dutycycle_RNI_5_9_LC_11_15_2 { POWERLED.dutycycle_RNI_5[9] }
ble_pack POWERLED.dutycycle_RNI_4_LC_11_15_3 { POWERLED.dutycycle_RNI[4] }
ble_pack POWERLED.dutycycle_RNI_5_8_LC_11_15_4 { POWERLED.dutycycle_RNI_5[8] }
ble_pack POWERLED.dutycycle_RNI_6_9_LC_11_15_5 { POWERLED.dutycycle_RNI_6[9] }
ble_pack POWERLED.dutycycle_RNI_4_8_LC_11_15_6 { POWERLED.dutycycle_RNI_4[8] }
ble_pack POWERLED.dutycycle_RNI_13_LC_11_15_7 { POWERLED.dutycycle_RNI[13] }
clb_pack LT_11_15 { POWERLED.dutycycle_RNI_0_10_LC_11_15_0, POWERLED.dutycycle_RNI_11_LC_11_15_1, POWERLED.dutycycle_RNI_5_9_LC_11_15_2, POWERLED.dutycycle_RNI_4_LC_11_15_3, POWERLED.dutycycle_RNI_5_8_LC_11_15_4, POWERLED.dutycycle_RNI_6_9_LC_11_15_5, POWERLED.dutycycle_RNI_4_8_LC_11_15_6, POWERLED.dutycycle_RNI_13_LC_11_15_7 }
set_location LT_11_15 11 15
ble_pack POWERLED.dutycycle_RNI_7_9_LC_11_16_0 { POWERLED.dutycycle_RNI_7[9] }
ble_pack POWERLED.dutycycle_13_LC_11_16_1 { POWERLED.dutycycle_RNIL53N7_13_POWERLED.dutycycle_13_REP_LUT4_0, POWERLED.dutycycle[13] }
ble_pack POWERLED.dutycycle_RNI_1_13_LC_11_16_2 { POWERLED.dutycycle_RNI_1[13] }
ble_pack POWERLED.dutycycle_RNI_3_13_LC_11_16_3 { POWERLED.dutycycle_RNI_3[13] }
ble_pack POWERLED.dutycycle_RNI_1_8_LC_11_16_4 { POWERLED.dutycycle_RNI_1[8] }
ble_pack POWERLED.dutycycle_RNIL53N7_13_LC_11_16_5 { POWERLED.dutycycle_RNIL53N7[13] }
ble_pack POWERLED.dutycycle_RNI_0_13_LC_11_16_6 { POWERLED.dutycycle_RNI_0[13] }
ble_pack POWERLED.dutycycle_RNI_3_9_LC_11_16_7 { POWERLED.dutycycle_RNI_3[9] }
clb_pack LT_11_16 { POWERLED.dutycycle_RNI_7_9_LC_11_16_0, POWERLED.dutycycle_13_LC_11_16_1, POWERLED.dutycycle_RNI_1_13_LC_11_16_2, POWERLED.dutycycle_RNI_3_13_LC_11_16_3, POWERLED.dutycycle_RNI_1_8_LC_11_16_4, POWERLED.dutycycle_RNIL53N7_13_LC_11_16_5, POWERLED.dutycycle_RNI_0_13_LC_11_16_6, POWERLED.dutycycle_RNI_3_9_LC_11_16_7 }
set_location LT_11_16 11 16
ble_pack VPP_VDDQ.count_2_4_LC_12_1_0 { VPP_VDDQ.count_2_4_THRU_LUT4_0, VPP_VDDQ.count_2[4] }
ble_pack VPP_VDDQ.count_2_8_LC_12_1_3 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_VPP_VDDQ.count_2_8_REP_LUT4_0, VPP_VDDQ.count_2[8] }
clb_pack LT_12_1 { VPP_VDDQ.count_2_4_LC_12_1_0, VPP_VDDQ.count_2_8_LC_12_1_3 }
set_location LT_12_1 12 1
ble_pack VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_12_2_1 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK }
ble_pack VPP_VDDQ.count_2_RNI8PCQ1_8_LC_12_2_2 { VPP_VDDQ.count_2_RNI8PCQ1[8] }
ble_pack VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_12_2_3 { VPP_VDDQ.count_2_RNI2G9Q1_0[5] }
ble_pack VPP_VDDQ.count_2_RNINKK9B_2_LC_12_2_4 { VPP_VDDQ.count_2_RNINKK9B[2] }
ble_pack VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K_LC_12_2_5 { VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K }
ble_pack VPP_VDDQ.count_2_RNI2G9Q1_5_LC_12_2_6 { VPP_VDDQ.count_2_RNI2G9Q1[5] }
ble_pack VPP_VDDQ.count_2_5_LC_12_2_7 { VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K_VPP_VDDQ.count_2_5_REP_LUT4_0, VPP_VDDQ.count_2[5] }
clb_pack LT_12_2 { VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_12_2_1, VPP_VDDQ.count_2_RNI8PCQ1_8_LC_12_2_2, VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_12_2_3, VPP_VDDQ.count_2_RNINKK9B_2_LC_12_2_4, VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K_LC_12_2_5, VPP_VDDQ.count_2_RNI2G9Q1_5_LC_12_2_6, VPP_VDDQ.count_2_5_LC_12_2_7 }
set_location LT_12_2 12 2
ble_pack VPP_VDDQ.count_2_RNI_1_LC_12_3_0 { VPP_VDDQ.count_2_RNI[1] }
ble_pack VPP_VDDQ.count_2_RNINUSC_0_LC_12_3_1 { VPP_VDDQ.count_2_RNINUSC[0] }
ble_pack VPP_VDDQ.count_2_RNIC4UI1_0_LC_12_3_2 { VPP_VDDQ.count_2_RNIC4UI1[0] }
ble_pack VPP_VDDQ.count_2_RNINUSC_1_LC_12_3_3 { VPP_VDDQ.count_2_RNINUSC[1] }
ble_pack VPP_VDDQ.count_2_RNID5UI1_1_LC_12_3_4 { VPP_VDDQ.count_2_RNID5UI1[1] }
ble_pack VPP_VDDQ.count_2_1_LC_12_3_5 { VPP_VDDQ.count_2_RNINUSC_1_VPP_VDDQ.count_2_1_REP_LUT4_0, VPP_VDDQ.count_2[1] }
ble_pack VPP_VDDQ.count_2_13_LC_12_3_6 { VPP_VDDQ.count_2_RNO[13], VPP_VDDQ.count_2[13] }
ble_pack VPP_VDDQ.count_2_RNI0D8Q1_4_LC_12_3_7 { VPP_VDDQ.count_2_RNI0D8Q1[4] }
clb_pack LT_12_3 { VPP_VDDQ.count_2_RNI_1_LC_12_3_0, VPP_VDDQ.count_2_RNINUSC_0_LC_12_3_1, VPP_VDDQ.count_2_RNIC4UI1_0_LC_12_3_2, VPP_VDDQ.count_2_RNINUSC_1_LC_12_3_3, VPP_VDDQ.count_2_RNID5UI1_1_LC_12_3_4, VPP_VDDQ.count_2_1_LC_12_3_5, VPP_VDDQ.count_2_13_LC_12_3_6, VPP_VDDQ.count_2_RNI0D8Q1_4_LC_12_3_7 }
set_location LT_12_3 12 3
ble_pack HDA_STRAP.count_RNI938T_2_LC_12_4_0 { HDA_STRAP.count_RNI938T[2] }
ble_pack HDA_STRAP.count_RNIOR6P_0_1_LC_12_4_1 { HDA_STRAP.count_RNIOR6P_0[1] }
ble_pack HDA_STRAP.count_RNI_1_LC_12_4_2 { HDA_STRAP.count_RNI[1] }
ble_pack HDA_STRAP.count_RNIOR6P_1_LC_12_4_3 { HDA_STRAP.count_RNIOR6P[1] }
ble_pack HDA_STRAP.count_1_LC_12_4_4 { HDA_STRAP.count_RNI_1_HDA_STRAP.count_1_REP_LUT4_0, HDA_STRAP.count[1] }
ble_pack HDA_STRAP.count_2_LC_12_4_5 { HDA_STRAP.count_2_THRU_LUT4_0, HDA_STRAP.count[2] }
ble_pack HDA_STRAP.count_RNI9TTU_11_LC_12_4_6 { HDA_STRAP.count_RNI9TTU[11] }
ble_pack HDA_STRAP.count_11_LC_12_4_7 { HDA_STRAP.count_11_THRU_LUT4_0, HDA_STRAP.count[11] }
clb_pack LT_12_4 { HDA_STRAP.count_RNI938T_2_LC_12_4_0, HDA_STRAP.count_RNIOR6P_0_1_LC_12_4_1, HDA_STRAP.count_RNI_1_LC_12_4_2, HDA_STRAP.count_RNIOR6P_1_LC_12_4_3, HDA_STRAP.count_1_LC_12_4_4, HDA_STRAP.count_2_LC_12_4_5, HDA_STRAP.count_RNI9TTU_11_LC_12_4_6, HDA_STRAP.count_11_LC_12_4_7 }
set_location LT_12_4 12 4
ble_pack HDA_STRAP.un2_count_1_cry_1_c_LC_12_5_0 { HDA_STRAP.un2_count_1_cry_1_c }
ble_pack HDA_STRAP.un2_count_1_cry_1_c_RNIG614_LC_12_5_1 { HDA_STRAP.un2_count_1_cry_1_c_RNIG614, HDA_STRAP.un2_count_1_cry_2_c }
ble_pack HDA_STRAP.un2_count_1_cry_2_c_RNIH824_LC_12_5_2 { HDA_STRAP.un2_count_1_cry_2_c_RNIH824, HDA_STRAP.un2_count_1_cry_3_c }
ble_pack HDA_STRAP.un2_count_1_cry_3_c_RNIIA34_LC_12_5_3 { HDA_STRAP.un2_count_1_cry_3_c_RNIIA34, HDA_STRAP.un2_count_1_cry_4_c }
ble_pack HDA_STRAP.un2_count_1_cry_4_c_RNIJC44_LC_12_5_4 { HDA_STRAP.un2_count_1_cry_4_c_RNIJC44, HDA_STRAP.un2_count_1_cry_5_c }
ble_pack HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_12_5_5 { HDA_STRAP.un2_count_1_cry_5_c_RNIKE54, HDA_STRAP.un2_count_1_cry_6_c }
ble_pack HDA_STRAP.un2_count_1_cry_6_c_RNILG64_LC_12_5_6 { HDA_STRAP.un2_count_1_cry_6_c_RNILG64, HDA_STRAP.un2_count_1_cry_7_c }
ble_pack HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_12_5_7 { HDA_STRAP.un2_count_1_cry_7_c_RNIMI74, HDA_STRAP.un2_count_1_cry_8_c }
clb_pack LT_12_5 { HDA_STRAP.un2_count_1_cry_1_c_LC_12_5_0, HDA_STRAP.un2_count_1_cry_1_c_RNIG614_LC_12_5_1, HDA_STRAP.un2_count_1_cry_2_c_RNIH824_LC_12_5_2, HDA_STRAP.un2_count_1_cry_3_c_RNIIA34_LC_12_5_3, HDA_STRAP.un2_count_1_cry_4_c_RNIJC44_LC_12_5_4, HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_12_5_5, HDA_STRAP.un2_count_1_cry_6_c_RNILG64_LC_12_5_6, HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_12_5_7 }
set_location LT_12_5 12 5
ble_pack HDA_STRAP.un2_count_1_cry_8_c_RNINK84_LC_12_6_0 { HDA_STRAP.un2_count_1_cry_8_c_RNINK84, HDA_STRAP.un2_count_1_cry_9_c }
ble_pack HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_12_6_1 { HDA_STRAP.un2_count_1_cry_9_c_RNIOM94, HDA_STRAP.un2_count_1_cry_10_c }
ble_pack HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_12_6_2 { HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3, HDA_STRAP.un2_count_1_cry_11_c }
ble_pack HDA_STRAP.un2_count_1_cry_11_c_RNI1OM3_LC_12_6_3 { HDA_STRAP.un2_count_1_cry_11_c_RNI1OM3, HDA_STRAP.un2_count_1_cry_12_c }
ble_pack HDA_STRAP.un2_count_1_cry_12_c_RNI2QN3_LC_12_6_4 { HDA_STRAP.un2_count_1_cry_12_c_RNI2QN3, HDA_STRAP.un2_count_1_cry_13_c }
ble_pack HDA_STRAP.un2_count_1_cry_13_c_RNI3SO3_LC_12_6_5 { HDA_STRAP.un2_count_1_cry_13_c_RNI3SO3, HDA_STRAP.un2_count_1_cry_14_c }
ble_pack HDA_STRAP.un2_count_1_cry_14_c_RNIH92V_LC_12_6_6 { HDA_STRAP.un2_count_1_cry_14_c_RNIH92V, HDA_STRAP.un2_count_1_cry_15_c }
ble_pack HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_12_6_7 { HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V, HDA_STRAP.un2_count_1_cry_16_c }
clb_pack LT_12_6 { HDA_STRAP.un2_count_1_cry_8_c_RNINK84_LC_12_6_0, HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_12_6_1, HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_12_6_2, HDA_STRAP.un2_count_1_cry_11_c_RNI1OM3_LC_12_6_3, HDA_STRAP.un2_count_1_cry_12_c_RNI2QN3_LC_12_6_4, HDA_STRAP.un2_count_1_cry_13_c_RNI3SO3_LC_12_6_5, HDA_STRAP.un2_count_1_cry_14_c_RNIH92V_LC_12_6_6, HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_12_6_7 }
set_location LT_12_6 12 6
ble_pack HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_12_7_0 { HDA_STRAP.un2_count_1_cry_16_c_RNI62S3 }
ble_pack HDA_STRAP.count_RNILF4V_17_LC_12_7_5 { HDA_STRAP.count_RNILF4V[17] }
clb_pack LT_12_7 { HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_12_7_0, HDA_STRAP.count_RNILF4V_17_LC_12_7_5 }
set_location LT_12_7 12 7
ble_pack HDA_STRAP.count_4_LC_12_8_0 { HDA_STRAP.count_4_THRU_LUT4_0, HDA_STRAP.count[4] }
ble_pack HDA_STRAP.count_7_LC_12_8_1 { HDA_STRAP.count_7_THRU_LUT4_0, HDA_STRAP.count[7] }
ble_pack HDA_STRAP.count_10_LC_12_8_2 { HDA_STRAP.count_10_THRU_LUT4_0, HDA_STRAP.count[10] }
ble_pack HDA_STRAP.count_14_LC_12_8_3 { HDA_STRAP.count_14_THRU_LUT4_0, HDA_STRAP.count[14] }
clb_pack LT_12_8 { HDA_STRAP.count_4_LC_12_8_0, HDA_STRAP.count_7_LC_12_8_1, HDA_STRAP.count_10_LC_12_8_2, HDA_STRAP.count_14_LC_12_8_3 }
set_location LT_12_8 12 8
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_2_c_LC_12_9_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_3_s_LC_12_9_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_4_s_LC_12_9_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_5_s_LC_12_9_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_6_s_LC_12_9_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_axb_8_LC_12_9_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un89_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_s_8_LC_12_9_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_sbtinv_8_LC_12_9_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_sbtinv[8] }
clb_pack LT_12_9 { POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_2_c_LC_12_9_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_3_s_LC_12_9_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_4_s_LC_12_9_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_5_s_LC_12_9_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_cry_6_s_LC_12_9_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un89_sum_axb_8_LC_12_9_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_s_8_LC_12_9_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_sbtinv_8_LC_12_9_7 }
set_location LT_12_9 12 9
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_2_c_LC_12_10_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_3_s_LC_12_10_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_4_s_LC_12_10_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_5_s_LC_12_10_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_6_s_LC_12_10_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_axb_8_LC_12_10_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un82_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_s_8_LC_12_10_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_LC_12_10_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_i }
clb_pack LT_12_10 { POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_2_c_LC_12_10_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_3_s_LC_12_10_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_4_s_LC_12_10_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_5_s_LC_12_10_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_cry_6_s_LC_12_10_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un82_sum_axb_8_LC_12_10_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_s_8_LC_12_10_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_LC_12_10_7 }
set_location LT_12_10 12 10
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_2_c_LC_12_11_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_3_s_LC_12_11_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_4_s_LC_12_11_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_5_s_LC_12_11_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_6_s_LC_12_11_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_axb_8_LC_12_11_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_s_8_LC_12_11_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_8_LC_12_11_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_i[8] }
clb_pack LT_12_11 { POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_2_c_LC_12_11_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_3_s_LC_12_11_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_4_s_LC_12_11_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_5_s_LC_12_11_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_cry_6_s_LC_12_11_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_axb_8_LC_12_11_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_s_8_LC_12_11_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_i_8_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_2_c_LC_12_12_0 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_2_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_3_s_LC_12_12_1 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_3_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_3_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_4_s_LC_12_12_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_4_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_4_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_5_s_LC_12_12_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_5_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_5_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_6_s_LC_12_12_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_6_s, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_6_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_axb_8_LC_12_12_5 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_axb_8, POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_cry_7_c }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_s_8_LC_12_12_6 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_s_8 }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_sbtinv_8_LC_12_12_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un68_sum_sbtinv[8] }
clb_pack LT_12_12 { POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_2_c_LC_12_12_0, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_3_s_LC_12_12_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_4_s_LC_12_12_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_5_s_LC_12_12_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_cry_6_s_LC_12_12_4, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_axb_8_LC_12_12_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_s_8_LC_12_12_6, POWERLED.un1_onclocks_if_generate_plus_mult1_un68_sum_sbtinv_8_LC_12_12_7 }
set_location LT_12_12 12 12
ble_pack POWERLED.dutycycle_RNI_1_3_LC_12_13_0 { POWERLED.dutycycle_RNI_1[3] }
ble_pack POWERLED.dutycycle_RNI_10_0_LC_12_13_1 { POWERLED.dutycycle_RNI_10[0] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_i_LC_12_13_2 { POWERLED.un1_onclocks.if_generate_plus.mult1_un54_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_LC_12_13_3 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_i }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_8_LC_12_13_4 { POWERLED.un1_onclocks.if_generate_plus.mult1_un61_sum_i[8] }
ble_pack POWERLED.dutycycle_RNI_4_1_LC_12_13_5 { POWERLED.dutycycle_RNI_4[1] }
ble_pack POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_LC_12_13_7 { POWERLED.un1_onclocks.if_generate_plus.mult1_un75_sum_i }
clb_pack LT_12_13 { POWERLED.dutycycle_RNI_1_3_LC_12_13_0, POWERLED.dutycycle_RNI_10_0_LC_12_13_1, POWERLED.un1_onclocks_if_generate_plus_mult1_un54_sum_i_LC_12_13_2, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_LC_12_13_3, POWERLED.un1_onclocks_if_generate_plus_mult1_un61_sum_i_8_LC_12_13_4, POWERLED.dutycycle_RNI_4_1_LC_12_13_5, POWERLED.un1_onclocks_if_generate_plus_mult1_un75_sum_i_LC_12_13_7 }
set_location LT_12_13 12 13
ble_pack POWERLED.dutycycle_RNI_12_LC_12_14_1 { POWERLED.dutycycle_RNI[12] }
ble_pack POWERLED.dutycycle_RNI_7_8_LC_12_14_2 { POWERLED.dutycycle_RNI_7[8] }
ble_pack POWERLED.dutycycle_RNI_2_9_LC_12_14_3 { POWERLED.dutycycle_RNI_2[9] }
ble_pack POWERLED.dutycycle_RNI_6_3_LC_12_14_5 { POWERLED.dutycycle_RNI_6[3] }
ble_pack POWERLED.dutycycle_RNI_8_7_LC_12_14_6 { POWERLED.dutycycle_RNI_8[7] }
ble_pack POWERLED.dutycycle_RNI_8_LC_12_14_7 { POWERLED.dutycycle_RNI[8] }
clb_pack LT_12_14 { POWERLED.dutycycle_RNI_12_LC_12_14_1, POWERLED.dutycycle_RNI_7_8_LC_12_14_2, POWERLED.dutycycle_RNI_2_9_LC_12_14_3, POWERLED.dutycycle_RNI_6_3_LC_12_14_5, POWERLED.dutycycle_RNI_8_7_LC_12_14_6, POWERLED.dutycycle_RNI_8_LC_12_14_7 }
set_location LT_12_14 12 14
ble_pack POWERLED.dutycycle_RNI_6_8_LC_12_15_0 { POWERLED.dutycycle_RNI_6[8] }
ble_pack POWERLED.dutycycle_RNI_9_7_LC_12_15_1 { POWERLED.dutycycle_RNI_9[7] }
ble_pack POWERLED.dutycycle_RNI_6_LC_12_15_2 { POWERLED.dutycycle_RNI[6] }
ble_pack POWERLED.dutycycle_RNI_9_LC_12_15_3 { POWERLED.dutycycle_RNI[9] }
ble_pack POWERLED.dutycycle_RNI_1_10_LC_12_15_4 { POWERLED.dutycycle_RNI_1[10] }
ble_pack POWERLED.dutycycle_RNI_7_LC_12_15_5 { POWERLED.dutycycle_RNI[7] }
ble_pack POWERLED.dutycycle_RNI_3_8_LC_12_15_6 { POWERLED.dutycycle_RNI_3[8] }
ble_pack POWERLED.dutycycle_RNI_5_12_LC_12_15_7 { POWERLED.dutycycle_RNI_5[12] }
clb_pack LT_12_15 { POWERLED.dutycycle_RNI_6_8_LC_12_15_0, POWERLED.dutycycle_RNI_9_7_LC_12_15_1, POWERLED.dutycycle_RNI_6_LC_12_15_2, POWERLED.dutycycle_RNI_9_LC_12_15_3, POWERLED.dutycycle_RNI_1_10_LC_12_15_4, POWERLED.dutycycle_RNI_7_LC_12_15_5, POWERLED.dutycycle_RNI_3_8_LC_12_15_6, POWERLED.dutycycle_RNI_5_12_LC_12_15_7 }
set_location LT_12_15 12 15
set_location HDA_STRAP.count_en_g_gb 7 17
set_location VPP_VDDQ.delayed_vddq_pwrgd_en_g_gb 0 9
set_io VR_READY_VCCINAUX B21
set_io V33A_ENn A5
set_io V1P8A_EN A1
set_io VDDQ_EN A48
set_io VCCST_OVERRIDE_3V3 B10
set_io V5S_OK B20
set_io SLP_S3n A38
set_io SLP_S0n A46
set_io V5S_ENn B3
set_io V1P8A_OK B2
set_io PWRBTNn A39
set_io PWRBTN_LED B36
set_io GPIO_FPGA_SoC_2 B14
set_io VCCIN_VR_PROCHOT_FPGA A31
set_io SLP_SUSn A40
set_io CPU_C10_GATE_N A13
set_io VCCST_EN A4
set_io V33DSW_OK A2
set_io TPM_GPIO B30
set_io SUSWARN_N B9
set_io PLTRSTn B11
set_io GPIO_FPGA_SoC_4 A25
set_io VR_READY_VCCIN B5
set_io V5A_OK B8
set_io RSMRSTn B35
set_io FPGA_OSC B12
set_io VCCST_PWRGD A14
set_io SYS_PWROK B27
set_io SPI_FP_IO2 A9
set_io SATAXPCIE1_FPGA B31
set_io GPIO_FPGA_EXP_1 A44
set_io VCCINAUX_VR_PROCHOT_FPGA B24
set_io VCCINAUX_VR_PE B22
set_io HDA_SDO_ATP B7
set_io GPIO_FPGA_EXP_2 A45
set_io VPP_EN A33
set_io VDDQ_OK B26
set_io SUSACK_N A11
set_io SLP_S4n B34
set_io VCCST_CPU_OK B19
set_io VCCINAUX_EN A26
set_io V33S_OK A34
set_io V33S_ENn A3
set_io GPIO_FPGA_SoC_1 A19
set_io DSW_PWROK B4
set_io V5A_EN A10
set_io GPIO_FPGA_SoC_3 B13
set_io VR_PROCHOT_FPGA_OUT_N A32
set_io VPP_OK B1
set_io VCCIN_VR_PE A27
set_io VCCIN_EN B29
set_io SOC_SPKR A47
set_io SLP_S5n A41
set_io V12_MAIN_MON A43
set_io SPI_FP_IO3 A8
set_io SATAXPCIE0_FPGA B23
set_io V33A_OK A35
set_io PCH_PWROK A12
set_io FPGA_SLP_WLAN_N A16
