<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VHDL-1481) Analyzing VHDL file C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/multg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/multg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/multg01.vhdl(8,8-8,15) (VHDL-1012) analyzing entity multg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/multg01.vhdl(18,14-18,20) (VHDL-1010) analyzing architecture multg0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nandg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nandg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nandg01.vhdl(8,8-8,15) (VHDL-1012) analyzing entity nandg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nandg01.vhdl(19,14-19,20) (VHDL-1010) analyzing architecture nandg0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/norg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/norg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/norg01.vhdl(8,8-8,14) (VHDL-1012) analyzing entity norg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/norg01.vhdl(19,14-19,19) (VHDL-1010) analyzing architecture norg0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/notg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/notg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/notg01.vhdl(8,8-8,14) (VHDL-1012) analyzing entity notg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/notg01.vhdl(18,14-18,19) (VHDL-1010) analyzing architecture notg0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/org01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/org01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/org01.vhdl(8,8-8,13) (VHDL-1012) analyzing entity org01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/org01.vhdl(19,14-19,18) (VHDL-1010) analyzing architecture org0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xnorg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xnorg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xnorg01.vhdl(8,8-8,15) (VHDL-1012) analyzing entity xnorg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xnorg01.vhdl(19,14-19,20) (VHDL-1010) analyzing architecture xnorg0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/addg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/addg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/addg01.vhdl(8,8-8,14) (VHDL-1012) analyzing entity addg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/addg01.vhdl(21,14-21,19) (VHDL-1010) analyzing architecture addg0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(6,13-6,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1012) analyzing entity and00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(17,14-17,18) (VHDL-1010) analyzing architecture and0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/andg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/andg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/andg01.vhdl(8,8-8,14) (VHDL-1012) analyzing entity andg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/andg01.vhdl(19,14-19,19) (VHDL-1010) analyzing architecture andg0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/div00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/div00.vhdl(6,13-6,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/div00.vhdl(10,8-10,13) (VHDL-1012) analyzing entity div00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/div00.vhdl(17,14-17,18) (VHDL-1010) analyzing architecture div0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ha00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ha00.vhdl(6,13-6,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ha00.vhdl(10,9-10,13) (VHDL-1014) analyzing package ha00
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nxor00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nxor00.vhdl(6,13-6,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nxor00.vhdl(10,8-10,14) (VHDL-1012) analyzing entity nxor00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nxor00.vhdl(17,14-17,19) (VHDL-1010) analyzing architecture nxor0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(6,13-6,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1012) analyzing entity or00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(17,14-17,17) (VHDL-1010) analyzing architecture or0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/osc00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/osc00.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/osc00.vhdl(8,8-8,13) (VHDL-1012) analyzing entity osc00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/osc00.vhdl(13,14-13,18) (VHDL-1010) analyzing architecture osc0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packageadder00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packageadder00.vhdl(6,13-6,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packageadder00.vhdl(10,9-10,23) (VHDL-1014) analyzing package packageadder00
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagediv00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagediv00.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagediv00.vhdl(8,9-8,21) (VHDL-1014) analyzing package packagediv00
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagefa00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagefa00.vhdl(6,13-6,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagefa00.vhdl(10,9-10,20) (VHDL-1014) analyzing package packagefa00
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagemult4bit00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagemult4bit00.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagemult4bit00.vhdl(8,9-8,26) (VHDL-1014) analyzing package packagemult4bit00
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/subg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/subg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/subg01.vhdl(8,8-8,14) (VHDL-1012) analyzing entity subg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/subg01.vhdl(21,14-21,19) (VHDL-1010) analyzing architecture subg0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topadder00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topadder00.vhdl(9,13-9,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topadder00.vhdl(13,8-13,18) (VHDL-1012) analyzing entity topadder00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topadder00.vhdl(22,14-22,23) (VHDL-1010) analyzing architecture topadder0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topdiv00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topdiv00.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topdiv00.vhdl(9,8-9,16) (VHDL-1012) analyzing entity topdiv00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topdiv00.vhdl(15,14-15,21) (VHDL-1010) analyzing architecture topdiv0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(7,13-7,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1012) analyzing entity topfa00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(20,14-20,20) (VHDL-1010) analyzing architecture topfa0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(7,13-7,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1012) analyzing entity topha00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(19,14-19,20) (VHDL-1010) analyzing architecture topha0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topmult4bit00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topmult4bit00.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topmult4bit00.vhdl(9,8-9,21) (VHDL-1012) analyzing entity topmult4bit00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topmult4bit00.vhdl(16,14-16,26) (VHDL-1010) analyzing architecture topmult4bit0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ucg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ucg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ucg01.vhdl(8,8-8,13) (VHDL-1012) analyzing entity ucg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ucg01.vhdl(18,14-18,18) (VHDL-1010) analyzing architecture ucg0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(6,13-6,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1012) analyzing entity xor00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(17,14-17,18) (VHDL-1010) analyzing architecture xor0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xorg01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xorg01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xorg01.vhdl(8,8-8,14) (VHDL-1012) analyzing entity xorg01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xorg01.vhdl(19,14-19,20) (VHDL-1010) analyzing architecture xorg01
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftL00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftL00.vhdl(5,13-5,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftL00.vhdl(9,8-9,16) (VHDL-1012) analyzing entity shiftl00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftL00.vhdl(20,14-20,21) (VHDL-1010) analyzing architecture shiftl0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftR00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftR00.vhdl(5,13-5,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftR00.vhdl(9,8-9,16) (VHDL-1012) analyzing entity shiftr00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftR00.vhdl(20,14-20,21) (VHDL-1010) analyzing architecture shiftr0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotL00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotL00.vhdl(5,13-5,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotL00.vhdl(9,8-9,14) (VHDL-1012) analyzing entity rotl00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotL00.vhdl(20,14-20,19) (VHDL-1010) analyzing architecture rotl0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotR00.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotR00.vhdl(5,13-5,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotR00.vhdl(9,8-9,14) (VHDL-1012) analyzing entity rotr00
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotR00.vhdl(20,14-20,19) (VHDL-1010) analyzing architecture rotr0
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagegeneric01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagegeneric01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagegeneric01.vhdl(8,9-8,25) (VHDL-1014) analyzing package packagegeneric01
(VHDL-1481) Analyzing VHDL file C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topgeneric01.vhdl
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topgeneric01.vhdl(4,13-4,23) (VHDL-1240) 'components' is not compiled in library lattice
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topgeneric01.vhdl(9,8-9,20) (VHDL-1012) analyzing entity topgeneric01
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topgeneric01.vhdl(25,14-25,25) (VHDL-1010) analyzing architecture topgeneric0
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topgeneric01.vhdl(9,8-9,20) (VHDL-1067) elaborating topgeneric01(topgeneric0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topdiv00.vhdl(9,8-9,16) (VHDL-1067) elaborating topdiv00_uniq_0(topdiv0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/osc00.vhdl(8,8-8,13) (VHDL-1067) elaborating osc00_uniq_0(osc0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/osc00.vhdl(22,3-25,31) (VHDL-1399) going to verilog side to elaborate module OSCH
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module OSCH_uniq_1
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/osc00.vhdl(22,3-25,31) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/div00.vhdl(10,8-10,13) (VHDL-1067) elaborating div00_uniq_0(div0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/andg01.vhdl(8,8-8,14) (VHDL-1067) elaborating andg01_uniq_0(andg0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/org01.vhdl(8,8-8,13) (VHDL-1067) elaborating org01_uniq_0(org0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xorg01.vhdl(8,8-8,14) (VHDL-1067) elaborating xorg01_uniq_0(xorg01)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/notg01.vhdl(8,8-8,14) (VHDL-1067) elaborating notg01_uniq_0(notg0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nandg01.vhdl(8,8-8,15) (VHDL-1067) elaborating nandg01_uniq_0(nandg0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/norg01.vhdl(8,8-8,14) (VHDL-1067) elaborating norg01_uniq_0(norg0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xnorg01.vhdl(8,8-8,15) (VHDL-1067) elaborating xnorg01_uniq_0(xnorg0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topadder00.vhdl(13,8-13,18) (VHDL-1067) elaborating topadder00_uniq_0(topadder0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_0(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_1(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_2(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_3(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_4(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_5(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_6(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_7(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_0(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_0(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_0(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_8(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_1(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_1(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_9(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_0(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_1(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_2(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_2(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_10(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_3(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_3(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_11(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_1(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_2(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_4(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_4(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_12(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_5(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_5(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_13(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_2(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_3(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_6(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_6(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_14(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_7(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_7(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_15(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_3(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_4(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_8(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_8(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_16(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_9(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_9(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_17(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_4(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_5(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_10(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_10(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_18(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_11(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_11(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_19(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_5(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_6(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_12(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_12(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_20(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_13(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_13(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_21(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_6(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_7(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_14(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_14(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_22(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_15(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_15(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_23(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_7(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_16(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_17(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_18(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_19(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_20(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_21(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_22(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_23(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/nxor00.vhdl(10,8-10,14) (VHDL-1067) elaborating nxor00_uniq_0(nxor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_24(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/addg01.vhdl(8,8-8,14) (VHDL-1067) elaborating addg01_uniq_0(addg0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/subg01.vhdl(8,8-8,14) (VHDL-1067) elaborating subg01_uniq_0(subg0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topmult4bit00.vhdl(9,8-9,21) (VHDL-1067) elaborating topmult4bit00_uniq_0(topmult4bit0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_24(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_25(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_26(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_27(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_28(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_29(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_30(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_31(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_32(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_33(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_34(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_35(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_36(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_37(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_38(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_39(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_8(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_16(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_40(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_25(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_17(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_41(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_26(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_8(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_9(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_18(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_42(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_27(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_19(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_43(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_28(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_9(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_10(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_20(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_44(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_29(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_21(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_45(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_30(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_10(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_11(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_22(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_46(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_31(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_23(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_47(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_32(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_11(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_12(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_24(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_48(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_33(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_25(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_49(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_34(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_12(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_13(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_26(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_50(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_35(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_27(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_51(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_36(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_13(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_14(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_28(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_52(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_37(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_29(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_53(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_38(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_14(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_15(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_30(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_54(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_39(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_31(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_55(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_40(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_15(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_56(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_57(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_58(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_59(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_60(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_61(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_62(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_63(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_16(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_32(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_64(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_41(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_33(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_65(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_42(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_16(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_17(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_34(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_66(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_43(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_35(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_67(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_44(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_17(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_18(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_36(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_68(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_45(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_37(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_69(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_46(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_18(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_19(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_38(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_70(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_47(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_39(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_71(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_48(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_19(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_20(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_40(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_72(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_49(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_41(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_73(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_50(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_20(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_21(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_42(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_74(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_51(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_43(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_75(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_52(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_21(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_22(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_44(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_76(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_53(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_45(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_77(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_54(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_22(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_23(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_46(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_78(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_55(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_47(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_79(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_56(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_23(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_80(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_81(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_82(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_83(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_84(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_85(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_86(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_87(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_24(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_48(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_88(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_57(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_49(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_89(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_58(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_24(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_25(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_50(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_90(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_59(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_51(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_91(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_60(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_25(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_26(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_52(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_92(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_61(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_53(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_93(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_62(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_26(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_27(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_54(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_94(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_63(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_55(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_95(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_64(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_27(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_28(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_56(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_96(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_65(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_57(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_97(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_66(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_28(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_29(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_58(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_98(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_67(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_59(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_99(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_68(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_29(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_30(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_60(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_100(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_69(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_61(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_101(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_70(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_30(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_31(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_62(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_102(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_71(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_63(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_103(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_72(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_31(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_104(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_105(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_106(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_107(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_108(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_109(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_110(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_111(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_32(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_64(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_112(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_73(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_65(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_113(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_74(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_32(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_33(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_66(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_114(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_75(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_67(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_115(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_76(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_33(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_34(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_68(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_116(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_77(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_69(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_117(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_78(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_34(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_35(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_70(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_118(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_79(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_71(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_119(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_80(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_35(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_36(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_72(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_120(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_81(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_73(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_121(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_82(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_36(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_37(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_74(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_122(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_83(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_75(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_123(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_84(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_37(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_38(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_76(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_124(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_85(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_77(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_125(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_86(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_38(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_39(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_78(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_126(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_87(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_79(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_127(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_88(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_39(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_128(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_129(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_130(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_131(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_132(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_133(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_134(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_135(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_40(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_80(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_136(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_89(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_81(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_137(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_90(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_40(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_41(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_82(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_138(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_91(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_83(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_139(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_92(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_41(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_42(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_84(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_140(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_93(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_85(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_141(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_94(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_42(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_43(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_86(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_142(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_95(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_87(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_143(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_96(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_43(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_44(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_88(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_144(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_97(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_89(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_145(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_98(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_44(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_45(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_90(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_146(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_99(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_91(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_147(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_100(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_45(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_46(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_92(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_148(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_101(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_93(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_149(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_102(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_46(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_47(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_94(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_150(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_103(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_95(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_151(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_104(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_47(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_152(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_153(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_154(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_155(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_156(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_157(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_158(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_159(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_48(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_96(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_160(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_105(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_97(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_161(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_106(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_48(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_49(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_98(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_162(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_107(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_99(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_163(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_108(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_49(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_50(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_100(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_164(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_109(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_101(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_165(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_110(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_50(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_51(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_102(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_166(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_111(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_103(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_167(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_112(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_51(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_52(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_104(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_168(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_113(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_105(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_169(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_114(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_52(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_53(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_106(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_170(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_115(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_107(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_171(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_116(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_53(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_54(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_108(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_172(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_117(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_109(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_173(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_118(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_54(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_55(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_110(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_174(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_119(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_111(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_175(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_120(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_55(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_176(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_177(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_178(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_179(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_180(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_181(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_182(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_183(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_56(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_112(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_184(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_121(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_113(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_185(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_122(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_56(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_57(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_114(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_186(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_123(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_115(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_187(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_124(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_57(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_58(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_116(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_188(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_125(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_117(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_189(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_126(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_58(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_59(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_118(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_190(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_127(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_119(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_191(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_128(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_59(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_60(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_120(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_192(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_129(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_121(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_193(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_130(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_60(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_61(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_122(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_194(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_131(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_123(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_195(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_132(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_61(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_62(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_124(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_196(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_133(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_125(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_197(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_134(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_62(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topfa00.vhdl(11,8-11,15) (VHDL-1067) elaborating topfa00_uniq_63(topfa0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_126(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_198(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_135(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/topha00.vhdl(11,8-11,15) (VHDL-1067) elaborating topha00_uniq_127(topha0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/and00.vhdl(10,8-10,13) (VHDL-1067) elaborating and00_uniq_199(and0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/xor00.vhdl(10,8-10,13) (VHDL-1067) elaborating xor00_uniq_136(xor0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/or00.vhdl(10,8-10,12) (VHDL-1067) elaborating or00_uniq_63(or0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/multg01.vhdl(8,8-8,15) (VHDL-1067) elaborating multg01_uniq_0(multg0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftL00.vhdl(9,8-9,16) (VHDL-1067) elaborating ShiftL00_uniq_0(ShiftL0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/ShiftR00.vhdl(9,8-9,16) (VHDL-1067) elaborating ShiftR00_uniq_0(ShiftR0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotL00.vhdl(9,8-9,14) (VHDL-1067) elaborating rotL00_uniq_0(rotL0)
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/rotR00.vhdl(9,8-9,14) (VHDL-1067) elaborating rotR00_uniq_0(rotR0)
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagegeneric01.vhdl(192,5-192,13) (VHDL-1336) formal port inflaguc of mode inout cannot be associated with actual port inflaguc of mode in
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ucg01.vhdl(12,5-12,13) (VHDL-1259) inflaguc is declared here
WARNING - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/packagegeneric01.vhdl(195,8-195,17) (VHDL-1336) formal port outflaguc of mode inout cannot be associated with actual port outflaguc of mode out
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ucg01.vhdl(15,8-15,17) (VHDL-1259) outflaguc is declared here
INFO - C:/Users/Valery Garibay/Documents/6_semestre/arqui/LLUU01/ALLUU01/ALU01/generic02/source/ucg01.vhdl(8,8-8,13) (VHDL-1067) elaborating ucg01_uniq_0(ucg0)
INFO - C:/Program Files/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
Done: design load finished with (0) errors, and (35) warnings

</PRE></BODY></HTML>