;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 100, 90
	ADD #270, <1
	DJN 127, 106
	SUB #72, @200
	SUB @121, 103
	ADD #270, 1
	SUB 3, @22
	ADD @13, 0
	SUB 12, @10
	ADD 10, 9
	ADD 10, 9
	ADD 127, 106
	DJN 127, 106
	DJN 127, 106
	JMN 270, 60
	SUB <-3, 0
	JMN 270, 60
	SUB <-3, 0
	SLT 20, @12
	SUB -7, <-420
	SPL 0, #2
	SUB @-100, 0
	SUB 100, 90
	SPL 244, 67
	SUB 100, 90
	SPL 244, 67
	DAT #4, #9
	ADD 210, 30
	DAT #4, #9
	SUB @124, 106
	SPL 0, #2
	SUB @121, 103
	SUB -37, <930
	SPL 0, #2
	SUB @124, 106
	SPL 0, #2
	ADD #270, <1
	ADD #270, <1
	MOV -4, <-20
	DJN 127, 106
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
