/*
    This file was generated automatically by Alchitry Labs 2.0.19-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module compare (
        input wire z,
        input wire v,
        input wire n,
        input wire [5:0] alufn_signal,
        output reg cmp
    );
    
    
    logic nxorv;
    
    
    always @* begin
        nxorv = n ^ v;
        
        case (alufn_signal[2'h2:1'h1])
            2'h1: begin
                cmp = z;
            end
            2'h2: begin
                cmp = nxorv;
            end
            2'h3: begin
                cmp = z | nxorv;
            end
            default: begin
                cmp = 1'h0;
            end
        endcase
    end
    
endmodule