set_property IOSTANDARD LVCMOS33 [get_ports clk100M_in]
set_property IOSTANDARD LVCMOS33 [get_ports rst_in]
set_property IOSTANDARD LVCMOS33 [get_ports UART_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports UART_txd]
set_property PACKAGE_PIN L23 [get_ports rst_in]
set_property PACKAGE_PIN D23 [get_ports clk100M_in]
set_property PACKAGE_PIN M21 [get_ports UART_txd]
set_property PACKAGE_PIN N21 [get_ports UART_rxd]
set_property LOC BUFGCTRL_X0Y2 [get_cells clk100M_bufg]

set_property IOSTANDARD LVCMOS33 [get_ports {BTN_tri_i[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BTN_tri_i[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BTN_tri_i[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BTN_tri_i[0]}]
set_property PACKAGE_PIN A10 [get_ports {BTN_tri_i[0]}]
set_property PACKAGE_PIN A17 [get_ports {BTN_tri_i[1]}]
set_property PACKAGE_PIN A19 [get_ports {BTN_tri_i[2]}]
set_property PACKAGE_PIN A18 [get_ports {BTN_tri_i[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rout[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rout[0]}]
set_property PACKAGE_PIN M20 [get_ports {rout[0]}]
set_property PACKAGE_PIN N19 [get_ports {rout[1]}]
set_property PACKAGE_PIN M19 [get_ports {gout[0]}]
set_property PACKAGE_PIN N18 [get_ports {gout[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gout[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gout[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {bout[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {bout[0]}]
set_property PACKAGE_PIN P19 [get_ports {bout[1]}]
set_property PACKAGE_PIN P20 [get_ports {bout[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports hs]
set_property PACKAGE_PIN T22 [get_ports vs]
set_property PACKAGE_PIN T23 [get_ports hs]
set_property IOSTANDARD LVCMOS33 [get_ports vs]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
