Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May 12 12:05:55 2021
| Host         : remus.ece.uvic.ca running 64-bit unknown
| Command      : report_drc -file A_S_TOP_LEVEL_drc_opted.rpt -pb A_S_TOP_LEVEL_drc_opted.pb -rpx A_S_TOP_LEVEL_drc_opted.rpx
| Design       : A_S_TOP_LEVEL
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

