// Seed: 3548695954
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri id_3,
    input uwire id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input supply1 id_10
);
  supply0 id_12;
  assign module_1.id_2 = 0;
  assign id_12 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3
  );
endmodule
