interfaces:
  m_axil:
    mode: manager
    signals:
      in:
        ARREADY: m_axil_arready
        AWREADY: m_axil_awready
        BRESP: [m_axil_bresp, 1, 0]
        BVALID: m_axil_bvalid
        RDATA: [m_axil_rdata, (AXIL_DATA_WIDTH-1), 0]
        RRESP: [m_axil_rresp, 1, 0]
        RVALID: m_axil_rvalid
        WREADY: m_axil_wready
      out:
        ARADDR: [m_axil_araddr, (ADDR_WIDTH-1), 0]
        ARPROT: [m_axil_arprot, 2, 0]
        ARVALID: m_axil_arvalid
        AWADDR: [m_axil_awaddr, (ADDR_WIDTH-1), 0]
        AWPROT: [m_axil_awprot, 2, 0]
        AWVALID: m_axil_awvalid
        BREADY: m_axil_bready
        RREADY: m_axil_rready
        WDATA: [m_axil_wdata, (AXIL_DATA_WIDTH-1), 0]
        WSTRB: [m_axil_wstrb, (AXIL_STRB_WIDTH-1), 0]
        WVALID: m_axil_wvalid
    type: AXI4Lite
  s_axi:
    mode: subordinate
    signals:
      in:
        ARADDR: [s_axi_araddr, (ADDR_WIDTH-1), 0]
        ARBURST: [s_axi_arburst, 1, 0]
        ARCACHE: [s_axi_arcache, 3, 0]
        ARID: [s_axi_arid, (AXI_ID_WIDTH-1), 0]
        ARLEN: [s_axi_arlen, 7, 0]
        ARLOCK: s_axi_arlock
        ARPROT: [s_axi_arprot, 2, 0]
        ARSIZE: [s_axi_arsize, 2, 0]
        ARVALID: s_axi_arvalid
        AWADDR: [s_axi_awaddr, (ADDR_WIDTH-1), 0]
        AWBURST: [s_axi_awburst, 1, 0]
        AWCACHE: [s_axi_awcache, 3, 0]
        AWID: [s_axi_awid, (AXI_ID_WIDTH-1), 0]
        AWLEN: [s_axi_awlen, 7, 0]
        AWLOCK: s_axi_awlock
        AWPROT: [s_axi_awprot, 2, 0]
        AWSIZE: [s_axi_awsize, 2, 0]
        AWVALID: s_axi_awvalid
        BREADY: s_axi_bready
        RREADY: s_axi_rready
        WDATA: [s_axi_wdata, (AXI_DATA_WIDTH-1), 0]
        WLAST: s_axi_wlast
        WSTRB: [s_axi_wstrb, (AXI_STRB_WIDTH-1), 0]
        WVALID: s_axi_wvalid
      out:
        ARREADY: s_axi_arready
        AWREADY: s_axi_awready
        BID: [s_axi_bid, (AXI_ID_WIDTH-1), 0]
        BRESP: [s_axi_bresp, 1, 0]
        BVALID: s_axi_bvalid
        RDATA: [s_axi_rdata, (AXI_DATA_WIDTH-1), 0]
        RID: [s_axi_rid, (AXI_ID_WIDTH-1), 0]
        RLAST: s_axi_rlast
        RRESP: [s_axi_rresp, 1, 0]
        RVALID: s_axi_rvalid
        WREADY: s_axi_wready
    type: AXI3
name: axi_axil_adapter
parameters:
  ADDR_WIDTH: 32
  AXIL_DATA_WIDTH: 32
  AXIL_STRB_WIDTH: (AXIL_DATA_WIDTH/8)
  AXI_DATA_WIDTH: 32
  AXI_ID_WIDTH: 8
  AXI_STRB_WIDTH: (AXI_DATA_WIDTH/8)
  CONVERT_BURST: 1
  CONVERT_NARROW_BURST: 0
signals:
  in:
  - clk
  - rst
