// Seed: 1793131813
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_5;
  assign id_5 = 1;
  type_8(
      !id_2, id_4
  );
  assign id_3 = id_5;
  logic id_6;
  assign id_1[1] = 1;
  assign id_6 = id_2;
endmodule
