###############################################################
#  Generated by:      Cadence Innovus 21.17-s075_1
#  OS:                Linux x86_64(Host ID vcl-vm0-159)
#  Generated on:      Mon Feb  2 14:34:14 2026
#  Design:            alu4_flow_demo
#  Command:           defOut /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN alu4_flow_demo ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 15.8000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0700 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 15.2000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 51600 50540 ) ;

ROW CORE_ROW_0 CoreSite 20000 20140 FS DO 29 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 CoreSite 20000 23560 N DO 29 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 CoreSite 20000 26980 FS DO 29 BY 1 STEP 400 0
 ;

TRACKS X 1200 DO 51 STEP 1000 LAYER Metal11 ;
TRACKS Y 1330 DO 52 STEP 950 LAYER Metal11 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal10 ;
TRACKS X 1200 DO 51 STEP 1000 LAYER Metal10 ;
TRACKS X 200 DO 129 STEP 400 LAYER Metal9 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal9 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal8 ;
TRACKS X 200 DO 129 STEP 400 LAYER Metal8 ;
TRACKS X 200 DO 129 STEP 400 LAYER Metal7 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal7 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal6 ;
TRACKS X 200 DO 129 STEP 400 LAYER Metal6 ;
TRACKS X 200 DO 129 STEP 400 LAYER Metal5 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal5 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal4 ;
TRACKS X 200 DO 129 STEP 400 LAYER Metal4 ;
TRACKS X 200 DO 129 STEP 400 LAYER Metal3 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal3 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal2 ;
TRACKS X 200 DO 129 STEP 400 LAYER Metal2 ;
TRACKS X 200 DO 129 STEP 400 LAYER Metal1 ;
TRACKS Y 190 DO 133 STEP 380 LAYER Metal1 ;

GCELLGRID Y 50550 DO 1 STEP 4950 ;
GCELLGRID Y 11400 DO 7 STEP 5700 ;
GCELLGRID Y -10 DO 2 STEP 5710 ;
GCELLGRID X 51610 DO 1 STEP 6000 ;
GCELLGRID X 11410 DO 7 STEP 5700 ;
GCELLGRID X -10 DO 2 STEP 5720 ;

COMPONENTS 10 ;
- u_and0 AND2X1 + PLACED ( 20000 23560 ) N
 ;
- u_and1 AND2X1 + PLACED ( 26400 23560 ) N
 ;
- u_and2 AND2X1 + PLACED ( 24800 23560 ) N
 ;
- u_and3 AND2X1 + PLACED ( 21600 23560 ) N
 ;
- u_xor0 XOR2X1 + PLACED ( 22800 26980 ) FS
 ;
- u_xor1 XOR2X1 + PLACED ( 28000 23560 ) N
 ;
- u_xor2 XOR2X1 + PLACED ( 26000 26980 ) FS
 ;
- u_xor3 XOR2X1 + PLACED ( 22800 20140 ) FS
 ;
- u_or0 OR2X1 + PLACED ( 23200 23560 ) N
 ;
- u_xor4 XOR2X1 + PLACED ( 26000 20140 ) FS
 ;
END COMPONENTS

PINS 15 ;
- a[3] + NET a[3] + DIRECTION INPUT + USE SIGNAL
 ;
- a[2] + NET a[2] + DIRECTION INPUT + USE SIGNAL
 ;
- a[1] + NET a[1] + DIRECTION INPUT + USE SIGNAL
 ;
- a[0] + NET a[0] + DIRECTION INPUT + USE SIGNAL
 ;
- b[3] + NET b[3] + DIRECTION INPUT + USE SIGNAL
 ;
- b[2] + NET b[2] + DIRECTION INPUT + USE SIGNAL
 ;
- b[1] + NET b[1] + DIRECTION INPUT + USE SIGNAL
 ;
- b[0] + NET b[0] + DIRECTION INPUT + USE SIGNAL
 ;
- op[1] + NET op[1] + DIRECTION INPUT + USE SIGNAL
 ;
- op[0] + NET op[0] + DIRECTION INPUT + USE SIGNAL
 ;
- y[3] + NET y[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- y[2] + NET y[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- y[1] + NET y[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- y[0] + NET y[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- cout + NET cout + DIRECTION OUTPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + USE POWER
 ;
- VSS  ( * VSS )
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
